
Aquarium_V1_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f1c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  080050e0  080050e0  000150e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005114  08005114  00015114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800511c  0800511c  0001511c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005120  08005120  00015120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  08005124  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000024c  20000010  08005134  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000025c  08005134  0002025c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017764  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002765  00000000  00000000  000377a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000010a8  00000000  00000000  00039f10  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000fa0  00000000  00000000  0003afb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007b2d  00000000  00000000  0003bf58  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000050f7  00000000  00000000  00043a85  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00048b7c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000046c8  00000000  00000000  00048bf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080050c8 	.word	0x080050c8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	080050c8 	.word	0x080050c8

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b97a 	b.w	8000510 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	468c      	mov	ip, r1
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	9e08      	ldr	r6, [sp, #32]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d151      	bne.n	80002e8 <__udivmoddi4+0xb4>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d96d      	bls.n	8000326 <__udivmoddi4+0xf2>
 800024a:	fab2 fe82 	clz	lr, r2
 800024e:	f1be 0f00 	cmp.w	lr, #0
 8000252:	d00b      	beq.n	800026c <__udivmoddi4+0x38>
 8000254:	f1ce 0c20 	rsb	ip, lr, #32
 8000258:	fa01 f50e 	lsl.w	r5, r1, lr
 800025c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000260:	fa02 f70e 	lsl.w	r7, r2, lr
 8000264:	ea4c 0c05 	orr.w	ip, ip, r5
 8000268:	fa00 f40e 	lsl.w	r4, r0, lr
 800026c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000270:	0c25      	lsrs	r5, r4, #16
 8000272:	fbbc f8fa 	udiv	r8, ip, sl
 8000276:	fa1f f987 	uxth.w	r9, r7
 800027a:	fb0a cc18 	mls	ip, sl, r8, ip
 800027e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000282:	fb08 f309 	mul.w	r3, r8, r9
 8000286:	42ab      	cmp	r3, r5
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x6c>
 800028a:	19ed      	adds	r5, r5, r7
 800028c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000290:	f080 8123 	bcs.w	80004da <__udivmoddi4+0x2a6>
 8000294:	42ab      	cmp	r3, r5
 8000296:	f240 8120 	bls.w	80004da <__udivmoddi4+0x2a6>
 800029a:	f1a8 0802 	sub.w	r8, r8, #2
 800029e:	443d      	add	r5, r7
 80002a0:	1aed      	subs	r5, r5, r3
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb5 f0fa 	udiv	r0, r5, sl
 80002a8:	fb0a 5510 	mls	r5, sl, r0, r5
 80002ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002b0:	fb00 f909 	mul.w	r9, r0, r9
 80002b4:	45a1      	cmp	r9, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x98>
 80002b8:	19e4      	adds	r4, r4, r7
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 810a 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80002c2:	45a1      	cmp	r9, r4
 80002c4:	f240 8107 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	eba4 0409 	sub.w	r4, r4, r9
 80002d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002d4:	2100      	movs	r1, #0
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d061      	beq.n	800039e <__udivmoddi4+0x16a>
 80002da:	fa24 f40e 	lsr.w	r4, r4, lr
 80002de:	2300      	movs	r3, #0
 80002e0:	6034      	str	r4, [r6, #0]
 80002e2:	6073      	str	r3, [r6, #4]
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0xc8>
 80002ec:	2e00      	cmp	r6, #0
 80002ee:	d054      	beq.n	800039a <__udivmoddi4+0x166>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	f040 808e 	bne.w	8000422 <__udivmoddi4+0x1ee>
 8000306:	42ab      	cmp	r3, r5
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xdc>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2d0>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb65 0503 	sbc.w	r5, r5, r3
 8000316:	2001      	movs	r0, #1
 8000318:	46ac      	mov	ip, r5
 800031a:	2e00      	cmp	r6, #0
 800031c:	d03f      	beq.n	800039e <__udivmoddi4+0x16a>
 800031e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	b912      	cbnz	r2, 800032e <__udivmoddi4+0xfa>
 8000328:	2701      	movs	r7, #1
 800032a:	fbb7 f7f2 	udiv	r7, r7, r2
 800032e:	fab7 fe87 	clz	lr, r7
 8000332:	f1be 0f00 	cmp.w	lr, #0
 8000336:	d134      	bne.n	80003a2 <__udivmoddi4+0x16e>
 8000338:	1beb      	subs	r3, r5, r7
 800033a:	0c3a      	lsrs	r2, r7, #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb3 f8f2 	udiv	r8, r3, r2
 8000346:	0c25      	lsrs	r5, r4, #16
 8000348:	fb02 3318 	mls	r3, r2, r8, r3
 800034c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000350:	fb0c f308 	mul.w	r3, ip, r8
 8000354:	42ab      	cmp	r3, r5
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x134>
 8000358:	19ed      	adds	r5, r5, r7
 800035a:	f108 30ff 	add.w	r0, r8, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x132>
 8000360:	42ab      	cmp	r3, r5
 8000362:	f200 80d1 	bhi.w	8000508 <__udivmoddi4+0x2d4>
 8000366:	4680      	mov	r8, r0
 8000368:	1aed      	subs	r5, r5, r3
 800036a:	b2a3      	uxth	r3, r4
 800036c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000370:	fb02 5510 	mls	r5, r2, r0, r5
 8000374:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000378:	fb0c fc00 	mul.w	ip, ip, r0
 800037c:	45a4      	cmp	ip, r4
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x15c>
 8000380:	19e4      	adds	r4, r4, r7
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x15a>
 8000388:	45a4      	cmp	ip, r4
 800038a:	f200 80b8 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 800038e:	4618      	mov	r0, r3
 8000390:	eba4 040c 	sub.w	r4, r4, ip
 8000394:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000398:	e79d      	b.n	80002d6 <__udivmoddi4+0xa2>
 800039a:	4631      	mov	r1, r6
 800039c:	4630      	mov	r0, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	f1ce 0420 	rsb	r4, lr, #32
 80003a6:	fa05 f30e 	lsl.w	r3, r5, lr
 80003aa:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ae:	fa20 f804 	lsr.w	r8, r0, r4
 80003b2:	0c3a      	lsrs	r2, r7, #16
 80003b4:	fa25 f404 	lsr.w	r4, r5, r4
 80003b8:	ea48 0803 	orr.w	r8, r8, r3
 80003bc:	fbb4 f1f2 	udiv	r1, r4, r2
 80003c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003c4:	fb02 4411 	mls	r4, r2, r1, r4
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003d0:	fb01 f30c 	mul.w	r3, r1, ip
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1bc>
 80003dc:	19ed      	adds	r5, r5, r7
 80003de:	f101 30ff 	add.w	r0, r1, #4294967295
 80003e2:	f080 808a 	bcs.w	80004fa <__udivmoddi4+0x2c6>
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	f240 8087 	bls.w	80004fa <__udivmoddi4+0x2c6>
 80003ec:	3902      	subs	r1, #2
 80003ee:	443d      	add	r5, r7
 80003f0:	1aeb      	subs	r3, r5, r3
 80003f2:	fa1f f588 	uxth.w	r5, r8
 80003f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003fa:	fb02 3310 	mls	r3, r2, r0, r3
 80003fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000402:	fb00 f30c 	mul.w	r3, r0, ip
 8000406:	42ab      	cmp	r3, r5
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1e6>
 800040a:	19ed      	adds	r5, r5, r7
 800040c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000410:	d26f      	bcs.n	80004f2 <__udivmoddi4+0x2be>
 8000412:	42ab      	cmp	r3, r5
 8000414:	d96d      	bls.n	80004f2 <__udivmoddi4+0x2be>
 8000416:	3802      	subs	r0, #2
 8000418:	443d      	add	r5, r7
 800041a:	1aeb      	subs	r3, r5, r3
 800041c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000420:	e78f      	b.n	8000342 <__udivmoddi4+0x10e>
 8000422:	f1c1 0720 	rsb	r7, r1, #32
 8000426:	fa22 f807 	lsr.w	r8, r2, r7
 800042a:	408b      	lsls	r3, r1
 800042c:	fa05 f401 	lsl.w	r4, r5, r1
 8000430:	ea48 0303 	orr.w	r3, r8, r3
 8000434:	fa20 fe07 	lsr.w	lr, r0, r7
 8000438:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800043c:	40fd      	lsrs	r5, r7
 800043e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000442:	fbb5 f9fc 	udiv	r9, r5, ip
 8000446:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800044a:	fb0c 5519 	mls	r5, ip, r9, r5
 800044e:	fa1f f883 	uxth.w	r8, r3
 8000452:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000456:	fb09 f408 	mul.w	r4, r9, r8
 800045a:	42ac      	cmp	r4, r5
 800045c:	fa02 f201 	lsl.w	r2, r2, r1
 8000460:	fa00 fa01 	lsl.w	sl, r0, r1
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x244>
 8000466:	18ed      	adds	r5, r5, r3
 8000468:	f109 30ff 	add.w	r0, r9, #4294967295
 800046c:	d243      	bcs.n	80004f6 <__udivmoddi4+0x2c2>
 800046e:	42ac      	cmp	r4, r5
 8000470:	d941      	bls.n	80004f6 <__udivmoddi4+0x2c2>
 8000472:	f1a9 0902 	sub.w	r9, r9, #2
 8000476:	441d      	add	r5, r3
 8000478:	1b2d      	subs	r5, r5, r4
 800047a:	fa1f fe8e 	uxth.w	lr, lr
 800047e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000482:	fb0c 5510 	mls	r5, ip, r0, r5
 8000486:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800048a:	fb00 f808 	mul.w	r8, r0, r8
 800048e:	45a0      	cmp	r8, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x26e>
 8000492:	18e4      	adds	r4, r4, r3
 8000494:	f100 35ff 	add.w	r5, r0, #4294967295
 8000498:	d229      	bcs.n	80004ee <__udivmoddi4+0x2ba>
 800049a:	45a0      	cmp	r8, r4
 800049c:	d927      	bls.n	80004ee <__udivmoddi4+0x2ba>
 800049e:	3802      	subs	r0, #2
 80004a0:	441c      	add	r4, r3
 80004a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004a6:	eba4 0408 	sub.w	r4, r4, r8
 80004aa:	fba0 8902 	umull	r8, r9, r0, r2
 80004ae:	454c      	cmp	r4, r9
 80004b0:	46c6      	mov	lr, r8
 80004b2:	464d      	mov	r5, r9
 80004b4:	d315      	bcc.n	80004e2 <__udivmoddi4+0x2ae>
 80004b6:	d012      	beq.n	80004de <__udivmoddi4+0x2aa>
 80004b8:	b156      	cbz	r6, 80004d0 <__udivmoddi4+0x29c>
 80004ba:	ebba 030e 	subs.w	r3, sl, lr
 80004be:	eb64 0405 	sbc.w	r4, r4, r5
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431f      	orrs	r7, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	6037      	str	r7, [r6, #0]
 80004ce:	6074      	str	r4, [r6, #4]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d6:	4618      	mov	r0, r3
 80004d8:	e6f8      	b.n	80002cc <__udivmoddi4+0x98>
 80004da:	4690      	mov	r8, r2
 80004dc:	e6e0      	b.n	80002a0 <__udivmoddi4+0x6c>
 80004de:	45c2      	cmp	sl, r8
 80004e0:	d2ea      	bcs.n	80004b8 <__udivmoddi4+0x284>
 80004e2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ea:	3801      	subs	r0, #1
 80004ec:	e7e4      	b.n	80004b8 <__udivmoddi4+0x284>
 80004ee:	4628      	mov	r0, r5
 80004f0:	e7d7      	b.n	80004a2 <__udivmoddi4+0x26e>
 80004f2:	4640      	mov	r0, r8
 80004f4:	e791      	b.n	800041a <__udivmoddi4+0x1e6>
 80004f6:	4681      	mov	r9, r0
 80004f8:	e7be      	b.n	8000478 <__udivmoddi4+0x244>
 80004fa:	4601      	mov	r1, r0
 80004fc:	e778      	b.n	80003f0 <__udivmoddi4+0x1bc>
 80004fe:	3802      	subs	r0, #2
 8000500:	443c      	add	r4, r7
 8000502:	e745      	b.n	8000390 <__udivmoddi4+0x15c>
 8000504:	4608      	mov	r0, r1
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xe6>
 8000508:	f1a8 0802 	sub.w	r8, r8, #2
 800050c:	443d      	add	r5, r7
 800050e:	e72b      	b.n	8000368 <__udivmoddi4+0x134>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000518:	4a0e      	ldr	r2, [pc, #56]	; (8000554 <HAL_Init+0x40>)
 800051a:	4b0e      	ldr	r3, [pc, #56]	; (8000554 <HAL_Init+0x40>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000522:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000524:	4a0b      	ldr	r2, [pc, #44]	; (8000554 <HAL_Init+0x40>)
 8000526:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <HAL_Init+0x40>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800052e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000530:	4a08      	ldr	r2, [pc, #32]	; (8000554 <HAL_Init+0x40>)
 8000532:	4b08      	ldr	r3, [pc, #32]	; (8000554 <HAL_Init+0x40>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800053a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800053c:	2003      	movs	r0, #3
 800053e:	f000 f947 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000542:	2000      	movs	r0, #0
 8000544:	f000 f808 	bl	8000558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000548:	f004 fadc 	bl	8004b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800054c:	2300      	movs	r3, #0
}
 800054e:	4618      	mov	r0, r3
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40023c00 	.word	0x40023c00

08000558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000560:	4b12      	ldr	r3, [pc, #72]	; (80005ac <HAL_InitTick+0x54>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	4b12      	ldr	r3, [pc, #72]	; (80005b0 <HAL_InitTick+0x58>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	4619      	mov	r1, r3
 800056a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800056e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000572:	fbb2 f3f3 	udiv	r3, r2, r3
 8000576:	4618      	mov	r0, r3
 8000578:	f000 f95f 	bl	800083a <HAL_SYSTICK_Config>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000582:	2301      	movs	r3, #1
 8000584:	e00e      	b.n	80005a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b0f      	cmp	r3, #15
 800058a:	d80a      	bhi.n	80005a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058c:	2200      	movs	r2, #0
 800058e:	6879      	ldr	r1, [r7, #4]
 8000590:	f04f 30ff 	mov.w	r0, #4294967295
 8000594:	f000 f927 	bl	80007e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000598:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <HAL_InitTick+0x5c>)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800059e:	2300      	movs	r3, #0
 80005a0:	e000      	b.n	80005a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005a2:	2301      	movs	r3, #1
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	2000000c 	.word	0x2000000c
 80005b0:	20000004 	.word	0x20000004
 80005b4:	20000000 	.word	0x20000000

080005b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <HAL_IncTick+0x20>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	461a      	mov	r2, r3
 80005c2:	4b06      	ldr	r3, [pc, #24]	; (80005dc <HAL_IncTick+0x24>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4413      	add	r3, r2
 80005c8:	4a04      	ldr	r2, [pc, #16]	; (80005dc <HAL_IncTick+0x24>)
 80005ca:	6013      	str	r3, [r2, #0]
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000004 	.word	0x20000004
 80005dc:	2000004c 	.word	0x2000004c

080005e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  return uwTick;
 80005e4:	4b03      	ldr	r3, [pc, #12]	; (80005f4 <HAL_GetTick+0x14>)
 80005e6:	681b      	ldr	r3, [r3, #0]
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	2000004c 	.word	0x2000004c

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000600:	f7ff ffee 	bl	80005e0 <HAL_GetTick>
 8000604:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000610:	d005      	beq.n	800061e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <HAL_Delay+0x40>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	461a      	mov	r2, r3
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4413      	add	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800061e:	bf00      	nop
 8000620:	f7ff ffde 	bl	80005e0 <HAL_GetTick>
 8000624:	4602      	mov	r2, r0
 8000626:	68bb      	ldr	r3, [r7, #8]
 8000628:	1ad2      	subs	r2, r2, r3
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	429a      	cmp	r2, r3
 800062e:	d3f7      	bcc.n	8000620 <HAL_Delay+0x28>
  {
  }
}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000004 	.word	0x20000004

0800063c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f003 0307 	and.w	r3, r3, #7
 800064a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <NVIC_SetPriorityGrouping+0x44>)
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000652:	68ba      	ldr	r2, [r7, #8]
 8000654:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000658:	4013      	ands	r3, r2
 800065a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800066e:	4a04      	ldr	r2, [pc, #16]	; (8000680 <NVIC_SetPriorityGrouping+0x44>)
 8000670:	68bb      	ldr	r3, [r7, #8]
 8000672:	60d3      	str	r3, [r2, #12]
}
 8000674:	bf00      	nop
 8000676:	3714      	adds	r7, #20
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <NVIC_GetPriorityGrouping+0x18>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	0a1b      	lsrs	r3, r3, #8
 800068e:	f003 0307 	and.w	r3, r3, #7
}
 8000692:	4618      	mov	r0, r3
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006aa:	4909      	ldr	r1, [pc, #36]	; (80006d0 <NVIC_EnableIRQ+0x30>)
 80006ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b0:	095b      	lsrs	r3, r3, #5
 80006b2:	79fa      	ldrb	r2, [r7, #7]
 80006b4:	f002 021f 	and.w	r2, r2, #31
 80006b8:	2001      	movs	r0, #1
 80006ba:	fa00 f202 	lsl.w	r2, r0, r2
 80006be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	e000e100 	.word	0xe000e100

080006d4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	6039      	str	r1, [r7, #0]
 80006de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	da0b      	bge.n	8000700 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e8:	490d      	ldr	r1, [pc, #52]	; (8000720 <NVIC_SetPriority+0x4c>)
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	f003 030f 	and.w	r3, r3, #15
 80006f0:	3b04      	subs	r3, #4
 80006f2:	683a      	ldr	r2, [r7, #0]
 80006f4:	b2d2      	uxtb	r2, r2
 80006f6:	0112      	lsls	r2, r2, #4
 80006f8:	b2d2      	uxtb	r2, r2
 80006fa:	440b      	add	r3, r1
 80006fc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006fe:	e009      	b.n	8000714 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000700:	4908      	ldr	r1, [pc, #32]	; (8000724 <NVIC_SetPriority+0x50>)
 8000702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000706:	683a      	ldr	r2, [r7, #0]
 8000708:	b2d2      	uxtb	r2, r2
 800070a:	0112      	lsls	r2, r2, #4
 800070c:	b2d2      	uxtb	r2, r2
 800070e:	440b      	add	r3, r1
 8000710:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	e000ed00 	.word	0xe000ed00
 8000724:	e000e100 	.word	0xe000e100

08000728 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000728:	b480      	push	{r7}
 800072a:	b089      	sub	sp, #36	; 0x24
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	f003 0307 	and.w	r3, r3, #7
 800073a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800073c:	69fb      	ldr	r3, [r7, #28]
 800073e:	f1c3 0307 	rsb	r3, r3, #7
 8000742:	2b04      	cmp	r3, #4
 8000744:	bf28      	it	cs
 8000746:	2304      	movcs	r3, #4
 8000748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	3304      	adds	r3, #4
 800074e:	2b06      	cmp	r3, #6
 8000750:	d902      	bls.n	8000758 <NVIC_EncodePriority+0x30>
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	3b03      	subs	r3, #3
 8000756:	e000      	b.n	800075a <NVIC_EncodePriority+0x32>
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800075c:	2201      	movs	r2, #1
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	fa02 f303 	lsl.w	r3, r2, r3
 8000764:	1e5a      	subs	r2, r3, #1
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	401a      	ands	r2, r3
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800076e:	2101      	movs	r1, #1
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	fa01 f303 	lsl.w	r3, r1, r3
 8000776:	1e59      	subs	r1, r3, #1
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	4313      	orrs	r3, r2
         );
}
 800077e:	4618      	mov	r0, r3
 8000780:	3724      	adds	r7, #36	; 0x24
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	3b01      	subs	r3, #1
 8000798:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800079c:	d301      	bcc.n	80007a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800079e:	2301      	movs	r3, #1
 80007a0:	e00f      	b.n	80007c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007a2:	4a0a      	ldr	r2, [pc, #40]	; (80007cc <SysTick_Config+0x40>)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007aa:	210f      	movs	r1, #15
 80007ac:	f04f 30ff 	mov.w	r0, #4294967295
 80007b0:	f7ff ff90 	bl	80006d4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <SysTick_Config+0x40>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <SysTick_Config+0x40>)
 80007bc:	2207      	movs	r2, #7
 80007be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c0:	2300      	movs	r3, #0
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	e000e010 	.word	0xe000e010

080007d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ff2f 	bl	800063c <NVIC_SetPriorityGrouping>
}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b086      	sub	sp, #24
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	60b9      	str	r1, [r7, #8]
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007f8:	f7ff ff44 	bl	8000684 <NVIC_GetPriorityGrouping>
 80007fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	68b9      	ldr	r1, [r7, #8]
 8000802:	6978      	ldr	r0, [r7, #20]
 8000804:	f7ff ff90 	bl	8000728 <NVIC_EncodePriority>
 8000808:	4602      	mov	r2, r0
 800080a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff5f 	bl	80006d4 <NVIC_SetPriority>
}
 8000816:	bf00      	nop
 8000818:	3718      	adds	r7, #24
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff ff37 	bl	80006a0 <NVIC_EnableIRQ>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff ffa2 	bl	800078c <SysTick_Config>
 8000848:	4603      	mov	r3, r0
}
 800084a:	4618      	mov	r0, r3
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
	...

08000854 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000854:	b480      	push	{r7}
 8000856:	b089      	sub	sp, #36	; 0x24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000862:	2300      	movs	r3, #0
 8000864:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800086a:	2300      	movs	r3, #0
 800086c:	61fb      	str	r3, [r7, #28]
 800086e:	e165      	b.n	8000b3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000870:	2201      	movs	r2, #1
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	4013      	ands	r3, r2
 8000882:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000884:	693a      	ldr	r2, [r7, #16]
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	429a      	cmp	r2, r3
 800088a:	f040 8154 	bne.w	8000b36 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	2b02      	cmp	r3, #2
 8000894:	d003      	beq.n	800089e <HAL_GPIO_Init+0x4a>
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	2b12      	cmp	r3, #18
 800089c:	d123      	bne.n	80008e6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	08da      	lsrs	r2, r3, #3
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	3208      	adds	r2, #8
 80008a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	f003 0307 	and.w	r3, r3, #7
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	220f      	movs	r2, #15
 80008b6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ba:	43db      	mvns	r3, r3
 80008bc:	69ba      	ldr	r2, [r7, #24]
 80008be:	4013      	ands	r3, r2
 80008c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	691a      	ldr	r2, [r3, #16]
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	f003 0307 	and.w	r3, r3, #7
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	fa02 f303 	lsl.w	r3, r2, r3
 80008d2:	69ba      	ldr	r2, [r7, #24]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	08da      	lsrs	r2, r3, #3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3208      	adds	r2, #8
 80008e0:	69b9      	ldr	r1, [r7, #24]
 80008e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008ec:	69fb      	ldr	r3, [r7, #28]
 80008ee:	005b      	lsls	r3, r3, #1
 80008f0:	2203      	movs	r2, #3
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	69ba      	ldr	r2, [r7, #24]
 80008fa:	4013      	ands	r3, r2
 80008fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	f003 0203 	and.w	r2, r3, #3
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	fa02 f303 	lsl.w	r3, r2, r3
 800090e:	69ba      	ldr	r2, [r7, #24]
 8000910:	4313      	orrs	r3, r2
 8000912:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	69ba      	ldr	r2, [r7, #24]
 8000918:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d00b      	beq.n	800093a <HAL_GPIO_Init+0xe6>
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	2b02      	cmp	r3, #2
 8000928:	d007      	beq.n	800093a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800092e:	2b11      	cmp	r3, #17
 8000930:	d003      	beq.n	800093a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	2b12      	cmp	r3, #18
 8000938:	d130      	bne.n	800099c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000940:	69fb      	ldr	r3, [r7, #28]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	2203      	movs	r2, #3
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43db      	mvns	r3, r3
 800094c:	69ba      	ldr	r2, [r7, #24]
 800094e:	4013      	ands	r3, r2
 8000950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	68da      	ldr	r2, [r3, #12]
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	69ba      	ldr	r2, [r7, #24]
 8000960:	4313      	orrs	r3, r2
 8000962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	69ba      	ldr	r2, [r7, #24]
 8000968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000970:	2201      	movs	r2, #1
 8000972:	69fb      	ldr	r3, [r7, #28]
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	43db      	mvns	r3, r3
 800097a:	69ba      	ldr	r2, [r7, #24]
 800097c:	4013      	ands	r3, r2
 800097e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	091b      	lsrs	r3, r3, #4
 8000986:	f003 0201 	and.w	r2, r3, #1
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	69ba      	ldr	r2, [r7, #24]
 8000992:	4313      	orrs	r3, r2
 8000994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	69ba      	ldr	r2, [r7, #24]
 800099a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009a2:	69fb      	ldr	r3, [r7, #28]
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	2203      	movs	r2, #3
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	43db      	mvns	r3, r3
 80009ae:	69ba      	ldr	r2, [r7, #24]
 80009b0:	4013      	ands	r3, r2
 80009b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	689a      	ldr	r2, [r3, #8]
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	69ba      	ldr	r2, [r7, #24]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	69ba      	ldr	r2, [r7, #24]
 80009ca:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	f000 80ae 	beq.w	8000b36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	4a5c      	ldr	r2, [pc, #368]	; (8000b50 <HAL_GPIO_Init+0x2fc>)
 80009e0:	4b5b      	ldr	r3, [pc, #364]	; (8000b50 <HAL_GPIO_Init+0x2fc>)
 80009e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009e8:	6453      	str	r3, [r2, #68]	; 0x44
 80009ea:	4b59      	ldr	r3, [pc, #356]	; (8000b50 <HAL_GPIO_Init+0x2fc>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009f6:	4a57      	ldr	r2, [pc, #348]	; (8000b54 <HAL_GPIO_Init+0x300>)
 80009f8:	69fb      	ldr	r3, [r7, #28]
 80009fa:	089b      	lsrs	r3, r3, #2
 80009fc:	3302      	adds	r3, #2
 80009fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	f003 0303 	and.w	r3, r3, #3
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	220f      	movs	r2, #15
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	43db      	mvns	r3, r3
 8000a14:	69ba      	ldr	r2, [r7, #24]
 8000a16:	4013      	ands	r3, r2
 8000a18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4a4e      	ldr	r2, [pc, #312]	; (8000b58 <HAL_GPIO_Init+0x304>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d025      	beq.n	8000a6e <HAL_GPIO_Init+0x21a>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a4d      	ldr	r2, [pc, #308]	; (8000b5c <HAL_GPIO_Init+0x308>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d01f      	beq.n	8000a6a <HAL_GPIO_Init+0x216>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a4c      	ldr	r2, [pc, #304]	; (8000b60 <HAL_GPIO_Init+0x30c>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d019      	beq.n	8000a66 <HAL_GPIO_Init+0x212>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a4b      	ldr	r2, [pc, #300]	; (8000b64 <HAL_GPIO_Init+0x310>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d013      	beq.n	8000a62 <HAL_GPIO_Init+0x20e>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a4a      	ldr	r2, [pc, #296]	; (8000b68 <HAL_GPIO_Init+0x314>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d00d      	beq.n	8000a5e <HAL_GPIO_Init+0x20a>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a49      	ldr	r2, [pc, #292]	; (8000b6c <HAL_GPIO_Init+0x318>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d007      	beq.n	8000a5a <HAL_GPIO_Init+0x206>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a48      	ldr	r2, [pc, #288]	; (8000b70 <HAL_GPIO_Init+0x31c>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d101      	bne.n	8000a56 <HAL_GPIO_Init+0x202>
 8000a52:	2306      	movs	r3, #6
 8000a54:	e00c      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a56:	2307      	movs	r3, #7
 8000a58:	e00a      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a5a:	2305      	movs	r3, #5
 8000a5c:	e008      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a5e:	2304      	movs	r3, #4
 8000a60:	e006      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a62:	2303      	movs	r3, #3
 8000a64:	e004      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a66:	2302      	movs	r3, #2
 8000a68:	e002      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e000      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a6e:	2300      	movs	r3, #0
 8000a70:	69fa      	ldr	r2, [r7, #28]
 8000a72:	f002 0203 	and.w	r2, r2, #3
 8000a76:	0092      	lsls	r2, r2, #2
 8000a78:	4093      	lsls	r3, r2
 8000a7a:	69ba      	ldr	r2, [r7, #24]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a80:	4934      	ldr	r1, [pc, #208]	; (8000b54 <HAL_GPIO_Init+0x300>)
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	089b      	lsrs	r3, r3, #2
 8000a86:	3302      	adds	r3, #2
 8000a88:	69ba      	ldr	r2, [r7, #24]
 8000a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a8e:	4b39      	ldr	r3, [pc, #228]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a94:	693b      	ldr	r3, [r7, #16]
 8000a96:	43db      	mvns	r3, r3
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d003      	beq.n	8000ab2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ab2:	4a30      	ldr	r2, [pc, #192]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	69ba      	ldr	r2, [r7, #24]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d003      	beq.n	8000adc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000ad4:	69ba      	ldr	r2, [r7, #24]
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000adc:	4a25      	ldr	r2, [pc, #148]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000ade:	69bb      	ldr	r3, [r7, #24]
 8000ae0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ae2:	4b24      	ldr	r3, [pc, #144]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000ae4:	689b      	ldr	r3, [r3, #8]
 8000ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	43db      	mvns	r3, r3
 8000aec:	69ba      	ldr	r2, [r7, #24]
 8000aee:	4013      	ands	r3, r2
 8000af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000afe:	69ba      	ldr	r2, [r7, #24]
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b06:	4a1b      	ldr	r2, [pc, #108]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b0c:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	43db      	mvns	r3, r3
 8000b16:	69ba      	ldr	r2, [r7, #24]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d003      	beq.n	8000b30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000b28:	69ba      	ldr	r2, [r7, #24]
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b30:	4a10      	ldr	r2, [pc, #64]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000b32:	69bb      	ldr	r3, [r7, #24]
 8000b34:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	61fb      	str	r3, [r7, #28]
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	2b0f      	cmp	r3, #15
 8000b40:	f67f ae96 	bls.w	8000870 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b44:	bf00      	nop
 8000b46:	3724      	adds	r7, #36	; 0x24
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40013800 	.word	0x40013800
 8000b58:	40020000 	.word	0x40020000
 8000b5c:	40020400 	.word	0x40020400
 8000b60:	40020800 	.word	0x40020800
 8000b64:	40020c00 	.word	0x40020c00
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40021400 	.word	0x40021400
 8000b70:	40021800 	.word	0x40021800
 8000b74:	40013c00 	.word	0x40013c00

08000b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
 8000b84:	4613      	mov	r3, r2
 8000b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b88:	787b      	ldrb	r3, [r7, #1]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b94:	e003      	b.n	8000b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	619a      	str	r2, [r3, #24]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
	...

08000bac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000bb6:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000bb8:	695a      	ldr	r2, [r3, #20]
 8000bba:	88fb      	ldrh	r3, [r7, #6]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d006      	beq.n	8000bd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000bc8:	88fb      	ldrh	r3, [r7, #6]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f000 f806 	bl	8000bdc <HAL_GPIO_EXTI_Callback>
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40013c00 	.word	0x40013c00

08000bdc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8000c00:	2300      	movs	r3, #0
 8000c02:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d101      	bne.n	8000c0e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e0c8      	b.n	8000da0 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d106      	bne.n	8000c28 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f003 ff96 	bl	8004b54 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2224      	movs	r2, #36	; 0x24
 8000c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	6812      	ldr	r2, [r2, #0]
 8000c38:	6812      	ldr	r2, [r2, #0]
 8000c3a:	f022 0201 	bic.w	r2, r2, #1
 8000c3e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000c40:	f000 fc98 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8000c44:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	4a57      	ldr	r2, [pc, #348]	; (8000da8 <HAL_I2C_Init+0x1b4>)
 8000c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c4e:	0c9b      	lsrs	r3, r3, #18
 8000c50:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	4952      	ldr	r1, [pc, #328]	; (8000dac <HAL_I2C_Init+0x1b8>)
 8000c64:	428b      	cmp	r3, r1
 8000c66:	d802      	bhi.n	8000c6e <HAL_I2C_Init+0x7a>
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	e009      	b.n	8000c82 <HAL_I2C_Init+0x8e>
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000c74:	fb01 f303 	mul.w	r3, r1, r3
 8000c78:	494d      	ldr	r1, [pc, #308]	; (8000db0 <HAL_I2C_Init+0x1bc>)
 8000c7a:	fba1 1303 	umull	r1, r3, r1, r3
 8000c7e:	099b      	lsrs	r3, r3, #6
 8000c80:	3301      	adds	r3, #1
 8000c82:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6819      	ldr	r1, [r3, #0]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	4a47      	ldr	r2, [pc, #284]	; (8000dac <HAL_I2C_Init+0x1b8>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d812      	bhi.n	8000cb8 <HAL_I2C_Init+0xc4>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	68ba      	ldr	r2, [r7, #8]
 8000c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ca2:	2b03      	cmp	r3, #3
 8000ca4:	d906      	bls.n	8000cb4 <HAL_I2C_Init+0xc0>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	68ba      	ldr	r2, [r7, #8]
 8000cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb2:	e045      	b.n	8000d40 <HAL_I2C_Init+0x14c>
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	e043      	b.n	8000d40 <HAL_I2C_Init+0x14c>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d10f      	bne.n	8000ce0 <HAL_I2C_Init+0xec>
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	4413      	add	r3, r2
 8000cca:	68ba      	ldr	r2, [r7, #8]
 8000ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	bf0c      	ite	eq
 8000cd8:	2301      	moveq	r3, #1
 8000cda:	2300      	movne	r3, #0
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	e010      	b.n	8000d02 <HAL_I2C_Init+0x10e>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	009a      	lsls	r2, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	68ba      	ldr	r2, [r7, #8]
 8000cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	bf0c      	ite	eq
 8000cfc:	2301      	moveq	r3, #1
 8000cfe:	2300      	movne	r3, #0
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <HAL_I2C_Init+0x116>
 8000d06:	2301      	movs	r3, #1
 8000d08:	e01a      	b.n	8000d40 <HAL_I2C_Init+0x14c>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d10a      	bne.n	8000d28 <HAL_I2C_Init+0x134>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	685a      	ldr	r2, [r3, #4]
 8000d16:	4613      	mov	r3, r2
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	4413      	add	r3, r2
 8000d1c:	68ba      	ldr	r2, [r7, #8]
 8000d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d26:	e00b      	b.n	8000d40 <HAL_I2C_Init+0x14c>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	4413      	add	r3, r2
 8000d32:	009a      	lsls	r2, r3, #2
 8000d34:	4413      	add	r3, r2
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d40:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	69d1      	ldr	r1, [r2, #28]
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	6a12      	ldr	r2, [r2, #32]
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	6911      	ldr	r1, [r2, #16]
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	68d2      	ldr	r2, [r2, #12]
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	6951      	ldr	r1, [r2, #20]
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	6992      	ldr	r2, [r2, #24]
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	6812      	ldr	r2, [r2, #0]
 8000d7a:	6812      	ldr	r2, [r2, #0]
 8000d7c:	f042 0201 	orr.w	r2, r2, #1
 8000d80:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2220      	movs	r2, #32
 8000d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2200      	movs	r2, #0
 8000d94:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	431bde83 	.word	0x431bde83
 8000dac:	000186a0 	.word	0x000186a0
 8000db0:	10624dd3 	.word	0x10624dd3

08000db4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af02      	add	r7, sp, #8
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	607a      	str	r2, [r7, #4]
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	817b      	strh	r3, [r7, #10]
 8000dc4:	4613      	mov	r3, r2
 8000dc6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8000dcc:	f7ff fc08 	bl	80005e0 <HAL_GetTick>
 8000dd0:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	2b20      	cmp	r3, #32
 8000ddc:	f040 80ee 	bne.w	8000fbc <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	2319      	movs	r3, #25
 8000de6:	2201      	movs	r2, #1
 8000de8:	4977      	ldr	r1, [pc, #476]	; (8000fc8 <HAL_I2C_Master_Transmit+0x214>)
 8000dea:	68f8      	ldr	r0, [r7, #12]
 8000dec:	f000 f972 	bl	80010d4 <I2C_WaitOnFlagUntilTimeout>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8000df6:	2302      	movs	r3, #2
 8000df8:	e0e1      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d101      	bne.n	8000e08 <HAL_I2C_Master_Transmit+0x54>
 8000e04:	2302      	movs	r3, #2
 8000e06:	e0da      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d007      	beq.n	8000e2e <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	6812      	ldr	r2, [r2, #0]
 8000e26:	6812      	ldr	r2, [r2, #0]
 8000e28:	f042 0201 	orr.w	r2, r2, #1
 8000e2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	6812      	ldr	r2, [r2, #0]
 8000e36:	6812      	ldr	r2, [r2, #0]
 8000e38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e3c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	2221      	movs	r2, #33	; 0x21
 8000e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	2210      	movs	r2, #16
 8000e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	2200      	movs	r2, #0
 8000e52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	893a      	ldrh	r2, [r7, #8]
 8000e5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	4a5a      	ldr	r2, [pc, #360]	; (8000fcc <HAL_I2C_Master_Transmit+0x218>)
 8000e64:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000e70:	8979      	ldrh	r1, [r7, #10]
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	6a3a      	ldr	r2, [r7, #32]
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	f000 f8aa 	bl	8000fd0 <I2C_MasterRequestWrite>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d00f      	beq.n	8000ea2 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e86:	2b04      	cmp	r3, #4
 8000e88:	d105      	bne.n	8000e96 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e093      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e08d      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	695b      	ldr	r3, [r3, #20]
 8000eac:	613b      	str	r3, [r7, #16]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8000eb8:	e066      	b.n	8000f88 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	6a39      	ldr	r1, [r7, #32]
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f000 f9c7 	bl	8001252 <I2C_WaitOnTXEFlagUntilTimeout>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d00f      	beq.n	8000eea <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	d109      	bne.n	8000ee6 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	6812      	ldr	r2, [r2, #0]
 8000eda:	6812      	ldr	r2, [r2, #0]
 8000edc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ee0:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e06b      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	e069      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef2:	1c58      	adds	r0, r3, #1
 8000ef4:	68f9      	ldr	r1, [r7, #12]
 8000ef6:	6248      	str	r0, [r1, #36]	; 0x24
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	3b01      	subs	r3, #1
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	695b      	ldr	r3, [r3, #20]
 8000f1c:	f003 0304 	and.w	r3, r3, #4
 8000f20:	2b04      	cmp	r3, #4
 8000f22:	d119      	bne.n	8000f58 <HAL_I2C_Master_Transmit+0x1a4>
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d015      	beq.n	8000f58 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f34:	1c58      	adds	r0, r3, #1
 8000f36:	68f9      	ldr	r1, [r7, #12]
 8000f38:	6248      	str	r0, [r1, #36]	; 0x24
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	3b01      	subs	r3, #1
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f50:	3b01      	subs	r3, #1
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f58:	697a      	ldr	r2, [r7, #20]
 8000f5a:	6a39      	ldr	r1, [r7, #32]
 8000f5c:	68f8      	ldr	r0, [r7, #12]
 8000f5e:	f000 f9b5 	bl	80012cc <I2C_WaitOnBTFFlagUntilTimeout>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d00f      	beq.n	8000f88 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6c:	2b04      	cmp	r3, #4
 8000f6e:	d109      	bne.n	8000f84 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	68fa      	ldr	r2, [r7, #12]
 8000f76:	6812      	ldr	r2, [r2, #0]
 8000f78:	6812      	ldr	r2, [r2, #0]
 8000f7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f7e:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	e01c      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8000f84:	2303      	movs	r3, #3
 8000f86:	e01a      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d194      	bne.n	8000eba <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68fa      	ldr	r2, [r7, #12]
 8000f96:	6812      	ldr	r2, [r2, #0]
 8000f98:	6812      	ldr	r2, [r2, #0]
 8000f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2220      	movs	r2, #32
 8000fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e000      	b.n	8000fbe <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8000fbc:	2302      	movs	r3, #2
  }
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	00100002 	.word	0x00100002
 8000fcc:	ffff0000 	.word	0xffff0000

08000fd0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b088      	sub	sp, #32
 8000fd4:	af02      	add	r7, sp, #8
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	d006      	beq.n	8000ffa <I2C_MasterRequestWrite+0x2a>
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d003      	beq.n	8000ffa <I2C_MasterRequestWrite+0x2a>
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000ff8:	d108      	bne.n	800100c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	68fa      	ldr	r2, [r7, #12]
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	6812      	ldr	r2, [r2, #0]
 8001004:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	e00b      	b.n	8001024 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001010:	2b12      	cmp	r3, #18
 8001012:	d107      	bne.n	8001024 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	6812      	ldr	r2, [r2, #0]
 800101c:	6812      	ldr	r2, [r2, #0]
 800101e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001022:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001030:	68f8      	ldr	r0, [r7, #12]
 8001032:	f000 f84f 	bl	80010d4 <I2C_WaitOnFlagUntilTimeout>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e040      	b.n	80010c2 <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001048:	d107      	bne.n	800105a <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	897a      	ldrh	r2, [r7, #10]
 8001050:	b2d2      	uxtb	r2, r2
 8001052:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001056:	611a      	str	r2, [r3, #16]
 8001058:	e021      	b.n	800109e <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	897a      	ldrh	r2, [r7, #10]
 8001060:	11d2      	asrs	r2, r2, #7
 8001062:	b2d2      	uxtb	r2, r2
 8001064:	f002 0206 	and.w	r2, r2, #6
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	f062 020f 	orn	r2, r2, #15
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	4915      	ldr	r1, [pc, #84]	; (80010cc <I2C_MasterRequestWrite+0xfc>)
 8001078:	68f8      	ldr	r0, [r7, #12]
 800107a:	f000 f87c 	bl	8001176 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d007      	beq.n	8001094 <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001088:	2b04      	cmp	r3, #4
 800108a:	d101      	bne.n	8001090 <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e018      	b.n	80010c2 <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 8001090:	2303      	movs	r3, #3
 8001092:	e016      	b.n	80010c2 <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	897a      	ldrh	r2, [r7, #10]
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	490b      	ldr	r1, [pc, #44]	; (80010d0 <I2C_MasterRequestWrite+0x100>)
 80010a4:	68f8      	ldr	r0, [r7, #12]
 80010a6:	f000 f866 	bl	8001176 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d007      	beq.n	80010c0 <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	d101      	bne.n	80010bc <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e002      	b.n	80010c2 <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e000      	b.n	80010c2 <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	00010008 	.word	0x00010008
 80010d0:	00010002 	.word	0x00010002

080010d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	603b      	str	r3, [r7, #0]
 80010e0:	4613      	mov	r3, r2
 80010e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80010e4:	e01f      	b.n	8001126 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d01b      	beq.n	8001126 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d007      	beq.n	8001104 <I2C_WaitOnFlagUntilTimeout+0x30>
 80010f4:	f7ff fa74 	bl	80005e0 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	1ad2      	subs	r2, r2, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d910      	bls.n	8001126 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2200      	movs	r2, #0
 8001108:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2220      	movs	r2, #32
 800110e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2200      	movs	r2, #0
 800111e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e023      	b.n	800116e <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	0c1b      	lsrs	r3, r3, #16
 800112a:	b2db      	uxtb	r3, r3
 800112c:	2b01      	cmp	r3, #1
 800112e:	d10d      	bne.n	800114c <I2C_WaitOnFlagUntilTimeout+0x78>
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	43da      	mvns	r2, r3
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	4013      	ands	r3, r2
 800113c:	b29b      	uxth	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	bf0c      	ite	eq
 8001142:	2301      	moveq	r3, #1
 8001144:	2300      	movne	r3, #0
 8001146:	b2db      	uxtb	r3, r3
 8001148:	461a      	mov	r2, r3
 800114a:	e00c      	b.n	8001166 <I2C_WaitOnFlagUntilTimeout+0x92>
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	43da      	mvns	r2, r3
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	4013      	ands	r3, r2
 8001158:	b29b      	uxth	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	bf0c      	ite	eq
 800115e:	2301      	moveq	r3, #1
 8001160:	2300      	movne	r3, #0
 8001162:	b2db      	uxtb	r3, r3
 8001164:	461a      	mov	r2, r3
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	429a      	cmp	r2, r3
 800116a:	d0bc      	beq.n	80010e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b084      	sub	sp, #16
 800117a:	af00      	add	r7, sp, #0
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
 8001182:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001184:	e040      	b.n	8001208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	695b      	ldr	r3, [r3, #20]
 800118c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001194:	d11c      	bne.n	80011d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	6812      	ldr	r2, [r2, #0]
 800119e:	6812      	ldr	r2, [r2, #0]
 80011a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80011ae:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2204      	movs	r2, #4
 80011b4:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2200      	movs	r2, #0
 80011ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	2220      	movs	r2, #32
 80011c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2200      	movs	r2, #0
 80011c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80011cc:	2301      	movs	r3, #1
 80011ce:	e03c      	b.n	800124a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011d6:	d017      	beq.n	8001208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d007      	beq.n	80011ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 80011de:	f7ff f9ff 	bl	80005e0 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	1ad2      	subs	r2, r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d90c      	bls.n	8001208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2200      	movs	r2, #0
 80011f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	2220      	movs	r2, #32
 80011f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e020      	b.n	800124a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	0c1b      	lsrs	r3, r3, #16
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b01      	cmp	r3, #1
 8001210:	d10c      	bne.n	800122c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	43da      	mvns	r2, r3
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	4013      	ands	r3, r2
 800121e:	b29b      	uxth	r3, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	bf14      	ite	ne
 8001224:	2301      	movne	r3, #1
 8001226:	2300      	moveq	r3, #0
 8001228:	b2db      	uxtb	r3, r3
 800122a:	e00b      	b.n	8001244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	43da      	mvns	r2, r3
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4013      	ands	r3, r2
 8001238:	b29b      	uxth	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	bf14      	ite	ne
 800123e:	2301      	movne	r3, #1
 8001240:	2300      	moveq	r3, #0
 8001242:	b2db      	uxtb	r3, r3
 8001244:	2b00      	cmp	r3, #0
 8001246:	d19e      	bne.n	8001186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8001252:	b580      	push	{r7, lr}
 8001254:	b084      	sub	sp, #16
 8001256:	af00      	add	r7, sp, #0
 8001258:	60f8      	str	r0, [r7, #12]
 800125a:	60b9      	str	r1, [r7, #8]
 800125c:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800125e:	e029      	b.n	80012b4 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f000 f870 	bl	8001346 <I2C_IsAcknowledgeFailed>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e029      	b.n	80012c4 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001276:	d01d      	beq.n	80012b4 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d007      	beq.n	800128e <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800127e:	f7ff f9af 	bl	80005e0 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	1ad2      	subs	r2, r2, r3
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	429a      	cmp	r2, r3
 800128c:	d912      	bls.n	80012b4 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001292:	f043 0220 	orr.w	r2, r3, #32
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	2200      	movs	r2, #0
 800129e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2220      	movs	r2, #32
 80012a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e007      	b.n	80012c4 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012be:	2b80      	cmp	r3, #128	; 0x80
 80012c0:	d1ce      	bne.n	8001260 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80012d8:	e029      	b.n	800132e <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f000 f833 	bl	8001346 <I2C_IsAcknowledgeFailed>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e029      	b.n	800133e <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f0:	d01d      	beq.n	800132e <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d007      	beq.n	8001308 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80012f8:	f7ff f972 	bl	80005e0 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	1ad2      	subs	r2, r2, r3
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	429a      	cmp	r2, r3
 8001306:	d912      	bls.n	800132e <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130c:	f043 0220 	orr.w	r2, r3, #32
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2200      	movs	r2, #0
 8001318:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2220      	movs	r2, #32
 800131e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2200      	movs	r2, #0
 8001326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e007      	b.n	800133e <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	695b      	ldr	r3, [r3, #20]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	2b04      	cmp	r3, #4
 800133a:	d1ce      	bne.n	80012da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001346:	b480      	push	{r7}
 8001348:	b083      	sub	sp, #12
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	695b      	ldr	r3, [r3, #20]
 8001354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800135c:	d114      	bne.n	8001388 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001366:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2204      	movs	r2, #4
 800136c:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2220      	movs	r2, #32
 8001378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e000      	b.n	800138a <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e0ca      	b.n	8001542 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013ac:	4b67      	ldr	r3, [pc, #412]	; (800154c <HAL_RCC_ClockConfig+0x1b4>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 020f 	and.w	r2, r3, #15
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d20c      	bcs.n	80013d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b64      	ldr	r3, [pc, #400]	; (800154c <HAL_RCC_ClockConfig+0x1b4>)
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	b2d2      	uxtb	r2, r2
 80013c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c2:	4b62      	ldr	r3, [pc, #392]	; (800154c <HAL_RCC_ClockConfig+0x1b4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 020f 	and.w	r2, r3, #15
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d001      	beq.n	80013d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e0b6      	b.n	8001542 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d020      	beq.n	8001422 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d005      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013ec:	4a58      	ldr	r2, [pc, #352]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 80013ee:	4b58      	ldr	r3, [pc, #352]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80013f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	2b00      	cmp	r3, #0
 8001402:	d005      	beq.n	8001410 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001404:	4a52      	ldr	r2, [pc, #328]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001406:	4b52      	ldr	r3, [pc, #328]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800140e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001410:	494f      	ldr	r1, [pc, #316]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001412:	4b4f      	ldr	r3, [pc, #316]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	4313      	orrs	r3, r2
 8001420:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	2b00      	cmp	r3, #0
 800142c:	d044      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d107      	bne.n	8001446 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001436:	4b46      	ldr	r3, [pc, #280]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d119      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e07d      	b.n	8001542 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b02      	cmp	r3, #2
 800144c:	d003      	beq.n	8001456 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001452:	2b03      	cmp	r3, #3
 8001454:	d107      	bne.n	8001466 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001456:	4b3e      	ldr	r3, [pc, #248]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d109      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e06d      	b.n	8001542 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001466:	4b3a      	ldr	r3, [pc, #232]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e065      	b.n	8001542 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001476:	4936      	ldr	r1, [pc, #216]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001478:	4b35      	ldr	r3, [pc, #212]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f023 0203 	bic.w	r2, r3, #3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	4313      	orrs	r3, r2
 8001486:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001488:	f7ff f8aa 	bl	80005e0 <HAL_GetTick>
 800148c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800148e:	e00a      	b.n	80014a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001490:	f7ff f8a6 	bl	80005e0 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f241 3288 	movw	r2, #5000	; 0x1388
 800149e:	4293      	cmp	r3, r2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e04d      	b.n	8001542 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014a6:	4b2a      	ldr	r3, [pc, #168]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f003 020c 	and.w	r2, r3, #12
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d1eb      	bne.n	8001490 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014b8:	4b24      	ldr	r3, [pc, #144]	; (800154c <HAL_RCC_ClockConfig+0x1b4>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 020f 	and.w	r2, r3, #15
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d90c      	bls.n	80014e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014c6:	4b21      	ldr	r3, [pc, #132]	; (800154c <HAL_RCC_ClockConfig+0x1b4>)
 80014c8:	683a      	ldr	r2, [r7, #0]
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ce:	4b1f      	ldr	r3, [pc, #124]	; (800154c <HAL_RCC_ClockConfig+0x1b4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 020f 	and.w	r2, r3, #15
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	429a      	cmp	r2, r3
 80014da:	d001      	beq.n	80014e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e030      	b.n	8001542 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0304 	and.w	r3, r3, #4
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d008      	beq.n	80014fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014ec:	4918      	ldr	r1, [pc, #96]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 80014ee:	4b18      	ldr	r3, [pc, #96]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0308 	and.w	r3, r3, #8
 8001506:	2b00      	cmp	r3, #0
 8001508:	d009      	beq.n	800151e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800150a:	4911      	ldr	r1, [pc, #68]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 800150c:	4b10      	ldr	r3, [pc, #64]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	691b      	ldr	r3, [r3, #16]
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	4313      	orrs	r3, r2
 800151c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800151e:	f000 fb7b 	bl	8001c18 <HAL_RCC_GetSysClockFreq>
 8001522:	4601      	mov	r1, r0
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <HAL_RCC_ClockConfig+0x1b8>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	091b      	lsrs	r3, r3, #4
 800152a:	f003 030f 	and.w	r3, r3, #15
 800152e:	4a09      	ldr	r2, [pc, #36]	; (8001554 <HAL_RCC_ClockConfig+0x1bc>)
 8001530:	5cd3      	ldrb	r3, [r2, r3]
 8001532:	fa21 f303 	lsr.w	r3, r1, r3
 8001536:	4a08      	ldr	r2, [pc, #32]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 8001538:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800153a:	2000      	movs	r0, #0
 800153c:	f7ff f80c 	bl	8000558 <HAL_InitTick>

  return HAL_OK;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40023c00 	.word	0x40023c00
 8001550:	40023800 	.word	0x40023800
 8001554:	080050fc 	.word	0x080050fc
 8001558:	2000000c 	.word	0x2000000c

0800155c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001560:	4b03      	ldr	r3, [pc, #12]	; (8001570 <HAL_RCC_GetHCLKFreq+0x14>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	2000000c 	.word	0x2000000c

08001574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001578:	f7ff fff0 	bl	800155c <HAL_RCC_GetHCLKFreq>
 800157c:	4601      	mov	r1, r0
 800157e:	4b05      	ldr	r3, [pc, #20]	; (8001594 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	0a9b      	lsrs	r3, r3, #10
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	4a03      	ldr	r2, [pc, #12]	; (8001598 <HAL_RCC_GetPCLK1Freq+0x24>)
 800158a:	5cd3      	ldrb	r3, [r2, r3]
 800158c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001590:	4618      	mov	r0, r3
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40023800 	.word	0x40023800
 8001598:	0800510c 	.word	0x0800510c

0800159c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80015a0:	f7ff ffdc 	bl	800155c <HAL_RCC_GetHCLKFreq>
 80015a4:	4601      	mov	r1, r0
 80015a6:	4b05      	ldr	r3, [pc, #20]	; (80015bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	0b5b      	lsrs	r3, r3, #13
 80015ac:	f003 0307 	and.w	r3, r3, #7
 80015b0:	4a03      	ldr	r2, [pc, #12]	; (80015c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015b2:	5cd3      	ldrb	r3, [r2, r3]
 80015b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40023800 	.word	0x40023800
 80015c0:	0800510c 	.word	0x0800510c

080015c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08c      	sub	sp, #48	; 0x30
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80015d8:	2300      	movs	r3, #0
 80015da:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80015e8:	2300      	movs	r3, #0
 80015ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80015ec:	2300      	movs	r3, #0
 80015ee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0301 	and.w	r3, r3, #1
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d010      	beq.n	800161e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80015fc:	496f      	ldr	r1, [pc, #444]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015fe:	4b6f      	ldr	r3, [pc, #444]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001600:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001604:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800160c:	4313      	orrs	r3, r2
 800160e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800161a:	2301      	movs	r3, #1
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d010      	beq.n	800164c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800162a:	4964      	ldr	r1, [pc, #400]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800162c:	4b63      	ldr	r3, [pc, #396]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800162e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001632:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163a:	4313      	orrs	r3, r2
 800163c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001644:	2b00      	cmp	r3, #0
 8001646:	d101      	bne.n	800164c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001648:	2301      	movs	r3, #1
 800164a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0304 	and.w	r3, r3, #4
 8001654:	2b00      	cmp	r3, #0
 8001656:	d017      	beq.n	8001688 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001658:	4958      	ldr	r1, [pc, #352]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800165a:	4b58      	ldr	r3, [pc, #352]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800165c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001660:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001668:	4313      	orrs	r3, r2
 800166a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001676:	d101      	bne.n	800167c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001678:	2301      	movs	r3, #1
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001680:	2b00      	cmp	r3, #0
 8001682:	d101      	bne.n	8001688 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001684:	2301      	movs	r3, #1
 8001686:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	2b00      	cmp	r3, #0
 8001692:	d017      	beq.n	80016c4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001694:	4949      	ldr	r1, [pc, #292]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001696:	4b49      	ldr	r3, [pc, #292]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001698:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800169c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016a4:	4313      	orrs	r3, r2
 80016a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016b2:	d101      	bne.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80016b4:	2301      	movs	r3, #1
 80016b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d101      	bne.n	80016c4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80016c0:	2301      	movs	r3, #1
 80016c2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0320 	and.w	r3, r3, #32
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f000 808a 	beq.w	80017e6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
 80016d6:	4a39      	ldr	r2, [pc, #228]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016d8:	4b38      	ldr	r3, [pc, #224]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e0:	6413      	str	r3, [r2, #64]	; 0x40
 80016e2:	4b36      	ldr	r3, [pc, #216]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80016ee:	4a34      	ldr	r2, [pc, #208]	; (80017c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80016f0:	4b33      	ldr	r3, [pc, #204]	; (80017c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016f8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80016fa:	f7fe ff71 	bl	80005e0 <HAL_GetTick>
 80016fe:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001700:	e008      	b.n	8001714 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001702:	f7fe ff6d 	bl	80005e0 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e278      	b.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001714:	4b2a      	ldr	r3, [pc, #168]	; (80017c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800171c:	2b00      	cmp	r3, #0
 800171e:	d0f0      	beq.n	8001702 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001720:	4b26      	ldr	r3, [pc, #152]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001724:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001728:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d02f      	beq.n	8001790 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001734:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	429a      	cmp	r2, r3
 800173c:	d028      	beq.n	8001790 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800173e:	4b1f      	ldr	r3, [pc, #124]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001742:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001746:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001748:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800174a:	2201      	movs	r2, #1
 800174c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800174e:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001754:	4a19      	ldr	r2, [pc, #100]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001756:	6a3b      	ldr	r3, [r7, #32]
 8001758:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800175a:	4b18      	ldr	r3, [pc, #96]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800175c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	2b00      	cmp	r3, #0
 8001764:	d014      	beq.n	8001790 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001766:	f7fe ff3b 	bl	80005e0 <HAL_GetTick>
 800176a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800176c:	e00a      	b.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800176e:	f7fe ff37 	bl	80005e0 <HAL_GetTick>
 8001772:	4602      	mov	r2, r0
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	f241 3288 	movw	r2, #5000	; 0x1388
 800177c:	4293      	cmp	r3, r2
 800177e:	d901      	bls.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e240      	b.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001784:	4b0d      	ldr	r3, [pc, #52]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d0ee      	beq.n	800176e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001798:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800179c:	d114      	bne.n	80017c8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800179e:	4907      	ldr	r1, [pc, #28]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80017b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017b4:	4313      	orrs	r3, r2
 80017b6:	608b      	str	r3, [r1, #8]
 80017b8:	e00c      	b.n	80017d4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40007000 	.word	0x40007000
 80017c4:	42470e40 	.word	0x42470e40
 80017c8:	4a4a      	ldr	r2, [pc, #296]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017ca:	4b4a      	ldr	r3, [pc, #296]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80017d2:	6093      	str	r3, [r2, #8]
 80017d4:	4947      	ldr	r1, [pc, #284]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017d6:	4b47      	ldr	r3, [pc, #284]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e2:	4313      	orrs	r3, r2
 80017e4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0310 	and.w	r3, r3, #16
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d004      	beq.n	80017fc <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80017f2:	4a41      	ldr	r2, [pc, #260]	; (80018f8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80017fa:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00a      	beq.n	800181e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001808:	493a      	ldr	r1, [pc, #232]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800180a:	4b3a      	ldr	r3, [pc, #232]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800180c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001810:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001818:	4313      	orrs	r3, r2
 800181a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001826:	2b00      	cmp	r3, #0
 8001828:	d00a      	beq.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800182a:	4932      	ldr	r1, [pc, #200]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800182c:	4b31      	ldr	r3, [pc, #196]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800182e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001832:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800183a:	4313      	orrs	r3, r2
 800183c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001848:	2b00      	cmp	r3, #0
 800184a:	d011      	beq.n	8001870 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800184c:	4929      	ldr	r1, [pc, #164]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800184e:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001850:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001854:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800185c:	4313      	orrs	r3, r2
 800185e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001866:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800186a:	d101      	bne.n	8001870 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800186c:	2301      	movs	r3, #1
 800186e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001878:	2b00      	cmp	r3, #0
 800187a:	d00a      	beq.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800187c:	491d      	ldr	r1, [pc, #116]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800187e:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001880:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001884:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	4313      	orrs	r3, r2
 800188e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800189a:	2b00      	cmp	r3, #0
 800189c:	d011      	beq.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800189e:	4915      	ldr	r1, [pc, #84]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018a6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018ae:	4313      	orrs	r3, r2
 80018b0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80018bc:	d101      	bne.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80018be:	2301      	movs	r3, #1
 80018c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80018c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d005      	beq.n	80018d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018d0:	f040 80ff 	bne.w	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80018da:	f7fe fe81 	bl	80005e0 <HAL_GetTick>
 80018de:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80018e0:	e00e      	b.n	8001900 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80018e2:	f7fe fe7d 	bl	80005e0 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d907      	bls.n	8001900 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e188      	b.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80018f4:	40023800 	.word	0x40023800
 80018f8:	424711e0 	.word	0x424711e0
 80018fc:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001900:	4b7e      	ldr	r3, [pc, #504]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1ea      	bne.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	2b00      	cmp	r3, #0
 8001916:	d003      	beq.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800191c:	2b00      	cmp	r3, #0
 800191e:	d009      	beq.n	8001934 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001928:	2b00      	cmp	r3, #0
 800192a:	d028      	beq.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001930:	2b00      	cmp	r3, #0
 8001932:	d124      	bne.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001934:	4b71      	ldr	r3, [pc, #452]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001936:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800193a:	0c1b      	lsrs	r3, r3, #16
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	3301      	adds	r3, #1
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001946:	4b6d      	ldr	r3, [pc, #436]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001948:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800194c:	0e1b      	lsrs	r3, r3, #24
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001954:	4969      	ldr	r1, [pc, #420]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	019b      	lsls	r3, r3, #6
 8001960:	431a      	orrs	r2, r3
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	085b      	lsrs	r3, r3, #1
 8001966:	3b01      	subs	r3, #1
 8001968:	041b      	lsls	r3, r3, #16
 800196a:	431a      	orrs	r2, r3
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	061b      	lsls	r3, r3, #24
 8001970:	431a      	orrs	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	695b      	ldr	r3, [r3, #20]
 8001976:	071b      	lsls	r3, r3, #28
 8001978:	4313      	orrs	r3, r2
 800197a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	2b00      	cmp	r3, #0
 8001988:	d004      	beq.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001992:	d00a      	beq.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800199c:	2b00      	cmp	r3, #0
 800199e:	d035      	beq.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019a8:	d130      	bne.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80019aa:	4b54      	ldr	r3, [pc, #336]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019b0:	0c1b      	lsrs	r3, r3, #16
 80019b2:	f003 0303 	and.w	r3, r3, #3
 80019b6:	3301      	adds	r3, #1
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80019bc:	4b4f      	ldr	r3, [pc, #316]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019c2:	0f1b      	lsrs	r3, r3, #28
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80019ca:	494c      	ldr	r1, [pc, #304]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	019b      	lsls	r3, r3, #6
 80019d6:	431a      	orrs	r2, r3
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	085b      	lsrs	r3, r3, #1
 80019dc:	3b01      	subs	r3, #1
 80019de:	041b      	lsls	r3, r3, #16
 80019e0:	431a      	orrs	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	061b      	lsls	r3, r3, #24
 80019e8:	431a      	orrs	r2, r3
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	071b      	lsls	r3, r3, #28
 80019ee:	4313      	orrs	r3, r2
 80019f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80019f4:	4941      	ldr	r1, [pc, #260]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019f6:	4b41      	ldr	r3, [pc, #260]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80019fc:	f023 021f 	bic.w	r2, r3, #31
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a04:	3b01      	subs	r3, #1
 8001a06:	4313      	orrs	r3, r2
 8001a08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d029      	beq.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a20:	d124      	bne.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001a22:	4b36      	ldr	r3, [pc, #216]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a28:	0c1b      	lsrs	r3, r3, #16
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	3301      	adds	r3, #1
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001a34:	4b31      	ldr	r3, [pc, #196]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a3a:	0f1b      	lsrs	r3, r3, #28
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001a42:	492e      	ldr	r1, [pc, #184]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	019b      	lsls	r3, r3, #6
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	085b      	lsrs	r3, r3, #1
 8001a56:	3b01      	subs	r3, #1
 8001a58:	041b      	lsls	r3, r3, #16
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	061b      	lsls	r3, r3, #24
 8001a60:	431a      	orrs	r2, r3
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	071b      	lsls	r3, r3, #28
 8001a66:	4313      	orrs	r3, r2
 8001a68:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d016      	beq.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a78:	4920      	ldr	r1, [pc, #128]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	019b      	lsls	r3, r3, #6
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	085b      	lsrs	r3, r3, #1
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	041b      	lsls	r3, r3, #16
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	061b      	lsls	r3, r3, #24
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	071b      	lsls	r3, r3, #28
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001aa6:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001aac:	f7fe fd98 	bl	80005e0 <HAL_GetTick>
 8001ab0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001ab4:	f7fe fd94 	bl	80005e0 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e09f      	b.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ac6:	4b0d      	ldr	r3, [pc, #52]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d0f0      	beq.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8001ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	f040 8095 	bne.w	8001c04 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001ada:	4b0a      	ldr	r3, [pc, #40]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001ae0:	f7fe fd7e 	bl	80005e0 <HAL_GetTick>
 8001ae4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001ae6:	e00f      	b.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001ae8:	f7fe fd7a 	bl	80005e0 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d908      	bls.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e085      	b.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	42470068 	.word	0x42470068
 8001b04:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001b08:	4b41      	ldr	r3, [pc, #260]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b14:	d0e8      	beq.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0304 	and.w	r3, r3, #4
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d009      	beq.n	8001b3e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d02b      	beq.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d127      	bne.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001b3e:	4b34      	ldr	r3, [pc, #208]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b44:	0c1b      	lsrs	r3, r3, #16
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001b50:	492f      	ldr	r1, [pc, #188]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	699a      	ldr	r2, [r3, #24]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	019b      	lsls	r3, r3, #6
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	085b      	lsrs	r3, r3, #1
 8001b62:	3b01      	subs	r3, #1
 8001b64:	041b      	lsls	r3, r3, #16
 8001b66:	431a      	orrs	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6c:	061b      	lsls	r3, r3, #24
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001b74:	4926      	ldr	r1, [pc, #152]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b76:	4b26      	ldr	r3, [pc, #152]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b7c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b84:	3b01      	subs	r3, #1
 8001b86:	021b      	lsls	r3, r3, #8
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d01d      	beq.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001ba2:	d118      	bne.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001ba4:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001baa:	0e1b      	lsrs	r3, r3, #24
 8001bac:	f003 030f 	and.w	r3, r3, #15
 8001bb0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001bb2:	4917      	ldr	r1, [pc, #92]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	699a      	ldr	r2, [r3, #24]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	019b      	lsls	r3, r3, #6
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	085b      	lsrs	r3, r3, #1
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	041b      	lsls	r3, r3, #16
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	061b      	lsls	r3, r3, #24
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001bd6:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001bdc:	f7fe fd00 	bl	80005e0 <HAL_GetTick>
 8001be0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001be4:	f7fe fcfc 	bl	80005e0 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e007      	b.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001bfe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c02:	d1ef      	bne.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3730      	adds	r7, #48	; 0x30
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800
 8001c14:	42470070 	.word	0x42470070

08001c18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c1c:	b0a1      	sub	sp, #132	; 0x84
 8001c1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t pllvco = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t pllp = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t pllr = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t sysclockfreq = 0U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c34:	4ba0      	ldr	r3, [pc, #640]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 030c 	and.w	r3, r3, #12
 8001c3c:	2b0c      	cmp	r3, #12
 8001c3e:	f200 8193 	bhi.w	8001f68 <HAL_RCC_GetSysClockFreq+0x350>
 8001c42:	a201      	add	r2, pc, #4	; (adr r2, 8001c48 <HAL_RCC_GetSysClockFreq+0x30>)
 8001c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c48:	08001c7d 	.word	0x08001c7d
 8001c4c:	08001f69 	.word	0x08001f69
 8001c50:	08001f69 	.word	0x08001f69
 8001c54:	08001f69 	.word	0x08001f69
 8001c58:	08001c83 	.word	0x08001c83
 8001c5c:	08001f69 	.word	0x08001f69
 8001c60:	08001f69 	.word	0x08001f69
 8001c64:	08001f69 	.word	0x08001f69
 8001c68:	08001c89 	.word	0x08001c89
 8001c6c:	08001f69 	.word	0x08001f69
 8001c70:	08001f69 	.word	0x08001f69
 8001c74:	08001f69 	.word	0x08001f69
 8001c78:	08001e05 	.word	0x08001e05
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c7c:	4b8f      	ldr	r3, [pc, #572]	; (8001ebc <HAL_RCC_GetSysClockFreq+0x2a4>)
 8001c7e:	67bb      	str	r3, [r7, #120]	; 0x78
       break;
 8001c80:	e175      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c82:	4b8f      	ldr	r3, [pc, #572]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x2a8>)
 8001c84:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001c86:	e172      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c88:	4b8b      	ldr	r3, [pc, #556]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c90:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c92:	4b89      	ldr	r3, [pc, #548]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d056      	beq.n	8001d4c <HAL_RCC_GetSysClockFreq+0x134>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c9e:	4b86      	ldr	r3, [pc, #536]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	099b      	lsrs	r3, r3, #6
 8001ca4:	f04f 0400 	mov.w	r4, #0
 8001ca8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	ea01 0103 	and.w	r1, r1, r3
 8001cb4:	ea02 0204 	and.w	r2, r2, r4
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4614      	mov	r4, r2
 8001cbc:	0160      	lsls	r0, r4, #5
 8001cbe:	6678      	str	r0, [r7, #100]	; 0x64
 8001cc0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001cc2:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001cc6:	6678      	str	r0, [r7, #100]	; 0x64
 8001cc8:	015b      	lsls	r3, r3, #5
 8001cca:	663b      	str	r3, [r7, #96]	; 0x60
 8001ccc:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8001cd0:	1a5b      	subs	r3, r3, r1
 8001cd2:	eb64 0402 	sbc.w	r4, r4, r2
 8001cd6:	01a0      	lsls	r0, r4, #6
 8001cd8:	65f8      	str	r0, [r7, #92]	; 0x5c
 8001cda:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001cdc:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8001ce0:	65f8      	str	r0, [r7, #92]	; 0x5c
 8001ce2:	0198      	lsls	r0, r3, #6
 8001ce4:	65b8      	str	r0, [r7, #88]	; 0x58
 8001ce6:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 8001cea:	1aed      	subs	r5, r5, r3
 8001cec:	eb66 0604 	sbc.w	r6, r6, r4
 8001cf0:	4633      	mov	r3, r6
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	657b      	str	r3, [r7, #84]	; 0x54
 8001cf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001cf8:	4628      	mov	r0, r5
 8001cfa:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001cfe:	657b      	str	r3, [r7, #84]	; 0x54
 8001d00:	462b      	mov	r3, r5
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	653b      	str	r3, [r7, #80]	; 0x50
 8001d06:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8001d0a:	461d      	mov	r5, r3
 8001d0c:	4626      	mov	r6, r4
 8001d0e:	186b      	adds	r3, r5, r1
 8001d10:	eb46 0402 	adc.w	r4, r6, r2
 8001d14:	4618      	mov	r0, r3
 8001d16:	4621      	mov	r1, r4
 8001d18:	460b      	mov	r3, r1
 8001d1a:	025b      	lsls	r3, r3, #9
 8001d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d20:	4602      	mov	r2, r0
 8001d22:	ea43 53d2 	orr.w	r3, r3, r2, lsr #23
 8001d26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d28:	4603      	mov	r3, r0
 8001d2a:	025b      	lsls	r3, r3, #9
 8001d2c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d2e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001d32:	4618      	mov	r0, r3
 8001d34:	4621      	mov	r1, r4
 8001d36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d38:	f04f 0400 	mov.w	r4, #0
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4623      	mov	r3, r4
 8001d40:	f7fe fa60 	bl	8000204 <__aeabi_uldivmod>
 8001d44:	4603      	mov	r3, r0
 8001d46:	460c      	mov	r4, r1
 8001d48:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d4a:	e04d      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d4c:	4b5a      	ldr	r3, [pc, #360]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	099b      	lsrs	r3, r3, #6
 8001d52:	f04f 0400 	mov.w	r4, #0
 8001d56:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d5a:	f04f 0200 	mov.w	r2, #0
 8001d5e:	ea01 0103 	and.w	r1, r1, r3
 8001d62:	ea02 0204 	and.w	r2, r2, r4
 8001d66:	460b      	mov	r3, r1
 8001d68:	4614      	mov	r4, r2
 8001d6a:	0160      	lsls	r0, r4, #5
 8001d6c:	6478      	str	r0, [r7, #68]	; 0x44
 8001d6e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001d70:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001d74:	6478      	str	r0, [r7, #68]	; 0x44
 8001d76:	015b      	lsls	r3, r3, #5
 8001d78:	643b      	str	r3, [r7, #64]	; 0x40
 8001d7a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001d7e:	1a5b      	subs	r3, r3, r1
 8001d80:	eb64 0402 	sbc.w	r4, r4, r2
 8001d84:	ea4f 1b84 	mov.w	fp, r4, lsl #6
 8001d88:	ea4b 6b93 	orr.w	fp, fp, r3, lsr #26
 8001d8c:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8001d90:	ebba 0a03 	subs.w	sl, sl, r3
 8001d94:	eb6b 0b04 	sbc.w	fp, fp, r4
 8001d98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001da0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001da4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001da6:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8001daa:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dac:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8001db0:	eb1a 0a01 	adds.w	sl, sl, r1
 8001db4:	eb4b 0b02 	adc.w	fp, fp, r2
 8001db8:	ea4f 238b 	mov.w	r3, fp, lsl #10
 8001dbc:	637b      	str	r3, [r7, #52]	; 0x34
 8001dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dc0:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 8001dc4:	637b      	str	r3, [r7, #52]	; 0x34
 8001dc6:	ea4f 238a 	mov.w	r3, sl, lsl #10
 8001dca:	633b      	str	r3, [r7, #48]	; 0x30
 8001dcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001dd0:	4650      	mov	r0, sl
 8001dd2:	4659      	mov	r1, fp
 8001dd4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001dd6:	f04f 0400 	mov.w	r4, #0
 8001dda:	461a      	mov	r2, r3
 8001ddc:	4623      	mov	r3, r4
 8001dde:	f7fe fa11 	bl	8000204 <__aeabi_uldivmod>
 8001de2:	4603      	mov	r3, r0
 8001de4:	460c      	mov	r4, r1
 8001de6:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001de8:	4b33      	ldr	r3, [pc, #204]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	0c1b      	lsrs	r3, r3, #16
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	3301      	adds	r3, #1
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	673b      	str	r3, [r7, #112]	; 0x70

      sysclockfreq = pllvco/pllp;
 8001df8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001dfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e00:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001e02:	e0b4      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e04:	4b2c      	ldr	r3, [pc, #176]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e0c:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e0e:	4b2a      	ldr	r3, [pc, #168]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d054      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x2ac>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e1a:	4b27      	ldr	r3, [pc, #156]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	099b      	lsrs	r3, r3, #6
 8001e20:	f04f 0400 	mov.w	r4, #0
 8001e24:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	ea01 0103 	and.w	r1, r1, r3
 8001e30:	ea02 0204 	and.w	r2, r2, r4
 8001e34:	460b      	mov	r3, r1
 8001e36:	4614      	mov	r4, r2
 8001e38:	0160      	lsls	r0, r4, #5
 8001e3a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001e3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001e3e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001e42:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001e44:	015b      	lsls	r3, r3, #5
 8001e46:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e48:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001e4c:	1a5b      	subs	r3, r3, r1
 8001e4e:	eb64 0402 	sbc.w	r4, r4, r2
 8001e52:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8001e56:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8001e5a:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001e5e:	ebb8 0803 	subs.w	r8, r8, r3
 8001e62:	eb69 0904 	sbc.w	r9, r9, r4
 8001e66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24
 8001e74:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8001e78:	623b      	str	r3, [r7, #32]
 8001e7a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e7e:	eb18 0801 	adds.w	r8, r8, r1
 8001e82:	eb49 0902 	adc.w	r9, r9, r2
 8001e86:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001e8a:	61fb      	str	r3, [r7, #28]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001e92:	61fb      	str	r3, [r7, #28]
 8001e94:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8001e98:	61bb      	str	r3, [r7, #24]
 8001e9a:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001e9e:	4640      	mov	r0, r8
 8001ea0:	4649      	mov	r1, r9
 8001ea2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ea4:	f04f 0400 	mov.w	r4, #0
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	4623      	mov	r3, r4
 8001eac:	f7fe f9aa 	bl	8000204 <__aeabi_uldivmod>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	460c      	mov	r4, r1
 8001eb4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001eb6:	e04b      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x338>
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	00f42400 	.word	0x00f42400
 8001ec0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ec4:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x364>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	099b      	lsrs	r3, r3, #6
 8001eca:	f04f 0400 	mov.w	r4, #0
 8001ece:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	ea01 0103 	and.w	r1, r1, r3
 8001eda:	ea02 0204 	and.w	r2, r2, r4
 8001ede:	460b      	mov	r3, r1
 8001ee0:	4614      	mov	r4, r2
 8001ee2:	0160      	lsls	r0, r4, #5
 8001ee4:	6178      	str	r0, [r7, #20]
 8001ee6:	6978      	ldr	r0, [r7, #20]
 8001ee8:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001eec:	6178      	str	r0, [r7, #20]
 8001eee:	015b      	lsls	r3, r3, #5
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001ef6:	1a5b      	subs	r3, r3, r1
 8001ef8:	eb64 0402 	sbc.w	r4, r4, r2
 8001efc:	01a6      	lsls	r6, r4, #6
 8001efe:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8001f02:	019d      	lsls	r5, r3, #6
 8001f04:	1aed      	subs	r5, r5, r3
 8001f06:	eb66 0604 	sbc.w	r6, r6, r4
 8001f0a:	00f3      	lsls	r3, r6, #3
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	00eb      	lsls	r3, r5, #3
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001f1e:	186d      	adds	r5, r5, r1
 8001f20:	eb46 0602 	adc.w	r6, r6, r2
 8001f24:	02b3      	lsls	r3, r6, #10
 8001f26:	607b      	str	r3, [r7, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	ea43 5395 	orr.w	r3, r3, r5, lsr #22
 8001f2e:	607b      	str	r3, [r7, #4]
 8001f30:	02ab      	lsls	r3, r5, #10
 8001f32:	603b      	str	r3, [r7, #0]
 8001f34:	e897 0060 	ldmia.w	r7, {r5, r6}
 8001f38:	4628      	mov	r0, r5
 8001f3a:	4631      	mov	r1, r6
 8001f3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f3e:	f04f 0400 	mov.w	r4, #0
 8001f42:	461a      	mov	r2, r3
 8001f44:	4623      	mov	r3, r4
 8001f46:	f7fe f95d 	bl	8000204 <__aeabi_uldivmod>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	460c      	mov	r4, r1
 8001f4e:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f50:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x364>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	0f1b      	lsrs	r3, r3, #28
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	66fb      	str	r3, [r7, #108]	; 0x6c

      sysclockfreq = pllvco/pllr;
 8001f5c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001f5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f64:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001f66:	e002      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x356>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f68:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x368>)
 8001f6a:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3784      	adds	r7, #132	; 0x84
 8001f74:	46bd      	mov	sp, r7
 8001f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	00f42400 	.word	0x00f42400

08001f84 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f000 8083 	beq.w	80020a4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001f9e:	4b95      	ldr	r3, [pc, #596]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 030c 	and.w	r3, r3, #12
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	d019      	beq.n	8001fde <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001faa:	4b92      	ldr	r3, [pc, #584]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	d106      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fb6:	4b8f      	ldr	r3, [pc, #572]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fc2:	d00c      	beq.n	8001fde <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fc4:	4b8b      	ldr	r3, [pc, #556]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fcc:	2b0c      	cmp	r3, #12
 8001fce:	d112      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fd0:	4b88      	ldr	r3, [pc, #544]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fdc:	d10b      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fde:	4b85      	ldr	r3, [pc, #532]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d05b      	beq.n	80020a2 <HAL_RCC_OscConfig+0x11e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d157      	bne.n	80020a2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e216      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ffe:	d106      	bne.n	800200e <HAL_RCC_OscConfig+0x8a>
 8002000:	4a7c      	ldr	r2, [pc, #496]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002002:	4b7c      	ldr	r3, [pc, #496]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800200a:	6013      	str	r3, [r2, #0]
 800200c:	e01d      	b.n	800204a <HAL_RCC_OscConfig+0xc6>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002016:	d10c      	bne.n	8002032 <HAL_RCC_OscConfig+0xae>
 8002018:	4a76      	ldr	r2, [pc, #472]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 800201a:	4b76      	ldr	r3, [pc, #472]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	4a73      	ldr	r2, [pc, #460]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002026:	4b73      	ldr	r3, [pc, #460]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	e00b      	b.n	800204a <HAL_RCC_OscConfig+0xc6>
 8002032:	4a70      	ldr	r2, [pc, #448]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002034:	4b6f      	ldr	r3, [pc, #444]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	4a6d      	ldr	r2, [pc, #436]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002040:	4b6c      	ldr	r3, [pc, #432]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002048:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d013      	beq.n	800207a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7fe fac5 	bl	80005e0 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800205a:	f7fe fac1 	bl	80005e0 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b64      	cmp	r3, #100	; 0x64
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e1db      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800206c:	4b61      	ldr	r3, [pc, #388]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0xd6>
 8002078:	e014      	b.n	80020a4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800207a:	f7fe fab1 	bl	80005e0 <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002080:	e008      	b.n	8002094 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002082:	f7fe faad 	bl	80005e0 <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	2b64      	cmp	r3, #100	; 0x64
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e1c7      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002094:	4b57      	ldr	r3, [pc, #348]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1f0      	bne.n	8002082 <HAL_RCC_OscConfig+0xfe>
 80020a0:	e000      	b.n	80020a4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d06f      	beq.n	8002190 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020b0:	4b50      	ldr	r3, [pc, #320]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 030c 	and.w	r3, r3, #12
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d017      	beq.n	80020ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020bc:	4b4d      	ldr	r3, [pc, #308]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020c4:	2b08      	cmp	r3, #8
 80020c6:	d105      	bne.n	80020d4 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020c8:	4b4a      	ldr	r3, [pc, #296]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00b      	beq.n	80020ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020d4:	4b47      	ldr	r3, [pc, #284]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020dc:	2b0c      	cmp	r3, #12
 80020de:	d11c      	bne.n	800211a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020e0:	4b44      	ldr	r3, [pc, #272]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d116      	bne.n	800211a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ec:	4b41      	ldr	r3, [pc, #260]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d005      	beq.n	8002104 <HAL_RCC_OscConfig+0x180>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d001      	beq.n	8002104 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e18f      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002104:	493b      	ldr	r1, [pc, #236]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002106:	4b3b      	ldr	r3, [pc, #236]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	4313      	orrs	r3, r2
 8002116:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002118:	e03a      	b.n	8002190 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d020      	beq.n	8002164 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002122:	4b35      	ldr	r3, [pc, #212]	; (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002124:	2201      	movs	r2, #1
 8002126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002128:	f7fe fa5a 	bl	80005e0 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002130:	f7fe fa56 	bl	80005e0 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e170      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002142:	4b2c      	ldr	r3, [pc, #176]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0f0      	beq.n	8002130 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800214e:	4929      	ldr	r1, [pc, #164]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002150:	4b28      	ldr	r3, [pc, #160]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	4313      	orrs	r3, r2
 8002160:	600b      	str	r3, [r1, #0]
 8002162:	e015      	b.n	8002190 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002164:	4b24      	ldr	r3, [pc, #144]	; (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216a:	f7fe fa39 	bl	80005e0 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002172:	f7fe fa35 	bl	80005e0 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e14f      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002184:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1f0      	bne.n	8002172 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0308 	and.w	r3, r3, #8
 8002198:	2b00      	cmp	r3, #0
 800219a:	d037      	beq.n	800220c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	695b      	ldr	r3, [r3, #20]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d016      	beq.n	80021d2 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021a4:	4b15      	ldr	r3, [pc, #84]	; (80021fc <HAL_RCC_OscConfig+0x278>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021aa:	f7fe fa19 	bl	80005e0 <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021b2:	f7fe fa15 	bl	80005e0 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e12f      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <HAL_RCC_OscConfig+0x270>)
 80021c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x22e>
 80021d0:	e01c      	b.n	800220c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021d2:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <HAL_RCC_OscConfig+0x278>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d8:	f7fe fa02 	bl	80005e0 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021de:	e00f      	b.n	8002200 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021e0:	f7fe f9fe 	bl	80005e0 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d908      	bls.n	8002200 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e118      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
 80021f2:	bf00      	nop
 80021f4:	40023800 	.word	0x40023800
 80021f8:	42470000 	.word	0x42470000
 80021fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002200:	4b8a      	ldr	r3, [pc, #552]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1e9      	bne.n	80021e0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 8097 	beq.w	8002348 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800221e:	4b83      	ldr	r3, [pc, #524]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d10f      	bne.n	800224a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	4a7f      	ldr	r2, [pc, #508]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002230:	4b7e      	ldr	r3, [pc, #504]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002238:	6413      	str	r3, [r2, #64]	; 0x40
 800223a:	4b7c      	ldr	r3, [pc, #496]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002246:	2301      	movs	r3, #1
 8002248:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224a:	4b79      	ldr	r3, [pc, #484]	; (8002430 <HAL_RCC_OscConfig+0x4ac>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002252:	2b00      	cmp	r3, #0
 8002254:	d118      	bne.n	8002288 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002256:	4a76      	ldr	r2, [pc, #472]	; (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002258:	4b75      	ldr	r3, [pc, #468]	; (8002430 <HAL_RCC_OscConfig+0x4ac>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002260:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002262:	f7fe f9bd 	bl	80005e0 <HAL_GetTick>
 8002266:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002268:	e008      	b.n	800227c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800226a:	f7fe f9b9 	bl	80005e0 <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d901      	bls.n	800227c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e0d3      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800227c:	4b6c      	ldr	r3, [pc, #432]	; (8002430 <HAL_RCC_OscConfig+0x4ac>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0f0      	beq.n	800226a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d106      	bne.n	800229e <HAL_RCC_OscConfig+0x31a>
 8002290:	4a66      	ldr	r2, [pc, #408]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002292:	4b66      	ldr	r3, [pc, #408]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002296:	f043 0301 	orr.w	r3, r3, #1
 800229a:	6713      	str	r3, [r2, #112]	; 0x70
 800229c:	e01c      	b.n	80022d8 <HAL_RCC_OscConfig+0x354>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b05      	cmp	r3, #5
 80022a4:	d10c      	bne.n	80022c0 <HAL_RCC_OscConfig+0x33c>
 80022a6:	4a61      	ldr	r2, [pc, #388]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022a8:	4b60      	ldr	r3, [pc, #384]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ac:	f043 0304 	orr.w	r3, r3, #4
 80022b0:	6713      	str	r3, [r2, #112]	; 0x70
 80022b2:	4a5e      	ldr	r2, [pc, #376]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022b4:	4b5d      	ldr	r3, [pc, #372]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6713      	str	r3, [r2, #112]	; 0x70
 80022be:	e00b      	b.n	80022d8 <HAL_RCC_OscConfig+0x354>
 80022c0:	4a5a      	ldr	r2, [pc, #360]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022c2:	4b5a      	ldr	r3, [pc, #360]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c6:	f023 0301 	bic.w	r3, r3, #1
 80022ca:	6713      	str	r3, [r2, #112]	; 0x70
 80022cc:	4a57      	ldr	r2, [pc, #348]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022ce:	4b57      	ldr	r3, [pc, #348]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80022d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022d2:	f023 0304 	bic.w	r3, r3, #4
 80022d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d015      	beq.n	800230c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e0:	f7fe f97e 	bl	80005e0 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e6:	e00a      	b.n	80022fe <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022e8:	f7fe f97a 	bl	80005e0 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e092      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fe:	4b4b      	ldr	r3, [pc, #300]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0ee      	beq.n	80022e8 <HAL_RCC_OscConfig+0x364>
 800230a:	e014      	b.n	8002336 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230c:	f7fe f968 	bl	80005e0 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002312:	e00a      	b.n	800232a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002314:	f7fe f964 	bl	80005e0 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e07c      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800232a:	4b40      	ldr	r3, [pc, #256]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 800232c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1ee      	bne.n	8002314 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002336:	7dfb      	ldrb	r3, [r7, #23]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d105      	bne.n	8002348 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800233c:	4a3b      	ldr	r2, [pc, #236]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 800233e:	4b3b      	ldr	r3, [pc, #236]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002346:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d068      	beq.n	8002422 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002350:	4b36      	ldr	r3, [pc, #216]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 030c 	and.w	r3, r3, #12
 8002358:	2b08      	cmp	r3, #8
 800235a:	d060      	beq.n	800241e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	2b02      	cmp	r3, #2
 8002362:	d145      	bne.n	80023f0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002364:	4b33      	ldr	r3, [pc, #204]	; (8002434 <HAL_RCC_OscConfig+0x4b0>)
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800236a:	f7fe f939 	bl	80005e0 <HAL_GetTick>
 800236e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002372:	f7fe f935 	bl	80005e0 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e04f      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002384:	4b29      	ldr	r3, [pc, #164]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1f0      	bne.n	8002372 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002390:	4926      	ldr	r1, [pc, #152]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69da      	ldr	r2, [r3, #28]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	431a      	orrs	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	019b      	lsls	r3, r3, #6
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a8:	085b      	lsrs	r3, r3, #1
 80023aa:	3b01      	subs	r3, #1
 80023ac:	041b      	lsls	r3, r3, #16
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b4:	061b      	lsls	r3, r3, #24
 80023b6:	431a      	orrs	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023bc:	071b      	lsls	r3, r3, #28
 80023be:	4313      	orrs	r3, r2
 80023c0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023c2:	4b1c      	ldr	r3, [pc, #112]	; (8002434 <HAL_RCC_OscConfig+0x4b0>)
 80023c4:	2201      	movs	r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c8:	f7fe f90a 	bl	80005e0 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d0:	f7fe f906 	bl	80005e0 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e020      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e2:	4b12      	ldr	r3, [pc, #72]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x44c>
 80023ee:	e018      	b.n	8002422 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f0:	4b10      	ldr	r3, [pc, #64]	; (8002434 <HAL_RCC_OscConfig+0x4b0>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f6:	f7fe f8f3 	bl	80005e0 <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023fe:	f7fe f8ef 	bl	80005e0 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e009      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002410:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_RCC_OscConfig+0x4a8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1f0      	bne.n	80023fe <HAL_RCC_OscConfig+0x47a>
 800241c:	e001      	b.n	8002422 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e000      	b.n	8002424 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3718      	adds	r7, #24
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40023800 	.word	0x40023800
 8002430:	40007000 	.word	0x40007000
 8002434:	42470060 	.word	0x42470060

08002438 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e083      	b.n	8002552 <HAL_RTC_Init+0x11a>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	7f5b      	ldrb	r3, [r3, #29]
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b00      	cmp	r3, #0
 8002452:	d105      	bne.n	8002460 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	771a      	strb	r2, [r3, #28]
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f002 fbc2 	bl	8004be4 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2202      	movs	r2, #2
 8002464:	775a      	strb	r2, [r3, #29]
       
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	22ca      	movs	r2, #202	; 0xca
 800246c:	625a      	str	r2, [r3, #36]	; 0x24
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2253      	movs	r2, #83	; 0x53
 8002474:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 fc54 	bl	8002d24 <RTC_EnterInitMode>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d008      	beq.n	8002494 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	22ff      	movs	r2, #255	; 0xff
 8002488:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2204      	movs	r2, #4
 800248e:	775a      	strb	r2, [r3, #29]
    
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e05e      	b.n	8002552 <HAL_RTC_Init+0x11a>
  } 
  else
  { 
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80024a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024a6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	6812      	ldr	r2, [r2, #0]
 80024b0:	6891      	ldr	r1, [r2, #8]
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	6850      	ldr	r0, [r2, #4]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6912      	ldr	r2, [r2, #16]
 80024ba:	4310      	orrs	r0, r2
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6952      	ldr	r2, [r2, #20]
 80024c0:	4302      	orrs	r2, r0
 80024c2:	430a      	orrs	r2, r1
 80024c4:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	68d2      	ldr	r2, [r2, #12]
 80024ce:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	6911      	ldr	r1, [r2, #16]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6892      	ldr	r2, [r2, #8]
 80024de:	0412      	lsls	r2, r2, #16
 80024e0:	430a      	orrs	r2, r1
 80024e2:	611a      	str	r2, [r3, #16]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6812      	ldr	r2, [r2, #0]
 80024ec:	68d2      	ldr	r2, [r2, #12]
 80024ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024f2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 0320 	and.w	r3, r3, #32
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10e      	bne.n	8002520 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 fbe6 	bl	8002cd4 <HAL_RTC_WaitForSynchro>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d008      	beq.n	8002520 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	22ff      	movs	r2, #255	; 0xff
 8002514:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2204      	movs	r2, #4
 800251a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e018      	b.n	8002552 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6812      	ldr	r2, [r2, #0]
 8002528:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800252a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800252e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6992      	ldr	r2, [r2, #24]
 800253e:	430a      	orrs	r2, r1
 8002540:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	22ff      	movs	r2, #255	; 0xff
 8002548:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2201      	movs	r2, #1
 800254e:	775a      	strb	r2, [r3, #29]
    
    return HAL_OK;
 8002550:	2300      	movs	r3, #0
  }
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800255a:	b590      	push	{r4, r7, lr}
 800255c:	b087      	sub	sp, #28
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	7f1b      	ldrb	r3, [r3, #28]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d101      	bne.n	8002576 <HAL_RTC_SetTime+0x1c>
 8002572:	2302      	movs	r3, #2
 8002574:	e0b2      	b.n	80026dc <HAL_RTC_SetTime+0x182>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2201      	movs	r2, #1
 800257a:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2202      	movs	r2, #2
 8002580:	775a      	strb	r2, [r3, #29]
  
  if(Format == RTC_FORMAT_BIN)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d126      	bne.n	80025d6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002592:	2b00      	cmp	r3, #0
 8002594:	d102      	bne.n	800259c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    } 
    else
    {
      sTime->TimeFormat = 0x00U;
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	2200      	movs	r2, #0
 800259a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
    
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f000 fbeb 	bl	8002d7c <RTC_ByteToBcd2>
 80025a6:	4603      	mov	r3, r0
 80025a8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	785b      	ldrb	r3, [r3, #1]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f000 fbe4 	bl	8002d7c <RTC_ByteToBcd2>
 80025b4:	4603      	mov	r3, r0
 80025b6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80025b8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	789b      	ldrb	r3, [r3, #2]
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 fbdc 	bl	8002d7c <RTC_ByteToBcd2>
 80025c4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80025c6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	78db      	ldrb	r3, [r3, #3]
 80025ce:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80025d0:	4313      	orrs	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	e020      	b.n	8002618 <HAL_RTC_SetTime+0xbe>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d007      	beq.n	80025f4 <HAL_RTC_SetTime+0x9a>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f000 fbe5 	bl	8002db8 <RTC_Bcd2ToByte>
 80025ee:	4603      	mov	r3, r0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	e002      	b.n	80025fa <HAL_RTC_SetTime+0xa0>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); 
    } 
    else
    {
      sTime->TimeFormat = 0x00U;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2200      	movs	r2, #0
 80025f8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	785b      	ldrb	r3, [r3, #1]
 8002604:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002606:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800260c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	78db      	ldrb	r3, [r3, #3]
 8002612:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002614:	4313      	orrs	r3, r2
 8002616:	617b      	str	r3, [r7, #20]
  }
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	22ca      	movs	r2, #202	; 0xca
 800261e:	625a      	str	r2, [r3, #36]	; 0x24
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2253      	movs	r2, #83	; 0x53
 8002626:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 fb7b 	bl	8002d24 <RTC_EnterInitMode>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d00b      	beq.n	800264c <HAL_RTC_SetTime+0xf2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	22ff      	movs	r2, #255	; 0xff
 800263a:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2204      	movs	r2, #4
 8002640:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	771a      	strb	r2, [r3, #28]
    
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e047      	b.n	80026dc <HAL_RTC_SetTime+0x182>
  } 
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002656:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800265a:	6013      	str	r3, [r2, #0]
     
    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	6812      	ldr	r2, [r2, #0]
 8002664:	6892      	ldr	r2, [r2, #8]
 8002666:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800266a:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	6812      	ldr	r2, [r2, #0]
 8002674:	6891      	ldr	r1, [r2, #8]
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	68d0      	ldr	r0, [r2, #12]
 800267a:	68ba      	ldr	r2, [r7, #8]
 800267c:	6912      	ldr	r2, [r2, #16]
 800267e:	4302      	orrs	r2, r0
 8002680:	430a      	orrs	r2, r1
 8002682:	609a      	str	r2, [r3, #8]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	68d2      	ldr	r2, [r2, #12]
 800268e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002692:	60da      	str	r2, [r3, #12]
    
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f003 0320 	and.w	r3, r3, #32
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d111      	bne.n	80026c6 <HAL_RTC_SetTime+0x16c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 fb16 	bl	8002cd4 <HAL_RTC_WaitForSynchro>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00b      	beq.n	80026c6 <HAL_RTC_SetTime+0x16c>
      {        
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	22ff      	movs	r2, #255	; 0xff
 80026b4:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_ERROR;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2204      	movs	r2, #4
 80026ba:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	771a      	strb	r2, [r3, #28]
        
        return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e00a      	b.n	80026dc <HAL_RTC_SetTime+0x182>
      }
    }
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	22ff      	movs	r2, #255	; 0xff
 80026cc:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2201      	movs	r2, #1
 80026d2:	775a      	strb	r2, [r3, #29]
  
   __HAL_UNLOCK(hrtc); 
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	771a      	strb	r2, [r3, #28]
     
   return HAL_OK;
 80026da:	2300      	movs	r3, #0
  }
}
 80026dc:	4618      	mov	r0, r3
 80026de:	371c      	adds	r7, #28
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd90      	pop	{r4, r7, pc}

080026e4 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	605a      	str	r2, [r3, #4]
  
  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002716:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800271a:	617b      	str	r3, [r7, #20]
  
  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	0c1b      	lsrs	r3, r3, #16
 8002720:	b2db      	uxtb	r3, r3
 8002722:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002726:	b2da      	uxtb	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	0a1b      	lsrs	r3, r3, #8
 8002730:	b2db      	uxtb	r3, r3
 8002732:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002736:	b2da      	uxtb	r2, r3
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	b2db      	uxtb	r3, r3
 8002740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002744:	b2da      	uxtb	r2, r3
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	0c1b      	lsrs	r3, r3, #16
 800274e:	b2db      	uxtb	r3, r3
 8002750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002754:	b2da      	uxtb	r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	70da      	strb	r2, [r3, #3]
  
  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d11a      	bne.n	8002796 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f000 fb27 	bl	8002db8 <RTC_Bcd2ToByte>
 800276a:	4603      	mov	r3, r0
 800276c:	461a      	mov	r2, r3
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	785b      	ldrb	r3, [r3, #1]
 8002776:	4618      	mov	r0, r3
 8002778:	f000 fb1e 	bl	8002db8 <RTC_Bcd2ToByte>
 800277c:	4603      	mov	r3, r0
 800277e:	461a      	mov	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	789b      	ldrb	r3, [r3, #2]
 8002788:	4618      	mov	r0, r3
 800278a:	f000 fb15 	bl	8002db8 <RTC_Bcd2ToByte>
 800278e:	4603      	mov	r3, r0
 8002790:	461a      	mov	r2, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	7f1b      	ldrb	r3, [r3, #28]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d101      	bne.n	80027bc <HAL_RTC_SetDate+0x1c>
 80027b8:	2302      	movs	r3, #2
 80027ba:	e094      	b.n	80028e6 <HAL_RTC_SetDate+0x146>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2201      	movs	r2, #1
 80027c0:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2202      	movs	r2, #2
 80027c6:	775a      	strb	r2, [r3, #29]
  
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10e      	bne.n	80027ec <HAL_RTC_SetDate+0x4c>
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	785b      	ldrb	r3, [r3, #1]
 80027d2:	f003 0310 	and.w	r3, r3, #16
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d008      	beq.n	80027ec <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	785b      	ldrb	r3, [r3, #1]
 80027de:	f023 0310 	bic.w	r3, r3, #16
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	330a      	adds	r3, #10
 80027e6:	b2da      	uxtb	r2, r3
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	705a      	strb	r2, [r3, #1]
  }
  
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
  
  if(Format == RTC_FORMAT_BIN)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d11c      	bne.n	800282c <HAL_RTC_SetDate+0x8c>
  {   
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 
    
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	78db      	ldrb	r3, [r3, #3]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 fac0 	bl	8002d7c <RTC_ByteToBcd2>
 80027fc:	4603      	mov	r3, r0
 80027fe:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	785b      	ldrb	r3, [r3, #1]
 8002804:	4618      	mov	r0, r3
 8002806:	f000 fab9 	bl	8002d7c <RTC_ByteToBcd2>
 800280a:	4603      	mov	r3, r0
 800280c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800280e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	789b      	ldrb	r3, [r3, #2]
 8002814:	4618      	mov	r0, r3
 8002816:	f000 fab1 	bl	8002d7c <RTC_ByteToBcd2>
 800281a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800281c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));   
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002826:	4313      	orrs	r3, r2
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	e00e      	b.n	800284a <HAL_RTC_SetDate+0xaa>
  {   
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(datetmpreg));
    assert_param(IS_RTC_DATE(datetmpreg));
    
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	78db      	ldrb	r3, [r3, #3]
 8002830:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	785b      	ldrb	r3, [r3, #1]
 8002836:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002838:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800283a:	68ba      	ldr	r2, [r7, #8]
 800283c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800283e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));  
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002846:	4313      	orrs	r3, r2
 8002848:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	22ca      	movs	r2, #202	; 0xca
 8002850:	625a      	str	r2, [r3, #36]	; 0x24
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2253      	movs	r2, #83	; 0x53
 8002858:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fa62 	bl	8002d24 <RTC_EnterInitMode>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00b      	beq.n	800287e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	22ff      	movs	r2, #255	; 0xff
 800286c:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2204      	movs	r2, #4
 8002872:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	771a      	strb	r2, [r3, #28]
    
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e033      	b.n	80028e6 <HAL_RTC_SetDate+0x146>
  } 
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002888:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800288c:	6053      	str	r3, [r2, #4]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	68d2      	ldr	r2, [r2, #12]
 8002898:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800289c:	60da      	str	r2, [r3, #12]
    
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 0320 	and.w	r3, r3, #32
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d111      	bne.n	80028d0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fa11 	bl	8002cd4 <HAL_RTC_WaitForSynchro>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00b      	beq.n	80028d0 <HAL_RTC_SetDate+0x130>
      { 
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	22ff      	movs	r2, #255	; 0xff
 80028be:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_ERROR;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2204      	movs	r2, #4
 80028c4:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	771a      	strb	r2, [r3, #28]
        
        return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e00a      	b.n	80028e6 <HAL_RTC_SetDate+0x146>
      }
    }
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	22ff      	movs	r2, #255	; 0xff
 80028d6:	625a      	str	r2, [r3, #36]	; 0x24
    
    hrtc->State = HAL_RTC_STATE_READY ;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2201      	movs	r2, #1
 80028dc:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	771a      	strb	r2, [r3, #28]
    
    return HAL_OK;    
 80028e4:	2300      	movs	r3, #0
  }
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	371c      	adds	r7, #28
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd90      	pop	{r4, r7, pc}

080028ee <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b086      	sub	sp, #24
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	60f8      	str	r0, [r7, #12]
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
          
  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002908:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800290c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	0c1b      	lsrs	r3, r3, #16
 8002912:	b2da      	uxtb	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	0a1b      	lsrs	r3, r3, #8
 800291c:	b2db      	uxtb	r3, r3
 800291e:	f003 031f 	and.w	r3, r3, #31
 8002922:	b2da      	uxtb	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	b2db      	uxtb	r3, r3
 800292c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002930:	b2da      	uxtb	r2, r3
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	0b5b      	lsrs	r3, r3, #13
 800293a:	b2db      	uxtb	r3, r3
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	b2da      	uxtb	r2, r3
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d11a      	bne.n	8002982 <HAL_RTC_GetDate+0x94>
  {    
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	78db      	ldrb	r3, [r3, #3]
 8002950:	4618      	mov	r0, r3
 8002952:	f000 fa31 	bl	8002db8 <RTC_Bcd2ToByte>
 8002956:	4603      	mov	r3, r0
 8002958:	461a      	mov	r2, r3
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	785b      	ldrb	r3, [r3, #1]
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fa28 	bl	8002db8 <RTC_Bcd2ToByte>
 8002968:	4603      	mov	r3, r0
 800296a:	461a      	mov	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	789b      	ldrb	r3, [r3, #2]
 8002974:	4618      	mov	r0, r3
 8002976:	f000 fa1f 	bl	8002db8 <RTC_Bcd2ToByte>
 800297a:	4603      	mov	r3, r0
 800297c:	461a      	mov	r2, r3
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3718      	adds	r7, #24
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format 
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800298c:	b590      	push	{r4, r7, lr}
 800298e:	b089      	sub	sp, #36	; 0x24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8002998:	2300      	movs	r3, #0
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	2300      	movs	r3, #0
 800299e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 80029a0:	4ba1      	ldr	r3, [pc, #644]	; (8002c28 <HAL_RTC_SetAlarm_IT+0x29c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4aa1      	ldr	r2, [pc, #644]	; (8002c2c <HAL_RTC_SetAlarm_IT+0x2a0>)
 80029a6:	fba2 2303 	umull	r2, r3, r2, r3
 80029aa:	0adb      	lsrs	r3, r3, #11
 80029ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029b0:	fb02 f303 	mul.w	r3, r2, r3
 80029b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
      
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	7f1b      	ldrb	r3, [r3, #28]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d101      	bne.n	80029c2 <HAL_RTC_SetAlarm_IT+0x36>
 80029be:	2302      	movs	r3, #2
 80029c0:	e12e      	b.n	8002c20 <HAL_RTC_SetAlarm_IT+0x294>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2201      	movs	r2, #1
 80029c6:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2202      	movs	r2, #2
 80029cc:	775a      	strb	r2, [r3, #29]
  
  if(Format == RTC_FORMAT_BIN)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d137      	bne.n	8002a44 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d102      	bne.n	80029e8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	2200      	movs	r2, #0
 80029e6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 f9c5 	bl	8002d7c <RTC_ByteToBcd2>
 80029f2:	4603      	mov	r3, r0
 80029f4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	785b      	ldrb	r3, [r3, #1]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 f9be 	bl	8002d7c <RTC_ByteToBcd2>
 8002a00:	4603      	mov	r3, r0
 8002a02:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a04:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	789b      	ldrb	r3, [r3, #2]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f000 f9b6 	bl	8002d7c <RTC_ByteToBcd2>
 8002a10:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002a12:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	78db      	ldrb	r3, [r3, #3]
 8002a1a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002a1c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f9a8 	bl	8002d7c <RTC_ByteToBcd2>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002a30:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002a38:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask)); 
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	61fb      	str	r3, [r7, #28]
 8002a42:	e040      	b.n	8002ac6 <HAL_RTC_SetAlarm_IT+0x13a>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d007      	beq.n	8002a62 <HAL_RTC_SetAlarm_IT+0xd6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 f9ae 	bl	8002db8 <RTC_Bcd2ToByte>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	61fb      	str	r3, [r7, #28]
 8002a60:	e002      	b.n	8002a68 <HAL_RTC_SetAlarm_IT+0xdc>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2200      	movs	r2, #0
 8002a66:	70da      	strb	r2, [r3, #3]
    }
    
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
    
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	69db      	ldr	r3, [r3, #28]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d108      	bne.n	8002a82 <HAL_RTC_SetAlarm_IT+0xf6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 f99e 	bl	8002db8 <RTC_Bcd2ToByte>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	61fb      	str	r3, [r7, #28]
 8002a80:	e007      	b.n	8002a92 <HAL_RTC_SetAlarm_IT+0x106>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 f995 	bl	8002db8 <RTC_Bcd2ToByte>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	61fb      	str	r3, [r7, #28]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	785b      	ldrb	r3, [r3, #1]
 8002a9c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a9e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002aa4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	78db      	ldrb	r3, [r3, #3]
 8002aaa:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002aac:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ab4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002ab6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002abc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));     
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	22ca      	movs	r2, #202	; 0xca
 8002ad8:	625a      	str	r2, [r3, #36]	; 0x24
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2253      	movs	r2, #83	; 0x53
 8002ae0:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aea:	d141      	bne.n	8002b70 <HAL_RTC_SetAlarm_IT+0x1e4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	6812      	ldr	r2, [r2, #0]
 8002af4:	6892      	ldr	r2, [r2, #8]
 8002af6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002afa:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	6812      	ldr	r2, [r2, #0]
 8002b04:	68d2      	ldr	r2, [r2, #12]
 8002b06:	b2d2      	uxtb	r2, r2
 8002b08:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002b0c:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	1e5a      	subs	r2, r3, #1
 8002b12:	617a      	str	r2, [r7, #20]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10b      	bne.n	8002b30 <HAL_RTC_SetAlarm_IT+0x1a4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	22ff      	movs	r2, #255	; 0xff
 8002b1e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2203      	movs	r2, #3
 8002b24:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e077      	b.n	8002c20 <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d0e7      	beq.n	8002b0e <HAL_RTC_SetAlarm_IT+0x182>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	69fa      	ldr	r2, [r7, #28]
 8002b44:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	6812      	ldr	r2, [r2, #0]
 8002b56:	6892      	ldr	r2, [r2, #8]
 8002b58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b5c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	6892      	ldr	r2, [r2, #8]
 8002b68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b6c:	609a      	str	r2, [r3, #8]
 8002b6e:	e040      	b.n	8002bf2 <HAL_RTC_SetAlarm_IT+0x266>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	6892      	ldr	r2, [r2, #8]
 8002b7a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b7e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	68d2      	ldr	r2, [r2, #12]
 8002b8a:	b2d2      	uxtb	r2, r2
 8002b8c:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002b90:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	1e5a      	subs	r2, r3, #1
 8002b96:	617a      	str	r2, [r7, #20]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d10b      	bne.n	8002bb4 <HAL_RTC_SetAlarm_IT+0x228>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	22ff      	movs	r2, #255	; 0xff
 8002ba2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e035      	b.n	8002c20 <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0e7      	beq.n	8002b92 <HAL_RTC_SetAlarm_IT+0x206>
    
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	69fa      	ldr	r2, [r7, #28]
 8002bc8:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	6892      	ldr	r2, [r2, #8]
 8002bdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002be0:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	6812      	ldr	r2, [r2, #0]
 8002bea:	6892      	ldr	r2, [r2, #8]
 8002bec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bf0:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002bf2:	4a0f      	ldr	r2, [pc, #60]	; (8002c30 <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002bf4:	4b0e      	ldr	r3, [pc, #56]	; (8002c30 <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bfc:	6013      	str	r3, [r2, #0]
  
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8002bfe:	4a0c      	ldr	r2, [pc, #48]	; (8002c30 <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002c00:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c08:	6093      	str	r3, [r2, #8]
  
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	22ff      	movs	r2, #255	; 0xff
 8002c10:	625a      	str	r2, [r3, #36]	; 0x24
  
  hrtc->State = HAL_RTC_STATE_READY; 
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2201      	movs	r2, #1
 8002c16:	775a      	strb	r2, [r3, #29]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);  
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	771a      	strb	r2, [r3, #28]
  
  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3724      	adds	r7, #36	; 0x24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd90      	pop	{r4, r7, pc}
 8002c28:	2000000c 	.word	0x2000000c
 8002c2c:	10624dd3 	.word	0x10624dd3
 8002c30:	40013c00 	.word	0x40013c00

08002c34 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRA))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d012      	beq.n	8002c70 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRA) != (uint32_t)RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00b      	beq.n	8002c70 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */ 
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f831 	bl	8002cc0 <HAL_RTC_AlarmAEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6812      	ldr	r2, [r2, #0]
 8002c66:	68d2      	ldr	r2, [r2, #12]
 8002c68:	b2d2      	uxtb	r2, r2
 8002c6a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002c6e:	60da      	str	r2, [r3, #12]
    }
  }
  
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRB))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d012      	beq.n	8002ca4 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRB) != (uint32_t)RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00b      	beq.n	8002ca4 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */ 
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 f8b1 	bl	8002df4 <HAL_RTCEx_AlarmBEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6812      	ldr	r2, [r2, #0]
 8002c9a:	68d2      	ldr	r2, [r2, #12]
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002ca2:	60da      	str	r2, [r3, #12]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002ca4:	4b05      	ldr	r3, [pc, #20]	; (8002cbc <HAL_RTC_AlarmIRQHandler+0x88>)
 8002ca6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002caa:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	775a      	strb	r2, [r3, #29]
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40013c00 	.word	0x40013c00

08002cc0 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	6812      	ldr	r2, [r2, #0]
 8002ce8:	68d2      	ldr	r2, [r2, #12]
 8002cea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002cee:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cf0:	f7fd fc76 	bl	80005e0 <HAL_GetTick>
 8002cf4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002cf6:	e009      	b.n	8002d0c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002cf8:	f7fd fc72 	bl	80005e0 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d06:	d901      	bls.n	8002d0c <HAL_RTC_WaitForSynchro+0x38>
    {       
      return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e007      	b.n	8002d1c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	f003 0320 	and.w	r3, r3, #32
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0ee      	beq.n	8002cf8 <HAL_RTC_WaitForSynchro+0x24>
    } 
  }

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U; 
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	60fb      	str	r3, [r7, #12]
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d119      	bne.n	8002d72 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f04f 32ff 	mov.w	r2, #4294967295
 8002d46:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d48:	f7fd fc4a 	bl	80005e0 <HAL_GetTick>
 8002d4c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002d4e:	e009      	b.n	8002d64 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002d50:	f7fd fc46 	bl	80005e0 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d5e:	d901      	bls.n	8002d64 <RTC_EnterInitMode+0x40>
      {       
        return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e007      	b.n	8002d74 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0ee      	beq.n	8002d50 <RTC_EnterInitMode+0x2c>
      } 
    }
  }
  
  return HAL_OK;  
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 8002d8a:	e005      	b.n	8002d98 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	3301      	adds	r3, #1
 8002d90:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	3b0a      	subs	r3, #10
 8002d96:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8002d98:	79fb      	ldrb	r3, [r7, #7]
 8002d9a:	2b09      	cmp	r3, #9
 8002d9c:	d8f6      	bhi.n	8002d8c <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	b2db      	uxtb	r3, r3
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4613      	mov	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	b2db      	uxtb	r3, r3
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3714      	adds	r7, #20
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e01d      	b.n	8002e56 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d106      	bne.n	8002e34 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f001 fef4 	bl	8004c1c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3304      	adds	r3, #4
 8002e44:	4619      	mov	r1, r3
 8002e46:	4610      	mov	r0, r2
 8002e48:	f000 f904 	bl	8003054 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}  
 8002e56:	4618      	mov	r0, r3
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	6839      	ldr	r1, [r7, #0]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 fa10 	bl	8003298 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a10      	ldr	r2, [pc, #64]	; (8002ec0 <HAL_TIM_PWM_Start+0x60>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d004      	beq.n	8002e8c <HAL_TIM_PWM_Start+0x2c>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a0f      	ldr	r2, [pc, #60]	; (8002ec4 <HAL_TIM_PWM_Start+0x64>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d101      	bne.n	8002e90 <HAL_TIM_PWM_Start+0x30>
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e000      	b.n	8002e92 <HAL_TIM_PWM_Start+0x32>
 8002e90:	2300      	movs	r3, #0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d007      	beq.n	8002ea6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6812      	ldr	r2, [r2, #0]
 8002e9e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002ea0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ea4:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6812      	ldr	r2, [r2, #0]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	f042 0201 	orr.w	r2, r2, #1
 8002eb4:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
} 
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40010000 	.word	0x40010000
 8002ec4:	40010400 	.word	0x40010400

08002ec8 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e0b4      	b.n	800304c <HAL_TIM_PWM_ConfigChannel+0x184>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2202      	movs	r2, #2
 8002eee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b0c      	cmp	r3, #12
 8002ef6:	f200 809f 	bhi.w	8003038 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002efa:	a201      	add	r2, pc, #4	; (adr r2, 8002f00 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f00:	08002f35 	.word	0x08002f35
 8002f04:	08003039 	.word	0x08003039
 8002f08:	08003039 	.word	0x08003039
 8002f0c:	08003039 	.word	0x08003039
 8002f10:	08002f75 	.word	0x08002f75
 8002f14:	08003039 	.word	0x08003039
 8002f18:	08003039 	.word	0x08003039
 8002f1c:	08003039 	.word	0x08003039
 8002f20:	08002fb7 	.word	0x08002fb7
 8002f24:	08003039 	.word	0x08003039
 8002f28:	08003039 	.word	0x08003039
 8002f2c:	08003039 	.word	0x08003039
 8002f30:	08002ff7 	.word	0x08002ff7
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68b9      	ldr	r1, [r7, #8]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 f9d0 	bl	80032e0 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	6992      	ldr	r2, [r2, #24]
 8002f4a:	f042 0208 	orr.w	r2, r2, #8
 8002f4e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	6812      	ldr	r2, [r2, #0]
 8002f58:	6992      	ldr	r2, [r2, #24]
 8002f5a:	f022 0204 	bic.w	r2, r2, #4
 8002f5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	6812      	ldr	r2, [r2, #0]
 8002f68:	6991      	ldr	r1, [r2, #24]
 8002f6a:	68ba      	ldr	r2, [r7, #8]
 8002f6c:	6912      	ldr	r2, [r2, #16]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	619a      	str	r2, [r3, #24]
    }
    break;
 8002f72:	e062      	b.n	800303a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68b9      	ldr	r1, [r7, #8]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 f914 	bl	80031a8 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	6812      	ldr	r2, [r2, #0]
 8002f88:	6992      	ldr	r2, [r2, #24]
 8002f8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f8e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	6992      	ldr	r2, [r2, #24]
 8002f9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	6812      	ldr	r2, [r2, #0]
 8002fa8:	6991      	ldr	r1, [r2, #24]
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	6912      	ldr	r2, [r2, #16]
 8002fae:	0212      	lsls	r2, r2, #8
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	619a      	str	r2, [r3, #24]
    }
    break;
 8002fb4:	e041      	b.n	800303a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68b9      	ldr	r1, [r7, #8]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 fa03 	bl	80033c8 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	69d2      	ldr	r2, [r2, #28]
 8002fcc:	f042 0208 	orr.w	r2, r2, #8
 8002fd0:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	6812      	ldr	r2, [r2, #0]
 8002fda:	69d2      	ldr	r2, [r2, #28]
 8002fdc:	f022 0204 	bic.w	r2, r2, #4
 8002fe0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	6812      	ldr	r2, [r2, #0]
 8002fea:	69d1      	ldr	r1, [r2, #28]
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	6912      	ldr	r2, [r2, #16]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	61da      	str	r2, [r3, #28]
    }
    break;
 8002ff4:	e021      	b.n	800303a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68b9      	ldr	r1, [r7, #8]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 fa5b 	bl	80034b8 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	6812      	ldr	r2, [r2, #0]
 800300a:	69d2      	ldr	r2, [r2, #28]
 800300c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003010:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	6812      	ldr	r2, [r2, #0]
 800301a:	69d2      	ldr	r2, [r2, #28]
 800301c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003020:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	69d1      	ldr	r1, [r2, #28]
 800302c:	68ba      	ldr	r2, [r7, #8]
 800302e:	6912      	ldr	r2, [r2, #16]
 8003030:	0212      	lsls	r2, r2, #8
 8003032:	430a      	orrs	r2, r1
 8003034:	61da      	str	r2, [r3, #28]
    }
    break;
 8003036:	e000      	b.n	800303a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8003038:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a44      	ldr	r2, [pc, #272]	; (800317c <TIM_Base_SetConfig+0x128>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d013      	beq.n	8003098 <TIM_Base_SetConfig+0x44>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003076:	d00f      	beq.n	8003098 <TIM_Base_SetConfig+0x44>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a41      	ldr	r2, [pc, #260]	; (8003180 <TIM_Base_SetConfig+0x12c>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d00b      	beq.n	8003098 <TIM_Base_SetConfig+0x44>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a40      	ldr	r2, [pc, #256]	; (8003184 <TIM_Base_SetConfig+0x130>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d007      	beq.n	8003098 <TIM_Base_SetConfig+0x44>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a3f      	ldr	r2, [pc, #252]	; (8003188 <TIM_Base_SetConfig+0x134>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d003      	beq.n	8003098 <TIM_Base_SetConfig+0x44>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	4a3e      	ldr	r2, [pc, #248]	; (800318c <TIM_Base_SetConfig+0x138>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d101      	bne.n	800309c <TIM_Base_SetConfig+0x48>
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <TIM_Base_SetConfig+0x4a>
 800309c:	2300      	movs	r3, #0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d008      	beq.n	80030b4 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a31      	ldr	r2, [pc, #196]	; (800317c <TIM_Base_SetConfig+0x128>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d02b      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c2:	d027      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a2e      	ldr	r2, [pc, #184]	; (8003180 <TIM_Base_SetConfig+0x12c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d023      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a2d      	ldr	r2, [pc, #180]	; (8003184 <TIM_Base_SetConfig+0x130>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d01f      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a2c      	ldr	r2, [pc, #176]	; (8003188 <TIM_Base_SetConfig+0x134>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d01b      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a2b      	ldr	r2, [pc, #172]	; (800318c <TIM_Base_SetConfig+0x138>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d017      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a2a      	ldr	r2, [pc, #168]	; (8003190 <TIM_Base_SetConfig+0x13c>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d013      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a29      	ldr	r2, [pc, #164]	; (8003194 <TIM_Base_SetConfig+0x140>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d00f      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4a28      	ldr	r2, [pc, #160]	; (8003198 <TIM_Base_SetConfig+0x144>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d00b      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a27      	ldr	r2, [pc, #156]	; (800319c <TIM_Base_SetConfig+0x148>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d007      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a26      	ldr	r2, [pc, #152]	; (80031a0 <TIM_Base_SetConfig+0x14c>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d003      	beq.n	8003114 <TIM_Base_SetConfig+0xc0>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a25      	ldr	r2, [pc, #148]	; (80031a4 <TIM_Base_SetConfig+0x150>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d101      	bne.n	8003118 <TIM_Base_SetConfig+0xc4>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <TIM_Base_SetConfig+0xc6>
 8003118:	2300      	movs	r3, #0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d008      	beq.n	8003130 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4313      	orrs	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a0c      	ldr	r2, [pc, #48]	; (800317c <TIM_Base_SetConfig+0x128>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d003      	beq.n	8003156 <TIM_Base_SetConfig+0x102>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a0e      	ldr	r2, [pc, #56]	; (800318c <TIM_Base_SetConfig+0x138>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d101      	bne.n	800315a <TIM_Base_SetConfig+0x106>
 8003156:	2301      	movs	r3, #1
 8003158:	e000      	b.n	800315c <TIM_Base_SetConfig+0x108>
 800315a:	2300      	movs	r3, #0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	615a      	str	r2, [r3, #20]
}
 800316e:	bf00      	nop
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	40010000 	.word	0x40010000
 8003180:	40000400 	.word	0x40000400
 8003184:	40000800 	.word	0x40000800
 8003188:	40000c00 	.word	0x40000c00
 800318c:	40010400 	.word	0x40010400
 8003190:	40014000 	.word	0x40014000
 8003194:	40014400 	.word	0x40014400
 8003198:	40014800 	.word	0x40014800
 800319c:	40001800 	.word	0x40001800
 80031a0:	40001c00 	.word	0x40001c00
 80031a4:	40002000 	.word	0x40002000

080031a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b087      	sub	sp, #28
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80031b6:	2300      	movs	r3, #0
 80031b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	f023 0210 	bic.w	r2, r3, #16
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031ea:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	021b      	lsls	r3, r3, #8
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	f023 0320 	bic.w	r3, r3, #32
 80031fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	011b      	lsls	r3, r3, #4
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a20      	ldr	r2, [pc, #128]	; (8003290 <TIM_OC2_SetConfig+0xe8>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d003      	beq.n	800321c <TIM_OC2_SetConfig+0x74>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a1f      	ldr	r2, [pc, #124]	; (8003294 <TIM_OC2_SetConfig+0xec>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d101      	bne.n	8003220 <TIM_OC2_SetConfig+0x78>
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <TIM_OC2_SetConfig+0x7a>
 8003220:	2300      	movs	r3, #0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d021      	beq.n	800326a <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800322c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	4313      	orrs	r3, r2
 8003238:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003240:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003248:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003250:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	4313      	orrs	r3, r2
 800325c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	4313      	orrs	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	621a      	str	r2, [r3, #32]
}
 8003284:	bf00      	nop
 8003286:	371c      	adds	r7, #28
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	40010000 	.word	0x40010000
 8003294:	40010400 	.word	0x40010400

08003298 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003298:	b480      	push	{r7}
 800329a:	b087      	sub	sp, #28
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80032a8:	2201      	movs	r2, #1
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a1a      	ldr	r2, [r3, #32]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	401a      	ands	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6a1a      	ldr	r2, [r3, #32]
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	fa01 f303 	lsl.w	r3, r1, r3
 80032cc:	431a      	orrs	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	621a      	str	r2, [r3, #32]
}
 80032d2:	bf00      	nop
 80032d4:	371c      	adds	r7, #28
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
	...

080032e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b087      	sub	sp, #28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 80032f2:	2300      	movs	r3, #0
 80032f4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a1b      	ldr	r3, [r3, #32]
 80032fa:	f023 0201 	bic.w	r2, r3, #1
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800331a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f023 0303 	bic.w	r3, r3, #3
 8003322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	4313      	orrs	r3, r2
 800332c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	f023 0302 	bic.w	r3, r3, #2
 8003334:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	4313      	orrs	r3, r2
 800333e:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a1f      	ldr	r2, [pc, #124]	; (80033c0 <TIM_OC1_SetConfig+0xe0>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d003      	beq.n	8003350 <TIM_OC1_SetConfig+0x70>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a1e      	ldr	r2, [pc, #120]	; (80033c4 <TIM_OC1_SetConfig+0xe4>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d101      	bne.n	8003354 <TIM_OC1_SetConfig+0x74>
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <TIM_OC1_SetConfig+0x76>
 8003354:	2300      	movs	r3, #0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d01e      	beq.n	8003398 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f023 0308 	bic.w	r3, r3, #8
 8003360:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	4313      	orrs	r3, r2
 800336a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f023 0304 	bic.w	r3, r3, #4
 8003372:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800337a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003382:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4313      	orrs	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	4313      	orrs	r3, r2
 8003396:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	621a      	str	r2, [r3, #32]
} 
 80033b2:	bf00      	nop
 80033b4:	371c      	adds	r7, #28
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40010000 	.word	0x40010000
 80033c4:	40010400 	.word	0x40010400

080033c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b087      	sub	sp, #28
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 80033da:	2300      	movs	r3, #0
 80033dc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a1b      	ldr	r3, [r3, #32]
 80033ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f023 0303 	bic.w	r3, r3, #3
 800340a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	4313      	orrs	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800341c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	021b      	lsls	r3, r3, #8
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	4313      	orrs	r3, r2
 8003428:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a20      	ldr	r2, [pc, #128]	; (80034b0 <TIM_OC3_SetConfig+0xe8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d003      	beq.n	800343a <TIM_OC3_SetConfig+0x72>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a1f      	ldr	r2, [pc, #124]	; (80034b4 <TIM_OC3_SetConfig+0xec>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d101      	bne.n	800343e <TIM_OC3_SetConfig+0x76>
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <TIM_OC3_SetConfig+0x78>
 800343e:	2300      	movs	r3, #0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d021      	beq.n	8003488 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800344a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	021b      	lsls	r3, r3, #8
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	4313      	orrs	r3, r2
 8003456:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800345e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003466:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800346e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	011b      	lsls	r3, r3, #4
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	621a      	str	r2, [r3, #32]
}
 80034a2:	bf00      	nop
 80034a4:	371c      	adds	r7, #28
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40010000 	.word	0x40010000
 80034b4:	40010400 	.word	0x40010400

080034b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80034c2:	2300      	movs	r3, #0
 80034c4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034f2:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034fa:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	021b      	lsls	r3, r3, #8
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800350e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	031b      	lsls	r3, r3, #12
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	4313      	orrs	r3, r2
 800351a:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a14      	ldr	r2, [pc, #80]	; (8003570 <TIM_OC4_SetConfig+0xb8>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d003      	beq.n	800352c <TIM_OC4_SetConfig+0x74>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a13      	ldr	r2, [pc, #76]	; (8003574 <TIM_OC4_SetConfig+0xbc>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d101      	bne.n	8003530 <TIM_OC4_SetConfig+0x78>
 800352c:	2301      	movs	r3, #1
 800352e:	e000      	b.n	8003532 <TIM_OC4_SetConfig+0x7a>
 8003530:	2300      	movs	r3, #0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d009      	beq.n	800354a <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800353c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	019b      	lsls	r3, r3, #6
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	4313      	orrs	r3, r2
 8003548:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	621a      	str	r2, [r3, #32]
}
 8003564:	bf00      	nop
 8003566:	371c      	adds	r7, #28
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	40010000 	.word	0x40010000
 8003574:	40010400 	.word	0x40010400

08003578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800358c:	2302      	movs	r3, #2
 800358e:	e032      	b.n	80035f6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	6852      	ldr	r2, [r2, #4]
 80035aa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80035ae:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	6851      	ldr	r1, [r2, #4]
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	430a      	orrs	r2, r1
 80035c0:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	6812      	ldr	r2, [r2, #0]
 80035ca:	6892      	ldr	r2, [r2, #8]
 80035cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035d0:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6812      	ldr	r2, [r2, #0]
 80035da:	6891      	ldr	r1, [r2, #8]
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	6852      	ldr	r2, [r2, #4]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
} 
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr

08003602 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8003602:	b480      	push	{r7}
 8003604:	b085      	sub	sp, #20
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
 800360a:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003616:	2b01      	cmp	r3, #1
 8003618:	d101      	bne.n	800361e <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800361a:	2302      	movs	r3, #2
 800361c:	e044      	b.n	80036a8 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	4313      	orrs	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	4313      	orrs	r3, r2
 8003640:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	4313      	orrs	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4313      	orrs	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	4313      	orrs	r3, r2
 800366a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	4313      	orrs	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	4313      	orrs	r3, r2
 8003686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	4313      	orrs	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e03f      	b.n	8003746 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d106      	bne.n	80036e0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f001 fbae 	bl	8004e3c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2224      	movs	r2, #36	; 0x24
 80036e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6812      	ldr	r2, [r2, #0]
 80036f0:	68d2      	ldr	r2, [r2, #12]
 80036f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036f6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f829 	bl	8003750 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6812      	ldr	r2, [r2, #0]
 8003706:	6912      	ldr	r2, [r2, #16]
 8003708:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800370c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6812      	ldr	r2, [r2, #0]
 8003716:	6952      	ldr	r2, [r2, #20]
 8003718:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800371c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	68d2      	ldr	r2, [r2, #12]
 8003728:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800372c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2220      	movs	r2, #32
 8003738:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2220      	movs	r2, #32
 8003740:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003758:	2300      	movs	r3, #0
 800375a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800376a:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	4313      	orrs	r3, r2
 8003774:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800378c:	f023 030c 	bic.w	r3, r3, #12
 8003790:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689a      	ldr	r2, [r3, #8]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	431a      	orrs	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	431a      	orrs	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037c4:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037e0:	f040 80e4 	bne.w	80039ac <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4aab      	ldr	r2, [pc, #684]	; (8003a98 <UART_SetConfig+0x348>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d004      	beq.n	80037f8 <UART_SetConfig+0xa8>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4aaa      	ldr	r2, [pc, #680]	; (8003a9c <UART_SetConfig+0x34c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d16c      	bne.n	80038d2 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681c      	ldr	r4, [r3, #0]
 80037fc:	f7fd fece 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 8003800:	4602      	mov	r2, r0
 8003802:	4613      	mov	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4413      	add	r3, r2
 8003808:	009a      	lsls	r2, r3, #2
 800380a:	441a      	add	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	fbb2 f3f3 	udiv	r3, r2, r3
 8003816:	4aa2      	ldr	r2, [pc, #648]	; (8003aa0 <UART_SetConfig+0x350>)
 8003818:	fba2 2303 	umull	r2, r3, r2, r3
 800381c:	095b      	lsrs	r3, r3, #5
 800381e:	011d      	lsls	r5, r3, #4
 8003820:	f7fd febc 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 8003824:	4602      	mov	r2, r0
 8003826:	4613      	mov	r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	4413      	add	r3, r2
 800382c:	009a      	lsls	r2, r3, #2
 800382e:	441a      	add	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	fbb2 f6f3 	udiv	r6, r2, r3
 800383a:	f7fd feaf 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 800383e:	4602      	mov	r2, r0
 8003840:	4613      	mov	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	009a      	lsls	r2, r3, #2
 8003848:	441a      	add	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	fbb2 f3f3 	udiv	r3, r2, r3
 8003854:	4a92      	ldr	r2, [pc, #584]	; (8003aa0 <UART_SetConfig+0x350>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	095b      	lsrs	r3, r3, #5
 800385c:	2264      	movs	r2, #100	; 0x64
 800385e:	fb02 f303 	mul.w	r3, r2, r3
 8003862:	1af3      	subs	r3, r6, r3
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	3332      	adds	r3, #50	; 0x32
 8003868:	4a8d      	ldr	r2, [pc, #564]	; (8003aa0 <UART_SetConfig+0x350>)
 800386a:	fba2 2303 	umull	r2, r3, r2, r3
 800386e:	095b      	lsrs	r3, r3, #5
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003876:	441d      	add	r5, r3
 8003878:	f7fd fe90 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 800387c:	4602      	mov	r2, r0
 800387e:	4613      	mov	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	4413      	add	r3, r2
 8003884:	009a      	lsls	r2, r3, #2
 8003886:	441a      	add	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	005b      	lsls	r3, r3, #1
 800388e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003892:	f7fd fe83 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 8003896:	4602      	mov	r2, r0
 8003898:	4613      	mov	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	009a      	lsls	r2, r3, #2
 80038a0:	441a      	add	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ac:	4a7c      	ldr	r2, [pc, #496]	; (8003aa0 <UART_SetConfig+0x350>)
 80038ae:	fba2 2303 	umull	r2, r3, r2, r3
 80038b2:	095b      	lsrs	r3, r3, #5
 80038b4:	2264      	movs	r2, #100	; 0x64
 80038b6:	fb02 f303 	mul.w	r3, r2, r3
 80038ba:	1af3      	subs	r3, r6, r3
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	3332      	adds	r3, #50	; 0x32
 80038c0:	4a77      	ldr	r2, [pc, #476]	; (8003aa0 <UART_SetConfig+0x350>)
 80038c2:	fba2 2303 	umull	r2, r3, r2, r3
 80038c6:	095b      	lsrs	r3, r3, #5
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	442b      	add	r3, r5
 80038ce:	60a3      	str	r3, [r4, #8]
 80038d0:	e154      	b.n	8003b7c <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681c      	ldr	r4, [r3, #0]
 80038d6:	f7fd fe4d 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 80038da:	4602      	mov	r2, r0
 80038dc:	4613      	mov	r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4413      	add	r3, r2
 80038e2:	009a      	lsls	r2, r3, #2
 80038e4:	441a      	add	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f0:	4a6b      	ldr	r2, [pc, #428]	; (8003aa0 <UART_SetConfig+0x350>)
 80038f2:	fba2 2303 	umull	r2, r3, r2, r3
 80038f6:	095b      	lsrs	r3, r3, #5
 80038f8:	011d      	lsls	r5, r3, #4
 80038fa:	f7fd fe3b 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 80038fe:	4602      	mov	r2, r0
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	009a      	lsls	r2, r3, #2
 8003908:	441a      	add	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	fbb2 f6f3 	udiv	r6, r2, r3
 8003914:	f7fd fe2e 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003918:	4602      	mov	r2, r0
 800391a:	4613      	mov	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	4413      	add	r3, r2
 8003920:	009a      	lsls	r2, r3, #2
 8003922:	441a      	add	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	fbb2 f3f3 	udiv	r3, r2, r3
 800392e:	4a5c      	ldr	r2, [pc, #368]	; (8003aa0 <UART_SetConfig+0x350>)
 8003930:	fba2 2303 	umull	r2, r3, r2, r3
 8003934:	095b      	lsrs	r3, r3, #5
 8003936:	2264      	movs	r2, #100	; 0x64
 8003938:	fb02 f303 	mul.w	r3, r2, r3
 800393c:	1af3      	subs	r3, r6, r3
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	3332      	adds	r3, #50	; 0x32
 8003942:	4a57      	ldr	r2, [pc, #348]	; (8003aa0 <UART_SetConfig+0x350>)
 8003944:	fba2 2303 	umull	r2, r3, r2, r3
 8003948:	095b      	lsrs	r3, r3, #5
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003950:	441d      	add	r5, r3
 8003952:	f7fd fe0f 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003956:	4602      	mov	r2, r0
 8003958:	4613      	mov	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4413      	add	r3, r2
 800395e:	009a      	lsls	r2, r3, #2
 8003960:	441a      	add	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	fbb2 f6f3 	udiv	r6, r2, r3
 800396c:	f7fd fe02 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003970:	4602      	mov	r2, r0
 8003972:	4613      	mov	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4413      	add	r3, r2
 8003978:	009a      	lsls	r2, r3, #2
 800397a:	441a      	add	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	fbb2 f3f3 	udiv	r3, r2, r3
 8003986:	4a46      	ldr	r2, [pc, #280]	; (8003aa0 <UART_SetConfig+0x350>)
 8003988:	fba2 2303 	umull	r2, r3, r2, r3
 800398c:	095b      	lsrs	r3, r3, #5
 800398e:	2264      	movs	r2, #100	; 0x64
 8003990:	fb02 f303 	mul.w	r3, r2, r3
 8003994:	1af3      	subs	r3, r6, r3
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	3332      	adds	r3, #50	; 0x32
 800399a:	4a41      	ldr	r2, [pc, #260]	; (8003aa0 <UART_SetConfig+0x350>)
 800399c:	fba2 2303 	umull	r2, r3, r2, r3
 80039a0:	095b      	lsrs	r3, r3, #5
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	442b      	add	r3, r5
 80039a8:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80039aa:	e0e7      	b.n	8003b7c <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a39      	ldr	r2, [pc, #228]	; (8003a98 <UART_SetConfig+0x348>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d004      	beq.n	80039c0 <UART_SetConfig+0x270>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a38      	ldr	r2, [pc, #224]	; (8003a9c <UART_SetConfig+0x34c>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d171      	bne.n	8003aa4 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681c      	ldr	r4, [r3, #0]
 80039c4:	f7fd fdea 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 80039c8:	4602      	mov	r2, r0
 80039ca:	4613      	mov	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4413      	add	r3, r2
 80039d0:	009a      	lsls	r2, r3, #2
 80039d2:	441a      	add	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	fbb2 f3f3 	udiv	r3, r2, r3
 80039de:	4a30      	ldr	r2, [pc, #192]	; (8003aa0 <UART_SetConfig+0x350>)
 80039e0:	fba2 2303 	umull	r2, r3, r2, r3
 80039e4:	095b      	lsrs	r3, r3, #5
 80039e6:	011d      	lsls	r5, r3, #4
 80039e8:	f7fd fdd8 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 80039ec:	4602      	mov	r2, r0
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	009a      	lsls	r2, r3, #2
 80039f6:	441a      	add	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8003a02:	f7fd fdcb 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 8003a06:	4602      	mov	r2, r0
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	009a      	lsls	r2, r3, #2
 8003a10:	441a      	add	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1c:	4a20      	ldr	r2, [pc, #128]	; (8003aa0 <UART_SetConfig+0x350>)
 8003a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	2264      	movs	r2, #100	; 0x64
 8003a26:	fb02 f303 	mul.w	r3, r2, r3
 8003a2a:	1af3      	subs	r3, r6, r3
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	3332      	adds	r3, #50	; 0x32
 8003a30:	4a1b      	ldr	r2, [pc, #108]	; (8003aa0 <UART_SetConfig+0x350>)
 8003a32:	fba2 2303 	umull	r2, r3, r2, r3
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a3c:	441d      	add	r5, r3
 8003a3e:	f7fd fdad 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 8003a42:	4602      	mov	r2, r0
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	009a      	lsls	r2, r3, #2
 8003a4c:	441a      	add	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	fbb2 f6f3 	udiv	r6, r2, r3
 8003a58:	f7fd fda0 	bl	800159c <HAL_RCC_GetPCLK2Freq>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	4613      	mov	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	4413      	add	r3, r2
 8003a64:	009a      	lsls	r2, r3, #2
 8003a66:	441a      	add	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a72:	4a0b      	ldr	r2, [pc, #44]	; (8003aa0 <UART_SetConfig+0x350>)
 8003a74:	fba2 2303 	umull	r2, r3, r2, r3
 8003a78:	095b      	lsrs	r3, r3, #5
 8003a7a:	2264      	movs	r2, #100	; 0x64
 8003a7c:	fb02 f303 	mul.w	r3, r2, r3
 8003a80:	1af3      	subs	r3, r6, r3
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	3332      	adds	r3, #50	; 0x32
 8003a86:	4a06      	ldr	r2, [pc, #24]	; (8003aa0 <UART_SetConfig+0x350>)
 8003a88:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8c:	095b      	lsrs	r3, r3, #5
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	442b      	add	r3, r5
 8003a94:	60a3      	str	r3, [r4, #8]
 8003a96:	e071      	b.n	8003b7c <UART_SetConfig+0x42c>
 8003a98:	40011000 	.word	0x40011000
 8003a9c:	40011400 	.word	0x40011400
 8003aa0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681c      	ldr	r4, [r3, #0]
 8003aa8:	f7fd fd64 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003aac:	4602      	mov	r2, r0
 8003aae:	4613      	mov	r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009a      	lsls	r2, r3, #2
 8003ab6:	441a      	add	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac2:	4a30      	ldr	r2, [pc, #192]	; (8003b84 <UART_SetConfig+0x434>)
 8003ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac8:	095b      	lsrs	r3, r3, #5
 8003aca:	011d      	lsls	r5, r3, #4
 8003acc:	f7fd fd52 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4413      	add	r3, r2
 8003ad8:	009a      	lsls	r2, r3, #2
 8003ada:	441a      	add	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	fbb2 f6f3 	udiv	r6, r2, r3
 8003ae6:	f7fd fd45 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003aea:	4602      	mov	r2, r0
 8003aec:	4613      	mov	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	009a      	lsls	r2, r3, #2
 8003af4:	441a      	add	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b00:	4a20      	ldr	r2, [pc, #128]	; (8003b84 <UART_SetConfig+0x434>)
 8003b02:	fba2 2303 	umull	r2, r3, r2, r3
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	2264      	movs	r2, #100	; 0x64
 8003b0a:	fb02 f303 	mul.w	r3, r2, r3
 8003b0e:	1af3      	subs	r3, r6, r3
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	3332      	adds	r3, #50	; 0x32
 8003b14:	4a1b      	ldr	r2, [pc, #108]	; (8003b84 <UART_SetConfig+0x434>)
 8003b16:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b20:	441d      	add	r5, r3
 8003b22:	f7fd fd27 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003b26:	4602      	mov	r2, r0
 8003b28:	4613      	mov	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009a      	lsls	r2, r3, #2
 8003b30:	441a      	add	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	fbb2 f6f3 	udiv	r6, r2, r3
 8003b3c:	f7fd fd1a 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 8003b40:	4602      	mov	r2, r0
 8003b42:	4613      	mov	r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	4413      	add	r3, r2
 8003b48:	009a      	lsls	r2, r3, #2
 8003b4a:	441a      	add	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b56:	4a0b      	ldr	r2, [pc, #44]	; (8003b84 <UART_SetConfig+0x434>)
 8003b58:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5c:	095b      	lsrs	r3, r3, #5
 8003b5e:	2264      	movs	r2, #100	; 0x64
 8003b60:	fb02 f303 	mul.w	r3, r2, r3
 8003b64:	1af3      	subs	r3, r6, r3
 8003b66:	011b      	lsls	r3, r3, #4
 8003b68:	3332      	adds	r3, #50	; 0x32
 8003b6a:	4a06      	ldr	r2, [pc, #24]	; (8003b84 <UART_SetConfig+0x434>)
 8003b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b70:	095b      	lsrs	r3, r3, #5
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	442b      	add	r3, r5
 8003b78:	60a3      	str	r3, [r4, #8]
}
 8003b7a:	e7ff      	b.n	8003b7c <UART_SetConfig+0x42c>
 8003b7c:	bf00      	nop
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b84:	51eb851f 	.word	0x51eb851f

08003b88 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // I2C Module adress

void lcd_send_cmd (char cmd)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	4603      	mov	r3, r0
 8003b90:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	f023 030f 	bic.w	r3, r3, #15
 8003b98:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
 8003ba2:	f043 030c 	orr.w	r3, r3, #12
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	f043 0308 	orr.w	r3, r3, #8
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8003bb4:	7bbb      	ldrb	r3, [r7, #14]
 8003bb6:	f043 030c 	orr.w	r3, r3, #12
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8003bbe:	7bbb      	ldrb	r3, [r7, #14]
 8003bc0:	f043 0308 	orr.w	r3, r3, #8
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8003bc8:	f107 0208 	add.w	r2, r7, #8
 8003bcc:	2364      	movs	r3, #100	; 0x64
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	2304      	movs	r3, #4
 8003bd2:	214e      	movs	r1, #78	; 0x4e
 8003bd4:	4803      	ldr	r0, [pc, #12]	; (8003be4 <lcd_send_cmd+0x5c>)
 8003bd6:	f7fd f8ed 	bl	8000db4 <HAL_I2C_Master_Transmit>
}
 8003bda:	bf00      	nop
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	200000dc 	.word	0x200000dc

08003be8 <lcd_send_data>:

void lcd_send_data (char data)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	4603      	mov	r3, r0
 8003bf0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	f023 030f 	bic.w	r3, r3, #15
 8003bf8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8003bfa:	79fb      	ldrb	r3, [r7, #7]
 8003bfc:	011b      	lsls	r3, r3, #4
 8003bfe:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	f043 030d 	orr.w	r3, r3, #13
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	f043 0309 	orr.w	r3, r3, #9
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8003c14:	7bbb      	ldrb	r3, [r7, #14]
 8003c16:	f043 030d 	orr.w	r3, r3, #13
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8003c1e:	7bbb      	ldrb	r3, [r7, #14]
 8003c20:	f043 0309 	orr.w	r3, r3, #9
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8003c28:	f107 0208 	add.w	r2, r7, #8
 8003c2c:	2364      	movs	r3, #100	; 0x64
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	2304      	movs	r3, #4
 8003c32:	214e      	movs	r1, #78	; 0x4e
 8003c34:	4803      	ldr	r0, [pc, #12]	; (8003c44 <lcd_send_data+0x5c>)
 8003c36:	f7fd f8bd 	bl	8000db4 <HAL_I2C_Master_Transmit>
}
 8003c3a:	bf00      	nop
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	200000dc 	.word	0x200000dc

08003c48 <lcd_init>:


void lcd_init (void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(100);
 8003c52:	2064      	movs	r0, #100	; 0x64
 8003c54:	f7fc fcd0 	bl	80005f8 <HAL_Delay>
	for(i=0;i<3;i++)  //sending 3 times: select 4-bit mode
 8003c58:	2300      	movs	r3, #0
 8003c5a:	71fb      	strb	r3, [r7, #7]
 8003c5c:	e008      	b.n	8003c70 <lcd_init+0x28>
	{
		lcd_send_cmd(0x03);
 8003c5e:	2003      	movs	r0, #3
 8003c60:	f7ff ff92 	bl	8003b88 <lcd_send_cmd>
		HAL_Delay(45);
 8003c64:	202d      	movs	r0, #45	; 0x2d
 8003c66:	f7fc fcc7 	bl	80005f8 <HAL_Delay>
	for(i=0;i<3;i++)  //sending 3 times: select 4-bit mode
 8003c6a:	79fb      	ldrb	r3, [r7, #7]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	71fb      	strb	r3, [r7, #7]
 8003c70:	79fb      	ldrb	r3, [r7, #7]
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d9f3      	bls.n	8003c5e <lcd_init+0x16>
	}
	lcd_send_cmd (0x02);
 8003c76:	2002      	movs	r0, #2
 8003c78:	f7ff ff86 	bl	8003b88 <lcd_send_cmd>
	HAL_Delay(100);
 8003c7c:	2064      	movs	r0, #100	; 0x64
 8003c7e:	f7fc fcbb 	bl	80005f8 <HAL_Delay>
	lcd_send_cmd (0x28);
 8003c82:	2028      	movs	r0, #40	; 0x28
 8003c84:	f7ff ff80 	bl	8003b88 <lcd_send_cmd>
	HAL_Delay(1);
 8003c88:	2001      	movs	r0, #1
 8003c8a:	f7fc fcb5 	bl	80005f8 <HAL_Delay>
	lcd_send_cmd (0x0c);
 8003c8e:	200c      	movs	r0, #12
 8003c90:	f7ff ff7a 	bl	8003b88 <lcd_send_cmd>
	HAL_Delay(1);
 8003c94:	2001      	movs	r0, #1
 8003c96:	f7fc fcaf 	bl	80005f8 <HAL_Delay>
	lcd_send_cmd (0x80);
 8003c9a:	2080      	movs	r0, #128	; 0x80
 8003c9c:	f7ff ff74 	bl	8003b88 <lcd_send_cmd>
	HAL_Delay(1);
 8003ca0:	2001      	movs	r0, #1
 8003ca2:	f7fc fca9 	bl	80005f8 <HAL_Delay>
	lcd_send_cmd (0x01);
 8003ca6:	2001      	movs	r0, #1
 8003ca8:	f7ff ff6e 	bl	8003b88 <lcd_send_cmd>
}
 8003cac:	bf00      	nop
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8003cbc:	e006      	b.n	8003ccc <lcd_send_string+0x18>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	1c5a      	adds	r2, r3, #1
 8003cc2:	607a      	str	r2, [r7, #4]
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff ff8e 	bl	8003be8 <lcd_send_data>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f4      	bne.n	8003cbe <lcd_send_string+0xa>
}
 8003cd4:	bf00      	nop
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <cursor_jumpto_r_c>:

// Spring mit Cursor zur Reihe und Spalte
void cursor_jumpto_r_c (uint8_t row, uint8_t column)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	460a      	mov	r2, r1
 8003ce6:	71fb      	strb	r3, [r7, #7]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	71bb      	strb	r3, [r7, #6]
	uint8_t mycmd = 0;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]
	switch(row){
 8003cf0:	79fb      	ldrb	r3, [r7, #7]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	2b03      	cmp	r3, #3
 8003cf6:	d817      	bhi.n	8003d28 <cursor_jumpto_r_c+0x4c>
 8003cf8:	a201      	add	r2, pc, #4	; (adr r2, 8003d00 <cursor_jumpto_r_c+0x24>)
 8003cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfe:	bf00      	nop
 8003d00:	08003d11 	.word	0x08003d11
 8003d04:	08003d17 	.word	0x08003d17
 8003d08:	08003d1d 	.word	0x08003d1d
 8003d0c:	08003d23 	.word	0x08003d23
		case 1: mycmd = 0x80;break;		// MSB=1, Bits 6-0 = AC: 1-000 0000
 8003d10:	2380      	movs	r3, #128	; 0x80
 8003d12:	73fb      	strb	r3, [r7, #15]
 8003d14:	e008      	b.n	8003d28 <cursor_jumpto_r_c+0x4c>

		case 2: mycmd = 0xC0;break;		// 1-001 0100
 8003d16:	23c0      	movs	r3, #192	; 0xc0
 8003d18:	73fb      	strb	r3, [r7, #15]
 8003d1a:	e005      	b.n	8003d28 <cursor_jumpto_r_c+0x4c>

		case 3: mycmd = 0x94;break;		// 1-010 1000
 8003d1c:	2394      	movs	r3, #148	; 0x94
 8003d1e:	73fb      	strb	r3, [r7, #15]
 8003d20:	e002      	b.n	8003d28 <cursor_jumpto_r_c+0x4c>

		case 4: mycmd = 0xD4;break;		// 1-011 1100
 8003d22:	23d4      	movs	r3, #212	; 0xd4
 8003d24:	73fb      	strb	r3, [r7, #15]
 8003d26:	bf00      	nop
	}
	mycmd += (column-1);
 8003d28:	79ba      	ldrb	r2, [r7, #6]
 8003d2a:	7bfb      	ldrb	r3, [r7, #15]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	73fb      	strb	r3, [r7, #15]
	lcd_send_cmd (mycmd);
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7ff ff26 	bl	8003b88 <lcd_send_cmd>
}
 8003d3c:	bf00      	nop
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <cursor_shift_left>:

// Shift cursor einmal nach links
void cursor_shift_left(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x10);
 8003d48:	2010      	movs	r0, #16
 8003d4a:	f7ff ff1d 	bl	8003b88 <lcd_send_cmd>
}
 8003d4e:	bf00      	nop
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <cursor_shift_left_ntime>:
	lcd_send_cmd (0x14);
}

//Shift cursor n-mal nach links
void cursor_shift_left_ntime(uint8_t number)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b084      	sub	sp, #16
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	4603      	mov	r3, r0
 8003d5a:	71fb      	strb	r3, [r7, #7]
	for(int i = 0 ; i < number ; i++)
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	e004      	b.n	8003d6c <cursor_shift_left_ntime+0x1a>
		{
			cursor_shift_left();
 8003d62:	f7ff ffef 	bl	8003d44 <cursor_shift_left>
	for(int i = 0 ; i < number ; i++)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	79fa      	ldrb	r2, [r7, #7]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	dcf6      	bgt.n	8003d62 <cursor_shift_left_ntime+0x10>
		}
}
 8003d74:	bf00      	nop
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <delete_some_chars>:
	lcd_send_data (delete_me);			// Ueberschreibe mit leerem Char
	cursor_shift_left();
}

void delete_some_chars (uint8_t number)
{
 8003d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d80:	b086      	sub	sp, #24
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	71f8      	strb	r0, [r7, #7]
 8003d86:	4668      	mov	r0, sp
 8003d88:	4680      	mov	r8, r0
	char delete_me[number];
 8003d8a:	79f8      	ldrb	r0, [r7, #7]
 8003d8c:	4605      	mov	r5, r0
 8003d8e:	3d01      	subs	r5, #1
 8003d90:	613d      	str	r5, [r7, #16]
 8003d92:	b2c5      	uxtb	r5, r0
 8003d94:	f04f 0600 	mov.w	r6, #0
 8003d98:	00f2      	lsls	r2, r6, #3
 8003d9a:	ea42 7255 	orr.w	r2, r2, r5, lsr #29
 8003d9e:	00e9      	lsls	r1, r5, #3
 8003da0:	b2c1      	uxtb	r1, r0
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	00d4      	lsls	r4, r2, #3
 8003da8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003dac:	00cb      	lsls	r3, r1, #3
 8003dae:	4603      	mov	r3, r0
 8003db0:	3307      	adds	r3, #7
 8003db2:	08db      	lsrs	r3, r3, #3
 8003db4:	00db      	lsls	r3, r3, #3
 8003db6:	ebad 0d03 	sub.w	sp, sp, r3
 8003dba:	466b      	mov	r3, sp
 8003dbc:	3300      	adds	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]

	for (int i=0; i<number; i++){
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	e007      	b.n	8003dd6 <delete_some_chars+0x5a>
		delete_me[i]=' ';
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	4413      	add	r3, r2
 8003dcc:	2220      	movs	r2, #32
 8003dce:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<number; i++){
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	79fa      	ldrb	r2, [r7, #7]
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	dcf3      	bgt.n	8003dc6 <delete_some_chars+0x4a>
	}
	lcd_send_string (&delete_me);		// Ueberschreibe mit leerem String
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff ff67 	bl	8003cb4 <lcd_send_string>
	cursor_shift_left_ntime(number);	// laufe mit dem Cursor zurueck
 8003de6:	79fb      	ldrb	r3, [r7, #7]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7ff ffb2 	bl	8003d52 <cursor_shift_left_ntime>
 8003dee:	46c5      	mov	sp, r8
}
 8003df0:	bf00      	nop
 8003df2:	3718      	adds	r7, #24
 8003df4:	46bd      	mov	sp, r7
 8003df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003dfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e00:	f7fc fb88 	bl	8000514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e04:	f000 fa2a 	bl	800425c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e08:	f000 fdb2 	bl	8004970 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003e0c:	f000 fd86 	bl	800491c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8003e10:	f000 fab4 	bl	800437c <MX_I2C1_Init>
  MX_TIM4_Init(0);//all PWM (for LED and FL) initialized with 0 (all lights off)
 8003e14:	2000      	movs	r0, #0
 8003e16:	f000 fc99 	bl	800474c <MX_TIM4_Init>
  MX_TIM3_Init(0);
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	f000 fc38 	bl	8004690 <MX_TIM3_Init>
  MX_TIM8_Init(0);
 8003e20:	2000      	movs	r0, #0
 8003e22:	f000 fcf1 	bl	8004808 <MX_TIM8_Init>
  MX_TIM2_Init(0);
 8003e26:	2000      	movs	r0, #0
 8003e28:	f000 fbd6 	bl	80045d8 <MX_TIM2_Init>
  MX_RTC_Init();
 8003e2c:	f000 fb48 	bl	80044c0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8003e30:	2201      	movs	r2, #1
 8003e32:	2120      	movs	r1, #32
 8003e34:	4851      	ldr	r0, [pc, #324]	; (8003f7c <main+0x180>)
 8003e36:	f7fc fe9f 	bl	8000b78 <HAL_GPIO_WritePin>

   lcd_init();
 8003e3a:	f7ff ff05 	bl	8003c48 <lcd_init>

   menu_print_cursor(1);
 8003e3e:	2001      	movs	r0, #1
 8003e40:	f000 faca 	bl	80043d8 <menu_print_cursor>

   menu_print_text();
 8003e44:	f000 fb1c 	bl	8004480 <menu_print_text>
   //HAL_I2C_Master_Transmit(&hi2c1, 0x4F, 0x01, 1, 10);

  /* USER CODE END 2 */
  //Set time, data and alarm
  	//1) Set time
  	myTime.Hours = 2;
 8003e48:	4b4d      	ldr	r3, [pc, #308]	; (8003f80 <main+0x184>)
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	701a      	strb	r2, [r3, #0]
  	myTime.Minutes = 20;
 8003e4e:	4b4c      	ldr	r3, [pc, #304]	; (8003f80 <main+0x184>)
 8003e50:	2214      	movs	r2, #20
 8003e52:	705a      	strb	r2, [r3, #1]
  	myTime.Seconds = 45;
 8003e54:	4b4a      	ldr	r3, [pc, #296]	; (8003f80 <main+0x184>)
 8003e56:	222d      	movs	r2, #45	; 0x2d
 8003e58:	709a      	strb	r2, [r3, #2]
  	HAL_RTC_SetTime(&hrtc, &myTime, RTC_FORMAT_BIN);
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	4948      	ldr	r1, [pc, #288]	; (8003f80 <main+0x184>)
 8003e5e:	4849      	ldr	r0, [pc, #292]	; (8003f84 <main+0x188>)
 8003e60:	f7fe fb7b 	bl	800255a <HAL_RTC_SetTime>
  	//2) Set date
  	myDate.Date = 6;
 8003e64:	4b48      	ldr	r3, [pc, #288]	; (8003f88 <main+0x18c>)
 8003e66:	2206      	movs	r2, #6
 8003e68:	709a      	strb	r2, [r3, #2]
  	myDate.Month = RTC_MONTH_DECEMBER;
 8003e6a:	4b47      	ldr	r3, [pc, #284]	; (8003f88 <main+0x18c>)
 8003e6c:	2212      	movs	r2, #18
 8003e6e:	705a      	strb	r2, [r3, #1]
  	myDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8003e70:	4b45      	ldr	r3, [pc, #276]	; (8003f88 <main+0x18c>)
 8003e72:	2204      	movs	r2, #4
 8003e74:	701a      	strb	r2, [r3, #0]
  	myDate.Year = 18;
 8003e76:	4b44      	ldr	r3, [pc, #272]	; (8003f88 <main+0x18c>)
 8003e78:	2212      	movs	r2, #18
 8003e7a:	70da      	strb	r2, [r3, #3]
  	HAL_RTC_SetDate(&hrtc, &myDate, RTC_FORMAT_BIN);
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	4942      	ldr	r1, [pc, #264]	; (8003f88 <main+0x18c>)
 8003e80:	4840      	ldr	r0, [pc, #256]	; (8003f84 <main+0x188>)
 8003e82:	f7fe fc8d 	bl	80027a0 <HAL_RTC_SetDate>


  	//sunriseTime.Hours = 1;
  	//sunriseTime.Minutes = 21;

  	sunsetTime.Hours = 3;
 8003e86:	4b41      	ldr	r3, [pc, #260]	; (8003f8c <main+0x190>)
 8003e88:	2203      	movs	r2, #3
 8003e8a:	701a      	strb	r2, [r3, #0]
  	sunsetTime.Minutes = 21;
 8003e8c:	4b3f      	ldr	r3, [pc, #252]	; (8003f8c <main+0x190>)
 8003e8e:	2215      	movs	r2, #21
 8003e90:	705a      	strb	r2, [r3, #1]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  RTC_get_Time_and_Date();
 8003e92:	f000 f9cf 	bl	8004234 <RTC_get_Time_and_Date>



	  if(sunriseTime.Hours == myTime.Hours){
 8003e96:	4b3e      	ldr	r3, [pc, #248]	; (8003f90 <main+0x194>)
 8003e98:	781a      	ldrb	r2, [r3, #0]
 8003e9a:	4b39      	ldr	r3, [pc, #228]	; (8003f80 <main+0x184>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d108      	bne.n	8003eb4 <main+0xb8>
		  if(sunriseTime.Minutes == myTime.Minutes){
 8003ea2:	4b3b      	ldr	r3, [pc, #236]	; (8003f90 <main+0x194>)
 8003ea4:	785a      	ldrb	r2, [r3, #1]
 8003ea6:	4b36      	ldr	r3, [pc, #216]	; (8003f80 <main+0x184>)
 8003ea8:	785b      	ldrb	r3, [r3, #1]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d102      	bne.n	8003eb4 <main+0xb8>
			  state=1;
 8003eae:	4b39      	ldr	r3, [pc, #228]	; (8003f94 <main+0x198>)
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(sunsetTime.Hours == myTime.Hours){
 8003eb4:	4b35      	ldr	r3, [pc, #212]	; (8003f8c <main+0x190>)
 8003eb6:	781a      	ldrb	r2, [r3, #0]
 8003eb8:	4b31      	ldr	r3, [pc, #196]	; (8003f80 <main+0x184>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d108      	bne.n	8003ed2 <main+0xd6>
	  	  if(sunsetTime.Minutes == myTime.Minutes){
 8003ec0:	4b32      	ldr	r3, [pc, #200]	; (8003f8c <main+0x190>)
 8003ec2:	785a      	ldrb	r2, [r3, #1]
 8003ec4:	4b2e      	ldr	r3, [pc, #184]	; (8003f80 <main+0x184>)
 8003ec6:	785b      	ldrb	r3, [r3, #1]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d102      	bne.n	8003ed2 <main+0xd6>
	  		  state=2;
 8003ecc:	4b31      	ldr	r3, [pc, #196]	; (8003f94 <main+0x198>)
 8003ece:	2202      	movs	r2, #2
 8003ed0:	601a      	str	r2, [r3, #0]
	      }
	  }

	  if(sunriseTime.Hours+1 == myTime.Hours){
 8003ed2:	4b2f      	ldr	r3, [pc, #188]	; (8003f90 <main+0x194>)
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	4a29      	ldr	r2, [pc, #164]	; (8003f80 <main+0x184>)
 8003eda:	7812      	ldrb	r2, [r2, #0]
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d108      	bne.n	8003ef2 <main+0xf6>
		  if(sunriseTime.Minutes == myTime.Minutes){
 8003ee0:	4b2b      	ldr	r3, [pc, #172]	; (8003f90 <main+0x194>)
 8003ee2:	785a      	ldrb	r2, [r3, #1]
 8003ee4:	4b26      	ldr	r3, [pc, #152]	; (8003f80 <main+0x184>)
 8003ee6:	785b      	ldrb	r3, [r3, #1]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d102      	bne.n	8003ef2 <main+0xf6>
			  state=3;
 8003eec:	4b29      	ldr	r3, [pc, #164]	; (8003f94 <main+0x198>)
 8003eee:	2203      	movs	r2, #3
 8003ef0:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(sunsetTime.Hours-1 == myTime.Hours){
 8003ef2:	4b26      	ldr	r3, [pc, #152]	; (8003f8c <main+0x190>)
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	4a21      	ldr	r2, [pc, #132]	; (8003f80 <main+0x184>)
 8003efa:	7812      	ldrb	r2, [r2, #0]
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d108      	bne.n	8003f12 <main+0x116>
	  	  if(sunsetTime.Minutes == myTime.Minutes){
 8003f00:	4b22      	ldr	r3, [pc, #136]	; (8003f8c <main+0x190>)
 8003f02:	785a      	ldrb	r2, [r3, #1]
 8003f04:	4b1e      	ldr	r3, [pc, #120]	; (8003f80 <main+0x184>)
 8003f06:	785b      	ldrb	r3, [r3, #1]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d102      	bne.n	8003f12 <main+0x116>
	  		  state=4;
 8003f0c:	4b21      	ldr	r3, [pc, #132]	; (8003f94 <main+0x198>)
 8003f0e:	2204      	movs	r2, #4
 8003f10:	601a      	str	r2, [r3, #0]
	      }
	  }

	switch (state) {	 		// Interrupt triggers menu display and enables navigation
 8003f12:	4b20      	ldr	r3, [pc, #128]	; (8003f94 <main+0x198>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	2b03      	cmp	r3, #3
 8003f1a:	d817      	bhi.n	8003f4c <main+0x150>
 8003f1c:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <main+0x128>)
 8003f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f22:	bf00      	nop
 8003f24:	08003f35 	.word	0x08003f35
 8003f28:	08003f3b 	.word	0x08003f3b
 8003f2c:	08003f41 	.word	0x08003f41
 8003f30:	08003f47 	.word	0x08003f47
		case 1:
			sunrise();
 8003f34:	f000 f846 	bl	8003fc4 <sunrise>
			break;
 8003f38:	e009      	b.n	8003f4e <main+0x152>
		case 2:
			sunset();
 8003f3a:	f000 f893 	bl	8004064 <sunset>
			break;
 8003f3e:	e006      	b.n	8003f4e <main+0x152>
		case 3:
			LED_Dimm_Down();
 8003f40:	f000 f92c 	bl	800419c <LED_Dimm_Down>
			break;
 8003f44:	e003      	b.n	8003f4e <main+0x152>
		case 4:
			LED_Dimm_Up();
 8003f46:	f000 f8d9 	bl	80040fc <LED_Dimm_Up>
			break;
 8003f4a:	e000      	b.n	8003f4e <main+0x152>
		default:
			break;
 8003f4c:	bf00      	nop
		}

	switch (menue_state) {	 		// Interrupt triggers menu display and enables navigation
 8003f4e:	4b12      	ldr	r3, [pc, #72]	; (8003f98 <main+0x19c>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d008      	beq.n	8003f68 <main+0x16c>
 8003f56:	2b03      	cmp	r3, #3
 8003f58:	d00a      	beq.n	8003f70 <main+0x174>
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d000      	beq.n	8003f60 <main+0x164>
		case 3:
			menu_print_cursor(3);
			break;

		default:
			break;
 8003f5e:	e00b      	b.n	8003f78 <main+0x17c>
			menu_print_cursor(1);
 8003f60:	2001      	movs	r0, #1
 8003f62:	f000 fa39 	bl	80043d8 <menu_print_cursor>
			break;
 8003f66:	e007      	b.n	8003f78 <main+0x17c>
			menu_print_cursor(2);
 8003f68:	2002      	movs	r0, #2
 8003f6a:	f000 fa35 	bl	80043d8 <menu_print_cursor>
			break;
 8003f6e:	e003      	b.n	8003f78 <main+0x17c>
			menu_print_cursor(3);
 8003f70:	2003      	movs	r0, #3
 8003f72:	f000 fa31 	bl	80043d8 <menu_print_cursor>
			break;
 8003f76:	bf00      	nop
	  RTC_get_Time_and_Date();
 8003f78:	e78b      	b.n	8003e92 <main+0x96>
 8003f7a:	bf00      	nop
 8003f7c:	40020000 	.word	0x40020000
 8003f80:	20000050 	.word	0x20000050
 8003f84:	20000198 	.word	0x20000198
 8003f88:	20000194 	.word	0x20000194
 8003f8c:	20000180 	.word	0x20000180
 8003f90:	2000016c 	.word	0x2000016c
 8003f94:	20000034 	.word	0x20000034
 8003f98:	20000030 	.word	0x20000030

08003f9c <set_RGB>:

  }
  /* USER CODE END 3 */
}
void set_RGB(int red, int green, int blue)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
	MX_TIM4_Init(red);
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 fbcf 	bl	800474c <MX_TIM4_Init>
	MX_TIM3_Init(green);
 8003fae:	68b8      	ldr	r0, [r7, #8]
 8003fb0:	f000 fb6e 	bl	8004690 <MX_TIM3_Init>
	MX_TIM8_Init(blue);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f000 fc27 	bl	8004808 <MX_TIM8_Init>
}
 8003fba:	bf00      	nop
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <sunrise>:

void sunrise(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 8003fc8:	f000 f934 	bl	8004234 <RTC_get_Time_and_Date>
	if((red<=1000) && (green<=1000) && (blue<=1000))
 8003fcc:	4b1f      	ldr	r3, [pc, #124]	; (800404c <sunrise+0x88>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fd4:	dc37      	bgt.n	8004046 <sunrise+0x82>
 8003fd6:	4b1e      	ldr	r3, [pc, #120]	; (8004050 <sunrise+0x8c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fde:	dc32      	bgt.n	8004046 <sunrise+0x82>
 8003fe0:	4b1c      	ldr	r3, [pc, #112]	; (8004054 <sunrise+0x90>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fe8:	dc2d      	bgt.n	8004046 <sunrise+0x82>
	{
		if(sunrise_timer<myTime.Seconds)
 8003fea:	4b1b      	ldr	r3, [pc, #108]	; (8004058 <sunrise+0x94>)
 8003fec:	789b      	ldrb	r3, [r3, #2]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	4b1a      	ldr	r3, [pc, #104]	; (800405c <sunrise+0x98>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	dd21      	ble.n	800403c <sunrise+0x78>
		{
			red=red+25;
 8003ff8:	4b14      	ldr	r3, [pc, #80]	; (800404c <sunrise+0x88>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	3319      	adds	r3, #25
 8003ffe:	4a13      	ldr	r2, [pc, #76]	; (800404c <sunrise+0x88>)
 8004000:	6013      	str	r3, [r2, #0]
			green=green+8;
 8004002:	4b13      	ldr	r3, [pc, #76]	; (8004050 <sunrise+0x8c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3308      	adds	r3, #8
 8004008:	4a11      	ldr	r2, [pc, #68]	; (8004050 <sunrise+0x8c>)
 800400a:	6013      	str	r3, [r2, #0]
			blue=blue+1;
 800400c:	4b11      	ldr	r3, [pc, #68]	; (8004054 <sunrise+0x90>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3301      	adds	r3, #1
 8004012:	4a10      	ldr	r2, [pc, #64]	; (8004054 <sunrise+0x90>)
 8004014:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness+25;
 8004016:	4b12      	ldr	r3, [pc, #72]	; (8004060 <sunrise+0x9c>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	3319      	adds	r3, #25
 800401c:	4a10      	ldr	r2, [pc, #64]	; (8004060 <sunrise+0x9c>)
 800401e:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 8004020:	4b0f      	ldr	r3, [pc, #60]	; (8004060 <sunrise+0x9c>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4618      	mov	r0, r3
 8004026:	f000 fd5b 	bl	8004ae0 <set_FL>
			set_RGB(red,green,blue);
 800402a:	4b08      	ldr	r3, [pc, #32]	; (800404c <sunrise+0x88>)
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	4b08      	ldr	r3, [pc, #32]	; (8004050 <sunrise+0x8c>)
 8004030:	6819      	ldr	r1, [r3, #0]
 8004032:	4b08      	ldr	r3, [pc, #32]	; (8004054 <sunrise+0x90>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	f7ff ffb0 	bl	8003f9c <set_RGB>


		}
		sunrise_timer=myTime.Seconds;
 800403c:	4b06      	ldr	r3, [pc, #24]	; (8004058 <sunrise+0x94>)
 800403e:	789b      	ldrb	r3, [r3, #2]
 8004040:	461a      	mov	r2, r3
 8004042:	4b06      	ldr	r3, [pc, #24]	; (800405c <sunrise+0x98>)
 8004044:	601a      	str	r2, [r3, #0]
	}
}
 8004046:	bf00      	nop
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	2000003c 	.word	0x2000003c
 8004050:	20000040 	.word	0x20000040
 8004054:	20000044 	.word	0x20000044
 8004058:	20000050 	.word	0x20000050
 800405c:	20000038 	.word	0x20000038
 8004060:	20000048 	.word	0x20000048

08004064 <sunset>:

void sunset(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 8004068:	f000 f8e4 	bl	8004234 <RTC_get_Time_and_Date>
	if((red>=1) && (green>=1) && (blue>=1))
 800406c:	4b1d      	ldr	r3, [pc, #116]	; (80040e4 <sunset+0x80>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	dd35      	ble.n	80040e0 <sunset+0x7c>
 8004074:	4b1c      	ldr	r3, [pc, #112]	; (80040e8 <sunset+0x84>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	dd31      	ble.n	80040e0 <sunset+0x7c>
 800407c:	4b1b      	ldr	r3, [pc, #108]	; (80040ec <sunset+0x88>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	dd2d      	ble.n	80040e0 <sunset+0x7c>
	{
		if(sunrise_timer<myTime.Seconds)
 8004084:	4b1a      	ldr	r3, [pc, #104]	; (80040f0 <sunset+0x8c>)
 8004086:	789b      	ldrb	r3, [r3, #2]
 8004088:	461a      	mov	r2, r3
 800408a:	4b1a      	ldr	r3, [pc, #104]	; (80040f4 <sunset+0x90>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	dd21      	ble.n	80040d6 <sunset+0x72>
		{
			red=red-25;
 8004092:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <sunset+0x80>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	3b19      	subs	r3, #25
 8004098:	4a12      	ldr	r2, [pc, #72]	; (80040e4 <sunset+0x80>)
 800409a:	6013      	str	r3, [r2, #0]
			green=green-8;
 800409c:	4b12      	ldr	r3, [pc, #72]	; (80040e8 <sunset+0x84>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	3b08      	subs	r3, #8
 80040a2:	4a11      	ldr	r2, [pc, #68]	; (80040e8 <sunset+0x84>)
 80040a4:	6013      	str	r3, [r2, #0]
			blue=blue-1;
 80040a6:	4b11      	ldr	r3, [pc, #68]	; (80040ec <sunset+0x88>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	3b01      	subs	r3, #1
 80040ac:	4a0f      	ldr	r2, [pc, #60]	; (80040ec <sunset+0x88>)
 80040ae:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness-25;
 80040b0:	4b11      	ldr	r3, [pc, #68]	; (80040f8 <sunset+0x94>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3b19      	subs	r3, #25
 80040b6:	4a10      	ldr	r2, [pc, #64]	; (80040f8 <sunset+0x94>)
 80040b8:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 80040ba:	4b0f      	ldr	r3, [pc, #60]	; (80040f8 <sunset+0x94>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 fd0e 	bl	8004ae0 <set_FL>
			set_RGB(red,green,blue);
 80040c4:	4b07      	ldr	r3, [pc, #28]	; (80040e4 <sunset+0x80>)
 80040c6:	6818      	ldr	r0, [r3, #0]
 80040c8:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <sunset+0x84>)
 80040ca:	6819      	ldr	r1, [r3, #0]
 80040cc:	4b07      	ldr	r3, [pc, #28]	; (80040ec <sunset+0x88>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	461a      	mov	r2, r3
 80040d2:	f7ff ff63 	bl	8003f9c <set_RGB>
		}
		sunrise_timer=myTime.Seconds;
 80040d6:	4b06      	ldr	r3, [pc, #24]	; (80040f0 <sunset+0x8c>)
 80040d8:	789b      	ldrb	r3, [r3, #2]
 80040da:	461a      	mov	r2, r3
 80040dc:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <sunset+0x90>)
 80040de:	601a      	str	r2, [r3, #0]
	}
}
 80040e0:	bf00      	nop
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	2000003c 	.word	0x2000003c
 80040e8:	20000040 	.word	0x20000040
 80040ec:	20000044 	.word	0x20000044
 80040f0:	20000050 	.word	0x20000050
 80040f4:	20000038 	.word	0x20000038
 80040f8:	20000048 	.word	0x20000048

080040fc <LED_Dimm_Up>:
void LED_Dimm_Up(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 8004100:	f000 f898 	bl	8004234 <RTC_get_Time_and_Date>
	if((red<=1000) && (green<=1000) && (blue<=1000))
 8004104:	4b1f      	ldr	r3, [pc, #124]	; (8004184 <LED_Dimm_Up+0x88>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800410c:	dc37      	bgt.n	800417e <LED_Dimm_Up+0x82>
 800410e:	4b1e      	ldr	r3, [pc, #120]	; (8004188 <LED_Dimm_Up+0x8c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004116:	dc32      	bgt.n	800417e <LED_Dimm_Up+0x82>
 8004118:	4b1c      	ldr	r3, [pc, #112]	; (800418c <LED_Dimm_Up+0x90>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004120:	dc2d      	bgt.n	800417e <LED_Dimm_Up+0x82>
	{
		if(sunrise_timer<myTime.Seconds)
 8004122:	4b1b      	ldr	r3, [pc, #108]	; (8004190 <LED_Dimm_Up+0x94>)
 8004124:	789b      	ldrb	r3, [r3, #2]
 8004126:	461a      	mov	r2, r3
 8004128:	4b1a      	ldr	r3, [pc, #104]	; (8004194 <LED_Dimm_Up+0x98>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	429a      	cmp	r2, r3
 800412e:	dd21      	ble.n	8004174 <LED_Dimm_Up+0x78>
		{
			red=red+50;
 8004130:	4b14      	ldr	r3, [pc, #80]	; (8004184 <LED_Dimm_Up+0x88>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3332      	adds	r3, #50	; 0x32
 8004136:	4a13      	ldr	r2, [pc, #76]	; (8004184 <LED_Dimm_Up+0x88>)
 8004138:	6013      	str	r3, [r2, #0]
			green=green+16;
 800413a:	4b13      	ldr	r3, [pc, #76]	; (8004188 <LED_Dimm_Up+0x8c>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3310      	adds	r3, #16
 8004140:	4a11      	ldr	r2, [pc, #68]	; (8004188 <LED_Dimm_Up+0x8c>)
 8004142:	6013      	str	r3, [r2, #0]
			blue=blue+2;
 8004144:	4b11      	ldr	r3, [pc, #68]	; (800418c <LED_Dimm_Up+0x90>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3302      	adds	r3, #2
 800414a:	4a10      	ldr	r2, [pc, #64]	; (800418c <LED_Dimm_Up+0x90>)
 800414c:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness+25;
 800414e:	4b12      	ldr	r3, [pc, #72]	; (8004198 <LED_Dimm_Up+0x9c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	3319      	adds	r3, #25
 8004154:	4a10      	ldr	r2, [pc, #64]	; (8004198 <LED_Dimm_Up+0x9c>)
 8004156:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 8004158:	4b0f      	ldr	r3, [pc, #60]	; (8004198 <LED_Dimm_Up+0x9c>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4618      	mov	r0, r3
 800415e:	f000 fcbf 	bl	8004ae0 <set_FL>
			set_RGB(red,green,blue);
 8004162:	4b08      	ldr	r3, [pc, #32]	; (8004184 <LED_Dimm_Up+0x88>)
 8004164:	6818      	ldr	r0, [r3, #0]
 8004166:	4b08      	ldr	r3, [pc, #32]	; (8004188 <LED_Dimm_Up+0x8c>)
 8004168:	6819      	ldr	r1, [r3, #0]
 800416a:	4b08      	ldr	r3, [pc, #32]	; (800418c <LED_Dimm_Up+0x90>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	461a      	mov	r2, r3
 8004170:	f7ff ff14 	bl	8003f9c <set_RGB>
		}
		sunrise_timer=myTime.Seconds;
 8004174:	4b06      	ldr	r3, [pc, #24]	; (8004190 <LED_Dimm_Up+0x94>)
 8004176:	789b      	ldrb	r3, [r3, #2]
 8004178:	461a      	mov	r2, r3
 800417a:	4b06      	ldr	r3, [pc, #24]	; (8004194 <LED_Dimm_Up+0x98>)
 800417c:	601a      	str	r2, [r3, #0]
	}
}
 800417e:	bf00      	nop
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	2000003c 	.word	0x2000003c
 8004188:	20000040 	.word	0x20000040
 800418c:	20000044 	.word	0x20000044
 8004190:	20000050 	.word	0x20000050
 8004194:	20000038 	.word	0x20000038
 8004198:	20000048 	.word	0x20000048

0800419c <LED_Dimm_Down>:
void LED_Dimm_Down(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 80041a0:	f000 f848 	bl	8004234 <RTC_get_Time_and_Date>
	if((red>=1) && (green>=1) && (blue>=1))
 80041a4:	4b1d      	ldr	r3, [pc, #116]	; (800421c <LED_Dimm_Down+0x80>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	dd35      	ble.n	8004218 <LED_Dimm_Down+0x7c>
 80041ac:	4b1c      	ldr	r3, [pc, #112]	; (8004220 <LED_Dimm_Down+0x84>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	dd31      	ble.n	8004218 <LED_Dimm_Down+0x7c>
 80041b4:	4b1b      	ldr	r3, [pc, #108]	; (8004224 <LED_Dimm_Down+0x88>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	dd2d      	ble.n	8004218 <LED_Dimm_Down+0x7c>
	{
		if(sunrise_timer<myTime.Seconds)
 80041bc:	4b1a      	ldr	r3, [pc, #104]	; (8004228 <LED_Dimm_Down+0x8c>)
 80041be:	789b      	ldrb	r3, [r3, #2]
 80041c0:	461a      	mov	r2, r3
 80041c2:	4b1a      	ldr	r3, [pc, #104]	; (800422c <LED_Dimm_Down+0x90>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	dd21      	ble.n	800420e <LED_Dimm_Down+0x72>
		{
			red=red-50;
 80041ca:	4b14      	ldr	r3, [pc, #80]	; (800421c <LED_Dimm_Down+0x80>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	3b32      	subs	r3, #50	; 0x32
 80041d0:	4a12      	ldr	r2, [pc, #72]	; (800421c <LED_Dimm_Down+0x80>)
 80041d2:	6013      	str	r3, [r2, #0]
			green=green-16;
 80041d4:	4b12      	ldr	r3, [pc, #72]	; (8004220 <LED_Dimm_Down+0x84>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	3b10      	subs	r3, #16
 80041da:	4a11      	ldr	r2, [pc, #68]	; (8004220 <LED_Dimm_Down+0x84>)
 80041dc:	6013      	str	r3, [r2, #0]
			blue=blue-2;
 80041de:	4b11      	ldr	r3, [pc, #68]	; (8004224 <LED_Dimm_Down+0x88>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	3b02      	subs	r3, #2
 80041e4:	4a0f      	ldr	r2, [pc, #60]	; (8004224 <LED_Dimm_Down+0x88>)
 80041e6:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness-25;
 80041e8:	4b11      	ldr	r3, [pc, #68]	; (8004230 <LED_Dimm_Down+0x94>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	3b19      	subs	r3, #25
 80041ee:	4a10      	ldr	r2, [pc, #64]	; (8004230 <LED_Dimm_Down+0x94>)
 80041f0:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 80041f2:	4b0f      	ldr	r3, [pc, #60]	; (8004230 <LED_Dimm_Down+0x94>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 fc72 	bl	8004ae0 <set_FL>
			set_RGB(red,green,blue);
 80041fc:	4b07      	ldr	r3, [pc, #28]	; (800421c <LED_Dimm_Down+0x80>)
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	4b07      	ldr	r3, [pc, #28]	; (8004220 <LED_Dimm_Down+0x84>)
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	4b07      	ldr	r3, [pc, #28]	; (8004224 <LED_Dimm_Down+0x88>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	461a      	mov	r2, r3
 800420a:	f7ff fec7 	bl	8003f9c <set_RGB>
		}
		sunrise_timer=myTime.Seconds;
 800420e:	4b06      	ldr	r3, [pc, #24]	; (8004228 <LED_Dimm_Down+0x8c>)
 8004210:	789b      	ldrb	r3, [r3, #2]
 8004212:	461a      	mov	r2, r3
 8004214:	4b05      	ldr	r3, [pc, #20]	; (800422c <LED_Dimm_Down+0x90>)
 8004216:	601a      	str	r2, [r3, #0]
	}
}
 8004218:	bf00      	nop
 800421a:	bd80      	pop	{r7, pc}
 800421c:	2000003c 	.word	0x2000003c
 8004220:	20000040 	.word	0x20000040
 8004224:	20000044 	.word	0x20000044
 8004228:	20000050 	.word	0x20000050
 800422c:	20000038 	.word	0x20000038
 8004230:	20000048 	.word	0x20000048

08004234 <RTC_get_Time_and_Date>:



/* USER CODE BEGIN RTC_ShowTime */
void RTC_get_Time_and_Date(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
	  //1)Get time
	  HAL_RTC_GetTime(&hrtc, &myTime, RTC_FORMAT_BIN);
 8004238:	2200      	movs	r2, #0
 800423a:	4905      	ldr	r1, [pc, #20]	; (8004250 <RTC_get_Time_and_Date+0x1c>)
 800423c:	4805      	ldr	r0, [pc, #20]	; (8004254 <RTC_get_Time_and_Date+0x20>)
 800423e:	f7fe fa51 	bl	80026e4 <HAL_RTC_GetTime>
	  //2)Get data
	  HAL_RTC_GetDate(&hrtc, &myDate, RTC_FORMAT_BIN);
 8004242:	2200      	movs	r2, #0
 8004244:	4904      	ldr	r1, [pc, #16]	; (8004258 <RTC_get_Time_and_Date+0x24>)
 8004246:	4803      	ldr	r0, [pc, #12]	; (8004254 <RTC_get_Time_and_Date+0x20>)
 8004248:	f7fe fb51 	bl	80028ee <HAL_RTC_GetDate>

}
 800424c:	bf00      	nop
 800424e:	bd80      	pop	{r7, pc}
 8004250:	20000050 	.word	0x20000050
 8004254:	20000198 	.word	0x20000198
 8004258:	20000194 	.word	0x20000194

0800425c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b0ac      	sub	sp, #176	; 0xb0
 8004260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004262:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004266:	2234      	movs	r2, #52	; 0x34
 8004268:	2100      	movs	r1, #0
 800426a:	4618      	mov	r0, r3
 800426c:	f000 ff24 	bl	80050b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004270:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	60da      	str	r2, [r3, #12]
 800427e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004280:	f107 030c 	add.w	r3, r7, #12
 8004284:	225c      	movs	r2, #92	; 0x5c
 8004286:	2100      	movs	r1, #0
 8004288:	4618      	mov	r0, r3
 800428a:	f000 ff15 	bl	80050b8 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800428e:	2300      	movs	r3, #0
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	4a38      	ldr	r2, [pc, #224]	; (8004374 <SystemClock_Config+0x118>)
 8004294:	4b37      	ldr	r3, [pc, #220]	; (8004374 <SystemClock_Config+0x118>)
 8004296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429c:	6413      	str	r3, [r2, #64]	; 0x40
 800429e:	4b35      	ldr	r3, [pc, #212]	; (8004374 <SystemClock_Config+0x118>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80042aa:	2300      	movs	r3, #0
 80042ac:	607b      	str	r3, [r7, #4]
 80042ae:	4a32      	ldr	r2, [pc, #200]	; (8004378 <SystemClock_Config+0x11c>)
 80042b0:	4b31      	ldr	r3, [pc, #196]	; (8004378 <SystemClock_Config+0x11c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80042b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042bc:	6013      	str	r3, [r2, #0]
 80042be:	4b2e      	ldr	r3, [pc, #184]	; (8004378 <SystemClock_Config+0x11c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80042c6:	607b      	str	r3, [r7, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80042ca:	2306      	movs	r3, #6
 80042cc:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80042ce:	2301      	movs	r3, #1
 80042d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80042d4:	2301      	movs	r3, #1
 80042d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80042da:	2310      	movs	r3, #16
 80042dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042e0:	2302      	movs	r3, #2
 80042e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80042e6:	2300      	movs	r3, #0
 80042e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 16;
 80042ec:	2310      	movs	r3, #16
 80042ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80042f2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80042f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80042fa:	2304      	movs	r3, #4
 80042fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004300:	2302      	movs	r3, #2
 8004302:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004306:	2302      	movs	r3, #2
 8004308:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800430c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004310:	4618      	mov	r0, r3
 8004312:	f7fd fe37 	bl	8001f84 <HAL_RCC_OscConfig>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800431c:	f000 fbeb 	bl	8004af6 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004320:	230f      	movs	r3, #15
 8004322:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004324:	2302      	movs	r3, #2
 8004326:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004328:	2300      	movs	r3, #0
 800432a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800432c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004330:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004332:	2300      	movs	r3, #0
 8004334:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004336:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800433a:	2102      	movs	r1, #2
 800433c:	4618      	mov	r0, r3
 800433e:	f7fd f82b 	bl	8001398 <HAL_RCC_ClockConfig>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d001      	beq.n	800434c <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8004348:	f000 fbd5 	bl	8004af6 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800434c:	2320      	movs	r3, #32
 800434e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004350:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004354:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004356:	f107 030c 	add.w	r3, r7, #12
 800435a:	4618      	mov	r0, r3
 800435c:	f7fd f932 	bl	80015c4 <HAL_RCCEx_PeriphCLKConfig>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d001      	beq.n	800436a <SystemClock_Config+0x10e>
  {
    Error_Handler();
 8004366:	f000 fbc6 	bl	8004af6 <Error_Handler>
  }
}
 800436a:	bf00      	nop
 800436c:	37b0      	adds	r7, #176	; 0xb0
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40023800 	.word	0x40023800
 8004378:	40007000 	.word	0x40007000

0800437c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004380:	4b12      	ldr	r3, [pc, #72]	; (80043cc <MX_I2C1_Init+0x50>)
 8004382:	4a13      	ldr	r2, [pc, #76]	; (80043d0 <MX_I2C1_Init+0x54>)
 8004384:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004386:	4b11      	ldr	r3, [pc, #68]	; (80043cc <MX_I2C1_Init+0x50>)
 8004388:	4a12      	ldr	r2, [pc, #72]	; (80043d4 <MX_I2C1_Init+0x58>)
 800438a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800438c:	4b0f      	ldr	r3, [pc, #60]	; (80043cc <MX_I2C1_Init+0x50>)
 800438e:	2200      	movs	r2, #0
 8004390:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004392:	4b0e      	ldr	r3, [pc, #56]	; (80043cc <MX_I2C1_Init+0x50>)
 8004394:	2200      	movs	r2, #0
 8004396:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004398:	4b0c      	ldr	r3, [pc, #48]	; (80043cc <MX_I2C1_Init+0x50>)
 800439a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800439e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80043a0:	4b0a      	ldr	r3, [pc, #40]	; (80043cc <MX_I2C1_Init+0x50>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80043a6:	4b09      	ldr	r3, [pc, #36]	; (80043cc <MX_I2C1_Init+0x50>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80043ac:	4b07      	ldr	r3, [pc, #28]	; (80043cc <MX_I2C1_Init+0x50>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80043b2:	4b06      	ldr	r3, [pc, #24]	; (80043cc <MX_I2C1_Init+0x50>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80043b8:	4804      	ldr	r0, [pc, #16]	; (80043cc <MX_I2C1_Init+0x50>)
 80043ba:	f7fc fc1b 	bl	8000bf4 <HAL_I2C_Init>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80043c4:	f000 fb97 	bl	8004af6 <Error_Handler>
  }

}
 80043c8:	bf00      	nop
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	200000dc 	.word	0x200000dc
 80043d0:	40005400 	.word	0x40005400
 80043d4:	000186a0 	.word	0x000186a0

080043d8 <menu_print_cursor>:
	/* Funktion soll den Pfeil auf dem display ausgeben an der Position di vom Rotary
	 * gewnscht wird. Dazu braucht sie die Postion (linenumber). Sie giebt je nach
	 * zeilenumer 1, 2 oder  3 den Pfeil im 2 und 3 Feld  auf der 1. 3. oder 4. Zeile aus.*/

  void menu_print_cursor (int linenumber)
  {
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  	switch(linenumber){
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d01a      	beq.n	800441c <menu_print_cursor+0x44>
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d02e      	beq.n	8004448 <menu_print_cursor+0x70>
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d000      	beq.n	80043f0 <menu_print_cursor+0x18>
				cursor_jumpto_r_c (4, 2);
  				lcd_send_string("->");
  		break;
  		}

  }
 80043ee:	e041      	b.n	8004474 <menu_print_cursor+0x9c>
  		case 1: cursor_jumpto_r_c (3, 2);
 80043f0:	2102      	movs	r1, #2
 80043f2:	2003      	movs	r0, #3
 80043f4:	f7ff fc72 	bl	8003cdc <cursor_jumpto_r_c>
  				delete_some_chars(2);
 80043f8:	2002      	movs	r0, #2
 80043fa:	f7ff fcbf 	bl	8003d7c <delete_some_chars>
  				cursor_jumpto_r_c (4, 2);
 80043fe:	2102      	movs	r1, #2
 8004400:	2004      	movs	r0, #4
 8004402:	f7ff fc6b 	bl	8003cdc <cursor_jumpto_r_c>
   				delete_some_chars(2);
 8004406:	2002      	movs	r0, #2
 8004408:	f7ff fcb8 	bl	8003d7c <delete_some_chars>
  				cursor_jumpto_r_c (1, 2);
 800440c:	2102      	movs	r1, #2
 800440e:	2001      	movs	r0, #1
 8004410:	f7ff fc64 	bl	8003cdc <cursor_jumpto_r_c>
  				lcd_send_string("->");
 8004414:	4819      	ldr	r0, [pc, #100]	; (800447c <menu_print_cursor+0xa4>)
 8004416:	f7ff fc4d 	bl	8003cb4 <lcd_send_string>
  		break;
 800441a:	e02b      	b.n	8004474 <menu_print_cursor+0x9c>
  		case 2: cursor_jumpto_r_c (1, 2);
 800441c:	2102      	movs	r1, #2
 800441e:	2001      	movs	r0, #1
 8004420:	f7ff fc5c 	bl	8003cdc <cursor_jumpto_r_c>
				delete_some_chars(2);
 8004424:	2002      	movs	r0, #2
 8004426:	f7ff fca9 	bl	8003d7c <delete_some_chars>
				cursor_jumpto_r_c (4, 2);
 800442a:	2102      	movs	r1, #2
 800442c:	2004      	movs	r0, #4
 800442e:	f7ff fc55 	bl	8003cdc <cursor_jumpto_r_c>
				delete_some_chars(2);
 8004432:	2002      	movs	r0, #2
 8004434:	f7ff fca2 	bl	8003d7c <delete_some_chars>
  				cursor_jumpto_r_c (3, 2);
 8004438:	2102      	movs	r1, #2
 800443a:	2003      	movs	r0, #3
 800443c:	f7ff fc4e 	bl	8003cdc <cursor_jumpto_r_c>
  				lcd_send_string("->");
 8004440:	480e      	ldr	r0, [pc, #56]	; (800447c <menu_print_cursor+0xa4>)
 8004442:	f7ff fc37 	bl	8003cb4 <lcd_send_string>
  		break;
 8004446:	e015      	b.n	8004474 <menu_print_cursor+0x9c>
  		case 3: cursor_jumpto_r_c (1, 2);
 8004448:	2102      	movs	r1, #2
 800444a:	2001      	movs	r0, #1
 800444c:	f7ff fc46 	bl	8003cdc <cursor_jumpto_r_c>
				delete_some_chars(2);
 8004450:	2002      	movs	r0, #2
 8004452:	f7ff fc93 	bl	8003d7c <delete_some_chars>
				cursor_jumpto_r_c (3, 2);
 8004456:	2102      	movs	r1, #2
 8004458:	2003      	movs	r0, #3
 800445a:	f7ff fc3f 	bl	8003cdc <cursor_jumpto_r_c>
				delete_some_chars(2);
 800445e:	2002      	movs	r0, #2
 8004460:	f7ff fc8c 	bl	8003d7c <delete_some_chars>
				cursor_jumpto_r_c (4, 2);
 8004464:	2102      	movs	r1, #2
 8004466:	2004      	movs	r0, #4
 8004468:	f7ff fc38 	bl	8003cdc <cursor_jumpto_r_c>
  				lcd_send_string("->");
 800446c:	4803      	ldr	r0, [pc, #12]	; (800447c <menu_print_cursor+0xa4>)
 800446e:	f7ff fc21 	bl	8003cb4 <lcd_send_string>
  		break;
 8004472:	bf00      	nop
  }
 8004474:	bf00      	nop
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	080050e0 	.word	0x080050e0

08004480 <menu_print_text>:
   * Time ist die Aktuelle Uhrzeit
   * Start_AM soll der Text sein fr den Start des Sonnenaufgang
   * Start_PM soll der Text sein fr den Start des Sonnenuntergang */

  void menu_print_text (void)
  {
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
	cursor_jumpto_r_c(1, 5);
 8004484:	2105      	movs	r1, #5
 8004486:	2001      	movs	r0, #1
 8004488:	f7ff fc28 	bl	8003cdc <cursor_jumpto_r_c>
  	lcd_send_string("TIME");
 800448c:	4809      	ldr	r0, [pc, #36]	; (80044b4 <menu_print_text+0x34>)
 800448e:	f7ff fc11 	bl	8003cb4 <lcd_send_string>

  	cursor_jumpto_r_c(3, 5);
 8004492:	2105      	movs	r1, #5
 8004494:	2003      	movs	r0, #3
 8004496:	f7ff fc21 	bl	8003cdc <cursor_jumpto_r_c>
  	lcd_send_string("SUNRISE");
 800449a:	4807      	ldr	r0, [pc, #28]	; (80044b8 <menu_print_text+0x38>)
 800449c:	f7ff fc0a 	bl	8003cb4 <lcd_send_string>

  	cursor_jumpto_r_c(4, 5);
 80044a0:	2105      	movs	r1, #5
 80044a2:	2004      	movs	r0, #4
 80044a4:	f7ff fc1a 	bl	8003cdc <cursor_jumpto_r_c>
  	lcd_send_string("SUNSET");
 80044a8:	4804      	ldr	r0, [pc, #16]	; (80044bc <menu_print_text+0x3c>)
 80044aa:	f7ff fc03 	bl	8003cb4 <lcd_send_string>
  }
 80044ae:	bf00      	nop
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	080050e4 	.word	0x080050e4
 80044b8:	080050ec 	.word	0x080050ec
 80044bc:	080050f4 	.word	0x080050f4

080044c0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b090      	sub	sp, #64	; 0x40
 80044c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80044c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	605a      	str	r2, [r3, #4]
 80044d0:	609a      	str	r2, [r3, #8]
 80044d2:	60da      	str	r2, [r3, #12]
 80044d4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80044d6:	2300      	movs	r3, #0
 80044d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80044da:	463b      	mov	r3, r7
 80044dc:	2228      	movs	r2, #40	; 0x28
 80044de:	2100      	movs	r1, #0
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 fde9 	bl	80050b8 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80044e6:	4b3a      	ldr	r3, [pc, #232]	; (80045d0 <MX_RTC_Init+0x110>)
 80044e8:	4a3a      	ldr	r2, [pc, #232]	; (80045d4 <MX_RTC_Init+0x114>)
 80044ea:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80044ec:	4b38      	ldr	r3, [pc, #224]	; (80045d0 <MX_RTC_Init+0x110>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80044f2:	4b37      	ldr	r3, [pc, #220]	; (80045d0 <MX_RTC_Init+0x110>)
 80044f4:	227f      	movs	r2, #127	; 0x7f
 80044f6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80044f8:	4b35      	ldr	r3, [pc, #212]	; (80045d0 <MX_RTC_Init+0x110>)
 80044fa:	22ff      	movs	r2, #255	; 0xff
 80044fc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80044fe:	4b34      	ldr	r3, [pc, #208]	; (80045d0 <MX_RTC_Init+0x110>)
 8004500:	2200      	movs	r2, #0
 8004502:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004504:	4b32      	ldr	r3, [pc, #200]	; (80045d0 <MX_RTC_Init+0x110>)
 8004506:	2200      	movs	r2, #0
 8004508:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800450a:	4b31      	ldr	r3, [pc, #196]	; (80045d0 <MX_RTC_Init+0x110>)
 800450c:	2200      	movs	r2, #0
 800450e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004510:	482f      	ldr	r0, [pc, #188]	; (80045d0 <MX_RTC_Init+0x110>)
 8004512:	f7fd ff91 	bl	8002438 <HAL_RTC_Init>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 800451c:	f000 faeb 	bl	8004af6 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /**Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8004520:	2300      	movs	r3, #0
 8004522:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8004526:	2300      	movs	r3, #0
 8004528:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 800452c:	2300      	movs	r3, #0
 800452e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004532:	2300      	movs	r3, #0
 8004534:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004536:	2300      	movs	r3, #0
 8004538:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800453a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800453e:	2201      	movs	r2, #1
 8004540:	4619      	mov	r1, r3
 8004542:	4823      	ldr	r0, [pc, #140]	; (80045d0 <MX_RTC_Init+0x110>)
 8004544:	f7fe f809 	bl	800255a <HAL_RTC_SetTime>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800454e:	f000 fad2 	bl	8004af6 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004552:	2301      	movs	r3, #1
 8004554:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8004558:	2301      	movs	r3, #1
 800455a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 800455e:	2301      	movs	r3, #1
 8004560:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x18;
 8004564:	2318      	movs	r3, #24
 8004566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800456a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800456e:	2201      	movs	r2, #1
 8004570:	4619      	mov	r1, r3
 8004572:	4817      	ldr	r0, [pc, #92]	; (80045d0 <MX_RTC_Init+0x110>)
 8004574:	f7fe f914 	bl	80027a0 <HAL_RTC_SetDate>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800457e:	f000 faba 	bl	8004af6 <Error_Handler>
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8004582:	2300      	movs	r3, #0
 8004584:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8004586:	2300      	movs	r3, #0
 8004588:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800458a:	2300      	movs	r3, #0
 800458c:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800458e:	2300      	movs	r3, #0
 8004590:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004592:	2300      	movs	r3, #0
 8004594:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004596:	2300      	movs	r3, #0
 8004598:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800459a:	2300      	movs	r3, #0
 800459c:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800459e:	2300      	movs	r3, #0
 80045a0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80045a2:	2300      	movs	r3, #0
 80045a4:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80045a6:	2301      	movs	r3, #1
 80045a8:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80045ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80045b2:	463b      	mov	r3, r7
 80045b4:	2201      	movs	r2, #1
 80045b6:	4619      	mov	r1, r3
 80045b8:	4805      	ldr	r0, [pc, #20]	; (80045d0 <MX_RTC_Init+0x110>)
 80045ba:	f7fe f9e7 	bl	800298c <HAL_RTC_SetAlarm_IT>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d001      	beq.n	80045c8 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80045c4:	f000 fa97 	bl	8004af6 <Error_Handler>
  }


}
 80045c8:	bf00      	nop
 80045ca:	3740      	adds	r7, #64	; 0x40
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	20000198 	.word	0x20000198
 80045d4:	40002800 	.word	0x40002800

080045d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(int brightness)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b08c      	sub	sp, #48	; 0x30
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045ea:	f107 030c 	add.w	r3, r7, #12
 80045ee:	2200      	movs	r2, #0
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	605a      	str	r2, [r3, #4]
 80045f4:	609a      	str	r2, [r3, #8]
 80045f6:	60da      	str	r2, [r3, #12]
 80045f8:	611a      	str	r2, [r3, #16]
 80045fa:	615a      	str	r2, [r3, #20]
 80045fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80045fe:	4b23      	ldr	r3, [pc, #140]	; (800468c <MX_TIM2_Init+0xb4>)
 8004600:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004604:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84;
 8004606:	4b21      	ldr	r3, [pc, #132]	; (800468c <MX_TIM2_Init+0xb4>)
 8004608:	2254      	movs	r2, #84	; 0x54
 800460a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800460c:	4b1f      	ldr	r3, [pc, #124]	; (800468c <MX_TIM2_Init+0xb4>)
 800460e:	2200      	movs	r2, #0
 8004610:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8004612:	4b1e      	ldr	r3, [pc, #120]	; (800468c <MX_TIM2_Init+0xb4>)
 8004614:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004618:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800461a:	4b1c      	ldr	r3, [pc, #112]	; (800468c <MX_TIM2_Init+0xb4>)
 800461c:	2200      	movs	r2, #0
 800461e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004620:	481a      	ldr	r0, [pc, #104]	; (800468c <MX_TIM2_Init+0xb4>)
 8004622:	f7fe fbf1 	bl	8002e08 <HAL_TIM_PWM_Init>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800462c:	f000 fa63 	bl	8004af6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004630:	2300      	movs	r3, #0
 8004632:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004634:	2300      	movs	r3, #0
 8004636:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004638:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800463c:	4619      	mov	r1, r3
 800463e:	4813      	ldr	r0, [pc, #76]	; (800468c <MX_TIM2_Init+0xb4>)
 8004640:	f7fe ff9a 	bl	8003578 <HAL_TIMEx_MasterConfigSynchronization>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800464a:	f000 fa54 	bl	8004af6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800464e:	2360      	movs	r3, #96	; 0x60
 8004650:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = brightness;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004656:	2300      	movs	r3, #0
 8004658:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800465a:	2300      	movs	r3, #0
 800465c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800465e:	f107 030c 	add.w	r3, r7, #12
 8004662:	2208      	movs	r2, #8
 8004664:	4619      	mov	r1, r3
 8004666:	4809      	ldr	r0, [pc, #36]	; (800468c <MX_TIM2_Init+0xb4>)
 8004668:	f7fe fc2e 	bl	8002ec8 <HAL_TIM_PWM_ConfigChannel>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8004672:	f000 fa40 	bl	8004af6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 8004676:	2108      	movs	r1, #8
 8004678:	4804      	ldr	r0, [pc, #16]	; (800468c <MX_TIM2_Init+0xb4>)
 800467a:	f7fe fbf1 	bl	8002e60 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800467e:	4803      	ldr	r0, [pc, #12]	; (800468c <MX_TIM2_Init+0xb4>)
 8004680:	f000 fb2e 	bl	8004ce0 <HAL_TIM_MspPostInit>

}
 8004684:	bf00      	nop
 8004686:	3730      	adds	r7, #48	; 0x30
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	200001b8 	.word	0x200001b8

08004690 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(int duty)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	; 0x30
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004698:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80046a2:	f107 030c 	add.w	r3, r7, #12
 80046a6:	2200      	movs	r2, #0
 80046a8:	601a      	str	r2, [r3, #0]
 80046aa:	605a      	str	r2, [r3, #4]
 80046ac:	609a      	str	r2, [r3, #8]
 80046ae:	60da      	str	r2, [r3, #12]
 80046b0:	611a      	str	r2, [r3, #16]
 80046b2:	615a      	str	r2, [r3, #20]
 80046b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80046b6:	4b23      	ldr	r3, [pc, #140]	; (8004744 <MX_TIM3_Init+0xb4>)
 80046b8:	4a23      	ldr	r2, [pc, #140]	; (8004748 <MX_TIM3_Init+0xb8>)
 80046ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 80046bc:	4b21      	ldr	r3, [pc, #132]	; (8004744 <MX_TIM3_Init+0xb4>)
 80046be:	2254      	movs	r2, #84	; 0x54
 80046c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046c2:	4b20      	ldr	r3, [pc, #128]	; (8004744 <MX_TIM3_Init+0xb4>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80046c8:	4b1e      	ldr	r3, [pc, #120]	; (8004744 <MX_TIM3_Init+0xb4>)
 80046ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046d0:	4b1c      	ldr	r3, [pc, #112]	; (8004744 <MX_TIM3_Init+0xb4>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80046d6:	481b      	ldr	r0, [pc, #108]	; (8004744 <MX_TIM3_Init+0xb4>)
 80046d8:	f7fe fb96 	bl	8002e08 <HAL_TIM_PWM_Init>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80046e2:	f000 fa08 	bl	8004af6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046e6:	2300      	movs	r3, #0
 80046e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80046ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046f2:	4619      	mov	r1, r3
 80046f4:	4813      	ldr	r0, [pc, #76]	; (8004744 <MX_TIM3_Init+0xb4>)
 80046f6:	f7fe ff3f 	bl	8003578 <HAL_TIMEx_MasterConfigSynchronization>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8004700:	f000 f9f9 	bl	8004af6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004704:	2360      	movs	r3, #96	; 0x60
 8004706:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = duty;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004710:	2300      	movs	r3, #0
 8004712:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004714:	f107 030c 	add.w	r3, r7, #12
 8004718:	2204      	movs	r2, #4
 800471a:	4619      	mov	r1, r3
 800471c:	4809      	ldr	r0, [pc, #36]	; (8004744 <MX_TIM3_Init+0xb4>)
 800471e:	f7fe fbd3 	bl	8002ec8 <HAL_TIM_PWM_ConfigChannel>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004728:	f000 f9e5 	bl	8004af6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800472c:	2104      	movs	r1, #4
 800472e:	4805      	ldr	r0, [pc, #20]	; (8004744 <MX_TIM3_Init+0xb4>)
 8004730:	f7fe fb96 	bl	8002e60 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004734:	4803      	ldr	r0, [pc, #12]	; (8004744 <MX_TIM3_Init+0xb4>)
 8004736:	f000 fad3 	bl	8004ce0 <HAL_TIM_MspPostInit>

}
 800473a:	bf00      	nop
 800473c:	3730      	adds	r7, #48	; 0x30
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20000130 	.word	0x20000130
 8004748:	40000400 	.word	0x40000400

0800474c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(int duty)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b08c      	sub	sp, #48	; 0x30
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004754:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004758:	2200      	movs	r2, #0
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800475e:	f107 030c 	add.w	r3, r7, #12
 8004762:	2200      	movs	r2, #0
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	605a      	str	r2, [r3, #4]
 8004768:	609a      	str	r2, [r3, #8]
 800476a:	60da      	str	r2, [r3, #12]
 800476c:	611a      	str	r2, [r3, #16]
 800476e:	615a      	str	r2, [r3, #20]
 8004770:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004772:	4b23      	ldr	r3, [pc, #140]	; (8004800 <MX_TIM4_Init+0xb4>)
 8004774:	4a23      	ldr	r2, [pc, #140]	; (8004804 <MX_TIM4_Init+0xb8>)
 8004776:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 8004778:	4b21      	ldr	r3, [pc, #132]	; (8004800 <MX_TIM4_Init+0xb4>)
 800477a:	2254      	movs	r2, #84	; 0x54
 800477c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800477e:	4b20      	ldr	r3, [pc, #128]	; (8004800 <MX_TIM4_Init+0xb4>)
 8004780:	2200      	movs	r2, #0
 8004782:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8004784:	4b1e      	ldr	r3, [pc, #120]	; (8004800 <MX_TIM4_Init+0xb4>)
 8004786:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800478a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800478c:	4b1c      	ldr	r3, [pc, #112]	; (8004800 <MX_TIM4_Init+0xb4>)
 800478e:	2200      	movs	r2, #0
 8004790:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004792:	481b      	ldr	r0, [pc, #108]	; (8004800 <MX_TIM4_Init+0xb4>)
 8004794:	f7fe fb38 	bl	8002e08 <HAL_TIM_PWM_Init>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d001      	beq.n	80047a2 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800479e:	f000 f9aa 	bl	8004af6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047a2:	2300      	movs	r3, #0
 80047a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047a6:	2300      	movs	r3, #0
 80047a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80047aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047ae:	4619      	mov	r1, r3
 80047b0:	4813      	ldr	r0, [pc, #76]	; (8004800 <MX_TIM4_Init+0xb4>)
 80047b2:	f7fe fee1 	bl	8003578 <HAL_TIMEx_MasterConfigSynchronization>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80047bc:	f000 f99b 	bl	8004af6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047c0:	2360      	movs	r3, #96	; 0x60
 80047c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = duty;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047cc:	2300      	movs	r3, #0
 80047ce:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047d0:	f107 030c 	add.w	r3, r7, #12
 80047d4:	2200      	movs	r2, #0
 80047d6:	4619      	mov	r1, r3
 80047d8:	4809      	ldr	r0, [pc, #36]	; (8004800 <MX_TIM4_Init+0xb4>)
 80047da:	f7fe fb75 	bl	8002ec8 <HAL_TIM_PWM_ConfigChannel>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80047e4:	f000 f987 	bl	8004af6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 80047e8:	2100      	movs	r1, #0
 80047ea:	4805      	ldr	r0, [pc, #20]	; (8004800 <MX_TIM4_Init+0xb4>)
 80047ec:	f7fe fb38 	bl	8002e60 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80047f0:	4803      	ldr	r0, [pc, #12]	; (8004800 <MX_TIM4_Init+0xb4>)
 80047f2:	f000 fa75 	bl	8004ce0 <HAL_TIM_MspPostInit>

}
 80047f6:	bf00      	nop
 80047f8:	3730      	adds	r7, #48	; 0x30
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	200000a0 	.word	0x200000a0
 8004804:	40000800 	.word	0x40000800

08004808 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(int duty)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b092      	sub	sp, #72	; 0x48
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004810:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004814:	2200      	movs	r2, #0
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800481a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800481e:	2200      	movs	r2, #0
 8004820:	601a      	str	r2, [r3, #0]
 8004822:	605a      	str	r2, [r3, #4]
 8004824:	609a      	str	r2, [r3, #8]
 8004826:	60da      	str	r2, [r3, #12]
 8004828:	611a      	str	r2, [r3, #16]
 800482a:	615a      	str	r2, [r3, #20]
 800482c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800482e:	f107 0308 	add.w	r3, r7, #8
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
 8004836:	605a      	str	r2, [r3, #4]
 8004838:	609a      	str	r2, [r3, #8]
 800483a:	60da      	str	r2, [r3, #12]
 800483c:	611a      	str	r2, [r3, #16]
 800483e:	615a      	str	r2, [r3, #20]
 8004840:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004842:	4b34      	ldr	r3, [pc, #208]	; (8004914 <MX_TIM8_Init+0x10c>)
 8004844:	4a34      	ldr	r2, [pc, #208]	; (8004918 <MX_TIM8_Init+0x110>)
 8004846:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84;
 8004848:	4b32      	ldr	r3, [pc, #200]	; (8004914 <MX_TIM8_Init+0x10c>)
 800484a:	2254      	movs	r2, #84	; 0x54
 800484c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800484e:	4b31      	ldr	r3, [pc, #196]	; (8004914 <MX_TIM8_Init+0x10c>)
 8004850:	2200      	movs	r2, #0
 8004852:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 8004854:	4b2f      	ldr	r3, [pc, #188]	; (8004914 <MX_TIM8_Init+0x10c>)
 8004856:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800485a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800485c:	4b2d      	ldr	r3, [pc, #180]	; (8004914 <MX_TIM8_Init+0x10c>)
 800485e:	2200      	movs	r2, #0
 8004860:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004862:	4b2c      	ldr	r3, [pc, #176]	; (8004914 <MX_TIM8_Init+0x10c>)
 8004864:	2200      	movs	r2, #0
 8004866:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004868:	482a      	ldr	r0, [pc, #168]	; (8004914 <MX_TIM8_Init+0x10c>)
 800486a:	f7fe facd 	bl	8002e08 <HAL_TIM_PWM_Init>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d001      	beq.n	8004878 <MX_TIM8_Init+0x70>
  {
    Error_Handler();
 8004874:	f000 f93f 	bl	8004af6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004878:	2300      	movs	r3, #0
 800487a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800487c:	2300      	movs	r3, #0
 800487e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004880:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004884:	4619      	mov	r1, r3
 8004886:	4823      	ldr	r0, [pc, #140]	; (8004914 <MX_TIM8_Init+0x10c>)
 8004888:	f7fe fe76 	bl	8003578 <HAL_TIMEx_MasterConfigSynchronization>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8004892:	f000 f930 	bl	8004af6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004896:	2360      	movs	r3, #96	; 0x60
 8004898:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = duty;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800489e:	2300      	movs	r3, #0
 80048a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80048a2:	2300      	movs	r3, #0
 80048a4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80048a6:	2300      	movs	r3, #0
 80048a8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80048aa:	2300      	movs	r3, #0
 80048ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80048ae:	2300      	movs	r3, #0
 80048b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80048b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048b6:	2204      	movs	r2, #4
 80048b8:	4619      	mov	r1, r3
 80048ba:	4816      	ldr	r0, [pc, #88]	; (8004914 <MX_TIM8_Init+0x10c>)
 80048bc:	f7fe fb04 	bl	8002ec8 <HAL_TIM_PWM_ConfigChannel>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80048c6:	f000 f916 	bl	8004af6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80048ca:	2300      	movs	r3, #0
 80048cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80048d2:	2300      	movs	r3, #0
 80048d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.DeadTime = 0;
 80048d6:	2300      	movs	r3, #0
 80048d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80048da:	2300      	movs	r3, #0
 80048dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048e2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80048e4:	2300      	movs	r3, #0
 80048e6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80048e8:	f107 0308 	add.w	r3, r7, #8
 80048ec:	4619      	mov	r1, r3
 80048ee:	4809      	ldr	r0, [pc, #36]	; (8004914 <MX_TIM8_Init+0x10c>)
 80048f0:	f7fe fe87 	bl	8003602 <HAL_TIMEx_ConfigBreakDeadTime>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 80048fa:	f000 f8fc 	bl	8004af6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 80048fe:	2104      	movs	r1, #4
 8004900:	4804      	ldr	r0, [pc, #16]	; (8004914 <MX_TIM8_Init+0x10c>)
 8004902:	f7fe faad 	bl	8002e60 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8004906:	4803      	ldr	r0, [pc, #12]	; (8004914 <MX_TIM8_Init+0x10c>)
 8004908:	f000 f9ea 	bl	8004ce0 <HAL_TIM_MspPostInit>

}
 800490c:	bf00      	nop
 800490e:	3748      	adds	r7, #72	; 0x48
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	20000064 	.word	0x20000064
 8004918:	40010400 	.word	0x40010400

0800491c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004920:	4b11      	ldr	r3, [pc, #68]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 8004922:	4a12      	ldr	r2, [pc, #72]	; (800496c <MX_USART2_UART_Init+0x50>)
 8004924:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004926:	4b10      	ldr	r3, [pc, #64]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 8004928:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800492c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800492e:	4b0e      	ldr	r3, [pc, #56]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 8004930:	2200      	movs	r2, #0
 8004932:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004934:	4b0c      	ldr	r3, [pc, #48]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 8004936:	2200      	movs	r2, #0
 8004938:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800493a:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 800493c:	2200      	movs	r2, #0
 800493e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004940:	4b09      	ldr	r3, [pc, #36]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 8004942:	220c      	movs	r2, #12
 8004944:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004946:	4b08      	ldr	r3, [pc, #32]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 8004948:	2200      	movs	r2, #0
 800494a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800494c:	4b06      	ldr	r3, [pc, #24]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 800494e:	2200      	movs	r2, #0
 8004950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004952:	4805      	ldr	r0, [pc, #20]	; (8004968 <MX_USART2_UART_Init+0x4c>)
 8004954:	f7fe feae 	bl	80036b4 <HAL_UART_Init>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800495e:	f000 f8ca 	bl	8004af6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	200001f4 	.word	0x200001f4
 800496c:	40004400 	.word	0x40004400

08004970 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b08a      	sub	sp, #40	; 0x28
 8004974:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004976:	f107 0314 	add.w	r3, r7, #20
 800497a:	2200      	movs	r2, #0
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	605a      	str	r2, [r3, #4]
 8004980:	609a      	str	r2, [r3, #8]
 8004982:	60da      	str	r2, [r3, #12]
 8004984:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004986:	2300      	movs	r3, #0
 8004988:	613b      	str	r3, [r7, #16]
 800498a:	4a4f      	ldr	r2, [pc, #316]	; (8004ac8 <MX_GPIO_Init+0x158>)
 800498c:	4b4e      	ldr	r3, [pc, #312]	; (8004ac8 <MX_GPIO_Init+0x158>)
 800498e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004990:	f043 0304 	orr.w	r3, r3, #4
 8004994:	6313      	str	r3, [r2, #48]	; 0x30
 8004996:	4b4c      	ldr	r3, [pc, #304]	; (8004ac8 <MX_GPIO_Init+0x158>)
 8004998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499a:	f003 0304 	and.w	r3, r3, #4
 800499e:	613b      	str	r3, [r7, #16]
 80049a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80049a2:	2300      	movs	r3, #0
 80049a4:	60fb      	str	r3, [r7, #12]
 80049a6:	4a48      	ldr	r2, [pc, #288]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049a8:	4b47      	ldr	r3, [pc, #284]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049b0:	6313      	str	r3, [r2, #48]	; 0x30
 80049b2:	4b45      	ldr	r3, [pc, #276]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80049be:	2300      	movs	r3, #0
 80049c0:	60bb      	str	r3, [r7, #8]
 80049c2:	4a41      	ldr	r2, [pc, #260]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049c4:	4b40      	ldr	r3, [pc, #256]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c8:	f043 0301 	orr.w	r3, r3, #1
 80049cc:	6313      	str	r3, [r2, #48]	; 0x30
 80049ce:	4b3e      	ldr	r3, [pc, #248]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	60bb      	str	r3, [r7, #8]
 80049d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	607b      	str	r3, [r7, #4]
 80049de:	4a3a      	ldr	r2, [pc, #232]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049e0:	4b39      	ldr	r3, [pc, #228]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e4:	f043 0302 	orr.w	r3, r3, #2
 80049e8:	6313      	str	r3, [r2, #48]	; 0x30
 80049ea:	4b37      	ldr	r3, [pc, #220]	; (8004ac8 <MX_GPIO_Init+0x158>)
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	f003 0302 	and.w	r3, r3, #2
 80049f2:	607b      	str	r3, [r7, #4]
 80049f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 80049f6:	2200      	movs	r2, #0
 80049f8:	2160      	movs	r1, #96	; 0x60
 80049fa:	4834      	ldr	r0, [pc, #208]	; (8004acc <MX_GPIO_Init+0x15c>)
 80049fc:	f7fc f8bc 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8004a00:	2200      	movs	r2, #0
 8004a02:	2120      	movs	r1, #32
 8004a04:	4832      	ldr	r0, [pc, #200]	; (8004ad0 <MX_GPIO_Init+0x160>)
 8004a06:	f7fc f8b7 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004a0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004a10:	4b30      	ldr	r3, [pc, #192]	; (8004ad4 <MX_GPIO_Init+0x164>)
 8004a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a14:	2300      	movs	r3, #0
 8004a16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	482e      	ldr	r0, [pc, #184]	; (8004ad8 <MX_GPIO_Init+0x168>)
 8004a20:	f7fb ff18 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004a24:	2302      	movs	r3, #2
 8004a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a28:	4b2c      	ldr	r3, [pc, #176]	; (8004adc <MX_GPIO_Init+0x16c>)
 8004a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a30:	f107 0314 	add.w	r3, r7, #20
 8004a34:	4619      	mov	r1, r3
 8004a36:	4828      	ldr	r0, [pc, #160]	; (8004ad8 <MX_GPIO_Init+0x168>)
 8004a38:	f7fb ff0c 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_10;
 8004a3c:	f44f 638c 	mov.w	r3, #1120	; 0x460
 8004a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a42:	2301      	movs	r3, #1
 8004a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a46:	2301      	movs	r3, #1
 8004a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a4e:	f107 0314 	add.w	r3, r7, #20
 8004a52:	4619      	mov	r1, r3
 8004a54:	481d      	ldr	r0, [pc, #116]	; (8004acc <MX_GPIO_Init+0x15c>)
 8004a56:	f7fb fefd 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004a5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a60:	4b1e      	ldr	r3, [pc, #120]	; (8004adc <MX_GPIO_Init+0x16c>)
 8004a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a64:	2301      	movs	r3, #1
 8004a66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a68:	f107 0314 	add.w	r3, r7, #20
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	4817      	ldr	r0, [pc, #92]	; (8004acc <MX_GPIO_Init+0x15c>)
 8004a70:	f7fb fef0 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004a74:	2320      	movs	r3, #32
 8004a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a80:	2300      	movs	r3, #0
 8004a82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a84:	f107 0314 	add.w	r3, r7, #20
 8004a88:	4619      	mov	r1, r3
 8004a8a:	4811      	ldr	r0, [pc, #68]	; (8004ad0 <MX_GPIO_Init+0x160>)
 8004a8c:	f7fb fee2 	bl	8000854 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004a90:	2200      	movs	r2, #0
 8004a92:	2100      	movs	r1, #0
 8004a94:	2007      	movs	r0, #7
 8004a96:	f7fb fea6 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004a9a:	2007      	movs	r0, #7
 8004a9c:	f7fb febf 	bl	800081e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	2017      	movs	r0, #23
 8004aa6:	f7fb fe9e 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004aaa:	2017      	movs	r0, #23
 8004aac:	f7fb feb7 	bl	800081e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	2100      	movs	r1, #0
 8004ab4:	2028      	movs	r0, #40	; 0x28
 8004ab6:	f7fb fe96 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004aba:	2028      	movs	r0, #40	; 0x28
 8004abc:	f7fb feaf 	bl	800081e <HAL_NVIC_EnableIRQ>

}
 8004ac0:	bf00      	nop
 8004ac2:	3728      	adds	r7, #40	; 0x28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	40023800 	.word	0x40023800
 8004acc:	40020000 	.word	0x40020000
 8004ad0:	40020400 	.word	0x40020400
 8004ad4:	10210000 	.word	0x10210000
 8004ad8:	40020800 	.word	0x40020800
 8004adc:	10110000 	.word	0x10110000

08004ae0 <set_FL>:

/* USER CODE BEGIN 4 */


void set_FL(int brightness)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
	MX_TIM2_Init(brightness);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7ff fd75 	bl	80045d8 <MX_TIM2_Init>
}
 8004aee:	bf00      	nop
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004af6:	b480      	push	{r7}
 8004af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004afa:	bf00      	nop
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	607b      	str	r3, [r7, #4]
 8004b0e:	4a10      	ldr	r2, [pc, #64]	; (8004b50 <HAL_MspInit+0x4c>)
 8004b10:	4b0f      	ldr	r3, [pc, #60]	; (8004b50 <HAL_MspInit+0x4c>)
 8004b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b18:	6453      	str	r3, [r2, #68]	; 0x44
 8004b1a:	4b0d      	ldr	r3, [pc, #52]	; (8004b50 <HAL_MspInit+0x4c>)
 8004b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b22:	607b      	str	r3, [r7, #4]
 8004b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	603b      	str	r3, [r7, #0]
 8004b2a:	4a09      	ldr	r2, [pc, #36]	; (8004b50 <HAL_MspInit+0x4c>)
 8004b2c:	4b08      	ldr	r3, [pc, #32]	; (8004b50 <HAL_MspInit+0x4c>)
 8004b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b34:	6413      	str	r3, [r2, #64]	; 0x40
 8004b36:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <HAL_MspInit+0x4c>)
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3e:	603b      	str	r3, [r7, #0]
 8004b40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004b42:	2007      	movs	r0, #7
 8004b44:	f7fb fe44 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b48:	bf00      	nop
 8004b4a:	3708      	adds	r7, #8
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40023800 	.word	0x40023800

08004b54 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08a      	sub	sp, #40	; 0x28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b5c:	f107 0314 	add.w	r3, r7, #20
 8004b60:	2200      	movs	r2, #0
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	605a      	str	r2, [r3, #4]
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	60da      	str	r2, [r3, #12]
 8004b6a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a19      	ldr	r2, [pc, #100]	; (8004bd8 <HAL_I2C_MspInit+0x84>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d12c      	bne.n	8004bd0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b76:	2300      	movs	r3, #0
 8004b78:	613b      	str	r3, [r7, #16]
 8004b7a:	4a18      	ldr	r2, [pc, #96]	; (8004bdc <HAL_I2C_MspInit+0x88>)
 8004b7c:	4b17      	ldr	r3, [pc, #92]	; (8004bdc <HAL_I2C_MspInit+0x88>)
 8004b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b80:	f043 0302 	orr.w	r3, r3, #2
 8004b84:	6313      	str	r3, [r2, #48]	; 0x30
 8004b86:	4b15      	ldr	r3, [pc, #84]	; (8004bdc <HAL_I2C_MspInit+0x88>)
 8004b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	613b      	str	r3, [r7, #16]
 8004b90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004b92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b98:	2312      	movs	r3, #18
 8004b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ba4:	2304      	movs	r3, #4
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ba8:	f107 0314 	add.w	r3, r7, #20
 8004bac:	4619      	mov	r1, r3
 8004bae:	480c      	ldr	r0, [pc, #48]	; (8004be0 <HAL_I2C_MspInit+0x8c>)
 8004bb0:	f7fb fe50 	bl	8000854 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	4a08      	ldr	r2, [pc, #32]	; (8004bdc <HAL_I2C_MspInit+0x88>)
 8004bba:	4b08      	ldr	r3, [pc, #32]	; (8004bdc <HAL_I2C_MspInit+0x88>)
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004bc2:	6413      	str	r3, [r2, #64]	; 0x40
 8004bc4:	4b05      	ldr	r3, [pc, #20]	; (8004bdc <HAL_I2C_MspInit+0x88>)
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004bd0:	bf00      	nop
 8004bd2:	3728      	adds	r7, #40	; 0x28
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40005400 	.word	0x40005400
 8004bdc:	40023800 	.word	0x40023800
 8004be0:	40020400 	.word	0x40020400

08004be4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]

  if(hrtc->Instance==RTC)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a08      	ldr	r2, [pc, #32]	; (8004c14 <HAL_RTC_MspInit+0x30>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d10a      	bne.n	8004c0c <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004bf6:	4b08      	ldr	r3, [pc, #32]	; (8004c18 <HAL_RTC_MspInit+0x34>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	2100      	movs	r1, #0
 8004c00:	2029      	movs	r0, #41	; 0x29
 8004c02:	f7fb fdf0 	bl	80007e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004c06:	2029      	movs	r0, #41	; 0x29
 8004c08:	f7fb fe09 	bl	800081e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004c0c:	bf00      	nop
 8004c0e:	3708      	adds	r7, #8
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40002800 	.word	0x40002800
 8004c18:	42470e3c 	.word	0x42470e3c

08004c1c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b087      	sub	sp, #28
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c2c:	d10e      	bne.n	8004c4c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c2e:	2300      	movs	r3, #0
 8004c30:	617b      	str	r3, [r7, #20]
 8004c32:	4a27      	ldr	r2, [pc, #156]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c34:	4b26      	ldr	r3, [pc, #152]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c38:	f043 0301 	orr.w	r3, r3, #1
 8004c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c3e:	4b24      	ldr	r3, [pc, #144]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004c4a:	e03a      	b.n	8004cc2 <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM3)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a20      	ldr	r2, [pc, #128]	; (8004cd4 <HAL_TIM_PWM_MspInit+0xb8>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d10e      	bne.n	8004c74 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c56:	2300      	movs	r3, #0
 8004c58:	613b      	str	r3, [r7, #16]
 8004c5a:	4a1d      	ldr	r2, [pc, #116]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c5c:	4b1c      	ldr	r3, [pc, #112]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c60:	f043 0302 	orr.w	r3, r3, #2
 8004c64:	6413      	str	r3, [r2, #64]	; 0x40
 8004c66:	4b1a      	ldr	r3, [pc, #104]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	613b      	str	r3, [r7, #16]
 8004c70:	693b      	ldr	r3, [r7, #16]
}
 8004c72:	e026      	b.n	8004cc2 <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM4)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a17      	ldr	r2, [pc, #92]	; (8004cd8 <HAL_TIM_PWM_MspInit+0xbc>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d10e      	bne.n	8004c9c <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004c7e:	2300      	movs	r3, #0
 8004c80:	60fb      	str	r3, [r7, #12]
 8004c82:	4a13      	ldr	r2, [pc, #76]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c84:	4b12      	ldr	r3, [pc, #72]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c88:	f043 0304 	orr.w	r3, r3, #4
 8004c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c8e:	4b10      	ldr	r3, [pc, #64]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	f003 0304 	and.w	r3, r3, #4
 8004c96:	60fb      	str	r3, [r7, #12]
 8004c98:	68fb      	ldr	r3, [r7, #12]
}
 8004c9a:	e012      	b.n	8004cc2 <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM8)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a0e      	ldr	r2, [pc, #56]	; (8004cdc <HAL_TIM_PWM_MspInit+0xc0>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d10d      	bne.n	8004cc2 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60bb      	str	r3, [r7, #8]
 8004caa:	4a09      	ldr	r2, [pc, #36]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004cac:	4b08      	ldr	r3, [pc, #32]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb0:	f043 0302 	orr.w	r3, r3, #2
 8004cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8004cb6:	4b06      	ldr	r3, [pc, #24]	; (8004cd0 <HAL_TIM_PWM_MspInit+0xb4>)
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	60bb      	str	r3, [r7, #8]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
}
 8004cc2:	bf00      	nop
 8004cc4:	371c      	adds	r7, #28
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	40000400 	.word	0x40000400
 8004cd8:	40000800 	.word	0x40000800
 8004cdc:	40010400 	.word	0x40010400

08004ce0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b08c      	sub	sp, #48	; 0x30
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce8:	f107 031c 	add.w	r3, r7, #28
 8004cec:	2200      	movs	r2, #0
 8004cee:	601a      	str	r2, [r3, #0]
 8004cf0:	605a      	str	r2, [r3, #4]
 8004cf2:	609a      	str	r2, [r3, #8]
 8004cf4:	60da      	str	r2, [r3, #12]
 8004cf6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d00:	d11f      	bne.n	8004d42 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d02:	2300      	movs	r3, #0
 8004d04:	61bb      	str	r3, [r7, #24]
 8004d06:	4a46      	ldr	r2, [pc, #280]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d08:	4b45      	ldr	r3, [pc, #276]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0c:	f043 0302 	orr.w	r3, r3, #2
 8004d10:	6313      	str	r3, [r2, #48]	; 0x30
 8004d12:	4b43      	ldr	r3, [pc, #268]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	61bb      	str	r3, [r7, #24]
 8004d1c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004d1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d24:	2302      	movs	r3, #2
 8004d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004d30:	2301      	movs	r3, #1
 8004d32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d34:	f107 031c 	add.w	r3, r7, #28
 8004d38:	4619      	mov	r1, r3
 8004d3a:	483a      	ldr	r0, [pc, #232]	; (8004e24 <HAL_TIM_MspPostInit+0x144>)
 8004d3c:	f7fb fd8a 	bl	8000854 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8004d40:	e06a      	b.n	8004e18 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a38      	ldr	r2, [pc, #224]	; (8004e28 <HAL_TIM_MspPostInit+0x148>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d11e      	bne.n	8004d8a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	4a33      	ldr	r2, [pc, #204]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d52:	4b33      	ldr	r3, [pc, #204]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	6313      	str	r3, [r2, #48]	; 0x30
 8004d5c:	4b30      	ldr	r3, [pc, #192]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004d68:	2380      	movs	r3, #128	; 0x80
 8004d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d70:	2300      	movs	r3, #0
 8004d72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d74:	2300      	movs	r3, #0
 8004d76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d78:	2302      	movs	r3, #2
 8004d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d7c:	f107 031c 	add.w	r3, r7, #28
 8004d80:	4619      	mov	r1, r3
 8004d82:	482a      	ldr	r0, [pc, #168]	; (8004e2c <HAL_TIM_MspPostInit+0x14c>)
 8004d84:	f7fb fd66 	bl	8000854 <HAL_GPIO_Init>
}
 8004d88:	e046      	b.n	8004e18 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM4)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a28      	ldr	r2, [pc, #160]	; (8004e30 <HAL_TIM_MspPostInit+0x150>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d11e      	bne.n	8004dd2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d94:	2300      	movs	r3, #0
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	4a21      	ldr	r2, [pc, #132]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d9a:	4b21      	ldr	r3, [pc, #132]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9e:	f043 0302 	orr.w	r3, r3, #2
 8004da2:	6313      	str	r3, [r2, #48]	; 0x30
 8004da4:	4b1e      	ldr	r3, [pc, #120]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	613b      	str	r3, [r7, #16]
 8004dae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004db0:	2340      	movs	r3, #64	; 0x40
 8004db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004db4:	2302      	movs	r3, #2
 8004db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dc4:	f107 031c 	add.w	r3, r7, #28
 8004dc8:	4619      	mov	r1, r3
 8004dca:	4816      	ldr	r0, [pc, #88]	; (8004e24 <HAL_TIM_MspPostInit+0x144>)
 8004dcc:	f7fb fd42 	bl	8000854 <HAL_GPIO_Init>
}
 8004dd0:	e022      	b.n	8004e18 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM8)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a17      	ldr	r2, [pc, #92]	; (8004e34 <HAL_TIM_MspPostInit+0x154>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d11d      	bne.n	8004e18 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ddc:	2300      	movs	r3, #0
 8004dde:	60fb      	str	r3, [r7, #12]
 8004de0:	4a0f      	ldr	r2, [pc, #60]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004de2:	4b0f      	ldr	r3, [pc, #60]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de6:	f043 0304 	orr.w	r3, r3, #4
 8004dea:	6313      	str	r3, [r2, #48]	; 0x30
 8004dec:	4b0c      	ldr	r3, [pc, #48]	; (8004e20 <HAL_TIM_MspPostInit+0x140>)
 8004dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004df8:	2380      	movs	r3, #128	; 0x80
 8004dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e00:	2300      	movs	r3, #0
 8004e02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e04:	2300      	movs	r3, #0
 8004e06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e0c:	f107 031c 	add.w	r3, r7, #28
 8004e10:	4619      	mov	r1, r3
 8004e12:	4809      	ldr	r0, [pc, #36]	; (8004e38 <HAL_TIM_MspPostInit+0x158>)
 8004e14:	f7fb fd1e 	bl	8000854 <HAL_GPIO_Init>
}
 8004e18:	bf00      	nop
 8004e1a:	3730      	adds	r7, #48	; 0x30
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	40023800 	.word	0x40023800
 8004e24:	40020400 	.word	0x40020400
 8004e28:	40000400 	.word	0x40000400
 8004e2c:	40020000 	.word	0x40020000
 8004e30:	40000800 	.word	0x40000800
 8004e34:	40010400 	.word	0x40010400
 8004e38:	40020800 	.word	0x40020800

08004e3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b08a      	sub	sp, #40	; 0x28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e44:	f107 0314 	add.w	r3, r7, #20
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	605a      	str	r2, [r3, #4]
 8004e4e:	609a      	str	r2, [r3, #8]
 8004e50:	60da      	str	r2, [r3, #12]
 8004e52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a19      	ldr	r2, [pc, #100]	; (8004ec0 <HAL_UART_MspInit+0x84>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d12b      	bne.n	8004eb6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e5e:	2300      	movs	r3, #0
 8004e60:	613b      	str	r3, [r7, #16]
 8004e62:	4a18      	ldr	r2, [pc, #96]	; (8004ec4 <HAL_UART_MspInit+0x88>)
 8004e64:	4b17      	ldr	r3, [pc, #92]	; (8004ec4 <HAL_UART_MspInit+0x88>)
 8004e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004e6e:	4b15      	ldr	r3, [pc, #84]	; (8004ec4 <HAL_UART_MspInit+0x88>)
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e76:	613b      	str	r3, [r7, #16]
 8004e78:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60fb      	str	r3, [r7, #12]
 8004e7e:	4a11      	ldr	r2, [pc, #68]	; (8004ec4 <HAL_UART_MspInit+0x88>)
 8004e80:	4b10      	ldr	r3, [pc, #64]	; (8004ec4 <HAL_UART_MspInit+0x88>)
 8004e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e84:	f043 0301 	orr.w	r3, r3, #1
 8004e88:	6313      	str	r3, [r2, #48]	; 0x30
 8004e8a:	4b0e      	ldr	r3, [pc, #56]	; (8004ec4 <HAL_UART_MspInit+0x88>)
 8004e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	60fb      	str	r3, [r7, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004e96:	230c      	movs	r3, #12
 8004e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ea6:	2307      	movs	r3, #7
 8004ea8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eaa:	f107 0314 	add.w	r3, r7, #20
 8004eae:	4619      	mov	r1, r3
 8004eb0:	4805      	ldr	r0, [pc, #20]	; (8004ec8 <HAL_UART_MspInit+0x8c>)
 8004eb2:	f7fb fccf 	bl	8000854 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004eb6:	bf00      	nop
 8004eb8:	3728      	adds	r7, #40	; 0x28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	40004400 	.word	0x40004400
 8004ec4:	40023800 	.word	0x40023800
 8004ec8:	40020000 	.word	0x40020000

08004ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004ed0:	bf00      	nop
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004eda:	b480      	push	{r7}
 8004edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ede:	e7fe      	b.n	8004ede <HardFault_Handler+0x4>

08004ee0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ee4:	e7fe      	b.n	8004ee4 <MemManage_Handler+0x4>

08004ee6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ee6:	b480      	push	{r7}
 8004ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004eea:	e7fe      	b.n	8004eea <BusFault_Handler+0x4>

08004eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ef0:	e7fe      	b.n	8004ef0 <UsageFault_Handler+0x4>

08004ef2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ef6:	bf00      	nop
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f00:	b480      	push	{r7}
 8004f02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f04:	bf00      	nop
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr

08004f0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f0e:	b480      	push	{r7}
 8004f10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f12:	bf00      	nop
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f20:	f7fb fb4a 	bl	80005b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f24:	bf00      	nop
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  // TODO what happens when button is pushed?
  *pflag = 1;
 8004f2c:	4b04      	ldr	r3, [pc, #16]	; (8004f40 <EXTI1_IRQHandler+0x18>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2201      	movs	r2, #1
 8004f32:	601a      	str	r2, [r3, #0]


  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004f34:	2002      	movs	r0, #2
 8004f36:	f7fb fe39 	bl	8000bac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004f3a:	bf00      	nop
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	20000008 	.word	0x20000008

08004f44 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_8)){
 8004f48:	4b0e      	ldr	r3, [pc, #56]	; (8004f84 <EXTI9_5_IRQHandler+0x40>)
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d003      	beq.n	8004f5c <EXTI9_5_IRQHandler+0x18>
	  //TODO what happens when the rotary encoder is turned and pulls potential of this pin to ground?
	  //TODO check for set flag in main (polling) and call menu function if flag is set
	  *pflag = 2;
 8004f54:	4b0c      	ldr	r3, [pc, #48]	; (8004f88 <EXTI9_5_IRQHandler+0x44>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2202      	movs	r2, #2
 8004f5a:	601a      	str	r2, [r3, #0]
  }

  if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_9)){
 8004f5c:	4b09      	ldr	r3, [pc, #36]	; (8004f84 <EXTI9_5_IRQHandler+0x40>)
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <EXTI9_5_IRQHandler+0x2c>
	  //TODO what happens when the rotary encoder is turned and pulls potential of this pin to ground?
	  //TODO check for set flag in main (polling) and call menu function if flag is set
	  *pflag = 3;
 8004f68:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <EXTI9_5_IRQHandler+0x44>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2203      	movs	r2, #3
 8004f6e:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);		// Clear interrupt flag
 8004f70:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004f74:	f7fb fe1a 	bl	8000bac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);		// Clear interrupt flag
 8004f78:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004f7c:	f7fb fe16 	bl	8000bac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004f80:	bf00      	nop
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	40013c00 	.word	0x40013c00
 8004f88:	20000008 	.word	0x20000008

08004f8c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004f90:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004f94:	f7fb fe0a 	bl	8000bac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f98:	bf00      	nop
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004fa0:	4802      	ldr	r0, [pc, #8]	; (8004fac <RTC_Alarm_IRQHandler+0x10>)
 8004fa2:	f7fd fe47 	bl	8002c34 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004fa6:	bf00      	nop
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	20000198 	.word	0x20000198

08004fb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fb4:	4a16      	ldr	r2, [pc, #88]	; (8005010 <SystemInit+0x60>)
 8004fb6:	4b16      	ldr	r3, [pc, #88]	; (8005010 <SystemInit+0x60>)
 8004fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004fc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004fc4:	4a13      	ldr	r2, [pc, #76]	; (8005014 <SystemInit+0x64>)
 8004fc6:	4b13      	ldr	r3, [pc, #76]	; (8005014 <SystemInit+0x64>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f043 0301 	orr.w	r3, r3, #1
 8004fce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004fd0:	4b10      	ldr	r3, [pc, #64]	; (8005014 <SystemInit+0x64>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004fd6:	4a0f      	ldr	r2, [pc, #60]	; (8005014 <SystemInit+0x64>)
 8004fd8:	4b0e      	ldr	r3, [pc, #56]	; (8005014 <SystemInit+0x64>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004fe0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fe4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004fe6:	4b0b      	ldr	r3, [pc, #44]	; (8005014 <SystemInit+0x64>)
 8004fe8:	4a0b      	ldr	r2, [pc, #44]	; (8005018 <SystemInit+0x68>)
 8004fea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004fec:	4a09      	ldr	r2, [pc, #36]	; (8005014 <SystemInit+0x64>)
 8004fee:	4b09      	ldr	r3, [pc, #36]	; (8005014 <SystemInit+0x64>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ff6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004ff8:	4b06      	ldr	r3, [pc, #24]	; (8005014 <SystemInit+0x64>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004ffe:	4b04      	ldr	r3, [pc, #16]	; (8005010 <SystemInit+0x60>)
 8005000:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005004:	609a      	str	r2, [r3, #8]
#endif
}
 8005006:	bf00      	nop
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr
 8005010:	e000ed00 	.word	0xe000ed00
 8005014:	40023800 	.word	0x40023800
 8005018:	24003010 	.word	0x24003010

0800501c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800501c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005054 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005020:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005022:	e003      	b.n	800502c <LoopCopyDataInit>

08005024 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005024:	4b0c      	ldr	r3, [pc, #48]	; (8005058 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005026:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005028:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800502a:	3104      	adds	r1, #4

0800502c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800502c:	480b      	ldr	r0, [pc, #44]	; (800505c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800502e:	4b0c      	ldr	r3, [pc, #48]	; (8005060 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005030:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005032:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005034:	d3f6      	bcc.n	8005024 <CopyDataInit>
  ldr  r2, =_sbss
 8005036:	4a0b      	ldr	r2, [pc, #44]	; (8005064 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005038:	e002      	b.n	8005040 <LoopFillZerobss>

0800503a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800503a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800503c:	f842 3b04 	str.w	r3, [r2], #4

08005040 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005040:	4b09      	ldr	r3, [pc, #36]	; (8005068 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005042:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005044:	d3f9      	bcc.n	800503a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005046:	f7ff ffb3 	bl	8004fb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800504a:	f000 f811 	bl	8005070 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800504e:	f7fe fed5 	bl	8003dfc <main>
  bx  lr    
 8005052:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005054:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005058:	08005124 	.word	0x08005124
  ldr  r0, =_sdata
 800505c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005060:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8005064:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8005068:	2000025c 	.word	0x2000025c

0800506c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800506c:	e7fe      	b.n	800506c <ADC_IRQHandler>
	...

08005070 <__libc_init_array>:
 8005070:	b570      	push	{r4, r5, r6, lr}
 8005072:	4e0d      	ldr	r6, [pc, #52]	; (80050a8 <__libc_init_array+0x38>)
 8005074:	4c0d      	ldr	r4, [pc, #52]	; (80050ac <__libc_init_array+0x3c>)
 8005076:	1ba4      	subs	r4, r4, r6
 8005078:	10a4      	asrs	r4, r4, #2
 800507a:	2500      	movs	r5, #0
 800507c:	42a5      	cmp	r5, r4
 800507e:	d109      	bne.n	8005094 <__libc_init_array+0x24>
 8005080:	4e0b      	ldr	r6, [pc, #44]	; (80050b0 <__libc_init_array+0x40>)
 8005082:	4c0c      	ldr	r4, [pc, #48]	; (80050b4 <__libc_init_array+0x44>)
 8005084:	f000 f820 	bl	80050c8 <_init>
 8005088:	1ba4      	subs	r4, r4, r6
 800508a:	10a4      	asrs	r4, r4, #2
 800508c:	2500      	movs	r5, #0
 800508e:	42a5      	cmp	r5, r4
 8005090:	d105      	bne.n	800509e <__libc_init_array+0x2e>
 8005092:	bd70      	pop	{r4, r5, r6, pc}
 8005094:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005098:	4798      	blx	r3
 800509a:	3501      	adds	r5, #1
 800509c:	e7ee      	b.n	800507c <__libc_init_array+0xc>
 800509e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80050a2:	4798      	blx	r3
 80050a4:	3501      	adds	r5, #1
 80050a6:	e7f2      	b.n	800508e <__libc_init_array+0x1e>
 80050a8:	0800511c 	.word	0x0800511c
 80050ac:	0800511c 	.word	0x0800511c
 80050b0:	0800511c 	.word	0x0800511c
 80050b4:	08005120 	.word	0x08005120

080050b8 <memset>:
 80050b8:	4402      	add	r2, r0
 80050ba:	4603      	mov	r3, r0
 80050bc:	4293      	cmp	r3, r2
 80050be:	d100      	bne.n	80050c2 <memset+0xa>
 80050c0:	4770      	bx	lr
 80050c2:	f803 1b01 	strb.w	r1, [r3], #1
 80050c6:	e7f9      	b.n	80050bc <memset+0x4>

080050c8 <_init>:
 80050c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ca:	bf00      	nop
 80050cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ce:	bc08      	pop	{r3}
 80050d0:	469e      	mov	lr, r3
 80050d2:	4770      	bx	lr

080050d4 <_fini>:
 80050d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050d6:	bf00      	nop
 80050d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050da:	bc08      	pop	{r3}
 80050dc:	469e      	mov	lr, r3
 80050de:	4770      	bx	lr
