# Projects
These are my academic projects
This is a Serial adder (adds 2 64 bit signed values and generates signed 64 bit sum and carry)
Only one 32bit signed adder is used to acheive this.
Synthesis using Cadence Genus and DC is done generated gate level netlist.
