Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[30] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.04    1.84 v _15027_/ZN (OAI211_X1)
   0.05    1.89 v _15028_/ZN (AND3_X1)
   0.06    1.95 v _15084_/ZN (OR2_X1)
   0.06    2.01 v _15394_/Z (XOR2_X1)
   0.07    2.08 ^ _15721_/ZN (AOI221_X1)
   0.04    2.12 ^ _15722_/ZN (OR2_X1)
   0.02    2.14 v _15724_/ZN (OAI21_X1)
   0.08    2.22 v _15725_/Z (MUX2_X1)
   0.00    2.22 v instr_addr_o[30] (out)
           2.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.22   data arrival time
---------------------------------------------------------
           0.58   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[31] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.04    1.84 v _15027_/ZN (OAI211_X1)
   0.05    1.89 v _15028_/ZN (AND3_X1)
   0.09    1.98 ^ _15029_/ZN (OAI33_X1)
   0.06    2.03 ^ _15083_/ZN (XNOR2_X1)
   0.03    2.07 ^ _15399_/Z (BUF_X4)
   0.02    2.09 v _15730_/ZN (OAI211_X1)
   0.04    2.13 v _15731_/ZN (AND2_X1)
   0.05    2.18 ^ _15732_/ZN (AOI21_X1)
   0.04    2.22 v _15733_/ZN (OAI21_X1)
   0.00    2.22 v instr_addr_o[31] (out)
           2.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.22   data arrival time
---------------------------------------------------------
           0.58   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[29] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.04    1.84 v _15027_/ZN (OAI211_X1)
   0.05    1.89 v _15028_/ZN (AND3_X1)
   0.06    1.95 ^ _15088_/ZN (NOR2_X1)
   0.02    1.97 v _15089_/ZN (INV_X1)
   0.04    2.01 ^ _15713_/ZN (OAI211_X1)
   0.02    2.03 v _15714_/ZN (NAND2_X1)
   0.03    2.06 ^ _15716_/ZN (OAI21_X1)
   0.07    2.13 ^ _15717_/Z (MUX2_X1)
   0.00    2.13 ^ instr_addr_o[29] (out)
           2.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.13   data arrival time
---------------------------------------------------------
           0.67   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[31] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.04    1.84 v _15027_/ZN (OAI211_X1)
   0.05    1.89 v _15028_/ZN (AND3_X1)
   0.09    1.98 ^ _15029_/ZN (OAI33_X1)
   0.03    2.01 v _15083_/ZN (XNOR2_X1)
   0.04    2.04 v _15399_/Z (BUF_X4)
   0.08    2.12 ^ _15400_/ZN (AOI21_X1)
   0.00    2.12 ^ data_addr_o[31] (out)
           2.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.12   data arrival time
---------------------------------------------------------
           0.68   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[28] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.03    1.83 v _15090_/ZN (OAI21_X1)
   0.09    1.92 ^ _15092_/ZN (XNOR2_X1)
   0.04    1.95 v _15706_/ZN (AOI221_X1)
   0.04    2.00 ^ _15707_/ZN (NOR2_X1)
   0.02    2.02 v _15708_/ZN (AOI21_X1)
   0.08    2.10 ^ _15709_/ZN (OAI21_X1)
   0.00    2.10 ^ instr_addr_o[28] (out)
           2.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.10   data arrival time
---------------------------------------------------------
           0.70   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[30] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.04    1.84 v _15027_/ZN (OAI211_X1)
   0.05    1.89 v _15028_/ZN (AND3_X1)
   0.06    1.95 v _15084_/ZN (OR2_X1)
   0.06    2.01 v _15394_/Z (XOR2_X1)
   0.08    2.09 v _15395_/Z (MUX2_X1)
   0.00    2.09 v data_addr_o[30] (out)
           2.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.09   data arrival time
---------------------------------------------------------
           0.71   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[27] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.07    1.87 ^ _15093_/ZN (XNOR2_X1)
   0.03    1.90 v _15696_/ZN (OAI211_X1)
   0.03    1.93 ^ _15697_/ZN (NAND2_X1)
   0.03    1.95 v _15699_/ZN (OAI21_X1)
   0.08    2.03 v _15700_/Z (MUX2_X1)
   0.00    2.03 v instr_addr_o[27] (out)
           2.03   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.03   data arrival time
---------------------------------------------------------
           0.77   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[29] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.04    1.84 v _15027_/ZN (OAI211_X1)
   0.05    1.89 v _15028_/ZN (AND3_X1)
   0.06    1.95 ^ _15088_/ZN (NOR2_X1)
   0.07    2.02 ^ _15391_/Z (MUX2_X1)
   0.00    2.02 ^ data_addr_o[29] (out)
           2.02   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -2.02   data arrival time
---------------------------------------------------------
           0.78   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[28] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.03    1.83 v _15090_/ZN (OAI21_X1)
   0.09    1.92 ^ _15092_/ZN (XNOR2_X1)
   0.07    1.99 ^ _15387_/Z (MUX2_X1)
   0.00    1.99 ^ data_addr_o[28] (out)
           1.99   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.99   data arrival time
---------------------------------------------------------
           0.81   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[27] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.11    1.80 ^ _15026_/ZN (OAI33_X1)
   0.07    1.87 ^ _15093_/ZN (XNOR2_X1)
   0.02    1.89 v _15094_/ZN (INV_X1)
   0.02    1.91 ^ _15381_/ZN (NAND2_X1)
   0.04    1.94 v _15385_/ZN (OAI21_X1)
   0.00    1.94 v data_addr_o[27] (out)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.94   data arrival time
---------------------------------------------------------
           0.86   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[26] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.03    1.72 ^ _15095_/ZN (NOR2_X1)
   0.05    1.77 ^ _15097_/ZN (XNOR2_X1)
   0.02    1.79 v _15686_/ZN (INV_X1)
   0.04    1.83 ^ _15687_/ZN (OAI211_X1)
   0.02    1.85 v _15688_/ZN (NAND2_X1)
   0.03    1.88 ^ _15690_/ZN (OAI21_X1)
   0.07    1.94 ^ _15691_/Z (MUX2_X1)
   0.00    1.94 ^ instr_addr_o[26] (out)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.94   data arrival time
---------------------------------------------------------
           0.86   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[24] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.67 ^ _15101_/ZN (NOR2_X1)
   0.07    1.73 ^ _15102_/ZN (XNOR2_X1)
   0.03    1.77 v _15668_/ZN (AOI221_X1)
   0.06    1.83 v _15669_/ZN (OR2_X1)
   0.03    1.85 ^ _15671_/ZN (OAI21_X1)
   0.07    1.92 ^ _15672_/Z (MUX2_X1)
   0.00    1.92 ^ instr_addr_o[24] (out)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.92   data arrival time
---------------------------------------------------------
           0.88   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[25] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.04    1.71 ^ _15098_/ZN (AND3_X1)
   0.04    1.75 ^ _15099_/ZN (OR2_X1)
   0.03    1.77 v _15678_/ZN (OAI211_X1)
   0.02    1.80 ^ _15679_/ZN (NAND2_X1)
   0.03    1.83 v _15681_/ZN (OAI21_X1)
   0.08    1.91 v _15682_/Z (MUX2_X1)
   0.00    1.91 v instr_addr_o[25] (out)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.91   data arrival time
---------------------------------------------------------
           0.89   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[23] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.08    1.71 ^ _15104_/ZN (NOR2_X1)
   0.02    1.73 v _15660_/ZN (AOI21_X1)
   0.06    1.78 v _15661_/ZN (OR2_X1)
   0.03    1.81 ^ _15663_/ZN (OAI21_X1)
   0.07    1.88 ^ _15664_/Z (MUX2_X1)
   0.00    1.88 ^ instr_addr_o[23] (out)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.88   data arrival time
---------------------------------------------------------
           0.92   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[26] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.03    1.72 ^ _15095_/ZN (NOR2_X1)
   0.05    1.77 ^ _15097_/ZN (XNOR2_X1)
   0.07    1.84 ^ _15380_/Z (MUX2_X1)
   0.00    1.84 ^ data_addr_o[26] (out)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.84   data arrival time
---------------------------------------------------------
           0.96   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[25] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.66 ^ _15024_/ZN (OAI21_X2)
   0.02    1.69 v _15025_/ZN (AOI21_X1)
   0.06    1.74 v _15099_/ZN (OR2_X1)
   0.08    1.83 ^ _15378_/ZN (AOI21_X1)
   0.00    1.83 ^ data_addr_o[25] (out)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.83   data arrival time
---------------------------------------------------------
           0.97   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[22] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.03    1.57 v _15105_/ZN (OAI21_X1)
   0.08    1.65 ^ _15107_/ZN (XNOR2_X1)
   0.03    1.69 v _15649_/ZN (OAI211_X1)
   0.03    1.71 ^ _15650_/ZN (NAND2_X1)
   0.02    1.74 v _15652_/ZN (OAI21_X1)
   0.08    1.82 v _15653_/Z (MUX2_X1)
   0.00    1.82 v instr_addr_o[22] (out)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.82   data arrival time
---------------------------------------------------------
           0.98   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[24] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.03    1.67 ^ _15101_/ZN (NOR2_X1)
   0.07    1.73 ^ _15102_/ZN (XNOR2_X1)
   0.07    1.81 ^ _15373_/Z (MUX2_X1)
   0.00    1.81 ^ data_addr_o[24] (out)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.81   data arrival time
---------------------------------------------------------
           0.99   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[21] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.10    1.64 ^ _15109_/Z (XOR2_X1)
   0.02    1.66 v _15641_/ZN (AOI21_X1)
   0.04    1.70 ^ _15642_/ZN (NOR2_X1)
   0.02    1.72 v _15643_/ZN (AOI21_X1)
   0.08    1.80 ^ _15644_/ZN (OAI21_X1)
   0.00    1.80 ^ instr_addr_o[21] (out)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.80   data arrival time
---------------------------------------------------------
           1.00   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[23] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.04    1.58 v _15022_/ZN (OAI211_X1)
   0.05    1.63 v _15023_/ZN (AND3_X1)
   0.08    1.71 ^ _15104_/ZN (NOR2_X1)
   0.02    1.73 v _15366_/ZN (NAND2_X1)
   0.05    1.77 ^ _15371_/ZN (OAI21_X1)
   0.00    1.77 ^ data_addr_o[23] (out)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.77   data arrival time
---------------------------------------------------------
           1.03   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[20] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.13    0.50 ^ _12586_/ZN (NOR4_X2)
   0.05    0.55 ^ _12587_/ZN (AND2_X2)
   0.04    0.59 ^ _12588_/Z (BUF_X2)
   0.02    0.60 v _12940_/ZN (AOI22_X1)
   0.04    0.64 v _12941_/ZN (AND3_X1)
   0.04    0.69 ^ _12964_/ZN (NAND3_X1)
   0.06    0.74 ^ _12965_/Z (MUX2_X1)
   0.01    0.75 v _14928_/ZN (NOR2_X1)
   0.08    0.83 ^ _14932_/ZN (AOI211_X1)
   0.05    0.88 v _14998_/ZN (XNOR2_X1)
   0.04    0.92 ^ _14999_/ZN (OAI21_X4)
   0.02    0.94 v _15000_/ZN (AOI21_X4)
   0.04    0.97 ^ _15002_/ZN (OAI21_X2)
   0.02    0.99 v _15003_/ZN (AOI21_X2)
   0.05    1.04 ^ _15004_/ZN (OAI21_X2)
   0.02    1.06 v _15006_/ZN (AOI21_X4)
   0.03    1.09 ^ _15008_/ZN (OAI21_X4)
   0.02    1.11 v _15009_/ZN (AOI21_X2)
   0.04    1.15 ^ _15010_/ZN (OAI21_X2)
   0.02    1.17 v _15011_/ZN (AOI21_X2)
   0.04    1.21 ^ _15012_/ZN (OAI21_X2)
   0.02    1.23 v _15013_/ZN (AOI211_X2)
   0.07    1.31 ^ _15014_/ZN (NOR3_X1)
   0.02    1.32 v _15017_/ZN (OAI21_X2)
   0.05    1.38 ^ _15018_/ZN (AOI21_X1)
   0.02    1.40 v _15019_/ZN (OAI21_X2)
   0.05    1.45 ^ _15020_/ZN (AOI21_X1)
   0.01    1.46 v _15110_/ZN (NOR2_X1)
   0.06    1.52 v _15113_/ZN (XNOR2_X1)
   0.07    1.59 ^ _15630_/ZN (AOI221_X1)
   0.04    1.62 ^ _15631_/ZN (OR2_X1)
   0.03    1.65 v _15633_/ZN (OAI21_X1)
   0.08    1.73 v _15634_/Z (MUX2_X1)
   0.00    1.73 v instr_addr_o[20] (out)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.73   data arrival time
---------------------------------------------------------
           1.07   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[21] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.10    1.64 ^ _15109_/Z (XOR2_X1)
   0.07    1.72 ^ _15361_/Z (MUX2_X1)
   0.00    1.72 ^ data_addr_o[21] (out)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.72   data arrival time
---------------------------------------------------------
           1.08   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[22] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.03    1.40 ^ _15019_/ZN (OAI21_X2)
   0.02    1.43 v _15020_/ZN (AOI21_X1)
   0.11    1.54 ^ _15021_/ZN (OAI33_X1)
   0.03    1.57 v _15105_/ZN (OAI21_X1)
   0.06    1.63 v _15107_/ZN (XNOR2_X1)
   0.08    1.71 ^ _15365_/ZN (AOI21_X1)
   0.00    1.71 ^ data_addr_o[22] (out)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.71   data arrival time
---------------------------------------------------------
           1.09   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[19] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.13    0.50 ^ _12586_/ZN (NOR4_X2)
   0.05    0.55 ^ _12587_/ZN (AND2_X2)
   0.04    0.59 ^ _12588_/Z (BUF_X2)
   0.02    0.60 v _12940_/ZN (AOI22_X1)
   0.04    0.64 v _12941_/ZN (AND3_X1)
   0.04    0.69 ^ _12964_/ZN (NAND3_X1)
   0.06    0.74 ^ _12965_/Z (MUX2_X1)
   0.01    0.75 v _14928_/ZN (NOR2_X1)
   0.08    0.83 ^ _14932_/ZN (AOI211_X1)
   0.05    0.88 v _14998_/ZN (XNOR2_X1)
   0.04    0.92 ^ _14999_/ZN (OAI21_X4)
   0.02    0.94 v _15000_/ZN (AOI21_X4)
   0.04    0.97 ^ _15002_/ZN (OAI21_X2)
   0.02    0.99 v _15003_/ZN (AOI21_X2)
   0.05    1.04 ^ _15004_/ZN (OAI21_X2)
   0.02    1.06 v _15006_/ZN (AOI21_X4)
   0.03    1.09 ^ _15008_/ZN (OAI21_X4)
   0.02    1.11 v _15009_/ZN (AOI21_X2)
   0.04    1.15 ^ _15010_/ZN (OAI21_X2)
   0.02    1.17 v _15011_/ZN (AOI21_X2)
   0.04    1.21 ^ _15012_/ZN (OAI21_X2)
   0.02    1.23 v _15013_/ZN (AOI211_X2)
   0.07    1.31 ^ _15014_/ZN (NOR3_X1)
   0.02    1.32 v _15017_/ZN (OAI21_X2)
   0.05    1.38 ^ _15018_/ZN (AOI21_X1)
   0.02    1.40 v _15019_/ZN (OAI21_X2)
   0.05    1.45 ^ _15020_/ZN (AOI21_X1)
   0.05    1.50 ^ _15115_/ZN (OR2_X1)
   0.03    1.53 v _15621_/ZN (OAI211_X1)
   0.02    1.55 ^ _15622_/ZN (NAND2_X1)
   0.03    1.58 v _15624_/ZN (OAI21_X1)
   0.08    1.66 v _15625_/Z (MUX2_X1)
   0.00    1.66 v instr_addr_o[19] (out)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.66   data arrival time
---------------------------------------------------------
           1.14   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[18] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.13    0.50 ^ _12586_/ZN (NOR4_X2)
   0.05    0.55 ^ _12587_/ZN (AND2_X2)
   0.04    0.59 ^ _12588_/Z (BUF_X2)
   0.02    0.60 v _12940_/ZN (AOI22_X1)
   0.04    0.64 v _12941_/ZN (AND3_X1)
   0.04    0.69 ^ _12964_/ZN (NAND3_X1)
   0.06    0.74 ^ _12965_/Z (MUX2_X1)
   0.01    0.75 v _14928_/ZN (NOR2_X1)
   0.08    0.83 ^ _14932_/ZN (AOI211_X1)
   0.05    0.88 v _14998_/ZN (XNOR2_X1)
   0.04    0.92 ^ _14999_/ZN (OAI21_X4)
   0.02    0.94 v _15000_/ZN (AOI21_X4)
   0.04    0.97 ^ _15002_/ZN (OAI21_X2)
   0.02    0.99 v _15003_/ZN (AOI21_X2)
   0.05    1.04 ^ _15004_/ZN (OAI21_X2)
   0.02    1.06 v _15006_/ZN (AOI21_X4)
   0.03    1.09 ^ _15008_/ZN (OAI21_X4)
   0.02    1.11 v _15009_/ZN (AOI21_X2)
   0.04    1.15 ^ _15010_/ZN (OAI21_X2)
   0.02    1.17 v _15011_/ZN (AOI21_X2)
   0.04    1.21 ^ _15012_/ZN (OAI21_X2)
   0.02    1.23 v _15013_/ZN (AOI211_X2)
   0.07    1.31 ^ _15014_/ZN (NOR3_X1)
   0.02    1.32 v _15017_/ZN (OAI21_X2)
   0.05    1.38 ^ _15018_/ZN (AOI21_X1)
   0.02    1.39 v _15116_/ZN (NOR2_X1)
   0.09    1.48 ^ _15117_/ZN (XNOR2_X1)
   0.03    1.51 v _15614_/ZN (OAI211_X1)
   0.04    1.55 v _15615_/ZN (AND2_X1)
   0.05    1.61 ^ _15616_/ZN (AOI21_X1)
   0.04    1.65 v _15617_/ZN (OAI21_X1)
   0.00    1.65 v instr_addr_o[18] (out)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.65   data arrival time
---------------------------------------------------------
           1.15   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[20] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.13    0.50 ^ _12586_/ZN (NOR4_X2)
   0.05    0.55 ^ _12587_/ZN (AND2_X2)
   0.04    0.59 ^ _12588_/Z (BUF_X2)
   0.02    0.60 v _12940_/ZN (AOI22_X1)
   0.04    0.64 v _12941_/ZN (AND3_X1)
   0.04    0.69 ^ _12964_/ZN (NAND3_X1)
   0.06    0.74 ^ _12965_/Z (MUX2_X1)
   0.01    0.75 v _14928_/ZN (NOR2_X1)
   0.08    0.83 ^ _14932_/ZN (AOI211_X1)
   0.05    0.88 v _14998_/ZN (XNOR2_X1)
   0.04    0.92 ^ _14999_/ZN (OAI21_X4)
   0.02    0.94 v _15000_/ZN (AOI21_X4)
   0.04    0.97 ^ _15002_/ZN (OAI21_X2)
   0.02    0.99 v _15003_/ZN (AOI21_X2)
   0.05    1.04 ^ _15004_/ZN (OAI21_X2)
   0.02    1.06 v _15006_/ZN (AOI21_X4)
   0.03    1.09 ^ _15008_/ZN (OAI21_X4)
   0.02    1.11 v _15009_/ZN (AOI21_X2)
   0.04    1.15 ^ _15010_/ZN (OAI21_X2)
   0.02    1.17 v _15011_/ZN (AOI21_X2)
   0.04    1.21 ^ _15012_/ZN (OAI21_X2)
   0.02    1.23 v _15013_/ZN (AOI211_X2)
   0.07    1.31 ^ _15014_/ZN (NOR3_X1)
   0.02    1.32 v _15017_/ZN (OAI21_X2)
   0.05    1.38 ^ _15018_/ZN (AOI21_X1)
   0.02    1.40 v _15019_/ZN (OAI21_X2)
   0.05    1.45 ^ _15020_/ZN (AOI21_X1)
   0.01    1.46 v _15110_/ZN (NOR2_X1)
   0.08    1.54 ^ _15113_/ZN (XNOR2_X1)
   0.07    1.61 ^ _15358_/Z (MUX2_X1)
   0.00    1.61 ^ data_addr_o[20] (out)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.61   data arrival time
---------------------------------------------------------
           1.19   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[17] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.04    1.39 ^ _15118_/ZN (AND3_X1)
   0.05    1.44 ^ _15119_/ZN (OR2_X1)
   0.03    1.47 v _15605_/ZN (OAI211_X1)
   0.02    1.49 ^ _15606_/ZN (NAND2_X1)
   0.03    1.52 v _15608_/ZN (OAI21_X1)
   0.08    1.60 v _15609_/Z (MUX2_X1)
   0.00    1.60 v instr_addr_o[17] (out)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.60   data arrival time
---------------------------------------------------------
           1.20   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[16] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15120_/ZN (NOR2_X1)
   0.06    1.41 ^ _15121_/ZN (XNOR2_X1)
   0.03    1.44 v _15595_/ZN (OAI211_X1)
   0.04    1.48 v _15596_/ZN (AND2_X1)
   0.06    1.54 ^ _15597_/ZN (AOI21_X1)
   0.05    1.59 v _15598_/ZN (OAI21_X1)
   0.00    1.59 v instr_addr_o[16] (out)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.59   data arrival time
---------------------------------------------------------
           1.21   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[15] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.31 v _15123_/ZN (NOR2_X1)
   0.08    1.40 ^ _15124_/ZN (XNOR2_X1)
   0.03    1.43 v _15585_/ZN (AOI221_X1)
   0.06    1.49 v _15586_/ZN (OR2_X1)
   0.03    1.52 ^ _15588_/ZN (OAI21_X1)
   0.07    1.59 ^ _15589_/Z (MUX2_X1)
   0.00    1.59 ^ instr_addr_o[15] (out)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.59   data arrival time
---------------------------------------------------------
           1.21   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[19] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.13    0.50 ^ _12586_/ZN (NOR4_X2)
   0.05    0.55 ^ _12587_/ZN (AND2_X2)
   0.04    0.59 ^ _12588_/Z (BUF_X2)
   0.02    0.60 v _12940_/ZN (AOI22_X1)
   0.04    0.64 v _12941_/ZN (AND3_X1)
   0.04    0.69 ^ _12964_/ZN (NAND3_X1)
   0.06    0.74 ^ _12965_/Z (MUX2_X1)
   0.01    0.75 v _14928_/ZN (NOR2_X1)
   0.08    0.83 ^ _14932_/ZN (AOI211_X1)
   0.05    0.88 v _14998_/ZN (XNOR2_X1)
   0.04    0.92 ^ _14999_/ZN (OAI21_X4)
   0.02    0.94 v _15000_/ZN (AOI21_X4)
   0.04    0.97 ^ _15002_/ZN (OAI21_X2)
   0.02    0.99 v _15003_/ZN (AOI21_X2)
   0.05    1.04 ^ _15004_/ZN (OAI21_X2)
   0.02    1.06 v _15006_/ZN (AOI21_X4)
   0.03    1.09 ^ _15008_/ZN (OAI21_X4)
   0.02    1.11 v _15009_/ZN (AOI21_X2)
   0.04    1.15 ^ _15010_/ZN (OAI21_X2)
   0.02    1.17 v _15011_/ZN (AOI21_X2)
   0.04    1.21 ^ _15012_/ZN (OAI21_X2)
   0.02    1.23 v _15013_/ZN (AOI211_X2)
   0.07    1.31 ^ _15014_/ZN (NOR3_X1)
   0.02    1.32 v _15017_/ZN (OAI21_X2)
   0.05    1.38 ^ _15018_/ZN (AOI21_X1)
   0.02    1.40 v _15019_/ZN (OAI21_X2)
   0.04    1.44 v _15114_/ZN (AND3_X1)
   0.06    1.50 v _15115_/ZN (OR2_X1)
   0.08    1.58 ^ _15354_/ZN (AOI21_X1)
   0.00    1.58 ^ data_addr_o[19] (out)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.58   data arrival time
---------------------------------------------------------
           1.22   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[14] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.02    1.27 ^ _15125_/ZN (NAND2_X1)
   0.02    1.29 v _15126_/ZN (OAI21_X1)
   0.06    1.35 v _15128_/ZN (XNOR2_X1)
   0.08    1.42 ^ _15578_/ZN (AOI221_X1)
   0.02    1.44 v _15579_/ZN (NOR2_X1)
   0.06    1.50 ^ _15580_/ZN (AOI21_X1)
   0.05    1.55 v _15581_/ZN (OAI21_X1)
   0.00    1.55 v instr_addr_o[14] (out)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.55   data arrival time
---------------------------------------------------------
           1.25   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[18] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.13    0.50 ^ _12586_/ZN (NOR4_X2)
   0.05    0.55 ^ _12587_/ZN (AND2_X2)
   0.04    0.59 ^ _12588_/Z (BUF_X2)
   0.02    0.60 v _12940_/ZN (AOI22_X1)
   0.04    0.64 v _12941_/ZN (AND3_X1)
   0.04    0.69 ^ _12964_/ZN (NAND3_X1)
   0.06    0.74 ^ _12965_/Z (MUX2_X1)
   0.01    0.75 v _14928_/ZN (NOR2_X1)
   0.08    0.83 ^ _14932_/ZN (AOI211_X1)
   0.05    0.88 v _14998_/ZN (XNOR2_X1)
   0.04    0.92 ^ _14999_/ZN (OAI21_X4)
   0.02    0.94 v _15000_/ZN (AOI21_X4)
   0.04    0.97 ^ _15002_/ZN (OAI21_X2)
   0.02    0.99 v _15003_/ZN (AOI21_X2)
   0.05    1.04 ^ _15004_/ZN (OAI21_X2)
   0.02    1.06 v _15006_/ZN (AOI21_X4)
   0.03    1.09 ^ _15008_/ZN (OAI21_X4)
   0.02    1.11 v _15009_/ZN (AOI21_X2)
   0.04    1.15 ^ _15010_/ZN (OAI21_X2)
   0.02    1.17 v _15011_/ZN (AOI21_X2)
   0.04    1.21 ^ _15012_/ZN (OAI21_X2)
   0.02    1.23 v _15013_/ZN (AOI211_X2)
   0.07    1.31 ^ _15014_/ZN (NOR3_X1)
   0.02    1.32 v _15017_/ZN (OAI21_X2)
   0.05    1.38 ^ _15018_/ZN (AOI21_X1)
   0.02    1.39 v _15116_/ZN (NOR2_X1)
   0.06    1.46 v _15117_/ZN (XNOR2_X1)
   0.09    1.54 ^ _15351_/ZN (AOI21_X1)
   0.00    1.54 ^ data_addr_o[18] (out)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.54   data arrival time
---------------------------------------------------------
           1.26   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[17] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15017_/ZN (OAI21_X2)
   0.03    1.37 v _15018_/ZN (AOI21_X1)
   0.06    1.44 v _15119_/ZN (OR2_X1)
   0.08    1.52 ^ _15346_/ZN (AOI21_X1)
   0.00    1.52 ^ data_addr_o[17] (out)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.52   data arrival time
---------------------------------------------------------
           1.28   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[13] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.09    1.34 ^ _15129_/ZN (XNOR2_X1)
   0.04    1.37 v _15568_/ZN (OAI211_X1)
   0.03    1.40 ^ _15569_/ZN (NAND2_X1)
   0.03    1.43 v _15571_/ZN (OAI21_X1)
   0.08    1.51 v _15572_/Z (MUX2_X1)
   0.00    1.51 v instr_addr_o[13] (out)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.51   data arrival time
---------------------------------------------------------
           1.29   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[12] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.07    1.29 ^ _15130_/ZN (XNOR2_X1)
   0.04    1.33 v _15561_/ZN (OAI211_X1)
   0.07    1.40 v _15562_/Z (MUX2_X1)
   0.08    1.48 v _15563_/Z (MUX2_X1)
   0.00    1.48 v instr_addr_o[12] (out)
           1.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.48   data arrival time
---------------------------------------------------------
           1.32   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[15] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.31 v _15123_/ZN (NOR2_X1)
   0.08    1.40 ^ _15124_/ZN (XNOR2_X1)
   0.07    1.47 ^ _15337_/Z (MUX2_X1)
   0.00    1.47 ^ data_addr_o[15] (out)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.47   data arrival time
---------------------------------------------------------
           1.33   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[16] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.05    1.30 ^ _15013_/ZN (AOI211_X2)
   0.02    1.32 v _15014_/ZN (NOR3_X1)
   0.03    1.35 ^ _15120_/ZN (NOR2_X1)
   0.03    1.39 v _15121_/ZN (XNOR2_X1)
   0.08    1.47 ^ _15341_/ZN (AOI21_X1)
   0.00    1.47 ^ data_addr_o[16] (out)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.47   data arrival time
---------------------------------------------------------
           1.33   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[10] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.10    1.26 ^ _15134_/Z (XOR2_X1)
   0.04    1.30 v _15540_/ZN (AOI221_X1)
   0.03    1.33 ^ _15541_/ZN (NOR2_X1)
   0.01    1.34 v _15542_/ZN (INV_X1)
   0.03    1.38 ^ _15544_/ZN (OAI21_X1)
   0.07    1.44 ^ _15545_/Z (MUX2_X1)
   0.00    1.44 ^ instr_addr_o[10] (out)
           1.44   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.44   data arrival time
---------------------------------------------------------
           1.36   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[14] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.02    1.27 ^ _15125_/ZN (NAND2_X1)
   0.02    1.29 v _15126_/ZN (OAI21_X1)
   0.08    1.37 ^ _15128_/ZN (XNOR2_X1)
   0.07    1.44 ^ _15334_/Z (MUX2_X1)
   0.00    1.44 ^ data_addr_o[14] (out)
           1.44   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.44   data arrival time
---------------------------------------------------------
           1.36   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[11] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.09    1.27 ^ _15133_/Z (XOR2_X1)
   0.04    1.31 v _15551_/ZN (OAI211_X1)
   0.03    1.34 ^ _15552_/ZN (NAND2_X1)
   0.02    1.36 v _15554_/ZN (OAI21_X1)
   0.08    1.44 v _15555_/Z (MUX2_X1)
   0.00    1.44 v instr_addr_o[11] (out)
           1.44   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.44   data arrival time
---------------------------------------------------------
           1.36   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[13] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.03    1.25 v _15012_/ZN (OAI21_X2)
   0.06    1.31 v _15129_/ZN (XNOR2_X1)
   0.09    1.40 ^ _15330_/ZN (AOI21_X1)
   0.00    1.40 ^ data_addr_o[13] (out)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.40   data arrival time
---------------------------------------------------------
           1.40   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[9] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.08    1.21 ^ _15137_/Z (XOR2_X1)
   0.04    1.24 v _15533_/ZN (OAI211_X1)
   0.07    1.31 v _15534_/Z (MUX2_X1)
   0.08    1.39 v _15535_/Z (MUX2_X1)
   0.00    1.39 v instr_addr_o[9] (out)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.39   data arrival time
---------------------------------------------------------
           1.41   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[12] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.04    1.23 ^ _15011_/ZN (AOI21_X2)
   0.04    1.27 v _15130_/ZN (XNOR2_X1)
   0.09    1.35 ^ _15327_/ZN (AOI21_X1)
   0.00    1.35 ^ data_addr_o[12] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[0] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15770_/ZN (AOI22_X1)
   0.05    1.35 ^ _15772_/ZN (OAI211_X1)
   0.00    1.35 ^ data_wdata_o[0] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[8] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.07    1.17 ^ _15139_/ZN (XNOR2_X1)
   0.03    1.21 v _15526_/ZN (OAI211_X1)
   0.04    1.25 v _15527_/ZN (AND2_X1)
   0.06    1.30 ^ _15528_/ZN (AOI21_X1)
   0.05    1.35 v _15529_/ZN (OAI21_X1)
   0.00    1.35 v instr_addr_o[8] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[4] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15788_/ZN (AOI222_X1)
   0.04    1.35 ^ _15789_/ZN (NAND2_X1)
   0.00    1.35 ^ data_wdata_o[4] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[25] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15846_/ZN (AOI22_X1)
   0.05    1.35 ^ _15847_/ZN (NAND2_X1)
   0.00    1.35 ^ data_wdata_o[25] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[29] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15857_/ZN (AOI22_X1)
   0.05    1.35 ^ _15858_/ZN (NAND2_X1)
   0.00    1.35 ^ data_wdata_o[29] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[10] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.03    1.31 v _15805_/ZN (AOI22_X1)
   0.04    1.35 ^ _15806_/ZN (NAND2_X1)
   0.00    1.35 ^ data_wdata_o[10] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[21] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.03    1.31 v _15837_/ZN (AOI22_X1)
   0.04    1.35 ^ _15838_/ZN (NAND2_X1)
   0.00    1.35 ^ data_wdata_o[21] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[2] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.03    1.31 v _15780_/ZN (AOI22_X1)
   0.04    1.35 ^ _15781_/ZN (NAND2_X1)
   0.00    1.35 ^ data_wdata_o[2] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[9] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.03    1.31 v _15802_/ZN (AOI22_X1)
   0.04    1.35 ^ _15803_/ZN (NAND2_X1)
   0.00    1.35 ^ data_wdata_o[9] (out)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.35   data arrival time
---------------------------------------------------------
           1.45   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[19] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.03    1.31 v _15830_/ZN (AOI22_X1)
   0.04    1.34 ^ _15832_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[19] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[11] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15808_/ZN (AOI22_X1)
   0.04    1.34 ^ _15809_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[11] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[14] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15817_/ZN (AOI22_X1)
   0.04    1.34 ^ _15818_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[14] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[17] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15825_/ZN (AOI22_X1)
   0.04    1.34 ^ _15826_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[17] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[18] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15828_/ZN (AOI22_X1)
   0.04    1.34 ^ _15829_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[18] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[30] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15769_/Z (BUF_X1)
   0.02    1.30 v _15860_/ZN (AOI22_X1)
   0.04    1.34 ^ _15861_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[30] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[1] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15775_/Z (BUF_X1)
   0.02    1.30 v _15776_/ZN (AOI22_X1)
   0.04    1.34 ^ _15777_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[1] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[11] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.02    1.19 v _15010_/ZN (OAI21_X2)
   0.07    1.26 v _15133_/Z (XOR2_X1)
   0.08    1.34 ^ _15322_/ZN (AOI21_X1)
   0.00    1.34 ^ data_addr_o[11] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[13] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15775_/Z (BUF_X1)
   0.02    1.30 v _15813_/ZN (AOI22_X1)
   0.04    1.34 ^ _15815_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[13] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[12] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15775_/Z (BUF_X1)
   0.02    1.30 v _15810_/ZN (AOI22_X1)
   0.04    1.34 ^ _15812_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[12] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[27] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15775_/Z (BUF_X1)
   0.02    1.30 v _15851_/ZN (AOI22_X1)
   0.04    1.34 ^ _15853_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[27] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[3] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15775_/Z (BUF_X1)
   0.02    1.30 v _15782_/ZN (AOI22_X1)
   0.04    1.34 ^ _15785_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[3] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[5] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.07    1.28 ^ _15775_/Z (BUF_X1)
   0.02    1.30 v _15790_/ZN (AOI22_X1)
   0.04    1.34 ^ _15792_/ZN (NAND2_X1)
   0.00    1.34 ^ data_wdata_o[5] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[1] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.02    1.30 v _15751_/ZN (NAND2_X1)
   0.05    1.34 ^ _15753_/ZN (OAI211_X1)
   0.00    1.34 ^ data_be_o[1] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[20] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.02    1.30 v _15834_/ZN (NAND2_X1)
   0.04    1.34 ^ _15835_/ZN (OAI211_X1)
   0.00    1.34 ^ data_wdata_o[20] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[8] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15749_/ZN (NOR2_X1)
   0.07    1.28 ^ _15750_/Z (BUF_X1)
   0.02    1.30 v _15798_/ZN (NAND2_X1)
   0.04    1.34 ^ _15800_/ZN (OAI211_X1)
   0.00    1.34 ^ data_wdata_o[8] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[10] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.04    1.16 ^ _15009_/ZN (AOI21_X2)
   0.10    1.26 ^ _15134_/Z (XOR2_X1)
   0.07    1.34 ^ _15317_/Z (MUX2_X1)
   0.00    1.34 ^ data_addr_o[10] (out)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.34   data arrival time
---------------------------------------------------------
           1.46   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[7] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.08    1.15 ^ _15142_/ZN (XNOR2_X1)
   0.02    1.17 v _15506_/ZN (NAND2_X1)
   0.04    1.20 ^ _15517_/ZN (AOI21_X1)
   0.02    1.23 v _15518_/ZN (AOI21_X1)
   0.09    1.31 ^ _15519_/ZN (OAI21_X1)
   0.00    1.31 ^ instr_addr_o[7] (out)
           1.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.31   data arrival time
---------------------------------------------------------
           1.49   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[15] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.09    1.25 ^ _15819_/ZN (AOI222_X1)
   0.05    1.30 v _15821_/ZN (OAI21_X1)
   0.00    1.30 v data_wdata_o[15] (out)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
           1.50   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[22] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.09    1.25 ^ _15839_/ZN (AOI222_X1)
   0.05    1.30 v _15840_/ZN (OAI21_X1)
   0.00    1.30 v data_wdata_o[22] (out)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
           1.50   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[7] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.09    1.25 ^ _15796_/ZN (AOI222_X1)
   0.05    1.30 v _15797_/ZN (OAI21_X1)
   0.00    1.30 v data_wdata_o[7] (out)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
           1.50   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[16] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.09    1.25 ^ _15822_/ZN (AOI222_X1)
   0.05    1.30 v _15823_/ZN (OAI21_X1)
   0.00    1.30 v data_wdata_o[16] (out)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
           1.50   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[23] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.09    1.25 ^ _15841_/ZN (AOI222_X1)
   0.05    1.30 v _15842_/ZN (OAI21_X1)
   0.00    1.30 v data_wdata_o[23] (out)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
           1.50   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[6] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.09    1.25 ^ _15793_/ZN (AOI222_X1)
   0.05    1.30 v _15795_/ZN (OAI21_X1)
   0.00    1.30 v data_wdata_o[6] (out)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
           1.50   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[28] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.08    1.24 ^ _15854_/ZN (AOI222_X1)
   0.05    1.29 v _15855_/ZN (OAI21_X1)
   0.00    1.29 v data_wdata_o[28] (out)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.29   data arrival time
---------------------------------------------------------
           1.51   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[31] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.05    1.16 v _15787_/Z (BUF_X1)
   0.08    1.24 ^ _15862_/ZN (AOI222_X1)
   0.05    1.29 v _15863_/ZN (OAI21_X1)
   0.00    1.29 v data_wdata_o[31] (out)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.29   data arrival time
---------------------------------------------------------
           1.51   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[6] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.07    1.12 ^ _15157_/ZN (XNOR2_X1)
   0.02    1.14 v _15502_/ZN (OAI21_X1)
   0.07    1.21 v _15503_/Z (MUX2_X1)
   0.08    1.29 v _15504_/Z (MUX2_X1)
   0.00    1.29 v instr_addr_o[6] (out)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.29   data arrival time
---------------------------------------------------------
           1.51   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[24] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.02    1.24 v _15843_/ZN (AOI222_X1)
   0.05    1.28 ^ _15844_/ZN (OAI21_X1)
   0.00    1.28 ^ data_wdata_o[24] (out)
           1.28   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.28   data arrival time
---------------------------------------------------------
           1.52   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[26] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.10    1.21 ^ _15768_/ZN (NOR2_X1)
   0.02    1.24 v _15848_/ZN (AOI222_X1)
   0.05    1.28 ^ _15850_/ZN (OAI21_X1)
   0.00    1.28 ^ data_wdata_o[26] (out)
           1.28   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.28   data arrival time
---------------------------------------------------------
           1.52   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[9] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.02    1.12 v _15008_/ZN (OAI21_X4)
   0.07    1.19 v _15137_/Z (XOR2_X1)
   0.08    1.28 ^ _15315_/ZN (AOI21_X1)
   0.00    1.28 ^ data_addr_o[9] (out)
           1.28   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.28   data arrival time
---------------------------------------------------------
           1.52   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[5] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.09    1.10 ^ _15144_/Z (XOR2_X1)
   0.02    1.12 v _15489_/ZN (NAND2_X1)
   0.04    1.15 ^ _15494_/ZN (AOI21_X1)
   0.02    1.17 v _15495_/ZN (AOI21_X1)
   0.09    1.26 ^ _15496_/ZN (OAI21_X1)
   0.00    1.26 ^ instr_addr_o[5] (out)
           1.26   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.26   data arrival time
---------------------------------------------------------
           1.54   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[3] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.02    1.11 v _15748_/ZN (INV_X1)
   0.04    1.15 ^ _15760_/ZN (NAND2_X1)
   0.03    1.18 v _15762_/ZN (OAI33_X1)
   0.05    1.23 ^ _15763_/ZN (AOI21_X1)
   0.02    1.25 v _15764_/ZN (INV_X1)
   0.00    1.25 v data_be_o[3] (out)
           1.25   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.25   data arrival time
---------------------------------------------------------
           1.55   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[3] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.07    1.03 v _15145_/Z (XOR2_X1)
   0.07    1.10 ^ _15468_/ZN (AOI221_X1)
   0.04    1.14 ^ _15469_/ZN (OR2_X1)
   0.02    1.16 v _15471_/ZN (OAI21_X1)
   0.08    1.24 v _15472_/Z (MUX2_X1)
   0.00    1.24 v instr_addr_o[3] (out)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.24   data arrival time
---------------------------------------------------------
           1.56   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[2] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.03    1.11 v _15757_/ZN (NOR2_X1)
   0.06    1.16 v _15758_/Z (BUF_X1)
   0.02    1.19 ^ _15759_/ZN (NAND2_X1)
   0.05    1.24 v _15761_/ZN (OAI211_X1)
   0.00    1.24 v data_be_o[2] (out)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.24   data arrival time
---------------------------------------------------------
           1.56   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[8] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.03    1.11 ^ _15006_/ZN (AOI21_X4)
   0.04    1.14 v _15139_/ZN (XNOR2_X1)
   0.09    1.23 ^ _15310_/ZN (AOI21_X1)
   0.00    1.23 ^ data_addr_o[8] (out)
           1.23   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.23   data arrival time
---------------------------------------------------------
           1.57   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[0] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.06    0.33 v _12566_/Z (MUX2_X1)
   0.04    0.37 v _12567_/Z (BUF_X2)
   0.22    0.59 ^ _12853_/ZN (NOR4_X1)
   0.03    0.61 v _12987_/ZN (NAND3_X1)
   0.03    0.64 ^ _12988_/ZN (NAND4_X1)
   0.01    0.66 v _13004_/ZN (NOR4_X1)
   0.04    0.70 ^ _13005_/ZN (NAND2_X1)
   0.02    0.72 v _13006_/ZN (NAND2_X1)
   0.04    0.76 ^ _13008_/ZN (OAI21_X2)
   0.07    0.83 v _14959_/Z (MUX2_X1)
   0.03    0.86 v _15151_/ZN (AND3_X1)
   0.05    0.91 v _15152_/ZN (OR2_X1)
   0.05    0.96 v _15153_/ZN (XNOR2_X1)
   0.12    1.08 ^ _15743_/ZN (AOI21_X1)
   0.05    1.14 v _15744_/ZN (NAND2_X1)
   0.08    1.22 ^ _15745_/Z (MUX2_X1)
   0.00    1.22 ^ data_be_o[0] (out)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.22   data arrival time
---------------------------------------------------------
           1.58   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[7] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.03    1.07 v _15004_/ZN (OAI21_X2)
   0.08    1.15 ^ _15142_/ZN (XNOR2_X1)
   0.02    1.17 v _15302_/ZN (NAND2_X1)
   0.05    1.21 ^ _15306_/ZN (OAI21_X1)
   0.00    1.21 ^ data_addr_o[7] (out)
           1.21   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.21   data arrival time
---------------------------------------------------------
           1.59   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[4] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.07    1.06 ^ _15146_/ZN (XNOR2_X1)
   0.02    1.08 v _15480_/ZN (OAI21_X1)
   0.03    1.10 ^ _15481_/ZN (NAND2_X1)
   0.03    1.13 v _15483_/ZN (OAI21_X1)
   0.08    1.21 v _15485_/Z (MUX2_X1)
   0.00    1.21 v instr_addr_o[4] (out)
           1.21   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.21   data arrival time
---------------------------------------------------------
           1.59   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[2] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.07    1.01 ^ _15147_/ZN (XNOR2_X1)
   0.04    1.04 v _15452_/ZN (OAI211_X1)
   0.03    1.07 ^ _15453_/ZN (NAND2_X1)
   0.03    1.10 v _15455_/ZN (OAI21_X1)
   0.08    1.18 v _15457_/Z (MUX2_X1)
   0.00    1.18 v instr_addr_o[2] (out)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.18   data arrival time
---------------------------------------------------------
           1.62   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[6] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.04    1.05 ^ _15003_/ZN (AOI21_X2)
   0.04    1.09 v _15157_/ZN (XNOR2_X1)
   0.09    1.18 ^ _15301_/ZN (AOI21_X1)
   0.00    1.18 ^ data_addr_o[6] (out)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.18   data arrival time
---------------------------------------------------------
           1.62   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[5] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.02    1.01 v _15002_/ZN (OAI21_X2)
   0.09    1.10 ^ _15144_/Z (XOR2_X1)
   0.02    1.11 v _15292_/ZN (NAND2_X1)
   0.05    1.16 ^ _15298_/ZN (OAI21_X1)
   0.00    1.16 ^ data_addr_o[5] (out)
           1.16   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.16   data arrival time
---------------------------------------------------------
           1.64   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[3] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.09    1.05 ^ _15145_/Z (XOR2_X1)
   0.07    1.12 ^ _15282_/Z (MUX2_X1)
   0.00    1.12 ^ data_addr_o[3] (out)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.12   data arrival time
---------------------------------------------------------
           1.68   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[4] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.02    0.96 v _14999_/ZN (OAI21_X4)
   0.03    0.99 ^ _15000_/ZN (AOI21_X4)
   0.04    1.03 v _15146_/ZN (XNOR2_X1)
   0.09    1.11 ^ _15291_/ZN (AOI21_X1)
   0.00    1.11 ^ data_addr_o[4] (out)
           1.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.11   data arrival time
---------------------------------------------------------
           1.69   slack (MET)


Startpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[2] (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24644_/CK (DFF_X1)
   0.10    0.10 ^ _24644_/Q (DFF_X1)
   0.04    0.14 ^ _12363_/ZN (AND2_X2)
   0.04    0.18 v _12521_/ZN (NAND4_X4)
   0.07    0.24 ^ _12522_/ZN (NOR3_X4)
   0.03    0.27 ^ _12523_/Z (BUF_X4)
   0.09    0.36 v _12592_/Z (MUX2_X2)
   0.20    0.57 ^ _12868_/ZN (NOR4_X1)
   0.02    0.59 v _12891_/ZN (NAND3_X1)
   0.04    0.63 v _12894_/ZN (AND4_X1)
   0.04    0.67 v _12895_/ZN (AND4_X2)
   0.03    0.69 ^ _12896_/ZN (NAND2_X2)
   0.04    0.74 ^ _12897_/Z (MUX2_X2)
   0.06    0.80 v _14990_/Z (MUX2_X1)
   0.05    0.85 ^ _14995_/ZN (NOR3_X1)
   0.03    0.88 v _14996_/ZN (OAI21_X1)
   0.06    0.94 ^ _14997_/ZN (AOI21_X2)
   0.04    0.98 v _15147_/ZN (XNOR2_X1)
   0.09    1.07 ^ _15275_/ZN (AOI21_X1)
   0.00    1.07 ^ data_addr_o[2] (out)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -1.07   data arrival time
---------------------------------------------------------
           1.73   slack (MET)


Startpoint: _24648_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_req_o (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24648_/CK (DFF_X1)
   0.12    0.12 ^ _24648_/Q (DFF_X1)
   0.02    0.14 v _12385_/ZN (INV_X1)
   0.12    0.25 ^ _12387_/ZN (NOR4_X1)
   0.06    0.31 v _12433_/ZN (NAND3_X1)
   0.06    0.37 v _12434_/Z (BUF_X1)
   0.03    0.39 ^ _12439_/ZN (NOR2_X1)
   0.02    0.41 v _12440_/ZN (NAND3_X1)
   0.01    0.43 ^ _12477_/ZN (NAND2_X1)
   0.03    0.46 ^ _12478_/ZN (OR3_X1)
   0.01    0.47 v _15204_/ZN (NOR3_X1)
   0.04    0.51 ^ _15205_/ZN (NOR2_X1)
   0.01    0.52 v _15206_/ZN (NOR3_X1)
   0.15    0.68 ^ _15250_/ZN (NOR4_X1)
   0.05    0.73 v _15252_/ZN (OAI221_X1)
   0.05    0.78 v _15255_/ZN (AND4_X1)
   0.01    0.79 ^ _15256_/ZN (INV_X1)
   0.04    0.83 ^ _15257_/ZN (AND2_X1)
   0.02    0.85 v _15413_/ZN (INV_X1)
   0.00    0.85 v instr_req_o (out)
           0.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -0.85   data arrival time
---------------------------------------------------------
           1.95   slack (MET)


Startpoint: _24669_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_req_o (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24669_/CK (DFF_X1)
   0.09    0.09 v _24669_/Q (DFF_X1)
   0.05    0.14 v _12394_/Z (BUF_X1)
   0.08    0.22 ^ _12446_/ZN (NOR4_X1)
   0.04    0.26 v _12447_/ZN (NAND4_X1)
   0.06    0.32 v _12448_/ZN (OR2_X1)
   0.03    0.35 v _12454_/ZN (AND2_X1)
   0.02    0.37 ^ _12462_/ZN (OAI211_X1)
   0.02    0.39 v _12475_/ZN (NAND3_X1)
   0.02    0.41 ^ _12476_/ZN (NAND3_X1)
   0.01    0.42 v _12477_/ZN (NAND2_X1)
   0.08    0.51 v _12478_/ZN (OR3_X1)
   0.05    0.55 v _12479_/Z (BUF_X1)
   0.06    0.62 v _15181_/ZN (OR2_X1)
   0.04    0.66 ^ _15183_/ZN (NOR2_X1)
   0.03    0.69 v _15184_/ZN (NAND2_X1)
   0.04    0.73 ^ _15734_/ZN (NAND3_X1)
   0.00    0.73 ^ data_req_o (out)
           0.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -0.73   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: _24669_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_we_o (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24669_/CK (DFF_X1)
   0.09    0.09 v _24669_/Q (DFF_X1)
   0.05    0.14 v _12394_/Z (BUF_X1)
   0.08    0.22 ^ _12446_/ZN (NOR4_X1)
   0.04    0.26 v _12447_/ZN (NAND4_X1)
   0.06    0.32 v _12448_/ZN (OR2_X1)
   0.03    0.35 v _12454_/ZN (AND2_X1)
   0.02    0.37 ^ _12462_/ZN (OAI211_X1)
   0.02    0.39 v _12475_/ZN (NAND3_X1)
   0.02    0.41 ^ _12476_/ZN (NAND3_X1)
   0.01    0.42 v _12477_/ZN (NAND2_X1)
   0.08    0.51 v _12478_/ZN (OR3_X1)
   0.05    0.55 v _12479_/Z (BUF_X1)
   0.08    0.63 ^ _15874_/ZN (OAI21_X1)
   0.00    0.63 ^ data_we_o (out)
           0.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -1.20    2.80   output external delay
           2.80   data required time
---------------------------------------------------------
           2.80   data required time
          -0.63   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: _24087_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: core_sleep_o (output port clocked by clk_i)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _24087_/CK (DFFR_X1)
   0.09    0.09 v _24087_/Q (DFFR_X1)
   0.05    0.14 ^ _15221_/ZN (AOI22_X1)
   0.01    0.15 v _15222_/ZN (INV_X1)
   0.08    0.23 ^ _15223_/ZN (AOI221_X1)
   0.03    0.27 v _15226_/ZN (NAND3_X1)
   0.02    0.29 ^ _15227_/ZN (INV_X1)
   0.03    0.32 v _15238_/ZN (NAND4_X1)
   0.13    0.45 ^ _15864_/ZN (NOR3_X1)
   0.00    0.45 ^ core_sleep_o (out)
           0.45   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
  -0.80    3.20   output external delay
           3.20   data required time
---------------------------------------------------------
           3.20   data required time
          -0.45   data arrival time
---------------------------------------------------------
           2.75   slack (MET)


