Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 20 00:42:55 2021
| Host         : OMEN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_microscopio_control_sets_placed.rpt
| Design       : top_microscopio
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           14 |
| No           | No                    | Yes                    |             393 |          155 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             462 |          157 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                            Enable Signal                            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/cuenta_af[3]_i_1_n_0                         | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/c_rev_abs_aux_m1[3]_i_1_n_0                  | rst_IBUF         |                3 |              4 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/inic_sum_aux_reg_0[0]                        | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | m_autoenfoque/sum/E[0]                                              | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | m_top_ov7670/capture/blue                                           | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | m_top_ov7670/capture/green                                          | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | m_top_ov7670/capture/red                                            | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | m_top_ov7670/controller/I_REGS/cnt_reg[5]_i_1_n_0                   | rst_IBUF         |                1 |              6 |
|  clk_IBUF_BUFG | m_uart_tx/i_uart_tx/RegDsplza[6]_i_1_n_0                            | rst_IBUF         |                3 |              7 |
|  clk_IBUF_BUFG | m_top_ov7670/I_edge_proc/rownum                                     | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | m_uart_rx/i_uart_rx/tmp_dat[7]_i_1_n_0                              | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG | m_uart_rx/i_uart_rx/uart_dat_ready                                  | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | m_top_ov7670/capture/gray                                           | rst_IBUF         |                4 |              8 |
|  clk_IBUF_BUFG | m_top_ov7670/capture/cnt_pclk_max[3]_i_1_n_0                        | rst_IBUF         |                4 |              9 |
|  clk_IBUF_BUFG | m_top_ov7670/I_vga/new_line                                         | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG | m_top_ov7670/I_vga/vga_new_pxl                                      | rst_IBUF         |                5 |             10 |
|  clk_IBUF_BUFG | m_top_ov7670/g_osc.i_osc/I_VGA_SYNC/new_line                        | rst_IBUF         |                3 |             10 |
|  clk_IBUF_BUFG | m_top_ov7670/g_osc.i_osc/I_VGA_SYNC/cont_pxl[9]_i_1__0_n_0          | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG | m_top_ov7670/g_osc.i_osc/I_CTROL_OSC/WEA[0]                         | rst_IBUF         |                5 |             11 |
|  clk_IBUF_BUFG | m_top_ov7670/g_osc.i_osc/I_CTROL_OSC/cont_stopping_capt[10]_i_1_n_0 | rst_IBUF         |                3 |             11 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/cuenta_step_m10                              | rst_IBUF         |                4 |             12 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/cuenta_step_m30                              | rst_IBUF         |                3 |             12 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/cuenta_step_m20                              | rst_IBUF         |                2 |             12 |
|  clk_IBUF_BUFG | m_top_ov7670/capture/cnt_pxl_base[5]_i_1_n_0                        | rst_IBUF         |                3 |             12 |
|  clk_IBUF_BUFG | m_top_ov7670/I_vga/cont_pxl_reg[9]_3                                | rst_IBUF         |                5 |             17 |
|  clk_IBUF_BUFG | m_uart_tx/i_uart_tx/FSM_sequential_Estado_reg[0]_1                  | rst_IBUF         |                5 |             17 |
|  clk_IBUF_BUFG | m_top_ov7670/I_edge_proc/proc_we_edge                               | rst_IBUF         |                7 |             18 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/i_motor_m1                                   | rst_IBUF         |                8 |             20 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/E[0]                                         | rst_IBUF         |                7 |             20 |
|  clk_IBUF_BUFG | m_uart_rx/i_proc_serie/i_motor_m3_aux_reg_0[0]                      | rst_IBUF         |                6 |             20 |
|  clk_IBUF_BUFG | m_top_ov7670/controller/I_SCCB/send_rg[23]_i_1_n_0                  | rst_IBUF         |                7 |             24 |
|  clk_IBUF_BUFG | m_top_ov7670/btn_deb2/p_1_in                                        | rst_IBUF         |                9 |             24 |
|  clk_IBUF_BUFG | m_top_ov7670/btn_deb1/p_1_in                                        | rst_IBUF         |                8 |             24 |
|  clk_IBUF_BUFG | m_autoenfoque/sum/en_sum_reg_0                                      | rst_IBUF         |                7 |             25 |
|  clk_IBUF_BUFG | m_autoenfoque/comp_resultados/dato_max                              | rst_IBUF         |                8 |             29 |
|  clk_IBUF_BUFG | m_top_ov7670/capture/cnt_pxl[16]_i_1_n_0                            | rst_IBUF         |               12 |             32 |
|  clk_IBUF_BUFG |                                                                     |                  |               14 |             35 |
|  clk_IBUF_BUFG | m_autoenfoque/sum/E[0]                                              |                  |                5 |             40 |
|  clk_IBUF_BUFG |                                                                     | rst_IBUF         |              155 |            393 |
+----------------+---------------------------------------------------------------------+------------------+------------------+----------------+


