
*** Running vivado
    with args -log block_design_microblaze_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_design_microblaze_0_1.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source block_design_microblaze_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 373.344 ; gain = 65.582
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shivg/Desktop/ece385/final_project/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: block_design_microblaze_0_1
Command: synth_design -top block_design_microblaze_0_1 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52200
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1189.754 ; gain = 407.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'block_design_microblaze_0_1' [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/synth/block_design_microblaze_0_1.vhd:171]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 83333333 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: block_design_microblaze_0_1 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 0 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 0 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 8 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 19 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 19 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ipshared/1f7b/hdl/microblaze_v11_0_vh_rfs.vhd:165083' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/synth/block_design_microblaze_0_1.vhd:931]
INFO: [Synth 8-256] done synthesizing module 'block_design_microblaze_0_1' (0#1) [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/synth/block_design_microblaze_0_1.vhd:171]
WARNING: [Synth 8-7129] Port ILMB_data[0] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[1] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[2] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[3] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[4] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[5] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[6] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[7] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[8] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[9] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[10] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[11] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[12] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[13] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[14] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[15] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[16] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[17] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[18] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[19] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[20] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[21] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[22] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[23] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[24] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[25] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[26] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[27] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[28] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[29] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[30] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data[31] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data_strobe in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ILMB_data_sel in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[0] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[1] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[2] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[3] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[4] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[5] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[6] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[7] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[8] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[9] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[10] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[11] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[12] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[13] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[14] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[15] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[16] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[17] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[18] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[19] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[20] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[21] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[22] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[23] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[24] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[25] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[26] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[27] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[28] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[29] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[30] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data[31] in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port IEXT_data_strobe in module instr_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_DVM_Message_Type[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_DVM_Message_Type[1] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_DVM_Message_Type[2] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_Exclusive in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_Non_Secure in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_Privileged in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_Addr[30] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Req_Addr[31] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Req_Snoop_Cmd[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Req_Snoop_Cmd[1] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Req_Snoop_Cmd[2] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Req_Non_Secure in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Req_Privileged in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Req_Byte in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Req_HalfWord in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Data_Cnt[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Data_Cnt[1] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[1] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[2] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[3] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[4] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[5] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[6] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_PID[7] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Cache_Done in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Done in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_BTC_Done in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module Cache_Interface__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1493.469 ; gain = 711.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1493.469 ; gain = 711.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1493.469 ; gain = 711.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1493.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/shivg/Desktop/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_microblaze_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_microblaze_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/shivg/Desktop/ece385/final_project/final_project.runs/block_design_microblaze_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/shivg/Desktop/ece385/final_project/final_project.runs/block_design_microblaze_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1521.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 433 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 143 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1522.789 ; gain = 1.113
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.789 ; gain = 740.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.789 ; gain = 740.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/shivg/Desktop/ece385/final_project/final_project.runs/block_design_microblaze_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.789 ; gain = 740.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1522.789 ; gain = 740.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1522.789 ; gain = 740.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1522.789 ; gain = 740.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MB_DSP48E1__parameterized1 | (PCIN>>17+(A*B)')' | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MB_DSP48E1__parameterized3 | PCIN+(A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1                 | (A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |DSP48E1  |     3|
|5     |LUT1     |    22|
|6     |LUT2     |    81|
|7     |LUT3     |   234|
|8     |LUT4     |   299|
|9     |LUT5     |   171|
|10    |LUT6     |   543|
|12    |MULT_AND |     2|
|13    |MUXCY_L  |   141|
|14    |MUXF7    |    34|
|15    |RAM32X1D |    64|
|16    |RAMB36E1 |     4|
|17    |SRL16E   |   155|
|18    |SRLC16E  |     8|
|19    |XORCY    |    67|
|20    |FD       |    32|
|21    |FDCE     |     7|
|22    |FDE      |    32|
|23    |FDR      |     1|
|24    |FDRE     |  1004|
|25    |FDS      |     3|
|26    |FDSE     |    89|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1527.219 ; gain = 744.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10603 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 1527.219 ; gain = 715.496
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1527.219 ; gain = 744.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1527.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 531 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1527.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 1 instance 
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

Synth Design complete, checksum: db0f9ed
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1527.219 ; gain = 1119.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/shivg/Desktop/ece385/final_project/final_project.runs/block_design_microblaze_0_1_synth_1/block_design_microblaze_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP block_design_microblaze_0_1, cache-ID = 39e3be19005a96b0
INFO: [Coretcl 2-1174] Renamed 1200 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shivg/Desktop/ece385/final_project/final_project.runs/block_design_microblaze_0_1_synth_1/block_design_microblaze_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file block_design_microblaze_0_1_utilization_synth.rpt -pb block_design_microblaze_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 05:40:14 2023...
