INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_1/lab7_1_1.srcs/sources_1/new/four_bit_reg_sync_reset_load.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_reg_sync_reset_load
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_1/lab7_1_1.srcs/sim_1/new/four_bit_reg_sync_reset_load_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_reg_sync_reset_load_tb
