{"Source Block": ["oh/emmu/hdl/emmu.v@99:118@HdlStmProcess", "   //pipeline to compensate for table lookup pipeline \n   //assumes one cycle memory access!     \n   always @ (posedge clk)\n     emesh_access_out                  <= emesh_access_in;\n   \n   always @ (posedge clk)\n     if(emesh_access_in)   \n       begin\n\t  emesh_write_out              <= emesh_write_in;\n\t  emesh_data_out[DW-1:0]       <= emesh_data_in[DW-1:0];\n\t  emesh_srcaddr_out[AW-1:0]    <= emesh_srcaddr_in[AW-1:0];\n\t  emesh_dstaddr_reg[AW-1:0]    <= emesh_dstaddr_in[AW-1:0];\n\t  emesh_ctrlmode_out[3:0]      <= emesh_ctrlmode_in[3:0];\n\t  emesh_datamode_out[1:0]      <= emesh_datamode_in[1:0];\n       end\n   \n   //TODO: make the 32 vs 64 bit configurable, for now assume 64 bit support (a few more gates...)\n\n   assign emesh_dstaddr_out[63:0]   = mmu_en ? {emmu_lookup_data[MW-1:0],emesh_dstaddr_reg[19:0]} :\n\t\t\t\t               {32'b0,emesh_dstaddr_reg[AW-1:0]};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[107, "\t  emesh_write_out              <= emesh_write_in;\n"], [108, "\t  emesh_data_out[DW-1:0]       <= emesh_data_in[DW-1:0];\n"], [109, "\t  emesh_srcaddr_out[AW-1:0]    <= emesh_srcaddr_in[AW-1:0];\n"], [110, "\t  emesh_dstaddr_reg[AW-1:0]    <= emesh_dstaddr_in[AW-1:0];\n"], [111, "\t  emesh_ctrlmode_out[3:0]      <= emesh_ctrlmode_in[3:0];\n"], [112, "\t  emesh_datamode_out[1:0]      <= emesh_datamode_in[1:0];\n"]], "Add": [[112, "\t  emmu_write_out           <= emesh_write_in;\n"], [112, "\t  emmu_data_out[DW-1:0]    <= emesh_data_in[DW-1:0];\n"], [112, "\t  emmu_srcaddr_out[AW-1:0] <= emesh_srcaddr_in[AW-1:0];\n"], [112, "\t  emmu_dstaddr_reg[AW-1:0] <= emesh_dstaddr_in[AW-1:0];\n"], [112, "\t  emmu_ctrlmode_out[3:0]   <= emesh_ctrlmode_in[3:0];\n"], [112, "\t  emmu_datamode_out[1:0]   <= emesh_datamode_in[1:0];\n"]]}}