// Seed: 381306262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  wire id_13;
  id_14(
      .id_0(1),
      .id_1(1),
      .id_2(id_8 == 1),
      .id_3(id_10),
      .id_4(1),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_9),
      .id_8(id_2),
      .id_9(1),
      .id_10(id_1),
      .id_11(1),
      .id_12(1),
      .id_13(1'd0),
      .id_14("" == id_9),
      .id_15(id_1),
      .id_16(id_4)
  );
  assign id_4[1] = id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_25;
  assign id_24 = id_3;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_16,
      id_4,
      id_23,
      id_12,
      id_20,
      id_18,
      id_24,
      id_24,
      id_6
  );
  assign id_24 = id_4[1'd0];
  wire id_26;
endmodule
