
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002ec  00800100  000089c8  00008a5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000089c8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000385  008003ec  008003ec  00008d48  2**0
                  ALLOC
  3 .stab         00019860  00000000  00000000  00008d48  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006d1f  00000000  00000000  000225a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c9 04 	jmp	0x992	; 0x992 <__ctors_end>
       4:	0c 94 8a 26 	jmp	0x4d14	; 0x4d14 <__vector_1>
       8:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
       c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      10:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      14:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      18:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      1c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      20:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      24:	0c 94 2d 26 	jmp	0x4c5a	; 0x4c5a <__vector_9>
      28:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      2c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      30:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      34:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      38:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      3c:	0c 94 a9 25 	jmp	0x4b52	; 0x4b52 <__vector_15>
      40:	0c 94 a9 25 	jmp	0x4b52	; 0x4b52 <__vector_15>
      44:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      48:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      4c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      50:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      54:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      58:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      5c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      60:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      64:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      68:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      6c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      70:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      74:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      78:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      7c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      80:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      84:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      88:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      8c:	f4 15       	cp	r31, r4
      8e:	fa 15       	cp	r31, r10
      90:	fd 15       	cp	r31, r13
      92:	00 16       	cp	r0, r16
      94:	03 16       	cp	r0, r19
      96:	06 16       	cp	r0, r22
      98:	0c 16       	cp	r0, r28
      9a:	09 16       	cp	r0, r25
      9c:	0f 16       	cp	r0, r31
      9e:	12 16       	cp	r1, r18
      a0:	15 16       	cp	r1, r21
      a2:	1e 16       	cp	r1, r30
      a4:	21 16       	cp	r2, r17
      a6:	24 16       	cp	r2, r20
      a8:	27 16       	cp	r2, r23
      aa:	1b 16       	cp	r1, r27
      ac:	f1 15       	cp	r31, r1
      ae:	f7 15       	cp	r31, r7
      b0:	2a 16       	cp	r2, r26
      b2:	2d 16       	cp	r2, r29
      b4:	18 16       	cp	r1, r24
      b6:	ee 15       	cp	r30, r14
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x78>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2206>:
     13a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000141 <__c.2203>:
     141:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000150 <__c.2200>:
     150:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000161 <__c.2197>:
     161:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     171:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

0000017c <__c.2194>:
     17c:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     18c:	20 53 69 67 6e 61 6c 00                              Signal.

00000194 <__c.2191>:
     194:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1a4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001b4 <__c.2188>:
     1b4:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1c4:	72 6f 72 00                                         ror.

000001c8 <__c.2185>:
     1c8:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001d9 <__c.2182>:
     1d9:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1e9:	61 72 74 00                                         art.

000001ed <__c.2179>:
     1ed:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000001fc <__c.2176>:
     1fc:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     20c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000217 <__c.2173>:
     217:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000223 <__c.2170>:
     223:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     233:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     243:	20 6f 6b 3f 00                                       ok?.

00000248 <__c.2167>:
     248:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     258:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000266 <__c.2164>:
     266:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     276:	72 74 00                                            rt.

00000279 <__c.2161>:
     279:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     289:	49 44 00                                            ID.

0000028c <__c.2158>:
     28c:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     29c:	20 57 61 6b 65 75 70 00                              Wakeup.

000002a4 <__c.2155>:
     2a4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2b4:	6c 61 74 65 64 00                                   lated.

000002ba <__c.2152>:
     2ba:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2ca:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002d5 <__c.2149>:
     2d5:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2e5:	69 6e 74 65 72 00                                   inter.

000002eb <__c.2146>:
     2eb:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     2fb:	6c 6f 77 00                                         low.

000002ff <__c.2143>:
     2ff:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     30f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     31f:	6e 6f 75 67 68 21 00                                nough!.

00000326 <__c.2139>:
     326:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     336:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     346:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     356:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000362 <__c.2136>:
     362:	29 3a 20 00                                         ): .

00000366 <__c.2134>:
     366:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000372 <__c.2059>:
     372:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000381 <__c.2136>:
     381:	0a 0d 00                                            ...

00000384 <__c.2131>:
     384:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

00000390 <font5x7>:
     390:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     3a0:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3b8:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3c8:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3e0:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     3f0:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     400:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     410:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     420:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     430:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     440:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     450:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     460:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     470:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     480:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     490:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     4a0:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4b0:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4c0:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4d0:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4e0:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     4f0:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     500:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     510:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     520:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     530:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     540:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     550:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     560:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     570:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     580:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     590:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     5a0:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5b0:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5c0:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5d0:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5e0:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     5f0:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     600:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     61c:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     62c:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     66c:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6b4:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6c4:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6d4:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6e4:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     6f4:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     71c:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     72c:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     73c:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     74c:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     75c:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     76c:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     77c:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     7a4:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7b4:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7c4:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7dc:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     7ec:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     7fc:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     80c:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     81c:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     82c:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     83c:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     84c:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     85c:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     86c:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     87c:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     88c:	51 50 51 3c                                         QPQ<

00000890 <__c.1865>:
     890:	6e 61 6e 00                                         nan.

00000894 <__c.1863>:
     894:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     8a4:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8b4:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8c4:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8d4:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8e4:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     8f4:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     904:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     914:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     924:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     934:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     944:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     954:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     964:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     974:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     984:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000992 <__ctors_end>:
     992:	11 24       	eor	r1, r1
     994:	1f be       	out	0x3f, r1	; 63
     996:	cf ef       	ldi	r28, 0xFF	; 255
     998:	d0 e1       	ldi	r29, 0x10	; 16
     99a:	de bf       	out	0x3e, r29	; 62
     99c:	cd bf       	out	0x3d, r28	; 61

0000099e <__do_copy_data>:
     99e:	13 e0       	ldi	r17, 0x03	; 3
     9a0:	a0 e0       	ldi	r26, 0x00	; 0
     9a2:	b1 e0       	ldi	r27, 0x01	; 1
     9a4:	e8 ec       	ldi	r30, 0xC8	; 200
     9a6:	f9 e8       	ldi	r31, 0x89	; 137
     9a8:	00 e0       	ldi	r16, 0x00	; 0
     9aa:	0b bf       	out	0x3b, r16	; 59
     9ac:	02 c0       	rjmp	.+4      	; 0x9b2 <__do_copy_data+0x14>
     9ae:	07 90       	elpm	r0, Z+
     9b0:	0d 92       	st	X+, r0
     9b2:	ac 3e       	cpi	r26, 0xEC	; 236
     9b4:	b1 07       	cpc	r27, r17
     9b6:	d9 f7       	brne	.-10     	; 0x9ae <__do_copy_data+0x10>

000009b8 <__do_clear_bss>:
     9b8:	17 e0       	ldi	r17, 0x07	; 7
     9ba:	ac ee       	ldi	r26, 0xEC	; 236
     9bc:	b3 e0       	ldi	r27, 0x03	; 3
     9be:	01 c0       	rjmp	.+2      	; 0x9c2 <.do_clear_bss_start>

000009c0 <.do_clear_bss_loop>:
     9c0:	1d 92       	st	X+, r1

000009c2 <.do_clear_bss_start>:
     9c2:	a1 37       	cpi	r26, 0x71	; 113
     9c4:	b1 07       	cpc	r27, r17
     9c6:	e1 f7       	brne	.-8      	; 0x9c0 <.do_clear_bss_loop>
     9c8:	0e 94 b2 05 	call	0xb64	; 0xb64 <main>
     9cc:	0c 94 e2 44 	jmp	0x89c4	; 0x89c4 <_exit>

000009d0 <__bad_interrupt>:
     9d0:	0c 94 7f 25 	jmp	0x4afe	; 0x4afe <__vector_default>

000009d4 <task_2_func>:
nrk_task_set_stk(&task_##n, stack_##n, NRK_APP_STACKSIZE);              \
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 6, 5);
TASK(2, 7, 1);
     9d4:	2f 92       	push	r2
     9d6:	3f 92       	push	r3
     9d8:	4f 92       	push	r4
     9da:	5f 92       	push	r5
     9dc:	6f 92       	push	r6
     9de:	7f 92       	push	r7
     9e0:	8f 92       	push	r8
     9e2:	9f 92       	push	r9
     9e4:	af 92       	push	r10
     9e6:	bf 92       	push	r11
     9e8:	cf 92       	push	r12
     9ea:	df 92       	push	r13
     9ec:	ef 92       	push	r14
     9ee:	ff 92       	push	r15
     9f0:	0f 93       	push	r16
     9f2:	1f 93       	push	r17
     9f4:	cf 93       	push	r28
     9f6:	df 93       	push	r29
     9f8:	e0 91 38 07 	lds	r30, 0x0738
     9fc:	f0 91 39 07 	lds	r31, 0x0739
     a00:	80 85       	ldd	r24, Z+8	; 0x08
     a02:	99 27       	eor	r25, r25
     a04:	87 fd       	sbrc	r24, 7
     a06:	90 95       	com	r25
     a08:	70 e0       	ldi	r23, 0x00	; 0
     a0a:	67 2e       	mov	r6, r23
     a0c:	71 e0       	ldi	r23, 0x01	; 1
     a0e:	77 2e       	mov	r7, r23
     a10:	62 e0       	ldi	r22, 0x02	; 2
     a12:	c6 2e       	mov	r12, r22
     a14:	d1 2c       	mov	r13, r1
     a16:	50 e1       	ldi	r21, 0x10	; 16
     a18:	85 2e       	mov	r8, r21
     a1a:	57 e2       	ldi	r21, 0x27	; 39
     a1c:	95 2e       	mov	r9, r21
     a1e:	a1 2c       	mov	r10, r1
     a20:	b1 2c       	mov	r11, r1
     a22:	40 e2       	ldi	r20, 0x20	; 32
     a24:	44 2e       	mov	r4, r20
     a26:	41 e0       	ldi	r20, 0x01	; 1
     a28:	54 2e       	mov	r5, r20
     a2a:	ec 01       	movw	r28, r24
     a2c:	cc 0f       	add	r28, r28
     a2e:	dd 1f       	adc	r29, r29
     a30:	25 e0       	ldi	r18, 0x05	; 5
     a32:	88 0f       	add	r24, r24
     a34:	99 1f       	adc	r25, r25
     a36:	2a 95       	dec	r18
     a38:	e1 f7       	brne	.-8      	; 0xa32 <task_2_func+0x5e>
     a3a:	c8 0f       	add	r28, r24
     a3c:	d9 1f       	adc	r29, r25
     a3e:	cc 57       	subi	r28, 0x7C	; 124
     a40:	d9 4f       	sbci	r29, 0xF9	; 249
     a42:	82 e3       	ldi	r24, 0x32	; 50
     a44:	28 2e       	mov	r2, r24
     a46:	81 e0       	ldi	r24, 0x01	; 1
     a48:	38 2e       	mov	r3, r24
     a4a:	00 d0       	rcall	.+0      	; 0xa4c <task_2_func+0x78>
     a4c:	00 d0       	rcall	.+0      	; 0xa4e <task_2_func+0x7a>
     a4e:	ed b7       	in	r30, 0x3d	; 61
     a50:	fe b7       	in	r31, 0x3e	; 62
     a52:	72 82       	std	Z+2, r7	; 0x02
     a54:	61 82       	std	Z+1, r6	; 0x01
     a56:	d4 82       	std	Z+4, r13	; 0x04
     a58:	c3 82       	std	Z+3, r12	; 0x03
     a5a:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
     a5e:	0f 90       	pop	r0
     a60:	0f 90       	pop	r0
     a62:	0f 90       	pop	r0
     a64:	0f 90       	pop	r0
     a66:	ee 24       	eor	r14, r14
     a68:	ff 24       	eor	r15, r15
     a6a:	87 01       	movw	r16, r14
     a6c:	c8 01       	movw	r24, r16
     a6e:	b7 01       	movw	r22, r14
     a70:	a5 01       	movw	r20, r10
     a72:	94 01       	movw	r18, r8
     a74:	0e 94 9e 40 	call	0x813c	; 0x813c <__divmodsi4>
     a78:	61 15       	cp	r22, r1
     a7a:	71 05       	cpc	r23, r1
     a7c:	81 05       	cpc	r24, r1
     a7e:	91 05       	cpc	r25, r1
     a80:	f9 f4       	brne	.+62     	; 0xac0 <task_2_func+0xec>
     a82:	00 d0       	rcall	.+0      	; 0xa84 <task_2_func+0xb0>
     a84:	00 d0       	rcall	.+0      	; 0xa86 <task_2_func+0xb2>
     a86:	ed b7       	in	r30, 0x3d	; 61
     a88:	fe b7       	in	r31, 0x3e	; 62
     a8a:	52 82       	std	Z+2, r5	; 0x02
     a8c:	41 82       	std	Z+1, r4	; 0x01
     a8e:	88 81       	ld	r24, Y
     a90:	99 81       	ldd	r25, Y+1	; 0x01
     a92:	94 83       	std	Z+4, r25	; 0x04
     a94:	83 83       	std	Z+3, r24	; 0x03
     a96:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
     a9a:	00 d0       	rcall	.+0      	; 0xa9c <task_2_func+0xc8>
     a9c:	ed b7       	in	r30, 0x3d	; 61
     a9e:	fe b7       	in	r31, 0x3e	; 62
     aa0:	32 82       	std	Z+2, r3	; 0x02
     aa2:	21 82       	std	Z+1, r2	; 0x01
     aa4:	e3 82       	std	Z+3, r14	; 0x03
     aa6:	f4 82       	std	Z+4, r15	; 0x04
     aa8:	05 83       	std	Z+5, r16	; 0x05
     aaa:	16 83       	std	Z+6, r17	; 0x06
     aac:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
     ab0:	8d b7       	in	r24, 0x3d	; 61
     ab2:	9e b7       	in	r25, 0x3e	; 62
     ab4:	06 96       	adiw	r24, 0x06	; 6
     ab6:	0f b6       	in	r0, 0x3f	; 63
     ab8:	f8 94       	cli
     aba:	9e bf       	out	0x3e, r25	; 62
     abc:	0f be       	out	0x3f, r0	; 63
     abe:	8d bf       	out	0x3d, r24	; 61
     ac0:	08 94       	sec
     ac2:	e1 1c       	adc	r14, r1
     ac4:	f1 1c       	adc	r15, r1
     ac6:	01 1d       	adc	r16, r1
     ac8:	11 1d       	adc	r17, r1
     aca:	91 e3       	ldi	r25, 0x31	; 49
     acc:	e9 16       	cp	r14, r25
     ace:	95 e7       	ldi	r25, 0x75	; 117
     ad0:	f9 06       	cpc	r15, r25
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	09 07       	cpc	r16, r25
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	19 07       	cpc	r17, r25
     ada:	41 f6       	brne	.-112    	; 0xa6c <task_2_func+0x98>
     adc:	00 d0       	rcall	.+0      	; 0xade <task_2_func+0x10a>
     ade:	00 d0       	rcall	.+0      	; 0xae0 <task_2_func+0x10c>
     ae0:	8c e5       	ldi	r24, 0x5C	; 92
     ae2:	91 e0       	ldi	r25, 0x01	; 1
     ae4:	ed b7       	in	r30, 0x3d	; 61
     ae6:	fe b7       	in	r31, 0x3e	; 62
     ae8:	92 83       	std	Z+2, r25	; 0x02
     aea:	81 83       	std	Z+1, r24	; 0x01
     aec:	d4 82       	std	Z+4, r13	; 0x04
     aee:	c3 82       	std	Z+3, r12	; 0x03
     af0:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
     af4:	0f 90       	pop	r0
     af6:	0f 90       	pop	r0
     af8:	0f 90       	pop	r0
     afa:	0f 90       	pop	r0
     afc:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <nrk_wait_until_next_period>
     b00:	a4 cf       	rjmp	.-184    	; 0xa4a <task_2_func+0x76>

00000b02 <task_1_func>:
nrk_task_set_entry_function(&task_##n, task_##n##_func);            \
nrk_task_set_stk(&task_##n, stack_##n, NRK_APP_STACKSIZE);              \
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 6, 5);
     b02:	ef 92       	push	r14
     b04:	ff 92       	push	r15
     b06:	0f 93       	push	r16
     b08:	1f 93       	push	r17
     b0a:	cf 93       	push	r28
     b0c:	df 93       	push	r29
     b0e:	e0 e0       	ldi	r30, 0x00	; 0
     b10:	ee 2e       	mov	r14, r30
     b12:	e1 e0       	ldi	r30, 0x01	; 1
     b14:	fe 2e       	mov	r15, r30
     b16:	c1 e0       	ldi	r28, 0x01	; 1
     b18:	d0 e0       	ldi	r29, 0x00	; 0
     b1a:	0c e5       	ldi	r16, 0x5C	; 92
     b1c:	11 e0       	ldi	r17, 0x01	; 1
     b1e:	00 d0       	rcall	.+0      	; 0xb20 <task_1_func+0x1e>
     b20:	00 d0       	rcall	.+0      	; 0xb22 <task_1_func+0x20>
     b22:	ed b7       	in	r30, 0x3d	; 61
     b24:	fe b7       	in	r31, 0x3e	; 62
     b26:	f2 82       	std	Z+2, r15	; 0x02
     b28:	e1 82       	std	Z+1, r14	; 0x01
     b2a:	d4 83       	std	Z+4, r29	; 0x04
     b2c:	c3 83       	std	Z+3, r28	; 0x03
     b2e:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
     b32:	0f 90       	pop	r0
     b34:	0f 90       	pop	r0
     b36:	0f 90       	pop	r0
     b38:	0f 90       	pop	r0
     b3a:	8b e7       	ldi	r24, 0x7B	; 123
     b3c:	91 e0       	ldi	r25, 0x01	; 1
     b3e:	0e 94 a9 42 	call	0x8552	; 0x8552 <puts>
     b42:	00 d0       	rcall	.+0      	; 0xb44 <task_1_func+0x42>
     b44:	00 d0       	rcall	.+0      	; 0xb46 <task_1_func+0x44>
     b46:	ed b7       	in	r30, 0x3d	; 61
     b48:	fe b7       	in	r31, 0x3e	; 62
     b4a:	12 83       	std	Z+2, r17	; 0x02
     b4c:	01 83       	std	Z+1, r16	; 0x01
     b4e:	d4 83       	std	Z+4, r29	; 0x04
     b50:	c3 83       	std	Z+3, r28	; 0x03
     b52:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
     b56:	0f 90       	pop	r0
     b58:	0f 90       	pop	r0
     b5a:	0f 90       	pop	r0
     b5c:	0f 90       	pop	r0
     b5e:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <nrk_wait_until_next_period>
     b62:	dd cf       	rjmp	.-70     	; 0xb1e <task_1_func+0x1c>

00000b64 <main>:
TASK(2, 7, 1);
//TASK(3, 7, 1);

int main ()
{
     b64:	1f 93       	push	r17
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
    nrk_setup_ports();
     b6a:	0e 94 50 11 	call	0x22a0	; 0x22a0 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     b6e:	87 e0       	ldi	r24, 0x07	; 7
     b70:	90 e0       	ldi	r25, 0x00	; 0
     b72:	0e 94 9f 11 	call	0x233e	; 0x233e <nrk_setup_uart>

    nrk_init();
     b76:	0e 94 8e 12 	call	0x251c	; 0x251c <nrk_init>

    nrk_time_set(0,0);
     b7a:	60 e0       	ldi	r22, 0x00	; 0
     b7c:	70 e0       	ldi	r23, 0x00	; 0
     b7e:	cb 01       	movw	r24, r22
     b80:	20 e0       	ldi	r18, 0x00	; 0
     b82:	30 e0       	ldi	r19, 0x00	; 0
     b84:	a9 01       	movw	r20, r18
     b86:	0e 94 d3 20 	call	0x41a6	; 0x41a6 <nrk_time_set>

    //Initialize tasks 
    //Higher value higher priority`
    INITIALIZE_TASK(1, BASIC_TASK);
     b8a:	11 e0       	ldi	r17, 0x01	; 1
     b8c:	10 93 b2 05 	sts	0x05B2, r17
     b90:	10 93 b3 05 	sts	0x05B3, r17
     b94:	10 93 b4 05 	sts	0x05B4, r17
     b98:	10 93 b5 05 	sts	0x05B5, r17
     b9c:	80 91 8b 01 	lds	r24, 0x018B
     ba0:	90 91 8c 01 	lds	r25, 0x018C
     ba4:	a0 91 8d 01 	lds	r26, 0x018D
     ba8:	b0 91 8e 01 	lds	r27, 0x018E
     bac:	80 93 b6 05 	sts	0x05B6, r24
     bb0:	90 93 b7 05 	sts	0x05B7, r25
     bb4:	a0 93 b8 05 	sts	0x05B8, r26
     bb8:	b0 93 b9 05 	sts	0x05B9, r27
     bbc:	10 92 ba 05 	sts	0x05BA, r1
     bc0:	10 92 bb 05 	sts	0x05BB, r1
     bc4:	10 92 bc 05 	sts	0x05BC, r1
     bc8:	10 92 bd 05 	sts	0x05BD, r1
     bcc:	80 91 8f 01 	lds	r24, 0x018F
     bd0:	90 91 90 01 	lds	r25, 0x0190
     bd4:	a0 91 91 01 	lds	r26, 0x0191
     bd8:	b0 91 92 01 	lds	r27, 0x0192
     bdc:	80 93 be 05 	sts	0x05BE, r24
     be0:	90 93 bf 05 	sts	0x05BF, r25
     be4:	a0 93 c0 05 	sts	0x05C0, r26
     be8:	b0 93 c1 05 	sts	0x05C1, r27
     bec:	10 92 c2 05 	sts	0x05C2, r1
     bf0:	10 92 c3 05 	sts	0x05C3, r1
     bf4:	10 92 c4 05 	sts	0x05C4, r1
     bf8:	10 92 c5 05 	sts	0x05C5, r1
     bfc:	10 92 c6 05 	sts	0x05C6, r1
     c00:	10 92 c7 05 	sts	0x05C7, r1
     c04:	10 92 c8 05 	sts	0x05C8, r1
     c08:	10 92 c9 05 	sts	0x05C9, r1
     c0c:	10 92 ca 05 	sts	0x05CA, r1
     c10:	10 92 cb 05 	sts	0x05CB, r1
     c14:	10 92 cc 05 	sts	0x05CC, r1
     c18:	10 92 cd 05 	sts	0x05CD, r1
     c1c:	cb ea       	ldi	r28, 0xAB	; 171
     c1e:	d5 e0       	ldi	r29, 0x05	; 5
     c20:	ce 01       	movw	r24, r28
     c22:	61 e8       	ldi	r22, 0x81	; 129
     c24:	75 e0       	ldi	r23, 0x05	; 5
     c26:	0e 94 d9 26 	call	0x4db2	; 0x4db2 <nrk_task_set_entry_function>
     c2a:	ce 01       	movw	r24, r28
     c2c:	6d ef       	ldi	r22, 0xFD	; 253
     c2e:	73 e0       	ldi	r23, 0x03	; 3
     c30:	40 e8       	ldi	r20, 0x80	; 128
     c32:	50 e0       	ldi	r21, 0x00	; 0
     c34:	0e 94 1f 27 	call	0x4e3e	; 0x4e3e <nrk_task_set_stk>
     c38:	ce 01       	movw	r24, r28
     c3a:	0e 94 17 1d 	call	0x3a2e	; 0x3a2e <nrk_activate_task>
    INITIALIZE_TASK(2, CBS_TASK);
     c3e:	10 93 86 04 	sts	0x0486, r17
     c42:	82 e0       	ldi	r24, 0x02	; 2
     c44:	80 93 87 04 	sts	0x0487, r24
     c48:	83 e0       	ldi	r24, 0x03	; 3
     c4a:	80 93 88 04 	sts	0x0488, r24
     c4e:	10 93 89 04 	sts	0x0489, r17
     c52:	80 91 93 01 	lds	r24, 0x0193
     c56:	90 91 94 01 	lds	r25, 0x0194
     c5a:	a0 91 95 01 	lds	r26, 0x0195
     c5e:	b0 91 96 01 	lds	r27, 0x0196
     c62:	80 93 8a 04 	sts	0x048A, r24
     c66:	90 93 8b 04 	sts	0x048B, r25
     c6a:	a0 93 8c 04 	sts	0x048C, r26
     c6e:	b0 93 8d 04 	sts	0x048D, r27
     c72:	10 92 8e 04 	sts	0x048E, r1
     c76:	10 92 8f 04 	sts	0x048F, r1
     c7a:	10 92 90 04 	sts	0x0490, r1
     c7e:	10 92 91 04 	sts	0x0491, r1
     c82:	80 91 97 01 	lds	r24, 0x0197
     c86:	90 91 98 01 	lds	r25, 0x0198
     c8a:	a0 91 99 01 	lds	r26, 0x0199
     c8e:	b0 91 9a 01 	lds	r27, 0x019A
     c92:	80 93 92 04 	sts	0x0492, r24
     c96:	90 93 93 04 	sts	0x0493, r25
     c9a:	a0 93 94 04 	sts	0x0494, r26
     c9e:	b0 93 95 04 	sts	0x0495, r27
     ca2:	10 92 96 04 	sts	0x0496, r1
     ca6:	10 92 97 04 	sts	0x0497, r1
     caa:	10 92 98 04 	sts	0x0498, r1
     cae:	10 92 99 04 	sts	0x0499, r1
     cb2:	10 92 9a 04 	sts	0x049A, r1
     cb6:	10 92 9b 04 	sts	0x049B, r1
     cba:	10 92 9c 04 	sts	0x049C, r1
     cbe:	10 92 9d 04 	sts	0x049D, r1
     cc2:	10 92 9e 04 	sts	0x049E, r1
     cc6:	10 92 9f 04 	sts	0x049F, r1
     cca:	10 92 a0 04 	sts	0x04A0, r1
     cce:	10 92 a1 04 	sts	0x04A1, r1
     cd2:	cf e7       	ldi	r28, 0x7F	; 127
     cd4:	d4 e0       	ldi	r29, 0x04	; 4
     cd6:	ce 01       	movw	r24, r28
     cd8:	6a ee       	ldi	r22, 0xEA	; 234
     cda:	74 e0       	ldi	r23, 0x04	; 4
     cdc:	0e 94 d9 26 	call	0x4db2	; 0x4db2 <nrk_task_set_entry_function>
     ce0:	ce 01       	movw	r24, r28
     ce2:	66 e2       	ldi	r22, 0x26	; 38
     ce4:	75 e0       	ldi	r23, 0x05	; 5
     ce6:	40 e8       	ldi	r20, 0x80	; 128
     ce8:	50 e0       	ldi	r21, 0x00	; 0
     cea:	0e 94 1f 27 	call	0x4e3e	; 0x4e3e <nrk_task_set_stk>
     cee:	ce 01       	movw	r24, r28
     cf0:	0e 94 17 1d 	call	0x3a2e	; 0x3a2e <nrk_activate_task>
   // INITIALIZE_TASK(3, BASIC_TASK);

    nrk_start();
     cf4:	0e 94 54 13 	call	0x26a8	; 0x26a8 <nrk_start>

    return 0;
}
     cf8:	80 e0       	ldi	r24, 0x00	; 0
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	df 91       	pop	r29
     cfe:	cf 91       	pop	r28
     d00:	1f 91       	pop	r17
     d02:	08 95       	ret

00000d04 <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	9c 01       	movw	r18, r24
     d08:	2b 50       	subi	r18, 0x0B	; 11
     d0a:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     d0c:	22 0f       	add	r18, r18
     d0e:	33 1f       	adc	r19, r19
     d10:	22 0f       	add	r18, r18
     d12:	33 1f       	adc	r19, r19
     d14:	86 5a       	subi	r24, 0xA6	; 166
     d16:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     d18:	82 0f       	add	r24, r18
     d1a:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     d1c:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     d1e:	c0 98       	cbi	0x18, 0	; 24
     d20:	28 e1       	ldi	r18, 0x18	; 24
     d22:	2f b9       	out	0x0f, r18	; 15
     d24:	77 9b       	sbis	0x0e, 7	; 14
     d26:	fe cf       	rjmp	.-4      	; 0xd24 <halRfSetChannel+0x20>
     d28:	9f b9       	out	0x0f, r25	; 15
     d2a:	77 9b       	sbis	0x0e, 7	; 14
     d2c:	fe cf       	rjmp	.-4      	; 0xd2a <halRfSetChannel+0x26>
     d2e:	8f b9       	out	0x0f, r24	; 15
     d30:	77 9b       	sbis	0x0e, 7	; 14
     d32:	fe cf       	rjmp	.-4      	; 0xd30 <halRfSetChannel+0x2c>
     d34:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     d36:	78 94       	sei

} // rfSetChannel
     d38:	08 95       	ret

00000d3a <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     d3a:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     d3c:	c0 98       	cbi	0x18, 0	; 24
     d3e:	1f b8       	out	0x0f, r1	; 15
     d40:	77 9b       	sbis	0x0e, 7	; 14
     d42:	fe cf       	rjmp	.-4      	; 0xd40 <halRfWaitForCrystalOscillator+0x6>
     d44:	8f b1       	in	r24, 0x0f	; 15
     d46:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     d48:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     d4a:	86 ff       	sbrs	r24, 6
     d4c:	f6 cf       	rjmp	.-20     	; 0xd3a <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     d4e:	08 95       	ret

00000d50 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     d50:	80 91 b5 01 	lds	r24, 0x01B5
     d54:	0e 94 82 0f 	call	0x1f04	; 0x1f04 <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
     d58:	80 91 b4 01 	lds	r24, 0x01B4
     d5c:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <nrk_gpio_clr>
}
     d60:	08 95       	ret

00000d62 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     d62:	80 91 b5 01 	lds	r24, 0x01B5
     d66:	0e 94 82 0f 	call	0x1f04	; 0x1f04 <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
     d6a:	80 91 b4 01 	lds	r24, 0x01B4
     d6e:	0e 94 82 0f 	call	0x1f04	; 0x1f04 <nrk_gpio_set>
}
     d72:	08 95       	ret

00000d74 <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     d74:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     d76:	c0 98       	cbi	0x18, 0	; 24
     d78:	87 e0       	ldi	r24, 0x07	; 7
     d7a:	8f b9       	out	0x0f, r24	; 15
     d7c:	77 9b       	sbis	0x0e, 7	; 14
     d7e:	fe cf       	rjmp	.-4      	; 0xd7c <rf_power_down+0x8>
     d80:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     d82:	c0 98       	cbi	0x18, 0	; 24
     d84:	86 e0       	ldi	r24, 0x06	; 6
     d86:	8f b9       	out	0x0f, r24	; 15
     d88:	77 9b       	sbis	0x0e, 7	; 14
     d8a:	fe cf       	rjmp	.-4      	; 0xd88 <rf_power_down+0x14>
     d8c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     d8e:	78 94       	sei
}
     d90:	08 95       	ret

00000d92 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
     d92:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
     d94:	c0 98       	cbi	0x18, 0	; 24
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	8f b9       	out	0x0f, r24	; 15
     d9a:	77 9b       	sbis	0x0e, 7	; 14
     d9c:	fe cf       	rjmp	.-4      	; 0xd9a <rf_power_up+0x8>
     d9e:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
     da0:	88 ee       	ldi	r24, 0xE8	; 232
     da2:	93 e0       	ldi	r25, 0x03	; 3
     da4:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
     da8:	78 94       	sei

}
     daa:	08 95       	ret

00000dac <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
     dac:	80 91 63 06 	lds	r24, 0x0663
     db0:	08 95       	ret

00000db2 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     db2:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
     db4:	c0 98       	cbi	0x18, 0	; 24
     db6:	89 ec       	ldi	r24, 0xC9	; 201
     db8:	8f b9       	out	0x0f, r24	; 15
     dba:	77 9b       	sbis	0x0e, 7	; 14
     dbc:	fe cf       	rjmp	.-4      	; 0xdba <rf_security_set_ctr_counter+0x8>
     dbe:	80 e8       	ldi	r24, 0x80	; 128
     dc0:	8f b9       	out	0x0f, r24	; 15
     dc2:	77 9b       	sbis	0x0e, 7	; 14
     dc4:	fe cf       	rjmp	.-4      	; 0xdc2 <rf_security_set_ctr_counter+0x10>
     dc6:	82 e0       	ldi	r24, 0x02	; 2
     dc8:	81 50       	subi	r24, 0x01	; 1
     dca:	df 01       	movw	r26, r30
     dcc:	a8 0f       	add	r26, r24
     dce:	b1 1d       	adc	r27, r1
     dd0:	9c 91       	ld	r25, X
     dd2:	9f b9       	out	0x0f, r25	; 15
     dd4:	77 9b       	sbis	0x0e, 7	; 14
     dd6:	fe cf       	rjmp	.-4      	; 0xdd4 <rf_security_set_ctr_counter+0x22>
     dd8:	88 23       	and	r24, r24
     dda:	b1 f7       	brne	.-20     	; 0xdc8 <rf_security_set_ctr_counter+0x16>
     ddc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
     dde:	c0 98       	cbi	0x18, 0	; 24
     de0:	8b ec       	ldi	r24, 0xCB	; 203
     de2:	8f b9       	out	0x0f, r24	; 15
     de4:	77 9b       	sbis	0x0e, 7	; 14
     de6:	fe cf       	rjmp	.-4      	; 0xde4 <rf_security_set_ctr_counter+0x32>
     de8:	80 e8       	ldi	r24, 0x80	; 128
     dea:	8f b9       	out	0x0f, r24	; 15
     dec:	77 9b       	sbis	0x0e, 7	; 14
     dee:	fe cf       	rjmp	.-4      	; 0xdec <rf_security_set_ctr_counter+0x3a>
     df0:	82 e0       	ldi	r24, 0x02	; 2
     df2:	81 50       	subi	r24, 0x01	; 1
     df4:	df 01       	movw	r26, r30
     df6:	a8 0f       	add	r26, r24
     df8:	b1 1d       	adc	r27, r1
     dfa:	12 96       	adiw	r26, 0x02	; 2
     dfc:	9c 91       	ld	r25, X
     dfe:	12 97       	sbiw	r26, 0x02	; 2
     e00:	9f b9       	out	0x0f, r25	; 15
     e02:	77 9b       	sbis	0x0e, 7	; 14
     e04:	fe cf       	rjmp	.-4      	; 0xe02 <rf_security_set_ctr_counter+0x50>
     e06:	88 23       	and	r24, r24
     e08:	a1 f7       	brne	.-24     	; 0xdf2 <rf_security_set_ctr_counter+0x40>
     e0a:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
     e0c:	80 81       	ld	r24, Z
     e0e:	80 93 64 06 	sts	0x0664, r24
    tx_ctr[1]=counter[1];
     e12:	81 81       	ldd	r24, Z+1	; 0x01
     e14:	80 93 65 06 	sts	0x0665, r24
    tx_ctr[2]=counter[2];
     e18:	82 81       	ldd	r24, Z+2	; 0x02
     e1a:	80 93 66 06 	sts	0x0666, r24
    tx_ctr[3]=counter[3];
     e1e:	83 81       	ldd	r24, Z+3	; 0x03
     e20:	80 93 67 06 	sts	0x0667, r24
}
     e24:	08 95       	ret

00000e26 <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
     e26:	8f 92       	push	r8
     e28:	9f 92       	push	r9
     e2a:	af 92       	push	r10
     e2c:	bf 92       	push	r11
     e2e:	cf 92       	push	r12
     e30:	df 92       	push	r13
     e32:	ef 92       	push	r14
     e34:	ff 92       	push	r15
     e36:	0f 93       	push	r16
     e38:	1f 93       	push	r17
     e3a:	df 93       	push	r29
     e3c:	cf 93       	push	r28
     e3e:	00 d0       	rcall	.+0      	; 0xe40 <rf_security_set_key+0x1a>
     e40:	00 d0       	rcall	.+0      	; 0xe42 <rf_security_set_key+0x1c>
     e42:	cd b7       	in	r28, 0x3d	; 61
     e44:	de b7       	in	r29, 0x3e	; 62
     e46:	e8 2e       	mov	r14, r24
     e48:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
     e4a:	84 e6       	ldi	r24, 0x64	; 100
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
     e52:	f0 2e       	mov	r15, r16
     e54:	20 e0       	ldi	r18, 0x00	; 0
     e56:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     e58:	8e 01       	movw	r16, r28
     e5a:	0f 5f       	subi	r16, 0xFF	; 255
     e5c:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     e5e:	f3 e0       	ldi	r31, 0x03	; 3
     e60:	cf 2e       	mov	r12, r31
     e62:	d1 2c       	mov	r13, r1
     e64:	cc 0e       	add	r12, r28
     e66:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
     e68:	f7 01       	movw	r30, r14
     e6a:	91 90       	ld	r9, Z+
     e6c:	7f 01       	movw	r14, r30
     e6e:	88 24       	eor	r8, r8
     e70:	80 81       	ld	r24, Z
     e72:	90 e0       	ldi	r25, 0x00	; 0
     e74:	88 29       	or	r24, r8
     e76:	99 29       	or	r25, r9
     e78:	9a 83       	std	Y+2, r25	; 0x02
     e7a:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
     e7c:	84 e6       	ldi	r24, 0x64	; 100
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	2b 83       	std	Y+3, r18	; 0x03
     e82:	3c 83       	std	Y+4, r19	; 0x04
     e84:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     e88:	c0 98       	cbi	0x18, 0	; 24
     e8a:	2b 81       	ldd	r18, Y+3	; 0x03
     e8c:	3c 81       	ldd	r19, Y+4	; 0x04
     e8e:	82 2f       	mov	r24, r18
     e90:	80 68       	ori	r24, 0x80	; 128
     e92:	8f b9       	out	0x0f, r24	; 15
     e94:	77 9b       	sbis	0x0e, 7	; 14
     e96:	fe cf       	rjmp	.-4      	; 0xe94 <rf_security_set_key+0x6e>
     e98:	c9 01       	movw	r24, r18
     e9a:	95 95       	asr	r25
     e9c:	87 95       	ror	r24
     e9e:	80 7c       	andi	r24, 0xC0	; 192
     ea0:	8f b9       	out	0x0f, r24	; 15
     ea2:	77 9b       	sbis	0x0e, 7	; 14
     ea4:	fe cf       	rjmp	.-4      	; 0xea2 <rf_security_set_key+0x7c>
     ea6:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     ea8:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     eaa:	81 91       	ld	r24, Z+
     eac:	8f b9       	out	0x0f, r24	; 15
     eae:	77 9b       	sbis	0x0e, 7	; 14
     eb0:	fe cf       	rjmp	.-4      	; 0xeae <rf_security_set_key+0x88>
     eb2:	ec 15       	cp	r30, r12
     eb4:	fd 05       	cpc	r31, r13
     eb6:	c9 f7       	brne	.-14     	; 0xeaa <rf_security_set_key+0x84>
     eb8:	c0 9a       	sbi	0x18, 0	; 24
     eba:	2e 5f       	subi	r18, 0xFE	; 254
     ebc:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
     ebe:	f1 e0       	ldi	r31, 0x01	; 1
     ec0:	20 31       	cpi	r18, 0x10	; 16
     ec2:	3f 07       	cpc	r19, r31
     ec4:	89 f6       	brne	.-94     	; 0xe68 <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
     ec6:	84 e6       	ldi	r24, 0x64	; 100
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
     ece:	20 e4       	ldi	r18, 0x40	; 64
     ed0:	31 e0       	ldi	r19, 0x01	; 1
     ed2:	80 e1       	ldi	r24, 0x10	; 16
     ed4:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
     ed6:	1a 82       	std	Y+2, r1	; 0x02
     ed8:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
     eda:	c0 98       	cbi	0x18, 0	; 24
     edc:	42 2f       	mov	r20, r18
     ede:	40 68       	ori	r20, 0x80	; 128
     ee0:	4f b9       	out	0x0f, r20	; 15
     ee2:	77 9b       	sbis	0x0e, 7	; 14
     ee4:	fe cf       	rjmp	.-4      	; 0xee2 <rf_security_set_key+0xbc>
     ee6:	a9 01       	movw	r20, r18
     ee8:	55 95       	asr	r21
     eea:	47 95       	ror	r20
     eec:	40 7c       	andi	r20, 0xC0	; 192
     eee:	4f b9       	out	0x0f, r20	; 15
     ef0:	77 9b       	sbis	0x0e, 7	; 14
     ef2:	fe cf       	rjmp	.-4      	; 0xef0 <rf_security_set_key+0xca>
     ef4:	f8 01       	movw	r30, r16
     ef6:	41 91       	ld	r20, Z+
     ef8:	4f b9       	out	0x0f, r20	; 15
     efa:	77 9b       	sbis	0x0e, 7	; 14
     efc:	fe cf       	rjmp	.-4      	; 0xefa <rf_security_set_key+0xd4>
     efe:	ec 15       	cp	r30, r12
     f00:	fd 05       	cpc	r31, r13
     f02:	c9 f7       	brne	.-14     	; 0xef6 <rf_security_set_key+0xd0>
     f04:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
     f06:	c0 98       	cbi	0x18, 0	; 24
     f08:	48 2f       	mov	r20, r24
     f0a:	40 68       	ori	r20, 0x80	; 128
     f0c:	4f b9       	out	0x0f, r20	; 15
     f0e:	77 9b       	sbis	0x0e, 7	; 14
     f10:	fe cf       	rjmp	.-4      	; 0xf0e <rf_security_set_key+0xe8>
     f12:	ac 01       	movw	r20, r24
     f14:	55 95       	asr	r21
     f16:	47 95       	ror	r20
     f18:	40 7c       	andi	r20, 0xC0	; 192
     f1a:	4f b9       	out	0x0f, r20	; 15
     f1c:	77 9b       	sbis	0x0e, 7	; 14
     f1e:	fe cf       	rjmp	.-4      	; 0xf1c <rf_security_set_key+0xf6>
     f20:	f8 01       	movw	r30, r16
     f22:	41 91       	ld	r20, Z+
     f24:	4f b9       	out	0x0f, r20	; 15
     f26:	77 9b       	sbis	0x0e, 7	; 14
     f28:	fe cf       	rjmp	.-4      	; 0xf26 <rf_security_set_key+0x100>
     f2a:	ec 15       	cp	r30, r12
     f2c:	fd 05       	cpc	r31, r13
     f2e:	c9 f7       	brne	.-14     	; 0xf22 <rf_security_set_key+0xfc>
     f30:	c0 9a       	sbi	0x18, 0	; 24
     f32:	02 96       	adiw	r24, 0x02	; 2
     f34:	2e 5f       	subi	r18, 0xFE	; 254
     f36:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
     f38:	41 e0       	ldi	r20, 0x01	; 1
     f3a:	8e 31       	cpi	r24, 0x1E	; 30
     f3c:	94 07       	cpc	r25, r20
     f3e:	59 f6       	brne	.-106    	; 0xed6 <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	9a 83       	std	Y+2, r25	; 0x02
     f46:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     f48:	c0 98       	cbi	0x18, 0	; 24
     f4a:	8e ec       	ldi	r24, 0xCE	; 206
     f4c:	8f b9       	out	0x0f, r24	; 15
     f4e:	77 9b       	sbis	0x0e, 7	; 14
     f50:	fe cf       	rjmp	.-4      	; 0xf4e <rf_security_set_key+0x128>
     f52:	80 e8       	ldi	r24, 0x80	; 128
     f54:	8f b9       	out	0x0f, r24	; 15
     f56:	77 9b       	sbis	0x0e, 7	; 14
     f58:	fe cf       	rjmp	.-4      	; 0xf56 <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     f5a:	c8 01       	movw	r24, r16
     f5c:	02 96       	adiw	r24, 0x02	; 2
     f5e:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     f60:	21 91       	ld	r18, Z+
     f62:	2f b9       	out	0x0f, r18	; 15
     f64:	77 9b       	sbis	0x0e, 7	; 14
     f66:	fe cf       	rjmp	.-4      	; 0xf64 <rf_security_set_key+0x13e>
     f68:	e8 17       	cp	r30, r24
     f6a:	f9 07       	cpc	r31, r25
     f6c:	c9 f7       	brne	.-14     	; 0xf60 <rf_security_set_key+0x13a>
     f6e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     f70:	c0 98       	cbi	0x18, 0	; 24
     f72:	8e e9       	ldi	r24, 0x9E	; 158
     f74:	8f b9       	out	0x0f, r24	; 15
     f76:	77 9b       	sbis	0x0e, 7	; 14
     f78:	fe cf       	rjmp	.-4      	; 0xf76 <rf_security_set_key+0x150>
     f7a:	80 e8       	ldi	r24, 0x80	; 128
     f7c:	8f b9       	out	0x0f, r24	; 15
     f7e:	77 9b       	sbis	0x0e, 7	; 14
     f80:	fe cf       	rjmp	.-4      	; 0xf7e <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     f82:	0e 5f       	subi	r16, 0xFE	; 254
     f84:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     f86:	f5 01       	movw	r30, r10
     f88:	81 91       	ld	r24, Z+
     f8a:	5f 01       	movw	r10, r30
     f8c:	8f b9       	out	0x0f, r24	; 15
     f8e:	77 9b       	sbis	0x0e, 7	; 14
     f90:	fe cf       	rjmp	.-4      	; 0xf8e <rf_security_set_key+0x168>
     f92:	a0 16       	cp	r10, r16
     f94:	b1 06       	cpc	r11, r17
     f96:	b9 f7       	brne	.-18     	; 0xf86 <rf_security_set_key+0x160>
     f98:	c0 9a       	sbi	0x18, 0	; 24
}
     f9a:	0f 90       	pop	r0
     f9c:	0f 90       	pop	r0
     f9e:	0f 90       	pop	r0
     fa0:	0f 90       	pop	r0
     fa2:	cf 91       	pop	r28
     fa4:	df 91       	pop	r29
     fa6:	1f 91       	pop	r17
     fa8:	0f 91       	pop	r16
     faa:	ff 90       	pop	r15
     fac:	ef 90       	pop	r14
     fae:	df 90       	pop	r13
     fb0:	cf 90       	pop	r12
     fb2:	bf 90       	pop	r11
     fb4:	af 90       	pop	r10
     fb6:	9f 90       	pop	r9
     fb8:	8f 90       	pop	r8
     fba:	08 95       	ret

00000fbc <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
     fbc:	c0 98       	cbi	0x18, 0	; 24
     fbe:	89 e1       	ldi	r24, 0x19	; 25
     fc0:	8f b9       	out	0x0f, r24	; 15
     fc2:	77 9b       	sbis	0x0e, 7	; 14
     fc4:	fe cf       	rjmp	.-4      	; 0xfc2 <rf_security_enable+0x6>
     fc6:	83 e0       	ldi	r24, 0x03	; 3
     fc8:	8f b9       	out	0x0f, r24	; 15
     fca:	77 9b       	sbis	0x0e, 7	; 14
     fcc:	fe cf       	rjmp	.-4      	; 0xfca <rf_security_enable+0xe>
     fce:	86 e0       	ldi	r24, 0x06	; 6
     fd0:	8f b9       	out	0x0f, r24	; 15
     fd2:	77 9b       	sbis	0x0e, 7	; 14
     fd4:	fe cf       	rjmp	.-4      	; 0xfd2 <rf_security_enable+0x16>
     fd6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
     fd8:	c0 98       	cbi	0x18, 0	; 24
     fda:	8a e1       	ldi	r24, 0x1A	; 26
     fdc:	8f b9       	out	0x0f, r24	; 15
     fde:	77 9b       	sbis	0x0e, 7	; 14
     fe0:	fe cf       	rjmp	.-4      	; 0xfde <rf_security_enable+0x22>
     fe2:	8e e0       	ldi	r24, 0x0E	; 14
     fe4:	8f b9       	out	0x0f, r24	; 15
     fe6:	77 9b       	sbis	0x0e, 7	; 14
     fe8:	fe cf       	rjmp	.-4      	; 0xfe6 <rf_security_enable+0x2a>
     fea:	8e e0       	ldi	r24, 0x0E	; 14
     fec:	8f b9       	out	0x0f, r24	; 15
     fee:	77 9b       	sbis	0x0e, 7	; 14
     ff0:	fe cf       	rjmp	.-4      	; 0xfee <rf_security_enable+0x32>
     ff2:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	80 93 54 06 	sts	0x0654, r24
}
     ffa:	08 95       	ret

00000ffc <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
     ffc:	c0 98       	cbi	0x18, 0	; 24
     ffe:	89 e1       	ldi	r24, 0x19	; 25
    1000:	8f b9       	out	0x0f, r24	; 15
    1002:	77 9b       	sbis	0x0e, 7	; 14
    1004:	fe cf       	rjmp	.-4      	; 0x1002 <rf_security_disable+0x6>
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	8f b9       	out	0x0f, r24	; 15
    100a:	77 9b       	sbis	0x0e, 7	; 14
    100c:	fe cf       	rjmp	.-4      	; 0x100a <rf_security_disable+0xe>
    100e:	84 ec       	ldi	r24, 0xC4	; 196
    1010:	8f b9       	out	0x0f, r24	; 15
    1012:	77 9b       	sbis	0x0e, 7	; 14
    1014:	fe cf       	rjmp	.-4      	; 0x1012 <rf_security_disable+0x16>
    1016:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    1018:	10 92 54 06 	sts	0x0654, r1
}
    101c:	08 95       	ret

0000101e <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    101e:	80 91 52 06 	lds	r24, 0x0652
    1022:	90 91 53 06 	lds	r25, 0x0653
    1026:	08 95       	ret

00001028 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	8f 71       	andi	r24, 0x1F	; 31
    102c:	90 70       	andi	r25, 0x00	; 0
    102e:	80 6e       	ori	r24, 0xE0	; 224
    1030:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    1032:	c0 98       	cbi	0x18, 0	; 24
    1034:	25 e1       	ldi	r18, 0x15	; 21
    1036:	2f b9       	out	0x0f, r18	; 15
    1038:	77 9b       	sbis	0x0e, 7	; 14
    103a:	fe cf       	rjmp	.-4      	; 0x1038 <rf_tx_power+0x10>
    103c:	9f b9       	out	0x0f, r25	; 15
    103e:	77 9b       	sbis	0x0e, 7	; 14
    1040:	fe cf       	rjmp	.-4      	; 0x103e <rf_tx_power+0x16>
    1042:	8f b9       	out	0x0f, r24	; 15
    1044:	77 9b       	sbis	0x0e, 7	; 14
    1046:	fe cf       	rjmp	.-4      	; 0x1044 <rf_tx_power+0x1c>
    1048:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    104a:	08 95       	ret

0000104c <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    104c:	0e 94 82 06 	call	0xd04	; 0xd04 <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1050:	08 95       	ret

00001052 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    1052:	80 91 55 06 	lds	r24, 0x0655
    1056:	90 91 56 06 	lds	r25, 0x0656
    105a:	98 60       	ori	r25, 0x08	; 8
    105c:	90 93 56 06 	sts	0x0656, r25
    1060:	80 93 55 06 	sts	0x0655, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1064:	c0 98       	cbi	0x18, 0	; 24
    1066:	81 e1       	ldi	r24, 0x11	; 17
    1068:	8f b9       	out	0x0f, r24	; 15
    106a:	77 9b       	sbis	0x0e, 7	; 14
    106c:	fe cf       	rjmp	.-4      	; 0x106a <rf_addr_decode_enable+0x18>
    106e:	80 91 56 06 	lds	r24, 0x0656
    1072:	8f b9       	out	0x0f, r24	; 15
    1074:	77 9b       	sbis	0x0e, 7	; 14
    1076:	fe cf       	rjmp	.-4      	; 0x1074 <rf_addr_decode_enable+0x22>
    1078:	80 91 55 06 	lds	r24, 0x0655
    107c:	8f b9       	out	0x0f, r24	; 15
    107e:	77 9b       	sbis	0x0e, 7	; 14
    1080:	fe cf       	rjmp	.-4      	; 0x107e <rf_addr_decode_enable+0x2c>
    1082:	c0 9a       	sbi	0x18, 0	; 24
}
    1084:	08 95       	ret

00001086 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    1086:	80 91 55 06 	lds	r24, 0x0655
    108a:	90 91 56 06 	lds	r25, 0x0656
    108e:	97 7f       	andi	r25, 0xF7	; 247
    1090:	90 93 56 06 	sts	0x0656, r25
    1094:	80 93 55 06 	sts	0x0655, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1098:	c0 98       	cbi	0x18, 0	; 24
    109a:	81 e1       	ldi	r24, 0x11	; 17
    109c:	8f b9       	out	0x0f, r24	; 15
    109e:	77 9b       	sbis	0x0e, 7	; 14
    10a0:	fe cf       	rjmp	.-4      	; 0x109e <rf_addr_decode_disable+0x18>
    10a2:	80 91 56 06 	lds	r24, 0x0656
    10a6:	8f b9       	out	0x0f, r24	; 15
    10a8:	77 9b       	sbis	0x0e, 7	; 14
    10aa:	fe cf       	rjmp	.-4      	; 0x10a8 <rf_addr_decode_disable+0x22>
    10ac:	80 91 55 06 	lds	r24, 0x0655
    10b0:	8f b9       	out	0x0f, r24	; 15
    10b2:	77 9b       	sbis	0x0e, 7	; 14
    10b4:	fe cf       	rjmp	.-4      	; 0x10b2 <rf_addr_decode_disable+0x2c>
    10b6:	c0 9a       	sbi	0x18, 0	; 24
}
    10b8:	08 95       	ret

000010ba <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    10ba:	81 e0       	ldi	r24, 0x01	; 1
    10bc:	80 93 62 06 	sts	0x0662, r24
    mdmctrl0 |= 0x0010;
    10c0:	80 91 55 06 	lds	r24, 0x0655
    10c4:	90 91 56 06 	lds	r25, 0x0656
    10c8:	80 61       	ori	r24, 0x10	; 16
    10ca:	90 93 56 06 	sts	0x0656, r25
    10ce:	80 93 55 06 	sts	0x0655, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    10d2:	c0 98       	cbi	0x18, 0	; 24
    10d4:	81 e1       	ldi	r24, 0x11	; 17
    10d6:	8f b9       	out	0x0f, r24	; 15
    10d8:	77 9b       	sbis	0x0e, 7	; 14
    10da:	fe cf       	rjmp	.-4      	; 0x10d8 <rf_auto_ack_enable+0x1e>
    10dc:	80 91 56 06 	lds	r24, 0x0656
    10e0:	8f b9       	out	0x0f, r24	; 15
    10e2:	77 9b       	sbis	0x0e, 7	; 14
    10e4:	fe cf       	rjmp	.-4      	; 0x10e2 <rf_auto_ack_enable+0x28>
    10e6:	80 91 55 06 	lds	r24, 0x0655
    10ea:	8f b9       	out	0x0f, r24	; 15
    10ec:	77 9b       	sbis	0x0e, 7	; 14
    10ee:	fe cf       	rjmp	.-4      	; 0x10ec <rf_auto_ack_enable+0x32>
    10f0:	c0 9a       	sbi	0x18, 0	; 24
}
    10f2:	08 95       	ret

000010f4 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    10f4:	10 92 62 06 	sts	0x0662, r1
    mdmctrl0 &= (~0x0010);
    10f8:	80 91 55 06 	lds	r24, 0x0655
    10fc:	90 91 56 06 	lds	r25, 0x0656
    1100:	8f 7e       	andi	r24, 0xEF	; 239
    1102:	90 93 56 06 	sts	0x0656, r25
    1106:	80 93 55 06 	sts	0x0655, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    110a:	c0 98       	cbi	0x18, 0	; 24
    110c:	81 e1       	ldi	r24, 0x11	; 17
    110e:	8f b9       	out	0x0f, r24	; 15
    1110:	77 9b       	sbis	0x0e, 7	; 14
    1112:	fe cf       	rjmp	.-4      	; 0x1110 <__stack+0x11>
    1114:	80 91 56 06 	lds	r24, 0x0656
    1118:	8f b9       	out	0x0f, r24	; 15
    111a:	77 9b       	sbis	0x0e, 7	; 14
    111c:	fe cf       	rjmp	.-4      	; 0x111a <__stack+0x1b>
    111e:	80 91 55 06 	lds	r24, 0x0655
    1122:	8f b9       	out	0x0f, r24	; 15
    1124:	77 9b       	sbis	0x0e, 7	; 14
    1126:	fe cf       	rjmp	.-4      	; 0x1124 <__stack+0x25>
    1128:	c0 9a       	sbi	0x18, 0	; 24
}
    112a:	08 95       	ret

0000112c <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    112c:	df 93       	push	r29
    112e:	cf 93       	push	r28
    1130:	00 d0       	rcall	.+0      	; 0x1132 <rf_addr_decode_set_my_mac+0x6>
    1132:	cd b7       	in	r28, 0x3d	; 61
    1134:	de b7       	in	r29, 0x3e	; 62
    1136:	9a 83       	std	Y+2, r25	; 0x02
    1138:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    113a:	90 93 5e 06 	sts	0x065E, r25
    113e:	80 93 5d 06 	sts	0x065D, r24
    nrk_spin_wait_us(500);
    1142:	84 ef       	ldi	r24, 0xF4	; 244
    1144:	91 e0       	ldi	r25, 0x01	; 1
    1146:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    114a:	c0 98       	cbi	0x18, 0	; 24
    114c:	8a ee       	ldi	r24, 0xEA	; 234
    114e:	8f b9       	out	0x0f, r24	; 15
    1150:	77 9b       	sbis	0x0e, 7	; 14
    1152:	fe cf       	rjmp	.-4      	; 0x1150 <rf_addr_decode_set_my_mac+0x24>
    1154:	80 e8       	ldi	r24, 0x80	; 128
    1156:	8f b9       	out	0x0f, r24	; 15
    1158:	77 9b       	sbis	0x0e, 7	; 14
    115a:	fe cf       	rjmp	.-4      	; 0x1158 <rf_addr_decode_set_my_mac+0x2c>
    115c:	fe 01       	movw	r30, r28
    115e:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    1160:	ce 01       	movw	r24, r28
    1162:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1164:	21 91       	ld	r18, Z+
    1166:	2f b9       	out	0x0f, r18	; 15
    1168:	77 9b       	sbis	0x0e, 7	; 14
    116a:	fe cf       	rjmp	.-4      	; 0x1168 <rf_addr_decode_set_my_mac+0x3c>
    116c:	e8 17       	cp	r30, r24
    116e:	f9 07       	cpc	r31, r25
    1170:	c9 f7       	brne	.-14     	; 0x1164 <rf_addr_decode_set_my_mac+0x38>
    1172:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1174:	84 ef       	ldi	r24, 0xF4	; 244
    1176:	91 e0       	ldi	r25, 0x01	; 1
    1178:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
}
    117c:	0f 90       	pop	r0
    117e:	0f 90       	pop	r0
    1180:	cf 91       	pop	r28
    1182:	df 91       	pop	r29
    1184:	08 95       	ret

00001186 <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    1186:	cf 93       	push	r28
    1188:	df 93       	push	r29
    118a:	ec 01       	movw	r28, r24
    118c:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    118e:	c0 98       	cbi	0x18, 0	; 24
    1190:	98 e0       	ldi	r25, 0x08	; 8
    1192:	9f b9       	out	0x0f, r25	; 15
    1194:	77 9b       	sbis	0x0e, 7	; 14
    1196:	fe cf       	rjmp	.-4      	; 0x1194 <rf_set_rx+0xe>
    1198:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    119a:	c0 98       	cbi	0x18, 0	; 24
    119c:	98 e0       	ldi	r25, 0x08	; 8
    119e:	9f b9       	out	0x0f, r25	; 15
    11a0:	77 9b       	sbis	0x0e, 7	; 14
    11a2:	fe cf       	rjmp	.-4      	; 0x11a0 <rf_set_rx+0x1a>
    11a4:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    11a6:	0e 94 82 06 	call	0xd04	; 0xd04 <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    11aa:	d0 93 58 06 	sts	0x0658, r29
    11ae:	c0 93 57 06 	sts	0x0657, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    11b2:	df 91       	pop	r29
    11b4:	cf 91       	pop	r28
    11b6:	08 95       	ret

000011b8 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    11b8:	df 92       	push	r13
    11ba:	ef 92       	push	r14
    11bc:	ff 92       	push	r15
    11be:	0f 93       	push	r16
    11c0:	1f 93       	push	r17
    11c2:	df 93       	push	r29
    11c4:	cf 93       	push	r28
    11c6:	00 d0       	rcall	.+0      	; 0x11c8 <rf_init+0x10>
    11c8:	cd b7       	in	r28, 0x3d	; 61
    11ca:	de b7       	in	r29, 0x3e	; 62
    11cc:	8c 01       	movw	r16, r24
    11ce:	d6 2e       	mov	r13, r22
    11d0:	5a 83       	std	Y+2, r21	; 0x02
    11d2:	49 83       	std	Y+1, r20	; 0x01
    11d4:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    11d6:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    11d8:	88 ee       	ldi	r24, 0xE8	; 232
    11da:	93 e0       	ldi	r25, 0x03	; 3
    11dc:	0e 94 df 11 	call	0x23be	; 0x23be <halWait>
    SET_RESET_ACTIVE();
    11e0:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    11e2:	81 e0       	ldi	r24, 0x01	; 1
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	0e 94 df 11 	call	0x23be	; 0x23be <halWait>
    SET_RESET_INACTIVE();
    11ea:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    11ec:	84 e6       	ldi	r24, 0x64	; 100
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	0e 94 df 11 	call	0x23be	; 0x23be <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    11f4:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    11f6:	c0 98       	cbi	0x18, 0	; 24
    11f8:	81 e0       	ldi	r24, 0x01	; 1
    11fa:	8f b9       	out	0x0f, r24	; 15
    11fc:	77 9b       	sbis	0x0e, 7	; 14
    11fe:	fe cf       	rjmp	.-4      	; 0x11fc <rf_init+0x44>
    1200:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1202:	82 ee       	ldi	r24, 0xE2	; 226
    1204:	92 e0       	ldi	r25, 0x02	; 2
    1206:	90 93 56 06 	sts	0x0656, r25
    120a:	80 93 55 06 	sts	0x0655, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    120e:	c0 98       	cbi	0x18, 0	; 24
    1210:	81 e1       	ldi	r24, 0x11	; 17
    1212:	8f b9       	out	0x0f, r24	; 15
    1214:	77 9b       	sbis	0x0e, 7	; 14
    1216:	fe cf       	rjmp	.-4      	; 0x1214 <rf_init+0x5c>
    1218:	80 91 56 06 	lds	r24, 0x0656
    121c:	8f b9       	out	0x0f, r24	; 15
    121e:	77 9b       	sbis	0x0e, 7	; 14
    1220:	fe cf       	rjmp	.-4      	; 0x121e <rf_init+0x66>
    1222:	80 91 55 06 	lds	r24, 0x0655
    1226:	8f b9       	out	0x0f, r24	; 15
    1228:	77 9b       	sbis	0x0e, 7	; 14
    122a:	fe cf       	rjmp	.-4      	; 0x1228 <rf_init+0x70>
    122c:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    122e:	c0 98       	cbi	0x18, 0	; 24
    1230:	82 e1       	ldi	r24, 0x12	; 18
    1232:	8f b9       	out	0x0f, r24	; 15
    1234:	77 9b       	sbis	0x0e, 7	; 14
    1236:	fe cf       	rjmp	.-4      	; 0x1234 <rf_init+0x7c>
    1238:	85 e0       	ldi	r24, 0x05	; 5
    123a:	8f b9       	out	0x0f, r24	; 15
    123c:	77 9b       	sbis	0x0e, 7	; 14
    123e:	fe cf       	rjmp	.-4      	; 0x123c <rf_init+0x84>
    1240:	1f b8       	out	0x0f, r1	; 15
    1242:	77 9b       	sbis	0x0e, 7	; 14
    1244:	fe cf       	rjmp	.-4      	; 0x1242 <rf_init+0x8a>
    1246:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    1248:	c0 98       	cbi	0x18, 0	; 24
    124a:	8c e1       	ldi	r24, 0x1C	; 28
    124c:	8f b9       	out	0x0f, r24	; 15
    124e:	77 9b       	sbis	0x0e, 7	; 14
    1250:	fe cf       	rjmp	.-4      	; 0x124e <rf_init+0x96>
    1252:	1f b8       	out	0x0f, r1	; 15
    1254:	77 9b       	sbis	0x0e, 7	; 14
    1256:	fe cf       	rjmp	.-4      	; 0x1254 <rf_init+0x9c>
    1258:	8f e7       	ldi	r24, 0x7F	; 127
    125a:	8f b9       	out	0x0f, r24	; 15
    125c:	77 9b       	sbis	0x0e, 7	; 14
    125e:	fe cf       	rjmp	.-4      	; 0x125c <rf_init+0xa4>
    1260:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    1262:	c0 98       	cbi	0x18, 0	; 24
    1264:	89 e1       	ldi	r24, 0x19	; 25
    1266:	8f b9       	out	0x0f, r24	; 15
    1268:	77 9b       	sbis	0x0e, 7	; 14
    126a:	fe cf       	rjmp	.-4      	; 0x1268 <rf_init+0xb0>
    126c:	81 e0       	ldi	r24, 0x01	; 1
    126e:	8f b9       	out	0x0f, r24	; 15
    1270:	77 9b       	sbis	0x0e, 7	; 14
    1272:	fe cf       	rjmp	.-4      	; 0x1270 <rf_init+0xb8>
    1274:	84 ec       	ldi	r24, 0xC4	; 196
    1276:	8f b9       	out	0x0f, r24	; 15
    1278:	77 9b       	sbis	0x0e, 7	; 14
    127a:	fe cf       	rjmp	.-4      	; 0x1278 <rf_init+0xc0>
    127c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    127e:	c0 98       	cbi	0x18, 0	; 24
    1280:	87 e1       	ldi	r24, 0x17	; 23
    1282:	8f b9       	out	0x0f, r24	; 15
    1284:	77 9b       	sbis	0x0e, 7	; 14
    1286:	fe cf       	rjmp	.-4      	; 0x1284 <rf_init+0xcc>
    1288:	8a e1       	ldi	r24, 0x1A	; 26
    128a:	8f b9       	out	0x0f, r24	; 15
    128c:	77 9b       	sbis	0x0e, 7	; 14
    128e:	fe cf       	rjmp	.-4      	; 0x128c <rf_init+0xd4>
    1290:	86 e5       	ldi	r24, 0x56	; 86
    1292:	8f b9       	out	0x0f, r24	; 15
    1294:	77 9b       	sbis	0x0e, 7	; 14
    1296:	fe cf       	rjmp	.-4      	; 0x1294 <rf_init+0xdc>
    1298:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    129a:	84 ef       	ldi	r24, 0xF4	; 244
    129c:	91 e0       	ldi	r25, 0x01	; 1
    129e:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    12a2:	c0 98       	cbi	0x18, 0	; 24
    12a4:	88 ee       	ldi	r24, 0xE8	; 232
    12a6:	8f b9       	out	0x0f, r24	; 15
    12a8:	77 9b       	sbis	0x0e, 7	; 14
    12aa:	fe cf       	rjmp	.-4      	; 0x12a8 <rf_init+0xf0>
    12ac:	80 e8       	ldi	r24, 0x80	; 128
    12ae:	8f b9       	out	0x0f, r24	; 15
    12b0:	77 9b       	sbis	0x0e, 7	; 14
    12b2:	fe cf       	rjmp	.-4      	; 0x12b0 <rf_init+0xf8>
    12b4:	fe 01       	movw	r30, r28
    12b6:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    12b8:	ce 01       	movw	r24, r28
    12ba:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    12bc:	21 91       	ld	r18, Z+
    12be:	2f b9       	out	0x0f, r18	; 15
    12c0:	77 9b       	sbis	0x0e, 7	; 14
    12c2:	fe cf       	rjmp	.-4      	; 0x12c0 <rf_init+0x108>
    12c4:	e8 17       	cp	r30, r24
    12c6:	f9 07       	cpc	r31, r25
    12c8:	c9 f7       	brne	.-14     	; 0x12bc <rf_init+0x104>
    12ca:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    12cc:	84 ef       	ldi	r24, 0xF4	; 244
    12ce:	91 e0       	ldi	r25, 0x01	; 1
    12d0:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    12d4:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    12d6:	8d 2d       	mov	r24, r13
    12d8:	0e 94 82 06 	call	0xd04	; 0xd04 <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    12dc:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    12de:	10 93 58 06 	sts	0x0658, r17
    12e2:	00 93 57 06 	sts	0x0657, r16
    rfSettings.panId = panId;
    12e6:	89 81       	ldd	r24, Y+1	; 0x01
    12e8:	9a 81       	ldd	r25, Y+2	; 0x02
    12ea:	90 93 5c 06 	sts	0x065C, r25
    12ee:	80 93 5b 06 	sts	0x065B, r24
    rfSettings.myAddr = myAddr;
    12f2:	f0 92 5e 06 	sts	0x065E, r15
    12f6:	e0 92 5d 06 	sts	0x065D, r14
    rfSettings.txSeqNumber = 0;
    12fa:	10 92 59 06 	sts	0x0659, r1
    rfSettings.receiveOn = FALSE;
    12fe:	10 92 5f 06 	sts	0x065F, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1302:	0e 94 9d 06 	call	0xd3a	; 0xd3a <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    1306:	10 92 62 06 	sts	0x0662, r1
    security_enable=0;
    130a:	10 92 54 06 	sts	0x0654, r1
    last_pkt_encrypted=0;
    130e:	10 92 63 06 	sts	0x0663, r1
} // rf_init()
    1312:	0f 90       	pop	r0
    1314:	0f 90       	pop	r0
    1316:	cf 91       	pop	r28
    1318:	df 91       	pop	r29
    131a:	1f 91       	pop	r17
    131c:	0f 91       	pop	r16
    131e:	ff 90       	pop	r15
    1320:	ef 90       	pop	r14
    1322:	df 90       	pop	r13
    1324:	08 95       	ret

00001326 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	80 93 5f 06 	sts	0x065F, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    132c:	c0 98       	cbi	0x18, 0	; 24
    132e:	83 e0       	ldi	r24, 0x03	; 3
    1330:	8f b9       	out	0x0f, r24	; 15
    1332:	77 9b       	sbis	0x0e, 7	; 14
    1334:	fe cf       	rjmp	.-4      	; 0x1332 <rf_rx_on+0xc>
    1336:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1338:	c0 98       	cbi	0x18, 0	; 24
    133a:	88 e0       	ldi	r24, 0x08	; 8
    133c:	8f b9       	out	0x0f, r24	; 15
    133e:	77 9b       	sbis	0x0e, 7	; 14
    1340:	fe cf       	rjmp	.-4      	; 0x133e <rf_rx_on+0x18>
    1342:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1344:	10 92 68 06 	sts	0x0668, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1348:	08 95       	ret

0000134a <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    134a:	81 e0       	ldi	r24, 0x01	; 1
    134c:	80 93 5f 06 	sts	0x065F, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1350:	c0 98       	cbi	0x18, 0	; 24
    1352:	83 e0       	ldi	r24, 0x03	; 3
    1354:	8f b9       	out	0x0f, r24	; 15
    1356:	77 9b       	sbis	0x0e, 7	; 14
    1358:	fe cf       	rjmp	.-4      	; 0x1356 <rf_polling_rx_on+0xc>
    135a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    135c:	c0 98       	cbi	0x18, 0	; 24
    135e:	88 e0       	ldi	r24, 0x08	; 8
    1360:	8f b9       	out	0x0f, r24	; 15
    1362:	77 9b       	sbis	0x0e, 7	; 14
    1364:	fe cf       	rjmp	.-4      	; 0x1362 <rf_polling_rx_on+0x18>
    1366:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1368:	10 92 68 06 	sts	0x0668, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    136c:	08 95       	ret

0000136e <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    136e:	10 92 5f 06 	sts	0x065F, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    1372:	c0 98       	cbi	0x18, 0	; 24
    1374:	86 e0       	ldi	r24, 0x06	; 6
    1376:	8f b9       	out	0x0f, r24	; 15
    1378:	77 9b       	sbis	0x0e, 7	; 14
    137a:	fe cf       	rjmp	.-4      	; 0x1378 <rf_rx_off+0xa>
    137c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    137e:	10 92 68 06 	sts	0x0668, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1382:	08 95       	ret

00001384 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1384:	bf 92       	push	r11
    1386:	cf 92       	push	r12
    1388:	df 92       	push	r13
    138a:	ef 92       	push	r14
    138c:	ff 92       	push	r15
    138e:	0f 93       	push	r16
    1390:	1f 93       	push	r17
    1392:	df 93       	push	r29
    1394:	cf 93       	push	r28
    1396:	00 d0       	rcall	.+0      	; 0x1398 <rf_tx_tdma_packet+0x14>
    1398:	0f 92       	push	r0
    139a:	cd b7       	in	r28, 0x3d	; 61
    139c:	de b7       	in	r29, 0x3e	; 62
    139e:	8c 01       	movw	r16, r24
    13a0:	6b 01       	movw	r12, r22
    13a2:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    13a4:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    13a8:	c0 98       	cbi	0x18, 0	; 24
    13aa:	88 e0       	ldi	r24, 0x08	; 8
    13ac:	8f b9       	out	0x0f, r24	; 15
    13ae:	77 9b       	sbis	0x0e, 7	; 14
    13b0:	fe cf       	rjmp	.-4      	; 0x13ae <rf_tx_tdma_packet+0x2a>
    13b2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    13b4:	c0 98       	cbi	0x18, 0	; 24
    13b6:	88 e0       	ldi	r24, 0x08	; 8
    13b8:	8f b9       	out	0x0f, r24	; 15
    13ba:	77 9b       	sbis	0x0e, 7	; 14
    13bc:	fe cf       	rjmp	.-4      	; 0x13ba <rf_tx_tdma_packet+0x36>
    13be:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    13c0:	0e 99       	sbic	0x01, 6	; 1
    13c2:	fe cf       	rjmp	.-4      	; 0x13c0 <rf_tx_tdma_packet+0x3c>
    13c4:	84 99       	sbic	0x10, 4	; 16
    13c6:	fc cf       	rjmp	.-8      	; 0x13c0 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    13c8:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    13ca:	c0 98       	cbi	0x18, 0	; 24
    13cc:	89 e0       	ldi	r24, 0x09	; 9
    13ce:	8f b9       	out	0x0f, r24	; 15
    13d0:	77 9b       	sbis	0x0e, 7	; 14
    13d2:	fe cf       	rjmp	.-4      	; 0x13d0 <rf_tx_tdma_packet+0x4c>
    13d4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    13d6:	c0 98       	cbi	0x18, 0	; 24
    13d8:	89 e0       	ldi	r24, 0x09	; 9
    13da:	8f b9       	out	0x0f, r24	; 15
    13dc:	77 9b       	sbis	0x0e, 7	; 14
    13de:	fe cf       	rjmp	.-4      	; 0x13dc <rf_tx_tdma_packet+0x58>
    13e0:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    13e2:	d8 01       	movw	r26, r16
    13e4:	12 96       	adiw	r26, 0x02	; 2
    13e6:	5c 91       	ld	r21, X
    13e8:	12 97       	sbiw	r26, 0x02	; 2
    13ea:	25 2f       	mov	r18, r21
    13ec:	33 27       	eor	r19, r19
    13ee:	27 fd       	sbrc	r18, 7
    13f0:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    13f2:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    13f4:	40 e0       	ldi	r20, 0x00	; 0
    13f6:	0a c0       	rjmp	.+20     	; 0x140c <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    13f8:	d8 01       	movw	r26, r16
    13fa:	13 96       	adiw	r26, 0x03	; 3
    13fc:	ed 91       	ld	r30, X+
    13fe:	fc 91       	ld	r31, X
    1400:	14 97       	sbiw	r26, 0x04	; 4
    1402:	e8 0f       	add	r30, r24
    1404:	f9 1f       	adc	r31, r25
    1406:	80 81       	ld	r24, Z
    1408:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    140a:	4f 5f       	subi	r20, 0xFF	; 255
    140c:	84 2f       	mov	r24, r20
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	82 17       	cp	r24, r18
    1412:	93 07       	cpc	r25, r19
    1414:	8c f3       	brlt	.-30     	; 0x13f8 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1416:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1418:	c0 98       	cbi	0x18, 0	; 24
    141a:	8e e3       	ldi	r24, 0x3E	; 62
    141c:	8f b9       	out	0x0f, r24	; 15
    141e:	77 9b       	sbis	0x0e, 7	; 14
    1420:	fe cf       	rjmp	.-4      	; 0x141e <rf_tx_tdma_packet+0x9a>
    1422:	5f b9       	out	0x0f, r21	; 15
    1424:	77 9b       	sbis	0x0e, 7	; 14
    1426:	fe cf       	rjmp	.-4      	; 0x1424 <rf_tx_tdma_packet+0xa0>
    1428:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    142a:	f8 01       	movw	r30, r16
    142c:	86 81       	ldd	r24, Z+6	; 0x06
    142e:	88 23       	and	r24, r24
    1430:	19 f0       	breq	.+6      	; 0x1438 <rf_tx_tdma_packet+0xb4>
    1432:	81 e6       	ldi	r24, 0x61	; 97
    1434:	98 e8       	ldi	r25, 0x88	; 136
    1436:	02 c0       	rjmp	.+4      	; 0x143c <rf_tx_tdma_packet+0xb8>
    1438:	81 e4       	ldi	r24, 0x41	; 65
    143a:	98 e8       	ldi	r25, 0x88	; 136
    143c:	9a 83       	std	Y+2, r25	; 0x02
    143e:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1440:	c0 98       	cbi	0x18, 0	; 24
    1442:	8e e3       	ldi	r24, 0x3E	; 62
    1444:	8f b9       	out	0x0f, r24	; 15
    1446:	77 9b       	sbis	0x0e, 7	; 14
    1448:	fe cf       	rjmp	.-4      	; 0x1446 <rf_tx_tdma_packet+0xc2>
    144a:	fe 01       	movw	r30, r28
    144c:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    144e:	ce 01       	movw	r24, r28
    1450:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1452:	21 91       	ld	r18, Z+
    1454:	2f b9       	out	0x0f, r18	; 15
    1456:	77 9b       	sbis	0x0e, 7	; 14
    1458:	fe cf       	rjmp	.-4      	; 0x1456 <rf_tx_tdma_packet+0xd2>
    145a:	e8 17       	cp	r30, r24
    145c:	f9 07       	cpc	r31, r25
    145e:	c9 f7       	brne	.-14     	; 0x1452 <rf_tx_tdma_packet+0xce>
    1460:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1462:	c0 98       	cbi	0x18, 0	; 24
    1464:	8e e3       	ldi	r24, 0x3E	; 62
    1466:	8f b9       	out	0x0f, r24	; 15
    1468:	77 9b       	sbis	0x0e, 7	; 14
    146a:	fe cf       	rjmp	.-4      	; 0x1468 <rf_tx_tdma_packet+0xe4>
    146c:	80 91 59 06 	lds	r24, 0x0659
    1470:	8f b9       	out	0x0f, r24	; 15
    1472:	77 9b       	sbis	0x0e, 7	; 14
    1474:	fe cf       	rjmp	.-4      	; 0x1472 <rf_tx_tdma_packet+0xee>
    1476:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1478:	c0 98       	cbi	0x18, 0	; 24
    147a:	8e e3       	ldi	r24, 0x3E	; 62
    147c:	8f b9       	out	0x0f, r24	; 15
    147e:	77 9b       	sbis	0x0e, 7	; 14
    1480:	fe cf       	rjmp	.-4      	; 0x147e <rf_tx_tdma_packet+0xfa>
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1486:	fc 01       	movw	r30, r24
    1488:	e9 5a       	subi	r30, 0xA9	; 169
    148a:	f9 4f       	sbci	r31, 0xF9	; 249

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    148c:	24 81       	ldd	r18, Z+4	; 0x04
    148e:	2f b9       	out	0x0f, r18	; 15
    1490:	77 9b       	sbis	0x0e, 7	; 14
    1492:	fe cf       	rjmp	.-4      	; 0x1490 <rf_tx_tdma_packet+0x10c>
    1494:	01 96       	adiw	r24, 0x01	; 1
    1496:	82 30       	cpi	r24, 0x02	; 2
    1498:	91 05       	cpc	r25, r1
    149a:	a9 f7       	brne	.-22     	; 0x1486 <rf_tx_tdma_packet+0x102>
    149c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    149e:	c0 98       	cbi	0x18, 0	; 24
    14a0:	8e e3       	ldi	r24, 0x3E	; 62
    14a2:	8f b9       	out	0x0f, r24	; 15
    14a4:	77 9b       	sbis	0x0e, 7	; 14
    14a6:	fe cf       	rjmp	.-4      	; 0x14a4 <rf_tx_tdma_packet+0x120>
    14a8:	80 e0       	ldi	r24, 0x00	; 0
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	f8 01       	movw	r30, r16
    14ae:	e8 0f       	add	r30, r24
    14b0:	f9 1f       	adc	r31, r25
    14b2:	20 81       	ld	r18, Z
    14b4:	2f b9       	out	0x0f, r18	; 15
    14b6:	77 9b       	sbis	0x0e, 7	; 14
    14b8:	fe cf       	rjmp	.-4      	; 0x14b6 <rf_tx_tdma_packet+0x132>
    14ba:	01 96       	adiw	r24, 0x01	; 1
    14bc:	82 30       	cpi	r24, 0x02	; 2
    14be:	91 05       	cpc	r25, r1
    14c0:	a9 f7       	brne	.-22     	; 0x14ac <rf_tx_tdma_packet+0x128>
    14c2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    14c4:	c0 98       	cbi	0x18, 0	; 24
    14c6:	8e e3       	ldi	r24, 0x3E	; 62
    14c8:	8f b9       	out	0x0f, r24	; 15
    14ca:	77 9b       	sbis	0x0e, 7	; 14
    14cc:	fe cf       	rjmp	.-4      	; 0x14ca <rf_tx_tdma_packet+0x146>
    14ce:	80 e0       	ldi	r24, 0x00	; 0
    14d0:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    14d2:	fc 01       	movw	r30, r24
    14d4:	e9 5a       	subi	r30, 0xA9	; 169
    14d6:	f9 4f       	sbci	r31, 0xF9	; 249
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    14d8:	26 81       	ldd	r18, Z+6	; 0x06
    14da:	2f b9       	out	0x0f, r18	; 15
    14dc:	77 9b       	sbis	0x0e, 7	; 14
    14de:	fe cf       	rjmp	.-4      	; 0x14dc <rf_tx_tdma_packet+0x158>
    14e0:	01 96       	adiw	r24, 0x01	; 1
    14e2:	82 30       	cpi	r24, 0x02	; 2
    14e4:	91 05       	cpc	r25, r1
    14e6:	a9 f7       	brne	.-22     	; 0x14d2 <rf_tx_tdma_packet+0x14e>
    14e8:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    14ea:	c6 01       	movw	r24, r12
    14ec:	b7 01       	movw	r22, r14
    14ee:	0e 94 09 25 	call	0x4a12	; 0x4a12 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    14f2:	d8 01       	movw	r26, r16
    14f4:	15 96       	adiw	r26, 0x05	; 5
    14f6:	8c 91       	ld	r24, X
    14f8:	15 97       	sbiw	r26, 0x05	; 5
    14fa:	88 23       	and	r24, r24
    14fc:	a9 f1       	breq	.+106    	; 0x1568 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    14fe:	80 91 5f 06 	lds	r24, 0x065F
    1502:	88 23       	and	r24, r24
    1504:	31 f4       	brne	.+12     	; 0x1512 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1506:	c0 98       	cbi	0x18, 0	; 24
    1508:	83 e0       	ldi	r24, 0x03	; 3
    150a:	8f b9       	out	0x0f, r24	; 15
    150c:	77 9b       	sbis	0x0e, 7	; 14
    150e:	fe cf       	rjmp	.-4      	; 0x150c <rf_tx_tdma_packet+0x188>
    1510:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1512:	c0 98       	cbi	0x18, 0	; 24
    1514:	1f b8       	out	0x0f, r1	; 15
    1516:	77 9b       	sbis	0x0e, 7	; 14
    1518:	fe cf       	rjmp	.-4      	; 0x1516 <rf_tx_tdma_packet+0x192>
    151a:	8f b1       	in	r24, 0x0f	; 15
    151c:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    151e:	81 ff       	sbrs	r24, 1
    1520:	f8 cf       	rjmp	.-16     	; 0x1512 <rf_tx_tdma_packet+0x18e>
    1522:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1524:	a5 e0       	ldi	r26, 0x05	; 5
    1526:	ea 2e       	mov	r14, r26
    1528:	c0 98       	cbi	0x18, 0	; 24
    152a:	ef b8       	out	0x0f, r14	; 15
    152c:	77 9b       	sbis	0x0e, 7	; 14
    152e:	fe cf       	rjmp	.-4      	; 0x152c <rf_tx_tdma_packet+0x1a8>
    1530:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1532:	c0 98       	cbi	0x18, 0	; 24
    1534:	1f b8       	out	0x0f, r1	; 15
    1536:	77 9b       	sbis	0x0e, 7	; 14
    1538:	fe cf       	rjmp	.-4      	; 0x1536 <rf_tx_tdma_packet+0x1b2>
    153a:	cf b0       	in	r12, 0x0f	; 15
    153c:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    153e:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    1540:	25 36       	cpi	r18, 0x65	; 101
    1542:	49 f4       	brne	.+18     	; 0x1556 <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    1544:	78 94       	sei
                nrk_sem_post(radio_sem);
    1546:	80 91 52 06 	lds	r24, 0x0652
    154a:	90 91 53 06 	lds	r25, 0x0653
    154e:	0e 94 45 1a 	call	0x348a	; 0x348a <nrk_sem_post>
                return FALSE;
    1552:	80 e0       	ldi	r24, 0x00	; 0
    1554:	60 c0       	rjmp	.+192    	; 0x1616 <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    1556:	84 e6       	ldi	r24, 0x64	; 100
    1558:	90 e0       	ldi	r25, 0x00	; 0
    155a:	2b 83       	std	Y+3, r18	; 0x03
    155c:	0e 94 df 11 	call	0x23be	; 0x23be <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1560:	2b 81       	ldd	r18, Y+3	; 0x03
    1562:	c3 fe       	sbrs	r12, 3
    1564:	e1 cf       	rjmp	.-62     	; 0x1528 <rf_tx_tdma_packet+0x1a4>
    1566:	06 c0       	rjmp	.+12     	; 0x1574 <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1568:	c0 98       	cbi	0x18, 0	; 24
    156a:	84 e0       	ldi	r24, 0x04	; 4
    156c:	8f b9       	out	0x0f, r24	; 15
    156e:	77 9b       	sbis	0x0e, 7	; 14
    1570:	fe cf       	rjmp	.-4      	; 0x156e <rf_tx_tdma_packet+0x1ea>
    1572:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1574:	c0 98       	cbi	0x18, 0	; 24
    1576:	8e e3       	ldi	r24, 0x3E	; 62
    1578:	8f b9       	out	0x0f, r24	; 15
    157a:	77 9b       	sbis	0x0e, 7	; 14
    157c:	fe cf       	rjmp	.-4      	; 0x157a <rf_tx_tdma_packet+0x1f6>
    157e:	40 e0       	ldi	r20, 0x00	; 0
    1580:	0c c0       	rjmp	.+24     	; 0x159a <rf_tx_tdma_packet+0x216>
    1582:	d8 01       	movw	r26, r16
    1584:	13 96       	adiw	r26, 0x03	; 3
    1586:	ed 91       	ld	r30, X+
    1588:	fc 91       	ld	r31, X
    158a:	14 97       	sbiw	r26, 0x04	; 4
    158c:	e8 0f       	add	r30, r24
    158e:	f9 1f       	adc	r31, r25
    1590:	80 81       	ld	r24, Z
    1592:	8f b9       	out	0x0f, r24	; 15
    1594:	77 9b       	sbis	0x0e, 7	; 14
    1596:	fe cf       	rjmp	.-4      	; 0x1594 <rf_tx_tdma_packet+0x210>
    1598:	4f 5f       	subi	r20, 0xFF	; 255
    159a:	84 2f       	mov	r24, r20
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	f8 01       	movw	r30, r16
    15a0:	22 81       	ldd	r18, Z+2	; 0x02
    15a2:	33 27       	eor	r19, r19
    15a4:	27 fd       	sbrc	r18, 7
    15a6:	30 95       	com	r19
    15a8:	82 17       	cp	r24, r18
    15aa:	93 07       	cpc	r25, r19
    15ac:	54 f3       	brlt	.-44     	; 0x1582 <rf_tx_tdma_packet+0x1fe>
    15ae:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    15b0:	c0 98       	cbi	0x18, 0	; 24
    15b2:	8e e3       	ldi	r24, 0x3E	; 62
    15b4:	8f b9       	out	0x0f, r24	; 15
    15b6:	77 9b       	sbis	0x0e, 7	; 14
    15b8:	fe cf       	rjmp	.-4      	; 0x15b6 <rf_tx_tdma_packet+0x232>
    15ba:	bf b8       	out	0x0f, r11	; 15
    15bc:	77 9b       	sbis	0x0e, 7	; 14
    15be:	fe cf       	rjmp	.-4      	; 0x15bc <rf_tx_tdma_packet+0x238>
    15c0:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    15c2:	84 9b       	sbis	0x10, 4	; 16
    15c4:	fe cf       	rjmp	.-4      	; 0x15c2 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    15c6:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    15c8:	84 99       	sbic	0x10, 4	; 16
    15ca:	fe cf       	rjmp	.-4      	; 0x15c8 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15cc:	c0 98       	cbi	0x18, 0	; 24
    15ce:	88 e0       	ldi	r24, 0x08	; 8
    15d0:	8f b9       	out	0x0f, r24	; 15
    15d2:	77 9b       	sbis	0x0e, 7	; 14
    15d4:	fe cf       	rjmp	.-4      	; 0x15d2 <rf_tx_tdma_packet+0x24e>
    15d6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15d8:	c0 98       	cbi	0x18, 0	; 24
    15da:	88 e0       	ldi	r24, 0x08	; 8
    15dc:	8f b9       	out	0x0f, r24	; 15
    15de:	77 9b       	sbis	0x0e, 7	; 14
    15e0:	fe cf       	rjmp	.-4      	; 0x15de <rf_tx_tdma_packet+0x25a>
    15e2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    15e4:	c0 98       	cbi	0x18, 0	; 24
    15e6:	89 e0       	ldi	r24, 0x09	; 9
    15e8:	8f b9       	out	0x0f, r24	; 15
    15ea:	77 9b       	sbis	0x0e, 7	; 14
    15ec:	fe cf       	rjmp	.-4      	; 0x15ea <rf_tx_tdma_packet+0x266>
    15ee:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    15f0:	c0 98       	cbi	0x18, 0	; 24
    15f2:	89 e0       	ldi	r24, 0x09	; 9
    15f4:	8f b9       	out	0x0f, r24	; 15
    15f6:	77 9b       	sbis	0x0e, 7	; 14
    15f8:	fe cf       	rjmp	.-4      	; 0x15f6 <rf_tx_tdma_packet+0x272>
    15fa:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    15fc:	c0 98       	cbi	0x18, 0	; 24
    15fe:	86 e0       	ldi	r24, 0x06	; 6
    1600:	8f b9       	out	0x0f, r24	; 15
    1602:	77 9b       	sbis	0x0e, 7	; 14
    1604:	fe cf       	rjmp	.-4      	; 0x1602 <rf_tx_tdma_packet+0x27e>
    1606:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1608:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    160a:	80 91 59 06 	lds	r24, 0x0659
    160e:	8f 5f       	subi	r24, 0xFF	; 255
    1610:	80 93 59 06 	sts	0x0659, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    1614:	81 e0       	ldi	r24, 0x01	; 1

}
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	cf 91       	pop	r28
    161e:	df 91       	pop	r29
    1620:	1f 91       	pop	r17
    1622:	0f 91       	pop	r16
    1624:	ff 90       	pop	r15
    1626:	ef 90       	pop	r14
    1628:	df 90       	pop	r13
    162a:	cf 90       	pop	r12
    162c:	bf 90       	pop	r11
    162e:	08 95       	ret

00001630 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1630:	ff 92       	push	r15
    1632:	0f 93       	push	r16
    1634:	1f 93       	push	r17
    1636:	df 93       	push	r29
    1638:	cf 93       	push	r28
    163a:	00 d0       	rcall	.+0      	; 0x163c <rf_tx_packet+0xc>
    163c:	cd b7       	in	r28, 0x3d	; 61
    163e:	de b7       	in	r29, 0x3e	; 62
    1640:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1642:	80 91 54 06 	lds	r24, 0x0654
    1646:	88 23       	and	r24, r24
    1648:	31 f0       	breq	.+12     	; 0x1656 <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    164a:	c0 98       	cbi	0x18, 0	; 24
    164c:	8d e0       	ldi	r24, 0x0D	; 13
    164e:	8f b9       	out	0x0f, r24	; 15
    1650:	77 9b       	sbis	0x0e, 7	; 14
    1652:	fe cf       	rjmp	.-4      	; 0x1650 <rf_tx_packet+0x20>
    1654:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1656:	32 81       	ldd	r19, Z+2	; 0x02
    1658:	43 2f       	mov	r20, r19
    165a:	55 27       	eor	r21, r21
    165c:	47 fd       	sbrc	r20, 7
    165e:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    1660:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    1662:	60 e0       	ldi	r22, 0x00	; 0
    1664:	07 c0       	rjmp	.+14     	; 0x1674 <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1666:	a3 81       	ldd	r26, Z+3	; 0x03
    1668:	b4 81       	ldd	r27, Z+4	; 0x04
    166a:	a8 0f       	add	r26, r24
    166c:	b9 1f       	adc	r27, r25
    166e:	8c 91       	ld	r24, X
    1670:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1672:	6f 5f       	subi	r22, 0xFF	; 255
    1674:	86 2f       	mov	r24, r22
    1676:	90 e0       	ldi	r25, 0x00	; 0
    1678:	84 17       	cp	r24, r20
    167a:	95 07       	cpc	r25, r21
    167c:	a4 f3       	brlt	.-24     	; 0x1666 <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    167e:	83 2f       	mov	r24, r19
    1680:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1682:	90 91 54 06 	lds	r25, 0x0654
    1686:	91 11       	cpse	r25, r1
    1688:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    168a:	c0 98       	cbi	0x18, 0	; 24
    168c:	98 e0       	ldi	r25, 0x08	; 8
    168e:	9f b9       	out	0x0f, r25	; 15
    1690:	77 9b       	sbis	0x0e, 7	; 14
    1692:	fe cf       	rjmp	.-4      	; 0x1690 <rf_tx_packet+0x60>
    1694:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1696:	c0 98       	cbi	0x18, 0	; 24
    1698:	98 e0       	ldi	r25, 0x08	; 8
    169a:	9f b9       	out	0x0f, r25	; 15
    169c:	77 9b       	sbis	0x0e, 7	; 14
    169e:	fe cf       	rjmp	.-4      	; 0x169c <rf_tx_packet+0x6c>
    16a0:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    16a2:	0e 99       	sbic	0x01, 6	; 1
    16a4:	fe cf       	rjmp	.-4      	; 0x16a2 <rf_tx_packet+0x72>
    16a6:	84 99       	sbic	0x10, 4	; 16
    16a8:	fc cf       	rjmp	.-8      	; 0x16a2 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    16aa:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    16ac:	c0 98       	cbi	0x18, 0	; 24
    16ae:	99 e0       	ldi	r25, 0x09	; 9
    16b0:	9f b9       	out	0x0f, r25	; 15
    16b2:	77 9b       	sbis	0x0e, 7	; 14
    16b4:	fe cf       	rjmp	.-4      	; 0x16b2 <rf_tx_packet+0x82>
    16b6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    16b8:	c0 98       	cbi	0x18, 0	; 24
    16ba:	99 e0       	ldi	r25, 0x09	; 9
    16bc:	9f b9       	out	0x0f, r25	; 15
    16be:	77 9b       	sbis	0x0e, 7	; 14
    16c0:	fe cf       	rjmp	.-4      	; 0x16be <rf_tx_packet+0x8e>
    16c2:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    16c4:	c0 98       	cbi	0x18, 0	; 24
    16c6:	9e e3       	ldi	r25, 0x3E	; 62
    16c8:	9f b9       	out	0x0f, r25	; 15
    16ca:	77 9b       	sbis	0x0e, 7	; 14
    16cc:	fe cf       	rjmp	.-4      	; 0x16ca <rf_tx_packet+0x9a>
    16ce:	8f b9       	out	0x0f, r24	; 15
    16d0:	77 9b       	sbis	0x0e, 7	; 14
    16d2:	fe cf       	rjmp	.-4      	; 0x16d0 <rf_tx_packet+0xa0>
    16d4:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    16d6:	81 e4       	ldi	r24, 0x41	; 65
    16d8:	98 e8       	ldi	r25, 0x88	; 136
    16da:	9a 83       	std	Y+2, r25	; 0x02
    16dc:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    16de:	80 91 62 06 	lds	r24, 0x0662
    16e2:	88 23       	and	r24, r24
    16e4:	21 f0       	breq	.+8      	; 0x16ee <rf_tx_packet+0xbe>
    16e6:	81 e6       	ldi	r24, 0x61	; 97
    16e8:	98 e8       	ldi	r25, 0x88	; 136
    16ea:	9a 83       	std	Y+2, r25	; 0x02
    16ec:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    16ee:	80 91 54 06 	lds	r24, 0x0654
    16f2:	88 23       	and	r24, r24
    16f4:	29 f0       	breq	.+10     	; 0x1700 <rf_tx_packet+0xd0>
    16f6:	89 81       	ldd	r24, Y+1	; 0x01
    16f8:	9a 81       	ldd	r25, Y+2	; 0x02
    16fa:	88 60       	ori	r24, 0x08	; 8
    16fc:	9a 83       	std	Y+2, r25	; 0x02
    16fe:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1700:	c0 98       	cbi	0x18, 0	; 24
    1702:	8e e3       	ldi	r24, 0x3E	; 62
    1704:	8f b9       	out	0x0f, r24	; 15
    1706:	77 9b       	sbis	0x0e, 7	; 14
    1708:	fe cf       	rjmp	.-4      	; 0x1706 <rf_tx_packet+0xd6>
    170a:	de 01       	movw	r26, r28
    170c:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    170e:	ce 01       	movw	r24, r28
    1710:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1712:	3d 91       	ld	r19, X+
    1714:	3f b9       	out	0x0f, r19	; 15
    1716:	77 9b       	sbis	0x0e, 7	; 14
    1718:	fe cf       	rjmp	.-4      	; 0x1716 <rf_tx_packet+0xe6>
    171a:	a8 17       	cp	r26, r24
    171c:	b9 07       	cpc	r27, r25
    171e:	c9 f7       	brne	.-14     	; 0x1712 <rf_tx_packet+0xe2>
    1720:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1722:	c0 98       	cbi	0x18, 0	; 24
    1724:	8e e3       	ldi	r24, 0x3E	; 62
    1726:	8f b9       	out	0x0f, r24	; 15
    1728:	77 9b       	sbis	0x0e, 7	; 14
    172a:	fe cf       	rjmp	.-4      	; 0x1728 <rf_tx_packet+0xf8>
    172c:	80 91 59 06 	lds	r24, 0x0659
    1730:	8f b9       	out	0x0f, r24	; 15
    1732:	77 9b       	sbis	0x0e, 7	; 14
    1734:	fe cf       	rjmp	.-4      	; 0x1732 <rf_tx_packet+0x102>
    1736:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1738:	c0 98       	cbi	0x18, 0	; 24
    173a:	8e e3       	ldi	r24, 0x3E	; 62
    173c:	8f b9       	out	0x0f, r24	; 15
    173e:	77 9b       	sbis	0x0e, 7	; 14
    1740:	fe cf       	rjmp	.-4      	; 0x173e <rf_tx_packet+0x10e>
    1742:	80 e0       	ldi	r24, 0x00	; 0
    1744:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1746:	dc 01       	movw	r26, r24
    1748:	a9 5a       	subi	r26, 0xA9	; 169
    174a:	b9 4f       	sbci	r27, 0xF9	; 249
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    174c:	14 96       	adiw	r26, 0x04	; 4
    174e:	3c 91       	ld	r19, X
    1750:	14 97       	sbiw	r26, 0x04	; 4
    1752:	3f b9       	out	0x0f, r19	; 15
    1754:	77 9b       	sbis	0x0e, 7	; 14
    1756:	fe cf       	rjmp	.-4      	; 0x1754 <rf_tx_packet+0x124>
    1758:	01 96       	adiw	r24, 0x01	; 1
    175a:	82 30       	cpi	r24, 0x02	; 2
    175c:	91 05       	cpc	r25, r1
    175e:	99 f7       	brne	.-26     	; 0x1746 <rf_tx_packet+0x116>
    1760:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1762:	c0 98       	cbi	0x18, 0	; 24
    1764:	8e e3       	ldi	r24, 0x3E	; 62
    1766:	8f b9       	out	0x0f, r24	; 15
    1768:	77 9b       	sbis	0x0e, 7	; 14
    176a:	fe cf       	rjmp	.-4      	; 0x1768 <rf_tx_packet+0x138>
    176c:	80 e0       	ldi	r24, 0x00	; 0
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	df 01       	movw	r26, r30
    1772:	a8 0f       	add	r26, r24
    1774:	b9 1f       	adc	r27, r25
    1776:	3c 91       	ld	r19, X
    1778:	3f b9       	out	0x0f, r19	; 15
    177a:	77 9b       	sbis	0x0e, 7	; 14
    177c:	fe cf       	rjmp	.-4      	; 0x177a <rf_tx_packet+0x14a>
    177e:	01 96       	adiw	r24, 0x01	; 1
    1780:	82 30       	cpi	r24, 0x02	; 2
    1782:	91 05       	cpc	r25, r1
    1784:	a9 f7       	brne	.-22     	; 0x1770 <rf_tx_packet+0x140>
    1786:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1788:	c0 98       	cbi	0x18, 0	; 24
    178a:	8e e3       	ldi	r24, 0x3E	; 62
    178c:	8f b9       	out	0x0f, r24	; 15
    178e:	77 9b       	sbis	0x0e, 7	; 14
    1790:	fe cf       	rjmp	.-4      	; 0x178e <rf_tx_packet+0x15e>
    1792:	80 e0       	ldi	r24, 0x00	; 0
    1794:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1796:	dc 01       	movw	r26, r24
    1798:	a9 5a       	subi	r26, 0xA9	; 169
    179a:	b9 4f       	sbci	r27, 0xF9	; 249
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    179c:	16 96       	adiw	r26, 0x06	; 6
    179e:	3c 91       	ld	r19, X
    17a0:	16 97       	sbiw	r26, 0x06	; 6
    17a2:	3f b9       	out	0x0f, r19	; 15
    17a4:	77 9b       	sbis	0x0e, 7	; 14
    17a6:	fe cf       	rjmp	.-4      	; 0x17a4 <rf_tx_packet+0x174>
    17a8:	01 96       	adiw	r24, 0x01	; 1
    17aa:	82 30       	cpi	r24, 0x02	; 2
    17ac:	91 05       	cpc	r25, r1
    17ae:	99 f7       	brne	.-26     	; 0x1796 <rf_tx_packet+0x166>
    17b0:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    17b2:	80 91 54 06 	lds	r24, 0x0654
    17b6:	88 23       	and	r24, r24
    17b8:	81 f0       	breq	.+32     	; 0x17da <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    17ba:	c0 98       	cbi	0x18, 0	; 24
    17bc:	8e e3       	ldi	r24, 0x3E	; 62
    17be:	8f b9       	out	0x0f, r24	; 15
    17c0:	77 9b       	sbis	0x0e, 7	; 14
    17c2:	fe cf       	rjmp	.-4      	; 0x17c0 <rf_tx_packet+0x190>
    17c4:	a4 e6       	ldi	r26, 0x64	; 100
    17c6:	b6 e0       	ldi	r27, 0x06	; 6
    17c8:	8d 91       	ld	r24, X+
    17ca:	8f b9       	out	0x0f, r24	; 15
    17cc:	77 9b       	sbis	0x0e, 7	; 14
    17ce:	fe cf       	rjmp	.-4      	; 0x17cc <rf_tx_packet+0x19c>
    17d0:	86 e0       	ldi	r24, 0x06	; 6
    17d2:	a8 36       	cpi	r26, 0x68	; 104
    17d4:	b8 07       	cpc	r27, r24
    17d6:	c1 f7       	brne	.-16     	; 0x17c8 <rf_tx_packet+0x198>
    17d8:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    17da:	c0 98       	cbi	0x18, 0	; 24
    17dc:	8e e3       	ldi	r24, 0x3E	; 62
    17de:	8f b9       	out	0x0f, r24	; 15
    17e0:	77 9b       	sbis	0x0e, 7	; 14
    17e2:	fe cf       	rjmp	.-4      	; 0x17e0 <rf_tx_packet+0x1b0>
    17e4:	30 e0       	ldi	r19, 0x00	; 0
    17e6:	09 c0       	rjmp	.+18     	; 0x17fa <rf_tx_packet+0x1ca>
    17e8:	a3 81       	ldd	r26, Z+3	; 0x03
    17ea:	b4 81       	ldd	r27, Z+4	; 0x04
    17ec:	a8 0f       	add	r26, r24
    17ee:	b9 1f       	adc	r27, r25
    17f0:	8c 91       	ld	r24, X
    17f2:	8f b9       	out	0x0f, r24	; 15
    17f4:	77 9b       	sbis	0x0e, 7	; 14
    17f6:	fe cf       	rjmp	.-4      	; 0x17f4 <rf_tx_packet+0x1c4>
    17f8:	3f 5f       	subi	r19, 0xFF	; 255
    17fa:	83 2f       	mov	r24, r19
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	42 81       	ldd	r20, Z+2	; 0x02
    1800:	55 27       	eor	r21, r21
    1802:	47 fd       	sbrc	r20, 7
    1804:	50 95       	com	r21
    1806:	84 17       	cp	r24, r20
    1808:	95 07       	cpc	r25, r21
    180a:	74 f3       	brlt	.-36     	; 0x17e8 <rf_tx_packet+0x1b8>
    180c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    180e:	c0 98       	cbi	0x18, 0	; 24
    1810:	8e e3       	ldi	r24, 0x3E	; 62
    1812:	8f b9       	out	0x0f, r24	; 15
    1814:	77 9b       	sbis	0x0e, 7	; 14
    1816:	fe cf       	rjmp	.-4      	; 0x1814 <rf_tx_packet+0x1e4>
    1818:	2f b9       	out	0x0f, r18	; 15
    181a:	77 9b       	sbis	0x0e, 7	; 14
    181c:	fe cf       	rjmp	.-4      	; 0x181a <rf_tx_packet+0x1ea>
    181e:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1820:	85 81       	ldd	r24, Z+5	; 0x05
    1822:	88 23       	and	r24, r24
    1824:	91 f1       	breq	.+100    	; 0x188a <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1826:	80 91 5f 06 	lds	r24, 0x065F
    182a:	88 23       	and	r24, r24
    182c:	31 f4       	brne	.+12     	; 0x183a <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    182e:	c0 98       	cbi	0x18, 0	; 24
    1830:	83 e0       	ldi	r24, 0x03	; 3
    1832:	8f b9       	out	0x0f, r24	; 15
    1834:	77 9b       	sbis	0x0e, 7	; 14
    1836:	fe cf       	rjmp	.-4      	; 0x1834 <rf_tx_packet+0x204>
    1838:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    183a:	c0 98       	cbi	0x18, 0	; 24
    183c:	1f b8       	out	0x0f, r1	; 15
    183e:	77 9b       	sbis	0x0e, 7	; 14
    1840:	fe cf       	rjmp	.-4      	; 0x183e <rf_tx_packet+0x20e>
    1842:	8f b1       	in	r24, 0x0f	; 15
    1844:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1846:	81 ff       	sbrs	r24, 1
    1848:	f8 cf       	rjmp	.-16     	; 0x183a <rf_tx_packet+0x20a>
    184a:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    184c:	05 e0       	ldi	r16, 0x05	; 5
    184e:	c0 98       	cbi	0x18, 0	; 24
    1850:	0f b9       	out	0x0f, r16	; 15
    1852:	77 9b       	sbis	0x0e, 7	; 14
    1854:	fe cf       	rjmp	.-4      	; 0x1852 <rf_tx_packet+0x222>
    1856:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1858:	c0 98       	cbi	0x18, 0	; 24
    185a:	1f b8       	out	0x0f, r1	; 15
    185c:	77 9b       	sbis	0x0e, 7	; 14
    185e:	fe cf       	rjmp	.-4      	; 0x185c <rf_tx_packet+0x22c>
    1860:	ff b0       	in	r15, 0x0f	; 15
    1862:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1864:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1866:	15 36       	cpi	r17, 0x65	; 101
    1868:	49 f4       	brne	.+18     	; 0x187c <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    186a:	78 94       	sei
                nrk_sem_post(radio_sem);
    186c:	80 91 52 06 	lds	r24, 0x0652
    1870:	90 91 53 06 	lds	r25, 0x0653
    1874:	0e 94 45 1a 	call	0x348a	; 0x348a <nrk_sem_post>
                return FALSE;
    1878:	80 e0       	ldi	r24, 0x00	; 0
    187a:	43 c0       	rjmp	.+134    	; 0x1902 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    187c:	84 e6       	ldi	r24, 0x64	; 100
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	0e 94 df 11 	call	0x23be	; 0x23be <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1884:	f3 fe       	sbrs	r15, 3
    1886:	e3 cf       	rjmp	.-58     	; 0x184e <rf_tx_packet+0x21e>
    1888:	06 c0       	rjmp	.+12     	; 0x1896 <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    188a:	c0 98       	cbi	0x18, 0	; 24
    188c:	84 e0       	ldi	r24, 0x04	; 4
    188e:	8f b9       	out	0x0f, r24	; 15
    1890:	77 9b       	sbis	0x0e, 7	; 14
    1892:	fe cf       	rjmp	.-4      	; 0x1890 <rf_tx_packet+0x260>
    1894:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1896:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1898:	84 9b       	sbis	0x10, 4	; 16
    189a:	fe cf       	rjmp	.-4      	; 0x1898 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    189c:	84 99       	sbic	0x10, 4	; 16
    189e:	fe cf       	rjmp	.-4      	; 0x189c <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    18a0:	80 91 62 06 	lds	r24, 0x0662
    18a4:	88 23       	and	r24, r24
    18a6:	f9 f0       	breq	.+62     	; 0x18e6 <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    18a8:	84 ea       	ldi	r24, 0xA4	; 164
    18aa:	92 e0       	ldi	r25, 0x02	; 2
    18ac:	0e 94 df 11 	call	0x23be	; 0x23be <halWait>

        if(FIFO_IS_1)
    18b0:	b7 9b       	sbis	0x16, 7	; 22
    18b2:	0b c0       	rjmp	.+22     	; 0x18ca <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    18b4:	c0 98       	cbi	0x18, 0	; 24
    18b6:	8f e7       	ldi	r24, 0x7F	; 127
    18b8:	8f b9       	out	0x0f, r24	; 15
    18ba:	77 9b       	sbis	0x0e, 7	; 14
    18bc:	fe cf       	rjmp	.-4      	; 0x18ba <rf_tx_packet+0x28a>
    18be:	1f b8       	out	0x0f, r1	; 15
    18c0:	77 9b       	sbis	0x0e, 7	; 14
    18c2:	fe cf       	rjmp	.-4      	; 0x18c0 <rf_tx_packet+0x290>
    18c4:	8f b1       	in	r24, 0x0f	; 15
    18c6:	c0 9a       	sbi	0x18, 0	; 24
    18c8:	0e c0       	rjmp	.+28     	; 0x18e6 <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18ca:	c0 98       	cbi	0x18, 0	; 24
    18cc:	88 e0       	ldi	r24, 0x08	; 8
    18ce:	8f b9       	out	0x0f, r24	; 15
    18d0:	77 9b       	sbis	0x0e, 7	; 14
    18d2:	fe cf       	rjmp	.-4      	; 0x18d0 <rf_tx_packet+0x2a0>
    18d4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18d6:	c0 98       	cbi	0x18, 0	; 24
    18d8:	88 e0       	ldi	r24, 0x08	; 8
    18da:	8f b9       	out	0x0f, r24	; 15
    18dc:	77 9b       	sbis	0x0e, 7	; 14
    18de:	fe cf       	rjmp	.-4      	; 0x18dc <rf_tx_packet+0x2ac>
    18e0:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    18e2:	80 e0       	ldi	r24, 0x00	; 0
    18e4:	01 c0       	rjmp	.+2      	; 0x18e8 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    18e6:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    18e8:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    18ea:	c0 98       	cbi	0x18, 0	; 24
    18ec:	96 e0       	ldi	r25, 0x06	; 6
    18ee:	9f b9       	out	0x0f, r25	; 15
    18f0:	77 9b       	sbis	0x0e, 7	; 14
    18f2:	fe cf       	rjmp	.-4      	; 0x18f0 <rf_tx_packet+0x2c0>
    18f4:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    18f6:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    18f8:	90 91 59 06 	lds	r25, 0x0659
    18fc:	9f 5f       	subi	r25, 0xFF	; 255
    18fe:	90 93 59 06 	sts	0x0659, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1902:	0f 90       	pop	r0
    1904:	0f 90       	pop	r0
    1906:	cf 91       	pop	r28
    1908:	df 91       	pop	r29
    190a:	1f 91       	pop	r17
    190c:	0f 91       	pop	r16
    190e:	ff 90       	pop	r15
    1910:	08 95       	ret

00001912 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1912:	81 e0       	ldi	r24, 0x01	; 1
    1914:	84 9b       	sbis	0x10, 4	; 16
    1916:	80 e0       	ldi	r24, 0x00	; 0
}
    1918:	08 95       	ret

0000191a <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    191a:	81 e0       	ldi	r24, 0x01	; 1
    191c:	0e 9b       	sbis	0x01, 6	; 1
    191e:	80 e0       	ldi	r24, 0x00	; 0
}
    1920:	08 95       	ret

00001922 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1922:	81 e0       	ldi	r24, 0x01	; 1
    1924:	84 9b       	sbis	0x10, 4	; 16
    1926:	80 e0       	ldi	r24, 0x00	; 0
}
    1928:	08 95       	ret

0000192a <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    192a:	df 93       	push	r29
    192c:	cf 93       	push	r28
    192e:	00 d0       	rcall	.+0      	; 0x1930 <rf_polling_rx_packet+0x6>
    1930:	00 d0       	rcall	.+0      	; 0x1932 <rf_polling_rx_packet+0x8>
    1932:	cd b7       	in	r28, 0x3d	; 61
    1934:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1936:	0e 9b       	sbis	0x01, 6	; 1
    1938:	c7 c1       	rjmp	.+910    	; 0x1cc8 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    193a:	10 92 63 06 	sts	0x0663, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    193e:	0e 9b       	sbis	0x01, 6	; 1
    1940:	1a c0       	rjmp	.+52     	; 0x1976 <rf_polling_rx_packet+0x4c>
    1942:	b7 99       	sbic	0x16, 7	; 22
    1944:	18 c0       	rjmp	.+48     	; 0x1976 <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1946:	c0 98       	cbi	0x18, 0	; 24
    1948:	8f e7       	ldi	r24, 0x7F	; 127
    194a:	8f b9       	out	0x0f, r24	; 15
    194c:	77 9b       	sbis	0x0e, 7	; 14
    194e:	fe cf       	rjmp	.-4      	; 0x194c <rf_polling_rx_packet+0x22>
    1950:	1f b8       	out	0x0f, r1	; 15
    1952:	77 9b       	sbis	0x0e, 7	; 14
    1954:	fe cf       	rjmp	.-4      	; 0x1952 <rf_polling_rx_packet+0x28>
    1956:	8f b1       	in	r24, 0x0f	; 15
    1958:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    195a:	c0 98       	cbi	0x18, 0	; 24
    195c:	88 e0       	ldi	r24, 0x08	; 8
    195e:	8f b9       	out	0x0f, r24	; 15
    1960:	77 9b       	sbis	0x0e, 7	; 14
    1962:	fe cf       	rjmp	.-4      	; 0x1960 <rf_polling_rx_packet+0x36>
    1964:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1966:	c0 98       	cbi	0x18, 0	; 24
    1968:	88 e0       	ldi	r24, 0x08	; 8
    196a:	8f b9       	out	0x0f, r24	; 15
    196c:	77 9b       	sbis	0x0e, 7	; 14
    196e:	fe cf       	rjmp	.-4      	; 0x196c <rf_polling_rx_packet+0x42>
    1970:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1972:	8f ef       	ldi	r24, 0xFF	; 255
    1974:	aa c1       	rjmp	.+852    	; 0x1cca <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1976:	c0 98       	cbi	0x18, 0	; 24
    1978:	8f e7       	ldi	r24, 0x7F	; 127
    197a:	8f b9       	out	0x0f, r24	; 15
    197c:	77 9b       	sbis	0x0e, 7	; 14
    197e:	fe cf       	rjmp	.-4      	; 0x197c <rf_polling_rx_packet+0x52>
    1980:	1f b8       	out	0x0f, r1	; 15
    1982:	77 9b       	sbis	0x0e, 7	; 14
    1984:	fe cf       	rjmp	.-4      	; 0x1982 <rf_polling_rx_packet+0x58>
    1986:	4f b1       	in	r20, 0x0f	; 15
    1988:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    198a:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    198c:	c1 f4       	brne	.+48     	; 0x19be <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    198e:	c0 98       	cbi	0x18, 0	; 24
    1990:	8f e7       	ldi	r24, 0x7F	; 127
    1992:	8f b9       	out	0x0f, r24	; 15
    1994:	77 9b       	sbis	0x0e, 7	; 14
    1996:	fe cf       	rjmp	.-4      	; 0x1994 <rf_polling_rx_packet+0x6a>
    1998:	1f b8       	out	0x0f, r1	; 15
    199a:	77 9b       	sbis	0x0e, 7	; 14
    199c:	fe cf       	rjmp	.-4      	; 0x199a <rf_polling_rx_packet+0x70>
    199e:	8f b1       	in	r24, 0x0f	; 15
    19a0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    19a2:	c0 98       	cbi	0x18, 0	; 24
    19a4:	88 e0       	ldi	r24, 0x08	; 8
    19a6:	8f b9       	out	0x0f, r24	; 15
    19a8:	77 9b       	sbis	0x0e, 7	; 14
    19aa:	fe cf       	rjmp	.-4      	; 0x19a8 <rf_polling_rx_packet+0x7e>
    19ac:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    19ae:	c0 98       	cbi	0x18, 0	; 24
    19b0:	88 e0       	ldi	r24, 0x08	; 8
    19b2:	8f b9       	out	0x0f, r24	; 15
    19b4:	77 9b       	sbis	0x0e, 7	; 14
    19b6:	fe cf       	rjmp	.-4      	; 0x19b4 <rf_polling_rx_packet+0x8a>
    19b8:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    19ba:	8e ef       	ldi	r24, 0xFE	; 254
    19bc:	86 c1       	rjmp	.+780    	; 0x1cca <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    19be:	4c 30       	cpi	r20, 0x0C	; 12
    19c0:	84 f0       	brlt	.+32     	; 0x19e2 <rf_polling_rx_packet+0xb8>
    19c2:	e0 91 57 06 	lds	r30, 0x0657
    19c6:	f0 91 58 06 	lds	r31, 0x0658
    19ca:	84 2f       	mov	r24, r20
    19cc:	99 27       	eor	r25, r25
    19ce:	87 fd       	sbrc	r24, 7
    19d0:	90 95       	com	r25
    19d2:	0b 97       	sbiw	r24, 0x0b	; 11
    19d4:	24 81       	ldd	r18, Z+4	; 0x04
    19d6:	33 27       	eor	r19, r19
    19d8:	27 fd       	sbrc	r18, 7
    19da:	30 95       	com	r19
    19dc:	28 17       	cp	r18, r24
    19de:	39 07       	cpc	r19, r25
    19e0:	7c f5       	brge	.+94     	; 0x1a40 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    19e2:	c0 98       	cbi	0x18, 0	; 24
    19e4:	8f e7       	ldi	r24, 0x7F	; 127
    19e6:	8f b9       	out	0x0f, r24	; 15
    19e8:	77 9b       	sbis	0x0e, 7	; 14
    19ea:	fe cf       	rjmp	.-4      	; 0x19e8 <rf_polling_rx_packet+0xbe>
    19ec:	50 e0       	ldi	r21, 0x00	; 0
    19ee:	84 2f       	mov	r24, r20
    19f0:	99 27       	eor	r25, r25
    19f2:	87 fd       	sbrc	r24, 7
    19f4:	90 95       	com	r25
    19f6:	04 c0       	rjmp	.+8      	; 0x1a00 <rf_polling_rx_packet+0xd6>
    19f8:	1f b8       	out	0x0f, r1	; 15
    19fa:	77 9b       	sbis	0x0e, 7	; 14
    19fc:	fe cf       	rjmp	.-4      	; 0x19fa <rf_polling_rx_packet+0xd0>
    19fe:	5f 5f       	subi	r21, 0xFF	; 255
    1a00:	25 2f       	mov	r18, r21
    1a02:	30 e0       	ldi	r19, 0x00	; 0
    1a04:	28 17       	cp	r18, r24
    1a06:	39 07       	cpc	r19, r25
    1a08:	14 f4       	brge	.+4      	; 0x1a0e <rf_polling_rx_packet+0xe4>
    1a0a:	b7 99       	sbic	0x16, 7	; 22
    1a0c:	f5 cf       	rjmp	.-22     	; 0x19f8 <rf_polling_rx_packet+0xce>
    1a0e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1a10:	c0 98       	cbi	0x18, 0	; 24
    1a12:	8f e7       	ldi	r24, 0x7F	; 127
    1a14:	8f b9       	out	0x0f, r24	; 15
    1a16:	77 9b       	sbis	0x0e, 7	; 14
    1a18:	fe cf       	rjmp	.-4      	; 0x1a16 <rf_polling_rx_packet+0xec>
    1a1a:	1f b8       	out	0x0f, r1	; 15
    1a1c:	77 9b       	sbis	0x0e, 7	; 14
    1a1e:	fe cf       	rjmp	.-4      	; 0x1a1c <rf_polling_rx_packet+0xf2>
    1a20:	8f b1       	in	r24, 0x0f	; 15
    1a22:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a24:	c0 98       	cbi	0x18, 0	; 24
    1a26:	88 e0       	ldi	r24, 0x08	; 8
    1a28:	8f b9       	out	0x0f, r24	; 15
    1a2a:	77 9b       	sbis	0x0e, 7	; 14
    1a2c:	fe cf       	rjmp	.-4      	; 0x1a2a <rf_polling_rx_packet+0x100>
    1a2e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a30:	c0 98       	cbi	0x18, 0	; 24
    1a32:	88 e0       	ldi	r24, 0x08	; 8
    1a34:	8f b9       	out	0x0f, r24	; 15
    1a36:	77 9b       	sbis	0x0e, 7	; 14
    1a38:	fe cf       	rjmp	.-4      	; 0x1a36 <rf_polling_rx_packet+0x10c>
    1a3a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1a3c:	8d ef       	ldi	r24, 0xFD	; 253
    1a3e:	45 c1       	rjmp	.+650    	; 0x1cca <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1a40:	e0 91 57 06 	lds	r30, 0x0657
    1a44:	f0 91 58 06 	lds	r31, 0x0658
    1a48:	4c 50       	subi	r20, 0x0C	; 12
    1a4a:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1a4c:	c0 98       	cbi	0x18, 0	; 24
    1a4e:	8f e7       	ldi	r24, 0x7F	; 127
    1a50:	8f b9       	out	0x0f, r24	; 15
    1a52:	77 9b       	sbis	0x0e, 7	; 14
    1a54:	fe cf       	rjmp	.-4      	; 0x1a52 <rf_polling_rx_packet+0x128>
    1a56:	fe 01       	movw	r30, r28
    1a58:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1a5a:	ce 01       	movw	r24, r28
    1a5c:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1a5e:	1f b8       	out	0x0f, r1	; 15
    1a60:	77 9b       	sbis	0x0e, 7	; 14
    1a62:	fe cf       	rjmp	.-4      	; 0x1a60 <rf_polling_rx_packet+0x136>
    1a64:	2f b1       	in	r18, 0x0f	; 15
    1a66:	21 93       	st	Z+, r18
    1a68:	e8 17       	cp	r30, r24
    1a6a:	f9 07       	cpc	r31, r25
    1a6c:	c1 f7       	brne	.-16     	; 0x1a5e <rf_polling_rx_packet+0x134>
    1a6e:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1a70:	e0 91 57 06 	lds	r30, 0x0657
    1a74:	f0 91 58 06 	lds	r31, 0x0658
    1a78:	99 81       	ldd	r25, Y+1	; 0x01
    1a7a:	81 e0       	ldi	r24, 0x01	; 1
    1a7c:	95 ff       	sbrs	r25, 5
    1a7e:	80 e0       	ldi	r24, 0x00	; 0
    1a80:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1a82:	c0 98       	cbi	0x18, 0	; 24
    1a84:	8f e7       	ldi	r24, 0x7F	; 127
    1a86:	8f b9       	out	0x0f, r24	; 15
    1a88:	77 9b       	sbis	0x0e, 7	; 14
    1a8a:	fe cf       	rjmp	.-4      	; 0x1a88 <rf_polling_rx_packet+0x15e>
    1a8c:	1f b8       	out	0x0f, r1	; 15
    1a8e:	77 9b       	sbis	0x0e, 7	; 14
    1a90:	fe cf       	rjmp	.-4      	; 0x1a8e <rf_polling_rx_packet+0x164>
    1a92:	e0 91 57 06 	lds	r30, 0x0657
    1a96:	f0 91 58 06 	lds	r31, 0x0658
    1a9a:	8f b1       	in	r24, 0x0f	; 15
    1a9c:	80 83       	st	Z, r24
    1a9e:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1aa0:	c0 98       	cbi	0x18, 0	; 24
    1aa2:	8f e7       	ldi	r24, 0x7F	; 127
    1aa4:	8f b9       	out	0x0f, r24	; 15
    1aa6:	77 9b       	sbis	0x0e, 7	; 14
    1aa8:	fe cf       	rjmp	.-4      	; 0x1aa6 <rf_polling_rx_packet+0x17c>
    1aaa:	84 e0       	ldi	r24, 0x04	; 4
    1aac:	05 c0       	rjmp	.+10     	; 0x1ab8 <rf_polling_rx_packet+0x18e>
    1aae:	1f b8       	out	0x0f, r1	; 15
    1ab0:	77 9b       	sbis	0x0e, 7	; 14
    1ab2:	fe cf       	rjmp	.-4      	; 0x1ab0 <rf_polling_rx_packet+0x186>
    1ab4:	81 50       	subi	r24, 0x01	; 1
    1ab6:	11 f0       	breq	.+4      	; 0x1abc <rf_polling_rx_packet+0x192>
    1ab8:	b7 99       	sbic	0x16, 7	; 22
    1aba:	f9 cf       	rjmp	.-14     	; 0x1aae <rf_polling_rx_packet+0x184>
    1abc:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1abe:	c0 98       	cbi	0x18, 0	; 24
    1ac0:	8f e7       	ldi	r24, 0x7F	; 127
    1ac2:	8f b9       	out	0x0f, r24	; 15
    1ac4:	77 9b       	sbis	0x0e, 7	; 14
    1ac6:	fe cf       	rjmp	.-4      	; 0x1ac4 <rf_polling_rx_packet+0x19a>
    1ac8:	80 e0       	ldi	r24, 0x00	; 0
    1aca:	90 e0       	ldi	r25, 0x00	; 0
    1acc:	1f b8       	out	0x0f, r1	; 15
    1ace:	77 9b       	sbis	0x0e, 7	; 14
    1ad0:	fe cf       	rjmp	.-4      	; 0x1ace <rf_polling_rx_packet+0x1a4>
    1ad2:	e0 91 57 06 	lds	r30, 0x0657
    1ad6:	f0 91 58 06 	lds	r31, 0x0658
    1ada:	2f b1       	in	r18, 0x0f	; 15
    1adc:	e8 0f       	add	r30, r24
    1ade:	f9 1f       	adc	r31, r25
    1ae0:	21 83       	std	Z+1, r18	; 0x01
    1ae2:	01 96       	adiw	r24, 0x01	; 1
    1ae4:	82 30       	cpi	r24, 0x02	; 2
    1ae6:	91 05       	cpc	r25, r1
    1ae8:	89 f7       	brne	.-30     	; 0x1acc <rf_polling_rx_packet+0x1a2>
    1aea:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1aec:	89 81       	ldd	r24, Y+1	; 0x01
    1aee:	83 ff       	sbrs	r24, 3
    1af0:	4d c0       	rjmp	.+154    	; 0x1b8c <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1af2:	c0 98       	cbi	0x18, 0	; 24
    1af4:	8f e7       	ldi	r24, 0x7F	; 127
    1af6:	8f b9       	out	0x0f, r24	; 15
    1af8:	77 9b       	sbis	0x0e, 7	; 14
    1afa:	fe cf       	rjmp	.-4      	; 0x1af8 <rf_polling_rx_packet+0x1ce>
    1afc:	ee e4       	ldi	r30, 0x4E	; 78
    1afe:	f6 e0       	ldi	r31, 0x06	; 6
    1b00:	1f b8       	out	0x0f, r1	; 15
    1b02:	77 9b       	sbis	0x0e, 7	; 14
    1b04:	fe cf       	rjmp	.-4      	; 0x1b02 <rf_polling_rx_packet+0x1d8>
    1b06:	8f b1       	in	r24, 0x0f	; 15
    1b08:	81 93       	st	Z+, r24
    1b0a:	86 e0       	ldi	r24, 0x06	; 6
    1b0c:	e2 35       	cpi	r30, 0x52	; 82
    1b0e:	f8 07       	cpc	r31, r24
    1b10:	b9 f7       	brne	.-18     	; 0x1b00 <rf_polling_rx_packet+0x1d6>
    1b12:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1b14:	c0 98       	cbi	0x18, 0	; 24
    1b16:	89 e9       	ldi	r24, 0x99	; 153
    1b18:	8f b9       	out	0x0f, r24	; 15
    1b1a:	77 9b       	sbis	0x0e, 7	; 14
    1b1c:	fe cf       	rjmp	.-4      	; 0x1b1a <rf_polling_rx_packet+0x1f0>
    1b1e:	80 e8       	ldi	r24, 0x80	; 128
    1b20:	8f b9       	out	0x0f, r24	; 15
    1b22:	77 9b       	sbis	0x0e, 7	; 14
    1b24:	fe cf       	rjmp	.-4      	; 0x1b22 <rf_polling_rx_packet+0x1f8>
    1b26:	82 e0       	ldi	r24, 0x02	; 2
    1b28:	81 50       	subi	r24, 0x01	; 1
    1b2a:	e8 2f       	mov	r30, r24
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	e2 5b       	subi	r30, 0xB2	; 178
    1b30:	f9 4f       	sbci	r31, 0xF9	; 249
    1b32:	90 81       	ld	r25, Z
    1b34:	9f b9       	out	0x0f, r25	; 15
    1b36:	77 9b       	sbis	0x0e, 7	; 14
    1b38:	fe cf       	rjmp	.-4      	; 0x1b36 <rf_polling_rx_packet+0x20c>
    1b3a:	88 23       	and	r24, r24
    1b3c:	a9 f7       	brne	.-22     	; 0x1b28 <rf_polling_rx_packet+0x1fe>
    1b3e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1b40:	c0 98       	cbi	0x18, 0	; 24
    1b42:	8b e9       	ldi	r24, 0x9B	; 155
    1b44:	8f b9       	out	0x0f, r24	; 15
    1b46:	77 9b       	sbis	0x0e, 7	; 14
    1b48:	fe cf       	rjmp	.-4      	; 0x1b46 <rf_polling_rx_packet+0x21c>
    1b4a:	80 e8       	ldi	r24, 0x80	; 128
    1b4c:	8f b9       	out	0x0f, r24	; 15
    1b4e:	77 9b       	sbis	0x0e, 7	; 14
    1b50:	fe cf       	rjmp	.-4      	; 0x1b4e <rf_polling_rx_packet+0x224>
    1b52:	82 e0       	ldi	r24, 0x02	; 2
    1b54:	81 50       	subi	r24, 0x01	; 1
    1b56:	e8 2f       	mov	r30, r24
    1b58:	f0 e0       	ldi	r31, 0x00	; 0
    1b5a:	e0 5b       	subi	r30, 0xB0	; 176
    1b5c:	f9 4f       	sbci	r31, 0xF9	; 249
    1b5e:	90 81       	ld	r25, Z
    1b60:	9f b9       	out	0x0f, r25	; 15
    1b62:	77 9b       	sbis	0x0e, 7	; 14
    1b64:	fe cf       	rjmp	.-4      	; 0x1b62 <rf_polling_rx_packet+0x238>
    1b66:	88 23       	and	r24, r24
    1b68:	a9 f7       	brne	.-22     	; 0x1b54 <rf_polling_rx_packet+0x22a>
    1b6a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1b6c:	c0 98       	cbi	0x18, 0	; 24
    1b6e:	8c e0       	ldi	r24, 0x0C	; 12
    1b70:	8f b9       	out	0x0f, r24	; 15
    1b72:	77 9b       	sbis	0x0e, 7	; 14
    1b74:	fe cf       	rjmp	.-4      	; 0x1b72 <rf_polling_rx_packet+0x248>
    1b76:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	80 93 63 06 	sts	0x0663, r24
                rfSettings.pRxInfo->length -= 4;
    1b7e:	e0 91 57 06 	lds	r30, 0x0657
    1b82:	f0 91 58 06 	lds	r31, 0x0658
    1b86:	83 81       	ldd	r24, Z+3	; 0x03
    1b88:	84 50       	subi	r24, 0x04	; 4
    1b8a:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1b8c:	c0 98       	cbi	0x18, 0	; 24
    1b8e:	8f e7       	ldi	r24, 0x7F	; 127
    1b90:	8f b9       	out	0x0f, r24	; 15
    1b92:	77 9b       	sbis	0x0e, 7	; 14
    1b94:	fe cf       	rjmp	.-4      	; 0x1b92 <rf_polling_rx_packet+0x268>
    1b96:	40 e0       	ldi	r20, 0x00	; 0
    1b98:	0f c0       	rjmp	.+30     	; 0x1bb8 <rf_polling_rx_packet+0x28e>
    1b9a:	1f b8       	out	0x0f, r1	; 15
    1b9c:	77 9b       	sbis	0x0e, 7	; 14
    1b9e:	fe cf       	rjmp	.-4      	; 0x1b9c <rf_polling_rx_packet+0x272>
    1ba0:	e0 91 57 06 	lds	r30, 0x0657
    1ba4:	f0 91 58 06 	lds	r31, 0x0658
    1ba8:	8f b1       	in	r24, 0x0f	; 15
    1baa:	05 80       	ldd	r0, Z+5	; 0x05
    1bac:	f6 81       	ldd	r31, Z+6	; 0x06
    1bae:	e0 2d       	mov	r30, r0
    1bb0:	e4 0f       	add	r30, r20
    1bb2:	f1 1d       	adc	r31, r1
    1bb4:	80 83       	st	Z, r24
    1bb6:	4f 5f       	subi	r20, 0xFF	; 255
    1bb8:	e0 91 57 06 	lds	r30, 0x0657
    1bbc:	f0 91 58 06 	lds	r31, 0x0658
    1bc0:	24 2f       	mov	r18, r20
    1bc2:	30 e0       	ldi	r19, 0x00	; 0
    1bc4:	83 81       	ldd	r24, Z+3	; 0x03
    1bc6:	99 27       	eor	r25, r25
    1bc8:	87 fd       	sbrc	r24, 7
    1bca:	90 95       	com	r25
    1bcc:	28 17       	cp	r18, r24
    1bce:	39 07       	cpc	r19, r25
    1bd0:	24 f3       	brlt	.-56     	; 0x1b9a <rf_polling_rx_packet+0x270>
    1bd2:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1bd4:	c0 98       	cbi	0x18, 0	; 24
    1bd6:	8f e7       	ldi	r24, 0x7F	; 127
    1bd8:	8f b9       	out	0x0f, r24	; 15
    1bda:	77 9b       	sbis	0x0e, 7	; 14
    1bdc:	fe cf       	rjmp	.-4      	; 0x1bda <rf_polling_rx_packet+0x2b0>
    1bde:	1f b8       	out	0x0f, r1	; 15
    1be0:	77 9b       	sbis	0x0e, 7	; 14
    1be2:	fe cf       	rjmp	.-4      	; 0x1be0 <rf_polling_rx_packet+0x2b6>
    1be4:	6f b1       	in	r22, 0x0f	; 15
    1be6:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1be8:	c0 98       	cbi	0x18, 0	; 24
    1bea:	8f e7       	ldi	r24, 0x7F	; 127
    1bec:	8f b9       	out	0x0f, r24	; 15
    1bee:	77 9b       	sbis	0x0e, 7	; 14
    1bf0:	fe cf       	rjmp	.-4      	; 0x1bee <rf_polling_rx_packet+0x2c4>
    1bf2:	fe 01       	movw	r30, r28
    1bf4:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1bf6:	ce 01       	movw	r24, r28
    1bf8:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1bfa:	1f b8       	out	0x0f, r1	; 15
    1bfc:	77 9b       	sbis	0x0e, 7	; 14
    1bfe:	fe cf       	rjmp	.-4      	; 0x1bfc <rf_polling_rx_packet+0x2d2>
    1c00:	2f b1       	in	r18, 0x0f	; 15
    1c02:	21 93       	st	Z+, r18
    1c04:	e8 17       	cp	r30, r24
    1c06:	f9 07       	cpc	r31, r25
    1c08:	c1 f7       	brne	.-16     	; 0x1bfa <rf_polling_rx_packet+0x2d0>
    1c0a:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1c0c:	e0 91 57 06 	lds	r30, 0x0657
    1c10:	f0 91 58 06 	lds	r31, 0x0658
    1c14:	8b 81       	ldd	r24, Y+3	; 0x03
    1c16:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1c18:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1c1a:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1c1c:	0c c0       	rjmp	.+24     	; 0x1c36 <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1c1e:	e0 91 57 06 	lds	r30, 0x0657
    1c22:	f0 91 58 06 	lds	r31, 0x0658
    1c26:	05 80       	ldd	r0, Z+5	; 0x05
    1c28:	f6 81       	ldd	r31, Z+6	; 0x06
    1c2a:	e0 2d       	mov	r30, r0
    1c2c:	e8 0f       	add	r30, r24
    1c2e:	f9 1f       	adc	r31, r25
    1c30:	80 81       	ld	r24, Z
    1c32:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1c34:	5f 5f       	subi	r21, 0xFF	; 255
    1c36:	e0 91 57 06 	lds	r30, 0x0657
    1c3a:	f0 91 58 06 	lds	r31, 0x0658
    1c3e:	85 2f       	mov	r24, r21
    1c40:	90 e0       	ldi	r25, 0x00	; 0
    1c42:	23 81       	ldd	r18, Z+3	; 0x03
    1c44:	33 27       	eor	r19, r19
    1c46:	27 fd       	sbrc	r18, 7
    1c48:	30 95       	com	r19
    1c4a:	82 17       	cp	r24, r18
    1c4c:	93 07       	cpc	r25, r19
    1c4e:	3c f3       	brlt	.-50     	; 0x1c1e <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1c50:	46 17       	cp	r20, r22
    1c52:	c1 f0       	breq	.+48     	; 0x1c84 <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1c54:	c0 98       	cbi	0x18, 0	; 24
    1c56:	8f e7       	ldi	r24, 0x7F	; 127
    1c58:	8f b9       	out	0x0f, r24	; 15
    1c5a:	77 9b       	sbis	0x0e, 7	; 14
    1c5c:	fe cf       	rjmp	.-4      	; 0x1c5a <rf_polling_rx_packet+0x330>
    1c5e:	1f b8       	out	0x0f, r1	; 15
    1c60:	77 9b       	sbis	0x0e, 7	; 14
    1c62:	fe cf       	rjmp	.-4      	; 0x1c60 <rf_polling_rx_packet+0x336>
    1c64:	8f b1       	in	r24, 0x0f	; 15
    1c66:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c68:	c0 98       	cbi	0x18, 0	; 24
    1c6a:	88 e0       	ldi	r24, 0x08	; 8
    1c6c:	8f b9       	out	0x0f, r24	; 15
    1c6e:	77 9b       	sbis	0x0e, 7	; 14
    1c70:	fe cf       	rjmp	.-4      	; 0x1c6e <rf_polling_rx_packet+0x344>
    1c72:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c74:	c0 98       	cbi	0x18, 0	; 24
    1c76:	88 e0       	ldi	r24, 0x08	; 8
    1c78:	8f b9       	out	0x0f, r24	; 15
    1c7a:	77 9b       	sbis	0x0e, 7	; 14
    1c7c:	fe cf       	rjmp	.-4      	; 0x1c7a <rf_polling_rx_packet+0x350>
    1c7e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1c80:	8c ef       	ldi	r24, 0xFC	; 252
    1c82:	23 c0       	rjmp	.+70     	; 0x1cca <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1c84:	8c 81       	ldd	r24, Y+4	; 0x04
    1c86:	87 ff       	sbrs	r24, 7
    1c88:	07 c0       	rjmp	.+14     	; 0x1c98 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1c8a:	80 91 68 06 	lds	r24, 0x0668
    1c8e:	8f 5f       	subi	r24, 0xFF	; 255
    1c90:	80 93 68 06 	sts	0x0668, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    1c96:	19 c0       	rjmp	.+50     	; 0x1cca <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1c98:	c0 98       	cbi	0x18, 0	; 24
    1c9a:	8f e7       	ldi	r24, 0x7F	; 127
    1c9c:	8f b9       	out	0x0f, r24	; 15
    1c9e:	77 9b       	sbis	0x0e, 7	; 14
    1ca0:	fe cf       	rjmp	.-4      	; 0x1c9e <rf_polling_rx_packet+0x374>
    1ca2:	1f b8       	out	0x0f, r1	; 15
    1ca4:	77 9b       	sbis	0x0e, 7	; 14
    1ca6:	fe cf       	rjmp	.-4      	; 0x1ca4 <rf_polling_rx_packet+0x37a>
    1ca8:	8f b1       	in	r24, 0x0f	; 15
    1caa:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cac:	c0 98       	cbi	0x18, 0	; 24
    1cae:	88 e0       	ldi	r24, 0x08	; 8
    1cb0:	8f b9       	out	0x0f, r24	; 15
    1cb2:	77 9b       	sbis	0x0e, 7	; 14
    1cb4:	fe cf       	rjmp	.-4      	; 0x1cb2 <rf_polling_rx_packet+0x388>
    1cb6:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cb8:	c0 98       	cbi	0x18, 0	; 24
    1cba:	88 e0       	ldi	r24, 0x08	; 8
    1cbc:	8f b9       	out	0x0f, r24	; 15
    1cbe:	77 9b       	sbis	0x0e, 7	; 14
    1cc0:	fe cf       	rjmp	.-4      	; 0x1cbe <rf_polling_rx_packet+0x394>
    1cc2:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1cc4:	8b ef       	ldi	r24, 0xFB	; 251
    1cc6:	01 c0       	rjmp	.+2      	; 0x1cca <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1cc8:	80 e0       	ldi	r24, 0x00	; 0
}
    1cca:	0f 90       	pop	r0
    1ccc:	0f 90       	pop	r0
    1cce:	0f 90       	pop	r0
    1cd0:	0f 90       	pop	r0
    1cd2:	cf 91       	pop	r28
    1cd4:	df 91       	pop	r29
    1cd6:	08 95       	ret

00001cd8 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1cd8:	80 91 68 06 	lds	r24, 0x0668
    1cdc:	88 23       	and	r24, r24
    1cde:	29 f0       	breq	.+10     	; 0x1cea <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1ce0:	80 91 68 06 	lds	r24, 0x0668
        rx_ready=0;
    1ce4:	10 92 68 06 	sts	0x0668, r1
        return tmp;
    1ce8:	08 95       	ret
    }
    return 0;
    1cea:	80 e0       	ldi	r24, 0x00	; 0
}
    1cec:	08 95       	ret

00001cee <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cee:	c0 98       	cbi	0x18, 0	; 24
    1cf0:	88 e0       	ldi	r24, 0x08	; 8
    1cf2:	8f b9       	out	0x0f, r24	; 15
    1cf4:	77 9b       	sbis	0x0e, 7	; 14
    1cf6:	fe cf       	rjmp	.-4      	; 0x1cf4 <rf_flush_rx_fifo+0x6>
    1cf8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cfa:	c0 98       	cbi	0x18, 0	; 24
    1cfc:	88 e0       	ldi	r24, 0x08	; 8
    1cfe:	8f b9       	out	0x0f, r24	; 15
    1d00:	77 9b       	sbis	0x0e, 7	; 14
    1d02:	fe cf       	rjmp	.-4      	; 0x1d00 <rf_flush_rx_fifo+0x12>
    1d04:	c0 9a       	sbi	0x18, 0	; 24
}
    1d06:	08 95       	ret

00001d08 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1d08:	99 27       	eor	r25, r25
    1d0a:	87 fd       	sbrc	r24, 7
    1d0c:	90 95       	com	r25
    1d0e:	98 2f       	mov	r25, r24
    1d10:	88 27       	eor	r24, r24
    1d12:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1d14:	c0 98       	cbi	0x18, 0	; 24
    1d16:	23 e1       	ldi	r18, 0x13	; 19
    1d18:	2f b9       	out	0x0f, r18	; 15
    1d1a:	77 9b       	sbis	0x0e, 7	; 14
    1d1c:	fe cf       	rjmp	.-4      	; 0x1d1a <rf_set_cca_thresh+0x12>
    1d1e:	9f b9       	out	0x0f, r25	; 15
    1d20:	77 9b       	sbis	0x0e, 7	; 14
    1d22:	fe cf       	rjmp	.-4      	; 0x1d20 <rf_set_cca_thresh+0x18>
    1d24:	8f b9       	out	0x0f, r24	; 15
    1d26:	77 9b       	sbis	0x0e, 7	; 14
    1d28:	fe cf       	rjmp	.-4      	; 0x1d26 <rf_set_cca_thresh+0x1e>
    1d2a:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1d2c:	08 95       	ret

00001d2e <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1d2e:	c0 98       	cbi	0x18, 0	; 24
    1d30:	86 e0       	ldi	r24, 0x06	; 6
    1d32:	8f b9       	out	0x0f, r24	; 15
    1d34:	77 9b       	sbis	0x0e, 7	; 14
    1d36:	fe cf       	rjmp	.-4      	; 0x1d34 <rf_test_mode+0x6>
    1d38:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1d3a:	c0 98       	cbi	0x18, 0	; 24
    1d3c:	82 e1       	ldi	r24, 0x12	; 18
    1d3e:	8f b9       	out	0x0f, r24	; 15
    1d40:	77 9b       	sbis	0x0e, 7	; 14
    1d42:	fe cf       	rjmp	.-4      	; 0x1d40 <rf_test_mode+0x12>
    1d44:	85 e0       	ldi	r24, 0x05	; 5
    1d46:	8f b9       	out	0x0f, r24	; 15
    1d48:	77 9b       	sbis	0x0e, 7	; 14
    1d4a:	fe cf       	rjmp	.-4      	; 0x1d48 <rf_test_mode+0x1a>
    1d4c:	88 e0       	ldi	r24, 0x08	; 8
    1d4e:	8f b9       	out	0x0f, r24	; 15
    1d50:	77 9b       	sbis	0x0e, 7	; 14
    1d52:	fe cf       	rjmp	.-4      	; 0x1d50 <rf_test_mode+0x22>
    1d54:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    1d56:	c0 98       	cbi	0x18, 0	; 24
    1d58:	8e e2       	ldi	r24, 0x2E	; 46
    1d5a:	8f b9       	out	0x0f, r24	; 15
    1d5c:	77 9b       	sbis	0x0e, 7	; 14
    1d5e:	fe cf       	rjmp	.-4      	; 0x1d5c <rf_test_mode+0x2e>
    1d60:	88 e1       	ldi	r24, 0x18	; 24
    1d62:	8f b9       	out	0x0f, r24	; 15
    1d64:	77 9b       	sbis	0x0e, 7	; 14
    1d66:	fe cf       	rjmp	.-4      	; 0x1d64 <rf_test_mode+0x36>
    1d68:	1f b8       	out	0x0f, r1	; 15
    1d6a:	77 9b       	sbis	0x0e, 7	; 14
    1d6c:	fe cf       	rjmp	.-4      	; 0x1d6a <rf_test_mode+0x3c>
    1d6e:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1d70:	0e 94 77 0e 	call	0x1cee	; 0x1cee <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1d74:	08 95       	ret

00001d76 <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1d76:	c0 98       	cbi	0x18, 0	; 24
    1d78:	86 e0       	ldi	r24, 0x06	; 6
    1d7a:	8f b9       	out	0x0f, r24	; 15
    1d7c:	77 9b       	sbis	0x0e, 7	; 14
    1d7e:	fe cf       	rjmp	.-4      	; 0x1d7c <rf_data_mode+0x6>
    1d80:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1d82:	c0 98       	cbi	0x18, 0	; 24
    1d84:	82 e1       	ldi	r24, 0x12	; 18
    1d86:	8f b9       	out	0x0f, r24	; 15
    1d88:	77 9b       	sbis	0x0e, 7	; 14
    1d8a:	fe cf       	rjmp	.-4      	; 0x1d88 <rf_data_mode+0x12>
    1d8c:	85 e0       	ldi	r24, 0x05	; 5
    1d8e:	8f b9       	out	0x0f, r24	; 15
    1d90:	77 9b       	sbis	0x0e, 7	; 14
    1d92:	fe cf       	rjmp	.-4      	; 0x1d90 <rf_data_mode+0x1a>
    1d94:	1f b8       	out	0x0f, r1	; 15
    1d96:	77 9b       	sbis	0x0e, 7	; 14
    1d98:	fe cf       	rjmp	.-4      	; 0x1d96 <rf_data_mode+0x20>
    1d9a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    1d9c:	c0 98       	cbi	0x18, 0	; 24
    1d9e:	8e e2       	ldi	r24, 0x2E	; 46
    1da0:	8f b9       	out	0x0f, r24	; 15
    1da2:	77 9b       	sbis	0x0e, 7	; 14
    1da4:	fe cf       	rjmp	.-4      	; 0x1da2 <rf_data_mode+0x2c>
    1da6:	1f b8       	out	0x0f, r1	; 15
    1da8:	77 9b       	sbis	0x0e, 7	; 14
    1daa:	fe cf       	rjmp	.-4      	; 0x1da8 <rf_data_mode+0x32>
    1dac:	1f b8       	out	0x0f, r1	; 15
    1dae:	77 9b       	sbis	0x0e, 7	; 14
    1db0:	fe cf       	rjmp	.-4      	; 0x1dae <rf_data_mode+0x38>
    1db2:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1db4:	0e 94 77 0e 	call	0x1cee	; 0x1cee <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1db8:	08 95       	ret

00001dba <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1dba:	c0 98       	cbi	0x18, 0	; 24
    1dbc:	86 e0       	ldi	r24, 0x06	; 6
    1dbe:	8f b9       	out	0x0f, r24	; 15
    1dc0:	77 9b       	sbis	0x0e, 7	; 14
    1dc2:	fe cf       	rjmp	.-4      	; 0x1dc0 <rf_rx_set_serial+0x6>
    1dc4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1dc6:	c0 98       	cbi	0x18, 0	; 24
    1dc8:	82 e1       	ldi	r24, 0x12	; 18
    1dca:	8f b9       	out	0x0f, r24	; 15
    1dcc:	77 9b       	sbis	0x0e, 7	; 14
    1dce:	fe cf       	rjmp	.-4      	; 0x1dcc <rf_rx_set_serial+0x12>
    1dd0:	85 e0       	ldi	r24, 0x05	; 5
    1dd2:	8f b9       	out	0x0f, r24	; 15
    1dd4:	77 9b       	sbis	0x0e, 7	; 14
    1dd6:	fe cf       	rjmp	.-4      	; 0x1dd4 <rf_rx_set_serial+0x1a>
    1dd8:	81 e0       	ldi	r24, 0x01	; 1
    1dda:	8f b9       	out	0x0f, r24	; 15
    1ddc:	77 9b       	sbis	0x0e, 7	; 14
    1dde:	fe cf       	rjmp	.-4      	; 0x1ddc <rf_rx_set_serial+0x22>
    1de0:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1de2:	0e 94 77 0e 	call	0x1cee	; 0x1cee <rf_flush_rx_fifo>
}
    1de6:	08 95       	ret

00001de8 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1de8:	c0 98       	cbi	0x18, 0	; 24
    1dea:	82 e1       	ldi	r24, 0x12	; 18
    1dec:	8f b9       	out	0x0f, r24	; 15
    1dee:	77 9b       	sbis	0x0e, 7	; 14
    1df0:	fe cf       	rjmp	.-4      	; 0x1dee <rf_tx_set_serial+0x6>
    1df2:	85 e0       	ldi	r24, 0x05	; 5
    1df4:	8f b9       	out	0x0f, r24	; 15
    1df6:	77 9b       	sbis	0x0e, 7	; 14
    1df8:	fe cf       	rjmp	.-4      	; 0x1df6 <rf_tx_set_serial+0xe>
    1dfa:	84 e0       	ldi	r24, 0x04	; 4
    1dfc:	8f b9       	out	0x0f, r24	; 15
    1dfe:	77 9b       	sbis	0x0e, 7	; 14
    1e00:	fe cf       	rjmp	.-4      	; 0x1dfe <rf_tx_set_serial+0x16>
    1e02:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1e04:	0e 94 77 0e 	call	0x1cee	; 0x1cee <rf_flush_rx_fifo>
}
    1e08:	08 95       	ret

00001e0a <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1e0a:	90 e0       	ldi	r25, 0x00	; 0
    1e0c:	8f 70       	andi	r24, 0x0F	; 15
    1e0e:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    1e10:	20 91 55 06 	lds	r18, 0x0655
    1e14:	30 91 56 06 	lds	r19, 0x0656
    1e18:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    1e1a:	82 2b       	or	r24, r18
    1e1c:	93 2b       	or	r25, r19
    1e1e:	90 93 56 06 	sts	0x0656, r25
    1e22:	80 93 55 06 	sts	0x0655, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1e26:	c0 98       	cbi	0x18, 0	; 24
    1e28:	81 e1       	ldi	r24, 0x11	; 17
    1e2a:	8f b9       	out	0x0f, r24	; 15
    1e2c:	77 9b       	sbis	0x0e, 7	; 14
    1e2e:	fe cf       	rjmp	.-4      	; 0x1e2c <rf_set_preamble_length+0x22>
    1e30:	80 91 56 06 	lds	r24, 0x0656
    1e34:	8f b9       	out	0x0f, r24	; 15
    1e36:	77 9b       	sbis	0x0e, 7	; 14
    1e38:	fe cf       	rjmp	.-4      	; 0x1e36 <rf_set_preamble_length+0x2c>
    1e3a:	80 91 55 06 	lds	r24, 0x0655
    1e3e:	8f b9       	out	0x0f, r24	; 15
    1e40:	77 9b       	sbis	0x0e, 7	; 14
    1e42:	fe cf       	rjmp	.-4      	; 0x1e40 <rf_set_preamble_length+0x36>
    1e44:	c0 9a       	sbi	0x18, 0	; 24
}
    1e46:	08 95       	ret

00001e48 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    1e48:	90 e0       	ldi	r25, 0x00	; 0
    1e4a:	26 e0       	ldi	r18, 0x06	; 6
    1e4c:	88 0f       	add	r24, r24
    1e4e:	99 1f       	adc	r25, r25
    1e50:	2a 95       	dec	r18
    1e52:	e1 f7       	brne	.-8      	; 0x1e4c <rf_set_cca_mode+0x4>
    1e54:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    1e56:	20 91 55 06 	lds	r18, 0x0655
    1e5a:	30 91 56 06 	lds	r19, 0x0656
    1e5e:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    1e60:	82 2b       	or	r24, r18
    1e62:	93 2b       	or	r25, r19
    1e64:	90 93 56 06 	sts	0x0656, r25
    1e68:	80 93 55 06 	sts	0x0655, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1e6c:	c0 98       	cbi	0x18, 0	; 24
    1e6e:	81 e1       	ldi	r24, 0x11	; 17
    1e70:	8f b9       	out	0x0f, r24	; 15
    1e72:	77 9b       	sbis	0x0e, 7	; 14
    1e74:	fe cf       	rjmp	.-4      	; 0x1e72 <rf_set_cca_mode+0x2a>
    1e76:	80 91 56 06 	lds	r24, 0x0656
    1e7a:	8f b9       	out	0x0f, r24	; 15
    1e7c:	77 9b       	sbis	0x0e, 7	; 14
    1e7e:	fe cf       	rjmp	.-4      	; 0x1e7c <rf_set_cca_mode+0x34>
    1e80:	80 91 55 06 	lds	r24, 0x0655
    1e84:	8f b9       	out	0x0f, r24	; 15
    1e86:	77 9b       	sbis	0x0e, 7	; 14
    1e88:	fe cf       	rjmp	.-4      	; 0x1e86 <rf_set_cca_mode+0x3e>
    1e8a:	c0 9a       	sbi	0x18, 0	; 24
}
    1e8c:	08 95       	ret

00001e8e <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    1e8e:	c0 98       	cbi	0x18, 0	; 24
    1e90:	84 e0       	ldi	r24, 0x04	; 4
    1e92:	8f b9       	out	0x0f, r24	; 15
    1e94:	77 9b       	sbis	0x0e, 7	; 14
    1e96:	fe cf       	rjmp	.-4      	; 0x1e94 <rf_carrier_on+0x6>
    1e98:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1e9a:	08 95       	ret

00001e9c <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    1e9c:	c0 98       	cbi	0x18, 0	; 24
    1e9e:	86 e0       	ldi	r24, 0x06	; 6
    1ea0:	8f b9       	out	0x0f, r24	; 15
    1ea2:	77 9b       	sbis	0x0e, 7	; 14
    1ea4:	fe cf       	rjmp	.-4      	; 0x1ea2 <rf_carrier_off+0x6>
    1ea6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1ea8:	08 95       	ret

00001eaa <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    1eaa:	5f 9b       	sbis	0x0b, 7	; 11
    1eac:	fe cf       	rjmp	.-4      	; 0x1eaa <getc0>
    1eae:	5f 98       	cbi	0x0b, 7	; 11
    1eb0:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    1eb2:	08 95       	ret

00001eb4 <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    1eb4:	5d 9b       	sbis	0x0b, 5	; 11
    1eb6:	fe cf       	rjmp	.-4      	; 0x1eb4 <putc0>
    1eb8:	5d 98       	cbi	0x0b, 5	; 11
    1eba:	8c b9       	out	0x0c, r24	; 12
}
    1ebc:	08 95       	ret

00001ebe <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    1ebe:	8f ef       	ldi	r24, 0xFF	; 255
    1ec0:	08 95       	ret

00001ec2 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    1ec2:	88 23       	and	r24, r24
    1ec4:	11 f4       	brne	.+4      	; 0x1eca <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    1ec6:	8b b1       	in	r24, 0x0b	; 11
    1ec8:	04 c0       	rjmp	.+8      	; 0x1ed2 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    1eca:	81 30       	cpi	r24, 0x01	; 1
    1ecc:	31 f4       	brne	.+12     	; 0x1eda <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    1ece:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    1ed2:	88 1f       	adc	r24, r24
    1ed4:	88 27       	eor	r24, r24
    1ed6:	88 1f       	adc	r24, r24
    1ed8:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    1eda:	80 e0       	ldi	r24, 0x00	; 0
}
    1edc:	08 95       	ret

00001ede <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    1ede:	cf 93       	push	r28
    1ee0:	df 93       	push	r29
    1ee2:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    1ee4:	07 c0       	rjmp	.+14     	; 0x1ef4 <nrk_kprintf+0x16>
        putchar(c);
    1ee6:	60 91 69 07 	lds	r22, 0x0769
    1eea:	70 91 6a 07 	lds	r23, 0x076A
    1eee:	90 e0       	ldi	r25, 0x00	; 0
    1ef0:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    1ef4:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    1ef6:	21 96       	adiw	r28, 0x01	; 1
    1ef8:	84 91       	lpm	r24, Z+
    1efa:	88 23       	and	r24, r24
    1efc:	a1 f7       	brne	.-24     	; 0x1ee6 <nrk_kprintf+0x8>
        putchar(c);
}
    1efe:	df 91       	pop	r29
    1f00:	cf 91       	pop	r28
    1f02:	08 95       	ret

00001f04 <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f04:	8f 3f       	cpi	r24, 0xFF	; 255
    1f06:	09 f4       	brne	.+2      	; 0x1f0a <nrk_gpio_set+0x6>
    1f08:	3f c0       	rjmp	.+126    	; 0x1f88 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1f0a:	98 2f       	mov	r25, r24
    1f0c:	96 95       	lsr	r25
    1f0e:	96 95       	lsr	r25
    1f10:	96 95       	lsr	r25
    1f12:	21 e0       	ldi	r18, 0x01	; 1
    1f14:	30 e0       	ldi	r19, 0x00	; 0
    1f16:	02 c0       	rjmp	.+4      	; 0x1f1c <nrk_gpio_set+0x18>
    1f18:	22 0f       	add	r18, r18
    1f1a:	33 1f       	adc	r19, r19
    1f1c:	9a 95       	dec	r25
    1f1e:	e2 f7       	brpl	.-8      	; 0x1f18 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1f20:	90 e0       	ldi	r25, 0x00	; 0
    1f22:	87 70       	andi	r24, 0x07	; 7
    1f24:	90 70       	andi	r25, 0x00	; 0
    1f26:	82 30       	cpi	r24, 0x02	; 2
    1f28:	91 05       	cpc	r25, r1
    1f2a:	d9 f0       	breq	.+54     	; 0x1f62 <nrk_gpio_set+0x5e>
    1f2c:	83 30       	cpi	r24, 0x03	; 3
    1f2e:	91 05       	cpc	r25, r1
    1f30:	34 f4       	brge	.+12     	; 0x1f3e <nrk_gpio_set+0x3a>
    1f32:	00 97       	sbiw	r24, 0x00	; 0
    1f34:	71 f0       	breq	.+28     	; 0x1f52 <nrk_gpio_set+0x4e>
    1f36:	81 30       	cpi	r24, 0x01	; 1
    1f38:	91 05       	cpc	r25, r1
    1f3a:	41 f5       	brne	.+80     	; 0x1f8c <nrk_gpio_set+0x88>
    1f3c:	0e c0       	rjmp	.+28     	; 0x1f5a <nrk_gpio_set+0x56>
    1f3e:	84 30       	cpi	r24, 0x04	; 4
    1f40:	91 05       	cpc	r25, r1
    1f42:	c1 f0       	breq	.+48     	; 0x1f74 <nrk_gpio_set+0x70>
    1f44:	84 30       	cpi	r24, 0x04	; 4
    1f46:	91 05       	cpc	r25, r1
    1f48:	8c f0       	brlt	.+34     	; 0x1f6c <nrk_gpio_set+0x68>
    1f4a:	85 30       	cpi	r24, 0x05	; 5
    1f4c:	91 05       	cpc	r25, r1
    1f4e:	f1 f4       	brne	.+60     	; 0x1f8c <nrk_gpio_set+0x88>
    1f50:	15 c0       	rjmp	.+42     	; 0x1f7c <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    1f52:	8b b3       	in	r24, 0x1b	; 27
    1f54:	82 2b       	or	r24, r18
    1f56:	8b bb       	out	0x1b, r24	; 27
    1f58:	07 c0       	rjmp	.+14     	; 0x1f68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    1f5a:	88 b3       	in	r24, 0x18	; 24
    1f5c:	82 2b       	or	r24, r18
    1f5e:	88 bb       	out	0x18, r24	; 24
    1f60:	03 c0       	rjmp	.+6      	; 0x1f68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    1f62:	85 b3       	in	r24, 0x15	; 21
    1f64:	82 2b       	or	r24, r18
    1f66:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1f68:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    1f6a:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    1f6c:	82 b3       	in	r24, 0x12	; 18
    1f6e:	82 2b       	or	r24, r18
    1f70:	82 bb       	out	0x12, r24	; 18
    1f72:	fa cf       	rjmp	.-12     	; 0x1f68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    1f74:	83 b1       	in	r24, 0x03	; 3
    1f76:	82 2b       	or	r24, r18
    1f78:	83 b9       	out	0x03, r24	; 3
    1f7a:	f6 cf       	rjmp	.-20     	; 0x1f68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    1f7c:	80 91 62 00 	lds	r24, 0x0062
    1f80:	82 2b       	or	r24, r18
    1f82:	80 93 62 00 	sts	0x0062, r24
    1f86:	f0 cf       	rjmp	.-32     	; 0x1f68 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f88:	8f ef       	ldi	r24, 0xFF	; 255
    1f8a:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    1f8c:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1f8e:	08 95       	ret

00001f90 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f90:	8f 3f       	cpi	r24, 0xFF	; 255
    1f92:	09 f4       	brne	.+2      	; 0x1f96 <nrk_gpio_clr+0x6>
    1f94:	40 c0       	rjmp	.+128    	; 0x2016 <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    1f96:	98 2f       	mov	r25, r24
    1f98:	96 95       	lsr	r25
    1f9a:	96 95       	lsr	r25
    1f9c:	96 95       	lsr	r25
    1f9e:	21 e0       	ldi	r18, 0x01	; 1
    1fa0:	30 e0       	ldi	r19, 0x00	; 0
    1fa2:	02 c0       	rjmp	.+4      	; 0x1fa8 <nrk_gpio_clr+0x18>
    1fa4:	22 0f       	add	r18, r18
    1fa6:	33 1f       	adc	r19, r19
    1fa8:	9a 95       	dec	r25
    1faa:	e2 f7       	brpl	.-8      	; 0x1fa4 <nrk_gpio_clr+0x14>
    1fac:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	87 70       	andi	r24, 0x07	; 7
    1fb2:	90 70       	andi	r25, 0x00	; 0
    1fb4:	82 30       	cpi	r24, 0x02	; 2
    1fb6:	91 05       	cpc	r25, r1
    1fb8:	d9 f0       	breq	.+54     	; 0x1ff0 <nrk_gpio_clr+0x60>
    1fba:	83 30       	cpi	r24, 0x03	; 3
    1fbc:	91 05       	cpc	r25, r1
    1fbe:	34 f4       	brge	.+12     	; 0x1fcc <nrk_gpio_clr+0x3c>
    1fc0:	00 97       	sbiw	r24, 0x00	; 0
    1fc2:	71 f0       	breq	.+28     	; 0x1fe0 <nrk_gpio_clr+0x50>
    1fc4:	81 30       	cpi	r24, 0x01	; 1
    1fc6:	91 05       	cpc	r25, r1
    1fc8:	41 f5       	brne	.+80     	; 0x201a <nrk_gpio_clr+0x8a>
    1fca:	0e c0       	rjmp	.+28     	; 0x1fe8 <nrk_gpio_clr+0x58>
    1fcc:	84 30       	cpi	r24, 0x04	; 4
    1fce:	91 05       	cpc	r25, r1
    1fd0:	c1 f0       	breq	.+48     	; 0x2002 <nrk_gpio_clr+0x72>
    1fd2:	84 30       	cpi	r24, 0x04	; 4
    1fd4:	91 05       	cpc	r25, r1
    1fd6:	8c f0       	brlt	.+34     	; 0x1ffa <nrk_gpio_clr+0x6a>
    1fd8:	85 30       	cpi	r24, 0x05	; 5
    1fda:	91 05       	cpc	r25, r1
    1fdc:	f1 f4       	brne	.+60     	; 0x201a <nrk_gpio_clr+0x8a>
    1fde:	15 c0       	rjmp	.+42     	; 0x200a <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    1fe0:	8b b3       	in	r24, 0x1b	; 27
    1fe2:	82 23       	and	r24, r18
    1fe4:	8b bb       	out	0x1b, r24	; 27
    1fe6:	07 c0       	rjmp	.+14     	; 0x1ff6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    1fe8:	88 b3       	in	r24, 0x18	; 24
    1fea:	82 23       	and	r24, r18
    1fec:	88 bb       	out	0x18, r24	; 24
    1fee:	03 c0       	rjmp	.+6      	; 0x1ff6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    1ff0:	85 b3       	in	r24, 0x15	; 21
    1ff2:	82 23       	and	r24, r18
    1ff4:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1ff6:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    1ff8:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    1ffa:	82 b3       	in	r24, 0x12	; 18
    1ffc:	82 23       	and	r24, r18
    1ffe:	82 bb       	out	0x12, r24	; 18
    2000:	fa cf       	rjmp	.-12     	; 0x1ff6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    2002:	83 b1       	in	r24, 0x03	; 3
    2004:	82 23       	and	r24, r18
    2006:	83 b9       	out	0x03, r24	; 3
    2008:	f6 cf       	rjmp	.-20     	; 0x1ff6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    200a:	80 91 62 00 	lds	r24, 0x0062
    200e:	82 23       	and	r24, r18
    2010:	80 93 62 00 	sts	0x0062, r24
    2014:	f0 cf       	rjmp	.-32     	; 0x1ff6 <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2016:	8f ef       	ldi	r24, 0xFF	; 255
    2018:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    201a:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    201c:	08 95       	ret

0000201e <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    201e:	8f 3f       	cpi	r24, 0xFF	; 255
    2020:	89 f1       	breq	.+98     	; 0x2084 <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    2022:	28 2f       	mov	r18, r24
    2024:	30 e0       	ldi	r19, 0x00	; 0
    2026:	27 70       	andi	r18, 0x07	; 7
    2028:	30 70       	andi	r19, 0x00	; 0
    202a:	22 30       	cpi	r18, 0x02	; 2
    202c:	31 05       	cpc	r19, r1
    202e:	c1 f0       	breq	.+48     	; 0x2060 <nrk_gpio_get+0x42>
    2030:	23 30       	cpi	r18, 0x03	; 3
    2032:	31 05       	cpc	r19, r1
    2034:	3c f4       	brge	.+14     	; 0x2044 <nrk_gpio_get+0x26>
    2036:	21 15       	cp	r18, r1
    2038:	31 05       	cpc	r19, r1
    203a:	71 f0       	breq	.+28     	; 0x2058 <nrk_gpio_get+0x3a>
    203c:	21 30       	cpi	r18, 0x01	; 1
    203e:	31 05       	cpc	r19, r1
    2040:	09 f5       	brne	.+66     	; 0x2084 <nrk_gpio_get+0x66>
    2042:	0c c0       	rjmp	.+24     	; 0x205c <nrk_gpio_get+0x3e>
    2044:	24 30       	cpi	r18, 0x04	; 4
    2046:	31 05       	cpc	r19, r1
    2048:	79 f0       	breq	.+30     	; 0x2068 <nrk_gpio_get+0x4a>
    204a:	24 30       	cpi	r18, 0x04	; 4
    204c:	31 05       	cpc	r19, r1
    204e:	54 f0       	brlt	.+20     	; 0x2064 <nrk_gpio_get+0x46>
    2050:	25 30       	cpi	r18, 0x05	; 5
    2052:	31 05       	cpc	r19, r1
    2054:	b9 f4       	brne	.+46     	; 0x2084 <nrk_gpio_get+0x66>
    2056:	0a c0       	rjmp	.+20     	; 0x206c <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    2058:	29 b3       	in	r18, 0x19	; 25
    205a:	09 c0       	rjmp	.+18     	; 0x206e <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    205c:	26 b3       	in	r18, 0x16	; 22
    205e:	07 c0       	rjmp	.+14     	; 0x206e <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    2060:	23 b3       	in	r18, 0x13	; 19
    2062:	05 c0       	rjmp	.+10     	; 0x206e <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    2064:	20 b3       	in	r18, 0x10	; 16
    2066:	03 c0       	rjmp	.+6      	; 0x206e <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    2068:	21 b1       	in	r18, 0x01	; 1
    206a:	01 c0       	rjmp	.+2      	; 0x206e <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    206c:	20 b1       	in	r18, 0x00	; 0
    206e:	30 e0       	ldi	r19, 0x00	; 0
    2070:	86 95       	lsr	r24
    2072:	86 95       	lsr	r24
    2074:	86 95       	lsr	r24
    2076:	02 c0       	rjmp	.+4      	; 0x207c <nrk_gpio_get+0x5e>
    2078:	35 95       	asr	r19
    207a:	27 95       	ror	r18
    207c:	8a 95       	dec	r24
    207e:	e2 f7       	brpl	.-8      	; 0x2078 <nrk_gpio_get+0x5a>
    2080:	21 70       	andi	r18, 0x01	; 1
    2082:	01 c0       	rjmp	.+2      	; 0x2086 <nrk_gpio_get+0x68>
        default:
            return -1;
    2084:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    2086:	82 2f       	mov	r24, r18
    2088:	08 95       	ret

0000208a <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    208a:	88 23       	and	r24, r24
    208c:	19 f0       	breq	.+6      	; 0x2094 <nrk_gpio_pullups+0xa>
    208e:	80 b5       	in	r24, 0x20	; 32
    2090:	8b 7f       	andi	r24, 0xFB	; 251
    2092:	02 c0       	rjmp	.+4      	; 0x2098 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    2094:	80 b5       	in	r24, 0x20	; 32
    2096:	84 60       	ori	r24, 0x04	; 4
    2098:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    209a:	81 e0       	ldi	r24, 0x01	; 1
    209c:	08 95       	ret

0000209e <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    209e:	8f 3f       	cpi	r24, 0xFF	; 255
    20a0:	09 f4       	brne	.+2      	; 0x20a4 <nrk_gpio_toggle+0x6>
    20a2:	3f c0       	rjmp	.+126    	; 0x2122 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    20a4:	98 2f       	mov	r25, r24
    20a6:	96 95       	lsr	r25
    20a8:	96 95       	lsr	r25
    20aa:	96 95       	lsr	r25
    20ac:	21 e0       	ldi	r18, 0x01	; 1
    20ae:	30 e0       	ldi	r19, 0x00	; 0
    20b0:	02 c0       	rjmp	.+4      	; 0x20b6 <nrk_gpio_toggle+0x18>
    20b2:	22 0f       	add	r18, r18
    20b4:	33 1f       	adc	r19, r19
    20b6:	9a 95       	dec	r25
    20b8:	e2 f7       	brpl	.-8      	; 0x20b2 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    20ba:	90 e0       	ldi	r25, 0x00	; 0
    20bc:	87 70       	andi	r24, 0x07	; 7
    20be:	90 70       	andi	r25, 0x00	; 0
    20c0:	82 30       	cpi	r24, 0x02	; 2
    20c2:	91 05       	cpc	r25, r1
    20c4:	d9 f0       	breq	.+54     	; 0x20fc <nrk_gpio_toggle+0x5e>
    20c6:	83 30       	cpi	r24, 0x03	; 3
    20c8:	91 05       	cpc	r25, r1
    20ca:	34 f4       	brge	.+12     	; 0x20d8 <nrk_gpio_toggle+0x3a>
    20cc:	00 97       	sbiw	r24, 0x00	; 0
    20ce:	71 f0       	breq	.+28     	; 0x20ec <nrk_gpio_toggle+0x4e>
    20d0:	81 30       	cpi	r24, 0x01	; 1
    20d2:	91 05       	cpc	r25, r1
    20d4:	41 f5       	brne	.+80     	; 0x2126 <nrk_gpio_toggle+0x88>
    20d6:	0e c0       	rjmp	.+28     	; 0x20f4 <nrk_gpio_toggle+0x56>
    20d8:	84 30       	cpi	r24, 0x04	; 4
    20da:	91 05       	cpc	r25, r1
    20dc:	c1 f0       	breq	.+48     	; 0x210e <nrk_gpio_toggle+0x70>
    20de:	84 30       	cpi	r24, 0x04	; 4
    20e0:	91 05       	cpc	r25, r1
    20e2:	8c f0       	brlt	.+34     	; 0x2106 <nrk_gpio_toggle+0x68>
    20e4:	85 30       	cpi	r24, 0x05	; 5
    20e6:	91 05       	cpc	r25, r1
    20e8:	f1 f4       	brne	.+60     	; 0x2126 <nrk_gpio_toggle+0x88>
    20ea:	15 c0       	rjmp	.+42     	; 0x2116 <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    20ec:	8b b3       	in	r24, 0x1b	; 27
    20ee:	82 27       	eor	r24, r18
    20f0:	8b bb       	out	0x1b, r24	; 27
    20f2:	07 c0       	rjmp	.+14     	; 0x2102 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    20f4:	88 b3       	in	r24, 0x18	; 24
    20f6:	82 27       	eor	r24, r18
    20f8:	88 bb       	out	0x18, r24	; 24
    20fa:	03 c0       	rjmp	.+6      	; 0x2102 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    20fc:	85 b3       	in	r24, 0x15	; 21
    20fe:	82 27       	eor	r24, r18
    2100:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2102:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    2104:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    2106:	82 b3       	in	r24, 0x12	; 18
    2108:	82 27       	eor	r24, r18
    210a:	82 bb       	out	0x12, r24	; 18
    210c:	fa cf       	rjmp	.-12     	; 0x2102 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    210e:	83 b1       	in	r24, 0x03	; 3
    2110:	82 27       	eor	r24, r18
    2112:	83 b9       	out	0x03, r24	; 3
    2114:	f6 cf       	rjmp	.-20     	; 0x2102 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    2116:	80 91 62 00 	lds	r24, 0x0062
    211a:	82 27       	eor	r24, r18
    211c:	80 93 62 00 	sts	0x0062, r24
    2120:	f0 cf       	rjmp	.-32     	; 0x2102 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2122:	8f ef       	ldi	r24, 0xFF	; 255
    2124:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    2126:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2128:	08 95       	ret

0000212a <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    212a:	8f 3f       	cpi	r24, 0xFF	; 255
    212c:	09 f4       	brne	.+2      	; 0x2130 <nrk_gpio_direction+0x6>
    212e:	8c c0       	rjmp	.+280    	; 0x2248 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2130:	98 2f       	mov	r25, r24
    2132:	96 95       	lsr	r25
    2134:	96 95       	lsr	r25
    2136:	96 95       	lsr	r25
    2138:	21 e0       	ldi	r18, 0x01	; 1
    213a:	30 e0       	ldi	r19, 0x00	; 0
    213c:	02 c0       	rjmp	.+4      	; 0x2142 <nrk_gpio_direction+0x18>
    213e:	22 0f       	add	r18, r18
    2140:	33 1f       	adc	r19, r19
    2142:	9a 95       	dec	r25
    2144:	e2 f7       	brpl	.-8      	; 0x213e <nrk_gpio_direction+0x14>
    2146:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2148:	66 23       	and	r22, r22
    214a:	09 f0       	breq	.+2      	; 0x214e <nrk_gpio_direction+0x24>
    214c:	4a c0       	rjmp	.+148    	; 0x21e2 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    214e:	32 2f       	mov	r19, r18
    2150:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    2152:	87 70       	andi	r24, 0x07	; 7
    2154:	90 70       	andi	r25, 0x00	; 0
    2156:	82 30       	cpi	r24, 0x02	; 2
    2158:	91 05       	cpc	r25, r1
    215a:	19 f1       	breq	.+70     	; 0x21a2 <nrk_gpio_direction+0x78>
    215c:	83 30       	cpi	r24, 0x03	; 3
    215e:	91 05       	cpc	r25, r1
    2160:	3c f4       	brge	.+14     	; 0x2170 <nrk_gpio_direction+0x46>
    2162:	00 97       	sbiw	r24, 0x00	; 0
    2164:	81 f0       	breq	.+32     	; 0x2186 <nrk_gpio_direction+0x5c>
    2166:	81 30       	cpi	r24, 0x01	; 1
    2168:	91 05       	cpc	r25, r1
    216a:	09 f0       	breq	.+2      	; 0x216e <nrk_gpio_direction+0x44>
    216c:	6d c0       	rjmp	.+218    	; 0x2248 <nrk_gpio_direction+0x11e>
    216e:	12 c0       	rjmp	.+36     	; 0x2194 <nrk_gpio_direction+0x6a>
    2170:	84 30       	cpi	r24, 0x04	; 4
    2172:	91 05       	cpc	r25, r1
    2174:	21 f1       	breq	.+72     	; 0x21be <nrk_gpio_direction+0x94>
    2176:	84 30       	cpi	r24, 0x04	; 4
    2178:	91 05       	cpc	r25, r1
    217a:	d4 f0       	brlt	.+52     	; 0x21b0 <nrk_gpio_direction+0x86>
    217c:	85 30       	cpi	r24, 0x05	; 5
    217e:	91 05       	cpc	r25, r1
    2180:	09 f0       	breq	.+2      	; 0x2184 <nrk_gpio_direction+0x5a>
    2182:	62 c0       	rjmp	.+196    	; 0x2248 <nrk_gpio_direction+0x11e>
    2184:	23 c0       	rjmp	.+70     	; 0x21cc <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    2186:	8a b3       	in	r24, 0x1a	; 26
    2188:	83 23       	and	r24, r19
    218a:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    218c:	8b b3       	in	r24, 0x1b	; 27
    218e:	82 2b       	or	r24, r18
    2190:	8b bb       	out	0x1b, r24	; 27
    2192:	58 c0       	rjmp	.+176    	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    2194:	87 b3       	in	r24, 0x17	; 23
    2196:	83 23       	and	r24, r19
    2198:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    219a:	88 b3       	in	r24, 0x18	; 24
    219c:	82 2b       	or	r24, r18
    219e:	88 bb       	out	0x18, r24	; 24
    21a0:	51 c0       	rjmp	.+162    	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    21a2:	84 b3       	in	r24, 0x14	; 20
    21a4:	83 23       	and	r24, r19
    21a6:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    21a8:	85 b3       	in	r24, 0x15	; 21
    21aa:	82 2b       	or	r24, r18
    21ac:	85 bb       	out	0x15, r24	; 21
    21ae:	4a c0       	rjmp	.+148    	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    21b0:	81 b3       	in	r24, 0x11	; 17
    21b2:	83 23       	and	r24, r19
    21b4:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    21b6:	82 b3       	in	r24, 0x12	; 18
    21b8:	82 2b       	or	r24, r18
    21ba:	82 bb       	out	0x12, r24	; 18
    21bc:	43 c0       	rjmp	.+134    	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    21be:	82 b1       	in	r24, 0x02	; 2
    21c0:	83 23       	and	r24, r19
    21c2:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    21c4:	83 b1       	in	r24, 0x03	; 3
    21c6:	82 2b       	or	r24, r18
    21c8:	83 b9       	out	0x03, r24	; 3
    21ca:	3c c0       	rjmp	.+120    	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    21cc:	80 91 61 00 	lds	r24, 0x0061
    21d0:	83 23       	and	r24, r19
    21d2:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    21d6:	80 91 62 00 	lds	r24, 0x0062
    21da:	82 2b       	or	r24, r18
    21dc:	80 93 62 00 	sts	0x0062, r24
    21e0:	31 c0       	rjmp	.+98     	; 0x2244 <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    21e2:	87 70       	andi	r24, 0x07	; 7
    21e4:	90 70       	andi	r25, 0x00	; 0
    21e6:	82 30       	cpi	r24, 0x02	; 2
    21e8:	91 05       	cpc	r25, r1
    21ea:	d9 f0       	breq	.+54     	; 0x2222 <nrk_gpio_direction+0xf8>
    21ec:	83 30       	cpi	r24, 0x03	; 3
    21ee:	91 05       	cpc	r25, r1
    21f0:	34 f4       	brge	.+12     	; 0x21fe <nrk_gpio_direction+0xd4>
    21f2:	00 97       	sbiw	r24, 0x00	; 0
    21f4:	71 f0       	breq	.+28     	; 0x2212 <nrk_gpio_direction+0xe8>
    21f6:	81 30       	cpi	r24, 0x01	; 1
    21f8:	91 05       	cpc	r25, r1
    21fa:	41 f5       	brne	.+80     	; 0x224c <nrk_gpio_direction+0x122>
    21fc:	0e c0       	rjmp	.+28     	; 0x221a <nrk_gpio_direction+0xf0>
    21fe:	84 30       	cpi	r24, 0x04	; 4
    2200:	91 05       	cpc	r25, r1
    2202:	b9 f0       	breq	.+46     	; 0x2232 <nrk_gpio_direction+0x108>
    2204:	84 30       	cpi	r24, 0x04	; 4
    2206:	91 05       	cpc	r25, r1
    2208:	84 f0       	brlt	.+32     	; 0x222a <nrk_gpio_direction+0x100>
    220a:	85 30       	cpi	r24, 0x05	; 5
    220c:	91 05       	cpc	r25, r1
    220e:	f1 f4       	brne	.+60     	; 0x224c <nrk_gpio_direction+0x122>
    2210:	14 c0       	rjmp	.+40     	; 0x223a <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2212:	8a b3       	in	r24, 0x1a	; 26
    2214:	82 2b       	or	r24, r18
    2216:	8a bb       	out	0x1a, r24	; 26
    2218:	15 c0       	rjmp	.+42     	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    221a:	87 b3       	in	r24, 0x17	; 23
    221c:	82 2b       	or	r24, r18
    221e:	87 bb       	out	0x17, r24	; 23
    2220:	11 c0       	rjmp	.+34     	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    2222:	84 b3       	in	r24, 0x14	; 20
    2224:	82 2b       	or	r24, r18
    2226:	84 bb       	out	0x14, r24	; 20
    2228:	0d c0       	rjmp	.+26     	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    222a:	81 b3       	in	r24, 0x11	; 17
    222c:	82 2b       	or	r24, r18
    222e:	81 bb       	out	0x11, r24	; 17
    2230:	09 c0       	rjmp	.+18     	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    2232:	82 b1       	in	r24, 0x02	; 2
    2234:	82 2b       	or	r24, r18
    2236:	82 b9       	out	0x02, r24	; 2
    2238:	05 c0       	rjmp	.+10     	; 0x2244 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    223a:	80 91 61 00 	lds	r24, 0x0061
    223e:	82 2b       	or	r24, r18
    2240:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    2244:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    2246:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    2248:	8f ef       	ldi	r24, 0xFF	; 255
    224a:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    224c:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    224e:	08 95       	ret

00002250 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    2250:	8f ef       	ldi	r24, 0xFF	; 255
    2252:	08 95       	ret

00002254 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    2254:	00 97       	sbiw	r24, 0x00	; 0
    2256:	11 f4       	brne	.+4      	; 0x225c <nrk_led_toggle+0x8>
    2258:	80 e0       	ldi	r24, 0x00	; 0
    225a:	09 c0       	rjmp	.+18     	; 0x226e <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    225c:	81 30       	cpi	r24, 0x01	; 1
    225e:	91 05       	cpc	r25, r1
    2260:	11 f4       	brne	.+4      	; 0x2266 <nrk_led_toggle+0x12>
    2262:	88 e0       	ldi	r24, 0x08	; 8
    2264:	04 c0       	rjmp	.+8      	; 0x226e <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    2266:	82 30       	cpi	r24, 0x02	; 2
    2268:	91 05       	cpc	r25, r1
    226a:	29 f4       	brne	.+10     	; 0x2276 <nrk_led_toggle+0x22>
    226c:	80 e1       	ldi	r24, 0x10	; 16
    226e:	0e 94 4f 10 	call	0x209e	; 0x209e <nrk_gpio_toggle>
    else            return -1;

    return 1;
    2272:	81 e0       	ldi	r24, 0x01	; 1
    2274:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    2276:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2278:	08 95       	ret

0000227a <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    227a:	00 97       	sbiw	r24, 0x00	; 0
    227c:	11 f4       	brne	.+4      	; 0x2282 <nrk_led_clr+0x8>
    227e:	80 e0       	ldi	r24, 0x00	; 0
    2280:	09 c0       	rjmp	.+18     	; 0x2294 <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2282:	81 30       	cpi	r24, 0x01	; 1
    2284:	91 05       	cpc	r25, r1
    2286:	11 f4       	brne	.+4      	; 0x228c <nrk_led_clr+0x12>
    2288:	88 e0       	ldi	r24, 0x08	; 8
    228a:	04 c0       	rjmp	.+8      	; 0x2294 <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    228c:	82 30       	cpi	r24, 0x02	; 2
    228e:	91 05       	cpc	r25, r1
    2290:	29 f4       	brne	.+10     	; 0x229c <nrk_led_clr+0x22>
    2292:	80 e1       	ldi	r24, 0x10	; 16
    2294:	0e 94 82 0f 	call	0x1f04	; 0x1f04 <nrk_gpio_set>
    else            return -1;

    return 1;
    2298:	81 e0       	ldi	r24, 0x01	; 1
    229a:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    229c:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    229e:	08 95       	ret

000022a0 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    22a0:	80 b5       	in	r24, 0x20	; 32
    22a2:	84 60       	ori	r24, 0x04	; 4
    22a4:	80 bd       	out	0x20, r24	; 32
    22a6:	87 e0       	ldi	r24, 0x07	; 7
    22a8:	87 bb       	out	0x17, r24	; 23
    22aa:	88 bb       	out	0x18, r24	; 24
    22ac:	8f ef       	ldi	r24, 0xFF	; 255
    22ae:	84 bb       	out	0x14, r24	; 20
    22b0:	15 ba       	out	0x15, r1	; 21
    22b2:	82 e0       	ldi	r24, 0x02	; 2
    22b4:	82 b9       	out	0x02, r24	; 2
    22b6:	87 e6       	ldi	r24, 0x67	; 103
    22b8:	8a bb       	out	0x1a, r24	; 26
    22ba:	80 e4       	ldi	r24, 0x40	; 64
    22bc:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    22be:	80 e5       	ldi	r24, 0x50	; 80
    22c0:	8d b9       	out	0x0d, r24	; 13
    22c2:	81 e0       	ldi	r24, 0x01	; 1
    22c4:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    22c6:	80 e0       	ldi	r24, 0x00	; 0
    22c8:	90 e0       	ldi	r25, 0x00	; 0
    22ca:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    nrk_led_clr(1);
    22ce:	81 e0       	ldi	r24, 0x01	; 1
    22d0:	90 e0       	ldi	r25, 0x00	; 0
    22d2:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    nrk_led_clr(2);
    22d6:	82 e0       	ldi	r24, 0x02	; 2
    22d8:	90 e0       	ldi	r25, 0x00	; 0
    22da:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    nrk_led_clr(3);
    22de:	83 e0       	ldi	r24, 0x03	; 3
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
}
    22e6:	08 95       	ret

000022e8 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    22e8:	00 97       	sbiw	r24, 0x00	; 0
    22ea:	11 f4       	brne	.+4      	; 0x22f0 <nrk_led_set+0x8>
    22ec:	80 e0       	ldi	r24, 0x00	; 0
    22ee:	09 c0       	rjmp	.+18     	; 0x2302 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    22f0:	81 30       	cpi	r24, 0x01	; 1
    22f2:	91 05       	cpc	r25, r1
    22f4:	11 f4       	brne	.+4      	; 0x22fa <nrk_led_set+0x12>
    22f6:	88 e0       	ldi	r24, 0x08	; 8
    22f8:	04 c0       	rjmp	.+8      	; 0x2302 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    22fa:	82 30       	cpi	r24, 0x02	; 2
    22fc:	91 05       	cpc	r25, r1
    22fe:	29 f4       	brne	.+10     	; 0x230a <nrk_led_set+0x22>
    2300:	80 e1       	ldi	r24, 0x10	; 16
    2302:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <nrk_gpio_clr>
    else            return -1;

    return 1;
    2306:	81 e0       	ldi	r24, 0x01	; 1
    2308:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    230a:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    230c:	08 95       	ret

0000230e <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    230e:	90 91 9b 00 	lds	r25, 0x009B
    2312:	95 ff       	sbrs	r25, 5
    2314:	fc cf       	rjmp	.-8      	; 0x230e <putc1>
    2316:	90 91 9b 00 	lds	r25, 0x009B
    231a:	9f 7d       	andi	r25, 0xDF	; 223
    231c:	90 93 9b 00 	sts	0x009B, r25
    2320:	80 93 9c 00 	sts	0x009C, r24
}
    2324:	08 95       	ret

00002326 <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2326:	90 93 90 00 	sts	0x0090, r25
    232a:	89 b9       	out	0x09, r24	; 9
    232c:	86 e0       	ldi	r24, 0x06	; 6
    232e:	80 93 95 00 	sts	0x0095, r24
    2332:	52 98       	cbi	0x0a, 2	; 10
    2334:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    2336:	8a b1       	in	r24, 0x0a	; 10
    2338:	88 61       	ori	r24, 0x18	; 24
    233a:	8a b9       	out	0x0a, r24	; 10
}
    233c:	08 95       	ret

0000233e <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    233e:	0f 93       	push	r16
    2340:	1f 93       	push	r17
    2342:	cf 93       	push	r28
    2344:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    2346:	0e 94 93 11 	call	0x2326	; 0x2326 <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    234a:	ca e5       	ldi	r28, 0x5A	; 90
    234c:	df e0       	ldi	r29, 0x0F	; 15
    234e:	05 e5       	ldi	r16, 0x55	; 85
    2350:	1f e0       	ldi	r17, 0x0F	; 15
    2352:	ce 01       	movw	r24, r28
    2354:	b8 01       	movw	r22, r16
    2356:	0e 94 de 41 	call	0x83bc	; 0x83bc <fdevopen>
    235a:	90 93 6a 07 	sts	0x076A, r25
    235e:	80 93 69 07 	sts	0x0769, r24
    stdin = fdevopen( putc0, getc0);
    2362:	ce 01       	movw	r24, r28
    2364:	b8 01       	movw	r22, r16
    2366:	0e 94 de 41 	call	0x83bc	; 0x83bc <fdevopen>
    236a:	90 93 68 07 	sts	0x0768, r25
    236e:	80 93 67 07 	sts	0x0767, r24
    ENABLE_UART0_RX_INT();
#endif



}
    2372:	df 91       	pop	r29
    2374:	cf 91       	pop	r28
    2376:	1f 91       	pop	r17
    2378:	0f 91       	pop	r16
    237a:	08 95       	ret

0000237c <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    237c:	90 93 98 00 	sts	0x0098, r25
    2380:	80 93 99 00 	sts	0x0099, r24
    2384:	86 e0       	ldi	r24, 0x06	; 6
    2386:	80 93 9d 00 	sts	0x009D, r24
    238a:	ea e9       	ldi	r30, 0x9A	; 154
    238c:	f0 e0       	ldi	r31, 0x00	; 0
    238e:	80 81       	ld	r24, Z
    2390:	8b 7f       	andi	r24, 0xFB	; 251
    2392:	80 83       	st	Z, r24
    2394:	ab e9       	ldi	r26, 0x9B	; 155
    2396:	b0 e0       	ldi	r27, 0x00	; 0
    2398:	8c 91       	ld	r24, X
    239a:	82 60       	ori	r24, 0x02	; 2
    239c:	8c 93       	st	X, r24
    ENABLE_UART1();
    239e:	80 81       	ld	r24, Z
    23a0:	88 61       	ori	r24, 0x18	; 24
    23a2:	80 83       	st	Z, r24
}
    23a4:	08 95       	ret

000023a6 <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    23a6:	80 91 9b 00 	lds	r24, 0x009B
    23aa:	87 ff       	sbrs	r24, 7
    23ac:	fc cf       	rjmp	.-8      	; 0x23a6 <getc1>
    23ae:	80 91 9b 00 	lds	r24, 0x009B
    23b2:	8f 77       	andi	r24, 0x7F	; 127
    23b4:	80 93 9b 00 	sts	0x009B, r24
    23b8:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    23bc:	08 95       	ret

000023be <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    23c6:	01 97       	sbiw	r24, 0x01	; 1
    23c8:	d1 f7       	brne	.-12     	; 0x23be <halWait>

} // halWait
    23ca:	08 95       	ret

000023cc <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    23cc:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
}
    23d0:	08 95       	ret

000023d2 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    23d2:	0e 94 76 43 	call	0x86ec	; 0x86ec <__eewr_byte_m128>
    return 0;
}
    23d6:	80 e0       	ldi	r24, 0x00	; 0
    23d8:	08 95       	ret

000023da <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    23da:	ef 92       	push	r14
    23dc:	ff 92       	push	r15
    23de:	0f 93       	push	r16
    23e0:	1f 93       	push	r17
    23e2:	cf 93       	push	r28
    23e4:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    23e6:	e8 2e       	mov	r14, r24
    23e8:	e7 01       	movw	r28, r14
    23ea:	7e 01       	movw	r14, r28
    23ec:	f9 2e       	mov	r15, r25
    23ee:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    23f0:	80 e0       	ldi	r24, 0x00	; 0
    23f2:	90 e0       	ldi	r25, 0x00	; 0
    23f4:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    23f8:	08 2f       	mov	r16, r24
    23fa:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    23fc:	81 e0       	ldi	r24, 0x01	; 1
    23fe:	90 e0       	ldi	r25, 0x00	; 0
    2400:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    2404:	e8 2e       	mov	r14, r24
    2406:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2408:	82 e0       	ldi	r24, 0x02	; 2
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    2410:	f8 2e       	mov	r15, r24
    2412:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2414:	83 e0       	ldi	r24, 0x03	; 3
    2416:	90 e0       	ldi	r25, 0x00	; 0
    2418:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    241c:	18 2f       	mov	r17, r24
    241e:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2420:	84 e0       	ldi	r24, 0x04	; 4
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    2428:	fe 0c       	add	r15, r14
    ct+=buf[2];
    242a:	f0 0e       	add	r15, r16
    ct+=buf[3];
    242c:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    242e:	8f 15       	cp	r24, r15
    2430:	11 f4       	brne	.+4      	; 0x2436 <read_eeprom_mac_address+0x5c>
    2432:	81 e0       	ldi	r24, 0x01	; 1
    2434:	01 c0       	rjmp	.+2      	; 0x2438 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    2436:	8f ef       	ldi	r24, 0xFF	; 255
}
    2438:	df 91       	pop	r29
    243a:	cf 91       	pop	r28
    243c:	1f 91       	pop	r17
    243e:	0f 91       	pop	r16
    2440:	ff 90       	pop	r15
    2442:	ef 90       	pop	r14
    2444:	08 95       	ret

00002446 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2446:	cf 93       	push	r28
    2448:	df 93       	push	r29
    244a:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    244c:	85 e0       	ldi	r24, 0x05	; 5
    244e:	90 e0       	ldi	r25, 0x00	; 0
    2450:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    2454:	88 83       	st	Y, r24
    return NRK_OK;
}
    2456:	81 e0       	ldi	r24, 0x01	; 1
    2458:	df 91       	pop	r29
    245a:	cf 91       	pop	r28
    245c:	08 95       	ret

0000245e <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    245e:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2460:	86 e0       	ldi	r24, 0x06	; 6
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	60 81       	ld	r22, Z
    2466:	0e 94 76 43 	call	0x86ec	; 0x86ec <__eewr_byte_m128>
    return NRK_OK;
}
    246a:	81 e0       	ldi	r24, 0x01	; 1
    246c:	08 95       	ret

0000246e <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    246e:	cf 93       	push	r28
    2470:	df 93       	push	r29
    2472:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2474:	86 e0       	ldi	r24, 0x06	; 6
    2476:	90 e0       	ldi	r25, 0x00	; 0
    2478:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    247c:	88 83       	st	Y, r24
    return NRK_OK;
}
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	df 91       	pop	r29
    2482:	cf 91       	pop	r28
    2484:	08 95       	ret

00002486 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2486:	0f 93       	push	r16
    2488:	1f 93       	push	r17
    248a:	cf 93       	push	r28
    248c:	df 93       	push	r29
    248e:	08 2f       	mov	r16, r24
    2490:	19 2f       	mov	r17, r25
    2492:	c8 e0       	ldi	r28, 0x08	; 8
    2494:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2496:	ce 01       	movw	r24, r28
    2498:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    249c:	f8 01       	movw	r30, r16
    249e:	81 93       	st	Z+, r24
    24a0:	8f 01       	movw	r16, r30
    24a2:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    24a4:	c8 31       	cpi	r28, 0x18	; 24
    24a6:	d1 05       	cpc	r29, r1
    24a8:	b1 f7       	brne	.-20     	; 0x2496 <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    24aa:	81 e0       	ldi	r24, 0x01	; 1
    24ac:	df 91       	pop	r29
    24ae:	cf 91       	pop	r28
    24b0:	1f 91       	pop	r17
    24b2:	0f 91       	pop	r16
    24b4:	08 95       	ret

000024b6 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    24b6:	0f 93       	push	r16
    24b8:	1f 93       	push	r17
    24ba:	cf 93       	push	r28
    24bc:	df 93       	push	r29
    24be:	08 2f       	mov	r16, r24
    24c0:	19 2f       	mov	r17, r25
    24c2:	c8 e0       	ldi	r28, 0x08	; 8
    24c4:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    24c6:	f8 01       	movw	r30, r16
    24c8:	61 91       	ld	r22, Z+
    24ca:	8f 01       	movw	r16, r30
    24cc:	ce 01       	movw	r24, r28
    24ce:	0e 94 76 43 	call	0x86ec	; 0x86ec <__eewr_byte_m128>
    24d2:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    24d4:	c8 31       	cpi	r28, 0x18	; 24
    24d6:	d1 05       	cpc	r29, r1
    24d8:	b1 f7       	brne	.-20     	; 0x24c6 <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    24da:	81 e0       	ldi	r24, 0x01	; 1
    24dc:	df 91       	pop	r29
    24de:	cf 91       	pop	r28
    24e0:	1f 91       	pop	r17
    24e2:	0f 91       	pop	r16
    24e4:	08 95       	ret

000024e6 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    24e6:	cf 93       	push	r28
    24e8:	df 93       	push	r29
    24ea:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    24ec:	87 e0       	ldi	r24, 0x07	; 7
    24ee:	90 e0       	ldi	r25, 0x00	; 0
    24f0:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eerd_byte_m128>
    24f4:	88 83       	st	Y, r24
    return NRK_OK;
}
    24f6:	81 e0       	ldi	r24, 0x01	; 1
    24f8:	df 91       	pop	r29
    24fa:	cf 91       	pop	r28
    24fc:	08 95       	ret

000024fe <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    24fe:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2500:	87 e0       	ldi	r24, 0x07	; 7
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	60 81       	ld	r22, Z
    2506:	0e 94 76 43 	call	0x86ec	; 0x86ec <__eewr_byte_m128>
    return NRK_OK;
}
    250a:	81 e0       	ldi	r24, 0x01	; 1
    250c:	08 95       	ret

0000250e <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    250e:	f8 94       	cli
};
    2510:	08 95       	ret

00002512 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2512:	78 94       	sei
};
    2514:	08 95       	ret

00002516 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2516:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    251a:	ff cf       	rjmp	.-2      	; 0x251a <nrk_halt+0x4>

0000251c <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    251c:	0f 93       	push	r16
    251e:	1f 93       	push	r17
    2520:	df 93       	push	r29
    2522:	cf 93       	push	r28
    2524:	cd b7       	in	r28, 0x3d	; 61
    2526:	de b7       	in	r29, 0x3e	; 62
    2528:	a3 97       	sbiw	r28, 0x23	; 35
    252a:	0f b6       	in	r0, 0x3f	; 63
    252c:	f8 94       	cli
    252e:	de bf       	out	0x3e, r29	; 62
    2530:	0f be       	out	0x3f, r0	; 63
    2532:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2534:	0e 94 01 18 	call	0x3002	; 0x3002 <nrk_signal_create>
    2538:	80 93 28 07 	sts	0x0728, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    253c:	8f 3f       	cpi	r24, 0xFF	; 255
    253e:	21 f4       	brne	.+8      	; 0x2548 <nrk_init+0x2c>
    2540:	8e e0       	ldi	r24, 0x0E	; 14
    2542:	60 e0       	ldi	r22, 0x00	; 0
    2544:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2548:	0e 94 5f 26 	call	0x4cbe	; 0x4cbe <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    254c:	08 2f       	mov	r16, r24
    254e:	81 ff       	sbrs	r24, 1
    2550:	04 c0       	rjmp	.+8      	; 0x255a <nrk_init+0x3e>
    2552:	84 e1       	ldi	r24, 0x14	; 20
    2554:	60 e0       	ldi	r22, 0x00	; 0
    2556:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    255a:	02 ff       	sbrs	r16, 2
    255c:	04 c0       	rjmp	.+8      	; 0x2566 <nrk_init+0x4a>
    255e:	83 e1       	ldi	r24, 0x13	; 19
    2560:	60 e0       	ldi	r22, 0x00	; 0
    2562:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2566:	10 92 2b 07 	sts	0x072B, r1
    nrk_cur_task_TCB = NULL;
    256a:	10 92 39 07 	sts	0x0739, r1
    256e:	10 92 38 07 	sts	0x0738, r1
    
    nrk_high_ready_TCB = NULL;
    2572:	10 92 2a 07 	sts	0x072A, r1
    2576:	10 92 29 07 	sts	0x0729, r1
    nrk_high_ready_prio = 0; 
    257a:	10 92 3a 07 	sts	0x073A, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    257e:	10 92 37 07 	sts	0x0737, r1
    2582:	e7 e1       	ldi	r30, 0x17	; 23
    2584:	f7 e0       	ldi	r31, 0x07	; 7

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2586:	8f ef       	ldi	r24, 0xFF	; 255
    2588:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    258a:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    258c:	81 83       	std	Z+1, r24	; 0x01
    258e:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    2590:	97 e0       	ldi	r25, 0x07	; 7
    2592:	e6 32       	cpi	r30, 0x26	; 38
    2594:	f9 07       	cpc	r31, r25
    2596:	c1 f7       	brne	.-16     	; 0x2588 <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2598:	93 e6       	ldi	r25, 0x63	; 99
    259a:	90 93 75 06 	sts	0x0675, r25
        nrk_task_TCB[i].task_ID = -1; 
    259e:	80 93 73 06 	sts	0x0673, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    25a2:	90 93 97 06 	sts	0x0697, r25
        nrk_task_TCB[i].task_ID = -1; 
    25a6:	80 93 95 06 	sts	0x0695, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    25aa:	90 93 b9 06 	sts	0x06B9, r25
        nrk_task_TCB[i].task_ID = -1; 
    25ae:	80 93 b7 06 	sts	0x06B7, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    25b2:	90 93 db 06 	sts	0x06DB, r25
        nrk_task_TCB[i].task_ID = -1; 
    25b6:	80 93 d9 06 	sts	0x06D9, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    25ba:	90 93 fd 06 	sts	0x06FD, r25
        nrk_task_TCB[i].task_ID = -1; 
    25be:	80 93 fb 06 	sts	0x06FB, r24
    25c2:	ee e3       	ldi	r30, 0x3E	; 62
    25c4:	f7 e0       	ldi	r31, 0x07	; 7
    25c6:	20 e0       	ldi	r18, 0x00	; 0
    25c8:	30 e0       	ldi	r19, 0x00	; 0
    25ca:	01 c0       	rjmp	.+2      	; 0x25ce <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    25cc:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    25ce:	a9 01       	movw	r20, r18
    25d0:	4f 5f       	subi	r20, 0xFF	; 255
    25d2:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    25d4:	ca 01       	movw	r24, r20
    25d6:	88 0f       	add	r24, r24
    25d8:	99 1f       	adc	r25, r25
    25da:	88 0f       	add	r24, r24
    25dc:	99 1f       	adc	r25, r25
    25de:	84 0f       	add	r24, r20
    25e0:	95 1f       	adc	r25, r21
    25e2:	85 5c       	subi	r24, 0xC5	; 197
    25e4:	98 4f       	sbci	r25, 0xF8	; 248
    25e6:	91 83       	std	Z+1, r25	; 0x01
    25e8:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    25ea:	c9 01       	movw	r24, r18
    25ec:	88 0f       	add	r24, r24
    25ee:	99 1f       	adc	r25, r25
    25f0:	88 0f       	add	r24, r24
    25f2:	99 1f       	adc	r25, r25
    25f4:	82 0f       	add	r24, r18
    25f6:	93 1f       	adc	r25, r19
    25f8:	85 5c       	subi	r24, 0xC5	; 197
    25fa:	98 4f       	sbci	r25, 0xF8	; 248
    25fc:	94 83       	std	Z+4, r25	; 0x04
    25fe:	83 83       	std	Z+3, r24	; 0x03
    2600:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2602:	45 30       	cpi	r20, 0x05	; 5
    2604:	51 05       	cpc	r21, r1
    2606:	11 f7       	brne	.-60     	; 0x25cc <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2608:	10 92 3d 07 	sts	0x073D, r1
    260c:	10 92 3c 07 	sts	0x073C, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2610:	10 92 58 07 	sts	0x0758, r1
    2614:	10 92 57 07 	sts	0x0757, r1
	_head_node = NULL;
    2618:	10 92 2e 07 	sts	0x072E, r1
    261c:	10 92 2d 07 	sts	0x072D, r1
	_free_node = &_nrk_readyQ[0];
    2620:	8b e3       	ldi	r24, 0x3B	; 59
    2622:	97 e0       	ldi	r25, 0x07	; 7
    2624:	90 93 6a 06 	sts	0x066A, r25
    2628:	80 93 69 06 	sts	0x0669, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    262c:	8e 01       	movw	r16, r28
    262e:	0f 5f       	subi	r16, 0xFF	; 255
    2630:	1f 4f       	sbci	r17, 0xFF	; 255
    2632:	c8 01       	movw	r24, r16
    2634:	63 e3       	ldi	r22, 0x33	; 51
    2636:	72 e2       	ldi	r23, 0x22	; 34
    2638:	0e 94 d9 26 	call	0x4db2	; 0x4db2 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    263c:	c8 01       	movw	r24, r16
    263e:	6e ec       	ldi	r22, 0xCE	; 206
    2640:	75 e0       	ldi	r23, 0x05	; 5
    2642:	40 e8       	ldi	r20, 0x80	; 128
    2644:	50 e0       	ldi	r21, 0x00	; 0
    2646:	0e 94 1f 27 	call	0x4e3e	; 0x4e3e <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    264a:	85 e5       	ldi	r24, 0x55	; 85
    264c:	80 93 ce 05 	sts	0x05CE, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2650:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2652:	1c 86       	std	Y+12, r1	; 0x0c
    2654:	1d 86       	std	Y+13, r1	; 0x0d
    2656:	1e 86       	std	Y+14, r1	; 0x0e
    2658:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    265a:	18 8a       	std	Y+16, r1	; 0x10
    265c:	19 8a       	std	Y+17, r1	; 0x11
    265e:	1a 8a       	std	Y+18, r1	; 0x12
    2660:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2662:	1c 8a       	std	Y+20, r1	; 0x14
    2664:	1d 8a       	std	Y+21, r1	; 0x15
    2666:	1e 8a       	std	Y+22, r1	; 0x16
    2668:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    266a:	18 8e       	std	Y+24, r1	; 0x18
    266c:	19 8e       	std	Y+25, r1	; 0x19
    266e:	1a 8e       	std	Y+26, r1	; 0x1a
    2670:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2672:	1c 8e       	std	Y+28, r1	; 0x1c
    2674:	1d 8e       	std	Y+29, r1	; 0x1d
    2676:	1e 8e       	std	Y+30, r1	; 0x1e
    2678:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    267a:	18 a2       	std	Y+32, r1	; 0x20
    267c:	19 a2       	std	Y+33, r1	; 0x21
    267e:	1a a2       	std	Y+34, r1	; 0x22
    2680:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2682:	81 e0       	ldi	r24, 0x01	; 1
    2684:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2686:	92 e0       	ldi	r25, 0x02	; 2
    2688:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    268a:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    268c:	c8 01       	movw	r24, r16
    268e:	0e 94 17 1d 	call	0x3a2e	; 0x3a2e <nrk_activate_task>
	
}
    2692:	a3 96       	adiw	r28, 0x23	; 35
    2694:	0f b6       	in	r0, 0x3f	; 63
    2696:	f8 94       	cli
    2698:	de bf       	out	0x3e, r29	; 62
    269a:	0f be       	out	0x3f, r0	; 63
    269c:	cd bf       	out	0x3d, r28	; 61
    269e:	cf 91       	pop	r28
    26a0:	df 91       	pop	r29
    26a2:	1f 91       	pop	r17
    26a4:	0f 91       	pop	r16
    26a6:	08 95       	ret

000026a8 <nrk_start>:




void nrk_start (void)
{
    26a8:	cf 92       	push	r12
    26aa:	df 92       	push	r13
    26ac:	ff 92       	push	r15
    26ae:	0f 93       	push	r16
    26b0:	1f 93       	push	r17
    26b2:	df 93       	push	r29
    26b4:	cf 93       	push	r28
    26b6:	00 d0       	rcall	.+0      	; 0x26b8 <nrk_start+0x10>
    26b8:	cd b7       	in	r28, 0x3d	; 61
    26ba:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    26bc:	13 e7       	ldi	r17, 0x73	; 115
    26be:	c1 2e       	mov	r12, r17
    26c0:	16 e0       	ldi	r17, 0x06	; 6
    26c2:	d1 2e       	mov	r13, r17
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    26c4:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    26c6:	f6 01       	movw	r30, r12
    26c8:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    26ca:	ff 2d       	mov	r31, r15
    26cc:	ff 3f       	cpi	r31, 0xFF	; 255
    26ce:	b1 f0       	breq	.+44     	; 0x26fc <nrk_start+0x54>
    26d0:	03 e7       	ldi	r16, 0x73	; 115
    26d2:	16 e0       	ldi	r17, 0x06	; 6
    26d4:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    26d6:	92 17       	cp	r25, r18
    26d8:	61 f0       	breq	.+24     	; 0x26f2 <nrk_start+0x4a>
    26da:	f8 01       	movw	r30, r16
    26dc:	80 81       	ld	r24, Z
    26de:	f8 16       	cp	r15, r24
    26e0:	41 f4       	brne	.+16     	; 0x26f2 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    26e2:	85 e0       	ldi	r24, 0x05	; 5
    26e4:	6f 2d       	mov	r22, r15
    26e6:	29 83       	std	Y+1, r18	; 0x01
    26e8:	9a 83       	std	Y+2, r25	; 0x02
    26ea:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
    26ee:	9a 81       	ldd	r25, Y+2	; 0x02
    26f0:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    26f2:	2f 5f       	subi	r18, 0xFF	; 255
    26f4:	0e 5d       	subi	r16, 0xDE	; 222
    26f6:	1f 4f       	sbci	r17, 0xFF	; 255
    26f8:	25 30       	cpi	r18, 0x05	; 5
    26fa:	69 f7       	brne	.-38     	; 0x26d6 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    26fc:	9f 5f       	subi	r25, 0xFF	; 255
    26fe:	22 e2       	ldi	r18, 0x22	; 34
    2700:	30 e0       	ldi	r19, 0x00	; 0
    2702:	c2 0e       	add	r12, r18
    2704:	d3 1e       	adc	r13, r19
    2706:	95 30       	cpi	r25, 0x05	; 5
    2708:	f1 f6       	brne	.-68     	; 0x26c6 <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    270a:	0e 94 c9 1b 	call	0x3792	; 0x3792 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    270e:	99 27       	eor	r25, r25
    2710:	87 fd       	sbrc	r24, 7
    2712:	90 95       	com	r25
    2714:	fc 01       	movw	r30, r24
    2716:	ee 0f       	add	r30, r30
    2718:	ff 1f       	adc	r31, r31
    271a:	a5 e0       	ldi	r26, 0x05	; 5
    271c:	88 0f       	add	r24, r24
    271e:	99 1f       	adc	r25, r25
    2720:	aa 95       	dec	r26
    2722:	e1 f7       	brne	.-8      	; 0x271c <nrk_start+0x74>
    2724:	e8 0f       	add	r30, r24
    2726:	f9 1f       	adc	r31, r25
    2728:	e5 59       	subi	r30, 0x95	; 149
    272a:	f9 4f       	sbci	r31, 0xF9	; 249
    272c:	82 85       	ldd	r24, Z+10	; 0x0a
    272e:	80 93 3a 07 	sts	0x073A, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2732:	f0 93 39 07 	sts	0x0739, r31
    2736:	e0 93 38 07 	sts	0x0738, r30
    273a:	f0 93 2a 07 	sts	0x072A, r31
    273e:	e0 93 29 07 	sts	0x0729, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2742:	80 93 2b 07 	sts	0x072B, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2746:	0e 94 55 27 	call	0x4eaa	; 0x4eaa <nrk_target_start>
    nrk_stack_pointer_init(); 
    274a:	0e 94 45 27 	call	0x4e8a	; 0x4e8a <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    274e:	0e 94 a2 32 	call	0x6544	; 0x6544 <nrk_start_high_ready_task>
    2752:	ff cf       	rjmp	.-2      	; 0x2752 <nrk_start+0xaa>

00002754 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2754:	ef 92       	push	r14
    2756:	ff 92       	push	r15
    2758:	0f 93       	push	r16
    275a:	1f 93       	push	r17
    275c:	cf 93       	push	r28
    275e:	df 93       	push	r29
    2760:	ec 01       	movw	r28, r24
    2762:	7b 01       	movw	r14, r22
    2764:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2766:	89 85       	ldd	r24, Y+9	; 0x09
    2768:	82 30       	cpi	r24, 0x02	; 2
    276a:	21 f0       	breq	.+8      	; 0x2774 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    276c:	80 91 26 07 	lds	r24, 0x0726
    2770:	88 83       	st	Y, r24
    2772:	01 c0       	rjmp	.+2      	; 0x2776 <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2774:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2776:	80 91 26 07 	lds	r24, 0x0726
    277a:	85 30       	cpi	r24, 0x05	; 5
    277c:	20 f0       	brcs	.+8      	; 0x2786 <nrk_TCB_init+0x32>
    277e:	87 e0       	ldi	r24, 0x07	; 7
    2780:	60 e0       	ldi	r22, 0x00	; 0
    2782:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2786:	89 85       	ldd	r24, Y+9	; 0x09
    2788:	82 30       	cpi	r24, 0x02	; 2
    278a:	29 f0       	breq	.+10     	; 0x2796 <nrk_TCB_init+0x42>
    278c:	80 91 26 07 	lds	r24, 0x0726
    2790:	8f 5f       	subi	r24, 0xFF	; 255
    2792:	80 93 26 07 	sts	0x0726, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2796:	80 91 26 07 	lds	r24, 0x0726
    279a:	88 23       	and	r24, r24
    279c:	19 f4       	brne	.+6      	; 0x27a4 <nrk_TCB_init+0x50>
    279e:	81 e0       	ldi	r24, 0x01	; 1
    27a0:	80 93 26 07 	sts	0x0726, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    27a4:	88 81       	ld	r24, Y
    27a6:	99 27       	eor	r25, r25
    27a8:	87 fd       	sbrc	r24, 7
    27aa:	90 95       	com	r25
    27ac:	fc 01       	movw	r30, r24
    27ae:	ee 0f       	add	r30, r30
    27b0:	ff 1f       	adc	r31, r31
    27b2:	75 e0       	ldi	r23, 0x05	; 5
    27b4:	88 0f       	add	r24, r24
    27b6:	99 1f       	adc	r25, r25
    27b8:	7a 95       	dec	r23
    27ba:	e1 f7       	brne	.-8      	; 0x27b4 <nrk_TCB_init+0x60>
    27bc:	e8 0f       	add	r30, r24
    27be:	f9 1f       	adc	r31, r25
    27c0:	e5 59       	subi	r30, 0x95	; 149
    27c2:	f9 4f       	sbci	r31, 0xF9	; 249
    27c4:	f1 82       	std	Z+1, r15	; 0x01
    27c6:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    27c8:	88 85       	ldd	r24, Y+8	; 0x08
    27ca:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    27cc:	88 81       	ld	r24, Y
    27ce:	99 27       	eor	r25, r25
    27d0:	87 fd       	sbrc	r24, 7
    27d2:	90 95       	com	r25
    27d4:	fc 01       	movw	r30, r24
    27d6:	ee 0f       	add	r30, r30
    27d8:	ff 1f       	adc	r31, r31
    27da:	55 e0       	ldi	r21, 0x05	; 5
    27dc:	88 0f       	add	r24, r24
    27de:	99 1f       	adc	r25, r25
    27e0:	5a 95       	dec	r21
    27e2:	e1 f7       	brne	.-8      	; 0x27dc <nrk_TCB_init+0x88>
    27e4:	e8 0f       	add	r30, r24
    27e6:	f9 1f       	adc	r31, r25
    27e8:	e5 59       	subi	r30, 0x95	; 149
    27ea:	f9 4f       	sbci	r31, 0xF9	; 249
    27ec:	83 e0       	ldi	r24, 0x03	; 3
    27ee:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    27f0:	28 81       	ld	r18, Y
    27f2:	82 2f       	mov	r24, r18
    27f4:	99 27       	eor	r25, r25
    27f6:	87 fd       	sbrc	r24, 7
    27f8:	90 95       	com	r25
    27fa:	fc 01       	movw	r30, r24
    27fc:	ee 0f       	add	r30, r30
    27fe:	ff 1f       	adc	r31, r31
    2800:	35 e0       	ldi	r19, 0x05	; 5
    2802:	88 0f       	add	r24, r24
    2804:	99 1f       	adc	r25, r25
    2806:	3a 95       	dec	r19
    2808:	e1 f7       	brne	.-8      	; 0x2802 <nrk_TCB_init+0xae>
    280a:	e8 0f       	add	r30, r24
    280c:	f9 1f       	adc	r31, r25
    280e:	e5 59       	subi	r30, 0x95	; 149
    2810:	f9 4f       	sbci	r31, 0xF9	; 249
    2812:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2814:	88 81       	ld	r24, Y
    2816:	99 27       	eor	r25, r25
    2818:	87 fd       	sbrc	r24, 7
    281a:	90 95       	com	r25
    281c:	7c 01       	movw	r14, r24
    281e:	ee 0c       	add	r14, r14
    2820:	ff 1c       	adc	r15, r15
    2822:	b5 e0       	ldi	r27, 0x05	; 5
    2824:	88 0f       	add	r24, r24
    2826:	99 1f       	adc	r25, r25
    2828:	ba 95       	dec	r27
    282a:	e1 f7       	brne	.-8      	; 0x2824 <nrk_TCB_init+0xd0>
    282c:	e8 0e       	add	r14, r24
    282e:	f9 1e       	adc	r15, r25
    2830:	8b e6       	ldi	r24, 0x6B	; 107
    2832:	96 e0       	ldi	r25, 0x06	; 6
    2834:	e8 0e       	add	r14, r24
    2836:	f9 1e       	adc	r15, r25
    2838:	f7 01       	movw	r30, r14
    283a:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    283c:	ce 01       	movw	r24, r28
    283e:	0b 96       	adiw	r24, 0x0b	; 11
    2840:	0e 94 e4 20 	call	0x41c8	; 0x41c8 <_nrk_time_to_ticks>
    2844:	f7 01       	movw	r30, r14
    2846:	94 8f       	std	Z+28, r25	; 0x1c
    2848:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    284a:	8b 85       	ldd	r24, Y+11	; 0x0b
    284c:	9c 85       	ldd	r25, Y+12	; 0x0c
    284e:	ad 85       	ldd	r26, Y+13	; 0x0d
    2850:	be 85       	ldd	r27, Y+14	; 0x0e
    2852:	8e 33       	cpi	r24, 0x3E	; 62
    2854:	91 05       	cpc	r25, r1
    2856:	a1 05       	cpc	r26, r1
    2858:	b1 05       	cpc	r27, r1
    285a:	20 f0       	brcs	.+8      	; 0x2864 <nrk_TCB_init+0x110>
    285c:	86 e1       	ldi	r24, 0x16	; 22
    285e:	68 81       	ld	r22, Y
    2860:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2864:	e8 80       	ld	r14, Y
    2866:	ff 24       	eor	r15, r15
    2868:	e7 fc       	sbrc	r14, 7
    286a:	f0 94       	com	r15
    286c:	ce 01       	movw	r24, r28
    286e:	4b 96       	adiw	r24, 0x1b	; 27
    2870:	0e 94 e4 20 	call	0x41c8	; 0x41c8 <_nrk_time_to_ticks>
    2874:	f7 01       	movw	r30, r14
    2876:	ee 0f       	add	r30, r30
    2878:	ff 1f       	adc	r31, r31
    287a:	75 e0       	ldi	r23, 0x05	; 5
    287c:	ee 0c       	add	r14, r14
    287e:	ff 1c       	adc	r15, r15
    2880:	7a 95       	dec	r23
    2882:	e1 f7       	brne	.-8      	; 0x287c <nrk_TCB_init+0x128>
    2884:	ee 0d       	add	r30, r14
    2886:	ff 1d       	adc	r31, r15
    2888:	e5 59       	subi	r30, 0x95	; 149
    288a:	f9 4f       	sbci	r31, 0xF9	; 249
    288c:	96 8b       	std	Z+22, r25	; 0x16
    288e:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2890:	88 81       	ld	r24, Y
    2892:	99 27       	eor	r25, r25
    2894:	87 fd       	sbrc	r24, 7
    2896:	90 95       	com	r25
    2898:	7c 01       	movw	r14, r24
    289a:	ee 0c       	add	r14, r14
    289c:	ff 1c       	adc	r15, r15
    289e:	55 e0       	ldi	r21, 0x05	; 5
    28a0:	88 0f       	add	r24, r24
    28a2:	99 1f       	adc	r25, r25
    28a4:	5a 95       	dec	r21
    28a6:	e1 f7       	brne	.-8      	; 0x28a0 <nrk_TCB_init+0x14c>
    28a8:	e8 0e       	add	r14, r24
    28aa:	f9 1e       	adc	r15, r25
    28ac:	8b e6       	ldi	r24, 0x6B	; 107
    28ae:	96 e0       	ldi	r25, 0x06	; 6
    28b0:	e8 0e       	add	r14, r24
    28b2:	f9 1e       	adc	r15, r25
    28b4:	f7 01       	movw	r30, r14
    28b6:	85 89       	ldd	r24, Z+21	; 0x15
    28b8:	96 89       	ldd	r25, Z+22	; 0x16
    28ba:	23 8d       	ldd	r18, Z+27	; 0x1b
    28bc:	34 8d       	ldd	r19, Z+28	; 0x1c
    28be:	82 0f       	add	r24, r18
    28c0:	93 1f       	adc	r25, r19
    28c2:	90 8f       	std	Z+24, r25	; 0x18
    28c4:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    28c6:	ce 01       	movw	r24, r28
    28c8:	43 96       	adiw	r24, 0x13	; 19
    28ca:	0e 94 e4 20 	call	0x41c8	; 0x41c8 <_nrk_time_to_ticks>
    28ce:	f7 01       	movw	r30, r14
    28d0:	96 8f       	std	Z+30, r25	; 0x1e
    28d2:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    28d4:	88 81       	ld	r24, Y
    28d6:	99 27       	eor	r25, r25
    28d8:	87 fd       	sbrc	r24, 7
    28da:	90 95       	com	r25
    28dc:	fc 01       	movw	r30, r24
    28de:	ee 0f       	add	r30, r30
    28e0:	ff 1f       	adc	r31, r31
    28e2:	35 e0       	ldi	r19, 0x05	; 5
    28e4:	88 0f       	add	r24, r24
    28e6:	99 1f       	adc	r25, r25
    28e8:	3a 95       	dec	r19
    28ea:	e1 f7       	brne	.-8      	; 0x28e4 <nrk_TCB_init+0x190>
    28ec:	e8 0f       	add	r30, r24
    28ee:	f9 1f       	adc	r31, r25
    28f0:	e5 59       	subi	r30, 0x95	; 149
    28f2:	f9 4f       	sbci	r31, 0xF9	; 249
    28f4:	85 8d       	ldd	r24, Z+29	; 0x1d
    28f6:	96 8d       	ldd	r25, Z+30	; 0x1e
    28f8:	92 8f       	std	Z+26, r25	; 0x1a
    28fa:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    28fc:	81 e0       	ldi	r24, 0x01	; 1
    28fe:	90 e0       	ldi	r25, 0x00	; 0
    2900:	90 a3       	std	Z+32, r25	; 0x20
    2902:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2904:	13 83       	std	Z+3, r17	; 0x03
    2906:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2908:	81 e0       	ldi	r24, 0x01	; 1
    290a:	84 87       	std	Z+12, r24	; 0x0c
    // Save task type here
    nrk_task_TCB[Task->task_ID].task_type = Task->Type;
    290c:	88 81       	ld	r24, Y
    290e:	99 27       	eor	r25, r25
    2910:	87 fd       	sbrc	r24, 7
    2912:	90 95       	com	r25
    2914:	fc 01       	movw	r30, r24
    2916:	ee 0f       	add	r30, r30
    2918:	ff 1f       	adc	r31, r31
    291a:	05 e0       	ldi	r16, 0x05	; 5
    291c:	88 0f       	add	r24, r24
    291e:	99 1f       	adc	r25, r25
    2920:	0a 95       	dec	r16
    2922:	e1 f7       	brne	.-8      	; 0x291c <nrk_TCB_init+0x1c8>
    2924:	e8 0f       	add	r30, r24
    2926:	f9 1f       	adc	r31, r25
    2928:	e5 59       	subi	r30, 0x95	; 149
    292a:	f9 4f       	sbci	r31, 0xF9	; 249
    292c:	89 85       	ldd	r24, Y+9	; 0x09
    292e:	81 a3       	std	Z+33, r24	; 0x21
	         

			
    return NRK_OK;

}
    2930:	81 e0       	ldi	r24, 0x01	; 1
    2932:	df 91       	pop	r29
    2934:	cf 91       	pop	r28
    2936:	1f 91       	pop	r17
    2938:	0f 91       	pop	r16
    293a:	ff 90       	pop	r15
    293c:	ef 90       	pop	r14
    293e:	08 95       	ret

00002940 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2940:	0e 94 4e 22 	call	0x449c	; 0x449c <_nrk_scheduler>

  	return;
}
    2944:	08 95       	ret

00002946 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2946:	85 e6       	ldi	r24, 0x65	; 101
    2948:	90 e0       	ldi	r25, 0x00	; 0
    294a:	08 95       	ret

0000294c <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    294c:	e0 91 38 07 	lds	r30, 0x0738
    2950:	f0 91 39 07 	lds	r31, 0x0739
    2954:	84 87       	std	Z+12, r24	; 0x0c
}
    2956:	08 95       	ret

00002958 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2958:	e0 91 38 07 	lds	r30, 0x0738
    295c:	f0 91 39 07 	lds	r31, 0x0739
}
    2960:	84 85       	ldd	r24, Z+12	; 0x0c
    2962:	08 95       	ret

00002964 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    2964:	20 91 aa 05 	lds	r18, 0x05AA
    2968:	22 23       	and	r18, r18
    296a:	41 f0       	breq	.+16     	; 0x297c <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    296c:	fb 01       	movw	r30, r22
    296e:	20 83       	st	Z, r18
    *task_id = error_task;
    2970:	20 91 7d 04 	lds	r18, 0x047D
    2974:	fc 01       	movw	r30, r24
    2976:	20 83       	st	Z, r18
    return 1;
    2978:	81 e0       	ldi	r24, 0x01	; 1
    297a:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    297c:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    297e:	08 95       	ret

00002980 <pause>:
    }

}

void pause()
{
    2980:	df 93       	push	r29
    2982:	cf 93       	push	r28
    2984:	0f 92       	push	r0
    2986:	cd b7       	in	r28, 0x3d	; 61
    2988:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    298a:	19 82       	std	Y+1, r1	; 0x01
    298c:	07 c0       	rjmp	.+14     	; 0x299c <pause+0x1c>
        nrk_spin_wait_us (2000);
    298e:	80 ed       	ldi	r24, 0xD0	; 208
    2990:	97 e0       	ldi	r25, 0x07	; 7
    2992:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2996:	89 81       	ldd	r24, Y+1	; 0x01
    2998:	8f 5f       	subi	r24, 0xFF	; 255
    299a:	89 83       	std	Y+1, r24	; 0x01
    299c:	89 81       	ldd	r24, Y+1	; 0x01
    299e:	84 36       	cpi	r24, 0x64	; 100
    29a0:	b0 f3       	brcs	.-20     	; 0x298e <pause+0xe>
        nrk_spin_wait_us (2000);
}
    29a2:	0f 90       	pop	r0
    29a4:	cf 91       	pop	r28
    29a6:	df 91       	pop	r29
    29a8:	08 95       	ret

000029aa <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    29aa:	81 e0       	ldi	r24, 0x01	; 1
    29ac:	90 e0       	ldi	r25, 0x00	; 0
    29ae:	0e 94 74 11 	call	0x22e8	; 0x22e8 <nrk_led_set>
    pause();
    29b2:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
    nrk_led_clr(GREEN_LED);
    29b6:	81 e0       	ldi	r24, 0x01	; 1
    29b8:	90 e0       	ldi	r25, 0x00	; 0
    29ba:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    pause();
    29be:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
}
    29c2:	08 95       	ret

000029c4 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    29c4:	81 e0       	ldi	r24, 0x01	; 1
    29c6:	90 e0       	ldi	r25, 0x00	; 0
    29c8:	0e 94 74 11 	call	0x22e8	; 0x22e8 <nrk_led_set>
    pause();
    29cc:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
    pause();
    29d0:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
    pause();
    29d4:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
    nrk_led_clr(GREEN_LED);
    29d8:	81 e0       	ldi	r24, 0x01	; 1
    29da:	90 e0       	ldi	r25, 0x00	; 0
    29dc:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    pause();
    29e0:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
}
    29e4:	08 95       	ret

000029e6 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    29e6:	ff 92       	push	r15
    29e8:	0f 93       	push	r16
    29ea:	1f 93       	push	r17
    29ec:	df 93       	push	r29
    29ee:	cf 93       	push	r28
    29f0:	00 d0       	rcall	.+0      	; 0x29f2 <blink_morse_code_error+0xc>
    29f2:	0f 92       	push	r0
    29f4:	cd b7       	in	r28, 0x3d	; 61
    29f6:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    29f8:	00 d0       	rcall	.+0      	; 0x29fa <blink_morse_code_error+0x14>
    29fa:	00 d0       	rcall	.+0      	; 0x29fc <blink_morse_code_error+0x16>
    29fc:	00 d0       	rcall	.+0      	; 0x29fe <blink_morse_code_error+0x18>
    29fe:	ed b7       	in	r30, 0x3d	; 61
    2a00:	fe b7       	in	r31, 0x3e	; 62
    2a02:	31 96       	adiw	r30, 0x01	; 1
    2a04:	8e 01       	movw	r16, r28
    2a06:	0f 5f       	subi	r16, 0xFF	; 255
    2a08:	1f 4f       	sbci	r17, 0xFF	; 255
    2a0a:	ad b7       	in	r26, 0x3d	; 61
    2a0c:	be b7       	in	r27, 0x3e	; 62
    2a0e:	12 96       	adiw	r26, 0x02	; 2
    2a10:	1c 93       	st	X, r17
    2a12:	0e 93       	st	-X, r16
    2a14:	11 97       	sbiw	r26, 0x01	; 1
    2a16:	2e eb       	ldi	r18, 0xBE	; 190
    2a18:	31 e0       	ldi	r19, 0x01	; 1
    2a1a:	33 83       	std	Z+3, r19	; 0x03
    2a1c:	22 83       	std	Z+2, r18	; 0x02
    2a1e:	84 83       	std	Z+4, r24	; 0x04
    2a20:	15 82       	std	Z+5, r1	; 0x05
    2a22:	0e 94 e0 42 	call	0x85c0	; 0x85c0 <sprintf>

    for(i=0; i<strlen(str); i++ )
    2a26:	ed b7       	in	r30, 0x3d	; 61
    2a28:	fe b7       	in	r31, 0x3e	; 62
    2a2a:	36 96       	adiw	r30, 0x06	; 6
    2a2c:	0f b6       	in	r0, 0x3f	; 63
    2a2e:	f8 94       	cli
    2a30:	fe bf       	out	0x3e, r31	; 62
    2a32:	0f be       	out	0x3f, r0	; 63
    2a34:	ed bf       	out	0x3d, r30	; 61
    2a36:	ff 24       	eor	r15, r15
    2a38:	72 c0       	rjmp	.+228    	; 0x2b1e <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2a3a:	80 0f       	add	r24, r16
    2a3c:	91 1f       	adc	r25, r17
    2a3e:	dc 01       	movw	r26, r24
    2a40:	8c 91       	ld	r24, X
    2a42:	84 33       	cpi	r24, 0x34	; 52
    2a44:	d1 f1       	breq	.+116    	; 0x2aba <blink_morse_code_error+0xd4>
    2a46:	85 33       	cpi	r24, 0x35	; 53
    2a48:	70 f4       	brcc	.+28     	; 0x2a66 <blink_morse_code_error+0x80>
    2a4a:	81 33       	cpi	r24, 0x31	; 49
    2a4c:	f9 f0       	breq	.+62     	; 0x2a8c <blink_morse_code_error+0xa6>
    2a4e:	82 33       	cpi	r24, 0x32	; 50
    2a50:	20 f4       	brcc	.+8      	; 0x2a5a <blink_morse_code_error+0x74>
    2a52:	80 33       	cpi	r24, 0x30	; 48
    2a54:	09 f0       	breq	.+2      	; 0x2a58 <blink_morse_code_error+0x72>
    2a56:	5c c0       	rjmp	.+184    	; 0x2b10 <blink_morse_code_error+0x12a>
    2a58:	16 c0       	rjmp	.+44     	; 0x2a86 <blink_morse_code_error+0xa0>
    2a5a:	82 33       	cpi	r24, 0x32	; 50
    2a5c:	11 f1       	breq	.+68     	; 0x2aa2 <blink_morse_code_error+0xbc>
    2a5e:	83 33       	cpi	r24, 0x33	; 51
    2a60:	09 f0       	breq	.+2      	; 0x2a64 <blink_morse_code_error+0x7e>
    2a62:	56 c0       	rjmp	.+172    	; 0x2b10 <blink_morse_code_error+0x12a>
    2a64:	23 c0       	rjmp	.+70     	; 0x2aac <blink_morse_code_error+0xc6>
    2a66:	87 33       	cpi	r24, 0x37	; 55
    2a68:	c9 f1       	breq	.+114    	; 0x2adc <blink_morse_code_error+0xf6>
    2a6a:	88 33       	cpi	r24, 0x38	; 56
    2a6c:	30 f4       	brcc	.+12     	; 0x2a7a <blink_morse_code_error+0x94>
    2a6e:	85 33       	cpi	r24, 0x35	; 53
    2a70:	69 f1       	breq	.+90     	; 0x2acc <blink_morse_code_error+0xe6>
    2a72:	86 33       	cpi	r24, 0x36	; 54
    2a74:	09 f0       	breq	.+2      	; 0x2a78 <blink_morse_code_error+0x92>
    2a76:	4c c0       	rjmp	.+152    	; 0x2b10 <blink_morse_code_error+0x12a>
    2a78:	2c c0       	rjmp	.+88     	; 0x2ad2 <blink_morse_code_error+0xec>
    2a7a:	88 33       	cpi	r24, 0x38	; 56
    2a7c:	b1 f1       	breq	.+108    	; 0x2aea <blink_morse_code_error+0x104>
    2a7e:	89 33       	cpi	r24, 0x39	; 57
    2a80:	09 f0       	breq	.+2      	; 0x2a84 <blink_morse_code_error+0x9e>
    2a82:	46 c0       	rjmp	.+140    	; 0x2b10 <blink_morse_code_error+0x12a>
    2a84:	3b c0       	rjmp	.+118    	; 0x2afc <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    2a86:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
    2a8a:	02 c0       	rjmp	.+4      	; 0x2a90 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2a8c:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            blink_dash();
    2a90:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2a94:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2a98:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2a9c:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            break;
    2aa0:	37 c0       	rjmp	.+110    	; 0x2b10 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    2aa2:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            blink_dot();
    2aa6:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
    2aaa:	f4 cf       	rjmp	.-24     	; 0x2a94 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2aac:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            blink_dot();
    2ab0:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            blink_dot();
    2ab4:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
    2ab8:	ef cf       	rjmp	.-34     	; 0x2a98 <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2aba:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            blink_dot();
    2abe:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            blink_dot();
    2ac2:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            blink_dot();
    2ac6:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
    2aca:	e8 cf       	rjmp	.-48     	; 0x2a9c <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2acc:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
    2ad0:	02 c0       	rjmp	.+4      	; 0x2ad6 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2ad2:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dot();
    2ad6:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
    2ada:	04 c0       	rjmp	.+8      	; 0x2ae4 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2adc:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2ae0:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dot();
    2ae4:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
    2ae8:	06 c0       	rjmp	.+12     	; 0x2af6 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2aea:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2aee:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2af2:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dot();
    2af6:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
    2afa:	08 c0       	rjmp	.+16     	; 0x2b0c <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2afc:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2b00:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2b04:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dash();
    2b08:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <blink_dash>
            blink_dot();
    2b0c:	0e 94 d5 14 	call	0x29aa	; 0x29aa <blink_dot>
            break;
        }
        pause();
    2b10:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
        pause();
    2b14:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
        pause();
    2b18:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2b1c:	f3 94       	inc	r15
    2b1e:	f8 01       	movw	r30, r16
    2b20:	01 90       	ld	r0, Z+
    2b22:	00 20       	and	r0, r0
    2b24:	e9 f7       	brne	.-6      	; 0x2b20 <blink_morse_code_error+0x13a>
    2b26:	31 97       	sbiw	r30, 0x01	; 1
    2b28:	e0 1b       	sub	r30, r16
    2b2a:	f1 0b       	sbc	r31, r17
    2b2c:	8f 2d       	mov	r24, r15
    2b2e:	90 e0       	ldi	r25, 0x00	; 0
    2b30:	8e 17       	cp	r24, r30
    2b32:	9f 07       	cpc	r25, r31
    2b34:	08 f4       	brcc	.+2      	; 0x2b38 <blink_morse_code_error+0x152>
    2b36:	81 cf       	rjmp	.-254    	; 0x2a3a <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2b38:	0f 90       	pop	r0
    2b3a:	0f 90       	pop	r0
    2b3c:	0f 90       	pop	r0
    2b3e:	cf 91       	pop	r28
    2b40:	df 91       	pop	r29
    2b42:	1f 91       	pop	r17
    2b44:	0f 91       	pop	r16
    2b46:	ff 90       	pop	r15
    2b48:	08 95       	ret

00002b4a <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2b4a:	0f 93       	push	r16
    2b4c:	1f 93       	push	r17
    2b4e:	cf 93       	push	r28
    2b50:	df 93       	push	r29
    int8_t t=0,i=0;
    if (error_num == 0)
    2b52:	80 91 aa 05 	lds	r24, 0x05AA
    2b56:	88 23       	and	r24, r24
    2b58:	29 f4       	brne	.+10     	; 0x2b64 <nrk_error_print+0x1a>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2b5a:	df 91       	pop	r29
    2b5c:	cf 91       	pop	r28
    2b5e:	1f 91       	pop	r17
    2b60:	0f 91       	pop	r16
    2b62:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2b64:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2b68:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
#endif


#ifdef NRK_HALT_AND_LOOP_ON_ERROR
    nrk_int_disable ();
    2b6c:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
        printf ("%d", error_task);
    2b70:	ce eb       	ldi	r28, 0xBE	; 190
    2b72:	d1 e0       	ldi	r29, 0x01	; 1
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2b74:	86 e6       	ldi	r24, 0x66	; 102
    2b76:	93 e0       	ldi	r25, 0x03	; 3
    2b78:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <nrk_kprintf>
        printf ("%d", error_task);
    2b7c:	00 d0       	rcall	.+0      	; 0x2b7e <nrk_error_print+0x34>
    2b7e:	00 d0       	rcall	.+0      	; 0x2b80 <nrk_error_print+0x36>
    2b80:	ed b7       	in	r30, 0x3d	; 61
    2b82:	fe b7       	in	r31, 0x3e	; 62
    2b84:	31 96       	adiw	r30, 0x01	; 1
    2b86:	ad b7       	in	r26, 0x3d	; 61
    2b88:	be b7       	in	r27, 0x3e	; 62
    2b8a:	12 96       	adiw	r26, 0x02	; 2
    2b8c:	dc 93       	st	X, r29
    2b8e:	ce 93       	st	-X, r28
    2b90:	11 97       	sbiw	r26, 0x01	; 1
    2b92:	80 91 7d 04 	lds	r24, 0x047D
    2b96:	82 83       	std	Z+2, r24	; 0x02
    2b98:	13 82       	std	Z+3, r1	; 0x03
    2b9a:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
        nrk_kprintf (PSTR ("): "));
    2b9e:	0f 90       	pop	r0
    2ba0:	0f 90       	pop	r0
    2ba2:	0f 90       	pop	r0
    2ba4:	0f 90       	pop	r0
    2ba6:	82 e6       	ldi	r24, 0x62	; 98
    2ba8:	93 e0       	ldi	r25, 0x03	; 3
    2baa:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2bae:	80 91 aa 05 	lds	r24, 0x05AA
    2bb2:	88 31       	cpi	r24, 0x18	; 24
    2bb4:	10 f0       	brcs	.+4      	; 0x2bba <nrk_error_print+0x70>
            error_num = NRK_UNKOWN;
    2bb6:	10 92 aa 05 	sts	0x05AA, r1
        switch (error_num)
    2bba:	80 91 aa 05 	lds	r24, 0x05AA
    2bbe:	90 e0       	ldi	r25, 0x00	; 0
    2bc0:	01 97       	sbiw	r24, 0x01	; 1
    2bc2:	86 31       	cpi	r24, 0x16	; 22
    2bc4:	91 05       	cpc	r25, r1
    2bc6:	08 f0       	brcs	.+2      	; 0x2bca <nrk_error_print+0x80>
    2bc8:	4b c0       	rjmp	.+150    	; 0x2c60 <nrk_error_print+0x116>
    2bca:	8a 5b       	subi	r24, 0xBA	; 186
    2bcc:	9f 4f       	sbci	r25, 0xFF	; 255
    2bce:	fc 01       	movw	r30, r24
    2bd0:	ee 0f       	add	r30, r30
    2bd2:	ff 1f       	adc	r31, r31
    2bd4:	05 90       	lpm	r0, Z+
    2bd6:	f4 91       	lpm	r31, Z+
    2bd8:	e0 2d       	mov	r30, r0
    2bda:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2bdc:	86 e2       	ldi	r24, 0x26	; 38
    2bde:	93 e0       	ldi	r25, 0x03	; 3
    2be0:	41 c0       	rjmp	.+130    	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2be2:	8f ef       	ldi	r24, 0xFF	; 255
    2be4:	92 e0       	ldi	r25, 0x02	; 2
    2be6:	3e c0       	rjmp	.+124    	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2be8:	8b ee       	ldi	r24, 0xEB	; 235
    2bea:	92 e0       	ldi	r25, 0x02	; 2
    2bec:	3b c0       	rjmp	.+118    	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2bee:	85 ed       	ldi	r24, 0xD5	; 213
    2bf0:	92 e0       	ldi	r25, 0x02	; 2
    2bf2:	38 c0       	rjmp	.+112    	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2bf4:	8a eb       	ldi	r24, 0xBA	; 186
    2bf6:	92 e0       	ldi	r25, 0x02	; 2
    2bf8:	35 c0       	rjmp	.+106    	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2bfa:	84 ea       	ldi	r24, 0xA4	; 164
    2bfc:	92 e0       	ldi	r25, 0x02	; 2
    2bfe:	32 c0       	rjmp	.+100    	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2c00:	8c e8       	ldi	r24, 0x8C	; 140
    2c02:	92 e0       	ldi	r25, 0x02	; 2
    2c04:	2f c0       	rjmp	.+94     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2c06:	89 e7       	ldi	r24, 0x79	; 121
    2c08:	92 e0       	ldi	r25, 0x02	; 2
    2c0a:	2c c0       	rjmp	.+88     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2c0c:	86 e6       	ldi	r24, 0x66	; 102
    2c0e:	92 e0       	ldi	r25, 0x02	; 2
    2c10:	29 c0       	rjmp	.+82     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2c12:	88 e4       	ldi	r24, 0x48	; 72
    2c14:	92 e0       	ldi	r25, 0x02	; 2
    2c16:	26 c0       	rjmp	.+76     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2c18:	83 e2       	ldi	r24, 0x23	; 35
    2c1a:	92 e0       	ldi	r25, 0x02	; 2
    2c1c:	23 c0       	rjmp	.+70     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2c1e:	87 e1       	ldi	r24, 0x17	; 23
    2c20:	92 e0       	ldi	r25, 0x02	; 2
    2c22:	20 c0       	rjmp	.+64     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2c24:	8c ef       	ldi	r24, 0xFC	; 252
    2c26:	91 e0       	ldi	r25, 0x01	; 1
    2c28:	1d c0       	rjmp	.+58     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2c2a:	8d ee       	ldi	r24, 0xED	; 237
    2c2c:	91 e0       	ldi	r25, 0x01	; 1
    2c2e:	1a c0       	rjmp	.+52     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2c30:	89 ed       	ldi	r24, 0xD9	; 217
    2c32:	91 e0       	ldi	r25, 0x01	; 1
    2c34:	17 c0       	rjmp	.+46     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2c36:	88 ec       	ldi	r24, 0xC8	; 200
    2c38:	91 e0       	ldi	r25, 0x01	; 1
    2c3a:	14 c0       	rjmp	.+40     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2c3c:	84 eb       	ldi	r24, 0xB4	; 180
    2c3e:	91 e0       	ldi	r25, 0x01	; 1
    2c40:	11 c0       	rjmp	.+34     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2c42:	84 e9       	ldi	r24, 0x94	; 148
    2c44:	91 e0       	ldi	r25, 0x01	; 1
    2c46:	0e c0       	rjmp	.+28     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2c48:	8c e7       	ldi	r24, 0x7C	; 124
    2c4a:	91 e0       	ldi	r25, 0x01	; 1
    2c4c:	0b c0       	rjmp	.+22     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2c4e:	81 e6       	ldi	r24, 0x61	; 97
    2c50:	91 e0       	ldi	r25, 0x01	; 1
    2c52:	08 c0       	rjmp	.+16     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2c54:	80 e5       	ldi	r24, 0x50	; 80
    2c56:	91 e0       	ldi	r25, 0x01	; 1
    2c58:	05 c0       	rjmp	.+10     	; 0x2c64 <nrk_error_print+0x11a>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2c5a:	81 e4       	ldi	r24, 0x41	; 65
    2c5c:	91 e0       	ldi	r25, 0x01	; 1
    2c5e:	02 c0       	rjmp	.+4      	; 0x2c64 <nrk_error_print+0x11a>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2c60:	8a e3       	ldi	r24, 0x3A	; 58
    2c62:	91 e0       	ldi	r25, 0x01	; 1
    2c64:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <nrk_kprintf>
        }
        putchar ('\r');
    2c68:	60 91 69 07 	lds	r22, 0x0769
    2c6c:	70 91 6a 07 	lds	r23, 0x076A
    2c70:	8d e0       	ldi	r24, 0x0D	; 13
    2c72:	90 e0       	ldi	r25, 0x00	; 0
    2c74:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
        putchar ('\n');
    2c78:	60 91 69 07 	lds	r22, 0x0769
    2c7c:	70 91 6a 07 	lds	r23, 0x076A
    2c80:	8a e0       	ldi	r24, 0x0A	; 10
    2c82:	90 e0       	ldi	r25, 0x00	; 0
    2c84:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    2c88:	14 e1       	ldi	r17, 0x14	; 20

//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
    2c8a:	82 e0       	ldi	r24, 0x02	; 2
    2c8c:	90 e0       	ldi	r25, 0x00	; 0
    2c8e:	0e 94 74 11 	call	0x22e8	; 0x22e8 <nrk_led_set>
            nrk_led_clr (3);
    2c92:	83 e0       	ldi	r24, 0x03	; 3
    2c94:	90 e0       	ldi	r25, 0x00	; 0
    2c96:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    2c9a:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2c9c:	88 ee       	ldi	r24, 0xE8	; 232
    2c9e:	93 e0       	ldi	r25, 0x03	; 3
    2ca0:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
    2ca4:	01 50       	subi	r16, 0x01	; 1
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2ca6:	d1 f7       	brne	.-12     	; 0x2c9c <nrk_error_print+0x152>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2ca8:	83 e0       	ldi	r24, 0x03	; 3
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	0e 94 74 11 	call	0x22e8	; 0x22e8 <nrk_led_set>
            nrk_led_clr (2);
    2cb0:	82 e0       	ldi	r24, 0x02	; 2
    2cb2:	90 e0       	ldi	r25, 0x00	; 0
    2cb4:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    2cb8:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2cba:	88 ee       	ldi	r24, 0xE8	; 232
    2cbc:	93 e0       	ldi	r25, 0x03	; 3
    2cbe:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
    2cc2:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2cc4:	d1 f7       	brne	.-12     	; 0x2cba <nrk_error_print+0x170>
    2cc6:	11 50       	subi	r17, 0x01	; 1



//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
    2cc8:	01 f7       	brne	.-64     	; 0x2c8a <nrk_error_print+0x140>
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }

        nrk_led_clr(2);
    2cca:	82 e0       	ldi	r24, 0x02	; 2
    2ccc:	90 e0       	ldi	r25, 0x00	; 0
    2cce:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
        nrk_led_clr(3);
    2cd2:	83 e0       	ldi	r24, 0x03	; 3
    2cd4:	90 e0       	ldi	r25, 0x00	; 0
    2cd6:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
        blink_morse_code_error( error_task );
    2cda:	80 91 7d 04 	lds	r24, 0x047D
    2cde:	0e 94 f3 14 	call	0x29e6	; 0x29e6 <blink_morse_code_error>
        pause();
    2ce2:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
        nrk_led_set(2);
    2ce6:	82 e0       	ldi	r24, 0x02	; 2
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	0e 94 74 11 	call	0x22e8	; 0x22e8 <nrk_led_set>
        pause();
    2cee:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
        nrk_led_clr(2);
    2cf2:	82 e0       	ldi	r24, 0x02	; 2
    2cf4:	90 e0       	ldi	r25, 0x00	; 0
    2cf6:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
        pause();
    2cfa:	0e 94 c0 14 	call	0x2980	; 0x2980 <pause>
        blink_morse_code_error( error_num);
    2cfe:	80 91 aa 05 	lds	r24, 0x05AA
    2d02:	0e 94 f3 14 	call	0x29e6	; 0x29e6 <blink_morse_code_error>
    }
    2d06:	36 cf       	rjmp	.-404    	; 0x2b74 <nrk_error_print+0x2a>

00002d08 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2d08:	ef 92       	push	r14
    2d0a:	ff 92       	push	r15
    2d0c:	0f 93       	push	r16
    2d0e:	1f 93       	push	r17
    2d10:	18 2f       	mov	r17, r24
    2d12:	e6 2e       	mov	r14, r22
    error_num = n;
    2d14:	80 93 aa 05 	sts	0x05AA, r24
    error_task = task;
    2d18:	60 93 7d 04 	sts	0x047D, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2d1c:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2d20:	00 e0       	ldi	r16, 0x00	; 0
    2d22:	21 c0       	rjmp	.+66     	; 0x2d66 <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    2d24:	82 e0       	ldi	r24, 0x02	; 2
    2d26:	90 e0       	ldi	r25, 0x00	; 0
    2d28:	0e 94 74 11 	call	0x22e8	; 0x22e8 <nrk_led_set>
            nrk_led_clr (3);
    2d2c:	83 e0       	ldi	r24, 0x03	; 3
    2d2e:	90 e0       	ldi	r25, 0x00	; 0
    2d30:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    2d34:	94 e6       	ldi	r25, 0x64	; 100
    2d36:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2d38:	88 ee       	ldi	r24, 0xE8	; 232
    2d3a:	93 e0       	ldi	r25, 0x03	; 3
    2d3c:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
    2d40:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2d42:	d1 f7       	brne	.-12     	; 0x2d38 <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2d44:	83 e0       	ldi	r24, 0x03	; 3
    2d46:	90 e0       	ldi	r25, 0x00	; 0
    2d48:	0e 94 74 11 	call	0x22e8	; 0x22e8 <nrk_led_set>
            nrk_led_clr (2);
    2d4c:	82 e0       	ldi	r24, 0x02	; 2
    2d4e:	90 e0       	ldi	r25, 0x00	; 0
    2d50:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
    2d54:	84 e6       	ldi	r24, 0x64	; 100
    2d56:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2d58:	88 ee       	ldi	r24, 0xE8	; 232
    2d5a:	93 e0       	ldi	r25, 0x03	; 3
    2d5c:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_spin_wait_us>
    2d60:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2d62:	d1 f7       	brne	.-12     	; 0x2d58 <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2d64:	0f 5f       	subi	r16, 0xFF	; 255
    2d66:	04 31       	cpi	r16, 0x14	; 20
    2d68:	e8 f2       	brcs	.-70     	; 0x2d24 <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2d6a:	83 e0       	ldi	r24, 0x03	; 3
    2d6c:	90 e0       	ldi	r25, 0x00	; 0
    2d6e:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
        nrk_led_clr (2);
    2d72:	82 e0       	ldi	r24, 0x02	; 2
    2d74:	90 e0       	ldi	r25, 0x00	; 0
    2d76:	0e 94 3d 11 	call	0x227a	; 0x227a <nrk_led_clr>
        blink_morse_code_error( task );
    2d7a:	8e 2d       	mov	r24, r14
    2d7c:	0e 94 f3 14 	call	0x29e6	; 0x29e6 <blink_morse_code_error>
        blink_morse_code_error( n );
    2d80:	81 2f       	mov	r24, r17
    2d82:	0e 94 f3 14 	call	0x29e6	; 0x29e6 <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2d86:	00 e0       	ldi	r16, 0x00	; 0
    2d88:	cd cf       	rjmp	.-102    	; 0x2d24 <nrk_kernel_error_add+0x1c>

00002d8a <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2d8a:	80 93 aa 05 	sts	0x05AA, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2d8e:	e0 91 38 07 	lds	r30, 0x0738
    2d92:	f0 91 39 07 	lds	r31, 0x0739
    2d96:	80 85       	ldd	r24, Z+8	; 0x08
    2d98:	80 93 7d 04 	sts	0x047D, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2d9c:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_error_print>
#endif  /*  */
}
    2da0:	08 95       	ret

00002da2 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2da2:	6f 92       	push	r6
    2da4:	7f 92       	push	r7
    2da6:	8f 92       	push	r8
    2da8:	9f 92       	push	r9
    2daa:	af 92       	push	r10
    2dac:	bf 92       	push	r11
    2dae:	cf 92       	push	r12
    2db0:	df 92       	push	r13
    2db2:	ef 92       	push	r14
    2db4:	ff 92       	push	r15
    2db6:	0f 93       	push	r16
    2db8:	1f 93       	push	r17
    2dba:	cf 93       	push	r28
    2dbc:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2dbe:	82 e7       	ldi	r24, 0x72	; 114
    2dc0:	93 e0       	ldi	r25, 0x03	; 3
    2dc2:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2dc6:	00 d0       	rcall	.+0      	; 0x2dc8 <dump_stack_info+0x26>
    2dc8:	00 d0       	rcall	.+0      	; 0x2dca <dump_stack_info+0x28>
    2dca:	81 ec       	ldi	r24, 0xC1	; 193
    2dcc:	91 e0       	ldi	r25, 0x01	; 1
    2dce:	ad b7       	in	r26, 0x3d	; 61
    2dd0:	be b7       	in	r27, 0x3e	; 62
    2dd2:	12 96       	adiw	r26, 0x02	; 2
    2dd4:	9c 93       	st	X, r25
    2dd6:	8e 93       	st	-X, r24
    2dd8:	11 97       	sbiw	r26, 0x01	; 1
    2dda:	e0 91 38 07 	lds	r30, 0x0738
    2dde:	f0 91 39 07 	lds	r31, 0x0739
    2de2:	80 85       	ldd	r24, Z+8	; 0x08
    2de4:	99 27       	eor	r25, r25
    2de6:	87 fd       	sbrc	r24, 7
    2de8:	90 95       	com	r25
    2dea:	14 96       	adiw	r26, 0x04	; 4
    2dec:	9c 93       	st	X, r25
    2dee:	8e 93       	st	-X, r24
    2df0:	13 97       	sbiw	r26, 0x03	; 3
    2df2:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2df6:	e0 91 38 07 	lds	r30, 0x0738
    2dfa:	f0 91 39 07 	lds	r31, 0x0739
    2dfe:	c2 81       	ldd	r28, Z+2	; 0x02
    2e00:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2e02:	8a ec       	ldi	r24, 0xCA	; 202
    2e04:	91 e0       	ldi	r25, 0x01	; 1
    2e06:	ed b7       	in	r30, 0x3d	; 61
    2e08:	fe b7       	in	r31, 0x3e	; 62
    2e0a:	92 83       	std	Z+2, r25	; 0x02
    2e0c:	81 83       	std	Z+1, r24	; 0x01
    2e0e:	d4 83       	std	Z+4, r29	; 0x04
    2e10:	c3 83       	std	Z+3, r28	; 0x03
    2e12:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    printf( "canary = %x ",*stkc );
    2e16:	ed b7       	in	r30, 0x3d	; 61
    2e18:	fe b7       	in	r31, 0x3e	; 62
    2e1a:	31 96       	adiw	r30, 0x01	; 1
    2e1c:	a7 ed       	ldi	r26, 0xD7	; 215
    2e1e:	ea 2e       	mov	r14, r26
    2e20:	a1 e0       	ldi	r26, 0x01	; 1
    2e22:	fa 2e       	mov	r15, r26
    2e24:	ad b7       	in	r26, 0x3d	; 61
    2e26:	be b7       	in	r27, 0x3e	; 62
    2e28:	12 96       	adiw	r26, 0x02	; 2
    2e2a:	fc 92       	st	X, r15
    2e2c:	ee 92       	st	-X, r14
    2e2e:	11 97       	sbiw	r26, 0x01	; 1
    2e30:	88 81       	ld	r24, Y
    2e32:	82 83       	std	Z+2, r24	; 0x02
    2e34:	13 82       	std	Z+3, r1	; 0x03
    2e36:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2e3a:	e4 ee       	ldi	r30, 0xE4	; 228
    2e3c:	ce 2e       	mov	r12, r30
    2e3e:	e1 e0       	ldi	r30, 0x01	; 1
    2e40:	de 2e       	mov	r13, r30
    2e42:	ed b7       	in	r30, 0x3d	; 61
    2e44:	fe b7       	in	r31, 0x3e	; 62
    2e46:	d2 82       	std	Z+2, r13	; 0x02
    2e48:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2e4a:	e0 91 38 07 	lds	r30, 0x0738
    2e4e:	f0 91 39 07 	lds	r31, 0x0739
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2e52:	80 81       	ld	r24, Z
    2e54:	91 81       	ldd	r25, Z+1	; 0x01
    2e56:	ad b7       	in	r26, 0x3d	; 61
    2e58:	be b7       	in	r27, 0x3e	; 62
    2e5a:	14 96       	adiw	r26, 0x04	; 4
    2e5c:	9c 93       	st	X, r25
    2e5e:	8e 93       	st	-X, r24
    2e60:	13 97       	sbiw	r26, 0x03	; 3
    2e62:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2e66:	7e ee       	ldi	r23, 0xEE	; 238
    2e68:	a7 2e       	mov	r10, r23
    2e6a:	71 e0       	ldi	r23, 0x01	; 1
    2e6c:	b7 2e       	mov	r11, r23
    2e6e:	ed b7       	in	r30, 0x3d	; 61
    2e70:	fe b7       	in	r31, 0x3e	; 62
    2e72:	b2 82       	std	Z+2, r11	; 0x02
    2e74:	a1 82       	std	Z+1, r10	; 0x01
    2e76:	80 91 38 07 	lds	r24, 0x0738
    2e7a:	90 91 39 07 	lds	r25, 0x0739
    2e7e:	94 83       	std	Z+4, r25	; 0x04
    2e80:	83 83       	std	Z+3, r24	; 0x03
    2e82:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    2e86:	0b e6       	ldi	r16, 0x6B	; 107
    2e88:	16 e0       	ldi	r17, 0x06	; 6
    2e8a:	0f 90       	pop	r0
    2e8c:	0f 90       	pop	r0
    2e8e:	0f 90       	pop	r0
    2e90:	0f 90       	pop	r0
    2e92:	c0 e0       	ldi	r28, 0x00	; 0
    2e94:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2e96:	6e ef       	ldi	r22, 0xFE	; 254
    2e98:	66 2e       	mov	r6, r22
    2e9a:	61 e0       	ldi	r22, 0x01	; 1
    2e9c:	76 2e       	mov	r7, r22
        printf( "canary = %x ",*stkc );
    2e9e:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2ea0:	c6 01       	movw	r24, r12
    2ea2:	dc 2c       	mov	r13, r12
    2ea4:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2ea6:	c5 01       	movw	r24, r10
    2ea8:	ba 2c       	mov	r11, r10
    2eaa:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2eac:	d8 01       	movw	r26, r16
    2eae:	12 96       	adiw	r26, 0x02	; 2
    2eb0:	ed 90       	ld	r14, X+
    2eb2:	fc 90       	ld	r15, X
    2eb4:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2eb6:	00 d0       	rcall	.+0      	; 0x2eb8 <dump_stack_info+0x116>
    2eb8:	00 d0       	rcall	.+0      	; 0x2eba <dump_stack_info+0x118>
    2eba:	00 d0       	rcall	.+0      	; 0x2ebc <dump_stack_info+0x11a>
    2ebc:	ed b7       	in	r30, 0x3d	; 61
    2ebe:	fe b7       	in	r31, 0x3e	; 62
    2ec0:	31 96       	adiw	r30, 0x01	; 1
    2ec2:	ad b7       	in	r26, 0x3d	; 61
    2ec4:	be b7       	in	r27, 0x3e	; 62
    2ec6:	12 96       	adiw	r26, 0x02	; 2
    2ec8:	7c 92       	st	X, r7
    2eca:	6e 92       	st	-X, r6
    2ecc:	11 97       	sbiw	r26, 0x01	; 1
    2ece:	d3 83       	std	Z+3, r29	; 0x03
    2ed0:	c2 83       	std	Z+2, r28	; 0x02
    2ed2:	f5 82       	std	Z+5, r15	; 0x05
    2ed4:	e4 82       	std	Z+4, r14	; 0x04
    2ed6:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
        printf( "canary = %x ",*stkc );
    2eda:	0f 90       	pop	r0
    2edc:	0f 90       	pop	r0
    2ede:	ed b7       	in	r30, 0x3d	; 61
    2ee0:	fe b7       	in	r31, 0x3e	; 62
    2ee2:	31 96       	adiw	r30, 0x01	; 1
    2ee4:	ad b7       	in	r26, 0x3d	; 61
    2ee6:	be b7       	in	r27, 0x3e	; 62
    2ee8:	11 96       	adiw	r26, 0x01	; 1
    2eea:	8c 92       	st	X, r8
    2eec:	11 97       	sbiw	r26, 0x01	; 1
    2eee:	12 96       	adiw	r26, 0x02	; 2
    2ef0:	9c 92       	st	X, r9
    2ef2:	d7 01       	movw	r26, r14
    2ef4:	8c 91       	ld	r24, X
    2ef6:	82 83       	std	Z+2, r24	; 0x02
    2ef8:	13 82       	std	Z+3, r1	; 0x03
    2efa:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2efe:	ed b7       	in	r30, 0x3d	; 61
    2f00:	fe b7       	in	r31, 0x3e	; 62
    2f02:	d1 82       	std	Z+1, r13	; 0x01
    2f04:	c2 82       	std	Z+2, r12	; 0x02
    2f06:	d8 01       	movw	r26, r16
    2f08:	8d 91       	ld	r24, X+
    2f0a:	9c 91       	ld	r25, X
    2f0c:	94 83       	std	Z+4, r25	; 0x04
    2f0e:	83 83       	std	Z+3, r24	; 0x03
    2f10:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2f14:	ed b7       	in	r30, 0x3d	; 61
    2f16:	fe b7       	in	r31, 0x3e	; 62
    2f18:	b1 82       	std	Z+1, r11	; 0x01
    2f1a:	a2 82       	std	Z+2, r10	; 0x02
    2f1c:	ce 01       	movw	r24, r28
    2f1e:	88 0f       	add	r24, r24
    2f20:	99 1f       	adc	r25, r25
    2f22:	9e 01       	movw	r18, r28
    2f24:	45 e0       	ldi	r20, 0x05	; 5
    2f26:	22 0f       	add	r18, r18
    2f28:	33 1f       	adc	r19, r19
    2f2a:	4a 95       	dec	r20
    2f2c:	e1 f7       	brne	.-8      	; 0x2f26 <dump_stack_info+0x184>
    2f2e:	82 0f       	add	r24, r18
    2f30:	93 1f       	adc	r25, r19
    2f32:	85 59       	subi	r24, 0x95	; 149
    2f34:	99 4f       	sbci	r25, 0xF9	; 249
    2f36:	94 83       	std	Z+4, r25	; 0x04
    2f38:	83 83       	std	Z+3, r24	; 0x03
    2f3a:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    2f3e:	21 96       	adiw	r28, 0x01	; 1
    2f40:	0e 5d       	subi	r16, 0xDE	; 222
    2f42:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2f44:	0f 90       	pop	r0
    2f46:	0f 90       	pop	r0
    2f48:	0f 90       	pop	r0
    2f4a:	0f 90       	pop	r0
    2f4c:	c5 30       	cpi	r28, 0x05	; 5
    2f4e:	d1 05       	cpc	r29, r1
    2f50:	09 f0       	breq	.+2      	; 0x2f54 <dump_stack_info+0x1b2>
    2f52:	ac cf       	rjmp	.-168    	; 0x2eac <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2f54:	df 91       	pop	r29
    2f56:	cf 91       	pop	r28
    2f58:	1f 91       	pop	r17
    2f5a:	0f 91       	pop	r16
    2f5c:	ff 90       	pop	r15
    2f5e:	ef 90       	pop	r14
    2f60:	df 90       	pop	r13
    2f62:	cf 90       	pop	r12
    2f64:	bf 90       	pop	r11
    2f66:	af 90       	pop	r10
    2f68:	9f 90       	pop	r9
    2f6a:	8f 90       	pop	r8
    2f6c:	7f 90       	pop	r7
    2f6e:	6f 90       	pop	r6
    2f70:	08 95       	ret

00002f72 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2f72:	cf 93       	push	r28
    2f74:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    2f76:	e0 91 38 07 	lds	r30, 0x0738
    2f7a:	f0 91 39 07 	lds	r31, 0x0739
    2f7e:	c2 81       	ldd	r28, Z+2	; 0x02
    2f80:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2f82:	88 81       	ld	r24, Y
    2f84:	85 35       	cpi	r24, 0x55	; 85
    2f86:	39 f0       	breq	.+14     	; 0x2f96 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2f88:	0e 94 d1 16 	call	0x2da2	; 0x2da2 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2f8c:	81 e0       	ldi	r24, 0x01	; 1
    2f8e:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2f92:	85 e5       	ldi	r24, 0x55	; 85
    2f94:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    2f96:	e0 91 38 07 	lds	r30, 0x0738
    2f9a:	f0 91 39 07 	lds	r31, 0x0739
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2f9e:	80 81       	ld	r24, Z
    2fa0:	91 81       	ldd	r25, Z+1	; 0x01
    2fa2:	21 e1       	ldi	r18, 0x11	; 17
    2fa4:	80 30       	cpi	r24, 0x00	; 0
    2fa6:	92 07       	cpc	r25, r18
    2fa8:	28 f0       	brcs	.+10     	; 0x2fb4 <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2faa:	0e 94 d1 16 	call	0x2da2	; 0x2da2 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2fae:	82 e1       	ldi	r24, 0x12	; 18
    2fb0:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <nrk_error_add>




#endif
}
    2fb4:	df 91       	pop	r29
    2fb6:	cf 91       	pop	r28
    2fb8:	08 95       	ret

00002fba <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2fba:	99 27       	eor	r25, r25
    2fbc:	87 fd       	sbrc	r24, 7
    2fbe:	90 95       	com	r25
    2fc0:	fc 01       	movw	r30, r24
    2fc2:	ee 0f       	add	r30, r30
    2fc4:	ff 1f       	adc	r31, r31
    2fc6:	b5 e0       	ldi	r27, 0x05	; 5
    2fc8:	88 0f       	add	r24, r24
    2fca:	99 1f       	adc	r25, r25
    2fcc:	ba 95       	dec	r27
    2fce:	e1 f7       	brne	.-8      	; 0x2fc8 <nrk_stack_check_pid+0xe>
    2fd0:	e8 0f       	add	r30, r24
    2fd2:	f9 1f       	adc	r31, r25
    2fd4:	e5 59       	subi	r30, 0x95	; 149
    2fd6:	f9 4f       	sbci	r31, 0xF9	; 249
    2fd8:	a2 81       	ldd	r26, Z+2	; 0x02
    2fda:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2fdc:	8c 91       	ld	r24, X
    2fde:	85 35       	cpi	r24, 0x55	; 85
    2fe0:	19 f0       	breq	.+6      	; 0x2fe8 <nrk_stack_check_pid+0x2e>
    {
        *stkc=STK_CANARY_VAL;
    2fe2:	85 e5       	ldi	r24, 0x55	; 85
    2fe4:	8c 93       	st	X, r24
    2fe6:	09 c0       	rjmp	.+18     	; 0x2ffa <nrk_stack_check_pid+0x40>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2fe8:	80 81       	ld	r24, Z
    2fea:	91 81       	ldd	r25, Z+1	; 0x01
    2fec:	21 e1       	ldi	r18, 0x11	; 17
    2fee:	80 30       	cpi	r24, 0x00	; 0
    2ff0:	92 07       	cpc	r25, r18
    2ff2:	28 f0       	brcs	.+10     	; 0x2ffe <nrk_stack_check_pid+0x44>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2ff4:	82 e1       	ldi	r24, 0x12	; 18
    2ff6:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <nrk_error_add>
        return NRK_ERROR;
    2ffa:	8f ef       	ldi	r24, 0xFF	; 255
    2ffc:	08 95       	ret
    }
#endif
    return NRK_OK;
    2ffe:	81 e0       	ldi	r24, 0x01	; 1
}
    3000:	08 95       	ret

00003002 <nrk_signal_create>:
int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    {                         
	if( !(_nrk_signal_list & SIG(i)))
    3002:	60 91 22 05 	lds	r22, 0x0522
    3006:	70 91 23 05 	lds	r23, 0x0523
    300a:	80 91 24 05 	lds	r24, 0x0524
    300e:	90 91 25 05 	lds	r25, 0x0525
    3012:	e0 e0       	ldi	r30, 0x00	; 0
    3014:	f0 e0       	ldi	r31, 0x00	; 0
    3016:	9b 01       	movw	r18, r22
    3018:	ac 01       	movw	r20, r24
    301a:	0e 2e       	mov	r0, r30
    301c:	04 c0       	rjmp	.+8      	; 0x3026 <nrk_signal_create+0x24>
    301e:	56 95       	lsr	r21
    3020:	47 95       	ror	r20
    3022:	37 95       	ror	r19
    3024:	27 95       	ror	r18
    3026:	0a 94       	dec	r0
    3028:	d2 f7       	brpl	.-12     	; 0x301e <nrk_signal_create+0x1c>
    302a:	20 fd       	sbrc	r18, 0
    302c:	1a c0       	rjmp	.+52     	; 0x3062 <nrk_signal_create+0x60>
	{    
	    _nrk_signal_list|=SIG(i);
    302e:	21 e0       	ldi	r18, 0x01	; 1
    3030:	30 e0       	ldi	r19, 0x00	; 0
    3032:	40 e0       	ldi	r20, 0x00	; 0
    3034:	50 e0       	ldi	r21, 0x00	; 0
    3036:	0e 2e       	mov	r0, r30
    3038:	04 c0       	rjmp	.+8      	; 0x3042 <nrk_signal_create+0x40>
    303a:	22 0f       	add	r18, r18
    303c:	33 1f       	adc	r19, r19
    303e:	44 1f       	adc	r20, r20
    3040:	55 1f       	adc	r21, r21
    3042:	0a 94       	dec	r0
    3044:	d2 f7       	brpl	.-12     	; 0x303a <nrk_signal_create+0x38>
    3046:	26 2b       	or	r18, r22
    3048:	37 2b       	or	r19, r23
    304a:	48 2b       	or	r20, r24
    304c:	59 2b       	or	r21, r25
    304e:	20 93 22 05 	sts	0x0522, r18
    3052:	30 93 23 05 	sts	0x0523, r19
    3056:	40 93 24 05 	sts	0x0524, r20
    305a:	50 93 25 05 	sts	0x0525, r21
	    return i;
    305e:	8e 2f       	mov	r24, r30
    3060:	08 95       	ret
    3062:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    3064:	e0 32       	cpi	r30, 0x20	; 32
    3066:	f1 05       	cpc	r31, r1
    3068:	b1 f6       	brne	.-84     	; 0x3016 <nrk_signal_create+0x14>
	{    
	    _nrk_signal_list|=SIG(i);
	    return i;
	}
    }
    return NRK_ERROR;
    306a:	8f ef       	ldi	r24, 0xFF	; 255


}
    306c:	08 95       	ret

0000306e <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    return nrk_cur_task_TCB->registered_signal_mask;
    306e:	e0 91 38 07 	lds	r30, 0x0738
    3072:	f0 91 39 07 	lds	r31, 0x0739


}

uint32_t nrk_signal_get_registered_mask()
{
    3076:	65 85       	ldd	r22, Z+13	; 0x0d
    3078:	76 85       	ldd	r23, Z+14	; 0x0e
    return nrk_cur_task_TCB->registered_signal_mask;
}
    307a:	87 85       	ldd	r24, Z+15	; 0x0f
    307c:	90 89       	ldd	r25, Z+16	; 0x10
    307e:	08 95       	ret

00003080 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3080:	df 92       	push	r13
    3082:	ef 92       	push	r14
    3084:	ff 92       	push	r15
    3086:	0f 93       	push	r16
    3088:	1f 93       	push	r17
    308a:	d8 2e       	mov	r13, r24
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    308c:	81 e0       	ldi	r24, 0x01	; 1
    308e:	e8 2e       	mov	r14, r24
    3090:	f1 2c       	mov	r15, r1
    3092:	01 2d       	mov	r16, r1
    3094:	11 2d       	mov	r17, r1
    3096:	0d 2c       	mov	r0, r13
    3098:	04 c0       	rjmp	.+8      	; 0x30a2 <nrk_signal_delete+0x22>
    309a:	ee 0c       	add	r14, r14
    309c:	ff 1c       	adc	r15, r15
    309e:	00 1f       	adc	r16, r16
    30a0:	11 1f       	adc	r17, r17
    30a2:	0a 94       	dec	r0
    30a4:	d2 f7       	brpl	.-12     	; 0x309a <nrk_signal_delete+0x1a>

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    30a6:	80 91 22 05 	lds	r24, 0x0522
    30aa:	90 91 23 05 	lds	r25, 0x0523
    30ae:	a0 91 24 05 	lds	r26, 0x0524
    30b2:	b0 91 25 05 	lds	r27, 0x0525
    30b6:	8e 21       	and	r24, r14
    30b8:	9f 21       	and	r25, r15
    30ba:	a0 23       	and	r26, r16
    30bc:	b1 23       	and	r27, r17
    30be:	00 97       	sbiw	r24, 0x00	; 0
    30c0:	a1 05       	cpc	r26, r1
    30c2:	b1 05       	cpc	r27, r1
    30c4:	09 f4       	brne	.+2      	; 0x30c8 <nrk_signal_delete+0x48>
    30c6:	5d c0       	rjmp	.+186    	; 0x3182 <nrk_signal_delete+0x102>

    nrk_int_disable();
    30c8:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    30cc:	e2 e7       	ldi	r30, 0x72	; 114
    30ce:	f6 e0       	ldi	r31, 0x06	; 6
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    30d0:	a8 01       	movw	r20, r16
    30d2:	97 01       	movw	r18, r14
    30d4:	20 95       	com	r18
    30d6:	30 95       	com	r19
    30d8:	40 95       	com	r20
    30da:	50 95       	com	r21
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    30dc:	63 e0       	ldi	r22, 0x03	; 3

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    30de:	81 81       	ldd	r24, Z+1	; 0x01
    30e0:	8f 3f       	cpi	r24, 0xFF	; 255
    30e2:	39 f1       	breq	.+78     	; 0x3132 <nrk_signal_delete+0xb2>
	// Check for tasks waiting on the signal
	// If there is a task that is waiting on just this signal
	// then we need to change it to the normal SUSPEND state
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    30e4:	86 81       	ldd	r24, Z+6	; 0x06
    30e6:	97 81       	ldd	r25, Z+7	; 0x07
    30e8:	a0 85       	ldd	r26, Z+8	; 0x08
    30ea:	b1 85       	ldd	r27, Z+9	; 0x09
    30ec:	8e 15       	cp	r24, r14
    30ee:	9f 05       	cpc	r25, r15
    30f0:	a0 07       	cpc	r26, r16
    30f2:	b1 07       	cpc	r27, r17
    30f4:	31 f4       	brne	.+12     	; 0x3102 <nrk_signal_delete+0x82>
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
    30f6:	12 86       	std	Z+10, r1	; 0x0a
    30f8:	13 86       	std	Z+11, r1	; 0x0b
    30fa:	14 86       	std	Z+12, r1	; 0x0c
    30fc:	15 86       	std	Z+13, r1	; 0x0d
	    nrk_task_TCB[task_ID].event_suspend=0;
    30fe:	10 82       	st	Z, r1
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3100:	62 83       	std	Z+2, r22	; 0x02
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3102:	86 81       	ldd	r24, Z+6	; 0x06
    3104:	97 81       	ldd	r25, Z+7	; 0x07
    3106:	a0 85       	ldd	r26, Z+8	; 0x08
    3108:	b1 85       	ldd	r27, Z+9	; 0x09
    310a:	82 23       	and	r24, r18
    310c:	93 23       	and	r25, r19
    310e:	a4 23       	and	r26, r20
    3110:	b5 23       	and	r27, r21
    3112:	86 83       	std	Z+6, r24	; 0x06
    3114:	97 83       	std	Z+7, r25	; 0x07
    3116:	a0 87       	std	Z+8, r26	; 0x08
    3118:	b1 87       	std	Z+9, r27	; 0x09
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    311a:	82 85       	ldd	r24, Z+10	; 0x0a
    311c:	93 85       	ldd	r25, Z+11	; 0x0b
    311e:	a4 85       	ldd	r26, Z+12	; 0x0c
    3120:	b5 85       	ldd	r27, Z+13	; 0x0d
    3122:	82 23       	and	r24, r18
    3124:	93 23       	and	r25, r19
    3126:	a4 23       	and	r26, r20
    3128:	b5 23       	and	r27, r21
    312a:	82 87       	std	Z+10, r24	; 0x0a
    312c:	93 87       	std	Z+11, r25	; 0x0b
    312e:	a4 87       	std	Z+12, r26	; 0x0c
    3130:	b5 87       	std	Z+13, r27	; 0x0d
    3132:	b2 96       	adiw	r30, 0x22	; 34
    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3134:	87 e0       	ldi	r24, 0x07	; 7
    3136:	ec 31       	cpi	r30, 0x1C	; 28
    3138:	f8 07       	cpc	r31, r24
    313a:	89 f6       	brne	.-94     	; 0x30de <nrk_signal_delete+0x5e>
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

    }

    _nrk_signal_list&=~SIG(sig_id);
    313c:	2e ef       	ldi	r18, 0xFE	; 254
    313e:	3f ef       	ldi	r19, 0xFF	; 255
    3140:	4f ef       	ldi	r20, 0xFF	; 255
    3142:	5f ef       	ldi	r21, 0xFF	; 255
    3144:	04 c0       	rjmp	.+8      	; 0x314e <nrk_signal_delete+0xce>
    3146:	22 0f       	add	r18, r18
    3148:	33 1f       	adc	r19, r19
    314a:	44 1f       	adc	r20, r20
    314c:	55 1f       	adc	r21, r21
    314e:	da 94       	dec	r13
    3150:	d2 f7       	brpl	.-12     	; 0x3146 <nrk_signal_delete+0xc6>
    3152:	80 91 22 05 	lds	r24, 0x0522
    3156:	90 91 23 05 	lds	r25, 0x0523
    315a:	a0 91 24 05 	lds	r26, 0x0524
    315e:	b0 91 25 05 	lds	r27, 0x0525
    3162:	82 23       	and	r24, r18
    3164:	93 23       	and	r25, r19
    3166:	a4 23       	and	r26, r20
    3168:	b5 23       	and	r27, r21
    316a:	80 93 22 05 	sts	0x0522, r24
    316e:	90 93 23 05 	sts	0x0523, r25
    3172:	a0 93 24 05 	sts	0x0524, r26
    3176:	b0 93 25 05 	sts	0x0525, r27
    nrk_int_enable();
    317a:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>

    return NRK_OK;
    317e:	81 e0       	ldi	r24, 0x01	; 1
    3180:	01 c0       	rjmp	.+2      	; 0x3184 <nrk_signal_delete+0x104>
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3182:	8f ef       	ldi	r24, 0xFF	; 255

    _nrk_signal_list&=~SIG(sig_id);
    nrk_int_enable();

    return NRK_OK;
}
    3184:	1f 91       	pop	r17
    3186:	0f 91       	pop	r16
    3188:	ff 90       	pop	r15
    318a:	ef 90       	pop	r14
    318c:	df 90       	pop	r13
    318e:	08 95       	ret

00003190 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3190:	ef 92       	push	r14
    3192:	ff 92       	push	r15
    3194:	0f 93       	push	r16
    3196:	1f 93       	push	r17
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    3198:	21 e0       	ldi	r18, 0x01	; 1
    319a:	30 e0       	ldi	r19, 0x00	; 0
    319c:	40 e0       	ldi	r20, 0x00	; 0
    319e:	50 e0       	ldi	r21, 0x00	; 0
    31a0:	04 c0       	rjmp	.+8      	; 0x31aa <nrk_signal_unregister+0x1a>
    31a2:	22 0f       	add	r18, r18
    31a4:	33 1f       	adc	r19, r19
    31a6:	44 1f       	adc	r20, r20
    31a8:	55 1f       	adc	r21, r21
    31aa:	8a 95       	dec	r24
    31ac:	d2 f7       	brpl	.-12     	; 0x31a2 <nrk_signal_unregister+0x12>

    if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    31ae:	e0 91 38 07 	lds	r30, 0x0738
    31b2:	f0 91 39 07 	lds	r31, 0x0739
    31b6:	85 85       	ldd	r24, Z+13	; 0x0d
    31b8:	96 85       	ldd	r25, Z+14	; 0x0e
    31ba:	a7 85       	ldd	r26, Z+15	; 0x0f
    31bc:	b0 89       	ldd	r27, Z+16	; 0x10
    31be:	79 01       	movw	r14, r18
    31c0:	8a 01       	movw	r16, r20
    31c2:	e8 22       	and	r14, r24
    31c4:	f9 22       	and	r15, r25
    31c6:	0a 23       	and	r16, r26
    31c8:	1b 23       	and	r17, r27
    31ca:	e1 14       	cp	r14, r1
    31cc:	f1 04       	cpc	r15, r1
    31ce:	01 05       	cpc	r16, r1
    31d0:	11 05       	cpc	r17, r1
    31d2:	d1 f0       	breq	.+52     	; 0x3208 <nrk_signal_unregister+0x78>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    31d4:	20 95       	com	r18
    31d6:	30 95       	com	r19
    31d8:	40 95       	com	r20
    31da:	50 95       	com	r21
    31dc:	82 23       	and	r24, r18
    31de:	93 23       	and	r25, r19
    31e0:	a4 23       	and	r26, r20
    31e2:	b5 23       	and	r27, r21
    31e4:	85 87       	std	Z+13, r24	; 0x0d
    31e6:	96 87       	std	Z+14, r25	; 0x0e
    31e8:	a7 87       	std	Z+15, r26	; 0x0f
    31ea:	b0 8b       	std	Z+16, r27	; 0x10
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    31ec:	81 89       	ldd	r24, Z+17	; 0x11
    31ee:	92 89       	ldd	r25, Z+18	; 0x12
    31f0:	a3 89       	ldd	r26, Z+19	; 0x13
    31f2:	b4 89       	ldd	r27, Z+20	; 0x14
    31f4:	82 23       	and	r24, r18
    31f6:	93 23       	and	r25, r19
    31f8:	a4 23       	and	r26, r20
    31fa:	b5 23       	and	r27, r21
    31fc:	81 8b       	std	Z+17, r24	; 0x11
    31fe:	92 8b       	std	Z+18, r25	; 0x12
    3200:	a3 8b       	std	Z+19, r26	; 0x13
    3202:	b4 8b       	std	Z+20, r27	; 0x14
    }
    else
	return NRK_ERROR;
    return NRK_OK;
    3204:	81 e0       	ldi	r24, 0x01	; 1
    3206:	01 c0       	rjmp	.+2      	; 0x320a <nrk_signal_unregister+0x7a>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    }
    else
	return NRK_ERROR;
    3208:	8f ef       	ldi	r24, 0xFF	; 255
    return NRK_OK;
}
    320a:	1f 91       	pop	r17
    320c:	0f 91       	pop	r16
    320e:	ff 90       	pop	r15
    3210:	ef 90       	pop	r14
    3212:	08 95       	ret

00003214 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

    // Make sure the signal was created...
    if(SIG(sig_id) & _nrk_signal_list )
    3214:	20 91 22 05 	lds	r18, 0x0522
    3218:	30 91 23 05 	lds	r19, 0x0523
    321c:	40 91 24 05 	lds	r20, 0x0524
    3220:	50 91 25 05 	lds	r21, 0x0525
    3224:	08 2e       	mov	r0, r24
    3226:	04 c0       	rjmp	.+8      	; 0x3230 <nrk_signal_register+0x1c>
    3228:	56 95       	lsr	r21
    322a:	47 95       	ror	r20
    322c:	37 95       	ror	r19
    322e:	27 95       	ror	r18
    3230:	0a 94       	dec	r0
    3232:	d2 f7       	brpl	.-12     	; 0x3228 <nrk_signal_register+0x14>
    3234:	21 70       	andi	r18, 0x01	; 1
    3236:	30 70       	andi	r19, 0x00	; 0
    3238:	21 15       	cp	r18, r1
    323a:	31 05       	cpc	r19, r1
    323c:	e9 f0       	breq	.+58     	; 0x3278 <nrk_signal_register+0x64>
    {
	nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    323e:	e0 91 38 07 	lds	r30, 0x0738
    3242:	f0 91 39 07 	lds	r31, 0x0739
    3246:	21 e0       	ldi	r18, 0x01	; 1
    3248:	30 e0       	ldi	r19, 0x00	; 0
    324a:	40 e0       	ldi	r20, 0x00	; 0
    324c:	50 e0       	ldi	r21, 0x00	; 0
    324e:	04 c0       	rjmp	.+8      	; 0x3258 <nrk_signal_register+0x44>
    3250:	22 0f       	add	r18, r18
    3252:	33 1f       	adc	r19, r19
    3254:	44 1f       	adc	r20, r20
    3256:	55 1f       	adc	r21, r21
    3258:	8a 95       	dec	r24
    325a:	d2 f7       	brpl	.-12     	; 0x3250 <nrk_signal_register+0x3c>
    325c:	85 85       	ldd	r24, Z+13	; 0x0d
    325e:	96 85       	ldd	r25, Z+14	; 0x0e
    3260:	a7 85       	ldd	r26, Z+15	; 0x0f
    3262:	b0 89       	ldd	r27, Z+16	; 0x10
    3264:	82 2b       	or	r24, r18
    3266:	93 2b       	or	r25, r19
    3268:	a4 2b       	or	r26, r20
    326a:	b5 2b       	or	r27, r21
    326c:	85 87       	std	Z+13, r24	; 0x0d
    326e:	96 87       	std	Z+14, r25	; 0x0e
    3270:	a7 87       	std	Z+15, r26	; 0x0f
    3272:	b0 8b       	std	Z+16, r27	; 0x10
	return NRK_OK;
    3274:	81 e0       	ldi	r24, 0x01	; 1
    3276:	08 95       	ret
    }

    return NRK_ERROR;
    3278:	8f ef       	ldi	r24, 0xFF	; 255
}
    327a:	08 95       	ret

0000327c <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    327c:	ef 92       	push	r14
    327e:	ff 92       	push	r15
    3280:	0f 93       	push	r16
    3282:	1f 93       	push	r17
    3284:	df 93       	push	r29
    3286:	cf 93       	push	r28
    3288:	0f 92       	push	r0
    328a:	cd b7       	in	r28, 0x3d	; 61
    328c:	de b7       	in	r29, 0x3e	; 62

    uint8_t task_ID;
    uint8_t event_occured=0;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    328e:	91 e0       	ldi	r25, 0x01	; 1
    3290:	e9 2e       	mov	r14, r25
    3292:	f1 2c       	mov	r15, r1
    3294:	01 2d       	mov	r16, r1
    3296:	11 2d       	mov	r17, r1
    3298:	04 c0       	rjmp	.+8      	; 0x32a2 <nrk_event_signal+0x26>
    329a:	ee 0c       	add	r14, r14
    329c:	ff 1c       	adc	r15, r15
    329e:	00 1f       	adc	r16, r16
    32a0:	11 1f       	adc	r17, r17
    32a2:	8a 95       	dec	r24
    32a4:	d2 f7       	brpl	.-12     	; 0x329a <nrk_event_signal+0x1e>
    // Check if signal was created
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    32a6:	80 91 22 05 	lds	r24, 0x0522
    32aa:	90 91 23 05 	lds	r25, 0x0523
    32ae:	a0 91 24 05 	lds	r26, 0x0524
    32b2:	b0 91 25 05 	lds	r27, 0x0525
    32b6:	8e 21       	and	r24, r14
    32b8:	9f 21       	and	r25, r15
    32ba:	a0 23       	and	r26, r16
    32bc:	b1 23       	and	r27, r17
    32be:	00 97       	sbiw	r24, 0x00	; 0
    32c0:	a1 05       	cpc	r26, r1
    32c2:	b1 05       	cpc	r27, r1
    32c4:	11 f4       	brne	.+4      	; 0x32ca <nrk_event_signal+0x4e>
    32c6:	81 e0       	ldi	r24, 0x01	; 1
    32c8:	3f c0       	rjmp	.+126    	; 0x3348 <nrk_event_signal+0xcc>

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    32ca:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    32ce:	e2 e7       	ldi	r30, 0x72	; 114
    32d0:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

    uint8_t task_ID;
    uint8_t event_occured=0;
    32d2:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    32d4:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    32d6:	80 81       	ld	r24, Z
    32d8:	81 30       	cpi	r24, 0x01	; 1
    32da:	a9 f4       	brne	.+42     	; 0x3306 <nrk_event_signal+0x8a>
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    32dc:	82 85       	ldd	r24, Z+10	; 0x0a
    32de:	93 85       	ldd	r25, Z+11	; 0x0b
    32e0:	a4 85       	ldd	r26, Z+12	; 0x0c
    32e2:	b5 85       	ldd	r27, Z+13	; 0x0d
    32e4:	8e 21       	and	r24, r14
    32e6:	9f 21       	and	r25, r15
    32e8:	a0 23       	and	r26, r16
    32ea:	b1 23       	and	r27, r17
    32ec:	00 97       	sbiw	r24, 0x00	; 0
    32ee:	a1 05       	cpc	r26, r1
    32f0:	b1 05       	cpc	r27, r1
    32f2:	49 f0       	breq	.+18     	; 0x3306 <nrk_event_signal+0x8a>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    32f4:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    32f6:	17 86       	std	Z+15, r1	; 0x0f
    32f8:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    32fa:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    32fc:	e2 86       	std	Z+10, r14	; 0x0a
    32fe:	f3 86       	std	Z+11, r15	; 0x0b
    3300:	04 87       	std	Z+12, r16	; 0x0c
    3302:	15 87       	std	Z+13, r17	; 0x0d
		event_occured=1;
    3304:	21 e0       	ldi	r18, 0x01	; 1
	    }

	if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3306:	80 81       	ld	r24, Z
    3308:	82 30       	cpi	r24, 0x02	; 2
    330a:	91 f4       	brne	.+36     	; 0x3330 <nrk_event_signal+0xb4>
	    if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    330c:	82 85       	ldd	r24, Z+10	; 0x0a
    330e:	93 85       	ldd	r25, Z+11	; 0x0b
    3310:	a4 85       	ldd	r26, Z+12	; 0x0c
    3312:	b5 85       	ldd	r27, Z+13	; 0x0d
    3314:	8e 15       	cp	r24, r14
    3316:	9f 05       	cpc	r25, r15
    3318:	a0 07       	cpc	r26, r16
    331a:	b1 07       	cpc	r27, r17
    331c:	49 f4       	brne	.+18     	; 0x3330 <nrk_event_signal+0xb4>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    331e:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    3320:	17 86       	std	Z+15, r1	; 0x0f
    3322:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    3324:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    3326:	12 86       	std	Z+10, r1	; 0x0a
    3328:	13 86       	std	Z+11, r1	; 0x0b
    332a:	14 86       	std	Z+12, r1	; 0x0c
    332c:	15 86       	std	Z+13, r1	; 0x0d
		event_occured=1;
    332e:	21 e0       	ldi	r18, 0x01	; 1
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
		nrk_task_TCB[task_ID].next_wakeup=0;
		nrk_task_TCB[task_ID].event_suspend=0;
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    3330:	b2 96       	adiw	r30, 0x22	; 34
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3332:	87 e0       	ldi	r24, 0x07	; 7
    3334:	ec 31       	cpi	r30, 0x1C	; 28
    3336:	f8 07       	cpc	r31, r24
    3338:	71 f6       	brne	.-100    	; 0x32d6 <nrk_event_signal+0x5a>
		event_occured=1;
	    }   

	//	}
    }
    nrk_int_enable();
    333a:	29 83       	std	Y+1, r18	; 0x01
    333c:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
    if(event_occured)
    3340:	29 81       	ldd	r18, Y+1	; 0x01
    3342:	22 23       	and	r18, r18
    3344:	29 f4       	brne	.+10     	; 0x3350 <nrk_event_signal+0xd4>
    {
	return NRK_OK;
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    3346:	82 e0       	ldi	r24, 0x02	; 2
    3348:	0e 94 a6 14 	call	0x294c	; 0x294c <_nrk_errno_set>
    return NRK_ERROR;
    334c:	8f ef       	ldi	r24, 0xFF	; 255
    334e:	01 c0       	rjmp	.+2      	; 0x3352 <nrk_event_signal+0xd6>
	//	}
    }
    nrk_int_enable();
    if(event_occured)
    {
	return NRK_OK;
    3350:	81 e0       	ldi	r24, 0x01	; 1
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    return NRK_ERROR;
}
    3352:	0f 90       	pop	r0
    3354:	cf 91       	pop	r28
    3356:	df 91       	pop	r29
    3358:	1f 91       	pop	r17
    335a:	0f 91       	pop	r16
    335c:	ff 90       	pop	r15
    335e:	ef 90       	pop	r14
    3360:	08 95       	ret

00003362 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

    // FIXME: Should go through list and check that all masks are registered, not just 1
    if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    3362:	e0 91 38 07 	lds	r30, 0x0738
    3366:	f0 91 39 07 	lds	r31, 0x0739
    336a:	25 85       	ldd	r18, Z+13	; 0x0d
    336c:	36 85       	ldd	r19, Z+14	; 0x0e
    336e:	47 85       	ldd	r20, Z+15	; 0x0f
    3370:	50 89       	ldd	r21, Z+16	; 0x10
    3372:	26 23       	and	r18, r22
    3374:	37 23       	and	r19, r23
    3376:	48 23       	and	r20, r24
    3378:	59 23       	and	r21, r25
    337a:	21 15       	cp	r18, r1
    337c:	31 05       	cpc	r19, r1
    337e:	41 05       	cpc	r20, r1
    3380:	51 05       	cpc	r21, r1
    3382:	21 f1       	breq	.+72     	; 0x33cc <nrk_event_wait+0x6a>
    {
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
    3384:	61 8b       	std	Z+17, r22	; 0x11
    3386:	72 8b       	std	Z+18, r23	; 0x12
    3388:	83 8b       	std	Z+19, r24	; 0x13
    338a:	94 8b       	std	Z+20, r25	; 0x14
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    338c:	21 e0       	ldi	r18, 0x01	; 1
    338e:	27 83       	std	Z+7, r18	; 0x07
    else
    {
	return 0;
    }

    if(event_mask & SIG(nrk_wakeup_signal))
    3390:	00 90 28 07 	lds	r0, 0x0728
    3394:	04 c0       	rjmp	.+8      	; 0x339e <nrk_event_wait+0x3c>
    3396:	96 95       	lsr	r25
    3398:	87 95       	ror	r24
    339a:	77 95       	ror	r23
    339c:	67 95       	ror	r22
    339e:	0a 94       	dec	r0
    33a0:	d2 f7       	brpl	.-12     	; 0x3396 <nrk_event_wait+0x34>
    33a2:	61 70       	andi	r22, 0x01	; 1
    33a4:	70 70       	andi	r23, 0x00	; 0
    33a6:	61 15       	cp	r22, r1
    33a8:	71 05       	cpc	r23, r1
    33aa:	19 f0       	breq	.+6      	; 0x33b2 <nrk_event_wait+0x50>
	nrk_wait_until_nw();
    33ac:	0e 94 09 1e 	call	0x3c12	; 0x3c12 <nrk_wait_until_nw>
    33b0:	04 c0       	rjmp	.+8      	; 0x33ba <nrk_event_wait+0x58>
    else
	nrk_wait_until_ticks(0);
    33b2:	80 e0       	ldi	r24, 0x00	; 0
    33b4:	90 e0       	ldi	r25, 0x00	; 0
    33b6:	0e 94 30 1e 	call	0x3c60	; 0x3c60 <nrk_wait_until_ticks>
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
    33ba:	e0 91 38 07 	lds	r30, 0x0738
    33be:	f0 91 39 07 	lds	r31, 0x0739
    33c2:	21 89       	ldd	r18, Z+17	; 0x11
    33c4:	32 89       	ldd	r19, Z+18	; 0x12
    33c6:	43 89       	ldd	r20, Z+19	; 0x13
    33c8:	54 89       	ldd	r21, Z+20	; 0x14
    33ca:	03 c0       	rjmp	.+6      	; 0x33d2 <nrk_event_wait+0x70>
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    }
    else
    {
	return 0;
    33cc:	20 e0       	ldi	r18, 0x00	; 0
    33ce:	30 e0       	ldi	r19, 0x00	; 0
    33d0:	a9 01       	movw	r20, r18
	nrk_wait_until_nw();
    else
	nrk_wait_until_ticks(0);
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
}
    33d2:	b9 01       	movw	r22, r18
    33d4:	ca 01       	movw	r24, r20
    33d6:	08 95       	ret

000033d8 <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    33d8:	90 91 37 07 	lds	r25, 0x0737
    33dc:	94 30       	cpi	r25, 0x04	; 4
    33de:	d0 f4       	brcc	.+52     	; 0x3414 <nrk_sem_create+0x3c>
    33e0:	e7 e1       	ldi	r30, 0x17	; 23
    33e2:	f7 e0       	ldi	r31, 0x07	; 7
    33e4:	20 e0       	ldi	r18, 0x00	; 0
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    {
	if(nrk_sem_list[i].count==-1) break;
    33e6:	30 81       	ld	r19, Z
    33e8:	3f 3f       	cpi	r19, 0xFF	; 255
    33ea:	21 f0       	breq	.+8      	; 0x33f4 <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    33ec:	2f 5f       	subi	r18, 0xFF	; 255
    33ee:	33 96       	adiw	r30, 0x03	; 3
    33f0:	25 30       	cpi	r18, 0x05	; 5
    33f2:	c9 f7       	brne	.-14     	; 0x33e6 <nrk_sem_create+0xe>
    {
	if(nrk_sem_list[i].count==-1) break;
    }

    nrk_sem_list[i].value=count;
    33f4:	30 e0       	ldi	r19, 0x00	; 0
    33f6:	f9 01       	movw	r30, r18
    33f8:	ee 0f       	add	r30, r30
    33fa:	ff 1f       	adc	r31, r31
    33fc:	e2 0f       	add	r30, r18
    33fe:	f3 1f       	adc	r31, r19
    3400:	e9 5e       	subi	r30, 0xE9	; 233
    3402:	f8 4f       	sbci	r31, 0xF8	; 248
    3404:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].count=count;
    3406:	80 83       	st	Z, r24
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    3408:	61 83       	std	Z+1, r22	; 0x01
    _nrk_resource_cnt++;
    340a:	9f 5f       	subi	r25, 0xFF	; 255
    340c:	90 93 37 07 	sts	0x0737, r25
    return	&nrk_sem_list[i];
    3410:	9f 01       	movw	r18, r30
    3412:	02 c0       	rjmp	.+4      	; 0x3418 <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    3414:	20 e0       	ldi	r18, 0x00	; 0
    3416:	30 e0       	ldi	r19, 0x00	; 0
    nrk_sem_list[i].value=count;
    nrk_sem_list[i].count=count;
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    _nrk_resource_cnt++;
    return	&nrk_sem_list[i];
}
    3418:	c9 01       	movw	r24, r18
    341a:	08 95       	ret

0000341c <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    341c:	bc 01       	movw	r22, r24
    341e:	20 e0       	ldi	r18, 0x00	; 0
    3420:	30 e0       	ldi	r19, 0x00	; 0
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    3422:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    3424:	a9 01       	movw	r20, r18
    3426:	44 0f       	add	r20, r20
    3428:	55 1f       	adc	r21, r21
    342a:	42 0f       	add	r20, r18
    342c:	53 1f       	adc	r21, r19
    342e:	49 5e       	subi	r20, 0xE9	; 233
    3430:	58 4f       	sbci	r21, 0xF8	; 248
    3432:	64 17       	cp	r22, r20
    3434:	75 07       	cpc	r23, r21
    3436:	31 f0       	breq	.+12     	; 0x3444 <nrk_get_resource_index+0x28>
    3438:	2f 5f       	subi	r18, 0xFF	; 255
    343a:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    343c:	25 30       	cpi	r18, 0x05	; 5
    343e:	31 05       	cpc	r19, r1
    3440:	81 f7       	brne	.-32     	; 0x3422 <nrk_get_resource_index+0x6>
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    3442:	8f ef       	ldi	r24, 0xFF	; 255
}
    3444:	08 95       	ret

00003446 <nrk_sem_delete>:
    return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
    int8_t id=nrk_get_resource_index(rsrc);	
    3446:	0e 94 0e 1a 	call	0x341c	; 0x341c <nrk_get_resource_index>
    int8_t task_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    344a:	8f 3f       	cpi	r24, 0xFF	; 255
    344c:	11 f4       	brne	.+4      	; 0x3452 <nrk_sem_delete+0xc>
    344e:	81 e0       	ldi	r24, 0x01	; 1
    3450:	03 c0       	rjmp	.+6      	; 0x3458 <nrk_sem_delete+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3452:	85 30       	cpi	r24, 0x05	; 5
    3454:	29 f4       	brne	.+10     	; 0x3460 <nrk_sem_delete+0x1a>
    3456:	82 e0       	ldi	r24, 0x02	; 2
    3458:	0e 94 a6 14 	call	0x294c	; 0x294c <_nrk_errno_set>
    345c:	8f ef       	ldi	r24, 0xFF	; 255
    345e:	08 95       	ret

    nrk_sem_list[id].count=-1;
    3460:	99 27       	eor	r25, r25
    3462:	87 fd       	sbrc	r24, 7
    3464:	90 95       	com	r25
    3466:	fc 01       	movw	r30, r24
    3468:	ee 0f       	add	r30, r30
    346a:	ff 1f       	adc	r31, r31
    346c:	e8 0f       	add	r30, r24
    346e:	f9 1f       	adc	r31, r25
    3470:	e9 5e       	subi	r30, 0xE9	; 233
    3472:	f8 4f       	sbci	r31, 0xF8	; 248
    3474:	8f ef       	ldi	r24, 0xFF	; 255
    3476:	80 83       	st	Z, r24
    nrk_sem_list[id].value=-1;
    3478:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[id].resource_ceiling=-1;
    347a:	81 83       	std	Z+1, r24	; 0x01
    _nrk_resource_cnt--;
    347c:	80 91 37 07 	lds	r24, 0x0737
    3480:	81 50       	subi	r24, 0x01	; 1
    3482:	80 93 37 07 	sts	0x0737, r24
    return NRK_OK;
    3486:	81 e0       	ldi	r24, 0x01	; 1
}
    3488:	08 95       	ret

0000348a <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    348a:	ef 92       	push	r14
    348c:	ff 92       	push	r15
    348e:	0f 93       	push	r16
    3490:	1f 93       	push	r17
    3492:	df 93       	push	r29
    3494:	cf 93       	push	r28
    3496:	0f 92       	push	r0
    3498:	cd b7       	in	r28, 0x3d	; 61
    349a:	de b7       	in	r29, 0x3e	; 62
    int8_t id=nrk_get_resource_index(rsrc);	
    349c:	0e 94 0e 1a 	call	0x341c	; 0x341c <nrk_get_resource_index>
    34a0:	68 2f       	mov	r22, r24
    int8_t task_ID;
    int8_t sem_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    34a2:	8f 3f       	cpi	r24, 0xFF	; 255
    34a4:	11 f4       	brne	.+4      	; 0x34aa <nrk_sem_post+0x20>
    34a6:	81 e0       	ldi	r24, 0x01	; 1
    34a8:	03 c0       	rjmp	.+6      	; 0x34b0 <nrk_sem_post+0x26>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    34aa:	85 30       	cpi	r24, 0x05	; 5
    34ac:	29 f4       	brne	.+10     	; 0x34b8 <nrk_sem_post+0x2e>
    34ae:	82 e0       	ldi	r24, 0x02	; 2
    34b0:	0e 94 a6 14 	call	0x294c	; 0x294c <_nrk_errno_set>
    34b4:	8f ef       	ldi	r24, 0xFF	; 255
    34b6:	8f c0       	rjmp	.+286    	; 0x35d6 <nrk_sem_post+0x14c>

    if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    34b8:	08 2f       	mov	r16, r24
    34ba:	11 27       	eor	r17, r17
    34bc:	07 fd       	sbrc	r16, 7
    34be:	10 95       	com	r17
    34c0:	78 01       	movw	r14, r16
    34c2:	ee 0c       	add	r14, r14
    34c4:	ff 1c       	adc	r15, r15
    34c6:	e0 0e       	add	r14, r16
    34c8:	f1 1e       	adc	r15, r17
    34ca:	87 e1       	ldi	r24, 0x17	; 23
    34cc:	97 e0       	ldi	r25, 0x07	; 7
    34ce:	e8 0e       	add	r14, r24
    34d0:	f9 1e       	adc	r15, r25
    34d2:	d7 01       	movw	r26, r14
    34d4:	12 96       	adiw	r26, 0x02	; 2
    34d6:	9c 91       	ld	r25, X
    34d8:	12 97       	sbiw	r26, 0x02	; 2
    34da:	8c 91       	ld	r24, X
    34dc:	98 17       	cp	r25, r24
    34de:	0c f0       	brlt	.+2      	; 0x34e2 <nrk_sem_post+0x58>
    34e0:	79 c0       	rjmp	.+242    	; 0x35d4 <nrk_sem_post+0x14a>
    {
	// Signal RSRC Event		
	nrk_int_disable();
    34e2:	69 83       	std	Y+1, r22	; 0x01
    34e4:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>

	printf("Task %d released resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    34e8:	00 d0       	rcall	.+0      	; 0x34ea <nrk_sem_post+0x60>
    34ea:	00 d0       	rcall	.+0      	; 0x34ec <nrk_sem_post+0x62>
    34ec:	00 d0       	rcall	.+0      	; 0x34ee <nrk_sem_post+0x64>
    34ee:	ed b7       	in	r30, 0x3d	; 61
    34f0:	fe b7       	in	r31, 0x3e	; 62
    34f2:	31 96       	adiw	r30, 0x01	; 1
    34f4:	8f e0       	ldi	r24, 0x0F	; 15
    34f6:	92 e0       	ldi	r25, 0x02	; 2
    34f8:	ad b7       	in	r26, 0x3d	; 61
    34fa:	be b7       	in	r27, 0x3e	; 62
    34fc:	12 96       	adiw	r26, 0x02	; 2
    34fe:	9c 93       	st	X, r25
    3500:	8e 93       	st	-X, r24
    3502:	11 97       	sbiw	r26, 0x01	; 1
    3504:	a0 91 38 07 	lds	r26, 0x0738
    3508:	b0 91 39 07 	lds	r27, 0x0739
    350c:	18 96       	adiw	r26, 0x08	; 8
    350e:	8c 91       	ld	r24, X
    3510:	99 27       	eor	r25, r25
    3512:	87 fd       	sbrc	r24, 7
    3514:	90 95       	com	r25
    3516:	93 83       	std	Z+3, r25	; 0x03
    3518:	82 83       	std	Z+2, r24	; 0x02
    351a:	15 83       	std	Z+5, r17	; 0x05
    351c:	04 83       	std	Z+4, r16	; 0x04
    351e:	0e 94 97 42 	call	0x852e	; 0x852e <printf>

	nrk_sem_list[id].value++;
    3522:	f7 01       	movw	r30, r14
    3524:	82 81       	ldd	r24, Z+2	; 0x02
    3526:	8f 5f       	subi	r24, 0xFF	; 255
    3528:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->elevated_prio_flag=0;
    352a:	e0 91 38 07 	lds	r30, 0x0738
    352e:	f0 91 39 07 	lds	r31, 0x0739
    3532:	14 82       	std	Z+4, r1	; 0x04

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
    3534:	e8 e1       	ldi	r30, 0x18	; 24
    3536:	f7 e0       	ldi	r31, 0x07	; 7
    3538:	8d b7       	in	r24, 0x3d	; 61
    353a:	9e b7       	in	r25, 0x3e	; 62
    353c:	06 96       	adiw	r24, 0x06	; 6
    353e:	0f b6       	in	r0, 0x3f	; 63
    3540:	f8 94       	cli
    3542:	9e bf       	out	0x3e, r25	; 62
    3544:	0f be       	out	0x3f, r0	; 63
    3546:	8d bf       	out	0x3d, r24	; 61
    3548:	20 e0       	ldi	r18, 0x00	; 0
    354a:	30 e0       	ldi	r19, 0x00	; 0
    354c:	70 e4       	ldi	r23, 0x40	; 64
    354e:	69 81       	ldd	r22, Y+1	; 0x01
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){

	    if(&nrk_sem_list[sem_ID] != NULL){
    3550:	a9 01       	movw	r20, r18
    3552:	44 0f       	add	r20, r20
    3554:	55 1f       	adc	r21, r21
    3556:	42 0f       	add	r20, r18
    3558:	53 1f       	adc	r21, r19
    355a:	49 5e       	subi	r20, 0xE9	; 233
    355c:	58 4f       	sbci	r21, 0xF8	; 248
    355e:	71 f0       	breq	.+28     	; 0x357c <nrk_sem_post+0xf2>
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    3560:	a0 81       	ld	r26, Z
    3562:	4a 2f       	mov	r20, r26
    3564:	55 27       	eor	r21, r21
    3566:	47 fd       	sbrc	r20, 7
    3568:	50 95       	com	r21
    356a:	87 2f       	mov	r24, r23
    356c:	90 e0       	ldi	r25, 0x00	; 0
    356e:	48 17       	cp	r20, r24
    3570:	59 07       	cpc	r21, r25
    3572:	24 f4       	brge	.+8      	; 0x357c <nrk_sem_post+0xf2>
    3574:	81 81       	ldd	r24, Z+1	; 0x01
    3576:	88 23       	and	r24, r24
    3578:	09 f4       	brne	.+2      	; 0x357c <nrk_sem_post+0xf2>
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    357a:	7a 2f       	mov	r23, r26
    357c:	2f 5f       	subi	r18, 0xFF	; 255
    357e:	3f 4f       	sbci	r19, 0xFF	; 255
    3580:	33 96       	adiw	r30, 0x03	; 3
	nrk_cur_task_TCB->elevated_prio_flag=0;

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    3582:	25 30       	cpi	r18, 0x05	; 5
    3584:	31 05       	cpc	r19, r1
    3586:	21 f7       	brne	.-56     	; 0x3550 <nrk_sem_post+0xc6>
    3588:	70 93 27 07 	sts	0x0727, r23
    358c:	e2 e7       	ldi	r30, 0x72	; 114
    358e:	f6 e0       	ldi	r31, 0x06	; 6
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3590:	86 2f       	mov	r24, r22
    3592:	99 27       	eor	r25, r25
    3594:	87 fd       	sbrc	r24, 7
    3596:	90 95       	com	r25
    3598:	a9 2f       	mov	r26, r25
    359a:	b9 2f       	mov	r27, r25
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    359c:	63 e0       	ldi	r22, 0x03	; 3
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    359e:	20 81       	ld	r18, Z
    35a0:	22 30       	cpi	r18, 0x02	; 2
    35a2:	89 f4       	brne	.+34     	; 0x35c6 <nrk_sem_post+0x13c>
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    35a4:	22 85       	ldd	r18, Z+10	; 0x0a
    35a6:	33 85       	ldd	r19, Z+11	; 0x0b
    35a8:	44 85       	ldd	r20, Z+12	; 0x0c
    35aa:	55 85       	ldd	r21, Z+13	; 0x0d
    35ac:	28 17       	cp	r18, r24
    35ae:	39 07       	cpc	r19, r25
    35b0:	4a 07       	cpc	r20, r26
    35b2:	5b 07       	cpc	r21, r27
    35b4:	41 f4       	brne	.+16     	; 0x35c6 <nrk_sem_post+0x13c>
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    35b6:	62 83       	std	Z+2, r22	; 0x02
		    nrk_task_TCB[task_ID].next_wakeup=0;
    35b8:	17 86       	std	Z+15, r1	; 0x0f
    35ba:	16 86       	std	Z+14, r1	; 0x0e
		    nrk_task_TCB[task_ID].event_suspend=0;
    35bc:	10 82       	st	Z, r1
		    nrk_task_TCB[task_ID].active_signal_mask=0;
    35be:	12 86       	std	Z+10, r1	; 0x0a
    35c0:	13 86       	std	Z+11, r1	; 0x0b
    35c2:	14 86       	std	Z+12, r1	; 0x0c
    35c4:	15 86       	std	Z+13, r1	; 0x0d
    35c6:	b2 96       	adiw	r30, 0x22	; 34
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    35c8:	27 e0       	ldi	r18, 0x07	; 7
    35ca:	ec 31       	cpi	r30, 0x1C	; 28
    35cc:	f2 07       	cpc	r31, r18
    35ce:	39 f7       	brne	.-50     	; 0x359e <nrk_sem_post+0x114>
		    nrk_task_TCB[task_ID].event_suspend=0;
		    nrk_task_TCB[task_ID].active_signal_mask=0;
		}   

	}
	nrk_int_enable();
    35d0:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
    }

    return NRK_OK;
    35d4:	81 e0       	ldi	r24, 0x01	; 1
}
    35d6:	0f 90       	pop	r0
    35d8:	cf 91       	pop	r28
    35da:	df 91       	pop	r29
    35dc:	1f 91       	pop	r17
    35de:	0f 91       	pop	r16
    35e0:	ff 90       	pop	r15
    35e2:	ef 90       	pop	r14
    35e4:	08 95       	ret

000035e6 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    35e6:	0f 93       	push	r16
    35e8:	1f 93       	push	r17
    35ea:	df 93       	push	r29
    35ec:	cf 93       	push	r28
    35ee:	0f 92       	push	r0
    35f0:	cd b7       	in	r28, 0x3d	; 61
    35f2:	de b7       	in	r29, 0x3e	; 62
    int8_t id;
    int8_t sem_ID;
    id=nrk_get_resource_index(rsrc);  
    35f4:	0e 94 0e 1a 	call	0x341c	; 0x341c <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    35f8:	8f 3f       	cpi	r24, 0xFF	; 255
    35fa:	11 f4       	brne	.+4      	; 0x3600 <nrk_sem_pend+0x1a>
    35fc:	81 e0       	ldi	r24, 0x01	; 1
    35fe:	03 c0       	rjmp	.+6      	; 0x3606 <nrk_sem_pend+0x20>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3600:	85 30       	cpi	r24, 0x05	; 5
    3602:	29 f4       	brne	.+10     	; 0x360e <nrk_sem_pend+0x28>
    3604:	82 e0       	ldi	r24, 0x02	; 2
    3606:	0e 94 a6 14 	call	0x294c	; 0x294c <_nrk_errno_set>
    360a:	8f ef       	ldi	r24, 0xFF	; 255
    360c:	a3 c0       	rjmp	.+326    	; 0x3754 <nrk_sem_pend+0x16e>

    nrk_int_disable();
    360e:	89 83       	std	Y+1, r24	; 0x01
    3610:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    if(nrk_sem_list[id].value<=0)
    3614:	89 81       	ldd	r24, Y+1	; 0x01
    3616:	08 2f       	mov	r16, r24
    3618:	11 27       	eor	r17, r17
    361a:	07 fd       	sbrc	r16, 7
    361c:	10 95       	com	r17
    361e:	f8 01       	movw	r30, r16
    3620:	ee 0f       	add	r30, r30
    3622:	ff 1f       	adc	r31, r31
    3624:	e0 0f       	add	r30, r16
    3626:	f1 1f       	adc	r31, r17
    3628:	e9 5e       	subi	r30, 0xE9	; 233
    362a:	f8 4f       	sbci	r31, 0xF8	; 248
    362c:	92 81       	ldd	r25, Z+2	; 0x02
    362e:	19 16       	cp	r1, r25
    3630:	b4 f0       	brlt	.+44     	; 0x365e <nrk_sem_pend+0x78>
    {
	nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3632:	e0 91 38 07 	lds	r30, 0x0738
    3636:	f0 91 39 07 	lds	r31, 0x0739
    363a:	97 81       	ldd	r25, Z+7	; 0x07
    363c:	92 60       	ori	r25, 0x02	; 2
    363e:	97 83       	std	Z+7, r25	; 0x07
	nrk_cur_task_TCB->active_signal_mask=id;
    3640:	99 27       	eor	r25, r25
    3642:	87 fd       	sbrc	r24, 7
    3644:	90 95       	com	r25
    3646:	a9 2f       	mov	r26, r25
    3648:	b9 2f       	mov	r27, r25
    364a:	81 8b       	std	Z+17, r24	; 0x11
    364c:	92 8b       	std	Z+18, r25	; 0x12
    364e:	a3 8b       	std	Z+19, r26	; 0x13
    3650:	b4 8b       	std	Z+20, r27	; 0x14
	// Wait on suspend event
	nrk_int_enable();
    3652:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
	nrk_wait_until_ticks(0);
    3656:	80 e0       	ldi	r24, 0x00	; 0
    3658:	90 e0       	ldi	r25, 0x00	; 0
    365a:	0e 94 30 1e 	call	0x3c60	; 0x3c60 <nrk_wait_until_ticks>
    }

    printf("Task %d holds resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    365e:	00 d0       	rcall	.+0      	; 0x3660 <nrk_sem_pend+0x7a>
    3660:	00 d0       	rcall	.+0      	; 0x3662 <nrk_sem_pend+0x7c>
    3662:	00 d0       	rcall	.+0      	; 0x3664 <nrk_sem_pend+0x7e>
    3664:	ed b7       	in	r30, 0x3d	; 61
    3666:	fe b7       	in	r31, 0x3e	; 62
    3668:	31 96       	adiw	r30, 0x01	; 1
    366a:	8e e2       	ldi	r24, 0x2E	; 46
    366c:	92 e0       	ldi	r25, 0x02	; 2
    366e:	ad b7       	in	r26, 0x3d	; 61
    3670:	be b7       	in	r27, 0x3e	; 62
    3672:	12 96       	adiw	r26, 0x02	; 2
    3674:	9c 93       	st	X, r25
    3676:	8e 93       	st	-X, r24
    3678:	11 97       	sbiw	r26, 0x01	; 1
    367a:	a0 91 38 07 	lds	r26, 0x0738
    367e:	b0 91 39 07 	lds	r27, 0x0739
    3682:	18 96       	adiw	r26, 0x08	; 8
    3684:	8c 91       	ld	r24, X
    3686:	99 27       	eor	r25, r25
    3688:	87 fd       	sbrc	r24, 7
    368a:	90 95       	com	r25
    368c:	93 83       	std	Z+3, r25	; 0x03
    368e:	82 83       	std	Z+2, r24	; 0x02
    3690:	15 83       	std	Z+5, r17	; 0x05
    3692:	04 83       	std	Z+4, r16	; 0x04
    3694:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    nrk_sem_list[id].value--;
    3698:	f8 01       	movw	r30, r16
    369a:	ee 0f       	add	r30, r30
    369c:	ff 1f       	adc	r31, r31
    369e:	e0 0f       	add	r30, r16
    36a0:	f1 1f       	adc	r31, r17
    36a2:	e9 5e       	subi	r30, 0xE9	; 233
    36a4:	f8 4f       	sbci	r31, 0xF8	; 248
    36a6:	82 81       	ldd	r24, Z+2	; 0x02
    36a8:	81 50       	subi	r24, 0x01	; 1
    36aa:	82 83       	std	Z+2, r24	; 0x02
    // SRP - a task can be preempted if the preemption level is higher than system ceiling
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    36ac:	e8 e1       	ldi	r30, 0x18	; 24
    36ae:	f7 e0       	ldi	r31, 0x07	; 7
    36b0:	8d b7       	in	r24, 0x3d	; 61
    36b2:	9e b7       	in	r25, 0x3e	; 62
    36b4:	06 96       	adiw	r24, 0x06	; 6
    36b6:	0f b6       	in	r0, 0x3f	; 63
    36b8:	f8 94       	cli
    36ba:	9e bf       	out	0x3e, r25	; 62
    36bc:	0f be       	out	0x3f, r0	; 63
    36be:	8d bf       	out	0x3d, r24	; 61
    36c0:	80 e0       	ldi	r24, 0x00	; 0
    36c2:	90 e0       	ldi	r25, 0x00	; 0
    36c4:	60 e4       	ldi	r22, 0x40	; 64
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
	//printf("sem_list id: %d \n\n",&nrk_sem_list[sem_ID]);
	if(&nrk_sem_list[sem_ID] != NULL){
    36c6:	9c 01       	movw	r18, r24
    36c8:	22 0f       	add	r18, r18
    36ca:	33 1f       	adc	r19, r19
    36cc:	28 0f       	add	r18, r24
    36ce:	39 1f       	adc	r19, r25
    36d0:	29 5e       	subi	r18, 0xE9	; 233
    36d2:	38 4f       	sbci	r19, 0xF8	; 248
    36d4:	71 f0       	breq	.+28     	; 0x36f2 <nrk_sem_pend+0x10c>
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    36d6:	70 81       	ld	r23, Z
    36d8:	47 2f       	mov	r20, r23
    36da:	55 27       	eor	r21, r21
    36dc:	47 fd       	sbrc	r20, 7
    36de:	50 95       	com	r21
    36e0:	26 2f       	mov	r18, r22
    36e2:	30 e0       	ldi	r19, 0x00	; 0
    36e4:	42 17       	cp	r20, r18
    36e6:	53 07       	cpc	r21, r19
    36e8:	24 f4       	brge	.+8      	; 0x36f2 <nrk_sem_pend+0x10c>
    36ea:	21 81       	ldd	r18, Z+1	; 0x01
    36ec:	22 23       	and	r18, r18
    36ee:	09 f4       	brne	.+2      	; 0x36f2 <nrk_sem_pend+0x10c>
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    36f0:	67 2f       	mov	r22, r23
    36f2:	01 96       	adiw	r24, 0x01	; 1
    36f4:	33 96       	adiw	r30, 0x03	; 3
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    36f6:	85 30       	cpi	r24, 0x05	; 5
    36f8:	91 05       	cpc	r25, r1
    36fa:	29 f7       	brne	.-54     	; 0x36c6 <nrk_sem_pend+0xe0>
    36fc:	60 93 27 07 	sts	0x0727, r22
	if(&nrk_sem_list[sem_ID] != NULL){
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}
    }
    printf("System Ceiling:%d\n", systemceiling);
    3700:	00 d0       	rcall	.+0      	; 0x3702 <nrk_sem_pend+0x11c>
    3702:	00 d0       	rcall	.+0      	; 0x3704 <nrk_sem_pend+0x11e>
    3704:	ed b7       	in	r30, 0x3d	; 61
    3706:	fe b7       	in	r31, 0x3e	; 62
    3708:	31 96       	adiw	r30, 0x01	; 1
    370a:	8a e4       	ldi	r24, 0x4A	; 74
    370c:	92 e0       	ldi	r25, 0x02	; 2
    370e:	ad b7       	in	r26, 0x3d	; 61
    3710:	be b7       	in	r27, 0x3e	; 62
    3712:	12 96       	adiw	r26, 0x02	; 2
    3714:	9c 93       	st	X, r25
    3716:	8e 93       	st	-X, r24
    3718:	11 97       	sbiw	r26, 0x01	; 1
    371a:	62 83       	std	Z+2, r22	; 0x02
    371c:	13 82       	std	Z+3, r1	; 0x03
    371e:	0e 94 97 42 	call	0x852e	; 0x852e <printf>


    nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    3722:	a0 91 38 07 	lds	r26, 0x0738
    3726:	b0 91 39 07 	lds	r27, 0x0739
    372a:	f8 01       	movw	r30, r16
    372c:	ee 0f       	add	r30, r30
    372e:	ff 1f       	adc	r31, r31
    3730:	e0 0f       	add	r30, r16
    3732:	f1 1f       	adc	r31, r17
    3734:	e9 5e       	subi	r30, 0xE9	; 233
    3736:	f8 4f       	sbci	r31, 0xF8	; 248
    3738:	81 81       	ldd	r24, Z+1	; 0x01
    373a:	1b 96       	adiw	r26, 0x0b	; 11
    373c:	8c 93       	st	X, r24
    373e:	1b 97       	sbiw	r26, 0x0b	; 11
    nrk_cur_task_TCB->elevated_prio_flag=1;
    3740:	81 e0       	ldi	r24, 0x01	; 1
    3742:	14 96       	adiw	r26, 0x04	; 4
    3744:	8c 93       	st	X, r24
    nrk_int_enable();
    3746:	0f 90       	pop	r0
    3748:	0f 90       	pop	r0
    374a:	0f 90       	pop	r0
    374c:	0f 90       	pop	r0
    374e:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>

    return NRK_OK;
    3752:	81 e0       	ldi	r24, 0x01	; 1
}
    3754:	0f 90       	pop	r0
    3756:	cf 91       	pop	r28
    3758:	df 91       	pop	r29
    375a:	1f 91       	pop	r17
    375c:	0f 91       	pop	r16
    375e:	08 95       	ret

00003760 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
    int8_t id;
    id=nrk_get_resource_index(rsrc);  
    3760:	0e 94 0e 1a 	call	0x341c	; 0x341c <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3764:	8f 3f       	cpi	r24, 0xFF	; 255
    3766:	11 f4       	brne	.+4      	; 0x376c <nrk_sem_query+0xc>
    3768:	81 e0       	ldi	r24, 0x01	; 1
    376a:	03 c0       	rjmp	.+6      	; 0x3772 <nrk_sem_query+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    376c:	85 30       	cpi	r24, 0x05	; 5
    376e:	29 f4       	brne	.+10     	; 0x377a <nrk_sem_query+0x1a>
    3770:	82 e0       	ldi	r24, 0x02	; 2
    3772:	0e 94 a6 14 	call	0x294c	; 0x294c <_nrk_errno_set>
    3776:	8f ef       	ldi	r24, 0xFF	; 255
    3778:	08 95       	ret

    return(nrk_sem_list[id].value);
    377a:	99 27       	eor	r25, r25
    377c:	87 fd       	sbrc	r24, 7
    377e:	90 95       	com	r25
    3780:	fc 01       	movw	r30, r24
    3782:	ee 0f       	add	r30, r30
    3784:	ff 1f       	adc	r31, r31
    3786:	e8 0f       	add	r30, r24
    3788:	f9 1f       	adc	r31, r25
    378a:	e9 5e       	subi	r30, 0xE9	; 233
    378c:	f8 4f       	sbci	r31, 0xF8	; 248
    378e:	82 81       	ldd	r24, Z+2	; 0x02
}
    3790:	08 95       	ret

00003792 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	return (_head_node->task_ID);
    3792:	e0 91 2d 07 	lds	r30, 0x072D
    3796:	f0 91 2e 07 	lds	r31, 0x072E
}
    379a:	80 81       	ld	r24, Z
    379c:	08 95       	ret

0000379e <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    379e:	0f 93       	push	r16
    37a0:	1f 93       	push	r17
    37a2:	cf 93       	push	r28
    37a4:	df 93       	push	r29
	nrk_queue *ptr;
	ptr = _head_node;
    37a6:	c0 91 2d 07 	lds	r28, 0x072D
    37aa:	d0 91 2e 07 	lds	r29, 0x072E
	nrk_kprintf (PSTR ("nrk_queue: "));
    37ae:	84 e8       	ldi	r24, 0x84	; 132
    37b0:	93 e0       	ldi	r25, 0x03	; 3
    37b2:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <nrk_kprintf>
	while (ptr != NULL)
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    37b6:	0d e5       	ldi	r16, 0x5D	; 93
    37b8:	12 e0       	ldi	r17, 0x02	; 2
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    37ba:	1f c0       	rjmp	.+62     	; 0x37fa <nrk_print_readyQ+0x5c>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    37bc:	00 d0       	rcall	.+0      	; 0x37be <nrk_print_readyQ+0x20>
    37be:	00 d0       	rcall	.+0      	; 0x37c0 <nrk_print_readyQ+0x22>
    37c0:	ed b7       	in	r30, 0x3d	; 61
    37c2:	fe b7       	in	r31, 0x3e	; 62
    37c4:	12 83       	std	Z+2, r17	; 0x02
    37c6:	01 83       	std	Z+1, r16	; 0x01
    37c8:	28 81       	ld	r18, Y
    37ca:	30 e0       	ldi	r19, 0x00	; 0
    37cc:	c9 01       	movw	r24, r18
    37ce:	88 0f       	add	r24, r24
    37d0:	99 1f       	adc	r25, r25
    37d2:	45 e0       	ldi	r20, 0x05	; 5
    37d4:	22 0f       	add	r18, r18
    37d6:	33 1f       	adc	r19, r19
    37d8:	4a 95       	dec	r20
    37da:	e1 f7       	brne	.-8      	; 0x37d4 <nrk_print_readyQ+0x36>
    37dc:	82 0f       	add	r24, r18
    37de:	93 1f       	adc	r25, r19
    37e0:	8e 57       	subi	r24, 0x7E	; 126
    37e2:	99 4f       	sbci	r25, 0xF9	; 249
    37e4:	94 83       	std	Z+4, r25	; 0x04
    37e6:	83 83       	std	Z+3, r24	; 0x03
    37e8:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
		ptr = ptr->Next;
    37ec:	0b 80       	ldd	r0, Y+3	; 0x03
    37ee:	dc 81       	ldd	r29, Y+4	; 0x04
    37f0:	c0 2d       	mov	r28, r0
    37f2:	0f 90       	pop	r0
    37f4:	0f 90       	pop	r0
    37f6:	0f 90       	pop	r0
    37f8:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    37fa:	20 97       	sbiw	r28, 0x00	; 0
    37fc:	f9 f6       	brne	.-66     	; 0x37bc <nrk_print_readyQ+0x1e>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
		ptr = ptr->Next;
	}
	nrk_kprintf (PSTR ("\n\r"));
    37fe:	81 e8       	ldi	r24, 0x81	; 129
    3800:	93 e0       	ldi	r25, 0x03	; 3
    3802:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <nrk_kprintf>
}
    3806:	df 91       	pop	r29
    3808:	cf 91       	pop	r28
    380a:	1f 91       	pop	r17
    380c:	0f 91       	pop	r16
    380e:	08 95       	ret

00003810 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    3810:	bf 92       	push	r11
    3812:	cf 92       	push	r12
    3814:	df 92       	push	r13
    3816:	ef 92       	push	r14
    3818:	ff 92       	push	r15
    381a:	0f 93       	push	r16
    381c:	1f 93       	push	r17
    381e:	cf 93       	push	r28
    3820:	df 93       	push	r29
    3822:	b8 2e       	mov	r11, r24
	nrk_queue *CurNode;

	//printf( "nrk_add_to_readyQ %d\n",task_ID );
	//nrk_print_readyQ();
	// nrk_queue full
	if (_free_node == NULL)
    3824:	c0 91 69 06 	lds	r28, 0x0669
    3828:	d0 91 6a 06 	lds	r29, 0x066A
    382c:	20 97       	sbiw	r28, 0x00	; 0
    382e:	09 f4       	brne	.+2      	; 0x3832 <nrk_add_to_readyQ+0x22>
    3830:	a4 c0       	rjmp	.+328    	; 0x397a <nrk_add_to_readyQ+0x16a>
	{
		return;
	}


	NextNode = _head_node;
    3832:	00 91 2d 07 	lds	r16, 0x072D
    3836:	10 91 2e 07 	lds	r17, 0x072E
	CurNode = _free_node;

	if (_head_node != NULL)
    383a:	01 15       	cp	r16, r1
    383c:	11 05       	cpc	r17, r1
    383e:	09 f4       	brne	.+2      	; 0x3842 <nrk_add_to_readyQ+0x32>
    3840:	53 c0       	rjmp	.+166    	; 0x38e8 <nrk_add_to_readyQ+0xd8>
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
                    printf("\n*****\nUsing EDF to recruit the readyQ\n*****\n");
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    3842:	99 27       	eor	r25, r25
    3844:	87 fd       	sbrc	r24, 7
    3846:	90 95       	com	r25
    3848:	9c 01       	movw	r18, r24
    384a:	22 0f       	add	r18, r18
    384c:	33 1f       	adc	r19, r19
    384e:	45 e0       	ldi	r20, 0x05	; 5
    3850:	88 0f       	add	r24, r24
    3852:	99 1f       	adc	r25, r25
    3854:	4a 95       	dec	r20
    3856:	e1 f7       	brne	.-8      	; 0x3850 <nrk_add_to_readyQ+0x40>
    3858:	28 0f       	add	r18, r24
    385a:	39 1f       	adc	r19, r25
    385c:	25 59       	subi	r18, 0x95	; 149
    385e:	39 4f       	sbci	r19, 0xF9	; 249
    3860:	97 e1       	ldi	r25, 0x17	; 23
    3862:	e9 2e       	mov	r14, r25
    3864:	f1 2c       	mov	r15, r1
    3866:	e2 0e       	add	r14, r18
    3868:	f3 1e       	adc	r15, r19
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
                                    (nrk_task_TCB[NextNode->task_ID].task_prio < nrk_task_TCB[task_ID].task_prio))
    386a:	8a e0       	ldi	r24, 0x0A	; 10
    386c:	c8 2e       	mov	r12, r24
    386e:	d1 2c       	mov	r13, r1
    3870:	c2 0e       	add	r12, r18
    3872:	d3 1e       	adc	r13, r19

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
                    printf("\n*****\nUsing EDF to recruit the readyQ\n*****\n");
    3874:	81 e6       	ldi	r24, 0x61	; 97
    3876:	92 e0       	ldi	r25, 0x02	; 2
    3878:	0e 94 a9 42 	call	0x8552	; 0x8552 <puts>
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    387c:	d8 01       	movw	r26, r16
    387e:	4c 91       	ld	r20, X
    3880:	44 23       	and	r20, r20
    3882:	91 f1       	breq	.+100    	; 0x38e8 <nrk_add_to_readyQ+0xd8>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    3884:	84 2f       	mov	r24, r20
    3886:	90 e0       	ldi	r25, 0x00	; 0
    3888:	fc 01       	movw	r30, r24
    388a:	ee 0f       	add	r30, r30
    388c:	ff 1f       	adc	r31, r31
    388e:	a5 e0       	ldi	r26, 0x05	; 5
    3890:	88 0f       	add	r24, r24
    3892:	99 1f       	adc	r25, r25
    3894:	aa 95       	dec	r26
    3896:	e1 f7       	brne	.-8      	; 0x3890 <nrk_add_to_readyQ+0x80>
    3898:	e8 0f       	add	r30, r24
    389a:	f9 1f       	adc	r31, r25
    389c:	e5 59       	subi	r30, 0x95	; 149
    389e:	f9 4f       	sbci	r31, 0xF9	; 249
    38a0:	27 89       	ldd	r18, Z+23	; 0x17
    38a2:	30 8d       	ldd	r19, Z+24	; 0x18
    38a4:	f7 01       	movw	r30, r14
    38a6:	80 81       	ld	r24, Z
    38a8:	91 81       	ldd	r25, Z+1	; 0x01
//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
                    printf("\n*****\nUsing EDF to recruit the readyQ\n*****\n");
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    38aa:	82 17       	cp	r24, r18
    38ac:	93 07       	cpc	r25, r19
    38ae:	e0 f0       	brcs	.+56     	; 0x38e8 <nrk_add_to_readyQ+0xd8>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
    38b0:	28 17       	cp	r18, r24
    38b2:	39 07       	cpc	r19, r25
    38b4:	99 f4       	brne	.+38     	; 0x38dc <nrk_add_to_readyQ+0xcc>
                                    (nrk_task_TCB[NextNode->task_ID].task_prio < nrk_task_TCB[task_ID].task_prio))
    38b6:	84 2f       	mov	r24, r20
    38b8:	90 e0       	ldi	r25, 0x00	; 0
    38ba:	fc 01       	movw	r30, r24
    38bc:	ee 0f       	add	r30, r30
    38be:	ff 1f       	adc	r31, r31
    38c0:	65 e0       	ldi	r22, 0x05	; 5
    38c2:	88 0f       	add	r24, r24
    38c4:	99 1f       	adc	r25, r25
    38c6:	6a 95       	dec	r22
    38c8:	e1 f7       	brne	.-8      	; 0x38c2 <nrk_add_to_readyQ+0xb2>
    38ca:	e8 0f       	add	r30, r24
    38cc:	f9 1f       	adc	r31, r25
    38ce:	e5 59       	subi	r30, 0x95	; 149
    38d0:	f9 4f       	sbci	r31, 0xF9	; 249
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
    38d2:	92 85       	ldd	r25, Z+10	; 0x0a
    38d4:	d6 01       	movw	r26, r12
    38d6:	8c 91       	ld	r24, X
    38d8:	98 17       	cp	r25, r24
    38da:	30 f0       	brcs	.+12     	; 0x38e8 <nrk_add_to_readyQ+0xd8>
					break;
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
				nrk_task_TCB[task_ID].task_prio)
				break; 
#endif    
			NextNode = NextNode->Next;
    38dc:	f8 01       	movw	r30, r16
    38de:	03 81       	ldd	r16, Z+3	; 0x03
    38e0:	14 81       	ldd	r17, Z+4	; 0x04
	CurNode = _free_node;

	if (_head_node != NULL)
	{

		while (NextNode != NULL)
    38e2:	01 15       	cp	r16, r1
    38e4:	11 05       	cpc	r17, r1
    38e6:	31 f6       	brne	.-116    	; 0x3874 <nrk_add_to_readyQ+0x64>
		// Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
		// 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
		//printf("Im out of the while loop.\n");
	}

	CurNode->task_ID = task_ID;
    38e8:	b8 82       	st	Y, r11
	_free_node = _free_node->Next;
    38ea:	e0 91 69 06 	lds	r30, 0x0669
    38ee:	f0 91 6a 06 	lds	r31, 0x066A
    38f2:	03 80       	ldd	r0, Z+3	; 0x03
    38f4:	f4 81       	ldd	r31, Z+4	; 0x04
    38f6:	e0 2d       	mov	r30, r0
    38f8:	f0 93 6a 06 	sts	0x066A, r31
    38fc:	e0 93 69 06 	sts	0x0669, r30


	if (NextNode == _head_node)
    3900:	80 91 2d 07 	lds	r24, 0x072D
    3904:	90 91 2e 07 	lds	r25, 0x072E
    3908:	08 17       	cp	r16, r24
    390a:	19 07       	cpc	r17, r25
    390c:	c1 f4       	brne	.+48     	; 0x393e <nrk_add_to_readyQ+0x12e>
	{
		//at start
		if (_head_node != NULL)
    390e:	01 15       	cp	r16, r1
    3910:	11 05       	cpc	r17, r1
    3912:	51 f0       	breq	.+20     	; 0x3928 <nrk_add_to_readyQ+0x118>
		{
			CurNode->Next = _head_node;
    3914:	1c 83       	std	Y+4, r17	; 0x04
    3916:	0b 83       	std	Y+3, r16	; 0x03
			CurNode->Prev = NULL;
    3918:	1a 82       	std	Y+2, r1	; 0x02
    391a:	19 82       	std	Y+1, r1	; 0x01
			_head_node->Prev = CurNode;
    391c:	d8 01       	movw	r26, r16
    391e:	12 96       	adiw	r26, 0x02	; 2
    3920:	dc 93       	st	X, r29
    3922:	ce 93       	st	-X, r28
    3924:	11 97       	sbiw	r26, 0x01	; 1
    3926:	06 c0       	rjmp	.+12     	; 0x3934 <nrk_add_to_readyQ+0x124>
		}
		else
		{
			CurNode->Next = NULL;
    3928:	1c 82       	std	Y+4, r1	; 0x04
    392a:	1b 82       	std	Y+3, r1	; 0x03
			CurNode->Prev = NULL;
    392c:	1a 82       	std	Y+2, r1	; 0x02
    392e:	19 82       	std	Y+1, r1	; 0x01
			_free_node->Prev = CurNode;
    3930:	d2 83       	std	Z+2, r29	; 0x02
    3932:	c1 83       	std	Z+1, r28	; 0x01
		}
		_head_node = CurNode;
    3934:	d0 93 2e 07 	sts	0x072E, r29
    3938:	c0 93 2d 07 	sts	0x072D, r28
    393c:	1e c0       	rjmp	.+60     	; 0x397a <nrk_add_to_readyQ+0x16a>
    393e:	d8 01       	movw	r26, r16
    3940:	11 96       	adiw	r26, 0x01	; 1
    3942:	8d 91       	ld	r24, X+
    3944:	9c 91       	ld	r25, X
    3946:	12 97       	sbiw	r26, 0x02	; 2
		//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
	}
	else
	{
		if (NextNode != _free_node)
    3948:	0e 17       	cp	r16, r30
    394a:	1f 07       	cpc	r17, r31
    394c:	79 f0       	breq	.+30     	; 0x396c <nrk_add_to_readyQ+0x15c>
		{
			// Insert  in middle

			CurNode->Prev = NextNode->Prev;
    394e:	9a 83       	std	Y+2, r25	; 0x02
    3950:	89 83       	std	Y+1, r24	; 0x01
			CurNode->Next = NextNode;
    3952:	1c 83       	std	Y+4, r17	; 0x04
    3954:	0b 83       	std	Y+3, r16	; 0x03
			(NextNode->Prev)->Next = CurNode;
    3956:	11 96       	adiw	r26, 0x01	; 1
    3958:	ed 91       	ld	r30, X+
    395a:	fc 91       	ld	r31, X
    395c:	12 97       	sbiw	r26, 0x02	; 2
    395e:	d4 83       	std	Z+4, r29	; 0x04
    3960:	c3 83       	std	Z+3, r28	; 0x03
			NextNode->Prev = CurNode;
    3962:	12 96       	adiw	r26, 0x02	; 2
    3964:	dc 93       	st	X, r29
    3966:	ce 93       	st	-X, r28
    3968:	11 97       	sbiw	r26, 0x01	; 1
    396a:	07 c0       	rjmp	.+14     	; 0x397a <nrk_add_to_readyQ+0x16a>
		}
		else
		{
			//insert at end
			CurNode->Next = NULL;
    396c:	1c 82       	std	Y+4, r1	; 0x04
    396e:	1b 82       	std	Y+3, r1	; 0x03
			CurNode->Prev = _free_node->Prev;
    3970:	9a 83       	std	Y+2, r25	; 0x02
    3972:	89 83       	std	Y+1, r24	; 0x01
			_free_node->Prev = CurNode;
    3974:	f8 01       	movw	r30, r16
    3976:	d2 83       	std	Z+2, r29	; 0x02
    3978:	c1 83       	std	Z+1, r28	; 0x01

	}
	//nrk_print_readyQ();
	//printf("Im out of the method\n");

}
    397a:	df 91       	pop	r29
    397c:	cf 91       	pop	r28
    397e:	1f 91       	pop	r17
    3980:	0f 91       	pop	r16
    3982:	ff 90       	pop	r15
    3984:	ef 90       	pop	r14
    3986:	df 90       	pop	r13
    3988:	cf 90       	pop	r12
    398a:	bf 90       	pop	r11
    398c:	08 95       	ret

0000398e <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    398e:	cf 93       	push	r28
    3990:	df 93       	push	r29
	}
	*/

	//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

	if (_head_node == NULL)
    3992:	e0 91 2d 07 	lds	r30, 0x072D
    3996:	f0 91 2e 07 	lds	r31, 0x072E
    399a:	30 97       	sbiw	r30, 0x00	; 0
    399c:	09 f4       	brne	.+2      	; 0x39a0 <nrk_rem_from_readyQ+0x12>
    399e:	44 c0       	rjmp	.+136    	; 0x3a28 <nrk_rem_from_readyQ+0x9a>
		return;

	CurNode = _head_node;

	if (_head_node->task_ID == task_ID)
    39a0:	99 27       	eor	r25, r25
    39a2:	87 fd       	sbrc	r24, 7
    39a4:	90 95       	com	r25
    39a6:	20 81       	ld	r18, Z
    39a8:	30 e0       	ldi	r19, 0x00	; 0
    39aa:	28 17       	cp	r18, r24
    39ac:	39 07       	cpc	r19, r25
    39ae:	81 f4       	brne	.+32     	; 0x39d0 <nrk_rem_from_readyQ+0x42>
	{
		//REmove from start
		_head_node = _head_node->Next;
    39b0:	a3 81       	ldd	r26, Z+3	; 0x03
    39b2:	b4 81       	ldd	r27, Z+4	; 0x04
    39b4:	b0 93 2e 07 	sts	0x072E, r27
    39b8:	a0 93 2d 07 	sts	0x072D, r26
		_head_node->Prev = NULL;
    39bc:	12 96       	adiw	r26, 0x02	; 2
    39be:	1c 92       	st	X, r1
    39c0:	1e 92       	st	-X, r1
    39c2:	11 97       	sbiw	r26, 0x01	; 1
    39c4:	18 c0       	rjmp	.+48     	; 0x39f6 <nrk_rem_from_readyQ+0x68>
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
			CurNode = CurNode->Next;
    39c6:	03 80       	ldd	r0, Z+3	; 0x03
    39c8:	f4 81       	ldd	r31, Z+4	; 0x04
    39ca:	e0 2d       	mov	r30, r0
		_head_node = _head_node->Next;
		_head_node->Prev = NULL;
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    39cc:	30 97       	sbiw	r30, 0x00	; 0
    39ce:	61 f1       	breq	.+88     	; 0x3a28 <nrk_rem_from_readyQ+0x9a>
    39d0:	20 81       	ld	r18, Z
    39d2:	30 e0       	ldi	r19, 0x00	; 0
    39d4:	28 17       	cp	r18, r24
    39d6:	39 07       	cpc	r19, r25
    39d8:	b1 f7       	brne	.-20     	; 0x39c6 <nrk_rem_from_readyQ+0x38>
			CurNode = CurNode->Next;
		if (CurNode == NULL)
			return;


		(CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    39da:	c1 81       	ldd	r28, Z+1	; 0x01
    39dc:	d2 81       	ldd	r29, Z+2	; 0x02
    39de:	83 81       	ldd	r24, Z+3	; 0x03
    39e0:	94 81       	ldd	r25, Z+4	; 0x04
    39e2:	9c 83       	std	Y+4, r25	; 0x04
    39e4:	8b 83       	std	Y+3, r24	; 0x03
		if (CurNode->Next != NULL)
    39e6:	a3 81       	ldd	r26, Z+3	; 0x03
    39e8:	b4 81       	ldd	r27, Z+4	; 0x04
    39ea:	10 97       	sbiw	r26, 0x00	; 0
    39ec:	21 f0       	breq	.+8      	; 0x39f6 <nrk_rem_from_readyQ+0x68>
			(CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    39ee:	12 96       	adiw	r26, 0x02	; 2
    39f0:	dc 93       	st	X, r29
    39f2:	ce 93       	st	-X, r28
    39f4:	11 97       	sbiw	r26, 0x01	; 1
	}



	// Add to free list
	if (_free_node == NULL)
    39f6:	a0 91 69 06 	lds	r26, 0x0669
    39fa:	b0 91 6a 06 	lds	r27, 0x066A
    39fe:	10 97       	sbiw	r26, 0x00	; 0
    3a00:	39 f4       	brne	.+14     	; 0x3a10 <nrk_rem_from_readyQ+0x82>
	{
		_free_node = CurNode;
    3a02:	f0 93 6a 06 	sts	0x066A, r31
    3a06:	e0 93 69 06 	sts	0x0669, r30
		_free_node->Next = NULL;
    3a0a:	14 82       	std	Z+4, r1	; 0x04
    3a0c:	13 82       	std	Z+3, r1	; 0x03
    3a0e:	0a c0       	rjmp	.+20     	; 0x3a24 <nrk_rem_from_readyQ+0x96>
	}
	else
	{
		CurNode->Next = _free_node;
    3a10:	b4 83       	std	Z+4, r27	; 0x04
    3a12:	a3 83       	std	Z+3, r26	; 0x03
		_free_node->Prev = CurNode;
    3a14:	12 96       	adiw	r26, 0x02	; 2
    3a16:	fc 93       	st	X, r31
    3a18:	ee 93       	st	-X, r30
    3a1a:	11 97       	sbiw	r26, 0x01	; 1
		_free_node = CurNode;
    3a1c:	f0 93 6a 06 	sts	0x066A, r31
    3a20:	e0 93 69 06 	sts	0x0669, r30
	}
	_free_node->Prev = NULL;
    3a24:	12 82       	std	Z+2, r1	; 0x02
    3a26:	11 82       	std	Z+1, r1	; 0x01
}
    3a28:	df 91       	pop	r29
    3a2a:	cf 91       	pop	r28
    3a2c:	08 95       	ret

00003a2e <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3a2e:	ef 92       	push	r14
    3a30:	ff 92       	push	r15
    3a32:	0f 93       	push	r16
    3a34:	1f 93       	push	r17
    3a36:	cf 93       	push	r28
    3a38:	df 93       	push	r29
    3a3a:	ec 01       	movw	r28, r24
	uint8_t rtype;
	void *topOfStackPtr;

	topOfStackPtr =
    3a3c:	69 81       	ldd	r22, Y+1	; 0x01
    3a3e:	7a 81       	ldd	r23, Y+2	; 0x02
    3a40:	4b 81       	ldd	r20, Y+3	; 0x03
    3a42:	5c 81       	ldd	r21, Y+4	; 0x04
    3a44:	8d 81       	ldd	r24, Y+5	; 0x05
    3a46:	9e 81       	ldd	r25, Y+6	; 0x06
    3a48:	0e 94 f4 26 	call	0x4de8	; 0x4de8 <nrk_task_stk_init>
    3a4c:	bc 01       	movw	r22, r24
		(void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

	//printf("activate %d\n",(int)Task.task_ID);
	if (Task->FirstActivation == TRUE)
    3a4e:	8f 81       	ldd	r24, Y+7	; 0x07
    3a50:	88 23       	and	r24, r24
    3a52:	69 f0       	breq	.+26     	; 0x3a6e <nrk_activate_task+0x40>
	{
		rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3a54:	4b 81       	ldd	r20, Y+3	; 0x03
    3a56:	5c 81       	ldd	r21, Y+4	; 0x04
    3a58:	ce 01       	movw	r24, r28
    3a5a:	20 e0       	ldi	r18, 0x00	; 0
    3a5c:	30 e0       	ldi	r19, 0x00	; 0
    3a5e:	00 e0       	ldi	r16, 0x00	; 0
    3a60:	10 e0       	ldi	r17, 0x00	; 0
    3a62:	ee 24       	eor	r14, r14
    3a64:	ff 24       	eor	r15, r15
    3a66:	0e 94 aa 13 	call	0x2754	; 0x2754 <nrk_TCB_init>
		Task->FirstActivation = FALSE;
    3a6a:	1f 82       	std	Y+7, r1	; 0x07
    3a6c:	15 c0       	rjmp	.+42     	; 0x3a98 <nrk_activate_task+0x6a>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3a6e:	88 81       	ld	r24, Y
    3a70:	99 27       	eor	r25, r25
    3a72:	87 fd       	sbrc	r24, 7
    3a74:	90 95       	com	r25
    3a76:	fc 01       	movw	r30, r24
    3a78:	ee 0f       	add	r30, r30
    3a7a:	ff 1f       	adc	r31, r31
    3a7c:	a5 e0       	ldi	r26, 0x05	; 5
    3a7e:	88 0f       	add	r24, r24
    3a80:	99 1f       	adc	r25, r25
    3a82:	aa 95       	dec	r26
    3a84:	e1 f7       	brne	.-8      	; 0x3a7e <nrk_activate_task+0x50>
    3a86:	e8 0f       	add	r30, r24
    3a88:	f9 1f       	adc	r31, r25
    3a8a:	e5 59       	subi	r30, 0x95	; 149
    3a8c:	f9 4f       	sbci	r31, 0xF9	; 249
    3a8e:	81 85       	ldd	r24, Z+9	; 0x09
    3a90:	83 30       	cpi	r24, 0x03	; 3
    3a92:	e1 f4       	brne	.+56     	; 0x3acc <nrk_activate_task+0x9e>
			return NRK_ERROR;
		//Re-init some parts of TCB

		nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3a94:	71 83       	std	Z+1, r23	; 0x01
    3a96:	60 83       	st	Z, r22
	// If Idle Task then Add to ready Q
	//if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
	//nrk_add_to_readyQ(Task->task_ID);
	//printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
	//printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
	if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3a98:	88 81       	ld	r24, Y
    3a9a:	99 27       	eor	r25, r25
    3a9c:	87 fd       	sbrc	r24, 7
    3a9e:	90 95       	com	r25
    3aa0:	fc 01       	movw	r30, r24
    3aa2:	ee 0f       	add	r30, r30
    3aa4:	ff 1f       	adc	r31, r31
    3aa6:	65 e0       	ldi	r22, 0x05	; 5
    3aa8:	88 0f       	add	r24, r24
    3aaa:	99 1f       	adc	r25, r25
    3aac:	6a 95       	dec	r22
    3aae:	e1 f7       	brne	.-8      	; 0x3aa8 <nrk_activate_task+0x7a>
    3ab0:	e8 0f       	add	r30, r24
    3ab2:	f9 1f       	adc	r31, r25
    3ab4:	e5 59       	subi	r30, 0x95	; 149
    3ab6:	f9 4f       	sbci	r31, 0xF9	; 249
    3ab8:	85 89       	ldd	r24, Z+21	; 0x15
    3aba:	96 89       	ldd	r25, Z+22	; 0x16
    3abc:	00 97       	sbiw	r24, 0x00	; 0
    3abe:	41 f4       	brne	.+16     	; 0x3ad0 <nrk_activate_task+0xa2>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
    3ac0:	82 e0       	ldi	r24, 0x02	; 2
    3ac2:	81 87       	std	Z+9, r24	; 0x09
		nrk_add_to_readyQ (Task->task_ID);
    3ac4:	88 81       	ld	r24, Y
    3ac6:	0e 94 08 1c 	call	0x3810	; 0x3810 <nrk_add_to_readyQ>
    3aca:	02 c0       	rjmp	.+4      	; 0x3ad0 <nrk_activate_task+0xa2>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
			return NRK_ERROR;
    3acc:	8f ef       	ldi	r24, 0xFF	; 255
    3ace:	01 c0       	rjmp	.+2      	; 0x3ad2 <nrk_activate_task+0xa4>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
		nrk_add_to_readyQ (Task->task_ID);
	}

	return NRK_OK;
    3ad0:	81 e0       	ldi	r24, 0x01	; 1
}
    3ad2:	df 91       	pop	r29
    3ad4:	cf 91       	pop	r28
    3ad6:	1f 91       	pop	r17
    3ad8:	0f 91       	pop	r16
    3ada:	ff 90       	pop	r15
    3adc:	ef 90       	pop	r14
    3ade:	08 95       	ret

00003ae0 <nrk_set_next_wakeup>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3ae0:	1f 93       	push	r17
    3ae2:	df 93       	push	r29
    3ae4:	cf 93       	push	r28
    3ae6:	cd b7       	in	r28, 0x3d	; 61
    3ae8:	de b7       	in	r29, 0x3e	; 62
    3aea:	28 97       	sbiw	r28, 0x08	; 8
    3aec:	0f b6       	in	r0, 0x3f	; 63
    3aee:	f8 94       	cli
    3af0:	de bf       	out	0x3e, r29	; 62
    3af2:	0f be       	out	0x3f, r0	; 63
    3af4:	cd bf       	out	0x3d, r28	; 61
    3af6:	29 83       	std	Y+1, r18	; 0x01
    3af8:	3a 83       	std	Y+2, r19	; 0x02
    3afa:	4b 83       	std	Y+3, r20	; 0x03
    3afc:	5c 83       	std	Y+4, r21	; 0x04
    3afe:	6d 83       	std	Y+5, r22	; 0x05
    3b00:	7e 83       	std	Y+6, r23	; 0x06
    3b02:	8f 83       	std	Y+7, r24	; 0x07
    3b04:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;
	nrk_int_disable ();
    3b06:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
	timer = _nrk_os_timer_get ();
    3b0a:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    3b0e:	18 2f       	mov	r17, r24
	nw = _nrk_time_to_ticks (&t);
    3b10:	ce 01       	movw	r24, r28
    3b12:	01 96       	adiw	r24, 0x01	; 1
    3b14:	0e 94 e4 20 	call	0x41c8	; 0x41c8 <_nrk_time_to_ticks>
    3b18:	9c 01       	movw	r18, r24
	if (nw <= TIME_PAD)
    3b1a:	83 30       	cpi	r24, 0x03	; 3
    3b1c:	91 05       	cpc	r25, r1
    3b1e:	60 f0       	brcs	.+24     	; 0x3b38 <nrk_set_next_wakeup+0x58>
		return NRK_ERROR;
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3b20:	e0 91 38 07 	lds	r30, 0x0738
    3b24:	f0 91 39 07 	lds	r31, 0x0739
    3b28:	21 0f       	add	r18, r17
    3b2a:	31 1d       	adc	r19, r1
    3b2c:	36 8b       	std	Z+22, r19	; 0x16
    3b2e:	25 8b       	std	Z+21, r18	; 0x15
	_nrk_prev_timer_val=timer;
	_nrk_set_next_wakeup(timer);
	}
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();
    3b30:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>

	return NRK_OK;
    3b34:	81 e0       	ldi	r24, 0x01	; 1
    3b36:	01 c0       	rjmp	.+2      	; 0x3b3a <nrk_set_next_wakeup+0x5a>
	uint16_t nw;
	nrk_int_disable ();
	timer = _nrk_os_timer_get ();
	nw = _nrk_time_to_ticks (&t);
	if (nw <= TIME_PAD)
		return NRK_ERROR;
    3b38:	8f ef       	ldi	r24, 0xFF	; 255
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();

	return NRK_OK;
}
    3b3a:	28 96       	adiw	r28, 0x08	; 8
    3b3c:	0f b6       	in	r0, 0x3f	; 63
    3b3e:	f8 94       	cli
    3b40:	de bf       	out	0x3e, r29	; 62
    3b42:	0f be       	out	0x3f, r0	; 63
    3b44:	cd bf       	out	0x3d, r28	; 61
    3b46:	cf 91       	pop	r28
    3b48:	df 91       	pop	r29
    3b4a:	1f 91       	pop	r17
    3b4c:	08 95       	ret

00003b4e <_nrk_wait_for_scheduler>:
{

	//TIMSK = BM (OCIE1A);
	do
	{
		nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3b4e:	0e 94 e9 26 	call	0x4dd2	; 0x4dd2 <nrk_idle>
	}
	while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3b52:	e0 91 38 07 	lds	r30, 0x0738
    3b56:	f0 91 39 07 	lds	r31, 0x0739
    3b5a:	85 81       	ldd	r24, Z+5	; 0x05
    3b5c:	88 23       	and	r24, r24
    3b5e:	b9 f7       	brne	.-18     	; 0x3b4e <_nrk_wait_for_scheduler>

	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3b60:	08 95       	ret

00003b62 <nrk_wait>:
		return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    3b62:	ff 92       	push	r15
    3b64:	0f 93       	push	r16
    3b66:	1f 93       	push	r17
    3b68:	df 93       	push	r29
    3b6a:	cf 93       	push	r28
    3b6c:	cd b7       	in	r28, 0x3d	; 61
    3b6e:	de b7       	in	r29, 0x3e	; 62
    3b70:	28 97       	sbiw	r28, 0x08	; 8
    3b72:	0f b6       	in	r0, 0x3f	; 63
    3b74:	f8 94       	cli
    3b76:	de bf       	out	0x3e, r29	; 62
    3b78:	0f be       	out	0x3f, r0	; 63
    3b7a:	cd bf       	out	0x3d, r28	; 61
    3b7c:	29 83       	std	Y+1, r18	; 0x01
    3b7e:	3a 83       	std	Y+2, r19	; 0x02
    3b80:	4b 83       	std	Y+3, r20	; 0x03
    3b82:	5c 83       	std	Y+4, r21	; 0x04
    3b84:	6d 83       	std	Y+5, r22	; 0x05
    3b86:	7e 83       	std	Y+6, r23	; 0x06
    3b88:	8f 83       	std	Y+7, r24	; 0x07
    3b8a:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;

	nrk_stack_check ();
    3b8c:	0e 94 b9 17 	call	0x2f72	; 0x2f72 <nrk_stack_check>

	nrk_int_disable ();
    3b90:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3b94:	e0 91 38 07 	lds	r30, 0x0738
    3b98:	f0 91 39 07 	lds	r31, 0x0739
    3b9c:	81 e0       	ldi	r24, 0x01	; 1
    3b9e:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = 1;
    3ba0:	81 e0       	ldi	r24, 0x01	; 1
    3ba2:	90 e0       	ldi	r25, 0x00	; 0
    3ba4:	90 a3       	std	Z+32, r25	; 0x20
    3ba6:	87 8f       	std	Z+31, r24	; 0x1f
	timer = _nrk_os_timer_get ();
    3ba8:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    3bac:	f8 2e       	mov	r15, r24

	//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

	nw = _nrk_time_to_ticks (&t);
    3bae:	ce 01       	movw	r24, r28
    3bb0:	01 96       	adiw	r24, 0x01	; 1
    3bb2:	0e 94 e4 20 	call	0x41c8	; 0x41c8 <_nrk_time_to_ticks>
	// printf( "t2 %u %u\r\n",timer, nw);
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3bb6:	e0 91 38 07 	lds	r30, 0x0738
    3bba:	f0 91 39 07 	lds	r31, 0x0739
    3bbe:	0f 2d       	mov	r16, r15
    3bc0:	10 e0       	ldi	r17, 0x00	; 0
    3bc2:	98 01       	movw	r18, r16
    3bc4:	28 0f       	add	r18, r24
    3bc6:	39 1f       	adc	r19, r25
    3bc8:	36 8b       	std	Z+22, r19	; 0x16
    3bca:	25 8b       	std	Z+21, r18	; 0x15
	//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3bcc:	8f 2d       	mov	r24, r15
    3bce:	88 3f       	cpi	r24, 0xF8	; 248
    3bd0:	78 f4       	brcc	.+30     	; 0x3bf0 <nrk_wait+0x8e>
	{
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3bd2:	0e 94 77 25 	call	0x4aee	; 0x4aee <_nrk_get_next_wakeup>
    3bd6:	0f 5f       	subi	r16, 0xFF	; 255
    3bd8:	1f 4f       	sbci	r17, 0xFF	; 255
    3bda:	28 2f       	mov	r18, r24
    3bdc:	30 e0       	ldi	r19, 0x00	; 0
    3bde:	02 17       	cp	r16, r18
    3be0:	13 07       	cpc	r17, r19
    3be2:	34 f4       	brge	.+12     	; 0x3bf0 <nrk_wait+0x8e>
		{
			timer += TIME_PAD;
    3be4:	8f 2d       	mov	r24, r15
    3be6:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3be8:	80 93 a9 05 	sts	0x05A9, r24
			_nrk_set_next_wakeup (timer);
    3bec:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>
		}
	}
	nrk_int_enable ();
    3bf0:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>

	_nrk_wait_for_scheduler ();
    3bf4:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <_nrk_wait_for_scheduler>
	return NRK_OK;
}
    3bf8:	81 e0       	ldi	r24, 0x01	; 1
    3bfa:	28 96       	adiw	r28, 0x08	; 8
    3bfc:	0f b6       	in	r0, 0x3f	; 63
    3bfe:	f8 94       	cli
    3c00:	de bf       	out	0x3e, r29	; 62
    3c02:	0f be       	out	0x3f, r0	; 63
    3c04:	cd bf       	out	0x3d, r28	; 61
    3c06:	cf 91       	pop	r28
    3c08:	df 91       	pop	r29
    3c0a:	1f 91       	pop	r17
    3c0c:	0f 91       	pop	r16
    3c0e:	ff 90       	pop	r15
    3c10:	08 95       	ret

00003c12 <nrk_wait_until_nw>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_nw ()
{
    3c12:	1f 93       	push	r17
	uint8_t timer;
	nrk_int_disable ();
    3c14:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3c18:	e0 91 38 07 	lds	r30, 0x0738
    3c1c:	f0 91 39 07 	lds	r31, 0x0739
    3c20:	81 e0       	ldi	r24, 0x01	; 1
    3c22:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->nw_flag = 1;
    3c24:	86 83       	std	Z+6, r24	; 0x06
	timer = _nrk_os_timer_get ();
    3c26:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    3c2a:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3c2c:	88 3f       	cpi	r24, 0xF8	; 248
    3c2e:	88 f4       	brcc	.+34     	; 0x3c52 <nrk_wait_until_nw+0x40>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3c30:	0e 94 77 25 	call	0x4aee	; 0x4aee <_nrk_get_next_wakeup>
    3c34:	21 2f       	mov	r18, r17
    3c36:	30 e0       	ldi	r19, 0x00	; 0
    3c38:	2f 5f       	subi	r18, 0xFF	; 255
    3c3a:	3f 4f       	sbci	r19, 0xFF	; 255
    3c3c:	48 2f       	mov	r20, r24
    3c3e:	50 e0       	ldi	r21, 0x00	; 0
    3c40:	24 17       	cp	r18, r20
    3c42:	35 07       	cpc	r19, r21
    3c44:	34 f4       	brge	.+12     	; 0x3c52 <nrk_wait_until_nw+0x40>
		{
			timer += TIME_PAD;
    3c46:	81 2f       	mov	r24, r17
    3c48:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3c4a:	80 93 a9 05 	sts	0x05A9, r24
			_nrk_set_next_wakeup (timer);
    3c4e:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3c52:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3c56:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3c5a:	81 e0       	ldi	r24, 0x01	; 1
    3c5c:	1f 91       	pop	r17
    3c5e:	08 95       	ret

00003c60 <nrk_wait_until_ticks>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3c60:	1f 93       	push	r17
    3c62:	cf 93       	push	r28
    3c64:	df 93       	push	r29
    3c66:	ec 01       	movw	r28, r24
	uint8_t timer;
	nrk_int_disable ();
    3c68:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3c6c:	e0 91 38 07 	lds	r30, 0x0738
    3c70:	f0 91 39 07 	lds	r31, 0x0739
    3c74:	81 e0       	ldi	r24, 0x01	; 1
    3c76:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->next_wakeup = ticks;
    3c78:	d6 8b       	std	Z+22, r29	; 0x16
    3c7a:	c5 8b       	std	Z+21, r28	; 0x15
	// printf( "t %u\r\n",ticks );
	timer = _nrk_os_timer_get ();
    3c7c:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    3c80:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3c82:	88 3f       	cpi	r24, 0xF8	; 248
    3c84:	88 f4       	brcc	.+34     	; 0x3ca8 <nrk_wait_until_ticks+0x48>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3c86:	0e 94 77 25 	call	0x4aee	; 0x4aee <_nrk_get_next_wakeup>
    3c8a:	21 2f       	mov	r18, r17
    3c8c:	30 e0       	ldi	r19, 0x00	; 0
    3c8e:	2f 5f       	subi	r18, 0xFF	; 255
    3c90:	3f 4f       	sbci	r19, 0xFF	; 255
    3c92:	48 2f       	mov	r20, r24
    3c94:	50 e0       	ldi	r21, 0x00	; 0
    3c96:	24 17       	cp	r18, r20
    3c98:	35 07       	cpc	r19, r21
    3c9a:	34 f4       	brge	.+12     	; 0x3ca8 <nrk_wait_until_ticks+0x48>
		{
			timer += TIME_PAD;
    3c9c:	81 2f       	mov	r24, r17
    3c9e:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3ca0:	80 93 a9 05 	sts	0x05A9, r24
			_nrk_set_next_wakeup (timer);
    3ca4:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3ca8:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3cac:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3cb0:	81 e0       	ldi	r24, 0x01	; 1
    3cb2:	df 91       	pop	r29
    3cb4:	cf 91       	pop	r28
    3cb6:	1f 91       	pop	r17
    3cb8:	08 95       	ret

00003cba <nrk_wait_ticks>:
* timer ticks after the curret OS tick timer.
*
*/

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3cba:	ef 92       	push	r14
    3cbc:	ff 92       	push	r15
    3cbe:	0f 93       	push	r16
    3cc0:	1f 93       	push	r17
    3cc2:	df 93       	push	r29
    3cc4:	cf 93       	push	r28
    3cc6:	0f 92       	push	r0
    3cc8:	cd b7       	in	r28, 0x3d	; 61
    3cca:	de b7       	in	r29, 0x3e	; 62
    3ccc:	8c 01       	movw	r16, r24
	uint8_t timer;
	nrk_int_disable ();
    3cce:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3cd2:	e0 91 38 07 	lds	r30, 0x0738
    3cd6:	f0 91 39 07 	lds	r31, 0x0739
    3cda:	81 e0       	ldi	r24, 0x01	; 1
    3cdc:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3cde:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
	nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3ce2:	e0 91 38 07 	lds	r30, 0x0738
    3ce6:	f0 91 39 07 	lds	r31, 0x0739
    3cea:	e8 2e       	mov	r14, r24
    3cec:	ff 24       	eor	r15, r15
    3cee:	0e 0d       	add	r16, r14
    3cf0:	1f 1d       	adc	r17, r15
    3cf2:	16 8b       	std	Z+22, r17	; 0x16
    3cf4:	05 8b       	std	Z+21, r16	; 0x15

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3cf6:	88 3f       	cpi	r24, 0xF8	; 248
    3cf8:	90 f4       	brcc	.+36     	; 0x3d1e <nrk_wait_ticks+0x64>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3cfa:	89 83       	std	Y+1, r24	; 0x01
    3cfc:	0e 94 77 25 	call	0x4aee	; 0x4aee <_nrk_get_next_wakeup>
    3d00:	08 94       	sec
    3d02:	e1 1c       	adc	r14, r1
    3d04:	f1 1c       	adc	r15, r1
    3d06:	28 2f       	mov	r18, r24
    3d08:	30 e0       	ldi	r19, 0x00	; 0
    3d0a:	99 81       	ldd	r25, Y+1	; 0x01
    3d0c:	e2 16       	cp	r14, r18
    3d0e:	f3 06       	cpc	r15, r19
    3d10:	34 f4       	brge	.+12     	; 0x3d1e <nrk_wait_ticks+0x64>
		{
			timer += TIME_PAD;
    3d12:	89 2f       	mov	r24, r25
    3d14:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3d16:	80 93 a9 05 	sts	0x05A9, r24
			_nrk_set_next_wakeup (timer);
    3d1a:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3d1e:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3d22:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3d26:	81 e0       	ldi	r24, 0x01	; 1
    3d28:	0f 90       	pop	r0
    3d2a:	cf 91       	pop	r28
    3d2c:	df 91       	pop	r29
    3d2e:	1f 91       	pop	r17
    3d30:	0f 91       	pop	r16
    3d32:	ff 90       	pop	r15
    3d34:	ef 90       	pop	r14
    3d36:	08 95       	ret

00003d38 <nrk_wait_until_next_n_periods>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3d38:	1f 93       	push	r17
    3d3a:	cf 93       	push	r28
    3d3c:	df 93       	push	r29
    3d3e:	ec 01       	movw	r28, r24
	uint8_t timer;

	nrk_stack_check ();
    3d40:	0e 94 b9 17 	call	0x2f72	; 0x2f72 <nrk_stack_check>

	if (p == 0)
    3d44:	20 97       	sbiw	r28, 0x00	; 0
    3d46:	11 f4       	brne	.+4      	; 0x3d4c <nrk_wait_until_next_n_periods+0x14>
		p = 1;
    3d48:	c1 e0       	ldi	r28, 0x01	; 1
    3d4a:	d0 e0       	ldi	r29, 0x00	; 0
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3d4c:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3d50:	e0 91 38 07 	lds	r30, 0x0738
    3d54:	f0 91 39 07 	lds	r31, 0x0739
    3d58:	81 e0       	ldi	r24, 0x01	; 1
    3d5a:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = p;
    3d5c:	d0 a3       	std	Z+32, r29	; 0x20
    3d5e:	c7 8f       	std	Z+31, r28	; 0x1f
	timer = _nrk_os_timer_get ();
    3d60:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    3d64:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	// +2 allows for potential time conflict resolution
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3d66:	88 3f       	cpi	r24, 0xF8	; 248
    3d68:	88 f4       	brcc	.+34     	; 0x3d8c <nrk_wait_until_next_n_periods+0x54>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3d6a:	0e 94 77 25 	call	0x4aee	; 0x4aee <_nrk_get_next_wakeup>
    3d6e:	21 2f       	mov	r18, r17
    3d70:	30 e0       	ldi	r19, 0x00	; 0
    3d72:	2f 5f       	subi	r18, 0xFF	; 255
    3d74:	3f 4f       	sbci	r19, 0xFF	; 255
    3d76:	48 2f       	mov	r20, r24
    3d78:	50 e0       	ldi	r21, 0x00	; 0
    3d7a:	24 17       	cp	r18, r20
    3d7c:	35 07       	cpc	r19, r21
    3d7e:	34 f4       	brge	.+12     	; 0x3d8c <nrk_wait_until_next_n_periods+0x54>
		{
			timer += TIME_PAD;
    3d80:	81 2f       	mov	r24, r17
    3d82:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3d84:	80 93 a9 05 	sts	0x05A9, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3d88:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3d8c:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3d90:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3d94:	81 e0       	ldi	r24, 0x01	; 1
    3d96:	df 91       	pop	r29
    3d98:	cf 91       	pop	r28
    3d9a:	1f 91       	pop	r17
    3d9c:	08 95       	ret

00003d9e <nrk_wait_until_next_period>:
	nrk_wait_until_next_period ();
	return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3d9e:	1f 93       	push	r17
	uint8_t timer;

	nrk_stack_check ();
    3da0:	0e 94 b9 17 	call	0x2f72	; 0x2f72 <nrk_stack_check>
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3da4:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
	nrk_cur_task_TCB->num_periods = 1;
    3da8:	e0 91 38 07 	lds	r30, 0x0738
    3dac:	f0 91 39 07 	lds	r31, 0x0739
    3db0:	81 e0       	ldi	r24, 0x01	; 1
    3db2:	90 e0       	ldi	r25, 0x00	; 0
    3db4:	90 a3       	std	Z+32, r25	; 0x20
    3db6:	87 8f       	std	Z+31, r24	; 0x1f
	nrk_cur_task_TCB->suspend_flag = 1;
    3db8:	81 e0       	ldi	r24, 0x01	; 1
    3dba:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3dbc:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    3dc0:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3dc2:	88 3f       	cpi	r24, 0xF8	; 248
    3dc4:	88 f4       	brcc	.+34     	; 0x3de8 <nrk_wait_until_next_period+0x4a>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3dc6:	0e 94 77 25 	call	0x4aee	; 0x4aee <_nrk_get_next_wakeup>
    3dca:	21 2f       	mov	r18, r17
    3dcc:	30 e0       	ldi	r19, 0x00	; 0
    3dce:	2f 5f       	subi	r18, 0xFF	; 255
    3dd0:	3f 4f       	sbci	r19, 0xFF	; 255
    3dd2:	48 2f       	mov	r20, r24
    3dd4:	50 e0       	ldi	r21, 0x00	; 0
    3dd6:	24 17       	cp	r18, r20
    3dd8:	35 07       	cpc	r19, r21
    3dda:	34 f4       	brge	.+12     	; 0x3de8 <nrk_wait_until_next_period+0x4a>
		{
			timer += TIME_PAD;
    3ddc:	81 2f       	mov	r24, r17
    3dde:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    3de0:	80 93 a9 05 	sts	0x05A9, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3de4:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3de8:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3dec:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3df0:	81 e0       	ldi	r24, 0x01	; 1
    3df2:	1f 91       	pop	r17
    3df4:	08 95       	ret

00003df6 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
	nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3df6:	e0 91 38 07 	lds	r30, 0x0738
    3dfa:	f0 91 39 07 	lds	r31, 0x0739
    3dfe:	80 85       	ldd	r24, Z+8	; 0x08
    3e00:	0e 94 c7 1c 	call	0x398e	; 0x398e <nrk_rem_from_readyQ>
	nrk_cur_task_TCB->task_state = FINISHED;
    3e04:	e0 91 38 07 	lds	r30, 0x0738
    3e08:	f0 91 39 07 	lds	r31, 0x0739
    3e0c:	84 e0       	ldi	r24, 0x04	; 4
    3e0e:	81 87       	std	Z+9, r24	; 0x09

	// HAHA, there is NO next period...
	nrk_wait_until_next_period ();
    3e10:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <nrk_wait_until_next_period>
	return NRK_OK;
}
    3e14:	81 e0       	ldi	r24, 0x01	; 1
    3e16:	08 95       	ret

00003e18 <nrk_wait_until>:
	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3e18:	8f 92       	push	r8
    3e1a:	9f 92       	push	r9
    3e1c:	af 92       	push	r10
    3e1e:	bf 92       	push	r11
    3e20:	cf 92       	push	r12
    3e22:	df 92       	push	r13
    3e24:	ef 92       	push	r14
    3e26:	ff 92       	push	r15
    3e28:	0f 93       	push	r16
    3e2a:	1f 93       	push	r17
    3e2c:	df 93       	push	r29
    3e2e:	cf 93       	push	r28
    3e30:	cd b7       	in	r28, 0x3d	; 61
    3e32:	de b7       	in	r29, 0x3e	; 62
    3e34:	60 97       	sbiw	r28, 0x10	; 16
    3e36:	0f b6       	in	r0, 0x3f	; 63
    3e38:	f8 94       	cli
    3e3a:	de bf       	out	0x3e, r29	; 62
    3e3c:	0f be       	out	0x3f, r0	; 63
    3e3e:	cd bf       	out	0x3d, r28	; 61
    3e40:	29 87       	std	Y+9, r18	; 0x09
    3e42:	3a 87       	std	Y+10, r19	; 0x0a
    3e44:	4b 87       	std	Y+11, r20	; 0x0b
    3e46:	5c 87       	std	Y+12, r21	; 0x0c
    3e48:	6d 87       	std	Y+13, r22	; 0x0d
    3e4a:	7e 87       	std	Y+14, r23	; 0x0e
    3e4c:	8f 87       	std	Y+15, r24	; 0x0f
    3e4e:	98 8b       	std	Y+16, r25	; 0x10
	//c = _nrk_os_timer_get ();
	//do{
	//}while(_nrk_os_timer_get()==c);

	//ttt=c+1;
	nrk_time_get (&ct);
    3e50:	ce 01       	movw	r24, r28
    3e52:	01 96       	adiw	r24, 0x01	; 1
    3e54:	0e 94 68 1f 	call	0x3ed0	; 0x3ed0 <nrk_time_get>

	v = nrk_time_sub (&t, t, ct);
    3e58:	ce 01       	movw	r24, r28
    3e5a:	09 96       	adiw	r24, 0x09	; 9
    3e5c:	09 85       	ldd	r16, Y+9	; 0x09
    3e5e:	1a 85       	ldd	r17, Y+10	; 0x0a
    3e60:	2b 85       	ldd	r18, Y+11	; 0x0b
    3e62:	3c 85       	ldd	r19, Y+12	; 0x0c
    3e64:	4d 85       	ldd	r20, Y+13	; 0x0d
    3e66:	5e 85       	ldd	r21, Y+14	; 0x0e
    3e68:	6f 85       	ldd	r22, Y+15	; 0x0f
    3e6a:	78 89       	ldd	r23, Y+16	; 0x10
    3e6c:	89 80       	ldd	r8, Y+1	; 0x01
    3e6e:	9a 80       	ldd	r9, Y+2	; 0x02
    3e70:	ab 80       	ldd	r10, Y+3	; 0x03
    3e72:	bc 80       	ldd	r11, Y+4	; 0x04
    3e74:	cd 80       	ldd	r12, Y+5	; 0x05
    3e76:	de 80       	ldd	r13, Y+6	; 0x06
    3e78:	ef 80       	ldd	r14, Y+7	; 0x07
    3e7a:	f8 84       	ldd	r15, Y+8	; 0x08
    3e7c:	0e 94 c6 1f 	call	0x3f8c	; 0x3f8c <nrk_time_sub>
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
    3e80:	8f 3f       	cpi	r24, 0xFF	; 255
    3e82:	61 f0       	breq	.+24     	; 0x3e9c <nrk_wait_until+0x84>
	//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

	//t.secs-=ct.secs;
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);
    3e84:	29 85       	ldd	r18, Y+9	; 0x09
    3e86:	3a 85       	ldd	r19, Y+10	; 0x0a
    3e88:	4b 85       	ldd	r20, Y+11	; 0x0b
    3e8a:	5c 85       	ldd	r21, Y+12	; 0x0c
    3e8c:	6d 85       	ldd	r22, Y+13	; 0x0d
    3e8e:	7e 85       	ldd	r23, Y+14	; 0x0e
    3e90:	8f 85       	ldd	r24, Y+15	; 0x0f
    3e92:	98 89       	ldd	r25, Y+16	; 0x10
    3e94:	0e 94 b1 1d 	call	0x3b62	; 0x3b62 <nrk_wait>

	return NRK_OK;
    3e98:	81 e0       	ldi	r24, 0x01	; 1
    3e9a:	01 c0       	rjmp	.+2      	; 0x3e9e <nrk_wait_until+0x86>

	v = nrk_time_sub (&t, t, ct);
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
	{
		return NRK_ERROR;
    3e9c:	8f ef       	ldi	r24, 0xFF	; 255
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);

	return NRK_OK;
}
    3e9e:	60 96       	adiw	r28, 0x10	; 16
    3ea0:	0f b6       	in	r0, 0x3f	; 63
    3ea2:	f8 94       	cli
    3ea4:	de bf       	out	0x3e, r29	; 62
    3ea6:	0f be       	out	0x3f, r0	; 63
    3ea8:	cd bf       	out	0x3d, r28	; 61
    3eaa:	cf 91       	pop	r28
    3eac:	df 91       	pop	r29
    3eae:	1f 91       	pop	r17
    3eb0:	0f 91       	pop	r16
    3eb2:	ff 90       	pop	r15
    3eb4:	ef 90       	pop	r14
    3eb6:	df 90       	pop	r13
    3eb8:	cf 90       	pop	r12
    3eba:	bf 90       	pop	r11
    3ebc:	af 90       	pop	r10
    3ebe:	9f 90       	pop	r9
    3ec0:	8f 90       	pop	r8
    3ec2:	08 95       	ret

00003ec4 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
	return nrk_cur_task_TCB->task_ID;
    3ec4:	e0 91 38 07 	lds	r30, 0x0738
    3ec8:	f0 91 39 07 	lds	r31, 0x0739
}
    3ecc:	80 85       	ldd	r24, Z+8	; 0x08
    3ece:	08 95       	ret

00003ed0 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3ed0:	ef 92       	push	r14
    3ed2:	ff 92       	push	r15
    3ed4:	0f 93       	push	r16
    3ed6:	1f 93       	push	r17
    3ed8:	cf 93       	push	r28
    3eda:	df 93       	push	r29
    3edc:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3ede:	1c 82       	std	Y+4, r1	; 0x04
    3ee0:	1d 82       	std	Y+5, r1	; 0x05
    3ee2:	1e 82       	std	Y+6, r1	; 0x06
    3ee4:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3ee6:	80 91 2f 07 	lds	r24, 0x072F
    3eea:	90 91 30 07 	lds	r25, 0x0730
    3eee:	a0 91 31 07 	lds	r26, 0x0731
    3ef2:	b0 91 32 07 	lds	r27, 0x0732
    3ef6:	88 83       	st	Y, r24
    3ef8:	99 83       	std	Y+1, r25	; 0x01
    3efa:	aa 83       	std	Y+2, r26	; 0x02
    3efc:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3efe:	e0 90 33 07 	lds	r14, 0x0733
    3f02:	f0 90 34 07 	lds	r15, 0x0734
    3f06:	00 91 35 07 	lds	r16, 0x0735
    3f0a:	10 91 36 07 	lds	r17, 0x0736
    3f0e:	ec 82       	std	Y+4, r14	; 0x04
    3f10:	fd 82       	std	Y+5, r15	; 0x05
    3f12:	0e 83       	std	Y+6, r16	; 0x06
    3f14:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3f16:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    3f1a:	68 2f       	mov	r22, r24
    3f1c:	70 e0       	ldi	r23, 0x00	; 0
    3f1e:	80 e0       	ldi	r24, 0x00	; 0
    3f20:	90 e0       	ldi	r25, 0x00	; 0
    3f22:	23 eb       	ldi	r18, 0xB3	; 179
    3f24:	36 ee       	ldi	r19, 0xE6	; 230
    3f26:	4e e0       	ldi	r20, 0x0E	; 14
    3f28:	50 e0       	ldi	r21, 0x00	; 0
    3f2a:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    3f2e:	6e 0d       	add	r22, r14
    3f30:	7f 1d       	adc	r23, r15
    3f32:	80 1f       	adc	r24, r16
    3f34:	91 1f       	adc	r25, r17
    3f36:	6c 83       	std	Y+4, r22	; 0x04
    3f38:	7d 83       	std	Y+5, r23	; 0x05
    3f3a:	8e 83       	std	Y+6, r24	; 0x06
    3f3c:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3f3e:	13 c0       	rjmp	.+38     	; 0x3f66 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    3f40:	80 50       	subi	r24, 0x00	; 0
    3f42:	9a 4c       	sbci	r25, 0xCA	; 202
    3f44:	aa 49       	sbci	r26, 0x9A	; 154
    3f46:	bb 43       	sbci	r27, 0x3B	; 59
    3f48:	8c 83       	std	Y+4, r24	; 0x04
    3f4a:	9d 83       	std	Y+5, r25	; 0x05
    3f4c:	ae 83       	std	Y+6, r26	; 0x06
    3f4e:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3f50:	88 81       	ld	r24, Y
    3f52:	99 81       	ldd	r25, Y+1	; 0x01
    3f54:	aa 81       	ldd	r26, Y+2	; 0x02
    3f56:	bb 81       	ldd	r27, Y+3	; 0x03
    3f58:	01 96       	adiw	r24, 0x01	; 1
    3f5a:	a1 1d       	adc	r26, r1
    3f5c:	b1 1d       	adc	r27, r1
    3f5e:	88 83       	st	Y, r24
    3f60:	99 83       	std	Y+1, r25	; 0x01
    3f62:	aa 83       	std	Y+2, r26	; 0x02
    3f64:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3f66:	8c 81       	ldd	r24, Y+4	; 0x04
    3f68:	9d 81       	ldd	r25, Y+5	; 0x05
    3f6a:	ae 81       	ldd	r26, Y+6	; 0x06
    3f6c:	bf 81       	ldd	r27, Y+7	; 0x07
    3f6e:	80 30       	cpi	r24, 0x00	; 0
    3f70:	2a ec       	ldi	r18, 0xCA	; 202
    3f72:	92 07       	cpc	r25, r18
    3f74:	2a e9       	ldi	r18, 0x9A	; 154
    3f76:	a2 07       	cpc	r26, r18
    3f78:	2b e3       	ldi	r18, 0x3B	; 59
    3f7a:	b2 07       	cpc	r27, r18
    3f7c:	08 f7       	brcc	.-62     	; 0x3f40 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    3f7e:	df 91       	pop	r29
    3f80:	cf 91       	pop	r28
    3f82:	1f 91       	pop	r17
    3f84:	0f 91       	pop	r16
    3f86:	ff 90       	pop	r15
    3f88:	ef 90       	pop	r14
    3f8a:	08 95       	ret

00003f8c <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3f8c:	8f 92       	push	r8
    3f8e:	9f 92       	push	r9
    3f90:	af 92       	push	r10
    3f92:	bf 92       	push	r11
    3f94:	cf 92       	push	r12
    3f96:	df 92       	push	r13
    3f98:	ef 92       	push	r14
    3f9a:	ff 92       	push	r15
    3f9c:	0f 93       	push	r16
    3f9e:	1f 93       	push	r17
    3fa0:	df 93       	push	r29
    3fa2:	cf 93       	push	r28
    3fa4:	cd b7       	in	r28, 0x3d	; 61
    3fa6:	de b7       	in	r29, 0x3e	; 62
    3fa8:	60 97       	sbiw	r28, 0x10	; 16
    3faa:	0f b6       	in	r0, 0x3f	; 63
    3fac:	f8 94       	cli
    3fae:	de bf       	out	0x3e, r29	; 62
    3fb0:	0f be       	out	0x3f, r0	; 63
    3fb2:	cd bf       	out	0x3d, r28	; 61
    3fb4:	fc 01       	movw	r30, r24
    3fb6:	09 83       	std	Y+1, r16	; 0x01
    3fb8:	1a 83       	std	Y+2, r17	; 0x02
    3fba:	2b 83       	std	Y+3, r18	; 0x03
    3fbc:	3c 83       	std	Y+4, r19	; 0x04
    3fbe:	4d 83       	std	Y+5, r20	; 0x05
    3fc0:	5e 83       	std	Y+6, r21	; 0x06
    3fc2:	6f 83       	std	Y+7, r22	; 0x07
    3fc4:	78 87       	std	Y+8, r23	; 0x08
    3fc6:	89 86       	std	Y+9, r8	; 0x09
    3fc8:	9a 86       	std	Y+10, r9	; 0x0a
    3fca:	ab 86       	std	Y+11, r10	; 0x0b
    3fcc:	bc 86       	std	Y+12, r11	; 0x0c
    3fce:	cd 86       	std	Y+13, r12	; 0x0d
    3fd0:	de 86       	std	Y+14, r13	; 0x0e
    3fd2:	ef 86       	std	Y+15, r14	; 0x0f
    3fd4:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    3fd6:	e9 80       	ldd	r14, Y+1	; 0x01
    3fd8:	fa 80       	ldd	r15, Y+2	; 0x02
    3fda:	0b 81       	ldd	r16, Y+3	; 0x03
    3fdc:	1c 81       	ldd	r17, Y+4	; 0x04
    3fde:	2d 81       	ldd	r18, Y+5	; 0x05
    3fe0:	3e 81       	ldd	r19, Y+6	; 0x06
    3fe2:	4f 81       	ldd	r20, Y+7	; 0x07
    3fe4:	58 85       	ldd	r21, Y+8	; 0x08
    3fe6:	a9 84       	ldd	r10, Y+9	; 0x09
    3fe8:	ba 84       	ldd	r11, Y+10	; 0x0a
    3fea:	cb 84       	ldd	r12, Y+11	; 0x0b
    3fec:	dc 84       	ldd	r13, Y+12	; 0x0c
    3fee:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ff0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ff2:	af 85       	ldd	r26, Y+15	; 0x0f
    3ff4:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3ff6:	ea 14       	cp	r14, r10
    3ff8:	fb 04       	cpc	r15, r11
    3ffa:	0c 05       	cpc	r16, r12
    3ffc:	1d 05       	cpc	r17, r13
    3ffe:	08 f4       	brcc	.+2      	; 0x4002 <nrk_time_sub+0x76>
    4000:	40 c0       	rjmp	.+128    	; 0x4082 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    4002:	ae 14       	cp	r10, r14
    4004:	bf 04       	cpc	r11, r15
    4006:	c0 06       	cpc	r12, r16
    4008:	d1 06       	cpc	r13, r17
    400a:	91 f4       	brne	.+36     	; 0x4030 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    400c:	28 17       	cp	r18, r24
    400e:	39 07       	cpc	r19, r25
    4010:	4a 07       	cpc	r20, r26
    4012:	5b 07       	cpc	r21, r27
    4014:	b0 f1       	brcs	.+108    	; 0x4082 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4016:	28 1b       	sub	r18, r24
    4018:	39 0b       	sbc	r19, r25
    401a:	4a 0b       	sbc	r20, r26
    401c:	5b 0b       	sbc	r21, r27
    401e:	24 83       	std	Z+4, r18	; 0x04
    4020:	35 83       	std	Z+5, r19	; 0x05
    4022:	46 83       	std	Z+6, r20	; 0x06
    4024:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4026:	10 82       	st	Z, r1
    4028:	11 82       	std	Z+1, r1	; 0x01
    402a:	12 82       	std	Z+2, r1	; 0x02
    402c:	13 82       	std	Z+3, r1	; 0x03
    402e:	27 c0       	rjmp	.+78     	; 0x407e <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4030:	28 17       	cp	r18, r24
    4032:	39 07       	cpc	r19, r25
    4034:	4a 07       	cpc	r20, r26
    4036:	5b 07       	cpc	r21, r27
    4038:	90 f4       	brcc	.+36     	; 0x405e <nrk_time_sub+0xd2>
{
	high.secs--;
    403a:	08 94       	sec
    403c:	e1 08       	sbc	r14, r1
    403e:	f1 08       	sbc	r15, r1
    4040:	01 09       	sbc	r16, r1
    4042:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4044:	ea 18       	sub	r14, r10
    4046:	fb 08       	sbc	r15, r11
    4048:	0c 09       	sbc	r16, r12
    404a:	1d 09       	sbc	r17, r13
    404c:	e0 82       	st	Z, r14
    404e:	f1 82       	std	Z+1, r15	; 0x01
    4050:	02 83       	std	Z+2, r16	; 0x02
    4052:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4054:	20 50       	subi	r18, 0x00	; 0
    4056:	36 43       	sbci	r19, 0x36	; 54
    4058:	45 46       	sbci	r20, 0x65	; 101
    405a:	54 4c       	sbci	r21, 0xC4	; 196
    405c:	08 c0       	rjmp	.+16     	; 0x406e <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    405e:	ea 18       	sub	r14, r10
    4060:	fb 08       	sbc	r15, r11
    4062:	0c 09       	sbc	r16, r12
    4064:	1d 09       	sbc	r17, r13
    4066:	e0 82       	st	Z, r14
    4068:	f1 82       	std	Z+1, r15	; 0x01
    406a:	02 83       	std	Z+2, r16	; 0x02
    406c:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    406e:	28 1b       	sub	r18, r24
    4070:	39 0b       	sbc	r19, r25
    4072:	4a 0b       	sbc	r20, r26
    4074:	5b 0b       	sbc	r21, r27
    4076:	24 83       	std	Z+4, r18	; 0x04
    4078:	35 83       	std	Z+5, r19	; 0x05
    407a:	46 83       	std	Z+6, r20	; 0x06
    407c:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    407e:	81 e0       	ldi	r24, 0x01	; 1
    4080:	01 c0       	rjmp	.+2      	; 0x4084 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4082:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4084:	60 96       	adiw	r28, 0x10	; 16
    4086:	0f b6       	in	r0, 0x3f	; 63
    4088:	f8 94       	cli
    408a:	de bf       	out	0x3e, r29	; 62
    408c:	0f be       	out	0x3f, r0	; 63
    408e:	cd bf       	out	0x3d, r28	; 61
    4090:	cf 91       	pop	r28
    4092:	df 91       	pop	r29
    4094:	1f 91       	pop	r17
    4096:	0f 91       	pop	r16
    4098:	ff 90       	pop	r15
    409a:	ef 90       	pop	r14
    409c:	df 90       	pop	r13
    409e:	cf 90       	pop	r12
    40a0:	bf 90       	pop	r11
    40a2:	af 90       	pop	r10
    40a4:	9f 90       	pop	r9
    40a6:	8f 90       	pop	r8
    40a8:	08 95       	ret

000040aa <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    40aa:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    40ac:	14 c0       	rjmp	.+40     	; 0x40d6 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    40ae:	20 50       	subi	r18, 0x00	; 0
    40b0:	3a 4c       	sbci	r19, 0xCA	; 202
    40b2:	4a 49       	sbci	r20, 0x9A	; 154
    40b4:	5b 43       	sbci	r21, 0x3B	; 59
    40b6:	24 83       	std	Z+4, r18	; 0x04
    40b8:	35 83       	std	Z+5, r19	; 0x05
    40ba:	46 83       	std	Z+6, r20	; 0x06
    40bc:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    40be:	20 81       	ld	r18, Z
    40c0:	31 81       	ldd	r19, Z+1	; 0x01
    40c2:	42 81       	ldd	r20, Z+2	; 0x02
    40c4:	53 81       	ldd	r21, Z+3	; 0x03
    40c6:	2f 5f       	subi	r18, 0xFF	; 255
    40c8:	3f 4f       	sbci	r19, 0xFF	; 255
    40ca:	4f 4f       	sbci	r20, 0xFF	; 255
    40cc:	5f 4f       	sbci	r21, 0xFF	; 255
    40ce:	20 83       	st	Z, r18
    40d0:	31 83       	std	Z+1, r19	; 0x01
    40d2:	42 83       	std	Z+2, r20	; 0x02
    40d4:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    40d6:	24 81       	ldd	r18, Z+4	; 0x04
    40d8:	35 81       	ldd	r19, Z+5	; 0x05
    40da:	46 81       	ldd	r20, Z+6	; 0x06
    40dc:	57 81       	ldd	r21, Z+7	; 0x07
    40de:	20 30       	cpi	r18, 0x00	; 0
    40e0:	8a ec       	ldi	r24, 0xCA	; 202
    40e2:	38 07       	cpc	r19, r24
    40e4:	8a e9       	ldi	r24, 0x9A	; 154
    40e6:	48 07       	cpc	r20, r24
    40e8:	8b e3       	ldi	r24, 0x3B	; 59
    40ea:	58 07       	cpc	r21, r24
    40ec:	00 f7       	brcc	.-64     	; 0x40ae <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    40ee:	08 95       	ret

000040f0 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    40f0:	8f 92       	push	r8
    40f2:	9f 92       	push	r9
    40f4:	af 92       	push	r10
    40f6:	bf 92       	push	r11
    40f8:	cf 92       	push	r12
    40fa:	df 92       	push	r13
    40fc:	ef 92       	push	r14
    40fe:	ff 92       	push	r15
    4100:	0f 93       	push	r16
    4102:	1f 93       	push	r17
    4104:	df 93       	push	r29
    4106:	cf 93       	push	r28
    4108:	cd b7       	in	r28, 0x3d	; 61
    410a:	de b7       	in	r29, 0x3e	; 62
    410c:	60 97       	sbiw	r28, 0x10	; 16
    410e:	0f b6       	in	r0, 0x3f	; 63
    4110:	f8 94       	cli
    4112:	de bf       	out	0x3e, r29	; 62
    4114:	0f be       	out	0x3f, r0	; 63
    4116:	cd bf       	out	0x3d, r28	; 61
    4118:	09 83       	std	Y+1, r16	; 0x01
    411a:	1a 83       	std	Y+2, r17	; 0x02
    411c:	2b 83       	std	Y+3, r18	; 0x03
    411e:	3c 83       	std	Y+4, r19	; 0x04
    4120:	4d 83       	std	Y+5, r20	; 0x05
    4122:	5e 83       	std	Y+6, r21	; 0x06
    4124:	6f 83       	std	Y+7, r22	; 0x07
    4126:	78 87       	std	Y+8, r23	; 0x08
    4128:	89 86       	std	Y+9, r8	; 0x09
    412a:	9a 86       	std	Y+10, r9	; 0x0a
    412c:	ab 86       	std	Y+11, r10	; 0x0b
    412e:	bc 86       	std	Y+12, r11	; 0x0c
    4130:	cd 86       	std	Y+13, r12	; 0x0d
    4132:	de 86       	std	Y+14, r13	; 0x0e
    4134:	ef 86       	std	Y+15, r14	; 0x0f
    4136:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4138:	29 85       	ldd	r18, Y+9	; 0x09
    413a:	3a 85       	ldd	r19, Y+10	; 0x0a
    413c:	4b 85       	ldd	r20, Y+11	; 0x0b
    413e:	5c 85       	ldd	r21, Y+12	; 0x0c
    4140:	e9 80       	ldd	r14, Y+1	; 0x01
    4142:	fa 80       	ldd	r15, Y+2	; 0x02
    4144:	0b 81       	ldd	r16, Y+3	; 0x03
    4146:	1c 81       	ldd	r17, Y+4	; 0x04
    4148:	2e 0d       	add	r18, r14
    414a:	3f 1d       	adc	r19, r15
    414c:	40 1f       	adc	r20, r16
    414e:	51 1f       	adc	r21, r17
    4150:	fc 01       	movw	r30, r24
    4152:	20 83       	st	Z, r18
    4154:	31 83       	std	Z+1, r19	; 0x01
    4156:	42 83       	std	Z+2, r20	; 0x02
    4158:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    415a:	2d 85       	ldd	r18, Y+13	; 0x0d
    415c:	3e 85       	ldd	r19, Y+14	; 0x0e
    415e:	4f 85       	ldd	r20, Y+15	; 0x0f
    4160:	58 89       	ldd	r21, Y+16	; 0x10
    4162:	ed 80       	ldd	r14, Y+5	; 0x05
    4164:	fe 80       	ldd	r15, Y+6	; 0x06
    4166:	0f 81       	ldd	r16, Y+7	; 0x07
    4168:	18 85       	ldd	r17, Y+8	; 0x08
    416a:	2e 0d       	add	r18, r14
    416c:	3f 1d       	adc	r19, r15
    416e:	40 1f       	adc	r20, r16
    4170:	51 1f       	adc	r21, r17
    4172:	24 83       	std	Z+4, r18	; 0x04
    4174:	35 83       	std	Z+5, r19	; 0x05
    4176:	46 83       	std	Z+6, r20	; 0x06
    4178:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    417a:	0e 94 55 20 	call	0x40aa	; 0x40aa <nrk_time_compact_nanos>
return NRK_OK;
}
    417e:	81 e0       	ldi	r24, 0x01	; 1
    4180:	60 96       	adiw	r28, 0x10	; 16
    4182:	0f b6       	in	r0, 0x3f	; 63
    4184:	f8 94       	cli
    4186:	de bf       	out	0x3e, r29	; 62
    4188:	0f be       	out	0x3f, r0	; 63
    418a:	cd bf       	out	0x3d, r28	; 61
    418c:	cf 91       	pop	r28
    418e:	df 91       	pop	r29
    4190:	1f 91       	pop	r17
    4192:	0f 91       	pop	r16
    4194:	ff 90       	pop	r15
    4196:	ef 90       	pop	r14
    4198:	df 90       	pop	r13
    419a:	cf 90       	pop	r12
    419c:	bf 90       	pop	r11
    419e:	af 90       	pop	r10
    41a0:	9f 90       	pop	r9
    41a2:	8f 90       	pop	r8
    41a4:	08 95       	ret

000041a6 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    41a6:	60 93 2f 07 	sts	0x072F, r22
    41aa:	70 93 30 07 	sts	0x0730, r23
    41ae:	80 93 31 07 	sts	0x0731, r24
    41b2:	90 93 32 07 	sts	0x0732, r25
  nrk_system_time.nano_secs=nano_secs;
    41b6:	20 93 33 07 	sts	0x0733, r18
    41ba:	30 93 34 07 	sts	0x0734, r19
    41be:	40 93 35 07 	sts	0x0735, r20
    41c2:	50 93 36 07 	sts	0x0736, r21
}
    41c6:	08 95       	ret

000041c8 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    41c8:	8f 92       	push	r8
    41ca:	9f 92       	push	r9
    41cc:	af 92       	push	r10
    41ce:	bf 92       	push	r11
    41d0:	cf 92       	push	r12
    41d2:	df 92       	push	r13
    41d4:	ef 92       	push	r14
    41d6:	ff 92       	push	r15
    41d8:	0f 93       	push	r16
    41da:	1f 93       	push	r17
    41dc:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    41de:	20 81       	ld	r18, Z
    41e0:	31 81       	ldd	r19, Z+1	; 0x01
    41e2:	42 81       	ldd	r20, Z+2	; 0x02
    41e4:	53 81       	ldd	r21, Z+3	; 0x03
    41e6:	64 81       	ldd	r22, Z+4	; 0x04
    41e8:	75 81       	ldd	r23, Z+5	; 0x05
    41ea:	86 81       	ldd	r24, Z+6	; 0x06
    41ec:	97 81       	ldd	r25, Z+7	; 0x07
    41ee:	21 15       	cp	r18, r1
    41f0:	31 05       	cpc	r19, r1
    41f2:	41 05       	cpc	r20, r1
    41f4:	51 05       	cpc	r21, r1
    41f6:	09 f4       	brne	.+2      	; 0x41fa <_nrk_time_to_ticks+0x32>
    41f8:	61 c0       	rjmp	.+194    	; 0x42bc <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    41fa:	22 34       	cpi	r18, 0x42	; 66
    41fc:	31 05       	cpc	r19, r1
    41fe:	41 05       	cpc	r20, r1
    4200:	51 05       	cpc	r21, r1
    4202:	08 f0       	brcs	.+2      	; 0x4206 <_nrk_time_to_ticks+0x3e>
    4204:	62 c0       	rjmp	.+196    	; 0x42ca <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4206:	5b 01       	movw	r10, r22
    4208:	6c 01       	movw	r12, r24
    420a:	ee 24       	eor	r14, r14
    420c:	ff 24       	eor	r15, r15
    420e:	87 01       	movw	r16, r14
    4210:	60 e0       	ldi	r22, 0x00	; 0
    4212:	38 c0       	rjmp	.+112    	; 0x4284 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4214:	8a 2c       	mov	r8, r10
    4216:	ab 2d       	mov	r26, r11
    4218:	a6 53       	subi	r26, 0x36	; 54
    421a:	f1 e0       	ldi	r31, 0x01	; 1
    421c:	ab 15       	cp	r26, r11
    421e:	08 f0       	brcs	.+2      	; 0x4222 <_nrk_time_to_ticks+0x5a>
    4220:	f0 e0       	ldi	r31, 0x00	; 0
    4222:	8c 2d       	mov	r24, r12
    4224:	86 56       	subi	r24, 0x66	; 102
    4226:	91 e0       	ldi	r25, 0x01	; 1
    4228:	8c 15       	cp	r24, r12
    422a:	08 f0       	brcs	.+2      	; 0x422e <_nrk_time_to_ticks+0x66>
    422c:	90 e0       	ldi	r25, 0x00	; 0
    422e:	f8 0f       	add	r31, r24
    4230:	71 e0       	ldi	r23, 0x01	; 1
    4232:	f8 17       	cp	r31, r24
    4234:	08 f0       	brcs	.+2      	; 0x4238 <_nrk_time_to_ticks+0x70>
    4236:	70 e0       	ldi	r23, 0x00	; 0
    4238:	97 2b       	or	r25, r23
    423a:	7d 2d       	mov	r23, r13
    423c:	75 5c       	subi	r23, 0xC5	; 197
    423e:	e1 e0       	ldi	r30, 0x01	; 1
    4240:	7d 15       	cp	r23, r13
    4242:	08 f0       	brcs	.+2      	; 0x4246 <_nrk_time_to_ticks+0x7e>
    4244:	e0 e0       	ldi	r30, 0x00	; 0
    4246:	97 0f       	add	r25, r23
    4248:	81 e0       	ldi	r24, 0x01	; 1
    424a:	97 17       	cp	r25, r23
    424c:	08 f0       	brcs	.+2      	; 0x4250 <_nrk_time_to_ticks+0x88>
    424e:	80 e0       	ldi	r24, 0x00	; 0
    4250:	8e 2b       	or	r24, r30
    4252:	8e 0d       	add	r24, r14
    4254:	e1 e0       	ldi	r30, 0x01	; 1
    4256:	8e 15       	cp	r24, r14
    4258:	08 f0       	brcs	.+2      	; 0x425c <_nrk_time_to_ticks+0x94>
    425a:	e0 e0       	ldi	r30, 0x00	; 0
    425c:	ef 0d       	add	r30, r15
    425e:	71 e0       	ldi	r23, 0x01	; 1
    4260:	ef 15       	cp	r30, r15
    4262:	08 f0       	brcs	.+2      	; 0x4266 <_nrk_time_to_ticks+0x9e>
    4264:	70 e0       	ldi	r23, 0x00	; 0
    4266:	70 0f       	add	r23, r16
    4268:	b1 e0       	ldi	r27, 0x01	; 1
    426a:	70 17       	cp	r23, r16
    426c:	08 f0       	brcs	.+2      	; 0x4270 <_nrk_time_to_ticks+0xa8>
    426e:	b0 e0       	ldi	r27, 0x00	; 0
    4270:	b1 0f       	add	r27, r17
    4272:	a8 2c       	mov	r10, r8
    4274:	ba 2e       	mov	r11, r26
    4276:	cf 2e       	mov	r12, r31
    4278:	d9 2e       	mov	r13, r25
    427a:	e8 2e       	mov	r14, r24
    427c:	fe 2e       	mov	r15, r30
    427e:	07 2f       	mov	r16, r23
    4280:	1b 2f       	mov	r17, r27
    4282:	6f 5f       	subi	r22, 0xFF	; 255
    4284:	86 2f       	mov	r24, r22
    4286:	90 e0       	ldi	r25, 0x00	; 0
    4288:	a0 e0       	ldi	r26, 0x00	; 0
    428a:	b0 e0       	ldi	r27, 0x00	; 0
    428c:	82 17       	cp	r24, r18
    428e:	93 07       	cpc	r25, r19
    4290:	a4 07       	cpc	r26, r20
    4292:	b5 07       	cpc	r27, r21
    4294:	08 f4       	brcc	.+2      	; 0x4298 <_nrk_time_to_ticks+0xd0>
    4296:	be cf       	rjmp	.-132    	; 0x4214 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4298:	95 01       	movw	r18, r10
    429a:	a6 01       	movw	r20, r12
    429c:	b7 01       	movw	r22, r14
    429e:	c8 01       	movw	r24, r16
    42a0:	a3 eb       	ldi	r26, 0xB3	; 179
    42a2:	aa 2e       	mov	r10, r26
    42a4:	f6 ee       	ldi	r31, 0xE6	; 230
    42a6:	bf 2e       	mov	r11, r31
    42a8:	ee e0       	ldi	r30, 0x0E	; 14
    42aa:	ce 2e       	mov	r12, r30
    42ac:	dd 24       	eor	r13, r13
    42ae:	ee 24       	eor	r14, r14
    42b0:	ff 24       	eor	r15, r15
    42b2:	00 e0       	ldi	r16, 0x00	; 0
    42b4:	10 e0       	ldi	r17, 0x00	; 0
    42b6:	0e 94 cd 32 	call	0x659a	; 0x659a <__udivdi3>
    42ba:	09 c0       	rjmp	.+18     	; 0x42ce <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    42bc:	23 eb       	ldi	r18, 0xB3	; 179
    42be:	36 ee       	ldi	r19, 0xE6	; 230
    42c0:	4e e0       	ldi	r20, 0x0E	; 14
    42c2:	50 e0       	ldi	r21, 0x00	; 0
    42c4:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    42c8:	02 c0       	rjmp	.+4      	; 0x42ce <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    42ca:	20 e0       	ldi	r18, 0x00	; 0
    42cc:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    42ce:	c9 01       	movw	r24, r18
    42d0:	1f 91       	pop	r17
    42d2:	0f 91       	pop	r16
    42d4:	ff 90       	pop	r15
    42d6:	ef 90       	pop	r14
    42d8:	df 90       	pop	r13
    42da:	cf 90       	pop	r12
    42dc:	bf 90       	pop	r11
    42de:	af 90       	pop	r10
    42e0:	9f 90       	pop	r9
    42e2:	8f 90       	pop	r8
    42e4:	08 95       	ret

000042e6 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    42e6:	ef 92       	push	r14
    42e8:	ff 92       	push	r15
    42ea:	0f 93       	push	r16
    42ec:	1f 93       	push	r17
    42ee:	df 93       	push	r29
    42f0:	cf 93       	push	r28
    42f2:	cd b7       	in	r28, 0x3d	; 61
    42f4:	de b7       	in	r29, 0x3e	; 62
    42f6:	28 97       	sbiw	r28, 0x08	; 8
    42f8:	0f b6       	in	r0, 0x3f	; 63
    42fa:	f8 94       	cli
    42fc:	de bf       	out	0x3e, r29	; 62
    42fe:	0f be       	out	0x3f, r0	; 63
    4300:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4302:	7b 01       	movw	r14, r22
    4304:	8c 01       	movw	r16, r24
    4306:	ba e0       	ldi	r27, 0x0A	; 10
    4308:	16 95       	lsr	r17
    430a:	07 95       	ror	r16
    430c:	f7 94       	ror	r15
    430e:	e7 94       	ror	r14
    4310:	ba 95       	dec	r27
    4312:	d1 f7       	brne	.-12     	; 0x4308 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4314:	e9 82       	std	Y+1, r14	; 0x01
    4316:	fa 82       	std	Y+2, r15	; 0x02
    4318:	0b 83       	std	Y+3, r16	; 0x03
    431a:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    431c:	73 70       	andi	r23, 0x03	; 3
    431e:	80 70       	andi	r24, 0x00	; 0
    4320:	90 70       	andi	r25, 0x00	; 0
    4322:	23 eb       	ldi	r18, 0xB3	; 179
    4324:	36 ee       	ldi	r19, 0xE6	; 230
    4326:	4e e0       	ldi	r20, 0x0E	; 14
    4328:	50 e0       	ldi	r21, 0x00	; 0
    432a:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    432e:	6d 83       	std	Y+5, r22	; 0x05
    4330:	7e 83       	std	Y+6, r23	; 0x06
    4332:	8f 83       	std	Y+7, r24	; 0x07
    4334:	98 87       	std	Y+8, r25	; 0x08
    4336:	2e 2d       	mov	r18, r14
    4338:	3a 81       	ldd	r19, Y+2	; 0x02
    433a:	4b 81       	ldd	r20, Y+3	; 0x03
    433c:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    433e:	28 96       	adiw	r28, 0x08	; 8
    4340:	0f b6       	in	r0, 0x3f	; 63
    4342:	f8 94       	cli
    4344:	de bf       	out	0x3e, r29	; 62
    4346:	0f be       	out	0x3f, r0	; 63
    4348:	cd bf       	out	0x3d, r28	; 61
    434a:	cf 91       	pop	r28
    434c:	df 91       	pop	r29
    434e:	1f 91       	pop	r17
    4350:	0f 91       	pop	r16
    4352:	ff 90       	pop	r15
    4354:	ef 90       	pop	r14
    4356:	08 95       	ret

00004358 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4358:	8f 92       	push	r8
    435a:	9f 92       	push	r9
    435c:	af 92       	push	r10
    435e:	bf 92       	push	r11
    4360:	cf 92       	push	r12
    4362:	df 92       	push	r13
    4364:	ef 92       	push	r14
    4366:	ff 92       	push	r15
    4368:	0f 93       	push	r16
    436a:	1f 93       	push	r17
    436c:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    436e:	20 81       	ld	r18, Z
    4370:	31 81       	ldd	r19, Z+1	; 0x01
    4372:	42 81       	ldd	r20, Z+2	; 0x02
    4374:	53 81       	ldd	r21, Z+3	; 0x03
    4376:	64 81       	ldd	r22, Z+4	; 0x04
    4378:	75 81       	ldd	r23, Z+5	; 0x05
    437a:	86 81       	ldd	r24, Z+6	; 0x06
    437c:	97 81       	ldd	r25, Z+7	; 0x07
    437e:	21 15       	cp	r18, r1
    4380:	31 05       	cpc	r19, r1
    4382:	41 05       	cpc	r20, r1
    4384:	51 05       	cpc	r21, r1
    4386:	09 f4       	brne	.+2      	; 0x438a <_nrk_time_to_ticks_long+0x32>
    4388:	5b c0       	rjmp	.+182    	; 0x4440 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    438a:	5b 01       	movw	r10, r22
    438c:	6c 01       	movw	r12, r24
    438e:	ee 24       	eor	r14, r14
    4390:	ff 24       	eor	r15, r15
    4392:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4394:	60 e0       	ldi	r22, 0x00	; 0
    4396:	38 c0       	rjmp	.+112    	; 0x4408 <_nrk_time_to_ticks_long+0xb0>
    4398:	8a 2c       	mov	r8, r10
    439a:	ab 2d       	mov	r26, r11
    439c:	a6 53       	subi	r26, 0x36	; 54
    439e:	f1 e0       	ldi	r31, 0x01	; 1
    43a0:	ab 15       	cp	r26, r11
    43a2:	08 f0       	brcs	.+2      	; 0x43a6 <_nrk_time_to_ticks_long+0x4e>
    43a4:	f0 e0       	ldi	r31, 0x00	; 0
    43a6:	8c 2d       	mov	r24, r12
    43a8:	86 56       	subi	r24, 0x66	; 102
    43aa:	91 e0       	ldi	r25, 0x01	; 1
    43ac:	8c 15       	cp	r24, r12
    43ae:	08 f0       	brcs	.+2      	; 0x43b2 <_nrk_time_to_ticks_long+0x5a>
    43b0:	90 e0       	ldi	r25, 0x00	; 0
    43b2:	f8 0f       	add	r31, r24
    43b4:	71 e0       	ldi	r23, 0x01	; 1
    43b6:	f8 17       	cp	r31, r24
    43b8:	08 f0       	brcs	.+2      	; 0x43bc <_nrk_time_to_ticks_long+0x64>
    43ba:	70 e0       	ldi	r23, 0x00	; 0
    43bc:	97 2b       	or	r25, r23
    43be:	7d 2d       	mov	r23, r13
    43c0:	75 5c       	subi	r23, 0xC5	; 197
    43c2:	e1 e0       	ldi	r30, 0x01	; 1
    43c4:	7d 15       	cp	r23, r13
    43c6:	08 f0       	brcs	.+2      	; 0x43ca <_nrk_time_to_ticks_long+0x72>
    43c8:	e0 e0       	ldi	r30, 0x00	; 0
    43ca:	97 0f       	add	r25, r23
    43cc:	81 e0       	ldi	r24, 0x01	; 1
    43ce:	97 17       	cp	r25, r23
    43d0:	08 f0       	brcs	.+2      	; 0x43d4 <_nrk_time_to_ticks_long+0x7c>
    43d2:	80 e0       	ldi	r24, 0x00	; 0
    43d4:	8e 2b       	or	r24, r30
    43d6:	8e 0d       	add	r24, r14
    43d8:	e1 e0       	ldi	r30, 0x01	; 1
    43da:	8e 15       	cp	r24, r14
    43dc:	08 f0       	brcs	.+2      	; 0x43e0 <_nrk_time_to_ticks_long+0x88>
    43de:	e0 e0       	ldi	r30, 0x00	; 0
    43e0:	ef 0d       	add	r30, r15
    43e2:	71 e0       	ldi	r23, 0x01	; 1
    43e4:	ef 15       	cp	r30, r15
    43e6:	08 f0       	brcs	.+2      	; 0x43ea <_nrk_time_to_ticks_long+0x92>
    43e8:	70 e0       	ldi	r23, 0x00	; 0
    43ea:	70 0f       	add	r23, r16
    43ec:	b1 e0       	ldi	r27, 0x01	; 1
    43ee:	70 17       	cp	r23, r16
    43f0:	08 f0       	brcs	.+2      	; 0x43f4 <_nrk_time_to_ticks_long+0x9c>
    43f2:	b0 e0       	ldi	r27, 0x00	; 0
    43f4:	b1 0f       	add	r27, r17
    43f6:	a8 2c       	mov	r10, r8
    43f8:	ba 2e       	mov	r11, r26
    43fa:	cf 2e       	mov	r12, r31
    43fc:	d9 2e       	mov	r13, r25
    43fe:	e8 2e       	mov	r14, r24
    4400:	fe 2e       	mov	r15, r30
    4402:	07 2f       	mov	r16, r23
    4404:	1b 2f       	mov	r17, r27
    4406:	6f 5f       	subi	r22, 0xFF	; 255
    4408:	86 2f       	mov	r24, r22
    440a:	90 e0       	ldi	r25, 0x00	; 0
    440c:	a0 e0       	ldi	r26, 0x00	; 0
    440e:	b0 e0       	ldi	r27, 0x00	; 0
    4410:	82 17       	cp	r24, r18
    4412:	93 07       	cpc	r25, r19
    4414:	a4 07       	cpc	r26, r20
    4416:	b5 07       	cpc	r27, r21
    4418:	08 f4       	brcc	.+2      	; 0x441c <_nrk_time_to_ticks_long+0xc4>
    441a:	be cf       	rjmp	.-132    	; 0x4398 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    441c:	95 01       	movw	r18, r10
    441e:	a6 01       	movw	r20, r12
    4420:	b7 01       	movw	r22, r14
    4422:	c8 01       	movw	r24, r16
    4424:	e3 eb       	ldi	r30, 0xB3	; 179
    4426:	ae 2e       	mov	r10, r30
    4428:	06 ee       	ldi	r16, 0xE6	; 230
    442a:	b0 2e       	mov	r11, r16
    442c:	1e e0       	ldi	r17, 0x0E	; 14
    442e:	c1 2e       	mov	r12, r17
    4430:	dd 24       	eor	r13, r13
    4432:	ee 24       	eor	r14, r14
    4434:	ff 24       	eor	r15, r15
    4436:	00 e0       	ldi	r16, 0x00	; 0
    4438:	10 e0       	ldi	r17, 0x00	; 0
    443a:	0e 94 cd 32 	call	0x659a	; 0x659a <__udivdi3>
    443e:	06 c0       	rjmp	.+12     	; 0x444c <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4440:	23 eb       	ldi	r18, 0xB3	; 179
    4442:	36 ee       	ldi	r19, 0xE6	; 230
    4444:	4e e0       	ldi	r20, 0x0E	; 14
    4446:	50 e0       	ldi	r21, 0x00	; 0
    4448:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    444c:	b9 01       	movw	r22, r18
    444e:	ca 01       	movw	r24, r20
}
return ticks;
}
    4450:	1f 91       	pop	r17
    4452:	0f 91       	pop	r16
    4454:	ff 90       	pop	r15
    4456:	ef 90       	pop	r14
    4458:	df 90       	pop	r13
    445a:	cf 90       	pop	r12
    445c:	bf 90       	pop	r11
    445e:	af 90       	pop	r10
    4460:	9f 90       	pop	r9
    4462:	8f 90       	pop	r8
    4464:	08 95       	ret

00004466 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    4466:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    4468:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    446a:	0e 94 b9 17 	call	0x2f72	; 0x2f72 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    446e:	0e 94 77 25 	call	0x4aee	; 0x4aee <_nrk_get_next_wakeup>
    4472:	85 31       	cpi	r24, 0x15	; 21
    4474:	10 f4       	brcc	.+4      	; 0x447a <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4476:	10 93 2c 07 	sts	0x072C, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    447a:	0e 94 e9 26 	call	0x4dd2	; 0x4dd2 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    447e:	80 91 ce 05 	lds	r24, 0x05CE
    4482:	85 35       	cpi	r24, 0x55	; 85
    4484:	19 f0       	breq	.+6      	; 0x448c <nrk_idle_task+0x26>
    4486:	88 e0       	ldi	r24, 0x08	; 8
    4488:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    448c:	80 91 a2 04 	lds	r24, 0x04A2
    4490:	85 35       	cpi	r24, 0x55	; 85
    4492:	59 f3       	breq	.-42     	; 0x446a <nrk_idle_task+0x4>
    4494:	88 e0       	ldi	r24, 0x08	; 8
    4496:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <nrk_error_add>
    449a:	e7 cf       	rjmp	.-50     	; 0x446a <nrk_idle_task+0x4>

0000449c <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    449c:	2f 92       	push	r2
    449e:	3f 92       	push	r3
    44a0:	4f 92       	push	r4
    44a2:	5f 92       	push	r5
    44a4:	6f 92       	push	r6
    44a6:	7f 92       	push	r7
    44a8:	8f 92       	push	r8
    44aa:	9f 92       	push	r9
    44ac:	af 92       	push	r10
    44ae:	bf 92       	push	r11
    44b0:	cf 92       	push	r12
    44b2:	df 92       	push	r13
    44b4:	ef 92       	push	r14
    44b6:	ff 92       	push	r15
    44b8:	0f 93       	push	r16
    44ba:	1f 93       	push	r17
    44bc:	df 93       	push	r29
    44be:	cf 93       	push	r28
    44c0:	0f 92       	push	r0
    44c2:	cd b7       	in	r28, 0x3d	; 61
    44c4:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    44c6:	0e 94 76 25 	call	0x4aec	; 0x4aec <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    44ca:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    44ce:	0e 94 f2 24 	call	0x49e4	; 0x49e4 <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    44d2:	0e 94 f8 24 	call	0x49f0	; 0x49f0 <_nrk_high_speed_timer_get>
    44d6:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    44d8:	8a ef       	ldi	r24, 0xFA	; 250
    44da:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    44de:	60 91 a9 05 	lds	r22, 0x05A9
    44e2:	70 e0       	ldi	r23, 0x00	; 0
    44e4:	80 e0       	ldi	r24, 0x00	; 0
    44e6:	90 e0       	ldi	r25, 0x00	; 0
    44e8:	23 eb       	ldi	r18, 0xB3	; 179
    44ea:	36 ee       	ldi	r19, 0xE6	; 230
    44ec:	4e e0       	ldi	r20, 0x0E	; 14
    44ee:	50 e0       	ldi	r21, 0x00	; 0
    44f0:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    44f4:	7b 01       	movw	r14, r22
    44f6:	8c 01       	movw	r16, r24
    44f8:	80 91 33 07 	lds	r24, 0x0733
    44fc:	90 91 34 07 	lds	r25, 0x0734
    4500:	a0 91 35 07 	lds	r26, 0x0735
    4504:	b0 91 36 07 	lds	r27, 0x0736
    4508:	e8 0e       	add	r14, r24
    450a:	f9 1e       	adc	r15, r25
    450c:	0a 1f       	adc	r16, r26
    450e:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4510:	c8 01       	movw	r24, r16
    4512:	b7 01       	movw	r22, r14
    4514:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    4518:	e6 1a       	sub	r14, r22
    451a:	f7 0a       	sbc	r15, r23
    451c:	08 0b       	sbc	r16, r24
    451e:	19 0b       	sbc	r17, r25
    4520:	80 91 2f 07 	lds	r24, 0x072F
    4524:	90 91 30 07 	lds	r25, 0x0730
    4528:	a0 91 31 07 	lds	r26, 0x0731
    452c:	b0 91 32 07 	lds	r27, 0x0732

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4530:	e3 eb       	ldi	r30, 0xB3	; 179
    4532:	ae 2e       	mov	r10, r30
    4534:	e6 ee       	ldi	r30, 0xE6	; 230
    4536:	be 2e       	mov	r11, r30
    4538:	ee e0       	ldi	r30, 0x0E	; 14
    453a:	ce 2e       	mov	r12, r30
    453c:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    453e:	14 c0       	rjmp	.+40     	; 0x4568 <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    4540:	80 e0       	ldi	r24, 0x00	; 0
    4542:	96 e3       	ldi	r25, 0x36	; 54
    4544:	a5 e6       	ldi	r26, 0x65	; 101
    4546:	b4 ec       	ldi	r27, 0xC4	; 196
    4548:	e8 0e       	add	r14, r24
    454a:	f9 1e       	adc	r15, r25
    454c:	0a 1f       	adc	r16, r26
    454e:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4550:	c8 01       	movw	r24, r16
    4552:	b7 01       	movw	r22, r14
    4554:	a6 01       	movw	r20, r12
    4556:	95 01       	movw	r18, r10
    4558:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    455c:	e6 1a       	sub	r14, r22
    455e:	f7 0a       	sbc	r15, r23
    4560:	08 0b       	sbc	r16, r24
    4562:	19 0b       	sbc	r17, r25
    4564:	d4 01       	movw	r26, r8
    4566:	c3 01       	movw	r24, r6
    4568:	3c 01       	movw	r6, r24
    456a:	4d 01       	movw	r8, r26
    456c:	08 94       	sec
    456e:	61 1c       	adc	r6, r1
    4570:	71 1c       	adc	r7, r1
    4572:	81 1c       	adc	r8, r1
    4574:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4576:	e0 e0       	ldi	r30, 0x00	; 0
    4578:	ee 16       	cp	r14, r30
    457a:	ea ec       	ldi	r30, 0xCA	; 202
    457c:	fe 06       	cpc	r15, r30
    457e:	ea e9       	ldi	r30, 0x9A	; 154
    4580:	0e 07       	cpc	r16, r30
    4582:	eb e3       	ldi	r30, 0x3B	; 59
    4584:	1e 07       	cpc	r17, r30
    4586:	e0 f6       	brcc	.-72     	; 0x4540 <_nrk_scheduler+0xa4>
    4588:	80 93 2f 07 	sts	0x072F, r24
    458c:	90 93 30 07 	sts	0x0730, r25
    4590:	a0 93 31 07 	sts	0x0731, r26
    4594:	b0 93 32 07 	sts	0x0732, r27
    4598:	e0 92 33 07 	sts	0x0733, r14
    459c:	f0 92 34 07 	sts	0x0734, r15
    45a0:	00 93 35 07 	sts	0x0735, r16
    45a4:	10 93 36 07 	sts	0x0736, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    45a8:	e0 91 38 07 	lds	r30, 0x0738
    45ac:	f0 91 39 07 	lds	r31, 0x0739
    45b0:	85 81       	ldd	r24, Z+5	; 0x05
    45b2:	88 23       	and	r24, r24
    45b4:	b9 f0       	breq	.+46     	; 0x45e4 <_nrk_scheduler+0x148>
    45b6:	81 85       	ldd	r24, Z+9	; 0x09
    45b8:	84 30       	cpi	r24, 0x04	; 4
    45ba:	a1 f0       	breq	.+40     	; 0x45e4 <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    45bc:	87 81       	ldd	r24, Z+7	; 0x07
    45be:	82 30       	cpi	r24, 0x02	; 2
    45c0:	29 f0       	breq	.+10     	; 0x45cc <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    45c2:	88 23       	and	r24, r24
    45c4:	41 f0       	breq	.+16     	; 0x45d6 <_nrk_scheduler+0x13a>
    45c6:	86 81       	ldd	r24, Z+6	; 0x06
    45c8:	88 23       	and	r24, r24
    45ca:	11 f4       	brne	.+4      	; 0x45d0 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    45cc:	85 e0       	ldi	r24, 0x05	; 5
    45ce:	01 c0       	rjmp	.+2      	; 0x45d2 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    45d0:	83 e0       	ldi	r24, 0x03	; 3
    45d2:	81 87       	std	Z+9, r24	; 0x09
    45d4:	04 c0       	rjmp	.+8      	; 0x45de <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    45d6:	83 e0       	ldi	r24, 0x03	; 3
    45d8:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    45da:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    45dc:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    45de:	80 85       	ldd	r24, Z+8	; 0x08
    45e0:	0e 94 c7 1c 	call	0x398e	; 0x398e <nrk_rem_from_readyQ>
     
    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    45e4:	e0 91 38 07 	lds	r30, 0x0738
    45e8:	f0 91 39 07 	lds	r31, 0x0739
    45ec:	85 8d       	ldd	r24, Z+29	; 0x1d
    45ee:	96 8d       	ldd	r25, Z+30	; 0x1e
    45f0:	00 97       	sbiw	r24, 0x00	; 0
    45f2:	09 f4       	brne	.+2      	; 0x45f6 <_nrk_scheduler+0x15a>
    45f4:	8d c0       	rjmp	.+282    	; 0x4710 <_nrk_scheduler+0x274>
    45f6:	60 85       	ldd	r22, Z+8	; 0x08
    45f8:	66 23       	and	r22, r22
    45fa:	09 f4       	brne	.+2      	; 0x45fe <_nrk_scheduler+0x162>
    45fc:	89 c0       	rjmp	.+274    	; 0x4710 <_nrk_scheduler+0x274>
    45fe:	81 85       	ldd	r24, Z+9	; 0x09
    4600:	84 30       	cpi	r24, 0x04	; 4
    4602:	09 f4       	brne	.+2      	; 0x4606 <_nrk_scheduler+0x16a>
    4604:	85 c0       	rjmp	.+266    	; 0x4710 <_nrk_scheduler+0x274>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    4606:	21 8d       	ldd	r18, Z+25	; 0x19
    4608:	32 8d       	ldd	r19, Z+26	; 0x1a
    460a:	80 91 a9 05 	lds	r24, 0x05A9
    460e:	90 e0       	ldi	r25, 0x00	; 0
    4610:	28 17       	cp	r18, r24
    4612:	39 07       	cpc	r19, r25
    4614:	c8 f5       	brcc	.+114    	; 0x4688 <_nrk_scheduler+0x1ec>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    4616:	82 e0       	ldi	r24, 0x02	; 2
    4618:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
            if(nrk_cur_task_TCB->task_type == CBS_TASK && 
    461c:	e0 91 38 07 	lds	r30, 0x0738
    4620:	f0 91 39 07 	lds	r31, 0x0739
    4624:	81 a1       	ldd	r24, Z+33	; 0x21
    4626:	83 30       	cpi	r24, 0x03	; 3
    4628:	61 f5       	brne	.+88     	; 0x4682 <_nrk_scheduler+0x1e6>
    462a:	81 85       	ldd	r24, Z+9	; 0x09
    462c:	83 30       	cpi	r24, 0x03	; 3
    462e:	49 f1       	breq	.+82     	; 0x4682 <_nrk_scheduler+0x1e6>
		    nrk_cur_task_TCB->task_state != SUSPENDED
		    ){
                printf("CBS goes exhausted \n");
    4630:	8e e8       	ldi	r24, 0x8E	; 142
    4632:	92 e0       	ldi	r25, 0x02	; 2
    4634:	0e 94 a9 42 	call	0x8552	; 0x8552 <puts>
                // budget goes out
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    4638:	e0 91 38 07 	lds	r30, 0x0738
    463c:	f0 91 39 07 	lds	r31, 0x0739
    4640:	85 8d       	ldd	r24, Z+29	; 0x1d
    4642:	96 8d       	ldd	r25, Z+30	; 0x1e
    4644:	92 8f       	std	Z+26, r25	; 0x1a
    4646:	81 8f       	std	Z+25, r24	; 0x19
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    4648:	83 8d       	ldd	r24, Z+27	; 0x1b
    464a:	94 8d       	ldd	r25, Z+28	; 0x1c
    464c:	90 8f       	std	Z+24, r25	; 0x18
    464e:	87 8b       	std	Z+23, r24	; 0x17
                printf("Replenish CBS of Task %d\n",nrk_cur_task_TCB->task_ID);
    4650:	00 d0       	rcall	.+0      	; 0x4652 <_nrk_scheduler+0x1b6>
    4652:	00 d0       	rcall	.+0      	; 0x4654 <_nrk_scheduler+0x1b8>
    4654:	82 ea       	ldi	r24, 0xA2	; 162
    4656:	92 e0       	ldi	r25, 0x02	; 2
    4658:	ad b7       	in	r26, 0x3d	; 61
    465a:	be b7       	in	r27, 0x3e	; 62
    465c:	12 96       	adiw	r26, 0x02	; 2
    465e:	9c 93       	st	X, r25
    4660:	8e 93       	st	-X, r24
    4662:	11 97       	sbiw	r26, 0x01	; 1
    4664:	80 85       	ldd	r24, Z+8	; 0x08
    4666:	99 27       	eor	r25, r25
    4668:	87 fd       	sbrc	r24, 7
    466a:	90 95       	com	r25
    466c:	14 96       	adiw	r26, 0x04	; 4
    466e:	9c 93       	st	X, r25
    4670:	8e 93       	st	-X, r24
    4672:	13 97       	sbiw	r26, 0x03	; 3
    4674:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
    4678:	0f 90       	pop	r0
    467a:	0f 90       	pop	r0
    467c:	0f 90       	pop	r0
    467e:	0f 90       	pop	r0
    4680:	07 c0       	rjmp	.+14     	; 0x4690 <_nrk_scheduler+0x1f4>
            }else{
                nrk_cur_task_TCB->cpu_remaining=0;
    4682:	12 8e       	std	Z+26, r1	; 0x1a
    4684:	11 8e       	std	Z+25, r1	; 0x19
    4686:	04 c0       	rjmp	.+8      	; 0x4690 <_nrk_scheduler+0x1f4>
            }
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    4688:	28 1b       	sub	r18, r24
    468a:	39 0b       	sbc	r19, r25
    468c:	32 8f       	std	Z+26, r19	; 0x1a
    468e:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    4690:	e0 91 38 07 	lds	r30, 0x0738
    4694:	f0 91 39 07 	lds	r31, 0x0739
    4698:	00 85       	ldd	r16, Z+8	; 0x08
      //                  printf("cpu remaining of %d is %d \n",task_ID,nrk_task_TCB[task_ID].cpu_remaining);

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    469a:	21 8d       	ldd	r18, Z+25	; 0x19
    469c:	32 8d       	ldd	r19, Z+26	; 0x1a
    469e:	21 15       	cp	r18, r1
    46a0:	31 05       	cpc	r19, r1
    46a2:	b1 f5       	brne	.+108    	; 0x4710 <_nrk_scheduler+0x274>
        {
            //printf("Task %d cpu remaining = 0\n", task_ID);
            //printf("Task type is %d\n", nrk_cur_task_TCB->task_type);
            // Here we dont need to suspend CBS
            if(nrk_cur_task_TCB->task_type == BASIC_TASK){
    46a4:	81 a1       	ldd	r24, Z+33	; 0x21
    46a6:	81 30       	cpi	r24, 0x01	; 1
    46a8:	71 f4       	brne	.+28     	; 0x46c6 <_nrk_scheduler+0x22a>
#ifdef NRK_STATS_TRACKER
                _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
                nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    46aa:	83 e0       	ldi	r24, 0x03	; 3
    46ac:	60 2f       	mov	r22, r16
    46ae:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
                nrk_cur_task_TCB->task_state = SUSPENDED;
    46b2:	e0 91 38 07 	lds	r30, 0x0738
    46b6:	f0 91 39 07 	lds	r31, 0x0739
    46ba:	83 e0       	ldi	r24, 0x03	; 3
    46bc:	81 87       	std	Z+9, r24	; 0x09
                nrk_rem_from_readyQ(task_ID);
    46be:	80 2f       	mov	r24, r16
    46c0:	0e 94 c7 1c 	call	0x398e	; 0x398e <nrk_rem_from_readyQ>
    46c4:	25 c0       	rjmp	.+74     	; 0x4710 <_nrk_scheduler+0x274>
            }else if(nrk_cur_task_TCB->task_type == CBS_TASK
    46c6:	83 30       	cpi	r24, 0x03	; 3
    46c8:	19 f5       	brne	.+70     	; 0x4710 <_nrk_scheduler+0x274>
		    && nrk_cur_task_TCB->task_state != SUSPENDED
    46ca:	81 85       	ldd	r24, Z+9	; 0x09
    46cc:	83 30       	cpi	r24, 0x03	; 3
    46ce:	01 f1       	breq	.+64     	; 0x4710 <_nrk_scheduler+0x274>
		    ){
                // We need replenish the budget for CBS
                printf("Task %d: Replenish CBS \n", task_ID);
    46d0:	00 d0       	rcall	.+0      	; 0x46d2 <_nrk_scheduler+0x236>
    46d2:	00 d0       	rcall	.+0      	; 0x46d4 <_nrk_scheduler+0x238>
    46d4:	2c eb       	ldi	r18, 0xBC	; 188
    46d6:	32 e0       	ldi	r19, 0x02	; 2
    46d8:	ed b7       	in	r30, 0x3d	; 61
    46da:	fe b7       	in	r31, 0x3e	; 62
    46dc:	32 83       	std	Z+2, r19	; 0x02
    46de:	21 83       	std	Z+1, r18	; 0x01
    46e0:	80 2f       	mov	r24, r16
    46e2:	99 27       	eor	r25, r25
    46e4:	87 fd       	sbrc	r24, 7
    46e6:	90 95       	com	r25
    46e8:	94 83       	std	Z+4, r25	; 0x04
    46ea:	83 83       	std	Z+3, r24	; 0x03
    46ec:	0e 94 97 42 	call	0x852e	; 0x852e <printf>
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    46f0:	e0 91 38 07 	lds	r30, 0x0738
    46f4:	f0 91 39 07 	lds	r31, 0x0739
    46f8:	85 8d       	ldd	r24, Z+29	; 0x1d
    46fa:	96 8d       	ldd	r25, Z+30	; 0x1e
    46fc:	92 8f       	std	Z+26, r25	; 0x1a
    46fe:	81 8f       	std	Z+25, r24	; 0x19
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    4700:	83 8d       	ldd	r24, Z+27	; 0x1b
    4702:	94 8d       	ldd	r25, Z+28	; 0x1c
    4704:	90 8f       	std	Z+24, r25	; 0x18
    4706:	87 8b       	std	Z+23, r24	; 0x17
    4708:	0f 90       	pop	r0
    470a:	0f 90       	pop	r0
    470c:	0f 90       	pop	r0
    470e:	0f 90       	pop	r0
    4710:	70 e7       	ldi	r23, 0x70	; 112
    4712:	27 2e       	mov	r2, r23
    4714:	76 e0       	ldi	r23, 0x06	; 6
    4716:	37 2e       	mov	r3, r23

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4718:	00 e6       	ldi	r16, 0x60	; 96
    471a:	1a ee       	ldi	r17, 0xEA	; 234
    471c:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    471e:	61 e0       	ldi	r22, 0x01	; 1
    4720:	66 2e       	mov	r6, r22
    4722:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4724:	5a ef       	ldi	r21, 0xFA	; 250
    4726:	e5 2e       	mov	r14, r21
    4728:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    472a:	42 e0       	ldi	r20, 0x02	; 2
    472c:	94 2e       	mov	r9, r20
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    472e:	31 e0       	ldi	r19, 0x01	; 1
    4730:	a3 2e       	mov	r10, r19
    4732:	b1 2c       	mov	r11, r1
    4734:	c1 2c       	mov	r12, r1
    4736:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4738:	d1 01       	movw	r26, r2
    473a:	13 96       	adiw	r26, 0x03	; 3
    473c:	8c 91       	ld	r24, X
    473e:	13 97       	sbiw	r26, 0x03	; 3
    4740:	8f 3f       	cpi	r24, 0xFF	; 255
    4742:	09 f4       	brne	.+2      	; 0x4746 <_nrk_scheduler+0x2aa>
    4744:	c4 c0       	rjmp	.+392    	; 0x48ce <_nrk_scheduler+0x432>
        nrk_task_TCB[task_ID].suspend_flag=0;
    4746:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4748:	88 23       	and	r24, r24
    474a:	09 f4       	brne	.+2      	; 0x474e <_nrk_scheduler+0x2b2>
    474c:	43 c0       	rjmp	.+134    	; 0x47d4 <_nrk_scheduler+0x338>
    474e:	14 96       	adiw	r26, 0x04	; 4
    4750:	8c 91       	ld	r24, X
    4752:	14 97       	sbiw	r26, 0x04	; 4
    4754:	84 30       	cpi	r24, 0x04	; 4
    4756:	f1 f1       	breq	.+124    	; 0x47d4 <_nrk_scheduler+0x338>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4758:	50 96       	adiw	r26, 0x10	; 16
    475a:	4d 91       	ld	r20, X+
    475c:	5c 91       	ld	r21, X
    475e:	51 97       	sbiw	r26, 0x11	; 17
    4760:	80 91 a9 05 	lds	r24, 0x05A9
    4764:	90 e0       	ldi	r25, 0x00	; 0
    4766:	48 17       	cp	r20, r24
    4768:	59 07       	cpc	r21, r25
    476a:	38 f0       	brcs	.+14     	; 0x477a <_nrk_scheduler+0x2de>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    476c:	48 1b       	sub	r20, r24
    476e:	59 0b       	sbc	r21, r25
    4770:	51 96       	adiw	r26, 0x11	; 17
    4772:	5c 93       	st	X, r21
    4774:	4e 93       	st	-X, r20
    4776:	50 97       	sbiw	r26, 0x10	; 16
    4778:	03 c0       	rjmp	.+6      	; 0x4780 <_nrk_scheduler+0x2e4>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    477a:	f1 01       	movw	r30, r2
    477c:	11 8a       	std	Z+17, r1	; 0x11
    477e:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    4780:	d1 01       	movw	r26, r2
    4782:	52 96       	adiw	r26, 0x12	; 18
    4784:	4d 91       	ld	r20, X+
    4786:	5c 91       	ld	r21, X
    4788:	53 97       	sbiw	r26, 0x13	; 19
    478a:	48 17       	cp	r20, r24
    478c:	59 07       	cpc	r21, r25
    478e:	38 f0       	brcs	.+14     	; 0x479e <_nrk_scheduler+0x302>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    4790:	48 1b       	sub	r20, r24
    4792:	59 0b       	sbc	r21, r25
    4794:	53 96       	adiw	r26, 0x13	; 19
    4796:	5c 93       	st	X, r21
    4798:	4e 93       	st	-X, r20
    479a:	52 97       	sbiw	r26, 0x12	; 18
    479c:	12 c0       	rjmp	.+36     	; 0x47c2 <_nrk_scheduler+0x326>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    479e:	f1 01       	movw	r30, r2
    47a0:	66 89       	ldd	r22, Z+22	; 0x16
    47a2:	77 89       	ldd	r23, Z+23	; 0x17
    47a4:	86 17       	cp	r24, r22
    47a6:	97 07       	cpc	r25, r23
    47a8:	28 f4       	brcc	.+10     	; 0x47b4 <_nrk_scheduler+0x318>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    47aa:	68 1b       	sub	r22, r24
    47ac:	79 0b       	sbc	r23, r25
    47ae:	73 8b       	std	Z+19, r23	; 0x13
    47b0:	62 8b       	std	Z+18, r22	; 0x12
    47b2:	07 c0       	rjmp	.+14     	; 0x47c2 <_nrk_scheduler+0x326>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    47b4:	0e 94 68 40 	call	0x80d0	; 0x80d0 <__udivmodhi4>
    47b8:	d1 01       	movw	r26, r2
    47ba:	53 96       	adiw	r26, 0x13	; 19
    47bc:	9c 93       	st	X, r25
    47be:	8e 93       	st	-X, r24
    47c0:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    47c2:	f1 01       	movw	r30, r2
    47c4:	82 89       	ldd	r24, Z+18	; 0x12
    47c6:	93 89       	ldd	r25, Z+19	; 0x13
    47c8:	00 97       	sbiw	r24, 0x00	; 0
    47ca:	21 f4       	brne	.+8      	; 0x47d4 <_nrk_scheduler+0x338>
    47cc:	86 89       	ldd	r24, Z+22	; 0x16
    47ce:	97 89       	ldd	r25, Z+23	; 0x17
    47d0:	93 8b       	std	Z+19, r25	; 0x13
    47d2:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    47d4:	d1 01       	movw	r26, r2
    47d6:	14 96       	adiw	r26, 0x04	; 4
    47d8:	8c 91       	ld	r24, X
    47da:	14 97       	sbiw	r26, 0x04	; 4
    47dc:	83 30       	cpi	r24, 0x03	; 3
    47de:	09 f0       	breq	.+2      	; 0x47e2 <_nrk_scheduler+0x346>
    47e0:	76 c0       	rjmp	.+236    	; 0x48ce <_nrk_scheduler+0x432>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    47e2:	50 96       	adiw	r26, 0x10	; 16
    47e4:	8d 91       	ld	r24, X+
    47e6:	9c 91       	ld	r25, X
    47e8:	51 97       	sbiw	r26, 0x11	; 17
    47ea:	00 97       	sbiw	r24, 0x00	; 0
    47ec:	09 f0       	breq	.+2      	; 0x47f0 <_nrk_scheduler+0x354>
    47ee:	66 c0       	rjmp	.+204    	; 0x48bc <_nrk_scheduler+0x420>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    47f0:	12 96       	adiw	r26, 0x02	; 2
    47f2:	8c 91       	ld	r24, X
    47f4:	12 97       	sbiw	r26, 0x02	; 2
    47f6:	88 23       	and	r24, r24
    47f8:	a9 f0       	breq	.+42     	; 0x4824 <_nrk_scheduler+0x388>
    47fa:	11 96       	adiw	r26, 0x01	; 1
    47fc:	8c 91       	ld	r24, X
    47fe:	11 97       	sbiw	r26, 0x01	; 1
    4800:	88 23       	and	r24, r24
    4802:	81 f0       	breq	.+32     	; 0x4824 <_nrk_scheduler+0x388>
    4804:	d6 01       	movw	r26, r12
    4806:	c5 01       	movw	r24, r10
    4808:	00 90 28 07 	lds	r0, 0x0728
    480c:	04 c0       	rjmp	.+8      	; 0x4816 <_nrk_scheduler+0x37a>
    480e:	88 0f       	add	r24, r24
    4810:	99 1f       	adc	r25, r25
    4812:	aa 1f       	adc	r26, r26
    4814:	bb 1f       	adc	r27, r27
    4816:	0a 94       	dec	r0
    4818:	d2 f7       	brpl	.-12     	; 0x480e <_nrk_scheduler+0x372>
    481a:	f1 01       	movw	r30, r2
    481c:	84 87       	std	Z+12, r24	; 0x0c
    481e:	95 87       	std	Z+13, r25	; 0x0d
    4820:	a6 87       	std	Z+14, r26	; 0x0e
    4822:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4824:	d1 01       	movw	r26, r2
    4826:	12 96       	adiw	r26, 0x02	; 2
    4828:	1c 92       	st	X, r1
    482a:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    482c:	11 96       	adiw	r26, 0x01	; 1
    482e:	1c 92       	st	X, r1
    4830:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    4832:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    4834:	5a 96       	adiw	r26, 0x1a	; 26
    4836:	4d 91       	ld	r20, X+
    4838:	5c 91       	ld	r21, X
    483a:	5b 97       	sbiw	r26, 0x1b	; 27
    483c:	56 96       	adiw	r26, 0x16	; 22
    483e:	8d 91       	ld	r24, X+
    4840:	9c 91       	ld	r25, X
    4842:	57 97       	sbiw	r26, 0x17	; 23
    4844:	58 96       	adiw	r26, 0x18	; 24
    4846:	6d 91       	ld	r22, X+
    4848:	7c 91       	ld	r23, X
    484a:	59 97       	sbiw	r26, 0x19	; 25
    484c:	41 30       	cpi	r20, 0x01	; 1
    484e:	51 05       	cpc	r21, r1
    4850:	d9 f4       	brne	.+54     	; 0x4888 <_nrk_scheduler+0x3ec>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4852:	55 96       	adiw	r26, 0x15	; 21
    4854:	7c 93       	st	X, r23
    4856:	6e 93       	st	-X, r22
    4858:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    485a:	14 96       	adiw	r26, 0x04	; 4
    485c:	9c 92       	st	X, r9
    485e:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    4860:	52 96       	adiw	r26, 0x12	; 18
    4862:	4d 91       	ld	r20, X+
    4864:	5c 91       	ld	r21, X
    4866:	53 97       	sbiw	r26, 0x13	; 19
    4868:	51 96       	adiw	r26, 0x11	; 17
    486a:	5c 93       	st	X, r21
    486c:	4e 93       	st	-X, r20
    486e:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4870:	00 97       	sbiw	r24, 0x00	; 0
    4872:	21 f4       	brne	.+8      	; 0x487c <_nrk_scheduler+0x3e0>
    4874:	51 96       	adiw	r26, 0x11	; 17
    4876:	fc 92       	st	X, r15
    4878:	ee 92       	st	-X, r14
    487a:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    487c:	82 2f       	mov	r24, r18
    487e:	29 83       	std	Y+1, r18	; 0x01
    4880:	0e 94 08 1c 	call	0x3810	; 0x3810 <nrk_add_to_readyQ>
    4884:	29 81       	ldd	r18, Y+1	; 0x01
    4886:	1a c0       	rjmp	.+52     	; 0x48bc <_nrk_scheduler+0x420>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4888:	f1 01       	movw	r30, r2
    488a:	75 8b       	std	Z+21, r23	; 0x15
    488c:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    488e:	ba 01       	movw	r22, r20
    4890:	61 50       	subi	r22, 0x01	; 1
    4892:	70 40       	sbci	r23, 0x00	; 0
    4894:	68 9f       	mul	r22, r24
    4896:	a0 01       	movw	r20, r0
    4898:	69 9f       	mul	r22, r25
    489a:	50 0d       	add	r21, r0
    489c:	78 9f       	mul	r23, r24
    489e:	50 0d       	add	r21, r0
    48a0:	11 24       	eor	r1, r1
    48a2:	51 8b       	std	Z+17, r21	; 0x11
    48a4:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    48a6:	53 8b       	std	Z+19, r21	; 0x13
    48a8:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    48aa:	00 97       	sbiw	r24, 0x00	; 0
    48ac:	11 f4       	brne	.+4      	; 0x48b2 <_nrk_scheduler+0x416>
    48ae:	f1 8a       	std	Z+17, r15	; 0x11
    48b0:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    48b2:	d1 01       	movw	r26, r2
    48b4:	5b 96       	adiw	r26, 0x1b	; 27
    48b6:	7c 92       	st	X, r7
    48b8:	6e 92       	st	-X, r6
    48ba:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    48bc:	f1 01       	movw	r30, r2
    48be:	80 89       	ldd	r24, Z+16	; 0x10
    48c0:	91 89       	ldd	r25, Z+17	; 0x11
    48c2:	00 97       	sbiw	r24, 0x00	; 0
    48c4:	21 f0       	breq	.+8      	; 0x48ce <_nrk_scheduler+0x432>
    48c6:	80 17       	cp	r24, r16
    48c8:	91 07       	cpc	r25, r17
    48ca:	08 f4       	brcc	.+2      	; 0x48ce <_nrk_scheduler+0x432>
    48cc:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    48ce:	2f 5f       	subi	r18, 0xFF	; 255
    48d0:	82 e2       	ldi	r24, 0x22	; 34
    48d2:	90 e0       	ldi	r25, 0x00	; 0
    48d4:	28 0e       	add	r2, r24
    48d6:	39 1e       	adc	r3, r25
    48d8:	25 30       	cpi	r18, 0x05	; 5
    48da:	09 f0       	breq	.+2      	; 0x48de <_nrk_scheduler+0x442>
    48dc:	2d cf       	rjmp	.-422    	; 0x4738 <_nrk_scheduler+0x29c>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    48de:	0e 94 c9 1b 	call	0x3792	; 0x3792 <nrk_get_high_ready_task_ID>
    48e2:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    48e4:	28 2f       	mov	r18, r24
    48e6:	33 27       	eor	r19, r19
    48e8:	27 fd       	sbrc	r18, 7
    48ea:	30 95       	com	r19
    48ec:	f9 01       	movw	r30, r18
    48ee:	ee 0f       	add	r30, r30
    48f0:	ff 1f       	adc	r31, r31
    48f2:	85 e0       	ldi	r24, 0x05	; 5
    48f4:	22 0f       	add	r18, r18
    48f6:	33 1f       	adc	r19, r19
    48f8:	8a 95       	dec	r24
    48fa:	e1 f7       	brne	.-8      	; 0x48f4 <_nrk_scheduler+0x458>
    48fc:	e2 0f       	add	r30, r18
    48fe:	f3 1f       	adc	r31, r19
    4900:	e5 59       	subi	r30, 0x95	; 149
    4902:	f9 4f       	sbci	r31, 0xF9	; 249
    4904:	82 85       	ldd	r24, Z+10	; 0x0a
    4906:	80 93 3a 07 	sts	0x073A, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    490a:	f0 93 2a 07 	sts	0x072A, r31
    490e:	e0 93 29 07 	sts	0x0729, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4912:	ee 20       	and	r14, r14
    4914:	b9 f0       	breq	.+46     	; 0x4944 <_nrk_scheduler+0x4a8>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4916:	25 8d       	ldd	r18, Z+29	; 0x1d
    4918:	36 8d       	ldd	r19, Z+30	; 0x1e
    491a:	21 15       	cp	r18, r1
    491c:	31 05       	cpc	r19, r1
    491e:	51 f0       	breq	.+20     	; 0x4934 <_nrk_scheduler+0x498>
    4920:	21 8d       	ldd	r18, Z+25	; 0x19
    4922:	32 8d       	ldd	r19, Z+26	; 0x1a
    4924:	2a 3f       	cpi	r18, 0xFA	; 250
    4926:	31 05       	cpc	r19, r1
    4928:	28 f4       	brcc	.+10     	; 0x4934 <_nrk_scheduler+0x498>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    492a:	20 17       	cp	r18, r16
    492c:	31 07       	cpc	r19, r17
    492e:	08 f4       	brcc	.+2      	; 0x4932 <_nrk_scheduler+0x496>
    4930:	4b c0       	rjmp	.+150    	; 0x49c8 <_nrk_scheduler+0x52c>
    4932:	0d c0       	rjmp	.+26     	; 0x494e <_nrk_scheduler+0x4b2>
    4934:	98 01       	movw	r18, r16
    4936:	0b 3f       	cpi	r16, 0xFB	; 251
    4938:	11 05       	cpc	r17, r1
    493a:	08 f4       	brcc	.+2      	; 0x493e <_nrk_scheduler+0x4a2>
    493c:	45 c0       	rjmp	.+138    	; 0x49c8 <_nrk_scheduler+0x52c>
    493e:	2a ef       	ldi	r18, 0xFA	; 250
    4940:	30 e0       	ldi	r19, 0x00	; 0
    4942:	42 c0       	rjmp	.+132    	; 0x49c8 <_nrk_scheduler+0x52c>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4944:	0b 3f       	cpi	r16, 0xFB	; 251
    4946:	11 05       	cpc	r17, r1
    4948:	10 f0       	brcs	.+4      	; 0x494e <_nrk_scheduler+0x4b2>
    494a:	0a ef       	ldi	r16, 0xFA	; 250
    494c:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    494e:	80 93 2b 07 	sts	0x072B, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4952:	f0 93 39 07 	sts	0x0739, r31
    4956:	e0 93 38 07 	sts	0x0738, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    495a:	00 93 a9 05 	sts	0x05A9, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    495e:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    4962:	28 2f       	mov	r18, r24
    4964:	30 e0       	ldi	r19, 0x00	; 0
    4966:	2f 5f       	subi	r18, 0xFF	; 255
    4968:	3f 4f       	sbci	r19, 0xFF	; 255
    496a:	20 17       	cp	r18, r16
    496c:	31 07       	cpc	r19, r17
    496e:	40 f0       	brcs	.+16     	; 0x4980 <_nrk_scheduler+0x4e4>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    4970:	0e 94 7d 25 	call	0x4afa	; 0x4afa <_nrk_os_timer_get>
    4974:	08 2f       	mov	r16, r24
    4976:	10 e0       	ldi	r17, 0x00	; 0
    4978:	0e 5f       	subi	r16, 0xFE	; 254
    497a:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    497c:	00 93 a9 05 	sts	0x05A9, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    4980:	ee 20       	and	r14, r14
    4982:	11 f0       	breq	.+4      	; 0x4988 <_nrk_scheduler+0x4ec>
    4984:	10 92 2c 07 	sts	0x072C, r1

    _nrk_set_next_wakeup(next_wake);
    4988:	80 2f       	mov	r24, r16
    498a:	0e 94 7a 25 	call	0x4af4	; 0x4af4 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    498e:	c2 01       	movw	r24, r4
    4990:	6e ee       	ldi	r22, 0xEE	; 238
    4992:	72 e0       	ldi	r23, 0x02	; 2
    4994:	0e 94 09 25 	call	0x4a12	; 0x4a12 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    4998:	0e 94 3e 27 	call	0x4e7c	; 0x4e7c <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    499c:	0e 94 a2 32 	call	0x6544	; 0x6544 <nrk_start_high_ready_task>

}
    49a0:	0f 90       	pop	r0
    49a2:	cf 91       	pop	r28
    49a4:	df 91       	pop	r29
    49a6:	1f 91       	pop	r17
    49a8:	0f 91       	pop	r16
    49aa:	ff 90       	pop	r15
    49ac:	ef 90       	pop	r14
    49ae:	df 90       	pop	r13
    49b0:	cf 90       	pop	r12
    49b2:	bf 90       	pop	r11
    49b4:	af 90       	pop	r10
    49b6:	9f 90       	pop	r9
    49b8:	8f 90       	pop	r8
    49ba:	7f 90       	pop	r7
    49bc:	6f 90       	pop	r6
    49be:	5f 90       	pop	r5
    49c0:	4f 90       	pop	r4
    49c2:	3f 90       	pop	r3
    49c4:	2f 90       	pop	r2
    49c6:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    49c8:	89 01       	movw	r16, r18
    49ca:	c1 cf       	rjmp	.-126    	; 0x494e <_nrk_scheduler+0x4b2>

000049cc <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    49d4:	01 97       	sbiw	r24, 0x01	; 1
    49d6:	d1 f7       	brne	.-12     	; 0x49cc <nrk_spin_wait_us>

}
    49d8:	08 95       	ret

000049da <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    49da:	1e bc       	out	0x2e, r1	; 46
}
    49dc:	08 95       	ret

000049de <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    49de:	81 e0       	ldi	r24, 0x01	; 1
    49e0:	8e bd       	out	0x2e, r24	; 46
}
    49e2:	08 95       	ret

000049e4 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    49e4:	80 b5       	in	r24, 0x20	; 32
    49e6:	81 60       	ori	r24, 0x01	; 1
    49e8:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    49ea:	1d bc       	out	0x2d, r1	; 45
    49ec:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    49ee:	08 95       	ret

000049f0 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    49f0:	df 93       	push	r29
    49f2:	cf 93       	push	r28
    49f4:	00 d0       	rcall	.+0      	; 0x49f6 <_nrk_high_speed_timer_get+0x6>
    49f6:	cd b7       	in	r28, 0x3d	; 61
    49f8:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    49fa:	8c b5       	in	r24, 0x2c	; 44
    49fc:	9d b5       	in	r25, 0x2d	; 45
    49fe:	9a 83       	std	Y+2, r25	; 0x02
    4a00:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4a02:	29 81       	ldd	r18, Y+1	; 0x01
    4a04:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4a06:	c9 01       	movw	r24, r18
    4a08:	0f 90       	pop	r0
    4a0a:	0f 90       	pop	r0
    4a0c:	cf 91       	pop	r28
    4a0e:	df 91       	pop	r29
    4a10:	08 95       	ret

00004a12 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4a12:	ef 92       	push	r14
    4a14:	ff 92       	push	r15
    4a16:	0f 93       	push	r16
    4a18:	1f 93       	push	r17
    4a1a:	cf 93       	push	r28
    4a1c:	df 93       	push	r29
    4a1e:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4a20:	8f ef       	ldi	r24, 0xFF	; 255
    4a22:	c9 37       	cpi	r28, 0x79	; 121
    4a24:	d8 07       	cpc	r29, r24
    4a26:	10 f0       	brcs	.+4      	; 0x4a2c <nrk_high_speed_timer_wait+0x1a>
    4a28:	c0 e0       	ldi	r28, 0x00	; 0
    4a2a:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4a2c:	7e 01       	movw	r14, r28
    4a2e:	00 e0       	ldi	r16, 0x00	; 0
    4a30:	10 e0       	ldi	r17, 0x00	; 0
    4a32:	80 e0       	ldi	r24, 0x00	; 0
    4a34:	90 e0       	ldi	r25, 0x00	; 0
    4a36:	e6 0e       	add	r14, r22
    4a38:	f7 1e       	adc	r15, r23
    4a3a:	08 1f       	adc	r16, r24
    4a3c:	19 1f       	adc	r17, r25
    if(tmp>65536)
    4a3e:	91 e0       	ldi	r25, 0x01	; 1
    4a40:	e9 16       	cp	r14, r25
    4a42:	90 e0       	ldi	r25, 0x00	; 0
    4a44:	f9 06       	cpc	r15, r25
    4a46:	91 e0       	ldi	r25, 0x01	; 1
    4a48:	09 07       	cpc	r16, r25
    4a4a:	90 e0       	ldi	r25, 0x00	; 0
    4a4c:	19 07       	cpc	r17, r25
    4a4e:	68 f0       	brcs	.+26     	; 0x4a6a <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    4a50:	80 e0       	ldi	r24, 0x00	; 0
    4a52:	90 e0       	ldi	r25, 0x00	; 0
    4a54:	af ef       	ldi	r26, 0xFF	; 255
    4a56:	bf ef       	ldi	r27, 0xFF	; 255
    4a58:	e8 0e       	add	r14, r24
    4a5a:	f9 1e       	adc	r15, r25
    4a5c:	0a 1f       	adc	r16, r26
    4a5e:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4a60:	0e 94 f8 24 	call	0x49f0	; 0x49f0 <_nrk_high_speed_timer_get>
    4a64:	c8 17       	cp	r28, r24
    4a66:	d9 07       	cpc	r29, r25
    4a68:	d8 f3       	brcs	.-10     	; 0x4a60 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    4a6a:	0e 94 f8 24 	call	0x49f0	; 0x49f0 <_nrk_high_speed_timer_get>
    4a6e:	8e 15       	cp	r24, r14
    4a70:	9f 05       	cpc	r25, r15
    4a72:	d8 f3       	brcs	.-10     	; 0x4a6a <nrk_high_speed_timer_wait+0x58>
}
    4a74:	df 91       	pop	r29
    4a76:	cf 91       	pop	r28
    4a78:	1f 91       	pop	r17
    4a7a:	0f 91       	pop	r16
    4a7c:	ff 90       	pop	r15
    4a7e:	ef 90       	pop	r14
    4a80:	08 95       	ret

00004a82 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4a82:	82 bf       	out	0x32, r24	; 50
}
    4a84:	08 95       	ret

00004a86 <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    4a86:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    4a88:	87 b7       	in	r24, 0x37	; 55
    4a8a:	8d 7f       	andi	r24, 0xFD	; 253
    4a8c:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4a8e:	87 b7       	in	r24, 0x37	; 55
    4a90:	8e 7f       	andi	r24, 0xFE	; 254
    4a92:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4a94:	08 95       	ret

00004a96 <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4a96:	8b e0       	ldi	r24, 0x0B	; 11
    4a98:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4a9a:	87 b7       	in	r24, 0x37	; 55
    4a9c:	83 60       	ori	r24, 0x03	; 3
    4a9e:	87 bf       	out	0x37, r24	; 55
}
    4aa0:	08 95       	ret

00004aa2 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4aa2:	80 b5       	in	r24, 0x20	; 32
    4aa4:	82 60       	ori	r24, 0x02	; 2
    4aa6:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4aa8:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4aaa:	10 92 7e 04 	sts	0x047E, r1
    _nrk_prev_timer_val=0;
    4aae:	10 92 a9 05 	sts	0x05A9, r1
}
    4ab2:	08 95       	ret

00004ab4 <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    4ab4:	8e ef       	ldi	r24, 0xFE	; 254
    4ab6:	80 93 a9 05 	sts	0x05A9, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4aba:	98 e0       	ldi	r25, 0x08	; 8
    4abc:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4abe:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4ac0:	83 e0       	ldi	r24, 0x03	; 3
    4ac2:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    4ac4:	8b e0       	ldi	r24, 0x0B	; 11
    4ac6:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    4ac8:	80 b5       	in	r24, 0x20	; 32
    4aca:	87 60       	ori	r24, 0x07	; 7
    4acc:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4ace:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4ad0:	81 e0       	ldi	r24, 0x01	; 1
    4ad2:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4ad4:	1d bc       	out	0x2d, r1	; 45
    4ad6:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4ad8:	80 b5       	in	r24, 0x20	; 32
    4ada:	81 60       	ori	r24, 0x01	; 1
    4adc:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4ade:	0e 94 51 25 	call	0x4aa2	; 0x4aa2 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4ae2:	0e 94 4b 25 	call	0x4a96	; 0x4a96 <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    4ae6:	10 92 7e 04 	sts	0x047E, r1
}
    4aea:	08 95       	ret

00004aec <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4aec:	08 95       	ret

00004aee <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4aee:	81 b7       	in	r24, 0x31	; 49
}
    4af0:	8f 5f       	subi	r24, 0xFF	; 255
    4af2:	08 95       	ret

00004af4 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4af4:	81 50       	subi	r24, 0x01	; 1
    4af6:	81 bf       	out	0x31, r24	; 49
}
    4af8:	08 95       	ret

00004afa <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4afa:	82 b7       	in	r24, 0x32	; 50
}
    4afc:	08 95       	ret

00004afe <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4afe:	1f 92       	push	r1
    4b00:	0f 92       	push	r0
    4b02:	0f b6       	in	r0, 0x3f	; 63
    4b04:	0f 92       	push	r0
    4b06:	0b b6       	in	r0, 0x3b	; 59
    4b08:	0f 92       	push	r0
    4b0a:	11 24       	eor	r1, r1
    4b0c:	2f 93       	push	r18
    4b0e:	3f 93       	push	r19
    4b10:	4f 93       	push	r20
    4b12:	5f 93       	push	r21
    4b14:	6f 93       	push	r22
    4b16:	7f 93       	push	r23
    4b18:	8f 93       	push	r24
    4b1a:	9f 93       	push	r25
    4b1c:	af 93       	push	r26
    4b1e:	bf 93       	push	r27
    4b20:	ef 93       	push	r30
    4b22:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4b24:	8a e0       	ldi	r24, 0x0A	; 10
    4b26:	60 e0       	ldi	r22, 0x00	; 0
    4b28:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
}
    4b2c:	ff 91       	pop	r31
    4b2e:	ef 91       	pop	r30
    4b30:	bf 91       	pop	r27
    4b32:	af 91       	pop	r26
    4b34:	9f 91       	pop	r25
    4b36:	8f 91       	pop	r24
    4b38:	7f 91       	pop	r23
    4b3a:	6f 91       	pop	r22
    4b3c:	5f 91       	pop	r21
    4b3e:	4f 91       	pop	r20
    4b40:	3f 91       	pop	r19
    4b42:	2f 91       	pop	r18
    4b44:	0f 90       	pop	r0
    4b46:	0b be       	out	0x3b, r0	; 59
    4b48:	0f 90       	pop	r0
    4b4a:	0f be       	out	0x3f, r0	; 63
    4b4c:	0f 90       	pop	r0
    4b4e:	1f 90       	pop	r1
    4b50:	18 95       	reti

00004b52 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4b52:	0f 92       	push	r0
    4b54:	0f b6       	in	r0, 0x3f	; 63
    4b56:	0f 92       	push	r0
    4b58:	1f 92       	push	r1
    4b5a:	2f 92       	push	r2
    4b5c:	3f 92       	push	r3
    4b5e:	4f 92       	push	r4
    4b60:	5f 92       	push	r5
    4b62:	6f 92       	push	r6
    4b64:	7f 92       	push	r7
    4b66:	8f 92       	push	r8
    4b68:	9f 92       	push	r9
    4b6a:	af 92       	push	r10
    4b6c:	bf 92       	push	r11
    4b6e:	cf 92       	push	r12
    4b70:	df 92       	push	r13
    4b72:	ef 92       	push	r14
    4b74:	ff 92       	push	r15
    4b76:	0f 93       	push	r16
    4b78:	1f 93       	push	r17
    4b7a:	2f 93       	push	r18
    4b7c:	3f 93       	push	r19
    4b7e:	4f 93       	push	r20
    4b80:	5f 93       	push	r21
    4b82:	6f 93       	push	r22
    4b84:	7f 93       	push	r23
    4b86:	8f 93       	push	r24
    4b88:	9f 93       	push	r25
    4b8a:	af 93       	push	r26
    4b8c:	bf 93       	push	r27
    4b8e:	cf 93       	push	r28
    4b90:	df 93       	push	r29
    4b92:	ef 93       	push	r30
    4b94:	ff 93       	push	r31
    4b96:	a0 91 38 07 	lds	r26, 0x0738
    4b9a:	b0 91 39 07 	lds	r27, 0x0739
    4b9e:	0d b6       	in	r0, 0x3d	; 61
    4ba0:	0d 92       	st	X+, r0
    4ba2:	0e b6       	in	r0, 0x3e	; 62
    4ba4:	0d 92       	st	X+, r0
    4ba6:	1f 92       	push	r1
    4ba8:	a0 91 a6 05 	lds	r26, 0x05A6
    4bac:	b0 91 a7 05 	lds	r27, 0x05A7
    4bb0:	1e 90       	ld	r1, -X
    4bb2:	be bf       	out	0x3e, r27	; 62
    4bb4:	ad bf       	out	0x3d, r26	; 61
    4bb6:	08 95       	ret

00004bb8 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4bb8:	88 23       	and	r24, r24
    4bba:	19 f4       	brne	.+6      	; 0x4bc2 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4bbc:	87 b7       	in	r24, 0x37	; 55
    4bbe:	8f 77       	andi	r24, 0x7F	; 127
    4bc0:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4bc2:	8f ef       	ldi	r24, 0xFF	; 255
    4bc4:	08 95       	ret

00004bc6 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4bc6:	88 23       	and	r24, r24
    4bc8:	19 f4       	brne	.+6      	; 0x4bd0 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    4bca:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    4bcc:	81 e0       	ldi	r24, 0x01	; 1
    4bce:	08 95       	ret
    }
    return NRK_ERROR;
    4bd0:	8f ef       	ldi	r24, 0xFF	; 255
}
    4bd2:	08 95       	ret

00004bd4 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4bd4:	88 23       	and	r24, r24
    4bd6:	19 f4       	brne	.+6      	; 0x4bde <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    4bd8:	24 b5       	in	r18, 0x24	; 36
    4bda:	30 e0       	ldi	r19, 0x00	; 0
    4bdc:	02 c0       	rjmp	.+4      	; 0x4be2 <nrk_timer_int_read+0xe>
    }
    return 0;
    4bde:	20 e0       	ldi	r18, 0x00	; 0
    4be0:	30 e0       	ldi	r19, 0x00	; 0

}
    4be2:	c9 01       	movw	r24, r18
    4be4:	08 95       	ret

00004be6 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    4be6:	88 23       	and	r24, r24
    4be8:	29 f4       	brne	.+10     	; 0x4bf4 <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    4bea:	87 b7       	in	r24, 0x37	; 55
    4bec:	80 68       	ori	r24, 0x80	; 128
    4bee:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4bf0:	81 e0       	ldi	r24, 0x01	; 1
    4bf2:	08 95       	ret
    }
    return NRK_ERROR;
    4bf4:	8f ef       	ldi	r24, 0xFF	; 255
}
    4bf6:	08 95       	ret

00004bf8 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    4bf8:	88 23       	and	r24, r24
    4bfa:	59 f5       	brne	.+86     	; 0x4c52 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4bfc:	cb 01       	movw	r24, r22
    4bfe:	01 97       	sbiw	r24, 0x01	; 1
    4c00:	85 30       	cpi	r24, 0x05	; 5
    4c02:	91 05       	cpc	r25, r1
    4c04:	10 f4       	brcc	.+4      	; 0x4c0a <nrk_timer_int_configure+0x12>
    4c06:	60 93 a8 05 	sts	0x05A8, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4c0a:	88 e0       	ldi	r24, 0x08	; 8
    4c0c:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4c0e:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4c10:	30 93 fc 03 	sts	0x03FC, r19
    4c14:	20 93 fb 03 	sts	0x03FB, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    4c18:	80 91 a8 05 	lds	r24, 0x05A8
    4c1c:	81 30       	cpi	r24, 0x01	; 1
    4c1e:	19 f4       	brne	.+6      	; 0x4c26 <nrk_timer_int_configure+0x2e>
    4c20:	85 b5       	in	r24, 0x25	; 37
    4c22:	81 60       	ori	r24, 0x01	; 1
    4c24:	09 c0       	rjmp	.+18     	; 0x4c38 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    4c26:	82 30       	cpi	r24, 0x02	; 2
    4c28:	19 f4       	brne	.+6      	; 0x4c30 <nrk_timer_int_configure+0x38>
    4c2a:	85 b5       	in	r24, 0x25	; 37
    4c2c:	82 60       	ori	r24, 0x02	; 2
    4c2e:	04 c0       	rjmp	.+8      	; 0x4c38 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4c30:	83 30       	cpi	r24, 0x03	; 3
    4c32:	29 f4       	brne	.+10     	; 0x4c3e <nrk_timer_int_configure+0x46>
    4c34:	85 b5       	in	r24, 0x25	; 37
    4c36:	83 60       	ori	r24, 0x03	; 3
    4c38:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4c3a:	81 e0       	ldi	r24, 0x01	; 1
    4c3c:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4c3e:	84 30       	cpi	r24, 0x04	; 4
    4c40:	19 f4       	brne	.+6      	; 0x4c48 <nrk_timer_int_configure+0x50>
    4c42:	85 b5       	in	r24, 0x25	; 37
    4c44:	84 60       	ori	r24, 0x04	; 4
    4c46:	f8 cf       	rjmp	.-16     	; 0x4c38 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    4c48:	85 30       	cpi	r24, 0x05	; 5
    4c4a:	29 f4       	brne	.+10     	; 0x4c56 <nrk_timer_int_configure+0x5e>
    4c4c:	85 b5       	in	r24, 0x25	; 37
    4c4e:	85 60       	ori	r24, 0x05	; 5
    4c50:	f3 cf       	rjmp	.-26     	; 0x4c38 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    4c52:	8f ef       	ldi	r24, 0xFF	; 255
    4c54:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4c56:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    4c58:	08 95       	ret

00004c5a <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    4c5a:	1f 92       	push	r1
    4c5c:	0f 92       	push	r0
    4c5e:	0f b6       	in	r0, 0x3f	; 63
    4c60:	0f 92       	push	r0
    4c62:	0b b6       	in	r0, 0x3b	; 59
    4c64:	0f 92       	push	r0
    4c66:	11 24       	eor	r1, r1
    4c68:	2f 93       	push	r18
    4c6a:	3f 93       	push	r19
    4c6c:	4f 93       	push	r20
    4c6e:	5f 93       	push	r21
    4c70:	6f 93       	push	r22
    4c72:	7f 93       	push	r23
    4c74:	8f 93       	push	r24
    4c76:	9f 93       	push	r25
    4c78:	af 93       	push	r26
    4c7a:	bf 93       	push	r27
    4c7c:	ef 93       	push	r30
    4c7e:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4c80:	e0 91 fb 03 	lds	r30, 0x03FB
    4c84:	f0 91 fc 03 	lds	r31, 0x03FC
    4c88:	30 97       	sbiw	r30, 0x00	; 0
    4c8a:	11 f0       	breq	.+4      	; 0x4c90 <__vector_9+0x36>
    4c8c:	09 95       	icall
    4c8e:	04 c0       	rjmp	.+8      	; 0x4c98 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4c90:	8a e0       	ldi	r24, 0x0A	; 10
    4c92:	60 e0       	ldi	r22, 0x00	; 0
    4c94:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
    return;
}
    4c98:	ff 91       	pop	r31
    4c9a:	ef 91       	pop	r30
    4c9c:	bf 91       	pop	r27
    4c9e:	af 91       	pop	r26
    4ca0:	9f 91       	pop	r25
    4ca2:	8f 91       	pop	r24
    4ca4:	7f 91       	pop	r23
    4ca6:	6f 91       	pop	r22
    4ca8:	5f 91       	pop	r21
    4caa:	4f 91       	pop	r20
    4cac:	3f 91       	pop	r19
    4cae:	2f 91       	pop	r18
    4cb0:	0f 90       	pop	r0
    4cb2:	0b be       	out	0x3b, r0	; 59
    4cb4:	0f 90       	pop	r0
    4cb6:	0f be       	out	0x3f, r0	; 63
    4cb8:	0f 90       	pop	r0
    4cba:	1f 90       	pop	r1
    4cbc:	18 95       	reti

00004cbe <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4cbe:	04 b6       	in	r0, 0x34	; 52
    4cc0:	03 fc       	sbrc	r0, 3
    4cc2:	02 c0       	rjmp	.+4      	; 0x4cc8 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4cc4:	80 e0       	ldi	r24, 0x00	; 0
    4cc6:	01 c0       	rjmp	.+2      	; 0x4cca <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    4cc8:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4cca:	04 b6       	in	r0, 0x34	; 52
    4ccc:	02 fe       	sbrs	r0, 2
    4cce:	06 c0       	rjmp	.+12     	; 0x4cdc <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4cd0:	94 b7       	in	r25, 0x34	; 52
    4cd2:	9b 7f       	andi	r25, 0xFB	; 251
    4cd4:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4cd6:	04 b6       	in	r0, 0x34	; 52
    4cd8:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4cda:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4cdc:	04 b6       	in	r0, 0x34	; 52
    4cde:	01 fe       	sbrs	r0, 1
    4ce0:	05 c0       	rjmp	.+10     	; 0x4cec <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4ce2:	94 b7       	in	r25, 0x34	; 52
    4ce4:	9d 7f       	andi	r25, 0xFD	; 253
    4ce6:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4ce8:	82 60       	ori	r24, 0x02	; 2
    4cea:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4cec:	88 23       	and	r24, r24
    4cee:	59 f4       	brne	.+22     	; 0x4d06 <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4cf0:	04 b6       	in	r0, 0x34	; 52
    4cf2:	00 fe       	sbrs	r0, 0
    4cf4:	04 c0       	rjmp	.+8      	; 0x4cfe <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4cf6:	94 b7       	in	r25, 0x34	; 52
    4cf8:	9e 7f       	andi	r25, 0xFE	; 254
    4cfa:	94 bf       	out	0x34, r25	; 52
    4cfc:	01 c0       	rjmp	.+2      	; 0x4d00 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4cfe:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4d00:	93 b7       	in	r25, 0x33	; 51
    4d02:	91 11       	cpse	r25, r1
    4d04:	81 60       	ori	r24, 0x01	; 1

return error;
}
    4d06:	08 95       	ret

00004d08 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4d08:	8f ef       	ldi	r24, 0xFF	; 255
    4d0a:	08 95       	ret

00004d0c <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4d0c:	8f ef       	ldi	r24, 0xFF	; 255
    4d0e:	08 95       	ret

00004d10 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4d10:	8f ef       	ldi	r24, 0xFF	; 255
    4d12:	08 95       	ret

00004d14 <__vector_1>:



SIGNAL(INT0_vect) {
    4d14:	1f 92       	push	r1
    4d16:	0f 92       	push	r0
    4d18:	0f b6       	in	r0, 0x3f	; 63
    4d1a:	0f 92       	push	r0
    4d1c:	0b b6       	in	r0, 0x3b	; 59
    4d1e:	0f 92       	push	r0
    4d20:	11 24       	eor	r1, r1
    4d22:	2f 93       	push	r18
    4d24:	3f 93       	push	r19
    4d26:	4f 93       	push	r20
    4d28:	5f 93       	push	r21
    4d2a:	6f 93       	push	r22
    4d2c:	7f 93       	push	r23
    4d2e:	8f 93       	push	r24
    4d30:	9f 93       	push	r25
    4d32:	af 93       	push	r26
    4d34:	bf 93       	push	r27
    4d36:	ef 93       	push	r30
    4d38:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4d3a:	8a e0       	ldi	r24, 0x0A	; 10
    4d3c:	60 e0       	ldi	r22, 0x00	; 0
    4d3e:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_kernel_error_add>
	return;  	
}
    4d42:	ff 91       	pop	r31
    4d44:	ef 91       	pop	r30
    4d46:	bf 91       	pop	r27
    4d48:	af 91       	pop	r26
    4d4a:	9f 91       	pop	r25
    4d4c:	8f 91       	pop	r24
    4d4e:	7f 91       	pop	r23
    4d50:	6f 91       	pop	r22
    4d52:	5f 91       	pop	r21
    4d54:	4f 91       	pop	r20
    4d56:	3f 91       	pop	r19
    4d58:	2f 91       	pop	r18
    4d5a:	0f 90       	pop	r0
    4d5c:	0b be       	out	0x3b, r0	; 59
    4d5e:	0f 90       	pop	r0
    4d60:	0f be       	out	0x3f, r0	; 63
    4d62:	0f 90       	pop	r0
    4d64:	1f 90       	pop	r1
    4d66:	18 95       	reti

00004d68 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4d68:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4d6c:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4d6e:	84 b7       	in	r24, 0x34	; 52
    4d70:	87 7f       	andi	r24, 0xF7	; 247
    4d72:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4d74:	81 b5       	in	r24, 0x21	; 33
    4d76:	88 61       	ori	r24, 0x18	; 24
    4d78:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4d7a:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4d7c:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>
}
    4d80:	08 95       	ret

00004d82 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4d82:	0e 94 87 12 	call	0x250e	; 0x250e <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4d86:	84 b7       	in	r24, 0x34	; 52
    4d88:	87 7f       	andi	r24, 0xF7	; 247
    4d8a:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4d8c:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4d8e:	81 b5       	in	r24, 0x21	; 33
    4d90:	88 61       	ori	r24, 0x18	; 24
    4d92:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4d94:	8f e0       	ldi	r24, 0x0F	; 15
    4d96:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4d98:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>

}
    4d9c:	08 95       	ret

00004d9e <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4d9e:	04 b6       	in	r0, 0x34	; 52
    4da0:	03 fc       	sbrc	r0, 3
    4da2:	02 c0       	rjmp	.+4      	; 0x4da8 <nrk_watchdog_check+0xa>
    4da4:	81 e0       	ldi	r24, 0x01	; 1
    4da6:	08 95       	ret
    return NRK_ERROR;
    4da8:	8f ef       	ldi	r24, 0xFF	; 255
}
    4daa:	08 95       	ret

00004dac <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4dac:	a8 95       	wdr

}
    4dae:	08 95       	ret

00004db0 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4db0:	08 95       	ret

00004db2 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4db2:	fc 01       	movw	r30, r24
    4db4:	76 83       	std	Z+6, r23	; 0x06
    4db6:	65 83       	std	Z+5, r22	; 0x05
}
    4db8:	08 95       	ret

00004dba <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4dba:	85 b7       	in	r24, 0x35	; 53
    4dbc:	83 7e       	andi	r24, 0xE3	; 227
    4dbe:	88 61       	ori	r24, 0x18	; 24
    4dc0:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4dc2:	85 b7       	in	r24, 0x35	; 53
    4dc4:	80 62       	ori	r24, 0x20	; 32
    4dc6:	85 bf       	out	0x35, r24	; 53
    4dc8:	88 95       	sleep
    4dca:	85 b7       	in	r24, 0x35	; 53
    4dcc:	8f 7d       	andi	r24, 0xDF	; 223
    4dce:	85 bf       	out	0x35, r24	; 53

}
    4dd0:	08 95       	ret

00004dd2 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4dd2:	85 b7       	in	r24, 0x35	; 53
    4dd4:	83 7e       	andi	r24, 0xE3	; 227
    4dd6:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4dd8:	85 b7       	in	r24, 0x35	; 53
    4dda:	80 62       	ori	r24, 0x20	; 32
    4ddc:	85 bf       	out	0x35, r24	; 53
    4dde:	88 95       	sleep
    4de0:	85 b7       	in	r24, 0x35	; 53
    4de2:	8f 7d       	andi	r24, 0xDF	; 223
    4de4:	85 bf       	out	0x35, r24	; 53

}
    4de6:	08 95       	ret

00004de8 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4de8:	25 e5       	ldi	r18, 0x55	; 85
    4dea:	fa 01       	movw	r30, r20
    4dec:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4dee:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4df0:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4df2:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4df4:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4df6:	12 92       	st	-Z, r1
    4df8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4dfa:	12 92       	st	-Z, r1
    4dfc:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4dfe:	12 92       	st	-Z, r1
    4e00:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e02:	12 92       	st	-Z, r1
    4e04:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e06:	12 92       	st	-Z, r1
    4e08:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e0a:	12 92       	st	-Z, r1
    4e0c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e0e:	12 92       	st	-Z, r1
    4e10:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e12:	12 92       	st	-Z, r1
    4e14:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4e16:	12 92       	st	-Z, r1
    4e18:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e1a:	12 92       	st	-Z, r1
    4e1c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e1e:	12 92       	st	-Z, r1
    4e20:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e22:	12 92       	st	-Z, r1
    4e24:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e26:	12 92       	st	-Z, r1
    4e28:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e2a:	12 92       	st	-Z, r1
    4e2c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e2e:	12 92       	st	-Z, r1
    4e30:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e32:	12 92       	st	-Z, r1
    4e34:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e36:	12 92       	st	-Z, r1
    4e38:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    4e3a:	cf 01       	movw	r24, r30
    4e3c:	08 95       	ret

00004e3e <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4e3e:	ef 92       	push	r14
    4e40:	ff 92       	push	r15
    4e42:	0f 93       	push	r16
    4e44:	1f 93       	push	r17
    4e46:	cf 93       	push	r28
    4e48:	df 93       	push	r29
    4e4a:	ec 01       	movw	r28, r24
    4e4c:	8b 01       	movw	r16, r22
    4e4e:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4e50:	40 32       	cpi	r20, 0x20	; 32
    4e52:	51 05       	cpc	r21, r1
    4e54:	18 f4       	brcc	.+6      	; 0x4e5c <nrk_task_set_stk+0x1e>
    4e56:	81 e1       	ldi	r24, 0x11	; 17
    4e58:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    4e5c:	08 94       	sec
    4e5e:	e1 08       	sbc	r14, r1
    4e60:	f1 08       	sbc	r15, r1
    4e62:	e0 0e       	add	r14, r16
    4e64:	f1 1e       	adc	r15, r17
    4e66:	fa 82       	std	Y+2, r15	; 0x02
    4e68:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    4e6a:	1c 83       	std	Y+4, r17	; 0x04
    4e6c:	0b 83       	std	Y+3, r16	; 0x03

}
    4e6e:	df 91       	pop	r29
    4e70:	cf 91       	pop	r28
    4e72:	1f 91       	pop	r17
    4e74:	0f 91       	pop	r16
    4e76:	ff 90       	pop	r15
    4e78:	ef 90       	pop	r14
    4e7a:	08 95       	ret

00004e7c <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4e7c:	80 ea       	ldi	r24, 0xA0	; 160
    4e7e:	94 e1       	ldi	r25, 0x14	; 20
    4e80:	90 93 21 05 	sts	0x0521, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4e84:	80 93 22 05 	sts	0x0522, r24
}
    4e88:	08 95       	ret

00004e8a <nrk_stack_pointer_init>:
inline void nrk_stack_pointer_init()
{
    unsigned char *stkc;
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    4e8a:	85 e5       	ldi	r24, 0x55	; 85
    4e8c:	80 93 a2 04 	sts	0x04A2, r24
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    4e90:	81 e2       	ldi	r24, 0x21	; 33
    4e92:	95 e0       	ldi	r25, 0x05	; 5
    4e94:	90 93 a7 05 	sts	0x05A7, r25
    4e98:	80 93 a6 05 	sts	0x05A6, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4e9c:	80 ea       	ldi	r24, 0xA0	; 160
    4e9e:	94 e1       	ldi	r25, 0x14	; 20
    4ea0:	90 93 21 05 	sts	0x0521, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4ea4:	80 93 22 05 	sts	0x0522, r24

}
    4ea8:	08 95       	ret

00004eaa <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    4eaa:	0e 94 5a 25 	call	0x4ab4	; 0x4ab4 <_nrk_setup_timer>
    nrk_int_enable();
    4eae:	0e 94 89 12 	call	0x2512	; 0x2512 <nrk_int_enable>

}
    4eb2:	08 95       	ret

00004eb4 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    4eb4:	0e 94 b0 27 	call	0x4f60	; 0x4f60 <i2c_init>
}
    4eb8:	08 95       	ret

00004eba <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    4eba:	1f 93       	push	r17
    4ebc:	df 93       	push	r29
    4ebe:	cf 93       	push	r28
    4ec0:	0f 92       	push	r0
    4ec2:	cd b7       	in	r28, 0x3d	; 61
    4ec4:	de b7       	in	r29, 0x3e	; 62
    4ec6:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    4ec8:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    4eca:	8c 62       	ori	r24, 0x2C	; 44
    4ecc:	69 83       	std	Y+1, r22	; 0x01
    4ece:	0e 94 1b 28 	call	0x5036	; 0x5036 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    4ed2:	69 81       	ldd	r22, Y+1	; 0x01
    4ed4:	61 30       	cpi	r22, 0x01	; 1
    4ed6:	11 f4       	brne	.+4      	; 0x4edc <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    4ed8:	80 e0       	ldi	r24, 0x00	; 0
    4eda:	01 c0       	rjmp	.+2      	; 0x4ede <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    4edc:	80 e8       	ldi	r24, 0x80	; 128
    4ede:	0e 94 e3 27 	call	0x4fc6	; 0x4fc6 <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    4ee2:	81 2f       	mov	r24, r17
    4ee4:	0e 94 e3 27 	call	0x4fc6	; 0x4fc6 <i2c_send>
		
	i2c_stop();
    4ee8:	0e 94 d7 27 	call	0x4fae	; 0x4fae <i2c_stop>
}
    4eec:	0f 90       	pop	r0
    4eee:	cf 91       	pop	r28
    4ef0:	df 91       	pop	r29
    4ef2:	1f 91       	pop	r17
    4ef4:	08 95       	ret

00004ef6 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    4ef6:	df 93       	push	r29
    4ef8:	cf 93       	push	r28
    4efa:	00 d0       	rcall	.+0      	; 0x4efc <adc_init+0x6>
    4efc:	cd b7       	in	r28, 0x3d	; 61
    4efe:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    4f00:	80 e4       	ldi	r24, 0x40	; 64
    4f02:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    4f04:	86 e0       	ldi	r24, 0x06	; 6
    4f06:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    4f08:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    4f0a:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    4f0c:	36 99       	sbic	0x06, 6	; 6
    4f0e:	fe cf       	rjmp	.-4      	; 0x4f0c <adc_init+0x16>
  dummy = ADCW;
    4f10:	84 b1       	in	r24, 0x04	; 4
    4f12:	95 b1       	in	r25, 0x05	; 5
    4f14:	9a 83       	std	Y+2, r25	; 0x02
    4f16:	89 83       	std	Y+1, r24	; 0x01
}
    4f18:	0f 90       	pop	r0
    4f1a:	0f 90       	pop	r0
    4f1c:	cf 91       	pop	r28
    4f1e:	df 91       	pop	r29
    4f20:	08 95       	ret

00004f22 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    4f22:	37 98       	cbi	0x06, 7	; 6
}
    4f24:	08 95       	ret

00004f26 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    4f26:	97 b1       	in	r25, 0x07	; 7
    4f28:	8f 71       	andi	r24, 0x1F	; 31
    4f2a:	90 7e       	andi	r25, 0xE0	; 224
    4f2c:	89 2b       	or	r24, r25
    4f2e:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    4f30:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    4f32:	36 99       	sbic	0x06, 6	; 6
    4f34:	fe cf       	rjmp	.-4      	; 0x4f32 <adc_GetChannel+0xc>
  return ADCW;
    4f36:	24 b1       	in	r18, 0x04	; 4
    4f38:	35 b1       	in	r19, 0x05	; 5
}
    4f3a:	c9 01       	movw	r24, r18
    4f3c:	08 95       	ret

00004f3e <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    4f3e:	8e e1       	ldi	r24, 0x1E	; 30
    4f40:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    4f44:	bc 01       	movw	r22, r24
    4f46:	80 e0       	ldi	r24, 0x00	; 0
    4f48:	90 e0       	ldi	r25, 0x00	; 0
    4f4a:	0e 94 cb 3d 	call	0x7b96	; 0x7b96 <__floatunsisf>
    4f4e:	9b 01       	movw	r18, r22
    4f50:	ac 01       	movw	r20, r24
    4f52:	64 ea       	ldi	r22, 0xA4	; 164
    4f54:	70 e7       	ldi	r23, 0x70	; 112
    4f56:	8d e9       	ldi	r24, 0x9D	; 157
    4f58:	94 e4       	ldi	r25, 0x44	; 68
    4f5a:	0e 94 37 3d 	call	0x7a6e	; 0x7a6e <__divsf3>
}
    4f5e:	08 95       	ret

00004f60 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    4f60:	e1 e7       	ldi	r30, 0x71	; 113
    4f62:	f0 e0       	ldi	r31, 0x00	; 0
    4f64:	80 81       	ld	r24, Z
    4f66:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    4f68:	81 e0       	ldi	r24, 0x01	; 1
    4f6a:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    4f6e:	84 e0       	ldi	r24, 0x04	; 4
    4f70:	80 93 74 00 	sts	0x0074, r24
}
    4f74:	08 95       	ret

00004f76 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4f76:	80 91 74 00 	lds	r24, 0x0074
    4f7a:	87 ff       	sbrs	r24, 7
    4f7c:	fc cf       	rjmp	.-8      	; 0x4f76 <i2c_waitForInterruptFlag>
}
    4f7e:	08 95       	ret

00004f80 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4f80:	e4 e7       	ldi	r30, 0x74	; 116
    4f82:	f0 e0       	ldi	r31, 0x00	; 0
    4f84:	80 81       	ld	r24, Z
    4f86:	80 68       	ori	r24, 0x80	; 128
    4f88:	80 83       	st	Z, r24
}
    4f8a:	08 95       	ret

00004f8c <i2c_start>:



void i2c_start()
{
    4f8c:	cf 93       	push	r28
    4f8e:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    4f90:	c4 e7       	ldi	r28, 0x74	; 116
    4f92:	d0 e0       	ldi	r29, 0x00	; 0
    4f94:	88 81       	ld	r24, Y
    4f96:	80 62       	ori	r24, 0x20	; 32
    4f98:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    4f9a:	0e 94 c0 27 	call	0x4f80	; 0x4f80 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    4f9e:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    4fa2:	88 81       	ld	r24, Y
    4fa4:	8f 7d       	andi	r24, 0xDF	; 223
    4fa6:	88 83       	st	Y, r24
}
    4fa8:	df 91       	pop	r29
    4faa:	cf 91       	pop	r28
    4fac:	08 95       	ret

00004fae <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    4fae:	80 91 74 00 	lds	r24, 0x0074
    4fb2:	80 61       	ori	r24, 0x10	; 16
    4fb4:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    4fb8:	0e 94 c0 27 	call	0x4f80	; 0x4f80 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    4fbc:	80 91 74 00 	lds	r24, 0x0074
    4fc0:	84 fd       	sbrc	r24, 4
    4fc2:	fc cf       	rjmp	.-8      	; 0x4fbc <i2c_stop+0xe>
}
    4fc4:	08 95       	ret

00004fc6 <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    4fc6:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    4fca:	0e 94 c0 27 	call	0x4f80	; 0x4f80 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    4fce:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4fd2:	80 91 71 00 	lds	r24, 0x0071
    4fd6:	88 7f       	andi	r24, 0xF8	; 248
    4fd8:	88 32       	cpi	r24, 0x28	; 40
    4fda:	41 f0       	breq	.+16     	; 0x4fec <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    4fdc:	90 91 71 00 	lds	r25, 0x0071
    4fe0:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4fe2:	81 e0       	ldi	r24, 0x01	; 1
    4fe4:	98 31       	cpi	r25, 0x18	; 24
    4fe6:	19 f4       	brne	.+6      	; 0x4fee <i2c_send+0x28>
    4fe8:	80 e0       	ldi	r24, 0x00	; 0
    4fea:	08 95       	ret
    4fec:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    4fee:	08 95       	ret

00004ff0 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    4ff0:	00 97       	sbiw	r24, 0x00	; 0
    4ff2:	21 f0       	breq	.+8      	; 0x4ffc <i2c_receive+0xc>
    4ff4:	80 91 74 00 	lds	r24, 0x0074
    4ff8:	80 64       	ori	r24, 0x40	; 64
    4ffa:	03 c0       	rjmp	.+6      	; 0x5002 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    4ffc:	80 91 74 00 	lds	r24, 0x0074
    5000:	8f 7b       	andi	r24, 0xBF	; 191
    5002:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    5006:	0e 94 c0 27 	call	0x4f80	; 0x4f80 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    500a:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <i2c_waitForInterruptFlag>
	return TWDR;
    500e:	80 91 73 00 	lds	r24, 0x0073
}
    5012:	08 95       	ret

00005014 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    5014:	df 93       	push	r29
    5016:	cf 93       	push	r28
    5018:	0f 92       	push	r0
    501a:	cd b7       	in	r28, 0x3d	; 61
    501c:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    501e:	89 83       	std	Y+1, r24	; 0x01
    5020:	0e 94 c6 27 	call	0x4f8c	; 0x4f8c <i2c_start>
	i2c_send((address << 1) | 0x01);
    5024:	89 81       	ldd	r24, Y+1	; 0x01
    5026:	88 0f       	add	r24, r24
    5028:	81 60       	ori	r24, 0x01	; 1
    502a:	0e 94 e3 27 	call	0x4fc6	; 0x4fc6 <i2c_send>
}
    502e:	0f 90       	pop	r0
    5030:	cf 91       	pop	r28
    5032:	df 91       	pop	r29
    5034:	08 95       	ret

00005036 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    5036:	df 93       	push	r29
    5038:	cf 93       	push	r28
    503a:	0f 92       	push	r0
    503c:	cd b7       	in	r28, 0x3d	; 61
    503e:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5040:	89 83       	std	Y+1, r24	; 0x01
    5042:	0e 94 c6 27 	call	0x4f8c	; 0x4f8c <i2c_start>
	i2c_send(address << 1);
    5046:	89 81       	ldd	r24, Y+1	; 0x01
    5048:	88 0f       	add	r24, r24
    504a:	0e 94 e3 27 	call	0x4fc6	; 0x4fc6 <i2c_send>
}
    504e:	0f 90       	pop	r0
    5050:	cf 91       	pop	r28
    5052:	df 91       	pop	r29
    5054:	08 95       	ret

00005056 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    5056:	0e 94 7b 27 	call	0x4ef6	; 0x4ef6 <adc_init>
	mda100_initDone = 1;
    505a:	81 e0       	ldi	r24, 0x01	; 1
    505c:	80 93 ec 03 	sts	0x03EC, r24
}
    5060:	08 95       	ret

00005062 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    5062:	80 91 ec 03 	lds	r24, 0x03EC
    5066:	88 23       	and	r24, r24
    5068:	11 f4       	brne	.+4      	; 0x506e <mda100_Powersave+0xc>
    506a:	0e 94 2b 28 	call	0x5056	; 0x5056 <mda100_init>
	adc_Powersave();
    506e:	0e 94 91 27 	call	0x4f22	; 0x4f22 <adc_Powersave>
}
    5072:	08 95       	ret

00005074 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    5074:	df 93       	push	r29
    5076:	cf 93       	push	r28
    5078:	0f 92       	push	r0
    507a:	cd b7       	in	r28, 0x3d	; 61
    507c:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    507e:	90 91 ec 03 	lds	r25, 0x03EC
    5082:	99 23       	and	r25, r25
    5084:	21 f4       	brne	.+8      	; 0x508e <mda100_LightSensor_Power+0x1a>
    5086:	89 83       	std	Y+1, r24	; 0x01
    5088:	0e 94 2b 28 	call	0x5056	; 0x5056 <mda100_init>
    508c:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    508e:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    5090:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    5092:	81 30       	cpi	r24, 0x01	; 1
    5094:	19 f4       	brne	.+6      	; 0x509c <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    5096:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5098:	15 9a       	sbi	0x02, 5	; 2
    509a:	02 c0       	rjmp	.+4      	; 0x50a0 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    509c:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    509e:	15 98       	cbi	0x02, 5	; 2
	}
}
    50a0:	0f 90       	pop	r0
    50a2:	cf 91       	pop	r28
    50a4:	df 91       	pop	r29
    50a6:	08 95       	ret

000050a8 <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    50a8:	df 93       	push	r29
    50aa:	cf 93       	push	r28
    50ac:	0f 92       	push	r0
    50ae:	cd b7       	in	r28, 0x3d	; 61
    50b0:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    50b2:	90 91 ec 03 	lds	r25, 0x03EC
    50b6:	99 23       	and	r25, r25
    50b8:	21 f4       	brne	.+8      	; 0x50c2 <mda100_TemperatureSensor_Power+0x1a>
    50ba:	89 83       	std	Y+1, r24	; 0x01
    50bc:	0e 94 2b 28 	call	0x5056	; 0x5056 <mda100_init>
    50c0:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    50c2:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    50c4:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    50c6:	81 30       	cpi	r24, 0x01	; 1
    50c8:	19 f4       	brne	.+6      	; 0x50d0 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    50ca:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    50cc:	a0 9a       	sbi	0x14, 0	; 20
    50ce:	02 c0       	rjmp	.+4      	; 0x50d4 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    50d0:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    50d2:	a0 98       	cbi	0x14, 0	; 20
	}
}
    50d4:	0f 90       	pop	r0
    50d6:	cf 91       	pop	r28
    50d8:	df 91       	pop	r29
    50da:	08 95       	ret

000050dc <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    50dc:	80 91 ec 03 	lds	r24, 0x03EC
    50e0:	88 23       	and	r24, r24
    50e2:	11 f4       	brne	.+4      	; 0x50e8 <mda100_LightSensor_GetCounts+0xc>
    50e4:	0e 94 2b 28 	call	0x5056	; 0x5056 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    50e8:	81 e0       	ldi	r24, 0x01	; 1
    50ea:	0e 94 3a 28 	call	0x5074	; 0x5074 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    50ee:	81 e0       	ldi	r24, 0x01	; 1
    50f0:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    50f4:	08 95       	ret

000050f6 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    50f6:	80 91 ec 03 	lds	r24, 0x03EC
    50fa:	88 23       	and	r24, r24
    50fc:	11 f4       	brne	.+4      	; 0x5102 <mda100_TemperatureSensor_GetCounts+0xc>
    50fe:	0e 94 2b 28 	call	0x5056	; 0x5056 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    5102:	81 e0       	ldi	r24, 0x01	; 1
    5104:	0e 94 54 28 	call	0x50a8	; 0x50a8 <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    5108:	81 e0       	ldi	r24, 0x01	; 1
    510a:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    510e:	08 95       	ret

00005110 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    5110:	af 92       	push	r10
    5112:	bf 92       	push	r11
    5114:	cf 92       	push	r12
    5116:	df 92       	push	r13
    5118:	ef 92       	push	r14
    511a:	ff 92       	push	r15
    511c:	0f 93       	push	r16
    511e:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    5120:	0e 94 7b 28 	call	0x50f6	; 0x50f6 <mda100_TemperatureSensor_GetCounts>
    5124:	bc 01       	movw	r22, r24
    5126:	80 e0       	ldi	r24, 0x00	; 0
    5128:	90 e0       	ldi	r25, 0x00	; 0
    512a:	0e 94 cb 3d 	call	0x7b96	; 0x7b96 <__floatunsisf>
    512e:	8b 01       	movw	r16, r22
    5130:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    5132:	60 e0       	ldi	r22, 0x00	; 0
    5134:	70 ec       	ldi	r23, 0xC0	; 192
    5136:	8f e7       	ldi	r24, 0x7F	; 127
    5138:	94 e4       	ldi	r25, 0x44	; 68
    513a:	20 2f       	mov	r18, r16
    513c:	31 2f       	mov	r19, r17
    513e:	4e 2d       	mov	r20, r14
    5140:	5f 2d       	mov	r21, r15
    5142:	0e 94 d2 3c 	call	0x79a4	; 0x79a4 <__subsf3>
    5146:	20 e0       	ldi	r18, 0x00	; 0
    5148:	30 e4       	ldi	r19, 0x40	; 64
    514a:	4c e1       	ldi	r20, 0x1C	; 28
    514c:	56 e4       	ldi	r21, 0x46	; 70
    514e:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    5152:	20 2f       	mov	r18, r16
    5154:	31 2f       	mov	r19, r17
    5156:	4e 2d       	mov	r20, r14
    5158:	5f 2d       	mov	r21, r15
    515a:	0e 94 37 3d 	call	0x7a6e	; 0x7a6e <__divsf3>
    515e:	0e 94 62 3e 	call	0x7cc4	; 0x7cc4 <log>
    5162:	7b 01       	movw	r14, r22
    5164:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    5166:	20 e0       	ldi	r18, 0x00	; 0
    5168:	30 e0       	ldi	r19, 0x00	; 0
    516a:	40 e4       	ldi	r20, 0x40	; 64
    516c:	50 e4       	ldi	r21, 0x40	; 64
    516e:	0e 94 05 3f 	call	0x7e0a	; 0x7e0a <pow>
    5172:	d6 2e       	mov	r13, r22
    5174:	c7 2e       	mov	r12, r23
    5176:	b8 2e       	mov	r11, r24
    5178:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    517a:	c8 01       	movw	r24, r16
    517c:	b7 01       	movw	r22, r14
    517e:	29 e7       	ldi	r18, 0x79	; 121
    5180:	33 ee       	ldi	r19, 0xE3	; 227
    5182:	4d e7       	ldi	r20, 0x7D	; 125
    5184:	59 e3       	ldi	r21, 0x39	; 57
    5186:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    518a:	28 ec       	ldi	r18, 0xC8	; 200
    518c:	32 e6       	ldi	r19, 0x62	; 98
    518e:	44 e8       	ldi	r20, 0x84	; 132
    5190:	5a e3       	ldi	r21, 0x3A	; 58
    5192:	0e 94 d3 3c 	call	0x79a6	; 0x79a6 <__addsf3>
    5196:	7b 01       	movw	r14, r22
    5198:	8c 01       	movw	r16, r24
    519a:	a6 01       	movw	r20, r12
    519c:	95 01       	movw	r18, r10
    519e:	65 2f       	mov	r22, r21
    51a0:	74 2f       	mov	r23, r20
    51a2:	83 2f       	mov	r24, r19
    51a4:	92 2f       	mov	r25, r18
    51a6:	2d e2       	ldi	r18, 0x2D	; 45
    51a8:	34 ec       	ldi	r19, 0xC4	; 196
    51aa:	4c e1       	ldi	r20, 0x1C	; 28
    51ac:	54 e3       	ldi	r21, 0x34	; 52
    51ae:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    51b2:	9b 01       	movw	r18, r22
    51b4:	ac 01       	movw	r20, r24
    51b6:	c8 01       	movw	r24, r16
    51b8:	b7 01       	movw	r22, r14
    51ba:	0e 94 d3 3c 	call	0x79a6	; 0x79a6 <__addsf3>
    51be:	9b 01       	movw	r18, r22
    51c0:	ac 01       	movw	r20, r24
    51c2:	60 e0       	ldi	r22, 0x00	; 0
    51c4:	70 e0       	ldi	r23, 0x00	; 0
    51c6:	80 e8       	ldi	r24, 0x80	; 128
    51c8:	9f e3       	ldi	r25, 0x3F	; 63
    51ca:	0e 94 37 3d 	call	0x7a6e	; 0x7a6e <__divsf3>
}
    51ce:	1f 91       	pop	r17
    51d0:	0f 91       	pop	r16
    51d2:	ff 90       	pop	r15
    51d4:	ef 90       	pop	r14
    51d6:	df 90       	pop	r13
    51d8:	cf 90       	pop	r12
    51da:	bf 90       	pop	r11
    51dc:	af 90       	pop	r10
    51de:	08 95       	ret

000051e0 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    51e0:	0e 94 88 28 	call	0x5110	; 0x5110 <mda100_TemperatureSensor_GetKelvin>
    51e4:	23 e3       	ldi	r18, 0x33	; 51
    51e6:	33 e9       	ldi	r19, 0x93	; 147
    51e8:	48 e8       	ldi	r20, 0x88	; 136
    51ea:	53 e4       	ldi	r21, 0x43	; 67
    51ec:	0e 94 d2 3c 	call	0x79a4	; 0x79a4 <__subsf3>
}
    51f0:	08 95       	ret

000051f2 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    51f2:	0e 94 7b 27 	call	0x4ef6	; 0x4ef6 <adc_init>
	ad5242_init();
    51f6:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <ad5242_init>
	mts310cb_initDone = 1;
    51fa:	81 e0       	ldi	r24, 0x01	; 1
    51fc:	80 93 ed 03 	sts	0x03ED, r24
}
    5200:	08 95       	ret

00005202 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    5202:	80 91 ed 03 	lds	r24, 0x03ED
    5206:	88 23       	and	r24, r24
    5208:	11 f4       	brne	.+4      	; 0x520e <mts310cb_Powersave+0xc>
    520a:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	adc_Powersave();
    520e:	0e 94 91 27 	call	0x4f22	; 0x4f22 <adc_Powersave>
}
    5212:	08 95       	ret

00005214 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    5214:	df 93       	push	r29
    5216:	cf 93       	push	r28
    5218:	0f 92       	push	r0
    521a:	cd b7       	in	r28, 0x3d	; 61
    521c:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    521e:	90 91 ed 03 	lds	r25, 0x03ED
    5222:	99 23       	and	r25, r25
    5224:	21 f4       	brne	.+8      	; 0x522e <mts310cb_Accelerometer_Power+0x1a>
    5226:	89 83       	std	Y+1, r24	; 0x01
    5228:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    522c:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    522e:	81 30       	cpi	r24, 0x01	; 1
    5230:	11 f4       	brne	.+4      	; 0x5236 <mts310cb_Accelerometer_Power+0x22>
    5232:	ac 9a       	sbi	0x15, 4	; 21
    5234:	01 c0       	rjmp	.+2      	; 0x5238 <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    5236:	ac 98       	cbi	0x15, 4	; 21
}
    5238:	0f 90       	pop	r0
    523a:	cf 91       	pop	r28
    523c:	df 91       	pop	r29
    523e:	08 95       	ret

00005240 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    5240:	df 93       	push	r29
    5242:	cf 93       	push	r28
    5244:	0f 92       	push	r0
    5246:	cd b7       	in	r28, 0x3d	; 61
    5248:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    524a:	90 91 ed 03 	lds	r25, 0x03ED
    524e:	99 23       	and	r25, r25
    5250:	21 f4       	brne	.+8      	; 0x525a <mts310cb_Magnetometer_Power+0x1a>
    5252:	89 83       	std	Y+1, r24	; 0x01
    5254:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    5258:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    525a:	81 30       	cpi	r24, 0x01	; 1
    525c:	11 f4       	brne	.+4      	; 0x5262 <mts310cb_Magnetometer_Power+0x22>
    525e:	ad 9a       	sbi	0x15, 5	; 21
    5260:	01 c0       	rjmp	.+2      	; 0x5264 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    5262:	ad 98       	cbi	0x15, 5	; 21
}
    5264:	0f 90       	pop	r0
    5266:	cf 91       	pop	r28
    5268:	df 91       	pop	r29
    526a:	08 95       	ret

0000526c <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    526c:	1f 93       	push	r17
    526e:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5270:	80 91 ed 03 	lds	r24, 0x03ED
    5274:	88 23       	and	r24, r24
    5276:	11 f4       	brne	.+4      	; 0x527c <mts310cb_TemperatureSensor_Power+0x10>
    5278:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    527c:	80 e0       	ldi	r24, 0x00	; 0
    527e:	0e 94 4a 29 	call	0x5294	; 0x5294 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    5282:	11 30       	cpi	r17, 0x01	; 1
    5284:	19 f4       	brne	.+6      	; 0x528c <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    5286:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    5288:	a0 9a       	sbi	0x14, 0	; 20
    528a:	02 c0       	rjmp	.+4      	; 0x5290 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    528c:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    528e:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5290:	1f 91       	pop	r17
    5292:	08 95       	ret

00005294 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    5294:	1f 93       	push	r17
    5296:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5298:	80 91 ed 03 	lds	r24, 0x03ED
    529c:	88 23       	and	r24, r24
    529e:	11 f4       	brne	.+4      	; 0x52a4 <mts310cb_LightSensor_Power+0x10>
    52a0:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    52a4:	80 e0       	ldi	r24, 0x00	; 0
    52a6:	0e 94 36 29 	call	0x526c	; 0x526c <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    52aa:	11 30       	cpi	r17, 0x01	; 1
    52ac:	19 f4       	brne	.+6      	; 0x52b4 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    52ae:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    52b0:	15 9a       	sbi	0x02, 5	; 2
    52b2:	02 c0       	rjmp	.+4      	; 0x52b8 <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    52b4:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    52b6:	15 98       	cbi	0x02, 5	; 2
	}
}
    52b8:	1f 91       	pop	r17
    52ba:	08 95       	ret

000052bc <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    52bc:	df 93       	push	r29
    52be:	cf 93       	push	r28
    52c0:	0f 92       	push	r0
    52c2:	cd b7       	in	r28, 0x3d	; 61
    52c4:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    52c6:	90 91 ed 03 	lds	r25, 0x03ED
    52ca:	99 23       	and	r25, r25
    52cc:	21 f4       	brne	.+8      	; 0x52d6 <mts310cb_Sounder_Power+0x1a>
    52ce:	89 83       	std	Y+1, r24	; 0x01
    52d0:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    52d4:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    52d6:	81 30       	cpi	r24, 0x01	; 1
    52d8:	11 f4       	brne	.+4      	; 0x52de <mts310cb_Sounder_Power+0x22>
    52da:	aa 9a       	sbi	0x15, 2	; 21
    52dc:	01 c0       	rjmp	.+2      	; 0x52e0 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    52de:	aa 98       	cbi	0x15, 2	; 21
}
    52e0:	0f 90       	pop	r0
    52e2:	cf 91       	pop	r28
    52e4:	df 91       	pop	r29
    52e6:	08 95       	ret

000052e8 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    52e8:	df 93       	push	r29
    52ea:	cf 93       	push	r28
    52ec:	0f 92       	push	r0
    52ee:	cd b7       	in	r28, 0x3d	; 61
    52f0:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    52f2:	90 91 ed 03 	lds	r25, 0x03ED
    52f6:	99 23       	and	r25, r25
    52f8:	21 f4       	brne	.+8      	; 0x5302 <mts310cb_Microphone_Power+0x1a>
    52fa:	89 83       	std	Y+1, r24	; 0x01
    52fc:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    5300:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    5302:	81 30       	cpi	r24, 0x01	; 1
    5304:	11 f4       	brne	.+4      	; 0x530a <mts310cb_Microphone_Power+0x22>
    5306:	ab 9a       	sbi	0x15, 3	; 21
    5308:	01 c0       	rjmp	.+2      	; 0x530c <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    530a:	ab 98       	cbi	0x15, 3	; 21
}
    530c:	0f 90       	pop	r0
    530e:	cf 91       	pop	r28
    5310:	df 91       	pop	r29
    5312:	08 95       	ret

00005314 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    5314:	df 93       	push	r29
    5316:	cf 93       	push	r28
    5318:	0f 92       	push	r0
    531a:	cd b7       	in	r28, 0x3d	; 61
    531c:	de b7       	in	r29, 0x3e	; 62
    531e:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5320:	80 91 ed 03 	lds	r24, 0x03ED
    5324:	88 23       	and	r24, r24
    5326:	21 f4       	brne	.+8      	; 0x5330 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    5328:	49 83       	std	Y+1, r20	; 0x01
    532a:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    532e:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    5330:	80 e0       	ldi	r24, 0x00	; 0
    5332:	61 e0       	ldi	r22, 0x01	; 1
    5334:	0e 94 5d 27 	call	0x4eba	; 0x4eba <ad5242_set>
}
    5338:	0f 90       	pop	r0
    533a:	cf 91       	pop	r28
    533c:	df 91       	pop	r29
    533e:	08 95       	ret

00005340 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    5340:	df 93       	push	r29
    5342:	cf 93       	push	r28
    5344:	0f 92       	push	r0
    5346:	cd b7       	in	r28, 0x3d	; 61
    5348:	de b7       	in	r29, 0x3e	; 62
    534a:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    534c:	80 91 ed 03 	lds	r24, 0x03ED
    5350:	88 23       	and	r24, r24
    5352:	21 f4       	brne	.+8      	; 0x535c <mts310cb_Magnetometer_y_SetOffset+0x1c>
    5354:	49 83       	std	Y+1, r20	; 0x01
    5356:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    535a:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    535c:	80 e0       	ldi	r24, 0x00	; 0
    535e:	62 e0       	ldi	r22, 0x02	; 2
    5360:	0e 94 5d 27 	call	0x4eba	; 0x4eba <ad5242_set>
}
    5364:	0f 90       	pop	r0
    5366:	cf 91       	pop	r28
    5368:	df 91       	pop	r29
    536a:	08 95       	ret

0000536c <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    536c:	df 93       	push	r29
    536e:	cf 93       	push	r28
    5370:	0f 92       	push	r0
    5372:	cd b7       	in	r28, 0x3d	; 61
    5374:	de b7       	in	r29, 0x3e	; 62
    5376:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5378:	80 91 ed 03 	lds	r24, 0x03ED
    537c:	88 23       	and	r24, r24
    537e:	21 f4       	brne	.+8      	; 0x5388 <mts310cb_Microphone_SetGain+0x1c>
    5380:	49 83       	std	Y+1, r20	; 0x01
    5382:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    5386:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    5388:	81 e0       	ldi	r24, 0x01	; 1
    538a:	61 e0       	ldi	r22, 0x01	; 1
    538c:	0e 94 5d 27 	call	0x4eba	; 0x4eba <ad5242_set>
}
    5390:	0f 90       	pop	r0
    5392:	cf 91       	pop	r28
    5394:	df 91       	pop	r29
    5396:	08 95       	ret

00005398 <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    5398:	df 93       	push	r29
    539a:	cf 93       	push	r28
    539c:	0f 92       	push	r0
    539e:	cd b7       	in	r28, 0x3d	; 61
    53a0:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    53a2:	90 91 ed 03 	lds	r25, 0x03ED
    53a6:	99 23       	and	r25, r25
    53a8:	21 f4       	brne	.+8      	; 0x53b2 <mts310cb_Microphone_SetMode+0x1a>
    53aa:	89 83       	std	Y+1, r24	; 0x01
    53ac:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
    53b0:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    53b2:	88 23       	and	r24, r24
    53b4:	11 f4       	brne	.+4      	; 0x53ba <mts310cb_Microphone_SetMode+0x22>
    53b6:	ae 9a       	sbi	0x15, 6	; 21
    53b8:	03 c0       	rjmp	.+6      	; 0x53c0 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    53ba:	81 30       	cpi	r24, 0x01	; 1
    53bc:	09 f4       	brne	.+2      	; 0x53c0 <mts310cb_Microphone_SetMode+0x28>
    53be:	ae 98       	cbi	0x15, 6	; 21
}
    53c0:	0f 90       	pop	r0
    53c2:	cf 91       	pop	r28
    53c4:	df 91       	pop	r29
    53c6:	08 95       	ret

000053c8 <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    53c8:	80 91 ed 03 	lds	r24, 0x03ED
    53cc:	88 23       	and	r24, r24
    53ce:	11 f4       	brne	.+4      	; 0x53d4 <mts310cb_LightSensor_GetCounts+0xc>
    53d0:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    53d4:	81 e0       	ldi	r24, 0x01	; 1
    53d6:	0e 94 4a 29 	call	0x5294	; 0x5294 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    53da:	81 e0       	ldi	r24, 0x01	; 1
    53dc:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    53e0:	08 95       	ret

000053e2 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    53e2:	80 91 ed 03 	lds	r24, 0x03ED
    53e6:	88 23       	and	r24, r24
    53e8:	11 f4       	brne	.+4      	; 0x53ee <mts310cb_TemperatureSensor_GetCounts+0xc>
    53ea:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    53ee:	81 e0       	ldi	r24, 0x01	; 1
    53f0:	0e 94 36 29 	call	0x526c	; 0x526c <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    53f4:	81 e0       	ldi	r24, 0x01	; 1
    53f6:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    53fa:	08 95       	ret

000053fc <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    53fc:	80 91 ed 03 	lds	r24, 0x03ED
    5400:	88 23       	and	r24, r24
    5402:	11 f4       	brne	.+4      	; 0x5408 <mts310cb_Microphone_GetCounts+0xc>
    5404:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	return adc_GetChannel(2);
    5408:	82 e0       	ldi	r24, 0x02	; 2
    540a:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    540e:	08 95       	ret

00005410 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    5410:	80 91 ed 03 	lds	r24, 0x03ED
    5414:	88 23       	and	r24, r24
    5416:	11 f4       	brne	.+4      	; 0x541c <mts310cb_Accelerometer_x_GetCounts+0xc>
    5418:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	return adc_GetChannel(3);
    541c:	83 e0       	ldi	r24, 0x03	; 3
    541e:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    5422:	08 95       	ret

00005424 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    5424:	80 91 ed 03 	lds	r24, 0x03ED
    5428:	88 23       	and	r24, r24
    542a:	11 f4       	brne	.+4      	; 0x5430 <mts310cb_Accelerometer_y_GetCounts+0xc>
    542c:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	return adc_GetChannel(4);
    5430:	84 e0       	ldi	r24, 0x04	; 4
    5432:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    5436:	08 95       	ret

00005438 <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    5438:	80 91 ed 03 	lds	r24, 0x03ED
    543c:	88 23       	and	r24, r24
    543e:	11 f4       	brne	.+4      	; 0x5444 <mts310cb_Magnetometer_x_GetCounts+0xc>
    5440:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	return adc_GetChannel(5);
    5444:	85 e0       	ldi	r24, 0x05	; 5
    5446:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    544a:	08 95       	ret

0000544c <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    544c:	80 91 ed 03 	lds	r24, 0x03ED
    5450:	88 23       	and	r24, r24
    5452:	11 f4       	brne	.+4      	; 0x5458 <mts310cb_Magnetometer_y_GetCounts+0xc>
    5454:	0e 94 f9 28 	call	0x51f2	; 0x51f2 <mts310cb_init>
	return adc_GetChannel(6);
    5458:	86 e0       	ldi	r24, 0x06	; 6
    545a:	0e 94 93 27 	call	0x4f26	; 0x4f26 <adc_GetChannel>
}
    545e:	08 95       	ret

00005460 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5460:	89 e9       	ldi	r24, 0x99	; 153
    5462:	93 e0       	ldi	r25, 0x03	; 3
    5464:	01 97       	sbiw	r24, 0x01	; 1
    5466:	f1 f7       	brne	.-4      	; 0x5464 <Maxim_1Wire_ResetPulse+0x4>
    5468:	00 c0       	rjmp	.+0      	; 0x546a <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    546a:	dc 98       	cbi	0x1b, 4	; 27
    546c:	d4 9a       	sbi	0x1a, 4	; 26
    546e:	89 e9       	ldi	r24, 0x99	; 153
    5470:	93 e0       	ldi	r25, 0x03	; 3
    5472:	01 97       	sbiw	r24, 0x01	; 1
    5474:	f1 f7       	brne	.-4      	; 0x5472 <Maxim_1Wire_ResetPulse+0x12>
    5476:	00 c0       	rjmp	.+0      	; 0x5478 <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    5478:	d4 98       	cbi	0x1a, 4	; 26
    547a:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    547c:	cc 9b       	sbis	0x19, 4	; 25
    547e:	fe cf       	rjmp	.-4      	; 0x547c <Maxim_1Wire_ResetPulse+0x1c>
    5480:	80 e0       	ldi	r24, 0x00	; 0
    5482:	07 c0       	rjmp	.+14     	; 0x5492 <Maxim_1Wire_ResetPulse+0x32>
    5484:	91 e3       	ldi	r25, 0x31	; 49
    5486:	9a 95       	dec	r25
    5488:	f1 f7       	brne	.-4      	; 0x5486 <Maxim_1Wire_ResetPulse+0x26>
    548a:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    548c:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    548e:	8f 31       	cpi	r24, 0x1F	; 31
    5490:	49 f0       	breq	.+18     	; 0x54a4 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    5492:	cc 99       	sbic	0x19, 4	; 25
    5494:	f7 cf       	rjmp	.-18     	; 0x5484 <Maxim_1Wire_ResetPulse+0x24>
    5496:	89 e9       	ldi	r24, 0x99	; 153
    5498:	93 e0       	ldi	r25, 0x03	; 3
    549a:	01 97       	sbiw	r24, 0x01	; 1
    549c:	f1 f7       	brne	.-4      	; 0x549a <Maxim_1Wire_ResetPulse+0x3a>
    549e:	00 c0       	rjmp	.+0      	; 0x54a0 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    54a0:	80 e0       	ldi	r24, 0x00	; 0
    54a2:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    54a4:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    54a6:	08 95       	ret

000054a8 <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    54a8:	88 23       	and	r24, r24
    54aa:	61 f4       	brne	.+24     	; 0x54c4 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    54ac:	dc 98       	cbi	0x1b, 4	; 27
    54ae:	d4 9a       	sbi	0x1a, 4	; 26
    54b0:	84 ec       	ldi	r24, 0xC4	; 196
    54b2:	8a 95       	dec	r24
    54b4:	f1 f7       	brne	.-4      	; 0x54b2 <Maxim_1Wire_WriteBit+0xa>
    54b6:	00 c0       	rjmp	.+0      	; 0x54b8 <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    54b8:	d4 98       	cbi	0x1a, 4	; 26
    54ba:	dc 9a       	sbi	0x1b, 4	; 27
    54bc:	81 e3       	ldi	r24, 0x31	; 49
    54be:	8a 95       	dec	r24
    54c0:	f1 f7       	brne	.-4      	; 0x54be <Maxim_1Wire_WriteBit+0x16>
    54c2:	0b c0       	rjmp	.+22     	; 0x54da <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    54c4:	dc 98       	cbi	0x1b, 4	; 27
    54c6:	d4 9a       	sbi	0x1a, 4	; 26
    54c8:	88 e1       	ldi	r24, 0x18	; 24
    54ca:	8a 95       	dec	r24
    54cc:	f1 f7       	brne	.-4      	; 0x54ca <Maxim_1Wire_WriteBit+0x22>
    54ce:	00 c0       	rjmp	.+0      	; 0x54d0 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    54d0:	d4 98       	cbi	0x1a, 4	; 26
    54d2:	dc 9a       	sbi	0x1b, 4	; 27
    54d4:	8d ed       	ldi	r24, 0xDD	; 221
    54d6:	8a 95       	dec	r24
    54d8:	f1 f7       	brne	.-4      	; 0x54d6 <Maxim_1Wire_WriteBit+0x2e>
    54da:	00 00       	nop
    54dc:	08 95       	ret

000054de <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    54de:	dc 98       	cbi	0x1b, 4	; 27
    54e0:	d4 9a       	sbi	0x1a, 4	; 26
    54e2:	82 e0       	ldi	r24, 0x02	; 2
    54e4:	8a 95       	dec	r24
    54e6:	f1 f7       	brne	.-4      	; 0x54e4 <Maxim_1Wire_ReadBit+0x6>
    54e8:	00 c0       	rjmp	.+0      	; 0x54ea <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    54ea:	d4 98       	cbi	0x1a, 4	; 26
    54ec:	dc 9a       	sbi	0x1b, 4	; 27
    54ee:	96 e1       	ldi	r25, 0x16	; 22
    54f0:	9a 95       	dec	r25
    54f2:	f1 f7       	brne	.-4      	; 0x54f0 <Maxim_1Wire_ReadBit+0x12>
    54f4:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    54f6:	89 b3       	in	r24, 0x19	; 25
    54f8:	94 ec       	ldi	r25, 0xC4	; 196
    54fa:	9a 95       	dec	r25
    54fc:	f1 f7       	brne	.-4      	; 0x54fa <Maxim_1Wire_ReadBit+0x1c>
    54fe:	00 c0       	rjmp	.+0      	; 0x5500 <Maxim_1Wire_ReadBit+0x22>
    5500:	90 e0       	ldi	r25, 0x00	; 0
    5502:	80 71       	andi	r24, 0x10	; 16
    5504:	90 70       	andi	r25, 0x00	; 0
    5506:	24 e0       	ldi	r18, 0x04	; 4
    5508:	95 95       	asr	r25
    550a:	87 95       	ror	r24
    550c:	2a 95       	dec	r18
    550e:	e1 f7       	brne	.-8      	; 0x5508 <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    5510:	08 95       	ret

00005512 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    5512:	ff 92       	push	r15
    5514:	0f 93       	push	r16
    5516:	1f 93       	push	r17
    5518:	cf 93       	push	r28
    551a:	df 93       	push	r29
    551c:	f8 2e       	mov	r15, r24
    551e:	c0 e0       	ldi	r28, 0x00	; 0
    5520:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    5522:	01 e0       	ldi	r16, 0x01	; 1
    5524:	10 e0       	ldi	r17, 0x00	; 0
    5526:	98 01       	movw	r18, r16
    5528:	0c 2e       	mov	r0, r28
    552a:	02 c0       	rjmp	.+4      	; 0x5530 <Maxim_1Wire_WriteByte+0x1e>
    552c:	22 0f       	add	r18, r18
    552e:	33 1f       	adc	r19, r19
    5530:	0a 94       	dec	r0
    5532:	e2 f7       	brpl	.-8      	; 0x552c <Maxim_1Wire_WriteByte+0x1a>
    5534:	8f 2d       	mov	r24, r15
    5536:	82 23       	and	r24, r18
    5538:	0e 94 54 2a 	call	0x54a8	; 0x54a8 <Maxim_1Wire_WriteBit>
    553c:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    553e:	c8 30       	cpi	r28, 0x08	; 8
    5540:	d1 05       	cpc	r29, r1
    5542:	89 f7       	brne	.-30     	; 0x5526 <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    5544:	df 91       	pop	r29
    5546:	cf 91       	pop	r28
    5548:	1f 91       	pop	r17
    554a:	0f 91       	pop	r16
    554c:	ff 90       	pop	r15
    554e:	08 95       	ret

00005550 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    5550:	1f 93       	push	r17
    5552:	cf 93       	push	r28
    5554:	df 93       	push	r29
    5556:	c0 e0       	ldi	r28, 0x00	; 0
    5558:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    555a:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    555c:	0e 94 6f 2a 	call	0x54de	; 0x54de <Maxim_1Wire_ReadBit>
    5560:	28 2f       	mov	r18, r24
    5562:	30 e0       	ldi	r19, 0x00	; 0
    5564:	0c 2e       	mov	r0, r28
    5566:	02 c0       	rjmp	.+4      	; 0x556c <Maxim_1Wire_ReadByte+0x1c>
    5568:	22 0f       	add	r18, r18
    556a:	33 1f       	adc	r19, r19
    556c:	0a 94       	dec	r0
    556e:	e2 f7       	brpl	.-8      	; 0x5568 <Maxim_1Wire_ReadByte+0x18>
    5570:	12 2b       	or	r17, r18
    5572:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5574:	c8 30       	cpi	r28, 0x08	; 8
    5576:	d1 05       	cpc	r29, r1
    5578:	89 f7       	brne	.-30     	; 0x555c <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    557a:	81 2f       	mov	r24, r17
    557c:	df 91       	pop	r29
    557e:	cf 91       	pop	r28
    5580:	1f 91       	pop	r17
    5582:	08 95       	ret

00005584 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    5584:	8f e0       	ldi	r24, 0x0F	; 15
    5586:	0e 94 89 2a 	call	0x5512	; 0x5512 <Maxim_1Wire_WriteByte>
}
    558a:	08 95       	ret

0000558c <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    558c:	80 b5       	in	r24, 0x20	; 32
    558e:	8b 7f       	andi	r24, 0xFB	; 251
    5590:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    5592:	d4 98       	cbi	0x1a, 4	; 26
    5594:	dc 9a       	sbi	0x1b, 4	; 27
    5596:	86 ef       	ldi	r24, 0xF6	; 246
    5598:	8a 95       	dec	r24
    559a:	f1 f7       	brne	.-4      	; 0x5598 <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    559c:	08 95       	ret

0000559e <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    559e:	ef 92       	push	r14
    55a0:	ff 92       	push	r15
    55a2:	0f 93       	push	r16
    55a4:	1f 93       	push	r17
    55a6:	df 93       	push	r29
    55a8:	cf 93       	push	r28
    55aa:	00 d0       	rcall	.+0      	; 0x55ac <DS2401_getSerialNumber+0xe>
    55ac:	00 d0       	rcall	.+0      	; 0x55ae <DS2401_getSerialNumber+0x10>
    55ae:	cd b7       	in	r28, 0x3d	; 61
    55b0:	de b7       	in	r29, 0x3e	; 62
    55b2:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    55b4:	19 82       	std	Y+1, r1	; 0x01
    55b6:	1a 82       	std	Y+2, r1	; 0x02
    55b8:	1b 82       	std	Y+3, r1	; 0x03
    55ba:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    55bc:	0e 94 30 2a 	call	0x5460	; 0x5460 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    55c0:	88 23       	and	r24, r24
    55c2:	39 f0       	breq	.+14     	; 0x55d2 <DS2401_getSerialNumber+0x34>
    55c4:	28 2f       	mov	r18, r24
    55c6:	33 27       	eor	r19, r19
    55c8:	27 fd       	sbrc	r18, 7
    55ca:	30 95       	com	r19
    55cc:	43 2f       	mov	r20, r19
    55ce:	53 2f       	mov	r21, r19
    55d0:	27 c0       	rjmp	.+78     	; 0x5620 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    55d2:	0e 94 c2 2a 	call	0x5584	; 0x5584 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    55d6:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    55da:	81 30       	cpi	r24, 0x01	; 1
    55dc:	19 f0       	breq	.+6      	; 0x55e4 <DS2401_getSerialNumber+0x46>
    55de:	8e ef       	ldi	r24, 0xFE	; 254
    55e0:	f7 01       	movw	r30, r14
    55e2:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    55e4:	8e 01       	movw	r16, r28
    55e6:	0f 5f       	subi	r16, 0xFF	; 255
    55e8:	1f 4f       	sbci	r17, 0xFF	; 255
    55ea:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    55ee:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    55f0:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    55f4:	f8 01       	movw	r30, r16
    55f6:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    55f8:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    55fc:	f8 01       	movw	r30, r16
    55fe:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    5600:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    5604:	f8 01       	movw	r30, r16
    5606:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    5608:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    560c:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    5610:	0e 94 a8 2a 	call	0x5550	; 0x5550 <Maxim_1Wire_ReadByte>
    *valid = 0;
    5614:	f7 01       	movw	r30, r14
    5616:	10 82       	st	Z, r1
    return serialNumber;
    5618:	29 81       	ldd	r18, Y+1	; 0x01
    561a:	3a 81       	ldd	r19, Y+2	; 0x02
    561c:	4b 81       	ldd	r20, Y+3	; 0x03
    561e:	5c 81       	ldd	r21, Y+4	; 0x04
}
    5620:	b9 01       	movw	r22, r18
    5622:	ca 01       	movw	r24, r20
    5624:	0f 90       	pop	r0
    5626:	0f 90       	pop	r0
    5628:	0f 90       	pop	r0
    562a:	0f 90       	pop	r0
    562c:	cf 91       	pop	r28
    562e:	df 91       	pop	r29
    5630:	1f 91       	pop	r17
    5632:	0f 91       	pop	r16
    5634:	ff 90       	pop	r15
    5636:	ef 90       	pop	r14
    5638:	08 95       	ret

0000563a <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    563a:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    563c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    563e:	87 ff       	sbrs	r24, 7
    5640:	02 c0       	rjmp	.+4      	; 0x5646 <DOGM128_6_usart1_sendByte+0xc>
    5642:	93 9a       	sbi	0x12, 3	; 18
    5644:	01 c0       	rjmp	.+2      	; 0x5648 <DOGM128_6_usart1_sendByte+0xe>
    5646:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5648:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    564a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    564c:	86 ff       	sbrs	r24, 6
    564e:	02 c0       	rjmp	.+4      	; 0x5654 <DOGM128_6_usart1_sendByte+0x1a>
    5650:	93 9a       	sbi	0x12, 3	; 18
    5652:	01 c0       	rjmp	.+2      	; 0x5656 <DOGM128_6_usart1_sendByte+0x1c>
    5654:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5656:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5658:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    565a:	85 ff       	sbrs	r24, 5
    565c:	02 c0       	rjmp	.+4      	; 0x5662 <DOGM128_6_usart1_sendByte+0x28>
    565e:	93 9a       	sbi	0x12, 3	; 18
    5660:	01 c0       	rjmp	.+2      	; 0x5664 <DOGM128_6_usart1_sendByte+0x2a>
    5662:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5664:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5666:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    5668:	84 ff       	sbrs	r24, 4
    566a:	02 c0       	rjmp	.+4      	; 0x5670 <DOGM128_6_usart1_sendByte+0x36>
    566c:	93 9a       	sbi	0x12, 3	; 18
    566e:	01 c0       	rjmp	.+2      	; 0x5672 <DOGM128_6_usart1_sendByte+0x38>
    5670:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5672:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5674:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    5676:	83 ff       	sbrs	r24, 3
    5678:	02 c0       	rjmp	.+4      	; 0x567e <DOGM128_6_usart1_sendByte+0x44>
    567a:	93 9a       	sbi	0x12, 3	; 18
    567c:	01 c0       	rjmp	.+2      	; 0x5680 <DOGM128_6_usart1_sendByte+0x46>
    567e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5680:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5682:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    5684:	82 ff       	sbrs	r24, 2
    5686:	02 c0       	rjmp	.+4      	; 0x568c <DOGM128_6_usart1_sendByte+0x52>
    5688:	93 9a       	sbi	0x12, 3	; 18
    568a:	01 c0       	rjmp	.+2      	; 0x568e <DOGM128_6_usart1_sendByte+0x54>
    568c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    568e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5690:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    5692:	81 ff       	sbrs	r24, 1
    5694:	02 c0       	rjmp	.+4      	; 0x569a <DOGM128_6_usart1_sendByte+0x60>
    5696:	93 9a       	sbi	0x12, 3	; 18
    5698:	01 c0       	rjmp	.+2      	; 0x569c <DOGM128_6_usart1_sendByte+0x62>
    569a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    569c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    569e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    56a0:	80 ff       	sbrs	r24, 0
    56a2:	02 c0       	rjmp	.+4      	; 0x56a8 <DOGM128_6_usart1_sendByte+0x6e>
    56a4:	93 9a       	sbi	0x12, 3	; 18
    56a6:	01 c0       	rjmp	.+2      	; 0x56aa <DOGM128_6_usart1_sendByte+0x70>
    56a8:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56aa:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    56ac:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    56ae:	aa 9a       	sbi	0x15, 2	; 21
}
    56b0:	08 95       	ret

000056b2 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    56b2:	df 93       	push	r29
    56b4:	cf 93       	push	r28
    56b6:	00 d0       	rcall	.+0      	; 0x56b8 <DOGM128_6_clear_display+0x6>
    56b8:	0f 92       	push	r0
    56ba:	cd b7       	in	r28, 0x3d	; 61
    56bc:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    56be:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    56c0:	19 82       	std	Y+1, r1	; 0x01
    56c2:	1f c0       	rjmp	.+62     	; 0x5702 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    56c4:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    56c6:	89 81       	ldd	r24, Y+1	; 0x01
    56c8:	80 55       	subi	r24, 0x50	; 80
    56ca:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    56ce:	80 e1       	ldi	r24, 0x10	; 16
    56d0:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    56d4:	80 e0       	ldi	r24, 0x00	; 0
    56d6:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
    DisA0high;
    56da:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    56dc:	1b 82       	std	Y+3, r1	; 0x03
    56de:	1a 82       	std	Y+2, r1	; 0x02
    56e0:	08 c0       	rjmp	.+16     	; 0x56f2 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    56e2:	80 e0       	ldi	r24, 0x00	; 0
    56e4:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    56e8:	8a 81       	ldd	r24, Y+2	; 0x02
    56ea:	9b 81       	ldd	r25, Y+3	; 0x03
    56ec:	01 96       	adiw	r24, 0x01	; 1
    56ee:	9b 83       	std	Y+3, r25	; 0x03
    56f0:	8a 83       	std	Y+2, r24	; 0x02
    56f2:	8a 81       	ldd	r24, Y+2	; 0x02
    56f4:	9b 81       	ldd	r25, Y+3	; 0x03
    56f6:	80 38       	cpi	r24, 0x80	; 128
    56f8:	91 05       	cpc	r25, r1
    56fa:	9c f3       	brlt	.-26     	; 0x56e2 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    56fc:	89 81       	ldd	r24, Y+1	; 0x01
    56fe:	8f 5f       	subi	r24, 0xFF	; 255
    5700:	89 83       	std	Y+1, r24	; 0x01
    5702:	89 81       	ldd	r24, Y+1	; 0x01
    5704:	88 30       	cpi	r24, 0x08	; 8
    5706:	f0 f2       	brcs	.-68     	; 0x56c4 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    5708:	0f 90       	pop	r0
    570a:	0f 90       	pop	r0
    570c:	0f 90       	pop	r0
    570e:	cf 91       	pop	r28
    5710:	df 91       	pop	r29
    5712:	08 95       	ret

00005714 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    5714:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    5716:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    5718:	85 b3       	in	r24, 0x15	; 21
    571a:	87 60       	ori	r24, 0x07	; 7
    571c:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    571e:	84 b3       	in	r24, 0x14	; 20
    5720:	87 60       	ori	r24, 0x07	; 7
    5722:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    5724:	81 b3       	in	r24, 0x11	; 17
    5726:	88 62       	ori	r24, 0x28	; 40
    5728:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    572a:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    572c:	88 e7       	ldi	r24, 0x78	; 120
    572e:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5730:	84 b3       	in	r24, 0x14	; 20
    5732:	87 78       	andi	r24, 0x87	; 135
    5734:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    5736:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    5738:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    573a:	8f ef       	ldi	r24, 0xFF	; 255
    573c:	9f e3       	ldi	r25, 0x3F	; 63
    573e:	a2 e0       	ldi	r26, 0x02	; 2
    5740:	81 50       	subi	r24, 0x01	; 1
    5742:	90 40       	sbci	r25, 0x00	; 0
    5744:	a0 40       	sbci	r26, 0x00	; 0
    5746:	e1 f7       	brne	.-8      	; 0x5740 <DOGM128_6_display_init+0x2c>
    5748:	00 c0       	rjmp	.+0      	; 0x574a <DOGM128_6_display_init+0x36>
    574a:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    574c:	a9 9a       	sbi	0x15, 1	; 21
    574e:	8f ef       	ldi	r24, 0xFF	; 255
    5750:	9f e3       	ldi	r25, 0x3F	; 63
    5752:	a2 e0       	ldi	r26, 0x02	; 2
    5754:	81 50       	subi	r24, 0x01	; 1
    5756:	90 40       	sbci	r25, 0x00	; 0
    5758:	a0 40       	sbci	r26, 0x00	; 0
    575a:	e1 f7       	brne	.-8      	; 0x5754 <DOGM128_6_display_init+0x40>
    575c:	00 c0       	rjmp	.+0      	; 0x575e <DOGM128_6_display_init+0x4a>
    575e:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    5760:	80 e4       	ldi	r24, 0x40	; 64
    5762:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    5766:	81 ea       	ldi	r24, 0xA1	; 161
    5768:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    576c:	80 ec       	ldi	r24, 0xC0	; 192
    576e:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    5772:	86 ea       	ldi	r24, 0xA6	; 166
    5774:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    5778:	82 ea       	ldi	r24, 0xA2	; 162
    577a:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    577e:	8f e2       	ldi	r24, 0x2F	; 47
    5780:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    5784:	88 ef       	ldi	r24, 0xF8	; 248
    5786:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    578a:	80 e0       	ldi	r24, 0x00	; 0
    578c:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    5790:	87 e2       	ldi	r24, 0x27	; 39
    5792:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    5796:	81 e8       	ldi	r24, 0x81	; 129
    5798:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    579c:	80 e1       	ldi	r24, 0x10	; 16
    579e:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    57a2:	8c ea       	ldi	r24, 0xAC	; 172
    57a4:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    57a8:	80 e0       	ldi	r24, 0x00	; 0
    57aa:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    57ae:	8f ea       	ldi	r24, 0xAF	; 175
    57b0:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    57b4:	0e 94 59 2b 	call	0x56b2	; 0x56b2 <DOGM128_6_clear_display>
}
    57b8:	08 95       	ret

000057ba <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    57ba:	81 30       	cpi	r24, 0x01	; 1
    57bc:	11 f4       	brne	.+4      	; 0x57c2 <DOGM128_6_display_backlight+0x8>
    57be:	c4 9a       	sbi	0x18, 4	; 24
    57c0:	08 95       	ret
	else DisBLIGHToff;
    57c2:	c4 98       	cbi	0x18, 4	; 24
    57c4:	08 95       	ret

000057c6 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    57c6:	ef 92       	push	r14
    57c8:	ff 92       	push	r15
    57ca:	0f 93       	push	r16
    57cc:	1f 93       	push	r17
    57ce:	df 93       	push	r29
    57d0:	cf 93       	push	r28
    57d2:	0f 92       	push	r0
    57d4:	cd b7       	in	r28, 0x3d	; 61
    57d6:	de b7       	in	r29, 0x3e	; 62
    57d8:	08 2f       	mov	r16, r24
    57da:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    57dc:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    57de:	84 2f       	mov	r24, r20
    57e0:	80 55       	subi	r24, 0x50	; 80
    57e2:	99 83       	std	Y+1, r25	; 0x01
    57e4:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    57e8:	81 2f       	mov	r24, r17
    57ea:	82 95       	swap	r24
    57ec:	8f 70       	andi	r24, 0x0F	; 15
    57ee:	80 61       	ori	r24, 0x10	; 16
    57f0:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    57f4:	81 2f       	mov	r24, r17
    57f6:	8f 70       	andi	r24, 0x0F	; 15
    57f8:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>

	DisA0high;
    57fc:	a8 9a       	sbi	0x15, 0	; 21
    57fe:	99 81       	ldd	r25, Y+1	; 0x01
    5800:	60 2f       	mov	r22, r16
    5802:	79 2f       	mov	r23, r25
    5804:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    5806:	1a c0       	rjmp	.+52     	; 0x583c <DOGM128_6_LCD_print+0x76>
    5808:	00 e0       	ldi	r16, 0x00	; 0
    580a:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    580c:	d7 01       	movw	r26, r14
    580e:	ec 91       	ld	r30, X
    5810:	b5 e0       	ldi	r27, 0x05	; 5
    5812:	eb 9f       	mul	r30, r27
    5814:	f0 01       	movw	r30, r0
    5816:	11 24       	eor	r1, r1
    5818:	e0 0f       	add	r30, r16
    581a:	f1 1f       	adc	r31, r17
    581c:	e0 57       	subi	r30, 0x70	; 112
    581e:	fc 4f       	sbci	r31, 0xFC	; 252
    5820:	84 91       	lpm	r24, Z+
    5822:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    5826:	0f 5f       	subi	r16, 0xFF	; 255
    5828:	1f 4f       	sbci	r17, 0xFF	; 255
    582a:	05 30       	cpi	r16, 0x05	; 5
    582c:	11 05       	cpc	r17, r1
    582e:	71 f7       	brne	.-36     	; 0x580c <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    5830:	80 e0       	ldi	r24, 0x00	; 0
    5832:	0e 94 1d 2b 	call	0x563a	; 0x563a <DOGM128_6_usart1_sendByte>
    5836:	08 94       	sec
    5838:	e1 1c       	adc	r14, r1
    583a:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    583c:	f7 01       	movw	r30, r14
    583e:	80 81       	ld	r24, Z
    5840:	88 23       	and	r24, r24
    5842:	11 f7       	brne	.-60     	; 0x5808 <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    5844:	0f 90       	pop	r0
    5846:	cf 91       	pop	r28
    5848:	df 91       	pop	r29
    584a:	1f 91       	pop	r17
    584c:	0f 91       	pop	r16
    584e:	ff 90       	pop	r15
    5850:	ef 90       	pop	r14
    5852:	08 95       	ret

00005854 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5854:	60 91 69 07 	lds	r22, 0x0769
    5858:	70 91 6a 07 	lds	r23, 0x076A
    585c:	90 e0       	ldi	r25, 0x00	; 0
    585e:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
}
    5862:	08 95       	ret

00005864 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    5864:	80 e0       	ldi	r24, 0x00	; 0
    5866:	0e 94 61 0f 	call	0x1ec2	; 0x1ec2 <nrk_uart_data_ready>
    586a:	88 23       	and	r24, r24
    586c:	49 f0       	breq	.+18     	; 0x5880 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    586e:	80 91 67 07 	lds	r24, 0x0767
    5872:	90 91 68 07 	lds	r25, 0x0768
    5876:	0e 94 29 42 	call	0x8452	; 0x8452 <fgetc>
    587a:	28 2f       	mov	r18, r24
    587c:	30 e0       	ldi	r19, 0x00	; 0
    587e:	02 c0       	rjmp	.+4      	; 0x5884 <USART0_getchar+0x20>
	else return -1;
    5880:	2f ef       	ldi	r18, 0xFF	; 255
    5882:	3f ef       	ldi	r19, 0xFF	; 255
}
    5884:	c9 01       	movw	r24, r18
    5886:	08 95       	ret

00005888 <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    5888:	bf 92       	push	r11
    588a:	cf 92       	push	r12
    588c:	df 92       	push	r13
    588e:	ef 92       	push	r14
    5890:	ff 92       	push	r15
    5892:	0f 93       	push	r16
    5894:	1f 93       	push	r17
    5896:	df 93       	push	r29
    5898:	cf 93       	push	r28
    589a:	00 d0       	rcall	.+0      	; 0x589c <eDIP240_7_Display_send_packet+0x14>
    589c:	00 d0       	rcall	.+0      	; 0x589e <eDIP240_7_Display_send_packet+0x16>
    589e:	0f 92       	push	r0
    58a0:	cd b7       	in	r28, 0x3d	; 61
    58a2:	de b7       	in	r29, 0x3e	; 62
    58a4:	d8 2e       	mov	r13, r24
    58a6:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    58a8:	20 ea       	ldi	r18, 0xA0	; 160
    58aa:	36 e8       	ldi	r19, 0x86	; 134
    58ac:	41 e0       	ldi	r20, 0x01	; 1
    58ae:	50 e0       	ldi	r21, 0x00	; 0
    58b0:	29 83       	std	Y+1, r18	; 0x01
    58b2:	3a 83       	std	Y+2, r19	; 0x02
    58b4:	4b 83       	std	Y+3, r20	; 0x03
    58b6:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    58b8:	81 e1       	ldi	r24, 0x11	; 17
    58ba:	9d 83       	std	Y+5, r25	; 0x05
    58bc:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    58c0:	8b 2d       	mov	r24, r11
    58c2:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 checksum = 0x11 + length;
    58c6:	81 e1       	ldi	r24, 0x11	; 17
    58c8:	c8 2e       	mov	r12, r24
    58ca:	cb 0c       	add	r12, r11
 while(i < length)
    58cc:	9d 81       	ldd	r25, Y+5	; 0x05
    58ce:	0d 2d       	mov	r16, r13
    58d0:	19 2f       	mov	r17, r25
    58d2:	09 c0       	rjmp	.+18     	; 0x58e6 <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    58d4:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    58d6:	f8 01       	movw	r30, r16
    58d8:	81 91       	ld	r24, Z+
    58da:	8f 01       	movw	r16, r30
    58dc:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
	checksum += data[i];
    58e0:	f7 01       	movw	r30, r14
    58e2:	80 81       	ld	r24, Z
    58e4:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    58e6:	80 2f       	mov	r24, r16
    58e8:	8d 19       	sub	r24, r13
    58ea:	8b 15       	cp	r24, r11
    58ec:	98 f3       	brcs	.-26     	; 0x58d4 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    58ee:	8c 2d       	mov	r24, r12
    58f0:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    58f4:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    58f8:	29 81       	ldd	r18, Y+1	; 0x01
    58fa:	3a 81       	ldd	r19, Y+2	; 0x02
    58fc:	4b 81       	ldd	r20, Y+3	; 0x03
    58fe:	5c 81       	ldd	r21, Y+4	; 0x04
    5900:	21 50       	subi	r18, 0x01	; 1
    5902:	30 40       	sbci	r19, 0x00	; 0
    5904:	40 40       	sbci	r20, 0x00	; 0
    5906:	50 40       	sbci	r21, 0x00	; 0
    5908:	29 83       	std	Y+1, r18	; 0x01
    590a:	3a 83       	std	Y+2, r19	; 0x02
    590c:	4b 83       	std	Y+3, r20	; 0x03
    590e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5910:	86 30       	cpi	r24, 0x06	; 6
    5912:	51 f0       	breq	.+20     	; 0x5928 <eDIP240_7_Display_send_packet+0xa0>
    5914:	89 81       	ldd	r24, Y+1	; 0x01
    5916:	9a 81       	ldd	r25, Y+2	; 0x02
    5918:	ab 81       	ldd	r26, Y+3	; 0x03
    591a:	bc 81       	ldd	r27, Y+4	; 0x04
    591c:	00 97       	sbiw	r24, 0x00	; 0
    591e:	a1 05       	cpc	r26, r1
    5920:	b1 05       	cpc	r27, r1
    5922:	41 f7       	brne	.-48     	; 0x58f4 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5924:	8f ef       	ldi	r24, 0xFF	; 255
    5926:	01 c0       	rjmp	.+2      	; 0x592a <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    5928:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    592a:	0f 90       	pop	r0
    592c:	0f 90       	pop	r0
    592e:	0f 90       	pop	r0
    5930:	0f 90       	pop	r0
    5932:	0f 90       	pop	r0
    5934:	cf 91       	pop	r28
    5936:	df 91       	pop	r29
    5938:	1f 91       	pop	r17
    593a:	0f 91       	pop	r16
    593c:	ff 90       	pop	r15
    593e:	ef 90       	pop	r14
    5940:	df 90       	pop	r13
    5942:	cf 90       	pop	r12
    5944:	bf 90       	pop	r11
    5946:	08 95       	ret

00005948 <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    5948:	cf 92       	push	r12
    594a:	df 92       	push	r13
    594c:	ef 92       	push	r14
    594e:	ff 92       	push	r15
    5950:	0f 93       	push	r16
    5952:	1f 93       	push	r17
    5954:	df 93       	push	r29
    5956:	cf 93       	push	r28
    5958:	00 d0       	rcall	.+0      	; 0x595a <eDIP240_7_Display_get_buffer+0x12>
    595a:	00 d0       	rcall	.+0      	; 0x595c <eDIP240_7_Display_get_buffer+0x14>
    595c:	cd b7       	in	r28, 0x3d	; 61
    595e:	de b7       	in	r29, 0x3e	; 62
    5960:	f8 2e       	mov	r15, r24
    5962:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    5964:	20 ea       	ldi	r18, 0xA0	; 160
    5966:	36 e8       	ldi	r19, 0x86	; 134
    5968:	41 e0       	ldi	r20, 0x01	; 1
    596a:	50 e0       	ldi	r21, 0x00	; 0
    596c:	29 83       	std	Y+1, r18	; 0x01
    596e:	3a 83       	std	Y+2, r19	; 0x02
    5970:	4b 83       	std	Y+3, r20	; 0x03
    5972:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5974:	82 e1       	ldi	r24, 0x12	; 18
    5976:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    597a:	81 e0       	ldi	r24, 0x01	; 1
    597c:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    5980:	83 e5       	ldi	r24, 0x53	; 83
    5982:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    5986:	86 e6       	ldi	r24, 0x66	; 102
    5988:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    598c:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    5990:	29 81       	ldd	r18, Y+1	; 0x01
    5992:	3a 81       	ldd	r19, Y+2	; 0x02
    5994:	4b 81       	ldd	r20, Y+3	; 0x03
    5996:	5c 81       	ldd	r21, Y+4	; 0x04
    5998:	21 50       	subi	r18, 0x01	; 1
    599a:	30 40       	sbci	r19, 0x00	; 0
    599c:	40 40       	sbci	r20, 0x00	; 0
    599e:	50 40       	sbci	r21, 0x00	; 0
    59a0:	29 83       	std	Y+1, r18	; 0x01
    59a2:	3a 83       	std	Y+2, r19	; 0x02
    59a4:	4b 83       	std	Y+3, r20	; 0x03
    59a6:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    59a8:	86 30       	cpi	r24, 0x06	; 6
    59aa:	61 f0       	breq	.+24     	; 0x59c4 <eDIP240_7_Display_get_buffer+0x7c>
    59ac:	29 81       	ldd	r18, Y+1	; 0x01
    59ae:	3a 81       	ldd	r19, Y+2	; 0x02
    59b0:	4b 81       	ldd	r20, Y+3	; 0x03
    59b2:	5c 81       	ldd	r21, Y+4	; 0x04
    59b4:	21 15       	cp	r18, r1
    59b6:	31 05       	cpc	r19, r1
    59b8:	41 05       	cpc	r20, r1
    59ba:	51 05       	cpc	r21, r1
    59bc:	39 f7       	brne	.-50     	; 0x598c <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    59be:	ee 24       	eor	r14, r14
    59c0:	e3 94       	inc	r14
    59c2:	01 c0       	rjmp	.+2      	; 0x59c6 <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    59c4:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    59c6:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    59ca:	2f ef       	ldi	r18, 0xFF	; 255
    59cc:	8f 3f       	cpi	r24, 0xFF	; 255
    59ce:	92 07       	cpc	r25, r18
    59d0:	d1 f3       	breq	.-12     	; 0x59c6 <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    59d2:	81 31       	cpi	r24, 0x11	; 17
    59d4:	91 05       	cpc	r25, r1
    59d6:	59 f5       	brne	.+86     	; 0x5a2e <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    59d8:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    59dc:	ef ef       	ldi	r30, 0xFF	; 255
    59de:	8f 3f       	cpi	r24, 0xFF	; 255
    59e0:	9e 07       	cpc	r25, r30
    59e2:	d1 f3       	breq	.-12     	; 0x59d8 <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    59e4:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    59e6:	91 e1       	ldi	r25, 0x11	; 17
    59e8:	c9 2e       	mov	r12, r25
    59ea:	cd 0c       	add	r12, r13
	while (i < length)
    59ec:	80 2f       	mov	r24, r16
    59ee:	0f 2d       	mov	r16, r15
    59f0:	18 2f       	mov	r17, r24
    59f2:	0a c0       	rjmp	.+20     	; 0x5a08 <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    59f4:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    59f8:	ff ef       	ldi	r31, 0xFF	; 255
    59fa:	8f 3f       	cpi	r24, 0xFF	; 255
    59fc:	9f 07       	cpc	r25, r31
    59fe:	d1 f3       	breq	.-12     	; 0x59f4 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5a00:	f8 01       	movw	r30, r16
    5a02:	81 93       	st	Z+, r24
    5a04:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5a06:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5a08:	80 2f       	mov	r24, r16
    5a0a:	8f 19       	sub	r24, r15
    5a0c:	8d 15       	cp	r24, r13
    5a0e:	90 f3       	brcs	.-28     	; 0x59f4 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5a10:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5a14:	ff ef       	ldi	r31, 0xFF	; 255
    5a16:	8f 3f       	cpi	r24, 0xFF	; 255
    5a18:	9f 07       	cpc	r25, r31
    5a1a:	d1 f3       	breq	.-12     	; 0x5a10 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    5a1c:	2c 2d       	mov	r18, r12
    5a1e:	30 e0       	ldi	r19, 0x00	; 0
    5a20:	82 17       	cp	r24, r18
    5a22:	93 07       	cpc	r25, r19
    5a24:	21 f4       	brne	.+8      	; 0x5a2e <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5a26:	ee 20       	and	r14, r14
    5a28:	11 f4       	brne	.+4      	; 0x5a2e <eDIP240_7_Display_get_buffer+0xe6>
    5a2a:	8d 2d       	mov	r24, r13
    5a2c:	01 c0       	rjmp	.+2      	; 0x5a30 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    5a2e:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a30:	0f 90       	pop	r0
    5a32:	0f 90       	pop	r0
    5a34:	0f 90       	pop	r0
    5a36:	0f 90       	pop	r0
    5a38:	cf 91       	pop	r28
    5a3a:	df 91       	pop	r29
    5a3c:	1f 91       	pop	r17
    5a3e:	0f 91       	pop	r16
    5a40:	ff 90       	pop	r15
    5a42:	ef 90       	pop	r14
    5a44:	df 90       	pop	r13
    5a46:	cf 90       	pop	r12
    5a48:	08 95       	ret

00005a4a <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    5a4a:	cf 92       	push	r12
    5a4c:	df 92       	push	r13
    5a4e:	ef 92       	push	r14
    5a50:	ff 92       	push	r15
    5a52:	0f 93       	push	r16
    5a54:	1f 93       	push	r17
    5a56:	df 93       	push	r29
    5a58:	cf 93       	push	r28
    5a5a:	00 d0       	rcall	.+0      	; 0x5a5c <eDIP240_7_Display_request_buffer_info+0x12>
    5a5c:	00 d0       	rcall	.+0      	; 0x5a5e <eDIP240_7_Display_request_buffer_info+0x14>
    5a5e:	cd b7       	in	r28, 0x3d	; 61
    5a60:	de b7       	in	r29, 0x3e	; 62
    5a62:	8c 01       	movw	r16, r24
    5a64:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5a66:	80 e4       	ldi	r24, 0x40	; 64
    5a68:	92 e4       	ldi	r25, 0x42	; 66
    5a6a:	af e0       	ldi	r26, 0x0F	; 15
    5a6c:	b0 e0       	ldi	r27, 0x00	; 0
    5a6e:	89 83       	std	Y+1, r24	; 0x01
    5a70:	9a 83       	std	Y+2, r25	; 0x02
    5a72:	ab 83       	std	Y+3, r26	; 0x03
    5a74:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5a76:	82 e1       	ldi	r24, 0x12	; 18
    5a78:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5a7c:	81 e0       	ldi	r24, 0x01	; 1
    5a7e:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    5a82:	89 e4       	ldi	r24, 0x49	; 73
    5a84:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    5a88:	8c e5       	ldi	r24, 0x5C	; 92
    5a8a:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5a8e:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    5a92:	29 81       	ldd	r18, Y+1	; 0x01
    5a94:	3a 81       	ldd	r19, Y+2	; 0x02
    5a96:	4b 81       	ldd	r20, Y+3	; 0x03
    5a98:	5c 81       	ldd	r21, Y+4	; 0x04
    5a9a:	21 50       	subi	r18, 0x01	; 1
    5a9c:	30 40       	sbci	r19, 0x00	; 0
    5a9e:	40 40       	sbci	r20, 0x00	; 0
    5aa0:	50 40       	sbci	r21, 0x00	; 0
    5aa2:	29 83       	std	Y+1, r18	; 0x01
    5aa4:	3a 83       	std	Y+2, r19	; 0x02
    5aa6:	4b 83       	std	Y+3, r20	; 0x03
    5aa8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5aaa:	86 30       	cpi	r24, 0x06	; 6
    5aac:	59 f0       	breq	.+22     	; 0x5ac4 <eDIP240_7_Display_request_buffer_info+0x7a>
    5aae:	89 81       	ldd	r24, Y+1	; 0x01
    5ab0:	9a 81       	ldd	r25, Y+2	; 0x02
    5ab2:	ab 81       	ldd	r26, Y+3	; 0x03
    5ab4:	bc 81       	ldd	r27, Y+4	; 0x04
    5ab6:	00 97       	sbiw	r24, 0x00	; 0
    5ab8:	a1 05       	cpc	r26, r1
    5aba:	b1 05       	cpc	r27, r1
    5abc:	41 f7       	brne	.-48     	; 0x5a8e <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5abe:	dd 24       	eor	r13, r13
    5ac0:	d3 94       	inc	r13
    5ac2:	01 c0       	rjmp	.+2      	; 0x5ac6 <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5ac4:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5ac6:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5aca:	2f ef       	ldi	r18, 0xFF	; 255
    5acc:	8f 3f       	cpi	r24, 0xFF	; 255
    5ace:	92 07       	cpc	r25, r18
    5ad0:	d1 f3       	breq	.-12     	; 0x5ac6 <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5ad2:	82 31       	cpi	r24, 0x12	; 18
    5ad4:	91 05       	cpc	r25, r1
    5ad6:	51 f5       	brne	.+84     	; 0x5b2c <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5ad8:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5adc:	ef ef       	ldi	r30, 0xFF	; 255
    5ade:	8f 3f       	cpi	r24, 0xFF	; 255
    5ae0:	9e 07       	cpc	r25, r30
    5ae2:	d1 f3       	breq	.-12     	; 0x5ad8 <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5ae4:	82 30       	cpi	r24, 0x02	; 2
    5ae6:	11 f5       	brne	.+68     	; 0x5b2c <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5ae8:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5aec:	ff ef       	ldi	r31, 0xFF	; 255
    5aee:	8f 3f       	cpi	r24, 0xFF	; 255
    5af0:	9f 07       	cpc	r25, r31
    5af2:	d1 f3       	breq	.-12     	; 0x5ae8 <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5af4:	24 e1       	ldi	r18, 0x14	; 20
    5af6:	c2 2e       	mov	r12, r18
    5af8:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    5afa:	f8 01       	movw	r30, r16
    5afc:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5afe:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5b02:	ff ef       	ldi	r31, 0xFF	; 255
    5b04:	8f 3f       	cpi	r24, 0xFF	; 255
    5b06:	9f 07       	cpc	r25, r31
    5b08:	d1 f3       	breq	.-12     	; 0x5afe <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    5b0a:	0c 2d       	mov	r16, r12
    5b0c:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5b0e:	f7 01       	movw	r30, r14
    5b10:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5b12:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5b16:	ff ef       	ldi	r31, 0xFF	; 255
    5b18:	8f 3f       	cpi	r24, 0xFF	; 255
    5b1a:	9f 07       	cpc	r25, r31
    5b1c:	d1 f3       	breq	.-12     	; 0x5b12 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5b1e:	20 2f       	mov	r18, r16
    5b20:	30 e0       	ldi	r19, 0x00	; 0
    5b22:	82 17       	cp	r24, r18
    5b24:	93 07       	cpc	r25, r19
    5b26:	11 f4       	brne	.+4      	; 0x5b2c <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5b28:	dd 20       	and	r13, r13
    5b2a:	11 f0       	breq	.+4      	; 0x5b30 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    5b2c:	8f ef       	ldi	r24, 0xFF	; 255
    5b2e:	01 c0       	rjmp	.+2      	; 0x5b32 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5b30:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5b32:	0f 90       	pop	r0
    5b34:	0f 90       	pop	r0
    5b36:	0f 90       	pop	r0
    5b38:	0f 90       	pop	r0
    5b3a:	cf 91       	pop	r28
    5b3c:	df 91       	pop	r29
    5b3e:	1f 91       	pop	r17
    5b40:	0f 91       	pop	r16
    5b42:	ff 90       	pop	r15
    5b44:	ef 90       	pop	r14
    5b46:	df 90       	pop	r13
    5b48:	cf 90       	pop	r12
    5b4a:	08 95       	ret

00005b4c <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    5b4c:	0f 93       	push	r16
    5b4e:	1f 93       	push	r17
    5b50:	df 93       	push	r29
    5b52:	cf 93       	push	r28
    5b54:	00 d0       	rcall	.+0      	; 0x5b56 <eDIP240_7_Display_set_protocol+0xa>
    5b56:	00 d0       	rcall	.+0      	; 0x5b58 <eDIP240_7_Display_set_protocol+0xc>
    5b58:	cd b7       	in	r28, 0x3d	; 61
    5b5a:	de b7       	in	r29, 0x3e	; 62
    5b5c:	18 2f       	mov	r17, r24
    5b5e:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5b60:	20 e4       	ldi	r18, 0x40	; 64
    5b62:	32 e4       	ldi	r19, 0x42	; 66
    5b64:	4f e0       	ldi	r20, 0x0F	; 15
    5b66:	50 e0       	ldi	r21, 0x00	; 0
    5b68:	29 83       	std	Y+1, r18	; 0x01
    5b6a:	3a 83       	std	Y+2, r19	; 0x02
    5b6c:	4b 83       	std	Y+3, r20	; 0x03
    5b6e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5b70:	82 e1       	ldi	r24, 0x12	; 18
    5b72:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(3);
    5b76:	83 e0       	ldi	r24, 0x03	; 3
    5b78:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar('D');
    5b7c:	84 e4       	ldi	r24, 0x44	; 68
    5b7e:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    5b82:	81 2f       	mov	r24, r17
    5b84:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(timeout);
    5b88:	80 2f       	mov	r24, r16
    5b8a:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    5b8e:	81 2f       	mov	r24, r17
    5b90:	87 5a       	subi	r24, 0xA7	; 167
    5b92:	80 0f       	add	r24, r16
    5b94:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5b98:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    5b9c:	29 81       	ldd	r18, Y+1	; 0x01
    5b9e:	3a 81       	ldd	r19, Y+2	; 0x02
    5ba0:	4b 81       	ldd	r20, Y+3	; 0x03
    5ba2:	5c 81       	ldd	r21, Y+4	; 0x04
    5ba4:	21 50       	subi	r18, 0x01	; 1
    5ba6:	30 40       	sbci	r19, 0x00	; 0
    5ba8:	40 40       	sbci	r20, 0x00	; 0
    5baa:	50 40       	sbci	r21, 0x00	; 0
    5bac:	29 83       	std	Y+1, r18	; 0x01
    5bae:	3a 83       	std	Y+2, r19	; 0x02
    5bb0:	4b 83       	std	Y+3, r20	; 0x03
    5bb2:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5bb4:	86 30       	cpi	r24, 0x06	; 6
    5bb6:	51 f0       	breq	.+20     	; 0x5bcc <eDIP240_7_Display_set_protocol+0x80>
    5bb8:	89 81       	ldd	r24, Y+1	; 0x01
    5bba:	9a 81       	ldd	r25, Y+2	; 0x02
    5bbc:	ab 81       	ldd	r26, Y+3	; 0x03
    5bbe:	bc 81       	ldd	r27, Y+4	; 0x04
    5bc0:	00 97       	sbiw	r24, 0x00	; 0
    5bc2:	a1 05       	cpc	r26, r1
    5bc4:	b1 05       	cpc	r27, r1
    5bc6:	41 f7       	brne	.-48     	; 0x5b98 <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    5bc8:	8f ef       	ldi	r24, 0xFF	; 255
    5bca:	01 c0       	rjmp	.+2      	; 0x5bce <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    5bcc:	80 e0       	ldi	r24, 0x00	; 0
}
    5bce:	0f 90       	pop	r0
    5bd0:	0f 90       	pop	r0
    5bd2:	0f 90       	pop	r0
    5bd4:	0f 90       	pop	r0
    5bd6:	cf 91       	pop	r28
    5bd8:	df 91       	pop	r29
    5bda:	1f 91       	pop	r17
    5bdc:	0f 91       	pop	r16
    5bde:	08 95       	ret

00005be0 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5be0:	bf 92       	push	r11
    5be2:	cf 92       	push	r12
    5be4:	df 92       	push	r13
    5be6:	ef 92       	push	r14
    5be8:	ff 92       	push	r15
    5bea:	0f 93       	push	r16
    5bec:	1f 93       	push	r17
    5bee:	df 93       	push	r29
    5bf0:	cf 93       	push	r28
    5bf2:	00 d0       	rcall	.+0      	; 0x5bf4 <eDIP240_7_Display_get_protocoll_info+0x14>
    5bf4:	00 d0       	rcall	.+0      	; 0x5bf6 <eDIP240_7_Display_get_protocoll_info+0x16>
    5bf6:	cd b7       	in	r28, 0x3d	; 61
    5bf8:	de b7       	in	r29, 0x3e	; 62
    5bfa:	6c 01       	movw	r12, r24
    5bfc:	8b 01       	movw	r16, r22
    5bfe:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5c00:	80 e4       	ldi	r24, 0x40	; 64
    5c02:	92 e4       	ldi	r25, 0x42	; 66
    5c04:	af e0       	ldi	r26, 0x0F	; 15
    5c06:	b0 e0       	ldi	r27, 0x00	; 0
    5c08:	89 83       	std	Y+1, r24	; 0x01
    5c0a:	9a 83       	std	Y+2, r25	; 0x02
    5c0c:	ab 83       	std	Y+3, r26	; 0x03
    5c0e:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5c10:	82 e1       	ldi	r24, 0x12	; 18
    5c12:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(1);
    5c16:	81 e0       	ldi	r24, 0x01	; 1
    5c18:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar('P');
    5c1c:	80 e5       	ldi	r24, 0x50	; 80
    5c1e:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    5c22:	83 e6       	ldi	r24, 0x63	; 99
    5c24:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5c28:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    5c2c:	29 81       	ldd	r18, Y+1	; 0x01
    5c2e:	3a 81       	ldd	r19, Y+2	; 0x02
    5c30:	4b 81       	ldd	r20, Y+3	; 0x03
    5c32:	5c 81       	ldd	r21, Y+4	; 0x04
    5c34:	21 50       	subi	r18, 0x01	; 1
    5c36:	30 40       	sbci	r19, 0x00	; 0
    5c38:	40 40       	sbci	r20, 0x00	; 0
    5c3a:	50 40       	sbci	r21, 0x00	; 0
    5c3c:	29 83       	std	Y+1, r18	; 0x01
    5c3e:	3a 83       	std	Y+2, r19	; 0x02
    5c40:	4b 83       	std	Y+3, r20	; 0x03
    5c42:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5c44:	86 30       	cpi	r24, 0x06	; 6
    5c46:	49 f0       	breq	.+18     	; 0x5c5a <eDIP240_7_Display_get_protocoll_info+0x7a>
    5c48:	89 81       	ldd	r24, Y+1	; 0x01
    5c4a:	9a 81       	ldd	r25, Y+2	; 0x02
    5c4c:	ab 81       	ldd	r26, Y+3	; 0x03
    5c4e:	bc 81       	ldd	r27, Y+4	; 0x04
    5c50:	00 97       	sbiw	r24, 0x00	; 0
    5c52:	a1 05       	cpc	r26, r1
    5c54:	b1 05       	cpc	r27, r1
    5c56:	41 f7       	brne	.-48     	; 0x5c28 <eDIP240_7_Display_get_protocoll_info+0x48>
    5c58:	3b c0       	rjmp	.+118    	; 0x5cd0 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5c5a:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5c5e:	2f ef       	ldi	r18, 0xFF	; 255
    5c60:	8f 3f       	cpi	r24, 0xFF	; 255
    5c62:	92 07       	cpc	r25, r18
    5c64:	d1 f3       	breq	.-12     	; 0x5c5a <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5c66:	82 31       	cpi	r24, 0x12	; 18
    5c68:	91 05       	cpc	r25, r1
    5c6a:	91 f5       	brne	.+100    	; 0x5cd0 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5c6c:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5c70:	ef ef       	ldi	r30, 0xFF	; 255
    5c72:	8f 3f       	cpi	r24, 0xFF	; 255
    5c74:	9e 07       	cpc	r25, r30
    5c76:	d1 f3       	breq	.-12     	; 0x5c6c <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    5c78:	83 30       	cpi	r24, 0x03	; 3
    5c7a:	51 f5       	brne	.+84     	; 0x5cd0 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5c7c:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5c80:	ff ef       	ldi	r31, 0xFF	; 255
    5c82:	8f 3f       	cpi	r24, 0xFF	; 255
    5c84:	9f 07       	cpc	r25, r31
    5c86:	d1 f3       	breq	.-12     	; 0x5c7c <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    5c88:	35 e1       	ldi	r19, 0x15	; 21
    5c8a:	b3 2e       	mov	r11, r19
    5c8c:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    5c8e:	f6 01       	movw	r30, r12
    5c90:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5c92:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5c96:	ff ef       	ldi	r31, 0xFF	; 255
    5c98:	8f 3f       	cpi	r24, 0xFF	; 255
    5c9a:	9f 07       	cpc	r25, r31
    5c9c:	d1 f3       	breq	.-12     	; 0x5c92 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    5c9e:	cb 2c       	mov	r12, r11
    5ca0:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    5ca2:	f8 01       	movw	r30, r16
    5ca4:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5ca6:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5caa:	ff ef       	ldi	r31, 0xFF	; 255
    5cac:	8f 3f       	cpi	r24, 0xFF	; 255
    5cae:	9f 07       	cpc	r25, r31
    5cb0:	d1 f3       	breq	.-12     	; 0x5ca6 <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5cb2:	0c 2d       	mov	r16, r12
    5cb4:	08 0f       	add	r16, r24
	  *timeout = ch;
    5cb6:	f7 01       	movw	r30, r14
    5cb8:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5cba:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5cbe:	ff ef       	ldi	r31, 0xFF	; 255
    5cc0:	8f 3f       	cpi	r24, 0xFF	; 255
    5cc2:	9f 07       	cpc	r25, r31
    5cc4:	d1 f3       	breq	.-12     	; 0x5cba <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5cc6:	20 2f       	mov	r18, r16
    5cc8:	30 e0       	ldi	r19, 0x00	; 0
    5cca:	82 17       	cp	r24, r18
    5ccc:	93 07       	cpc	r25, r19
    5cce:	11 f0       	breq	.+4      	; 0x5cd4 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5cd0:	8f ef       	ldi	r24, 0xFF	; 255
    5cd2:	01 c0       	rjmp	.+2      	; 0x5cd6 <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5cd4:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5cd6:	0f 90       	pop	r0
    5cd8:	0f 90       	pop	r0
    5cda:	0f 90       	pop	r0
    5cdc:	0f 90       	pop	r0
    5cde:	cf 91       	pop	r28
    5ce0:	df 91       	pop	r29
    5ce2:	1f 91       	pop	r17
    5ce4:	0f 91       	pop	r16
    5ce6:	ff 90       	pop	r15
    5ce8:	ef 90       	pop	r14
    5cea:	df 90       	pop	r13
    5cec:	cf 90       	pop	r12
    5cee:	bf 90       	pop	r11
    5cf0:	08 95       	ret

00005cf2 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5cf2:	ef 92       	push	r14
    5cf4:	ff 92       	push	r15
    5cf6:	0f 93       	push	r16
    5cf8:	1f 93       	push	r17
    5cfa:	df 93       	push	r29
    5cfc:	cf 93       	push	r28
    5cfe:	00 d0       	rcall	.+0      	; 0x5d00 <eDIP240_7_Display_repeat_last_packet+0xe>
    5d00:	00 d0       	rcall	.+0      	; 0x5d02 <eDIP240_7_Display_repeat_last_packet+0x10>
    5d02:	cd b7       	in	r28, 0x3d	; 61
    5d04:	de b7       	in	r29, 0x3e	; 62
    5d06:	f8 2e       	mov	r15, r24
    5d08:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5d0a:	20 e4       	ldi	r18, 0x40	; 64
    5d0c:	32 e4       	ldi	r19, 0x42	; 66
    5d0e:	4f e0       	ldi	r20, 0x0F	; 15
    5d10:	50 e0       	ldi	r21, 0x00	; 0
    5d12:	29 83       	std	Y+1, r18	; 0x01
    5d14:	3a 83       	std	Y+2, r19	; 0x02
    5d16:	4b 83       	std	Y+3, r20	; 0x03
    5d18:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5d1a:	82 e1       	ldi	r24, 0x12	; 18
    5d1c:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(1);
    5d20:	81 e0       	ldi	r24, 0x01	; 1
    5d22:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar('R');
    5d26:	82 e5       	ldi	r24, 0x52	; 82
    5d28:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    5d2c:	85 e6       	ldi	r24, 0x65	; 101
    5d2e:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5d32:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    5d36:	29 81       	ldd	r18, Y+1	; 0x01
    5d38:	3a 81       	ldd	r19, Y+2	; 0x02
    5d3a:	4b 81       	ldd	r20, Y+3	; 0x03
    5d3c:	5c 81       	ldd	r21, Y+4	; 0x04
    5d3e:	21 50       	subi	r18, 0x01	; 1
    5d40:	30 40       	sbci	r19, 0x00	; 0
    5d42:	40 40       	sbci	r20, 0x00	; 0
    5d44:	50 40       	sbci	r21, 0x00	; 0
    5d46:	29 83       	std	Y+1, r18	; 0x01
    5d48:	3a 83       	std	Y+2, r19	; 0x02
    5d4a:	4b 83       	std	Y+3, r20	; 0x03
    5d4c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5d4e:	86 30       	cpi	r24, 0x06	; 6
    5d50:	59 f0       	breq	.+22     	; 0x5d68 <eDIP240_7_Display_repeat_last_packet+0x76>
    5d52:	29 81       	ldd	r18, Y+1	; 0x01
    5d54:	3a 81       	ldd	r19, Y+2	; 0x02
    5d56:	4b 81       	ldd	r20, Y+3	; 0x03
    5d58:	5c 81       	ldd	r21, Y+4	; 0x04
    5d5a:	21 15       	cp	r18, r1
    5d5c:	31 05       	cpc	r19, r1
    5d5e:	41 05       	cpc	r20, r1
    5d60:	51 05       	cpc	r21, r1
    5d62:	39 f7       	brne	.-50     	; 0x5d32 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5d64:	8f ef       	ldi	r24, 0xFF	; 255
    5d66:	28 c0       	rjmp	.+80     	; 0x5db8 <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5d68:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5d6c:	2f ef       	ldi	r18, 0xFF	; 255
    5d6e:	8f 3f       	cpi	r24, 0xFF	; 255
    5d70:	92 07       	cpc	r25, r18
    5d72:	d1 f3       	breq	.-12     	; 0x5d68 <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5d74:	81 31       	cpi	r24, 0x11	; 17
    5d76:	91 05       	cpc	r25, r1
    5d78:	f1 f4       	brne	.+60     	; 0x5db6 <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5d7a:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5d7e:	ef ef       	ldi	r30, 0xFF	; 255
    5d80:	8f 3f       	cpi	r24, 0xFF	; 255
    5d82:	9e 07       	cpc	r25, r30
    5d84:	d1 f3       	breq	.-12     	; 0x5d7a <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    5d86:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5d88:	80 2f       	mov	r24, r16
    5d8a:	0f 2d       	mov	r16, r15
    5d8c:	18 2f       	mov	r17, r24
    5d8e:	09 c0       	rjmp	.+18     	; 0x5da2 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5d90:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5d94:	ff ef       	ldi	r31, 0xFF	; 255
    5d96:	8f 3f       	cpi	r24, 0xFF	; 255
    5d98:	9f 07       	cpc	r25, r31
    5d9a:	d1 f3       	breq	.-12     	; 0x5d90 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    5d9c:	f8 01       	movw	r30, r16
    5d9e:	81 93       	st	Z+, r24
    5da0:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5da2:	80 2f       	mov	r24, r16
    5da4:	8f 19       	sub	r24, r15
    5da6:	8e 15       	cp	r24, r14
    5da8:	98 f3       	brcs	.-26     	; 0x5d90 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5daa:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
    5dae:	ff ef       	ldi	r31, 0xFF	; 255
    5db0:	8f 3f       	cpi	r24, 0xFF	; 255
    5db2:	9f 07       	cpc	r25, r31
    5db4:	d1 f3       	breq	.-12     	; 0x5daa <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    5db6:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5db8:	0f 90       	pop	r0
    5dba:	0f 90       	pop	r0
    5dbc:	0f 90       	pop	r0
    5dbe:	0f 90       	pop	r0
    5dc0:	cf 91       	pop	r28
    5dc2:	df 91       	pop	r29
    5dc4:	1f 91       	pop	r17
    5dc6:	0f 91       	pop	r16
    5dc8:	ff 90       	pop	r15
    5dca:	ef 90       	pop	r14
    5dcc:	08 95       	ret

00005dce <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5dce:	1f 93       	push	r17
    5dd0:	df 93       	push	r29
    5dd2:	cf 93       	push	r28
    5dd4:	00 d0       	rcall	.+0      	; 0x5dd6 <eDIP240_7_Display_select+0x8>
    5dd6:	00 d0       	rcall	.+0      	; 0x5dd8 <eDIP240_7_Display_select+0xa>
    5dd8:	cd b7       	in	r28, 0x3d	; 61
    5dda:	de b7       	in	r29, 0x3e	; 62
    5ddc:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5dde:	20 e4       	ldi	r18, 0x40	; 64
    5de0:	32 e4       	ldi	r19, 0x42	; 66
    5de2:	4f e0       	ldi	r20, 0x0F	; 15
    5de4:	50 e0       	ldi	r21, 0x00	; 0
    5de6:	29 83       	std	Y+1, r18	; 0x01
    5de8:	3a 83       	std	Y+2, r19	; 0x02
    5dea:	4b 83       	std	Y+3, r20	; 0x03
    5dec:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5dee:	82 e1       	ldi	r24, 0x12	; 18
    5df0:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(3);
    5df4:	83 e0       	ldi	r24, 0x03	; 3
    5df6:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar('A');
    5dfa:	81 e4       	ldi	r24, 0x41	; 65
    5dfc:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar('S');
    5e00:	83 e5       	ldi	r24, 0x53	; 83
    5e02:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(address);
    5e06:	81 2f       	mov	r24, r17
    5e08:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    5e0c:	81 2f       	mov	r24, r17
    5e0e:	87 55       	subi	r24, 0x57	; 87
    5e10:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5e14:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    5e18:	29 81       	ldd	r18, Y+1	; 0x01
    5e1a:	3a 81       	ldd	r19, Y+2	; 0x02
    5e1c:	4b 81       	ldd	r20, Y+3	; 0x03
    5e1e:	5c 81       	ldd	r21, Y+4	; 0x04
    5e20:	21 50       	subi	r18, 0x01	; 1
    5e22:	30 40       	sbci	r19, 0x00	; 0
    5e24:	40 40       	sbci	r20, 0x00	; 0
    5e26:	50 40       	sbci	r21, 0x00	; 0
    5e28:	29 83       	std	Y+1, r18	; 0x01
    5e2a:	3a 83       	std	Y+2, r19	; 0x02
    5e2c:	4b 83       	std	Y+3, r20	; 0x03
    5e2e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e30:	86 30       	cpi	r24, 0x06	; 6
    5e32:	51 f0       	breq	.+20     	; 0x5e48 <eDIP240_7_Display_select+0x7a>
    5e34:	89 81       	ldd	r24, Y+1	; 0x01
    5e36:	9a 81       	ldd	r25, Y+2	; 0x02
    5e38:	ab 81       	ldd	r26, Y+3	; 0x03
    5e3a:	bc 81       	ldd	r27, Y+4	; 0x04
    5e3c:	00 97       	sbiw	r24, 0x00	; 0
    5e3e:	a1 05       	cpc	r26, r1
    5e40:	b1 05       	cpc	r27, r1
    5e42:	41 f7       	brne	.-48     	; 0x5e14 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    5e44:	8f ef       	ldi	r24, 0xFF	; 255
    5e46:	01 c0       	rjmp	.+2      	; 0x5e4a <eDIP240_7_Display_select+0x7c>
 return 0;
    5e48:	80 e0       	ldi	r24, 0x00	; 0
}
    5e4a:	0f 90       	pop	r0
    5e4c:	0f 90       	pop	r0
    5e4e:	0f 90       	pop	r0
    5e50:	0f 90       	pop	r0
    5e52:	cf 91       	pop	r28
    5e54:	df 91       	pop	r29
    5e56:	1f 91       	pop	r17
    5e58:	08 95       	ret

00005e5a <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    5e5a:	1f 93       	push	r17
    5e5c:	df 93       	push	r29
    5e5e:	cf 93       	push	r28
    5e60:	00 d0       	rcall	.+0      	; 0x5e62 <eDIP240_7_Display_deselect+0x8>
    5e62:	00 d0       	rcall	.+0      	; 0x5e64 <eDIP240_7_Display_deselect+0xa>
    5e64:	cd b7       	in	r28, 0x3d	; 61
    5e66:	de b7       	in	r29, 0x3e	; 62
    5e68:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5e6a:	20 e4       	ldi	r18, 0x40	; 64
    5e6c:	32 e4       	ldi	r19, 0x42	; 66
    5e6e:	4f e0       	ldi	r20, 0x0F	; 15
    5e70:	50 e0       	ldi	r21, 0x00	; 0
    5e72:	29 83       	std	Y+1, r18	; 0x01
    5e74:	3a 83       	std	Y+2, r19	; 0x02
    5e76:	4b 83       	std	Y+3, r20	; 0x03
    5e78:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5e7a:	82 e1       	ldi	r24, 0x12	; 18
    5e7c:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(3);
    5e80:	83 e0       	ldi	r24, 0x03	; 3
    5e82:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar('A');
    5e86:	81 e4       	ldi	r24, 0x41	; 65
    5e88:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar('D');
    5e8c:	84 e4       	ldi	r24, 0x44	; 68
    5e8e:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar(address);
    5e92:	81 2f       	mov	r24, r17
    5e94:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    5e98:	81 2f       	mov	r24, r17
    5e9a:	86 56       	subi	r24, 0x66	; 102
    5e9c:	0e 94 2a 2c 	call	0x5854	; 0x5854 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ea0:	0e 94 32 2c 	call	0x5864	; 0x5864 <USART0_getchar>
	ack_timeout--;
    5ea4:	29 81       	ldd	r18, Y+1	; 0x01
    5ea6:	3a 81       	ldd	r19, Y+2	; 0x02
    5ea8:	4b 81       	ldd	r20, Y+3	; 0x03
    5eaa:	5c 81       	ldd	r21, Y+4	; 0x04
    5eac:	21 50       	subi	r18, 0x01	; 1
    5eae:	30 40       	sbci	r19, 0x00	; 0
    5eb0:	40 40       	sbci	r20, 0x00	; 0
    5eb2:	50 40       	sbci	r21, 0x00	; 0
    5eb4:	29 83       	std	Y+1, r18	; 0x01
    5eb6:	3a 83       	std	Y+2, r19	; 0x02
    5eb8:	4b 83       	std	Y+3, r20	; 0x03
    5eba:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5ebc:	86 30       	cpi	r24, 0x06	; 6
    5ebe:	51 f0       	breq	.+20     	; 0x5ed4 <eDIP240_7_Display_deselect+0x7a>
    5ec0:	89 81       	ldd	r24, Y+1	; 0x01
    5ec2:	9a 81       	ldd	r25, Y+2	; 0x02
    5ec4:	ab 81       	ldd	r26, Y+3	; 0x03
    5ec6:	bc 81       	ldd	r27, Y+4	; 0x04
    5ec8:	00 97       	sbiw	r24, 0x00	; 0
    5eca:	a1 05       	cpc	r26, r1
    5ecc:	b1 05       	cpc	r27, r1
    5ece:	41 f7       	brne	.-48     	; 0x5ea0 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    5ed0:	8f ef       	ldi	r24, 0xFF	; 255
    5ed2:	01 c0       	rjmp	.+2      	; 0x5ed6 <eDIP240_7_Display_deselect+0x7c>
 return 0;
    5ed4:	80 e0       	ldi	r24, 0x00	; 0
}
    5ed6:	0f 90       	pop	r0
    5ed8:	0f 90       	pop	r0
    5eda:	0f 90       	pop	r0
    5edc:	0f 90       	pop	r0
    5ede:	cf 91       	pop	r28
    5ee0:	df 91       	pop	r29
    5ee2:	1f 91       	pop	r17
    5ee4:	08 95       	ret

00005ee6 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    5ee6:	dc 01       	movw	r26, r24
    5ee8:	0d 90       	ld	r0, X+
    5eea:	00 20       	and	r0, r0
    5eec:	e9 f7       	brne	.-6      	; 0x5ee8 <eDIP240_7_Display_send_string+0x2>
    5eee:	bd 01       	movw	r22, r26
    5ef0:	61 50       	subi	r22, 0x01	; 1
    5ef2:	70 40       	sbci	r23, 0x00	; 0
    5ef4:	68 1b       	sub	r22, r24
    5ef6:	79 0b       	sbc	r23, r25
    5ef8:	0e 94 44 2c 	call	0x5888	; 0x5888 <eDIP240_7_Display_send_packet>
}
    5efc:	08 95       	ret

00005efe <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    5efe:	dc 01       	movw	r26, r24
    5f00:	0d 90       	ld	r0, X+
    5f02:	00 20       	and	r0, r0
    5f04:	e9 f7       	brne	.-6      	; 0x5f00 <eDIP240_7_Display_send_string_with_NULL+0x2>
    5f06:	6a 2f       	mov	r22, r26
    5f08:	68 1b       	sub	r22, r24
    5f0a:	0e 94 44 2c 	call	0x5888	; 0x5888 <eDIP240_7_Display_send_packet>
}
    5f0e:	08 95       	ret

00005f10 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    5f10:	83 70       	andi	r24, 0x03	; 3
    5f12:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    5f14:	23 e0       	ldi	r18, 0x03	; 3
    5f16:	30 e0       	ldi	r19, 0x00	; 0
    5f18:	08 2e       	mov	r0, r24
    5f1a:	02 c0       	rjmp	.+4      	; 0x5f20 <setLedMode+0x10>
    5f1c:	22 0f       	add	r18, r18
    5f1e:	33 1f       	adc	r19, r19
    5f20:	0a 94       	dec	r0
    5f22:	e2 f7       	brpl	.-8      	; 0x5f1c <setLedMode+0xc>
    5f24:	92 2f       	mov	r25, r18
    5f26:	90 95       	com	r25
    5f28:	40 91 f8 03 	lds	r20, 0x03F8
    5f2c:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    5f2e:	01 c0       	rjmp	.+2      	; 0x5f32 <setLedMode+0x22>
    5f30:	66 0f       	add	r22, r22
    5f32:	8a 95       	dec	r24
    5f34:	ea f7       	brpl	.-6      	; 0x5f30 <setLedMode+0x20>
    5f36:	62 23       	and	r22, r18
    5f38:	96 2b       	or	r25, r22
    5f3a:	90 93 f8 03 	sts	0x03F8, r25
}
    5f3e:	08 95       	ret

00005f40 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    5f40:	48 2f       	mov	r20, r24
    5f42:	43 70       	andi	r20, 0x03	; 3
    5f44:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    5f46:	83 e0       	ldi	r24, 0x03	; 3
    5f48:	90 e0       	ldi	r25, 0x00	; 0
    5f4a:	04 2e       	mov	r0, r20
    5f4c:	02 c0       	rjmp	.+4      	; 0x5f52 <getLedMode+0x12>
    5f4e:	88 0f       	add	r24, r24
    5f50:	99 1f       	adc	r25, r25
    5f52:	0a 94       	dec	r0
    5f54:	e2 f7       	brpl	.-8      	; 0x5f4e <getLedMode+0xe>
    5f56:	20 91 f8 03 	lds	r18, 0x03F8
    5f5a:	30 e0       	ldi	r19, 0x00	; 0
    5f5c:	82 23       	and	r24, r18
    5f5e:	93 23       	and	r25, r19
    5f60:	02 c0       	rjmp	.+4      	; 0x5f66 <getLedMode+0x26>
    5f62:	95 95       	asr	r25
    5f64:	87 95       	ror	r24
    5f66:	4a 95       	dec	r20
    5f68:	e2 f7       	brpl	.-8      	; 0x5f62 <getLedMode+0x22>
}
    5f6a:	08 95       	ret

00005f6c <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    5f6c:	68 2f       	mov	r22, r24
    5f6e:	70 e0       	ldi	r23, 0x00	; 0
    5f70:	80 e0       	ldi	r24, 0x00	; 0
    5f72:	90 e0       	ldi	r25, 0x00	; 0
    5f74:	0e 94 cb 3d 	call	0x7b96	; 0x7b96 <__floatunsisf>
    5f78:	20 91 df 02 	lds	r18, 0x02DF
    5f7c:	30 91 e0 02 	lds	r19, 0x02E0
    5f80:	40 91 e1 02 	lds	r20, 0x02E1
    5f84:	50 91 e2 02 	lds	r21, 0x02E2
    5f88:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    5f8c:	20 e0       	ldi	r18, 0x00	; 0
    5f8e:	30 e0       	ldi	r19, 0x00	; 0
    5f90:	40 e8       	ldi	r20, 0x80	; 128
    5f92:	5b e3       	ldi	r21, 0x3B	; 59
    5f94:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    5f98:	08 95       	ret

00005f9a <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    5f9a:	20 e0       	ldi	r18, 0x00	; 0
    5f9c:	30 e0       	ldi	r19, 0x00	; 0
    5f9e:	40 e8       	ldi	r20, 0x80	; 128
    5fa0:	53 e4       	ldi	r21, 0x43	; 67
    5fa2:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    5fa6:	20 91 df 02 	lds	r18, 0x02DF
    5faa:	30 91 e0 02 	lds	r19, 0x02E0
    5fae:	40 91 e1 02 	lds	r20, 0x02E1
    5fb2:	50 91 e2 02 	lds	r21, 0x02E2
    5fb6:	0e 94 37 3d 	call	0x7a6e	; 0x7a6e <__divsf3>
    5fba:	0e 94 9f 3d 	call	0x7b3e	; 0x7b3e <__fixunssfsi>
    5fbe:	86 2f       	mov	r24, r22
    5fc0:	08 95       	ret

00005fc2 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5fc2:	68 23       	and	r22, r24
    5fc4:	84 2f       	mov	r24, r20
    5fc6:	86 2b       	or	r24, r22
    5fc8:	08 95       	ret

00005fca <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    5fca:	ef 92       	push	r14
    5fcc:	ff 92       	push	r15
    5fce:	0f 93       	push	r16
    5fd0:	1f 93       	push	r17
    5fd2:	7b 01       	movw	r14, r22
    5fd4:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    5fd6:	20 e0       	ldi	r18, 0x00	; 0
    5fd8:	38 e6       	ldi	r19, 0x68	; 104
    5fda:	47 e1       	ldi	r20, 0x17	; 23
    5fdc:	57 e4       	ldi	r21, 0x47	; 71
    5fde:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__gesf2>
    5fe2:	18 16       	cp	r1, r24
    5fe4:	e4 f0       	brlt	.+56     	; 0x601e <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    5fe6:	c8 01       	movw	r24, r16
    5fe8:	b7 01       	movw	r22, r14
    5fea:	26 e3       	ldi	r18, 0x36	; 54
    5fec:	34 e9       	ldi	r19, 0x94	; 148
    5fee:	47 ed       	ldi	r20, 0xD7	; 215
    5ff0:	5b e3       	ldi	r21, 0x3B	; 59
    5ff2:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__gesf2>
    5ff6:	87 fd       	sbrc	r24, 7
    5ff8:	14 c0       	rjmp	.+40     	; 0x6022 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    5ffa:	c8 01       	movw	r24, r16
    5ffc:	b7 01       	movw	r22, r14
    5ffe:	20 e0       	ldi	r18, 0x00	; 0
    6000:	30 e0       	ldi	r19, 0x00	; 0
    6002:	48 e1       	ldi	r20, 0x18	; 24
    6004:	53 e4       	ldi	r21, 0x43	; 67
    6006:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    600a:	20 e0       	ldi	r18, 0x00	; 0
    600c:	30 e0       	ldi	r19, 0x00	; 0
    600e:	40 e8       	ldi	r20, 0x80	; 128
    6010:	5f e3       	ldi	r21, 0x3F	; 63
    6012:	0e 94 d2 3c 	call	0x79a4	; 0x79a4 <__subsf3>
    6016:	0e 94 9f 3d 	call	0x7b3e	; 0x7b3e <__fixunssfsi>
    601a:	86 2f       	mov	r24, r22
    601c:	03 c0       	rjmp	.+6      	; 0x6024 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    601e:	8f ef       	ldi	r24, 0xFF	; 255
    6020:	01 c0       	rjmp	.+2      	; 0x6024 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    6022:	80 e0       	ldi	r24, 0x00	; 0
}
    6024:	1f 91       	pop	r17
    6026:	0f 91       	pop	r16
    6028:	ff 90       	pop	r15
    602a:	ef 90       	pop	r14
    602c:	08 95       	ret

0000602e <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    602e:	ef 92       	push	r14
    6030:	ff 92       	push	r15
    6032:	0f 93       	push	r16
    6034:	1f 93       	push	r17
    6036:	7b 01       	movw	r14, r22
    6038:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    603a:	20 e0       	ldi	r18, 0x00	; 0
    603c:	30 e0       	ldi	r19, 0x00	; 0
    603e:	40 e8       	ldi	r20, 0x80	; 128
    6040:	5f e3       	ldi	r21, 0x3F	; 63
    6042:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__gesf2>
    6046:	87 ff       	sbrs	r24, 7
    6048:	16 c0       	rjmp	.+44     	; 0x6076 <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    604a:	c8 01       	movw	r24, r16
    604c:	b7 01       	movw	r22, r14
    604e:	20 e0       	ldi	r18, 0x00	; 0
    6050:	30 e0       	ldi	r19, 0x00	; 0
    6052:	40 e8       	ldi	r20, 0x80	; 128
    6054:	5b e3       	ldi	r21, 0x3B	; 59
    6056:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__gesf2>
    605a:	87 fd       	sbrc	r24, 7
    605c:	0e c0       	rjmp	.+28     	; 0x607a <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    605e:	c8 01       	movw	r24, r16
    6060:	b7 01       	movw	r22, r14
    6062:	20 e0       	ldi	r18, 0x00	; 0
    6064:	30 e0       	ldi	r19, 0x00	; 0
    6066:	40 e8       	ldi	r20, 0x80	; 128
    6068:	53 e4       	ldi	r21, 0x43	; 67
    606a:	0e 94 a2 3e 	call	0x7d44	; 0x7d44 <__mulsf3>
    606e:	0e 94 9f 3d 	call	0x7b3e	; 0x7b3e <__fixunssfsi>
    6072:	86 2f       	mov	r24, r22
    6074:	03 c0       	rjmp	.+6      	; 0x607c <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    6076:	8f ef       	ldi	r24, 0xFF	; 255
    6078:	01 c0       	rjmp	.+2      	; 0x607c <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    607a:	80 e0       	ldi	r24, 0x00	; 0
}
    607c:	1f 91       	pop	r17
    607e:	0f 91       	pop	r16
    6080:	ff 90       	pop	r15
    6082:	ef 90       	pop	r14
    6084:	08 95       	ret

00006086 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    6086:	80 91 ee 03 	lds	r24, 0x03EE
    608a:	08 95       	ret

0000608c <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    608c:	ef 92       	push	r14
    608e:	ff 92       	push	r15
    6090:	0f 93       	push	r16
    6092:	1f 93       	push	r17
    6094:	79 01       	movw	r14, r18
    6096:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    6098:	0e 94 e5 2f 	call	0x5fca	; 0x5fca <prescalerSec2Hex>
    609c:	80 93 f9 03 	sts	0x03F9, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    60a0:	c8 01       	movw	r24, r16
    60a2:	b7 01       	movw	r22, r14
    60a4:	0e 94 17 30 	call	0x602e	; 0x602e <pwmFrac2Hex>
    60a8:	80 93 e3 02 	sts	0x02E3, r24
}
    60ac:	1f 91       	pop	r17
    60ae:	0f 91       	pop	r16
    60b0:	ff 90       	pop	r15
    60b2:	ef 90       	pop	r14
    60b4:	08 95       	ret

000060b6 <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    60b6:	ef 92       	push	r14
    60b8:	ff 92       	push	r15
    60ba:	0f 93       	push	r16
    60bc:	1f 93       	push	r17
    60be:	79 01       	movw	r14, r18
    60c0:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    60c2:	0e 94 e5 2f 	call	0x5fca	; 0x5fca <prescalerSec2Hex>
    60c6:	80 93 fa 03 	sts	0x03FA, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    60ca:	c8 01       	movw	r24, r16
    60cc:	b7 01       	movw	r22, r14
    60ce:	0e 94 17 30 	call	0x602e	; 0x602e <pwmFrac2Hex>
    60d2:	80 93 e4 02 	sts	0x02E4, r24
}
    60d6:	1f 91       	pop	r17
    60d8:	0f 91       	pop	r16
    60da:	ff 90       	pop	r15
    60dc:	ef 90       	pop	r14
    60de:	08 95       	ret

000060e0 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    60e0:	10 92 f9 03 	sts	0x03F9, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    60e4:	0e 94 17 30 	call	0x602e	; 0x602e <pwmFrac2Hex>
    60e8:	80 93 e3 02 	sts	0x02E3, r24
}
    60ec:	08 95       	ret

000060ee <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    60ee:	10 92 fa 03 	sts	0x03FA, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    60f2:	0e 94 17 30 	call	0x602e	; 0x602e <pwmFrac2Hex>
    60f6:	80 93 e4 02 	sts	0x02E4, r24
}
    60fa:	08 95       	ret

000060fc <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    60fc:	92 b3       	in	r25, 0x12	; 18
    60fe:	93 60       	ori	r25, 0x03	; 3
    6100:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    6102:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    6106:	9e e3       	ldi	r25, 0x3E	; 62
    6108:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    610c:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    6110:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    6114:	94 ea       	ldi	r25, 0xA4	; 164
    6116:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    611a:	90 91 74 00 	lds	r25, 0x0074
    611e:	97 ff       	sbrs	r25, 7
    6120:	fc cf       	rjmp	.-8      	; 0x611a <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6122:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    6126:	84 e8       	ldi	r24, 0x84	; 132
    6128:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    612c:	80 91 74 00 	lds	r24, 0x0074
    6130:	87 ff       	sbrs	r24, 7
    6132:	fc cf       	rjmp	.-8      	; 0x612c <TWI_write+0x30>
    6134:	84 2f       	mov	r24, r20
    6136:	95 2f       	mov	r25, r21
    6138:	fc 01       	movw	r30, r24
    613a:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    613c:	94 e8       	ldi	r25, 0x84	; 132
    613e:	0a c0       	rjmp	.+20     	; 0x6154 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    6140:	21 91       	ld	r18, Z+
    6142:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    6146:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    614a:	20 91 74 00 	lds	r18, 0x0074
    614e:	27 ff       	sbrs	r18, 7
    6150:	fc cf       	rjmp	.-8      	; 0x614a <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6152:	8f 5f       	subi	r24, 0xFF	; 255
    6154:	86 17       	cp	r24, r22
    6156:	a0 f3       	brcs	.-24     	; 0x6140 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    6158:	84 e9       	ldi	r24, 0x94	; 148
    615a:	80 93 74 00 	sts	0x0074, r24
}
    615e:	08 95       	ret

00006160 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    6160:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    6162:	92 b3       	in	r25, 0x12	; 18
    6164:	93 60       	ori	r25, 0x03	; 3
    6166:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    6168:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    616c:	9e e3       	ldi	r25, 0x3E	; 62
    616e:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    6172:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    6176:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    617a:	94 ea       	ldi	r25, 0xA4	; 164
    617c:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    6180:	90 91 74 00 	lds	r25, 0x0074
    6184:	97 ff       	sbrs	r25, 7
    6186:	fc cf       	rjmp	.-8      	; 0x6180 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6188:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    618c:	84 e8       	ldi	r24, 0x84	; 132
    618e:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6192:	80 91 74 00 	lds	r24, 0x0074
    6196:	87 ff       	sbrs	r24, 7
    6198:	fc cf       	rjmp	.-8      	; 0x6192 <TWI_read+0x32>
    619a:	84 2f       	mov	r24, r20
    619c:	95 2f       	mov	r25, r21
    619e:	fc 01       	movw	r30, r24
    61a0:	80 e0       	ldi	r24, 0x00	; 0
    61a2:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    61a4:	26 2f       	mov	r18, r22
    61a6:	30 e0       	ldi	r19, 0x00	; 0
    61a8:	21 50       	subi	r18, 0x01	; 1
    61aa:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    61ac:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    61ae:	44 ec       	ldi	r20, 0xC4	; 196
    61b0:	10 c0       	rjmp	.+32     	; 0x61d2 <TWI_read+0x72>
    61b2:	82 17       	cp	r24, r18
    61b4:	93 07       	cpc	r25, r19
    61b6:	1c f4       	brge	.+6      	; 0x61be <TWI_read+0x5e>
    61b8:	40 93 74 00 	sts	0x0074, r20
    61bc:	02 c0       	rjmp	.+4      	; 0x61c2 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    61be:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    61c2:	70 91 74 00 	lds	r23, 0x0074
    61c6:	77 ff       	sbrs	r23, 7
    61c8:	fc cf       	rjmp	.-8      	; 0x61c2 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    61ca:	70 91 73 00 	lds	r23, 0x0073
    61ce:	71 93       	st	Z+, r23
    61d0:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    61d2:	86 17       	cp	r24, r22
    61d4:	70 f3       	brcs	.-36     	; 0x61b2 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    61d6:	84 e9       	ldi	r24, 0x94	; 148
    61d8:	80 93 74 00 	sts	0x0074, r24
}
    61dc:	08 95       	ret

000061de <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    61de:	80 91 63 07 	lds	r24, 0x0763
    61e2:	88 23       	and	r24, r24
    61e4:	49 f4       	brne	.+18     	; 0x61f8 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    61e6:	80 91 65 07 	lds	r24, 0x0765
    61ea:	60 91 62 07 	lds	r22, 0x0762
    61ee:	4f ee       	ldi	r20, 0xEF	; 239
    61f0:	53 e0       	ldi	r21, 0x03	; 3
    61f2:	0e 94 7e 30 	call	0x60fc	; 0x60fc <TWI_write>
    61f6:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    61f8:	80 91 65 07 	lds	r24, 0x0765
    61fc:	60 91 62 07 	lds	r22, 0x0762
    6200:	4f ee       	ldi	r20, 0xEF	; 239
    6202:	53 e0       	ldi	r21, 0x03	; 3
    6204:	0e 94 b0 30 	call	0x6160	; 0x6160 <TWI_read>
    6208:	08 95       	ret

0000620a <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    620a:	86 e0       	ldi	r24, 0x06	; 6
    620c:	80 93 62 07 	sts	0x0762, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    6210:	81 e1       	ldi	r24, 0x11	; 17
    6212:	80 93 ef 03 	sts	0x03EF, r24
	i2cData[1] = m_prescaler[ 0 ];
    6216:	80 91 f9 03 	lds	r24, 0x03F9
    621a:	80 93 f0 03 	sts	0x03F0, r24
	i2cData[2] = m_pwm[ 0 ];
    621e:	80 91 e3 02 	lds	r24, 0x02E3
    6222:	80 93 f1 03 	sts	0x03F1, r24
	i2cData[3] = m_prescaler[ 1 ];
    6226:	80 91 fa 03 	lds	r24, 0x03FA
    622a:	80 93 f2 03 	sts	0x03F2, r24
	i2cData[4] = m_pwm[ 1 ];
    622e:	80 91 e4 02 	lds	r24, 0x02E4
    6232:	80 93 f3 03 	sts	0x03F3, r24
	i2cData[5] = m_ledstate;
    6236:	80 91 f8 03 	lds	r24, 0x03F8
    623a:	80 93 f4 03 	sts	0x03F4, r24
	i2cDataDirection = i2cWrite;
    623e:	10 92 63 07 	sts	0x0763, r1
	i2cDestination = PCA9533;
    6242:	86 ec       	ldi	r24, 0xC6	; 198
    6244:	90 e0       	ldi	r25, 0x00	; 0
    6246:	90 93 66 07 	sts	0x0766, r25
    624a:	80 93 65 07 	sts	0x0765, r24

	i2cAction();
    624e:	0e 94 ef 30 	call	0x61de	; 0x61de <i2cAction>
}
    6252:	08 95       	ret

00006254 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    6254:	68 2f       	mov	r22, r24
    6256:	61 70       	andi	r22, 0x01	; 1
    6258:	62 60       	ori	r22, 0x02	; 2
    625a:	82 e0       	ldi	r24, 0x02	; 2
    625c:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    6260:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6264:	08 95       	ret

00006266 <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    6266:	82 e0       	ldi	r24, 0x02	; 2
    6268:	0e 94 a0 2f 	call	0x5f40	; 0x5f40 <getLedMode>
    626c:	61 e0       	ldi	r22, 0x01	; 1
    626e:	68 27       	eor	r22, r24
    6270:	82 e0       	ldi	r24, 0x02	; 2
    6272:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    6276:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    627a:	08 95       	ret

0000627c <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    627c:	82 e0       	ldi	r24, 0x02	; 2
    627e:	60 e0       	ldi	r22, 0x00	; 0
    6280:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    6284:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6288:	08 95       	ret

0000628a <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    628a:	82 e0       	ldi	r24, 0x02	; 2
    628c:	61 e0       	ldi	r22, 0x01	; 1
    628e:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    6292:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6296:	08 95       	ret

00006298 <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    6298:	68 2f       	mov	r22, r24
    629a:	61 70       	andi	r22, 0x01	; 1
    629c:	62 60       	ori	r22, 0x02	; 2
    629e:	81 e0       	ldi	r24, 0x01	; 1
    62a0:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    62a4:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    62a8:	08 95       	ret

000062aa <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    62aa:	81 e0       	ldi	r24, 0x01	; 1
    62ac:	0e 94 a0 2f 	call	0x5f40	; 0x5f40 <getLedMode>
    62b0:	61 e0       	ldi	r22, 0x01	; 1
    62b2:	68 27       	eor	r22, r24
    62b4:	81 e0       	ldi	r24, 0x01	; 1
    62b6:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    62ba:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    62be:	08 95       	ret

000062c0 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    62c0:	81 e0       	ldi	r24, 0x01	; 1
    62c2:	60 e0       	ldi	r22, 0x00	; 0
    62c4:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    62c8:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    62cc:	08 95       	ret

000062ce <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    62ce:	81 e0       	ldi	r24, 0x01	; 1
    62d0:	61 e0       	ldi	r22, 0x01	; 1
    62d2:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    62d6:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    62da:	08 95       	ret

000062dc <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    62dc:	68 2f       	mov	r22, r24
    62de:	61 70       	andi	r22, 0x01	; 1
    62e0:	62 60       	ori	r22, 0x02	; 2
    62e2:	80 e0       	ldi	r24, 0x00	; 0
    62e4:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    62e8:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    62ec:	08 95       	ret

000062ee <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    62ee:	80 e0       	ldi	r24, 0x00	; 0
    62f0:	0e 94 a0 2f 	call	0x5f40	; 0x5f40 <getLedMode>
    62f4:	61 e0       	ldi	r22, 0x01	; 1
    62f6:	68 27       	eor	r22, r24
    62f8:	80 e0       	ldi	r24, 0x00	; 0
    62fa:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    62fe:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6302:	08 95       	ret

00006304 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    6304:	80 e0       	ldi	r24, 0x00	; 0
    6306:	60 e0       	ldi	r22, 0x00	; 0
    6308:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    630c:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6310:	08 95       	ret

00006312 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    6312:	80 e0       	ldi	r24, 0x00	; 0
    6314:	61 e0       	ldi	r22, 0x01	; 1
    6316:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    631a:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    631e:	08 95       	ret

00006320 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    6320:	68 2f       	mov	r22, r24
    6322:	61 70       	andi	r22, 0x01	; 1
    6324:	62 60       	ori	r22, 0x02	; 2
    6326:	83 e0       	ldi	r24, 0x03	; 3
    6328:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    632c:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6330:	08 95       	ret

00006332 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    6332:	83 e0       	ldi	r24, 0x03	; 3
    6334:	0e 94 a0 2f 	call	0x5f40	; 0x5f40 <getLedMode>
    6338:	61 e0       	ldi	r22, 0x01	; 1
    633a:	68 27       	eor	r22, r24
    633c:	83 e0       	ldi	r24, 0x03	; 3
    633e:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    6342:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6346:	08 95       	ret

00006348 <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    6348:	83 e0       	ldi	r24, 0x03	; 3
    634a:	60 e0       	ldi	r22, 0x00	; 0
    634c:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    6350:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6354:	08 95       	ret

00006356 <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    6356:	83 e0       	ldi	r24, 0x03	; 3
    6358:	61 e0       	ldi	r22, 0x01	; 1
    635a:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <setLedMode>
    635e:	0e 94 05 31 	call	0x620a	; 0x620a <setLeds>
    6362:	08 95       	ret

00006364 <readADC>:
}



void readADC( uint8_t channel )
{
    6364:	1f 93       	push	r17
    6366:	cf 93       	push	r28
    6368:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    636a:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    636c:	80 93 64 07 	sts	0x0764, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6370:	10 92 63 07 	sts	0x0763, r1
	i2cDataLen = 1;
    6374:	11 e0       	ldi	r17, 0x01	; 1
    6376:	10 93 62 07 	sts	0x0762, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    637a:	80 64       	ori	r24, 0x40	; 64
    637c:	80 93 ef 03 	sts	0x03EF, r24
	i2cDestination = PCF8591;
    6380:	c0 e9       	ldi	r28, 0x90	; 144
    6382:	d0 e0       	ldi	r29, 0x00	; 0
    6384:	d0 93 66 07 	sts	0x0766, r29
    6388:	c0 93 65 07 	sts	0x0765, r28

	i2cAction();
    638c:	0e 94 ef 30 	call	0x61de	; 0x61de <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    6390:	10 93 63 07 	sts	0x0763, r17
	i2cDataLen = 2;
    6394:	82 e0       	ldi	r24, 0x02	; 2
    6396:	80 93 62 07 	sts	0x0762, r24
	i2cDestination = PCF8591;
    639a:	d0 93 66 07 	sts	0x0766, r29
    639e:	c0 93 65 07 	sts	0x0765, r28

	i2cAction();
    63a2:	0e 94 ef 30 	call	0x61de	; 0x61de <i2cAction>
}
    63a6:	df 91       	pop	r29
    63a8:	cf 91       	pop	r28
    63aa:	1f 91       	pop	r17
    63ac:	08 95       	ret

000063ae <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    63ae:	0e 94 b2 31 	call	0x6364	; 0x6364 <readADC>
    63b2:	08 95       	ret

000063b4 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    63b4:	83 e0       	ldi	r24, 0x03	; 3
    63b6:	0e 94 b2 31 	call	0x6364	; 0x6364 <readADC>
    63ba:	08 95       	ret

000063bc <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    63bc:	82 e0       	ldi	r24, 0x02	; 2
    63be:	0e 94 b2 31 	call	0x6364	; 0x6364 <readADC>
    63c2:	08 95       	ret

000063c4 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    63c4:	81 e0       	ldi	r24, 0x01	; 1
    63c6:	0e 94 b2 31 	call	0x6364	; 0x6364 <readADC>
    63ca:	08 95       	ret

000063cc <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    63cc:	80 e0       	ldi	r24, 0x00	; 0
    63ce:	0e 94 b2 31 	call	0x6364	; 0x6364 <readADC>
    63d2:	08 95       	ret

000063d4 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    63d4:	10 92 63 07 	sts	0x0763, r1
	i2cDataLen = 2;
    63d8:	92 e0       	ldi	r25, 0x02	; 2
    63da:	90 93 62 07 	sts	0x0762, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    63de:	90 e4       	ldi	r25, 0x40	; 64
    63e0:	90 93 ef 03 	sts	0x03EF, r25
	i2cData[ 1 ] = value;
    63e4:	80 93 f0 03 	sts	0x03F0, r24
	i2cDestination = PCF8591;
    63e8:	80 e9       	ldi	r24, 0x90	; 144
    63ea:	90 e0       	ldi	r25, 0x00	; 0
    63ec:	90 93 66 07 	sts	0x0766, r25
    63f0:	80 93 65 07 	sts	0x0765, r24

	i2cAction();
    63f4:	0e 94 ef 30 	call	0x61de	; 0x61de <i2cAction>
}
    63f8:	08 95       	ret

000063fa <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    63fa:	0e 94 cd 2f 	call	0x5f9a	; 0x5f9a <V2S>
    63fe:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <writeDAC>
    6402:	08 95       	ret

00006404 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    6404:	81 e0       	ldi	r24, 0x01	; 1
    6406:	80 93 63 07 	sts	0x0763, r24
	i2cDataLen = 1;
    640a:	80 93 62 07 	sts	0x0762, r24
	i2cDestination = PCF8574;
    640e:	80 e4       	ldi	r24, 0x40	; 64
    6410:	90 e0       	ldi	r25, 0x00	; 0
    6412:	90 93 66 07 	sts	0x0766, r25
    6416:	80 93 65 07 	sts	0x0765, r24

	i2cAction();
    641a:	0e 94 ef 30 	call	0x61de	; 0x61de <i2cAction>
}
    641e:	08 95       	ret

00006420 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    6420:	80 93 f7 03 	sts	0x03F7, r24
    6424:	80 93 ef 03 	sts	0x03EF, r24
	i2cDataLen = 1;
    6428:	81 e0       	ldi	r24, 0x01	; 1
    642a:	80 93 62 07 	sts	0x0762, r24
	i2cDataDirection = i2cWrite;
    642e:	10 92 63 07 	sts	0x0763, r1
	i2cDestination = PCF8574;
    6432:	80 e4       	ldi	r24, 0x40	; 64
    6434:	90 e0       	ldi	r25, 0x00	; 0
    6436:	90 93 66 07 	sts	0x0766, r25
    643a:	80 93 65 07 	sts	0x0765, r24

	i2cAction();
    643e:	0e 94 ef 30 	call	0x61de	; 0x61de <i2cAction>
}
    6442:	08 95       	ret

00006444 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6444:	80 91 ee 03 	lds	r24, 0x03EE
    6448:	e7 ed       	ldi	r30, 0xD7	; 215
    644a:	f2 e0       	ldi	r31, 0x02	; 2
    644c:	e8 0f       	add	r30, r24
    644e:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6450:	80 91 f7 03 	lds	r24, 0x03F7
    6454:	8f 70       	andi	r24, 0x0F	; 15
    6456:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6458:	89 2b       	or	r24, r25
    645a:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    645e:	80 91 ee 03 	lds	r24, 0x03EE
    6462:	89 5f       	subi	r24, 0xF9	; 249
    6464:	87 70       	andi	r24, 0x07	; 7
    6466:	80 93 ee 03 	sts	0x03EE, r24
}
    646a:	08 95       	ret

0000646c <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    646c:	80 91 ee 03 	lds	r24, 0x03EE
    6470:	e7 ed       	ldi	r30, 0xD7	; 215
    6472:	f2 e0       	ldi	r31, 0x02	; 2
    6474:	e8 0f       	add	r30, r24
    6476:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6478:	80 91 f7 03 	lds	r24, 0x03F7
    647c:	8f 70       	andi	r24, 0x0F	; 15
    647e:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6480:	89 2b       	or	r24, r25
    6482:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    6486:	80 91 ee 03 	lds	r24, 0x03EE
    648a:	8f 5f       	subi	r24, 0xFF	; 255
    648c:	87 70       	andi	r24, 0x07	; 7
    648e:	80 93 ee 03 	sts	0x03EE, r24
}
    6492:	08 95       	ret

00006494 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6494:	80 91 ee 03 	lds	r24, 0x03EE
    6498:	e7 ed       	ldi	r30, 0xD7	; 215
    649a:	f2 e0       	ldi	r31, 0x02	; 2
    649c:	e8 0f       	add	r30, r24
    649e:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64a0:	80 91 f7 03 	lds	r24, 0x03F7
    64a4:	8f 70       	andi	r24, 0x0F	; 15
    64a6:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64a8:	89 2b       	or	r24, r25
    64aa:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    64ae:	80 91 ee 03 	lds	r24, 0x03EE
    64b2:	8a 5f       	subi	r24, 0xFA	; 250
    64b4:	86 70       	andi	r24, 0x06	; 6
    64b6:	80 93 ee 03 	sts	0x03EE, r24
}
    64ba:	08 95       	ret

000064bc <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64bc:	80 91 ee 03 	lds	r24, 0x03EE
    64c0:	e7 ed       	ldi	r30, 0xD7	; 215
    64c2:	f2 e0       	ldi	r31, 0x02	; 2
    64c4:	e8 0f       	add	r30, r24
    64c6:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64c8:	80 91 f7 03 	lds	r24, 0x03F7
    64cc:	8f 70       	andi	r24, 0x0F	; 15
    64ce:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64d0:	89 2b       	or	r24, r25
    64d2:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    64d6:	80 91 ee 03 	lds	r24, 0x03EE
    64da:	8e 5f       	subi	r24, 0xFE	; 254
    64dc:	86 70       	andi	r24, 0x06	; 6
    64de:	80 93 ee 03 	sts	0x03EE, r24
}
    64e2:	08 95       	ret

000064e4 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64e4:	80 91 f7 03 	lds	r24, 0x03F7
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    64e8:	80 6f       	ori	r24, 0xF0	; 240
    64ea:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
}
    64ee:	08 95       	ret

000064f0 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    64f0:	90 91 f7 03 	lds	r25, 0x03F7
    64f4:	88 23       	and	r24, r24
    64f6:	11 f4       	brne	.+4      	; 0x64fc <TUM_LKN_Sensorboard_setBeeper+0xc>
    64f8:	88 e0       	ldi	r24, 0x08	; 8
    64fa:	01 c0       	rjmp	.+2      	; 0x64fe <TUM_LKN_Sensorboard_setBeeper+0xe>
    64fc:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64fe:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6500:	89 2b       	or	r24, r25
    6502:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
    6506:	08 95       	ret

00006508 <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    6508:	90 91 f7 03 	lds	r25, 0x03F7
    650c:	21 e0       	ldi	r18, 0x01	; 1
    650e:	30 e0       	ldi	r19, 0x00	; 0
    6510:	02 c0       	rjmp	.+4      	; 0x6516 <TUM_LKN_Sensorboard_writeIO+0xe>
    6512:	22 0f       	add	r18, r18
    6514:	33 1f       	adc	r19, r19
    6516:	8a 95       	dec	r24
    6518:	e2 f7       	brpl	.-8      	; 0x6512 <TUM_LKN_Sensorboard_writeIO+0xa>
    651a:	82 2f       	mov	r24, r18
    651c:	80 95       	com	r24
    651e:	66 23       	and	r22, r22
    6520:	09 f4       	brne	.+2      	; 0x6524 <TUM_LKN_Sensorboard_writeIO+0x1c>
    6522:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6524:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    6526:	82 2f       	mov	r24, r18
    6528:	89 2b       	or	r24, r25
    652a:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
    652e:	08 95       	ret

00006530 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    6530:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
    6534:	08 95       	ret

00006536 <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    6536:	8f ef       	ldi	r24, 0xFF	; 255
    6538:	0e 94 10 32 	call	0x6420	; 0x6420 <writeIOs>
    653c:	80 e0       	ldi	r24, 0x00	; 0
    653e:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <writeDAC>
    6542:	08 95       	ret

00006544 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    6544:	a0 91 29 07 	lds	r26, 0x0729
	lds r27,nrk_high_ready_TCB+1
    6548:	b0 91 2a 07 	lds	r27, 0x072A

    	;x points to &OSTCB[x]
    
	ld r28,x+
    654c:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    654e:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    6550:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6552:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    6554:	ff 91       	pop	r31
	pop r30
    6556:	ef 91       	pop	r30
	pop r29
    6558:	df 91       	pop	r29
	pop r28
    655a:	cf 91       	pop	r28
	pop r27
    655c:	bf 91       	pop	r27
	pop r26
    655e:	af 91       	pop	r26
	pop r25
    6560:	9f 91       	pop	r25
	pop r24			
    6562:	8f 91       	pop	r24
	pop r23
    6564:	7f 91       	pop	r23
	pop r22
    6566:	6f 91       	pop	r22
	pop r21
    6568:	5f 91       	pop	r21
	pop r20	
    656a:	4f 91       	pop	r20
	pop r19
    656c:	3f 91       	pop	r19
	pop r18	
    656e:	2f 91       	pop	r18
	pop r17
    6570:	1f 91       	pop	r17
	pop r16
    6572:	0f 91       	pop	r16
	pop r15
    6574:	ff 90       	pop	r15
	pop r14
    6576:	ef 90       	pop	r14
	pop r13
    6578:	df 90       	pop	r13
	pop r12
    657a:	cf 90       	pop	r12
	pop r11
    657c:	bf 90       	pop	r11
	pop r10
    657e:	af 90       	pop	r10
	pop r9
    6580:	9f 90       	pop	r9
	pop r8
    6582:	8f 90       	pop	r8
	pop r7
    6584:	7f 90       	pop	r7
	pop r6
    6586:	6f 90       	pop	r6
	pop r5
    6588:	5f 90       	pop	r5
	pop r4
    658a:	4f 90       	pop	r4
	pop r3
    658c:	3f 90       	pop	r3
	pop r2
    658e:	2f 90       	pop	r2
	pop r1
    6590:	1f 90       	pop	r1
	pop r0
    6592:	0f 90       	pop	r0
	out __SREG__, r0
    6594:	0f be       	out	0x3f, r0	; 63
	pop r0	
    6596:	0f 90       	pop	r0
	   
    	reti 
    6598:	18 95       	reti

0000659a <__udivdi3>:
    659a:	a8 e3       	ldi	r26, 0x38	; 56
    659c:	b0 e0       	ldi	r27, 0x00	; 0
    659e:	e3 ed       	ldi	r30, 0xD3	; 211
    65a0:	f2 e3       	ldi	r31, 0x32	; 50
    65a2:	0c 94 b9 40 	jmp	0x8172	; 0x8172 <__prologue_saves__>
    65a6:	29 83       	std	Y+1, r18	; 0x01
    65a8:	3a 83       	std	Y+2, r19	; 0x02
    65aa:	4b 83       	std	Y+3, r20	; 0x03
    65ac:	5c 83       	std	Y+4, r21	; 0x04
    65ae:	6d 83       	std	Y+5, r22	; 0x05
    65b0:	7e 83       	std	Y+6, r23	; 0x06
    65b2:	8f 83       	std	Y+7, r24	; 0x07
    65b4:	98 87       	std	Y+8, r25	; 0x08
    65b6:	a9 86       	std	Y+9, r10	; 0x09
    65b8:	ba 86       	std	Y+10, r11	; 0x0a
    65ba:	cb 86       	std	Y+11, r12	; 0x0b
    65bc:	dc 86       	std	Y+12, r13	; 0x0c
    65be:	ed 86       	std	Y+13, r14	; 0x0d
    65c0:	fe 86       	std	Y+14, r15	; 0x0e
    65c2:	0f 87       	std	Y+15, r16	; 0x0f
    65c4:	18 8b       	std	Y+16, r17	; 0x10
    65c6:	e9 84       	ldd	r14, Y+9	; 0x09
    65c8:	fa 84       	ldd	r15, Y+10	; 0x0a
    65ca:	0b 85       	ldd	r16, Y+11	; 0x0b
    65cc:	1c 85       	ldd	r17, Y+12	; 0x0c
    65ce:	2d 85       	ldd	r18, Y+13	; 0x0d
    65d0:	3e 85       	ldd	r19, Y+14	; 0x0e
    65d2:	4f 85       	ldd	r20, Y+15	; 0x0f
    65d4:	58 89       	ldd	r21, Y+16	; 0x10
    65d6:	29 80       	ldd	r2, Y+1	; 0x01
    65d8:	3a 80       	ldd	r3, Y+2	; 0x02
    65da:	4b 80       	ldd	r4, Y+3	; 0x03
    65dc:	5c 80       	ldd	r5, Y+4	; 0x04
    65de:	2d a2       	std	Y+37, r2	; 0x25
    65e0:	3e a2       	std	Y+38, r3	; 0x26
    65e2:	4f a2       	std	Y+39, r4	; 0x27
    65e4:	58 a6       	std	Y+40, r5	; 0x28
    65e6:	ad 80       	ldd	r10, Y+5	; 0x05
    65e8:	be 80       	ldd	r11, Y+6	; 0x06
    65ea:	cf 80       	ldd	r12, Y+7	; 0x07
    65ec:	d8 84       	ldd	r13, Y+8	; 0x08
    65ee:	21 15       	cp	r18, r1
    65f0:	31 05       	cpc	r19, r1
    65f2:	41 05       	cpc	r20, r1
    65f4:	51 05       	cpc	r21, r1
    65f6:	09 f0       	breq	.+2      	; 0x65fa <__udivdi3+0x60>
    65f8:	be c3       	rjmp	.+1916   	; 0x6d76 <__udivdi3+0x7dc>
    65fa:	ae 14       	cp	r10, r14
    65fc:	bf 04       	cpc	r11, r15
    65fe:	c0 06       	cpc	r12, r16
    6600:	d1 06       	cpc	r13, r17
    6602:	08 f0       	brcs	.+2      	; 0x6606 <__udivdi3+0x6c>
    6604:	4f c1       	rjmp	.+670    	; 0x68a4 <__udivdi3+0x30a>
    6606:	20 e0       	ldi	r18, 0x00	; 0
    6608:	e2 16       	cp	r14, r18
    660a:	20 e0       	ldi	r18, 0x00	; 0
    660c:	f2 06       	cpc	r15, r18
    660e:	21 e0       	ldi	r18, 0x01	; 1
    6610:	02 07       	cpc	r16, r18
    6612:	20 e0       	ldi	r18, 0x00	; 0
    6614:	12 07       	cpc	r17, r18
    6616:	58 f4       	brcc	.+22     	; 0x662e <__udivdi3+0x94>
    6618:	3f ef       	ldi	r19, 0xFF	; 255
    661a:	e3 16       	cp	r14, r19
    661c:	f1 04       	cpc	r15, r1
    661e:	01 05       	cpc	r16, r1
    6620:	11 05       	cpc	r17, r1
    6622:	09 f0       	breq	.+2      	; 0x6626 <__udivdi3+0x8c>
    6624:	90 f4       	brcc	.+36     	; 0x664a <__udivdi3+0xb0>
    6626:	20 e0       	ldi	r18, 0x00	; 0
    6628:	30 e0       	ldi	r19, 0x00	; 0
    662a:	a9 01       	movw	r20, r18
    662c:	17 c0       	rjmp	.+46     	; 0x665c <__udivdi3+0xc2>
    662e:	40 e0       	ldi	r20, 0x00	; 0
    6630:	e4 16       	cp	r14, r20
    6632:	40 e0       	ldi	r20, 0x00	; 0
    6634:	f4 06       	cpc	r15, r20
    6636:	40 e0       	ldi	r20, 0x00	; 0
    6638:	04 07       	cpc	r16, r20
    663a:	41 e0       	ldi	r20, 0x01	; 1
    663c:	14 07       	cpc	r17, r20
    663e:	50 f4       	brcc	.+20     	; 0x6654 <__udivdi3+0xba>
    6640:	20 e1       	ldi	r18, 0x10	; 16
    6642:	30 e0       	ldi	r19, 0x00	; 0
    6644:	40 e0       	ldi	r20, 0x00	; 0
    6646:	50 e0       	ldi	r21, 0x00	; 0
    6648:	09 c0       	rjmp	.+18     	; 0x665c <__udivdi3+0xc2>
    664a:	28 e0       	ldi	r18, 0x08	; 8
    664c:	30 e0       	ldi	r19, 0x00	; 0
    664e:	40 e0       	ldi	r20, 0x00	; 0
    6650:	50 e0       	ldi	r21, 0x00	; 0
    6652:	04 c0       	rjmp	.+8      	; 0x665c <__udivdi3+0xc2>
    6654:	28 e1       	ldi	r18, 0x18	; 24
    6656:	30 e0       	ldi	r19, 0x00	; 0
    6658:	40 e0       	ldi	r20, 0x00	; 0
    665a:	50 e0       	ldi	r21, 0x00	; 0
    665c:	d8 01       	movw	r26, r16
    665e:	c7 01       	movw	r24, r14
    6660:	02 2e       	mov	r0, r18
    6662:	04 c0       	rjmp	.+8      	; 0x666c <__udivdi3+0xd2>
    6664:	b6 95       	lsr	r27
    6666:	a7 95       	ror	r26
    6668:	97 95       	ror	r25
    666a:	87 95       	ror	r24
    666c:	0a 94       	dec	r0
    666e:	d2 f7       	brpl	.-12     	; 0x6664 <__udivdi3+0xca>
    6670:	8b 51       	subi	r24, 0x1B	; 27
    6672:	9d 4f       	sbci	r25, 0xFD	; 253
    6674:	dc 01       	movw	r26, r24
    6676:	6c 91       	ld	r22, X
    6678:	80 e2       	ldi	r24, 0x20	; 32
    667a:	90 e0       	ldi	r25, 0x00	; 0
    667c:	a0 e0       	ldi	r26, 0x00	; 0
    667e:	b0 e0       	ldi	r27, 0x00	; 0
    6680:	82 1b       	sub	r24, r18
    6682:	93 0b       	sbc	r25, r19
    6684:	a4 0b       	sbc	r26, r20
    6686:	b5 0b       	sbc	r27, r21
    6688:	86 1b       	sub	r24, r22
    668a:	91 09       	sbc	r25, r1
    668c:	a1 09       	sbc	r26, r1
    668e:	b1 09       	sbc	r27, r1
    6690:	00 97       	sbiw	r24, 0x00	; 0
    6692:	a1 05       	cpc	r26, r1
    6694:	b1 05       	cpc	r27, r1
    6696:	a1 f1       	breq	.+104    	; 0x6700 <__udivdi3+0x166>
    6698:	08 2e       	mov	r0, r24
    669a:	04 c0       	rjmp	.+8      	; 0x66a4 <__udivdi3+0x10a>
    669c:	ee 0c       	add	r14, r14
    669e:	ff 1c       	adc	r15, r15
    66a0:	00 1f       	adc	r16, r16
    66a2:	11 1f       	adc	r17, r17
    66a4:	0a 94       	dec	r0
    66a6:	d2 f7       	brpl	.-12     	; 0x669c <__udivdi3+0x102>
    66a8:	a6 01       	movw	r20, r12
    66aa:	95 01       	movw	r18, r10
    66ac:	08 2e       	mov	r0, r24
    66ae:	04 c0       	rjmp	.+8      	; 0x66b8 <__udivdi3+0x11e>
    66b0:	22 0f       	add	r18, r18
    66b2:	33 1f       	adc	r19, r19
    66b4:	44 1f       	adc	r20, r20
    66b6:	55 1f       	adc	r21, r21
    66b8:	0a 94       	dec	r0
    66ba:	d2 f7       	brpl	.-12     	; 0x66b0 <__udivdi3+0x116>
    66bc:	60 e2       	ldi	r22, 0x20	; 32
    66be:	70 e0       	ldi	r23, 0x00	; 0
    66c0:	68 1b       	sub	r22, r24
    66c2:	79 0b       	sbc	r23, r25
    66c4:	ad a0       	ldd	r10, Y+37	; 0x25
    66c6:	be a0       	ldd	r11, Y+38	; 0x26
    66c8:	cf a0       	ldd	r12, Y+39	; 0x27
    66ca:	d8 a4       	ldd	r13, Y+40	; 0x28
    66cc:	04 c0       	rjmp	.+8      	; 0x66d6 <__udivdi3+0x13c>
    66ce:	d6 94       	lsr	r13
    66d0:	c7 94       	ror	r12
    66d2:	b7 94       	ror	r11
    66d4:	a7 94       	ror	r10
    66d6:	6a 95       	dec	r22
    66d8:	d2 f7       	brpl	.-12     	; 0x66ce <__udivdi3+0x134>
    66da:	a2 2a       	or	r10, r18
    66dc:	b3 2a       	or	r11, r19
    66de:	c4 2a       	or	r12, r20
    66e0:	d5 2a       	or	r13, r21
    66e2:	2d a0       	ldd	r2, Y+37	; 0x25
    66e4:	3e a0       	ldd	r3, Y+38	; 0x26
    66e6:	4f a0       	ldd	r4, Y+39	; 0x27
    66e8:	58 a4       	ldd	r5, Y+40	; 0x28
    66ea:	04 c0       	rjmp	.+8      	; 0x66f4 <__udivdi3+0x15a>
    66ec:	22 0c       	add	r2, r2
    66ee:	33 1c       	adc	r3, r3
    66f0:	44 1c       	adc	r4, r4
    66f2:	55 1c       	adc	r5, r5
    66f4:	8a 95       	dec	r24
    66f6:	d2 f7       	brpl	.-12     	; 0x66ec <__udivdi3+0x152>
    66f8:	2d a2       	std	Y+37, r2	; 0x25
    66fa:	3e a2       	std	Y+38, r3	; 0x26
    66fc:	4f a2       	std	Y+39, r4	; 0x27
    66fe:	58 a6       	std	Y+40, r5	; 0x28
    6700:	38 01       	movw	r6, r16
    6702:	88 24       	eor	r8, r8
    6704:	99 24       	eor	r9, r9
    6706:	a8 01       	movw	r20, r16
    6708:	97 01       	movw	r18, r14
    670a:	40 70       	andi	r20, 0x00	; 0
    670c:	50 70       	andi	r21, 0x00	; 0
    670e:	2d 8f       	std	Y+29, r18	; 0x1d
    6710:	3e 8f       	std	Y+30, r19	; 0x1e
    6712:	4f 8f       	std	Y+31, r20	; 0x1f
    6714:	58 a3       	std	Y+32, r21	; 0x20
    6716:	c6 01       	movw	r24, r12
    6718:	b5 01       	movw	r22, r10
    671a:	a4 01       	movw	r20, r8
    671c:	93 01       	movw	r18, r6
    671e:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6722:	22 2e       	mov	r2, r18
    6724:	53 2e       	mov	r5, r19
    6726:	44 2e       	mov	r4, r20
    6728:	35 2e       	mov	r3, r21
    672a:	69 a3       	std	Y+33, r22	; 0x21
    672c:	7a a3       	std	Y+34, r23	; 0x22
    672e:	8b a3       	std	Y+35, r24	; 0x23
    6730:	9c a3       	std	Y+36, r25	; 0x24
    6732:	c6 01       	movw	r24, r12
    6734:	b5 01       	movw	r22, r10
    6736:	a4 01       	movw	r20, r8
    6738:	93 01       	movw	r18, r6
    673a:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    673e:	82 2d       	mov	r24, r2
    6740:	95 2d       	mov	r25, r5
    6742:	a4 2d       	mov	r26, r4
    6744:	b3 2d       	mov	r27, r3
    6746:	89 8f       	std	Y+25, r24	; 0x19
    6748:	9a 8f       	std	Y+26, r25	; 0x1a
    674a:	ab 8f       	std	Y+27, r26	; 0x1b
    674c:	bc 8f       	std	Y+28, r27	; 0x1c
    674e:	bc 01       	movw	r22, r24
    6750:	cd 01       	movw	r24, r26
    6752:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6754:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6756:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6758:	58 a1       	ldd	r21, Y+32	; 0x20
    675a:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    675e:	5b 01       	movw	r10, r22
    6760:	6c 01       	movw	r12, r24
    6762:	49 a1       	ldd	r20, Y+33	; 0x21
    6764:	5a a1       	ldd	r21, Y+34	; 0x22
    6766:	6b a1       	ldd	r22, Y+35	; 0x23
    6768:	7c a1       	ldd	r23, Y+36	; 0x24
    676a:	da 01       	movw	r26, r20
    676c:	99 27       	eor	r25, r25
    676e:	88 27       	eor	r24, r24
    6770:	2d a0       	ldd	r2, Y+37	; 0x25
    6772:	3e a0       	ldd	r3, Y+38	; 0x26
    6774:	4f a0       	ldd	r4, Y+39	; 0x27
    6776:	58 a4       	ldd	r5, Y+40	; 0x28
    6778:	92 01       	movw	r18, r4
    677a:	44 27       	eor	r20, r20
    677c:	55 27       	eor	r21, r21
    677e:	82 2b       	or	r24, r18
    6780:	93 2b       	or	r25, r19
    6782:	a4 2b       	or	r26, r20
    6784:	b5 2b       	or	r27, r21
    6786:	8a 15       	cp	r24, r10
    6788:	9b 05       	cpc	r25, r11
    678a:	ac 05       	cpc	r26, r12
    678c:	bd 05       	cpc	r27, r13
    678e:	30 f5       	brcc	.+76     	; 0x67dc <__udivdi3+0x242>
    6790:	29 8d       	ldd	r18, Y+25	; 0x19
    6792:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6794:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6796:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6798:	21 50       	subi	r18, 0x01	; 1
    679a:	30 40       	sbci	r19, 0x00	; 0
    679c:	40 40       	sbci	r20, 0x00	; 0
    679e:	50 40       	sbci	r21, 0x00	; 0
    67a0:	29 8f       	std	Y+25, r18	; 0x19
    67a2:	3a 8f       	std	Y+26, r19	; 0x1a
    67a4:	4b 8f       	std	Y+27, r20	; 0x1b
    67a6:	5c 8f       	std	Y+28, r21	; 0x1c
    67a8:	8e 0d       	add	r24, r14
    67aa:	9f 1d       	adc	r25, r15
    67ac:	a0 1f       	adc	r26, r16
    67ae:	b1 1f       	adc	r27, r17
    67b0:	8e 15       	cp	r24, r14
    67b2:	9f 05       	cpc	r25, r15
    67b4:	a0 07       	cpc	r26, r16
    67b6:	b1 07       	cpc	r27, r17
    67b8:	88 f0       	brcs	.+34     	; 0x67dc <__udivdi3+0x242>
    67ba:	8a 15       	cp	r24, r10
    67bc:	9b 05       	cpc	r25, r11
    67be:	ac 05       	cpc	r26, r12
    67c0:	bd 05       	cpc	r27, r13
    67c2:	60 f4       	brcc	.+24     	; 0x67dc <__udivdi3+0x242>
    67c4:	21 50       	subi	r18, 0x01	; 1
    67c6:	30 40       	sbci	r19, 0x00	; 0
    67c8:	40 40       	sbci	r20, 0x00	; 0
    67ca:	50 40       	sbci	r21, 0x00	; 0
    67cc:	29 8f       	std	Y+25, r18	; 0x19
    67ce:	3a 8f       	std	Y+26, r19	; 0x1a
    67d0:	4b 8f       	std	Y+27, r20	; 0x1b
    67d2:	5c 8f       	std	Y+28, r21	; 0x1c
    67d4:	8e 0d       	add	r24, r14
    67d6:	9f 1d       	adc	r25, r15
    67d8:	a0 1f       	adc	r26, r16
    67da:	b1 1f       	adc	r27, r17
    67dc:	ac 01       	movw	r20, r24
    67de:	bd 01       	movw	r22, r26
    67e0:	4a 19       	sub	r20, r10
    67e2:	5b 09       	sbc	r21, r11
    67e4:	6c 09       	sbc	r22, r12
    67e6:	7d 09       	sbc	r23, r13
    67e8:	5a 01       	movw	r10, r20
    67ea:	6b 01       	movw	r12, r22
    67ec:	cb 01       	movw	r24, r22
    67ee:	ba 01       	movw	r22, r20
    67f0:	a4 01       	movw	r20, r8
    67f2:	93 01       	movw	r18, r6
    67f4:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    67f8:	22 2e       	mov	r2, r18
    67fa:	53 2e       	mov	r5, r19
    67fc:	44 2e       	mov	r4, r20
    67fe:	35 2e       	mov	r3, r21
    6800:	69 a3       	std	Y+33, r22	; 0x21
    6802:	7a a3       	std	Y+34, r23	; 0x22
    6804:	8b a3       	std	Y+35, r24	; 0x23
    6806:	9c a3       	std	Y+36, r25	; 0x24
    6808:	c6 01       	movw	r24, r12
    680a:	b5 01       	movw	r22, r10
    680c:	a4 01       	movw	r20, r8
    680e:	93 01       	movw	r18, r6
    6810:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6814:	a2 2c       	mov	r10, r2
    6816:	b5 2c       	mov	r11, r5
    6818:	c4 2c       	mov	r12, r4
    681a:	d3 2c       	mov	r13, r3
    681c:	c6 01       	movw	r24, r12
    681e:	b5 01       	movw	r22, r10
    6820:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6822:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6824:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6826:	58 a1       	ldd	r21, Y+32	; 0x20
    6828:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    682c:	3b 01       	movw	r6, r22
    682e:	4c 01       	movw	r8, r24
    6830:	69 a1       	ldd	r22, Y+33	; 0x21
    6832:	7a a1       	ldd	r23, Y+34	; 0x22
    6834:	8b a1       	ldd	r24, Y+35	; 0x23
    6836:	9c a1       	ldd	r25, Y+36	; 0x24
    6838:	ab 01       	movw	r20, r22
    683a:	33 27       	eor	r19, r19
    683c:	22 27       	eor	r18, r18
    683e:	8d a1       	ldd	r24, Y+37	; 0x25
    6840:	9e a1       	ldd	r25, Y+38	; 0x26
    6842:	af a1       	ldd	r26, Y+39	; 0x27
    6844:	b8 a5       	ldd	r27, Y+40	; 0x28
    6846:	a0 70       	andi	r26, 0x00	; 0
    6848:	b0 70       	andi	r27, 0x00	; 0
    684a:	28 2b       	or	r18, r24
    684c:	39 2b       	or	r19, r25
    684e:	4a 2b       	or	r20, r26
    6850:	5b 2b       	or	r21, r27
    6852:	26 15       	cp	r18, r6
    6854:	37 05       	cpc	r19, r7
    6856:	48 05       	cpc	r20, r8
    6858:	59 05       	cpc	r21, r9
    685a:	c0 f4       	brcc	.+48     	; 0x688c <__udivdi3+0x2f2>
    685c:	08 94       	sec
    685e:	a1 08       	sbc	r10, r1
    6860:	b1 08       	sbc	r11, r1
    6862:	c1 08       	sbc	r12, r1
    6864:	d1 08       	sbc	r13, r1
    6866:	2e 0d       	add	r18, r14
    6868:	3f 1d       	adc	r19, r15
    686a:	40 1f       	adc	r20, r16
    686c:	51 1f       	adc	r21, r17
    686e:	2e 15       	cp	r18, r14
    6870:	3f 05       	cpc	r19, r15
    6872:	40 07       	cpc	r20, r16
    6874:	51 07       	cpc	r21, r17
    6876:	50 f0       	brcs	.+20     	; 0x688c <__udivdi3+0x2f2>
    6878:	26 15       	cp	r18, r6
    687a:	37 05       	cpc	r19, r7
    687c:	48 05       	cpc	r20, r8
    687e:	59 05       	cpc	r21, r9
    6880:	28 f4       	brcc	.+10     	; 0x688c <__udivdi3+0x2f2>
    6882:	08 94       	sec
    6884:	a1 08       	sbc	r10, r1
    6886:	b1 08       	sbc	r11, r1
    6888:	c1 08       	sbc	r12, r1
    688a:	d1 08       	sbc	r13, r1
    688c:	89 8d       	ldd	r24, Y+25	; 0x19
    688e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6890:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6892:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6894:	8c 01       	movw	r16, r24
    6896:	ff 24       	eor	r15, r15
    6898:	ee 24       	eor	r14, r14
    689a:	ea 28       	or	r14, r10
    689c:	fb 28       	or	r15, r11
    689e:	0c 29       	or	r16, r12
    68a0:	1d 29       	or	r17, r13
    68a2:	b3 c4       	rjmp	.+2406   	; 0x720a <__udivdi3+0xc70>
    68a4:	e1 14       	cp	r14, r1
    68a6:	f1 04       	cpc	r15, r1
    68a8:	01 05       	cpc	r16, r1
    68aa:	11 05       	cpc	r17, r1
    68ac:	59 f4       	brne	.+22     	; 0x68c4 <__udivdi3+0x32a>
    68ae:	61 e0       	ldi	r22, 0x01	; 1
    68b0:	70 e0       	ldi	r23, 0x00	; 0
    68b2:	80 e0       	ldi	r24, 0x00	; 0
    68b4:	90 e0       	ldi	r25, 0x00	; 0
    68b6:	a8 01       	movw	r20, r16
    68b8:	97 01       	movw	r18, r14
    68ba:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    68be:	79 01       	movw	r14, r18
    68c0:	8a 01       	movw	r16, r20
    68c2:	10 c0       	rjmp	.+32     	; 0x68e4 <__udivdi3+0x34a>
    68c4:	90 e0       	ldi	r25, 0x00	; 0
    68c6:	e9 16       	cp	r14, r25
    68c8:	90 e0       	ldi	r25, 0x00	; 0
    68ca:	f9 06       	cpc	r15, r25
    68cc:	91 e0       	ldi	r25, 0x01	; 1
    68ce:	09 07       	cpc	r16, r25
    68d0:	90 e0       	ldi	r25, 0x00	; 0
    68d2:	19 07       	cpc	r17, r25
    68d4:	58 f4       	brcc	.+22     	; 0x68ec <__udivdi3+0x352>
    68d6:	af ef       	ldi	r26, 0xFF	; 255
    68d8:	ea 16       	cp	r14, r26
    68da:	f1 04       	cpc	r15, r1
    68dc:	01 05       	cpc	r16, r1
    68de:	11 05       	cpc	r17, r1
    68e0:	09 f0       	breq	.+2      	; 0x68e4 <__udivdi3+0x34a>
    68e2:	90 f4       	brcc	.+36     	; 0x6908 <__udivdi3+0x36e>
    68e4:	20 e0       	ldi	r18, 0x00	; 0
    68e6:	30 e0       	ldi	r19, 0x00	; 0
    68e8:	a9 01       	movw	r20, r18
    68ea:	17 c0       	rjmp	.+46     	; 0x691a <__udivdi3+0x380>
    68ec:	b0 e0       	ldi	r27, 0x00	; 0
    68ee:	eb 16       	cp	r14, r27
    68f0:	b0 e0       	ldi	r27, 0x00	; 0
    68f2:	fb 06       	cpc	r15, r27
    68f4:	b0 e0       	ldi	r27, 0x00	; 0
    68f6:	0b 07       	cpc	r16, r27
    68f8:	b1 e0       	ldi	r27, 0x01	; 1
    68fa:	1b 07       	cpc	r17, r27
    68fc:	50 f4       	brcc	.+20     	; 0x6912 <__udivdi3+0x378>
    68fe:	20 e1       	ldi	r18, 0x10	; 16
    6900:	30 e0       	ldi	r19, 0x00	; 0
    6902:	40 e0       	ldi	r20, 0x00	; 0
    6904:	50 e0       	ldi	r21, 0x00	; 0
    6906:	09 c0       	rjmp	.+18     	; 0x691a <__udivdi3+0x380>
    6908:	28 e0       	ldi	r18, 0x08	; 8
    690a:	30 e0       	ldi	r19, 0x00	; 0
    690c:	40 e0       	ldi	r20, 0x00	; 0
    690e:	50 e0       	ldi	r21, 0x00	; 0
    6910:	04 c0       	rjmp	.+8      	; 0x691a <__udivdi3+0x380>
    6912:	28 e1       	ldi	r18, 0x18	; 24
    6914:	30 e0       	ldi	r19, 0x00	; 0
    6916:	40 e0       	ldi	r20, 0x00	; 0
    6918:	50 e0       	ldi	r21, 0x00	; 0
    691a:	d8 01       	movw	r26, r16
    691c:	c7 01       	movw	r24, r14
    691e:	02 2e       	mov	r0, r18
    6920:	04 c0       	rjmp	.+8      	; 0x692a <__udivdi3+0x390>
    6922:	b6 95       	lsr	r27
    6924:	a7 95       	ror	r26
    6926:	97 95       	ror	r25
    6928:	87 95       	ror	r24
    692a:	0a 94       	dec	r0
    692c:	d2 f7       	brpl	.-12     	; 0x6922 <__udivdi3+0x388>
    692e:	8b 51       	subi	r24, 0x1B	; 27
    6930:	9d 4f       	sbci	r25, 0xFD	; 253
    6932:	fc 01       	movw	r30, r24
    6934:	80 81       	ld	r24, Z
    6936:	28 0f       	add	r18, r24
    6938:	31 1d       	adc	r19, r1
    693a:	41 1d       	adc	r20, r1
    693c:	51 1d       	adc	r21, r1
    693e:	80 e2       	ldi	r24, 0x20	; 32
    6940:	90 e0       	ldi	r25, 0x00	; 0
    6942:	a0 e0       	ldi	r26, 0x00	; 0
    6944:	b0 e0       	ldi	r27, 0x00	; 0
    6946:	82 1b       	sub	r24, r18
    6948:	93 0b       	sbc	r25, r19
    694a:	a4 0b       	sbc	r26, r20
    694c:	b5 0b       	sbc	r27, r21
    694e:	61 f4       	brne	.+24     	; 0x6968 <__udivdi3+0x3ce>
    6950:	15 01       	movw	r2, r10
    6952:	26 01       	movw	r4, r12
    6954:	2e 18       	sub	r2, r14
    6956:	3f 08       	sbc	r3, r15
    6958:	40 0a       	sbc	r4, r16
    695a:	51 0a       	sbc	r5, r17
    695c:	81 e0       	ldi	r24, 0x01	; 1
    695e:	a8 2e       	mov	r10, r24
    6960:	b1 2c       	mov	r11, r1
    6962:	c1 2c       	mov	r12, r1
    6964:	d1 2c       	mov	r13, r1
    6966:	29 c1       	rjmp	.+594    	; 0x6bba <__udivdi3+0x620>
    6968:	08 2e       	mov	r0, r24
    696a:	04 c0       	rjmp	.+8      	; 0x6974 <__udivdi3+0x3da>
    696c:	ee 0c       	add	r14, r14
    696e:	ff 1c       	adc	r15, r15
    6970:	00 1f       	adc	r16, r16
    6972:	11 1f       	adc	r17, r17
    6974:	0a 94       	dec	r0
    6976:	d2 f7       	brpl	.-12     	; 0x696c <__udivdi3+0x3d2>
    6978:	15 01       	movw	r2, r10
    697a:	26 01       	movw	r4, r12
    697c:	02 2e       	mov	r0, r18
    697e:	04 c0       	rjmp	.+8      	; 0x6988 <__udivdi3+0x3ee>
    6980:	56 94       	lsr	r5
    6982:	47 94       	ror	r4
    6984:	37 94       	ror	r3
    6986:	27 94       	ror	r2
    6988:	0a 94       	dec	r0
    698a:	d2 f7       	brpl	.-12     	; 0x6980 <__udivdi3+0x3e6>
    698c:	29 8e       	std	Y+25, r2	; 0x19
    698e:	3a 8e       	std	Y+26, r3	; 0x1a
    6990:	4b 8e       	std	Y+27, r4	; 0x1b
    6992:	5c 8e       	std	Y+28, r5	; 0x1c
    6994:	b6 01       	movw	r22, r12
    6996:	a5 01       	movw	r20, r10
    6998:	08 2e       	mov	r0, r24
    699a:	04 c0       	rjmp	.+8      	; 0x69a4 <__udivdi3+0x40a>
    699c:	44 0f       	add	r20, r20
    699e:	55 1f       	adc	r21, r21
    69a0:	66 1f       	adc	r22, r22
    69a2:	77 1f       	adc	r23, r23
    69a4:	0a 94       	dec	r0
    69a6:	d2 f7       	brpl	.-12     	; 0x699c <__udivdi3+0x402>
    69a8:	4d 8f       	std	Y+29, r20	; 0x1d
    69aa:	5e 8f       	std	Y+30, r21	; 0x1e
    69ac:	6f 8f       	std	Y+31, r22	; 0x1f
    69ae:	78 a3       	std	Y+32, r23	; 0x20
    69b0:	2d a0       	ldd	r2, Y+37	; 0x25
    69b2:	3e a0       	ldd	r3, Y+38	; 0x26
    69b4:	4f a0       	ldd	r4, Y+39	; 0x27
    69b6:	58 a4       	ldd	r5, Y+40	; 0x28
    69b8:	04 c0       	rjmp	.+8      	; 0x69c2 <__udivdi3+0x428>
    69ba:	56 94       	lsr	r5
    69bc:	47 94       	ror	r4
    69be:	37 94       	ror	r3
    69c0:	27 94       	ror	r2
    69c2:	2a 95       	dec	r18
    69c4:	d2 f7       	brpl	.-12     	; 0x69ba <__udivdi3+0x420>
    69c6:	ad 8c       	ldd	r10, Y+29	; 0x1d
    69c8:	be 8c       	ldd	r11, Y+30	; 0x1e
    69ca:	cf 8c       	ldd	r12, Y+31	; 0x1f
    69cc:	d8 a0       	ldd	r13, Y+32	; 0x20
    69ce:	a2 28       	or	r10, r2
    69d0:	b3 28       	or	r11, r3
    69d2:	c4 28       	or	r12, r4
    69d4:	d5 28       	or	r13, r5
    69d6:	ad 8e       	std	Y+29, r10	; 0x1d
    69d8:	be 8e       	std	Y+30, r11	; 0x1e
    69da:	cf 8e       	std	Y+31, r12	; 0x1f
    69dc:	d8 a2       	std	Y+32, r13	; 0x20
    69de:	2d a1       	ldd	r18, Y+37	; 0x25
    69e0:	3e a1       	ldd	r19, Y+38	; 0x26
    69e2:	4f a1       	ldd	r20, Y+39	; 0x27
    69e4:	58 a5       	ldd	r21, Y+40	; 0x28
    69e6:	04 c0       	rjmp	.+8      	; 0x69f0 <__udivdi3+0x456>
    69e8:	22 0f       	add	r18, r18
    69ea:	33 1f       	adc	r19, r19
    69ec:	44 1f       	adc	r20, r20
    69ee:	55 1f       	adc	r21, r21
    69f0:	8a 95       	dec	r24
    69f2:	d2 f7       	brpl	.-12     	; 0x69e8 <__udivdi3+0x44e>
    69f4:	2d a3       	std	Y+37, r18	; 0x25
    69f6:	3e a3       	std	Y+38, r19	; 0x26
    69f8:	4f a3       	std	Y+39, r20	; 0x27
    69fa:	58 a7       	std	Y+40, r21	; 0x28
    69fc:	38 01       	movw	r6, r16
    69fe:	88 24       	eor	r8, r8
    6a00:	99 24       	eor	r9, r9
    6a02:	b8 01       	movw	r22, r16
    6a04:	a7 01       	movw	r20, r14
    6a06:	60 70       	andi	r22, 0x00	; 0
    6a08:	70 70       	andi	r23, 0x00	; 0
    6a0a:	49 a3       	std	Y+33, r20	; 0x21
    6a0c:	5a a3       	std	Y+34, r21	; 0x22
    6a0e:	6b a3       	std	Y+35, r22	; 0x23
    6a10:	7c a3       	std	Y+36, r23	; 0x24
    6a12:	69 8d       	ldd	r22, Y+25	; 0x19
    6a14:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6a16:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a18:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a1a:	a4 01       	movw	r20, r8
    6a1c:	93 01       	movw	r18, r6
    6a1e:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6a22:	22 2e       	mov	r2, r18
    6a24:	53 2e       	mov	r5, r19
    6a26:	44 2e       	mov	r4, r20
    6a28:	35 2e       	mov	r3, r21
    6a2a:	69 a7       	std	Y+41, r22	; 0x29
    6a2c:	7a a7       	std	Y+42, r23	; 0x2a
    6a2e:	8b a7       	std	Y+43, r24	; 0x2b
    6a30:	9c a7       	std	Y+44, r25	; 0x2c
    6a32:	69 8d       	ldd	r22, Y+25	; 0x19
    6a34:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6a36:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a38:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a3a:	a4 01       	movw	r20, r8
    6a3c:	93 01       	movw	r18, r6
    6a3e:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6a42:	a2 2c       	mov	r10, r2
    6a44:	b5 2c       	mov	r11, r5
    6a46:	c4 2c       	mov	r12, r4
    6a48:	d3 2c       	mov	r13, r3
    6a4a:	a9 8e       	std	Y+25, r10	; 0x19
    6a4c:	ba 8e       	std	Y+26, r11	; 0x1a
    6a4e:	cb 8e       	std	Y+27, r12	; 0x1b
    6a50:	dc 8e       	std	Y+28, r13	; 0x1c
    6a52:	c6 01       	movw	r24, r12
    6a54:	b5 01       	movw	r22, r10
    6a56:	29 a1       	ldd	r18, Y+33	; 0x21
    6a58:	3a a1       	ldd	r19, Y+34	; 0x22
    6a5a:	4b a1       	ldd	r20, Y+35	; 0x23
    6a5c:	5c a1       	ldd	r21, Y+36	; 0x24
    6a5e:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    6a62:	5b 01       	movw	r10, r22
    6a64:	6c 01       	movw	r12, r24
    6a66:	29 a4       	ldd	r2, Y+41	; 0x29
    6a68:	3a a4       	ldd	r3, Y+42	; 0x2a
    6a6a:	4b a4       	ldd	r4, Y+43	; 0x2b
    6a6c:	5c a4       	ldd	r5, Y+44	; 0x2c
    6a6e:	d1 01       	movw	r26, r2
    6a70:	99 27       	eor	r25, r25
    6a72:	88 27       	eor	r24, r24
    6a74:	2d 8c       	ldd	r2, Y+29	; 0x1d
    6a76:	3e 8c       	ldd	r3, Y+30	; 0x1e
    6a78:	4f 8c       	ldd	r4, Y+31	; 0x1f
    6a7a:	58 a0       	ldd	r5, Y+32	; 0x20
    6a7c:	92 01       	movw	r18, r4
    6a7e:	44 27       	eor	r20, r20
    6a80:	55 27       	eor	r21, r21
    6a82:	82 2b       	or	r24, r18
    6a84:	93 2b       	or	r25, r19
    6a86:	a4 2b       	or	r26, r20
    6a88:	b5 2b       	or	r27, r21
    6a8a:	8a 15       	cp	r24, r10
    6a8c:	9b 05       	cpc	r25, r11
    6a8e:	ac 05       	cpc	r26, r12
    6a90:	bd 05       	cpc	r27, r13
    6a92:	30 f5       	brcc	.+76     	; 0x6ae0 <__udivdi3+0x546>
    6a94:	29 8d       	ldd	r18, Y+25	; 0x19
    6a96:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6a98:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6a9a:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6a9c:	21 50       	subi	r18, 0x01	; 1
    6a9e:	30 40       	sbci	r19, 0x00	; 0
    6aa0:	40 40       	sbci	r20, 0x00	; 0
    6aa2:	50 40       	sbci	r21, 0x00	; 0
    6aa4:	29 8f       	std	Y+25, r18	; 0x19
    6aa6:	3a 8f       	std	Y+26, r19	; 0x1a
    6aa8:	4b 8f       	std	Y+27, r20	; 0x1b
    6aaa:	5c 8f       	std	Y+28, r21	; 0x1c
    6aac:	8e 0d       	add	r24, r14
    6aae:	9f 1d       	adc	r25, r15
    6ab0:	a0 1f       	adc	r26, r16
    6ab2:	b1 1f       	adc	r27, r17
    6ab4:	8e 15       	cp	r24, r14
    6ab6:	9f 05       	cpc	r25, r15
    6ab8:	a0 07       	cpc	r26, r16
    6aba:	b1 07       	cpc	r27, r17
    6abc:	88 f0       	brcs	.+34     	; 0x6ae0 <__udivdi3+0x546>
    6abe:	8a 15       	cp	r24, r10
    6ac0:	9b 05       	cpc	r25, r11
    6ac2:	ac 05       	cpc	r26, r12
    6ac4:	bd 05       	cpc	r27, r13
    6ac6:	60 f4       	brcc	.+24     	; 0x6ae0 <__udivdi3+0x546>
    6ac8:	21 50       	subi	r18, 0x01	; 1
    6aca:	30 40       	sbci	r19, 0x00	; 0
    6acc:	40 40       	sbci	r20, 0x00	; 0
    6ace:	50 40       	sbci	r21, 0x00	; 0
    6ad0:	29 8f       	std	Y+25, r18	; 0x19
    6ad2:	3a 8f       	std	Y+26, r19	; 0x1a
    6ad4:	4b 8f       	std	Y+27, r20	; 0x1b
    6ad6:	5c 8f       	std	Y+28, r21	; 0x1c
    6ad8:	8e 0d       	add	r24, r14
    6ada:	9f 1d       	adc	r25, r15
    6adc:	a0 1f       	adc	r26, r16
    6ade:	b1 1f       	adc	r27, r17
    6ae0:	ac 01       	movw	r20, r24
    6ae2:	bd 01       	movw	r22, r26
    6ae4:	4a 19       	sub	r20, r10
    6ae6:	5b 09       	sbc	r21, r11
    6ae8:	6c 09       	sbc	r22, r12
    6aea:	7d 09       	sbc	r23, r13
    6aec:	5a 01       	movw	r10, r20
    6aee:	6b 01       	movw	r12, r22
    6af0:	cb 01       	movw	r24, r22
    6af2:	ba 01       	movw	r22, r20
    6af4:	a4 01       	movw	r20, r8
    6af6:	93 01       	movw	r18, r6
    6af8:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6afc:	22 2e       	mov	r2, r18
    6afe:	53 2e       	mov	r5, r19
    6b00:	44 2e       	mov	r4, r20
    6b02:	35 2e       	mov	r3, r21
    6b04:	69 a7       	std	Y+41, r22	; 0x29
    6b06:	7a a7       	std	Y+42, r23	; 0x2a
    6b08:	8b a7       	std	Y+43, r24	; 0x2b
    6b0a:	9c a7       	std	Y+44, r25	; 0x2c
    6b0c:	c6 01       	movw	r24, r12
    6b0e:	b5 01       	movw	r22, r10
    6b10:	a4 01       	movw	r20, r8
    6b12:	93 01       	movw	r18, r6
    6b14:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6b18:	62 2c       	mov	r6, r2
    6b1a:	75 2c       	mov	r7, r5
    6b1c:	84 2c       	mov	r8, r4
    6b1e:	93 2c       	mov	r9, r3
    6b20:	c4 01       	movw	r24, r8
    6b22:	b3 01       	movw	r22, r6
    6b24:	29 a1       	ldd	r18, Y+33	; 0x21
    6b26:	3a a1       	ldd	r19, Y+34	; 0x22
    6b28:	4b a1       	ldd	r20, Y+35	; 0x23
    6b2a:	5c a1       	ldd	r21, Y+36	; 0x24
    6b2c:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    6b30:	9b 01       	movw	r18, r22
    6b32:	ac 01       	movw	r20, r24
    6b34:	69 a5       	ldd	r22, Y+41	; 0x29
    6b36:	7a a5       	ldd	r23, Y+42	; 0x2a
    6b38:	8b a5       	ldd	r24, Y+43	; 0x2b
    6b3a:	9c a5       	ldd	r25, Y+44	; 0x2c
    6b3c:	6b 01       	movw	r12, r22
    6b3e:	bb 24       	eor	r11, r11
    6b40:	aa 24       	eor	r10, r10
    6b42:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6b44:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6b46:	af 8d       	ldd	r26, Y+31	; 0x1f
    6b48:	b8 a1       	ldd	r27, Y+32	; 0x20
    6b4a:	a0 70       	andi	r26, 0x00	; 0
    6b4c:	b0 70       	andi	r27, 0x00	; 0
    6b4e:	a8 2a       	or	r10, r24
    6b50:	b9 2a       	or	r11, r25
    6b52:	ca 2a       	or	r12, r26
    6b54:	db 2a       	or	r13, r27
    6b56:	a2 16       	cp	r10, r18
    6b58:	b3 06       	cpc	r11, r19
    6b5a:	c4 06       	cpc	r12, r20
    6b5c:	d5 06       	cpc	r13, r21
    6b5e:	e0 f4       	brcc	.+56     	; 0x6b98 <__udivdi3+0x5fe>
    6b60:	08 94       	sec
    6b62:	61 08       	sbc	r6, r1
    6b64:	71 08       	sbc	r7, r1
    6b66:	81 08       	sbc	r8, r1
    6b68:	91 08       	sbc	r9, r1
    6b6a:	ae 0c       	add	r10, r14
    6b6c:	bf 1c       	adc	r11, r15
    6b6e:	c0 1e       	adc	r12, r16
    6b70:	d1 1e       	adc	r13, r17
    6b72:	ae 14       	cp	r10, r14
    6b74:	bf 04       	cpc	r11, r15
    6b76:	c0 06       	cpc	r12, r16
    6b78:	d1 06       	cpc	r13, r17
    6b7a:	70 f0       	brcs	.+28     	; 0x6b98 <__udivdi3+0x5fe>
    6b7c:	a2 16       	cp	r10, r18
    6b7e:	b3 06       	cpc	r11, r19
    6b80:	c4 06       	cpc	r12, r20
    6b82:	d5 06       	cpc	r13, r21
    6b84:	48 f4       	brcc	.+18     	; 0x6b98 <__udivdi3+0x5fe>
    6b86:	08 94       	sec
    6b88:	61 08       	sbc	r6, r1
    6b8a:	71 08       	sbc	r7, r1
    6b8c:	81 08       	sbc	r8, r1
    6b8e:	91 08       	sbc	r9, r1
    6b90:	ae 0c       	add	r10, r14
    6b92:	bf 1c       	adc	r11, r15
    6b94:	c0 1e       	adc	r12, r16
    6b96:	d1 1e       	adc	r13, r17
    6b98:	15 01       	movw	r2, r10
    6b9a:	26 01       	movw	r4, r12
    6b9c:	22 1a       	sub	r2, r18
    6b9e:	33 0a       	sbc	r3, r19
    6ba0:	44 0a       	sbc	r4, r20
    6ba2:	55 0a       	sbc	r5, r21
    6ba4:	89 8d       	ldd	r24, Y+25	; 0x19
    6ba6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6ba8:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6baa:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6bac:	6c 01       	movw	r12, r24
    6bae:	bb 24       	eor	r11, r11
    6bb0:	aa 24       	eor	r10, r10
    6bb2:	a6 28       	or	r10, r6
    6bb4:	b7 28       	or	r11, r7
    6bb6:	c8 28       	or	r12, r8
    6bb8:	d9 28       	or	r13, r9
    6bba:	98 01       	movw	r18, r16
    6bbc:	44 27       	eor	r20, r20
    6bbe:	55 27       	eor	r21, r21
    6bc0:	2d 8f       	std	Y+29, r18	; 0x1d
    6bc2:	3e 8f       	std	Y+30, r19	; 0x1e
    6bc4:	4f 8f       	std	Y+31, r20	; 0x1f
    6bc6:	58 a3       	std	Y+32, r21	; 0x20
    6bc8:	b8 01       	movw	r22, r16
    6bca:	a7 01       	movw	r20, r14
    6bcc:	60 70       	andi	r22, 0x00	; 0
    6bce:	70 70       	andi	r23, 0x00	; 0
    6bd0:	49 a3       	std	Y+33, r20	; 0x21
    6bd2:	5a a3       	std	Y+34, r21	; 0x22
    6bd4:	6b a3       	std	Y+35, r22	; 0x23
    6bd6:	7c a3       	std	Y+36, r23	; 0x24
    6bd8:	c2 01       	movw	r24, r4
    6bda:	b1 01       	movw	r22, r2
    6bdc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6bde:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6be0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6be2:	58 a1       	ldd	r21, Y+32	; 0x20
    6be4:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6be8:	62 2e       	mov	r6, r18
    6bea:	93 2e       	mov	r9, r19
    6bec:	84 2e       	mov	r8, r20
    6bee:	75 2e       	mov	r7, r21
    6bf0:	69 a7       	std	Y+41, r22	; 0x29
    6bf2:	7a a7       	std	Y+42, r23	; 0x2a
    6bf4:	8b a7       	std	Y+43, r24	; 0x2b
    6bf6:	9c a7       	std	Y+44, r25	; 0x2c
    6bf8:	c2 01       	movw	r24, r4
    6bfa:	b1 01       	movw	r22, r2
    6bfc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6bfe:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c00:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c02:	58 a1       	ldd	r21, Y+32	; 0x20
    6c04:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6c08:	86 2d       	mov	r24, r6
    6c0a:	99 2d       	mov	r25, r9
    6c0c:	a8 2d       	mov	r26, r8
    6c0e:	b7 2d       	mov	r27, r7
    6c10:	89 8f       	std	Y+25, r24	; 0x19
    6c12:	9a 8f       	std	Y+26, r25	; 0x1a
    6c14:	ab 8f       	std	Y+27, r26	; 0x1b
    6c16:	bc 8f       	std	Y+28, r27	; 0x1c
    6c18:	bc 01       	movw	r22, r24
    6c1a:	cd 01       	movw	r24, r26
    6c1c:	29 a1       	ldd	r18, Y+33	; 0x21
    6c1e:	3a a1       	ldd	r19, Y+34	; 0x22
    6c20:	4b a1       	ldd	r20, Y+35	; 0x23
    6c22:	5c a1       	ldd	r21, Y+36	; 0x24
    6c24:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    6c28:	3b 01       	movw	r6, r22
    6c2a:	4c 01       	movw	r8, r24
    6c2c:	29 a4       	ldd	r2, Y+41	; 0x29
    6c2e:	3a a4       	ldd	r3, Y+42	; 0x2a
    6c30:	4b a4       	ldd	r4, Y+43	; 0x2b
    6c32:	5c a4       	ldd	r5, Y+44	; 0x2c
    6c34:	d1 01       	movw	r26, r2
    6c36:	99 27       	eor	r25, r25
    6c38:	88 27       	eor	r24, r24
    6c3a:	2d a0       	ldd	r2, Y+37	; 0x25
    6c3c:	3e a0       	ldd	r3, Y+38	; 0x26
    6c3e:	4f a0       	ldd	r4, Y+39	; 0x27
    6c40:	58 a4       	ldd	r5, Y+40	; 0x28
    6c42:	92 01       	movw	r18, r4
    6c44:	44 27       	eor	r20, r20
    6c46:	55 27       	eor	r21, r21
    6c48:	82 2b       	or	r24, r18
    6c4a:	93 2b       	or	r25, r19
    6c4c:	a4 2b       	or	r26, r20
    6c4e:	b5 2b       	or	r27, r21
    6c50:	86 15       	cp	r24, r6
    6c52:	97 05       	cpc	r25, r7
    6c54:	a8 05       	cpc	r26, r8
    6c56:	b9 05       	cpc	r27, r9
    6c58:	30 f5       	brcc	.+76     	; 0x6ca6 <__udivdi3+0x70c>
    6c5a:	29 8d       	ldd	r18, Y+25	; 0x19
    6c5c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6c5e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6c60:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6c62:	21 50       	subi	r18, 0x01	; 1
    6c64:	30 40       	sbci	r19, 0x00	; 0
    6c66:	40 40       	sbci	r20, 0x00	; 0
    6c68:	50 40       	sbci	r21, 0x00	; 0
    6c6a:	29 8f       	std	Y+25, r18	; 0x19
    6c6c:	3a 8f       	std	Y+26, r19	; 0x1a
    6c6e:	4b 8f       	std	Y+27, r20	; 0x1b
    6c70:	5c 8f       	std	Y+28, r21	; 0x1c
    6c72:	8e 0d       	add	r24, r14
    6c74:	9f 1d       	adc	r25, r15
    6c76:	a0 1f       	adc	r26, r16
    6c78:	b1 1f       	adc	r27, r17
    6c7a:	8e 15       	cp	r24, r14
    6c7c:	9f 05       	cpc	r25, r15
    6c7e:	a0 07       	cpc	r26, r16
    6c80:	b1 07       	cpc	r27, r17
    6c82:	88 f0       	brcs	.+34     	; 0x6ca6 <__udivdi3+0x70c>
    6c84:	86 15       	cp	r24, r6
    6c86:	97 05       	cpc	r25, r7
    6c88:	a8 05       	cpc	r26, r8
    6c8a:	b9 05       	cpc	r27, r9
    6c8c:	60 f4       	brcc	.+24     	; 0x6ca6 <__udivdi3+0x70c>
    6c8e:	21 50       	subi	r18, 0x01	; 1
    6c90:	30 40       	sbci	r19, 0x00	; 0
    6c92:	40 40       	sbci	r20, 0x00	; 0
    6c94:	50 40       	sbci	r21, 0x00	; 0
    6c96:	29 8f       	std	Y+25, r18	; 0x19
    6c98:	3a 8f       	std	Y+26, r19	; 0x1a
    6c9a:	4b 8f       	std	Y+27, r20	; 0x1b
    6c9c:	5c 8f       	std	Y+28, r21	; 0x1c
    6c9e:	8e 0d       	add	r24, r14
    6ca0:	9f 1d       	adc	r25, r15
    6ca2:	a0 1f       	adc	r26, r16
    6ca4:	b1 1f       	adc	r27, r17
    6ca6:	ac 01       	movw	r20, r24
    6ca8:	bd 01       	movw	r22, r26
    6caa:	46 19       	sub	r20, r6
    6cac:	57 09       	sbc	r21, r7
    6cae:	68 09       	sbc	r22, r8
    6cb0:	79 09       	sbc	r23, r9
    6cb2:	3a 01       	movw	r6, r20
    6cb4:	4b 01       	movw	r8, r22
    6cb6:	cb 01       	movw	r24, r22
    6cb8:	ba 01       	movw	r22, r20
    6cba:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6cbc:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6cbe:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6cc0:	58 a1       	ldd	r21, Y+32	; 0x20
    6cc2:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6cc6:	52 2e       	mov	r5, r18
    6cc8:	43 2e       	mov	r4, r19
    6cca:	34 2e       	mov	r3, r20
    6ccc:	25 2e       	mov	r2, r21
    6cce:	69 a7       	std	Y+41, r22	; 0x29
    6cd0:	7a a7       	std	Y+42, r23	; 0x2a
    6cd2:	8b a7       	std	Y+43, r24	; 0x2b
    6cd4:	9c a7       	std	Y+44, r25	; 0x2c
    6cd6:	c4 01       	movw	r24, r8
    6cd8:	b3 01       	movw	r22, r6
    6cda:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6cdc:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6cde:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6ce0:	58 a1       	ldd	r21, Y+32	; 0x20
    6ce2:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6ce6:	65 2c       	mov	r6, r5
    6ce8:	74 2c       	mov	r7, r4
    6cea:	83 2c       	mov	r8, r3
    6cec:	92 2c       	mov	r9, r2
    6cee:	c4 01       	movw	r24, r8
    6cf0:	b3 01       	movw	r22, r6
    6cf2:	29 a1       	ldd	r18, Y+33	; 0x21
    6cf4:	3a a1       	ldd	r19, Y+34	; 0x22
    6cf6:	4b a1       	ldd	r20, Y+35	; 0x23
    6cf8:	5c a1       	ldd	r21, Y+36	; 0x24
    6cfa:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    6cfe:	1b 01       	movw	r2, r22
    6d00:	2c 01       	movw	r4, r24
    6d02:	69 a5       	ldd	r22, Y+41	; 0x29
    6d04:	7a a5       	ldd	r23, Y+42	; 0x2a
    6d06:	8b a5       	ldd	r24, Y+43	; 0x2b
    6d08:	9c a5       	ldd	r25, Y+44	; 0x2c
    6d0a:	ab 01       	movw	r20, r22
    6d0c:	33 27       	eor	r19, r19
    6d0e:	22 27       	eor	r18, r18
    6d10:	8d a1       	ldd	r24, Y+37	; 0x25
    6d12:	9e a1       	ldd	r25, Y+38	; 0x26
    6d14:	af a1       	ldd	r26, Y+39	; 0x27
    6d16:	b8 a5       	ldd	r27, Y+40	; 0x28
    6d18:	a0 70       	andi	r26, 0x00	; 0
    6d1a:	b0 70       	andi	r27, 0x00	; 0
    6d1c:	28 2b       	or	r18, r24
    6d1e:	39 2b       	or	r19, r25
    6d20:	4a 2b       	or	r20, r26
    6d22:	5b 2b       	or	r21, r27
    6d24:	22 15       	cp	r18, r2
    6d26:	33 05       	cpc	r19, r3
    6d28:	44 05       	cpc	r20, r4
    6d2a:	55 05       	cpc	r21, r5
    6d2c:	c0 f4       	brcc	.+48     	; 0x6d5e <__udivdi3+0x7c4>
    6d2e:	08 94       	sec
    6d30:	61 08       	sbc	r6, r1
    6d32:	71 08       	sbc	r7, r1
    6d34:	81 08       	sbc	r8, r1
    6d36:	91 08       	sbc	r9, r1
    6d38:	2e 0d       	add	r18, r14
    6d3a:	3f 1d       	adc	r19, r15
    6d3c:	40 1f       	adc	r20, r16
    6d3e:	51 1f       	adc	r21, r17
    6d40:	2e 15       	cp	r18, r14
    6d42:	3f 05       	cpc	r19, r15
    6d44:	40 07       	cpc	r20, r16
    6d46:	51 07       	cpc	r21, r17
    6d48:	50 f0       	brcs	.+20     	; 0x6d5e <__udivdi3+0x7c4>
    6d4a:	22 15       	cp	r18, r2
    6d4c:	33 05       	cpc	r19, r3
    6d4e:	44 05       	cpc	r20, r4
    6d50:	55 05       	cpc	r21, r5
    6d52:	28 f4       	brcc	.+10     	; 0x6d5e <__udivdi3+0x7c4>
    6d54:	08 94       	sec
    6d56:	61 08       	sbc	r6, r1
    6d58:	71 08       	sbc	r7, r1
    6d5a:	81 08       	sbc	r8, r1
    6d5c:	91 08       	sbc	r9, r1
    6d5e:	89 8d       	ldd	r24, Y+25	; 0x19
    6d60:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6d62:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6d64:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6d66:	8c 01       	movw	r16, r24
    6d68:	ff 24       	eor	r15, r15
    6d6a:	ee 24       	eor	r14, r14
    6d6c:	e6 28       	or	r14, r6
    6d6e:	f7 28       	or	r15, r7
    6d70:	08 29       	or	r16, r8
    6d72:	19 29       	or	r17, r9
    6d74:	4d c2       	rjmp	.+1178   	; 0x7210 <__udivdi3+0xc76>
    6d76:	a2 16       	cp	r10, r18
    6d78:	b3 06       	cpc	r11, r19
    6d7a:	c4 06       	cpc	r12, r20
    6d7c:	d5 06       	cpc	r13, r21
    6d7e:	08 f4       	brcc	.+2      	; 0x6d82 <__udivdi3+0x7e8>
    6d80:	34 c2       	rjmp	.+1128   	; 0x71ea <__udivdi3+0xc50>
    6d82:	20 30       	cpi	r18, 0x00	; 0
    6d84:	90 e0       	ldi	r25, 0x00	; 0
    6d86:	39 07       	cpc	r19, r25
    6d88:	91 e0       	ldi	r25, 0x01	; 1
    6d8a:	49 07       	cpc	r20, r25
    6d8c:	90 e0       	ldi	r25, 0x00	; 0
    6d8e:	59 07       	cpc	r21, r25
    6d90:	50 f4       	brcc	.+20     	; 0x6da6 <__udivdi3+0x80c>
    6d92:	2f 3f       	cpi	r18, 0xFF	; 255
    6d94:	31 05       	cpc	r19, r1
    6d96:	41 05       	cpc	r20, r1
    6d98:	51 05       	cpc	r21, r1
    6d9a:	09 f0       	breq	.+2      	; 0x6d9e <__udivdi3+0x804>
    6d9c:	90 f4       	brcc	.+36     	; 0x6dc2 <__udivdi3+0x828>
    6d9e:	66 24       	eor	r6, r6
    6da0:	77 24       	eor	r7, r7
    6da2:	43 01       	movw	r8, r6
    6da4:	19 c0       	rjmp	.+50     	; 0x6dd8 <__udivdi3+0x83e>
    6da6:	20 30       	cpi	r18, 0x00	; 0
    6da8:	a0 e0       	ldi	r26, 0x00	; 0
    6daa:	3a 07       	cpc	r19, r26
    6dac:	a0 e0       	ldi	r26, 0x00	; 0
    6dae:	4a 07       	cpc	r20, r26
    6db0:	a1 e0       	ldi	r26, 0x01	; 1
    6db2:	5a 07       	cpc	r21, r26
    6db4:	60 f4       	brcc	.+24     	; 0x6dce <__udivdi3+0x834>
    6db6:	90 e1       	ldi	r25, 0x10	; 16
    6db8:	69 2e       	mov	r6, r25
    6dba:	71 2c       	mov	r7, r1
    6dbc:	81 2c       	mov	r8, r1
    6dbe:	91 2c       	mov	r9, r1
    6dc0:	0b c0       	rjmp	.+22     	; 0x6dd8 <__udivdi3+0x83e>
    6dc2:	88 e0       	ldi	r24, 0x08	; 8
    6dc4:	68 2e       	mov	r6, r24
    6dc6:	71 2c       	mov	r7, r1
    6dc8:	81 2c       	mov	r8, r1
    6dca:	91 2c       	mov	r9, r1
    6dcc:	05 c0       	rjmp	.+10     	; 0x6dd8 <__udivdi3+0x83e>
    6dce:	b8 e1       	ldi	r27, 0x18	; 24
    6dd0:	6b 2e       	mov	r6, r27
    6dd2:	71 2c       	mov	r7, r1
    6dd4:	81 2c       	mov	r8, r1
    6dd6:	91 2c       	mov	r9, r1
    6dd8:	da 01       	movw	r26, r20
    6dda:	c9 01       	movw	r24, r18
    6ddc:	06 2c       	mov	r0, r6
    6dde:	04 c0       	rjmp	.+8      	; 0x6de8 <__udivdi3+0x84e>
    6de0:	b6 95       	lsr	r27
    6de2:	a7 95       	ror	r26
    6de4:	97 95       	ror	r25
    6de6:	87 95       	ror	r24
    6de8:	0a 94       	dec	r0
    6dea:	d2 f7       	brpl	.-12     	; 0x6de0 <__udivdi3+0x846>
    6dec:	8b 51       	subi	r24, 0x1B	; 27
    6dee:	9d 4f       	sbci	r25, 0xFD	; 253
    6df0:	fc 01       	movw	r30, r24
    6df2:	80 81       	ld	r24, Z
    6df4:	68 0e       	add	r6, r24
    6df6:	71 1c       	adc	r7, r1
    6df8:	81 1c       	adc	r8, r1
    6dfa:	91 1c       	adc	r9, r1
    6dfc:	80 e2       	ldi	r24, 0x20	; 32
    6dfe:	90 e0       	ldi	r25, 0x00	; 0
    6e00:	a0 e0       	ldi	r26, 0x00	; 0
    6e02:	b0 e0       	ldi	r27, 0x00	; 0
    6e04:	86 19       	sub	r24, r6
    6e06:	97 09       	sbc	r25, r7
    6e08:	a8 09       	sbc	r26, r8
    6e0a:	b9 09       	sbc	r27, r9
    6e0c:	89 f4       	brne	.+34     	; 0x6e30 <__udivdi3+0x896>
    6e0e:	2a 15       	cp	r18, r10
    6e10:	3b 05       	cpc	r19, r11
    6e12:	4c 05       	cpc	r20, r12
    6e14:	5d 05       	cpc	r21, r13
    6e16:	08 f4       	brcc	.+2      	; 0x6e1a <__udivdi3+0x880>
    6e18:	ef c1       	rjmp	.+990    	; 0x71f8 <__udivdi3+0xc5e>
    6e1a:	2d a0       	ldd	r2, Y+37	; 0x25
    6e1c:	3e a0       	ldd	r3, Y+38	; 0x26
    6e1e:	4f a0       	ldd	r4, Y+39	; 0x27
    6e20:	58 a4       	ldd	r5, Y+40	; 0x28
    6e22:	2e 14       	cp	r2, r14
    6e24:	3f 04       	cpc	r3, r15
    6e26:	40 06       	cpc	r4, r16
    6e28:	51 06       	cpc	r5, r17
    6e2a:	08 f0       	brcs	.+2      	; 0x6e2e <__udivdi3+0x894>
    6e2c:	e5 c1       	rjmp	.+970    	; 0x71f8 <__udivdi3+0xc5e>
    6e2e:	dd c1       	rjmp	.+954    	; 0x71ea <__udivdi3+0xc50>
    6e30:	89 a7       	std	Y+41, r24	; 0x29
    6e32:	19 01       	movw	r2, r18
    6e34:	2a 01       	movw	r4, r20
    6e36:	04 c0       	rjmp	.+8      	; 0x6e40 <__udivdi3+0x8a6>
    6e38:	22 0c       	add	r2, r2
    6e3a:	33 1c       	adc	r3, r3
    6e3c:	44 1c       	adc	r4, r4
    6e3e:	55 1c       	adc	r5, r5
    6e40:	8a 95       	dec	r24
    6e42:	d2 f7       	brpl	.-12     	; 0x6e38 <__udivdi3+0x89e>
    6e44:	d8 01       	movw	r26, r16
    6e46:	c7 01       	movw	r24, r14
    6e48:	06 2c       	mov	r0, r6
    6e4a:	04 c0       	rjmp	.+8      	; 0x6e54 <__udivdi3+0x8ba>
    6e4c:	b6 95       	lsr	r27
    6e4e:	a7 95       	ror	r26
    6e50:	97 95       	ror	r25
    6e52:	87 95       	ror	r24
    6e54:	0a 94       	dec	r0
    6e56:	d2 f7       	brpl	.-12     	; 0x6e4c <__udivdi3+0x8b2>
    6e58:	28 2a       	or	r2, r24
    6e5a:	39 2a       	or	r3, r25
    6e5c:	4a 2a       	or	r4, r26
    6e5e:	5b 2a       	or	r5, r27
    6e60:	a8 01       	movw	r20, r16
    6e62:	97 01       	movw	r18, r14
    6e64:	09 a4       	ldd	r0, Y+41	; 0x29
    6e66:	04 c0       	rjmp	.+8      	; 0x6e70 <__udivdi3+0x8d6>
    6e68:	22 0f       	add	r18, r18
    6e6a:	33 1f       	adc	r19, r19
    6e6c:	44 1f       	adc	r20, r20
    6e6e:	55 1f       	adc	r21, r21
    6e70:	0a 94       	dec	r0
    6e72:	d2 f7       	brpl	.-12     	; 0x6e68 <__udivdi3+0x8ce>
    6e74:	29 ab       	std	Y+49, r18	; 0x31
    6e76:	3a ab       	std	Y+50, r19	; 0x32
    6e78:	4b ab       	std	Y+51, r20	; 0x33
    6e7a:	5c ab       	std	Y+52, r21	; 0x34
    6e7c:	86 01       	movw	r16, r12
    6e7e:	75 01       	movw	r14, r10
    6e80:	06 2c       	mov	r0, r6
    6e82:	04 c0       	rjmp	.+8      	; 0x6e8c <__udivdi3+0x8f2>
    6e84:	16 95       	lsr	r17
    6e86:	07 95       	ror	r16
    6e88:	f7 94       	ror	r15
    6e8a:	e7 94       	ror	r14
    6e8c:	0a 94       	dec	r0
    6e8e:	d2 f7       	brpl	.-12     	; 0x6e84 <__udivdi3+0x8ea>
    6e90:	b6 01       	movw	r22, r12
    6e92:	a5 01       	movw	r20, r10
    6e94:	09 a4       	ldd	r0, Y+41	; 0x29
    6e96:	04 c0       	rjmp	.+8      	; 0x6ea0 <__udivdi3+0x906>
    6e98:	44 0f       	add	r20, r20
    6e9a:	55 1f       	adc	r21, r21
    6e9c:	66 1f       	adc	r22, r22
    6e9e:	77 1f       	adc	r23, r23
    6ea0:	0a 94       	dec	r0
    6ea2:	d2 f7       	brpl	.-12     	; 0x6e98 <__udivdi3+0x8fe>
    6ea4:	4d 8f       	std	Y+29, r20	; 0x1d
    6ea6:	5e 8f       	std	Y+30, r21	; 0x1e
    6ea8:	6f 8f       	std	Y+31, r22	; 0x1f
    6eaa:	78 a3       	std	Y+32, r23	; 0x20
    6eac:	6d a1       	ldd	r22, Y+37	; 0x25
    6eae:	7e a1       	ldd	r23, Y+38	; 0x26
    6eb0:	8f a1       	ldd	r24, Y+39	; 0x27
    6eb2:	98 a5       	ldd	r25, Y+40	; 0x28
    6eb4:	04 c0       	rjmp	.+8      	; 0x6ebe <__udivdi3+0x924>
    6eb6:	96 95       	lsr	r25
    6eb8:	87 95       	ror	r24
    6eba:	77 95       	ror	r23
    6ebc:	67 95       	ror	r22
    6ebe:	6a 94       	dec	r6
    6ec0:	d2 f7       	brpl	.-12     	; 0x6eb6 <__udivdi3+0x91c>
    6ec2:	3b 01       	movw	r6, r22
    6ec4:	4c 01       	movw	r8, r24
    6ec6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6ec8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6eca:	af 8d       	ldd	r26, Y+31	; 0x1f
    6ecc:	b8 a1       	ldd	r27, Y+32	; 0x20
    6ece:	86 29       	or	r24, r6
    6ed0:	97 29       	or	r25, r7
    6ed2:	a8 29       	or	r26, r8
    6ed4:	b9 29       	or	r27, r9
    6ed6:	8d 8f       	std	Y+29, r24	; 0x1d
    6ed8:	9e 8f       	std	Y+30, r25	; 0x1e
    6eda:	af 8f       	std	Y+31, r26	; 0x1f
    6edc:	b8 a3       	std	Y+32, r27	; 0x20
    6ede:	52 01       	movw	r10, r4
    6ee0:	cc 24       	eor	r12, r12
    6ee2:	dd 24       	eor	r13, r13
    6ee4:	a9 a2       	std	Y+33, r10	; 0x21
    6ee6:	ba a2       	std	Y+34, r11	; 0x22
    6ee8:	cb a2       	std	Y+35, r12	; 0x23
    6eea:	dc a2       	std	Y+36, r13	; 0x24
    6eec:	a2 01       	movw	r20, r4
    6eee:	91 01       	movw	r18, r2
    6ef0:	40 70       	andi	r20, 0x00	; 0
    6ef2:	50 70       	andi	r21, 0x00	; 0
    6ef4:	2d ab       	std	Y+53, r18	; 0x35
    6ef6:	3e ab       	std	Y+54, r19	; 0x36
    6ef8:	4f ab       	std	Y+55, r20	; 0x37
    6efa:	58 af       	std	Y+56, r21	; 0x38
    6efc:	c8 01       	movw	r24, r16
    6efe:	b7 01       	movw	r22, r14
    6f00:	a6 01       	movw	r20, r12
    6f02:	95 01       	movw	r18, r10
    6f04:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6f08:	62 2e       	mov	r6, r18
    6f0a:	a3 2e       	mov	r10, r19
    6f0c:	d4 2e       	mov	r13, r20
    6f0e:	c5 2e       	mov	r12, r21
    6f10:	6d a7       	std	Y+45, r22	; 0x2d
    6f12:	7e a7       	std	Y+46, r23	; 0x2e
    6f14:	8f a7       	std	Y+47, r24	; 0x2f
    6f16:	98 ab       	std	Y+48, r25	; 0x30
    6f18:	c8 01       	movw	r24, r16
    6f1a:	b7 01       	movw	r22, r14
    6f1c:	29 a1       	ldd	r18, Y+33	; 0x21
    6f1e:	3a a1       	ldd	r19, Y+34	; 0x22
    6f20:	4b a1       	ldd	r20, Y+35	; 0x23
    6f22:	5c a1       	ldd	r21, Y+36	; 0x24
    6f24:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6f28:	e6 2c       	mov	r14, r6
    6f2a:	fa 2c       	mov	r15, r10
    6f2c:	0d 2d       	mov	r16, r13
    6f2e:	1c 2d       	mov	r17, r12
    6f30:	e9 8e       	std	Y+25, r14	; 0x19
    6f32:	fa 8e       	std	Y+26, r15	; 0x1a
    6f34:	0b 8f       	std	Y+27, r16	; 0x1b
    6f36:	1c 8f       	std	Y+28, r17	; 0x1c
    6f38:	c8 01       	movw	r24, r16
    6f3a:	b7 01       	movw	r22, r14
    6f3c:	2d a9       	ldd	r18, Y+53	; 0x35
    6f3e:	3e a9       	ldd	r19, Y+54	; 0x36
    6f40:	4f a9       	ldd	r20, Y+55	; 0x37
    6f42:	58 ad       	ldd	r21, Y+56	; 0x38
    6f44:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    6f48:	ad a4       	ldd	r10, Y+45	; 0x2d
    6f4a:	be a4       	ldd	r11, Y+46	; 0x2e
    6f4c:	cf a4       	ldd	r12, Y+47	; 0x2f
    6f4e:	d8 a8       	ldd	r13, Y+48	; 0x30
    6f50:	85 01       	movw	r16, r10
    6f52:	ff 24       	eor	r15, r15
    6f54:	ee 24       	eor	r14, r14
    6f56:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6f58:	be 8c       	ldd	r11, Y+30	; 0x1e
    6f5a:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6f5c:	d8 a0       	ldd	r13, Y+32	; 0x20
    6f5e:	96 01       	movw	r18, r12
    6f60:	44 27       	eor	r20, r20
    6f62:	55 27       	eor	r21, r21
    6f64:	e2 2a       	or	r14, r18
    6f66:	f3 2a       	or	r15, r19
    6f68:	04 2b       	or	r16, r20
    6f6a:	15 2b       	or	r17, r21
    6f6c:	e6 16       	cp	r14, r22
    6f6e:	f7 06       	cpc	r15, r23
    6f70:	08 07       	cpc	r16, r24
    6f72:	19 07       	cpc	r17, r25
    6f74:	30 f5       	brcc	.+76     	; 0x6fc2 <__udivdi3+0xa28>
    6f76:	29 8d       	ldd	r18, Y+25	; 0x19
    6f78:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6f7a:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6f7c:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6f7e:	21 50       	subi	r18, 0x01	; 1
    6f80:	30 40       	sbci	r19, 0x00	; 0
    6f82:	40 40       	sbci	r20, 0x00	; 0
    6f84:	50 40       	sbci	r21, 0x00	; 0
    6f86:	29 8f       	std	Y+25, r18	; 0x19
    6f88:	3a 8f       	std	Y+26, r19	; 0x1a
    6f8a:	4b 8f       	std	Y+27, r20	; 0x1b
    6f8c:	5c 8f       	std	Y+28, r21	; 0x1c
    6f8e:	e2 0c       	add	r14, r2
    6f90:	f3 1c       	adc	r15, r3
    6f92:	04 1d       	adc	r16, r4
    6f94:	15 1d       	adc	r17, r5
    6f96:	e2 14       	cp	r14, r2
    6f98:	f3 04       	cpc	r15, r3
    6f9a:	04 05       	cpc	r16, r4
    6f9c:	15 05       	cpc	r17, r5
    6f9e:	88 f0       	brcs	.+34     	; 0x6fc2 <__udivdi3+0xa28>
    6fa0:	e6 16       	cp	r14, r22
    6fa2:	f7 06       	cpc	r15, r23
    6fa4:	08 07       	cpc	r16, r24
    6fa6:	19 07       	cpc	r17, r25
    6fa8:	60 f4       	brcc	.+24     	; 0x6fc2 <__udivdi3+0xa28>
    6faa:	21 50       	subi	r18, 0x01	; 1
    6fac:	30 40       	sbci	r19, 0x00	; 0
    6fae:	40 40       	sbci	r20, 0x00	; 0
    6fb0:	50 40       	sbci	r21, 0x00	; 0
    6fb2:	29 8f       	std	Y+25, r18	; 0x19
    6fb4:	3a 8f       	std	Y+26, r19	; 0x1a
    6fb6:	4b 8f       	std	Y+27, r20	; 0x1b
    6fb8:	5c 8f       	std	Y+28, r21	; 0x1c
    6fba:	e2 0c       	add	r14, r2
    6fbc:	f3 1c       	adc	r15, r3
    6fbe:	04 1d       	adc	r16, r4
    6fc0:	15 1d       	adc	r17, r5
    6fc2:	e6 1a       	sub	r14, r22
    6fc4:	f7 0a       	sbc	r15, r23
    6fc6:	08 0b       	sbc	r16, r24
    6fc8:	19 0b       	sbc	r17, r25
    6fca:	c8 01       	movw	r24, r16
    6fcc:	b7 01       	movw	r22, r14
    6fce:	29 a1       	ldd	r18, Y+33	; 0x21
    6fd0:	3a a1       	ldd	r19, Y+34	; 0x22
    6fd2:	4b a1       	ldd	r20, Y+35	; 0x23
    6fd4:	5c a1       	ldd	r21, Y+36	; 0x24
    6fd6:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6fda:	a2 2e       	mov	r10, r18
    6fdc:	d3 2e       	mov	r13, r19
    6fde:	c4 2e       	mov	r12, r20
    6fe0:	b5 2e       	mov	r11, r21
    6fe2:	6d a7       	std	Y+45, r22	; 0x2d
    6fe4:	7e a7       	std	Y+46, r23	; 0x2e
    6fe6:	8f a7       	std	Y+47, r24	; 0x2f
    6fe8:	98 ab       	std	Y+48, r25	; 0x30
    6fea:	c8 01       	movw	r24, r16
    6fec:	b7 01       	movw	r22, r14
    6fee:	29 a1       	ldd	r18, Y+33	; 0x21
    6ff0:	3a a1       	ldd	r19, Y+34	; 0x22
    6ff2:	4b a1       	ldd	r20, Y+35	; 0x23
    6ff4:	5c a1       	ldd	r21, Y+36	; 0x24
    6ff6:	0e 94 7c 40 	call	0x80f8	; 0x80f8 <__udivmodsi4>
    6ffa:	6a 2c       	mov	r6, r10
    6ffc:	7d 2c       	mov	r7, r13
    6ffe:	8c 2c       	mov	r8, r12
    7000:	9b 2c       	mov	r9, r11
    7002:	c4 01       	movw	r24, r8
    7004:	b3 01       	movw	r22, r6
    7006:	2d a9       	ldd	r18, Y+53	; 0x35
    7008:	3e a9       	ldd	r19, Y+54	; 0x36
    700a:	4f a9       	ldd	r20, Y+55	; 0x37
    700c:	58 ad       	ldd	r21, Y+56	; 0x38
    700e:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    7012:	9b 01       	movw	r18, r22
    7014:	ac 01       	movw	r20, r24
    7016:	ad a4       	ldd	r10, Y+45	; 0x2d
    7018:	be a4       	ldd	r11, Y+46	; 0x2e
    701a:	cf a4       	ldd	r12, Y+47	; 0x2f
    701c:	d8 a8       	ldd	r13, Y+48	; 0x30
    701e:	d5 01       	movw	r26, r10
    7020:	99 27       	eor	r25, r25
    7022:	88 27       	eor	r24, r24
    7024:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7026:	be 8c       	ldd	r11, Y+30	; 0x1e
    7028:	cf 8c       	ldd	r12, Y+31	; 0x1f
    702a:	d8 a0       	ldd	r13, Y+32	; 0x20
    702c:	6f ef       	ldi	r22, 0xFF	; 255
    702e:	e6 2e       	mov	r14, r22
    7030:	6f ef       	ldi	r22, 0xFF	; 255
    7032:	f6 2e       	mov	r15, r22
    7034:	01 2d       	mov	r16, r1
    7036:	11 2d       	mov	r17, r1
    7038:	ae 20       	and	r10, r14
    703a:	bf 20       	and	r11, r15
    703c:	c0 22       	and	r12, r16
    703e:	d1 22       	and	r13, r17
    7040:	8a 29       	or	r24, r10
    7042:	9b 29       	or	r25, r11
    7044:	ac 29       	or	r26, r12
    7046:	bd 29       	or	r27, r13
    7048:	82 17       	cp	r24, r18
    704a:	93 07       	cpc	r25, r19
    704c:	a4 07       	cpc	r26, r20
    704e:	b5 07       	cpc	r27, r21
    7050:	e0 f4       	brcc	.+56     	; 0x708a <__udivdi3+0xaf0>
    7052:	08 94       	sec
    7054:	61 08       	sbc	r6, r1
    7056:	71 08       	sbc	r7, r1
    7058:	81 08       	sbc	r8, r1
    705a:	91 08       	sbc	r9, r1
    705c:	82 0d       	add	r24, r2
    705e:	93 1d       	adc	r25, r3
    7060:	a4 1d       	adc	r26, r4
    7062:	b5 1d       	adc	r27, r5
    7064:	82 15       	cp	r24, r2
    7066:	93 05       	cpc	r25, r3
    7068:	a4 05       	cpc	r26, r4
    706a:	b5 05       	cpc	r27, r5
    706c:	70 f0       	brcs	.+28     	; 0x708a <__udivdi3+0xaf0>
    706e:	82 17       	cp	r24, r18
    7070:	93 07       	cpc	r25, r19
    7072:	a4 07       	cpc	r26, r20
    7074:	b5 07       	cpc	r27, r21
    7076:	48 f4       	brcc	.+18     	; 0x708a <__udivdi3+0xaf0>
    7078:	08 94       	sec
    707a:	61 08       	sbc	r6, r1
    707c:	71 08       	sbc	r7, r1
    707e:	81 08       	sbc	r8, r1
    7080:	91 08       	sbc	r9, r1
    7082:	82 0d       	add	r24, r2
    7084:	93 1d       	adc	r25, r3
    7086:	a4 1d       	adc	r26, r4
    7088:	b5 1d       	adc	r27, r5
    708a:	1c 01       	movw	r2, r24
    708c:	2d 01       	movw	r4, r26
    708e:	22 1a       	sub	r2, r18
    7090:	33 0a       	sbc	r3, r19
    7092:	44 0a       	sbc	r4, r20
    7094:	55 0a       	sbc	r5, r21
    7096:	2d 8e       	std	Y+29, r2	; 0x1d
    7098:	3e 8e       	std	Y+30, r3	; 0x1e
    709a:	4f 8e       	std	Y+31, r4	; 0x1f
    709c:	58 a2       	std	Y+32, r5	; 0x20
    709e:	a9 8c       	ldd	r10, Y+25	; 0x19
    70a0:	ba 8c       	ldd	r11, Y+26	; 0x1a
    70a2:	cb 8c       	ldd	r12, Y+27	; 0x1b
    70a4:	dc 8c       	ldd	r13, Y+28	; 0x1c
    70a6:	85 01       	movw	r16, r10
    70a8:	ff 24       	eor	r15, r15
    70aa:	ee 24       	eor	r14, r14
    70ac:	e6 28       	or	r14, r6
    70ae:	f7 28       	or	r15, r7
    70b0:	08 29       	or	r16, r8
    70b2:	19 29       	or	r17, r9
    70b4:	af ef       	ldi	r26, 0xFF	; 255
    70b6:	aa 2e       	mov	r10, r26
    70b8:	af ef       	ldi	r26, 0xFF	; 255
    70ba:	ba 2e       	mov	r11, r26
    70bc:	c1 2c       	mov	r12, r1
    70be:	d1 2c       	mov	r13, r1
    70c0:	ae 20       	and	r10, r14
    70c2:	bf 20       	and	r11, r15
    70c4:	c0 22       	and	r12, r16
    70c6:	d1 22       	and	r13, r17
    70c8:	18 01       	movw	r2, r16
    70ca:	44 24       	eor	r4, r4
    70cc:	55 24       	eor	r5, r5
    70ce:	69 a8       	ldd	r6, Y+49	; 0x31
    70d0:	7a a8       	ldd	r7, Y+50	; 0x32
    70d2:	8b a8       	ldd	r8, Y+51	; 0x33
    70d4:	9c a8       	ldd	r9, Y+52	; 0x34
    70d6:	2f ef       	ldi	r18, 0xFF	; 255
    70d8:	3f ef       	ldi	r19, 0xFF	; 255
    70da:	40 e0       	ldi	r20, 0x00	; 0
    70dc:	50 e0       	ldi	r21, 0x00	; 0
    70de:	62 22       	and	r6, r18
    70e0:	73 22       	and	r7, r19
    70e2:	84 22       	and	r8, r20
    70e4:	95 22       	and	r9, r21
    70e6:	69 a9       	ldd	r22, Y+49	; 0x31
    70e8:	7a a9       	ldd	r23, Y+50	; 0x32
    70ea:	8b a9       	ldd	r24, Y+51	; 0x33
    70ec:	9c a9       	ldd	r25, Y+52	; 0x34
    70ee:	ac 01       	movw	r20, r24
    70f0:	66 27       	eor	r22, r22
    70f2:	77 27       	eor	r23, r23
    70f4:	49 8f       	std	Y+25, r20	; 0x19
    70f6:	5a 8f       	std	Y+26, r21	; 0x1a
    70f8:	6b 8f       	std	Y+27, r22	; 0x1b
    70fa:	7c 8f       	std	Y+28, r23	; 0x1c
    70fc:	c6 01       	movw	r24, r12
    70fe:	b5 01       	movw	r22, r10
    7100:	a4 01       	movw	r20, r8
    7102:	93 01       	movw	r18, r6
    7104:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    7108:	69 a3       	std	Y+33, r22	; 0x21
    710a:	7a a3       	std	Y+34, r23	; 0x22
    710c:	8b a3       	std	Y+35, r24	; 0x23
    710e:	9c a3       	std	Y+36, r25	; 0x24
    7110:	c6 01       	movw	r24, r12
    7112:	b5 01       	movw	r22, r10
    7114:	29 8d       	ldd	r18, Y+25	; 0x19
    7116:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7118:	4b 8d       	ldd	r20, Y+27	; 0x1b
    711a:	5c 8d       	ldd	r21, Y+28	; 0x1c
    711c:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    7120:	5b 01       	movw	r10, r22
    7122:	6c 01       	movw	r12, r24
    7124:	c2 01       	movw	r24, r4
    7126:	b1 01       	movw	r22, r2
    7128:	a4 01       	movw	r20, r8
    712a:	93 01       	movw	r18, r6
    712c:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    7130:	3b 01       	movw	r6, r22
    7132:	4c 01       	movw	r8, r24
    7134:	c2 01       	movw	r24, r4
    7136:	b1 01       	movw	r22, r2
    7138:	29 8d       	ldd	r18, Y+25	; 0x19
    713a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    713c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    713e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7140:	0e 94 49 40 	call	0x8092	; 0x8092 <__mulsi3>
    7144:	9b 01       	movw	r18, r22
    7146:	ac 01       	movw	r20, r24
    7148:	a6 0c       	add	r10, r6
    714a:	b7 1c       	adc	r11, r7
    714c:	c8 1c       	adc	r12, r8
    714e:	d9 1c       	adc	r13, r9
    7150:	29 a0       	ldd	r2, Y+33	; 0x21
    7152:	3a a0       	ldd	r3, Y+34	; 0x22
    7154:	4b a0       	ldd	r4, Y+35	; 0x23
    7156:	5c a0       	ldd	r5, Y+36	; 0x24
    7158:	c2 01       	movw	r24, r4
    715a:	aa 27       	eor	r26, r26
    715c:	bb 27       	eor	r27, r27
    715e:	a8 0e       	add	r10, r24
    7160:	b9 1e       	adc	r11, r25
    7162:	ca 1e       	adc	r12, r26
    7164:	db 1e       	adc	r13, r27
    7166:	a6 14       	cp	r10, r6
    7168:	b7 04       	cpc	r11, r7
    716a:	c8 04       	cpc	r12, r8
    716c:	d9 04       	cpc	r13, r9
    716e:	20 f4       	brcc	.+8      	; 0x7178 <__udivdi3+0xbde>
    7170:	20 50       	subi	r18, 0x00	; 0
    7172:	30 40       	sbci	r19, 0x00	; 0
    7174:	4f 4f       	sbci	r20, 0xFF	; 255
    7176:	5f 4f       	sbci	r21, 0xFF	; 255
    7178:	c6 01       	movw	r24, r12
    717a:	aa 27       	eor	r26, r26
    717c:	bb 27       	eor	r27, r27
    717e:	82 0f       	add	r24, r18
    7180:	93 1f       	adc	r25, r19
    7182:	a4 1f       	adc	r26, r20
    7184:	b5 1f       	adc	r27, r21
    7186:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7188:	3e 8d       	ldd	r19, Y+30	; 0x1e
    718a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    718c:	58 a1       	ldd	r21, Y+32	; 0x20
    718e:	28 17       	cp	r18, r24
    7190:	39 07       	cpc	r19, r25
    7192:	4a 07       	cpc	r20, r26
    7194:	5b 07       	cpc	r21, r27
    7196:	18 f1       	brcs	.+70     	; 0x71de <__udivdi3+0xc44>
    7198:	82 17       	cp	r24, r18
    719a:	93 07       	cpc	r25, r19
    719c:	a4 07       	cpc	r26, r20
    719e:	b5 07       	cpc	r27, r21
    71a0:	a1 f5       	brne	.+104    	; 0x720a <__udivdi3+0xc70>
    71a2:	65 01       	movw	r12, r10
    71a4:	bb 24       	eor	r11, r11
    71a6:	aa 24       	eor	r10, r10
    71a8:	89 a1       	ldd	r24, Y+33	; 0x21
    71aa:	9a a1       	ldd	r25, Y+34	; 0x22
    71ac:	ab a1       	ldd	r26, Y+35	; 0x23
    71ae:	bc a1       	ldd	r27, Y+36	; 0x24
    71b0:	a0 70       	andi	r26, 0x00	; 0
    71b2:	b0 70       	andi	r27, 0x00	; 0
    71b4:	a8 0e       	add	r10, r24
    71b6:	b9 1e       	adc	r11, r25
    71b8:	ca 1e       	adc	r12, r26
    71ba:	db 1e       	adc	r13, r27
    71bc:	8d a1       	ldd	r24, Y+37	; 0x25
    71be:	9e a1       	ldd	r25, Y+38	; 0x26
    71c0:	af a1       	ldd	r26, Y+39	; 0x27
    71c2:	b8 a5       	ldd	r27, Y+40	; 0x28
    71c4:	09 a4       	ldd	r0, Y+41	; 0x29
    71c6:	04 c0       	rjmp	.+8      	; 0x71d0 <__udivdi3+0xc36>
    71c8:	88 0f       	add	r24, r24
    71ca:	99 1f       	adc	r25, r25
    71cc:	aa 1f       	adc	r26, r26
    71ce:	bb 1f       	adc	r27, r27
    71d0:	0a 94       	dec	r0
    71d2:	d2 f7       	brpl	.-12     	; 0x71c8 <__udivdi3+0xc2e>
    71d4:	8a 15       	cp	r24, r10
    71d6:	9b 05       	cpc	r25, r11
    71d8:	ac 05       	cpc	r26, r12
    71da:	bd 05       	cpc	r27, r13
    71dc:	b0 f4       	brcc	.+44     	; 0x720a <__udivdi3+0xc70>
    71de:	08 94       	sec
    71e0:	e1 08       	sbc	r14, r1
    71e2:	f1 08       	sbc	r15, r1
    71e4:	01 09       	sbc	r16, r1
    71e6:	11 09       	sbc	r17, r1
    71e8:	10 c0       	rjmp	.+32     	; 0x720a <__udivdi3+0xc70>
    71ea:	aa 24       	eor	r10, r10
    71ec:	bb 24       	eor	r11, r11
    71ee:	65 01       	movw	r12, r10
    71f0:	ee 24       	eor	r14, r14
    71f2:	ff 24       	eor	r15, r15
    71f4:	87 01       	movw	r16, r14
    71f6:	0c c0       	rjmp	.+24     	; 0x7210 <__udivdi3+0xc76>
    71f8:	aa 24       	eor	r10, r10
    71fa:	bb 24       	eor	r11, r11
    71fc:	65 01       	movw	r12, r10
    71fe:	81 e0       	ldi	r24, 0x01	; 1
    7200:	e8 2e       	mov	r14, r24
    7202:	f1 2c       	mov	r15, r1
    7204:	01 2d       	mov	r16, r1
    7206:	11 2d       	mov	r17, r1
    7208:	03 c0       	rjmp	.+6      	; 0x7210 <__udivdi3+0xc76>
    720a:	aa 24       	eor	r10, r10
    720c:	bb 24       	eor	r11, r11
    720e:	65 01       	movw	r12, r10
    7210:	fe 01       	movw	r30, r28
    7212:	71 96       	adiw	r30, 0x11	; 17
    7214:	88 e0       	ldi	r24, 0x08	; 8
    7216:	df 01       	movw	r26, r30
    7218:	1d 92       	st	X+, r1
    721a:	8a 95       	dec	r24
    721c:	e9 f7       	brne	.-6      	; 0x7218 <__udivdi3+0xc7e>
    721e:	e9 8a       	std	Y+17, r14	; 0x11
    7220:	fa 8a       	std	Y+18, r15	; 0x12
    7222:	0b 8b       	std	Y+19, r16	; 0x13
    7224:	1c 8b       	std	Y+20, r17	; 0x14
    7226:	ad 8a       	std	Y+21, r10	; 0x15
    7228:	be 8a       	std	Y+22, r11	; 0x16
    722a:	cf 8a       	std	Y+23, r12	; 0x17
    722c:	d8 8e       	std	Y+24, r13	; 0x18
    722e:	2e 2d       	mov	r18, r14
    7230:	3a 89       	ldd	r19, Y+18	; 0x12
    7232:	4b 89       	ldd	r20, Y+19	; 0x13
    7234:	5c 89       	ldd	r21, Y+20	; 0x14
    7236:	6a 2d       	mov	r22, r10
    7238:	7e 89       	ldd	r23, Y+22	; 0x16
    723a:	8f 89       	ldd	r24, Y+23	; 0x17
    723c:	98 8d       	ldd	r25, Y+24	; 0x18
    723e:	e8 96       	adiw	r28, 0x38	; 56
    7240:	e2 e1       	ldi	r30, 0x12	; 18
    7242:	0c 94 d5 40 	jmp	0x81aa	; 0x81aa <__epilogue_restores__>

00007246 <vfprintf>:
    7246:	2f 92       	push	r2
    7248:	3f 92       	push	r3
    724a:	4f 92       	push	r4
    724c:	5f 92       	push	r5
    724e:	6f 92       	push	r6
    7250:	7f 92       	push	r7
    7252:	8f 92       	push	r8
    7254:	9f 92       	push	r9
    7256:	af 92       	push	r10
    7258:	bf 92       	push	r11
    725a:	cf 92       	push	r12
    725c:	df 92       	push	r13
    725e:	ef 92       	push	r14
    7260:	ff 92       	push	r15
    7262:	0f 93       	push	r16
    7264:	1f 93       	push	r17
    7266:	df 93       	push	r29
    7268:	cf 93       	push	r28
    726a:	cd b7       	in	r28, 0x3d	; 61
    726c:	de b7       	in	r29, 0x3e	; 62
    726e:	63 97       	sbiw	r28, 0x13	; 19
    7270:	0f b6       	in	r0, 0x3f	; 63
    7272:	f8 94       	cli
    7274:	de bf       	out	0x3e, r29	; 62
    7276:	0f be       	out	0x3f, r0	; 63
    7278:	cd bf       	out	0x3d, r28	; 61
    727a:	6c 01       	movw	r12, r24
    727c:	7f 87       	std	Y+15, r23	; 0x0f
    727e:	6e 87       	std	Y+14, r22	; 0x0e
    7280:	fc 01       	movw	r30, r24
    7282:	17 82       	std	Z+7, r1	; 0x07
    7284:	16 82       	std	Z+6, r1	; 0x06
    7286:	83 81       	ldd	r24, Z+3	; 0x03
    7288:	81 fd       	sbrc	r24, 1
    728a:	04 c0       	rjmp	.+8      	; 0x7294 <vfprintf+0x4e>
    728c:	6f c3       	rjmp	.+1758   	; 0x796c <vfprintf+0x726>
    728e:	4c 85       	ldd	r20, Y+12	; 0x0c
    7290:	5d 85       	ldd	r21, Y+13	; 0x0d
    7292:	04 c0       	rjmp	.+8      	; 0x729c <vfprintf+0x56>
    7294:	1e 01       	movw	r2, r28
    7296:	08 94       	sec
    7298:	21 1c       	adc	r2, r1
    729a:	31 1c       	adc	r3, r1
    729c:	f6 01       	movw	r30, r12
    729e:	93 81       	ldd	r25, Z+3	; 0x03
    72a0:	ee 85       	ldd	r30, Y+14	; 0x0e
    72a2:	ff 85       	ldd	r31, Y+15	; 0x0f
    72a4:	93 fd       	sbrc	r25, 3
    72a6:	85 91       	lpm	r24, Z+
    72a8:	93 ff       	sbrs	r25, 3
    72aa:	81 91       	ld	r24, Z+
    72ac:	ff 87       	std	Y+15, r31	; 0x0f
    72ae:	ee 87       	std	Y+14, r30	; 0x0e
    72b0:	88 23       	and	r24, r24
    72b2:	09 f4       	brne	.+2      	; 0x72b6 <vfprintf+0x70>
    72b4:	57 c3       	rjmp	.+1710   	; 0x7964 <vfprintf+0x71e>
    72b6:	85 32       	cpi	r24, 0x25	; 37
    72b8:	41 f4       	brne	.+16     	; 0x72ca <vfprintf+0x84>
    72ba:	93 fd       	sbrc	r25, 3
    72bc:	85 91       	lpm	r24, Z+
    72be:	93 ff       	sbrs	r25, 3
    72c0:	81 91       	ld	r24, Z+
    72c2:	ff 87       	std	Y+15, r31	; 0x0f
    72c4:	ee 87       	std	Y+14, r30	; 0x0e
    72c6:	85 32       	cpi	r24, 0x25	; 37
    72c8:	59 f4       	brne	.+22     	; 0x72e0 <vfprintf+0x9a>
    72ca:	90 e0       	ldi	r25, 0x00	; 0
    72cc:	b6 01       	movw	r22, r12
    72ce:	4a 8b       	std	Y+18, r20	; 0x12
    72d0:	5b 8b       	std	Y+19, r21	; 0x13
    72d2:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    72d6:	4a 89       	ldd	r20, Y+18	; 0x12
    72d8:	5b 89       	ldd	r21, Y+19	; 0x13
    72da:	5d 87       	std	Y+13, r21	; 0x0d
    72dc:	4c 87       	std	Y+12, r20	; 0x0c
    72de:	d7 cf       	rjmp	.-82     	; 0x728e <vfprintf+0x48>
    72e0:	10 e0       	ldi	r17, 0x00	; 0
    72e2:	ff 24       	eor	r15, r15
    72e4:	00 e0       	ldi	r16, 0x00	; 0
    72e6:	00 32       	cpi	r16, 0x20	; 32
    72e8:	b0 f4       	brcc	.+44     	; 0x7316 <vfprintf+0xd0>
    72ea:	8b 32       	cpi	r24, 0x2B	; 43
    72ec:	69 f0       	breq	.+26     	; 0x7308 <vfprintf+0xc2>
    72ee:	8c 32       	cpi	r24, 0x2C	; 44
    72f0:	28 f4       	brcc	.+10     	; 0x72fc <vfprintf+0xb6>
    72f2:	80 32       	cpi	r24, 0x20	; 32
    72f4:	51 f0       	breq	.+20     	; 0x730a <vfprintf+0xc4>
    72f6:	83 32       	cpi	r24, 0x23	; 35
    72f8:	71 f4       	brne	.+28     	; 0x7316 <vfprintf+0xd0>
    72fa:	0b c0       	rjmp	.+22     	; 0x7312 <vfprintf+0xcc>
    72fc:	8d 32       	cpi	r24, 0x2D	; 45
    72fe:	39 f0       	breq	.+14     	; 0x730e <vfprintf+0xc8>
    7300:	80 33       	cpi	r24, 0x30	; 48
    7302:	49 f4       	brne	.+18     	; 0x7316 <vfprintf+0xd0>
    7304:	01 60       	ori	r16, 0x01	; 1
    7306:	2c c0       	rjmp	.+88     	; 0x7360 <vfprintf+0x11a>
    7308:	02 60       	ori	r16, 0x02	; 2
    730a:	04 60       	ori	r16, 0x04	; 4
    730c:	29 c0       	rjmp	.+82     	; 0x7360 <vfprintf+0x11a>
    730e:	08 60       	ori	r16, 0x08	; 8
    7310:	27 c0       	rjmp	.+78     	; 0x7360 <vfprintf+0x11a>
    7312:	00 61       	ori	r16, 0x10	; 16
    7314:	25 c0       	rjmp	.+74     	; 0x7360 <vfprintf+0x11a>
    7316:	07 fd       	sbrc	r16, 7
    7318:	2e c0       	rjmp	.+92     	; 0x7376 <vfprintf+0x130>
    731a:	28 2f       	mov	r18, r24
    731c:	20 53       	subi	r18, 0x30	; 48
    731e:	2a 30       	cpi	r18, 0x0A	; 10
    7320:	98 f4       	brcc	.+38     	; 0x7348 <vfprintf+0x102>
    7322:	06 ff       	sbrs	r16, 6
    7324:	08 c0       	rjmp	.+16     	; 0x7336 <vfprintf+0xf0>
    7326:	81 2f       	mov	r24, r17
    7328:	88 0f       	add	r24, r24
    732a:	18 2f       	mov	r17, r24
    732c:	11 0f       	add	r17, r17
    732e:	11 0f       	add	r17, r17
    7330:	18 0f       	add	r17, r24
    7332:	12 0f       	add	r17, r18
    7334:	15 c0       	rjmp	.+42     	; 0x7360 <vfprintf+0x11a>
    7336:	8f 2d       	mov	r24, r15
    7338:	88 0f       	add	r24, r24
    733a:	f8 2e       	mov	r15, r24
    733c:	ff 0c       	add	r15, r15
    733e:	ff 0c       	add	r15, r15
    7340:	f8 0e       	add	r15, r24
    7342:	f2 0e       	add	r15, r18
    7344:	00 62       	ori	r16, 0x20	; 32
    7346:	0c c0       	rjmp	.+24     	; 0x7360 <vfprintf+0x11a>
    7348:	8e 32       	cpi	r24, 0x2E	; 46
    734a:	21 f4       	brne	.+8      	; 0x7354 <vfprintf+0x10e>
    734c:	06 fd       	sbrc	r16, 6
    734e:	0a c3       	rjmp	.+1556   	; 0x7964 <vfprintf+0x71e>
    7350:	00 64       	ori	r16, 0x40	; 64
    7352:	06 c0       	rjmp	.+12     	; 0x7360 <vfprintf+0x11a>
    7354:	8c 36       	cpi	r24, 0x6C	; 108
    7356:	11 f4       	brne	.+4      	; 0x735c <vfprintf+0x116>
    7358:	00 68       	ori	r16, 0x80	; 128
    735a:	02 c0       	rjmp	.+4      	; 0x7360 <vfprintf+0x11a>
    735c:	88 36       	cpi	r24, 0x68	; 104
    735e:	59 f4       	brne	.+22     	; 0x7376 <vfprintf+0x130>
    7360:	ee 85       	ldd	r30, Y+14	; 0x0e
    7362:	ff 85       	ldd	r31, Y+15	; 0x0f
    7364:	93 fd       	sbrc	r25, 3
    7366:	85 91       	lpm	r24, Z+
    7368:	93 ff       	sbrs	r25, 3
    736a:	81 91       	ld	r24, Z+
    736c:	ff 87       	std	Y+15, r31	; 0x0f
    736e:	ee 87       	std	Y+14, r30	; 0x0e
    7370:	88 23       	and	r24, r24
    7372:	09 f0       	breq	.+2      	; 0x7376 <vfprintf+0x130>
    7374:	b8 cf       	rjmp	.-144    	; 0x72e6 <vfprintf+0xa0>
    7376:	98 2f       	mov	r25, r24
    7378:	95 54       	subi	r25, 0x45	; 69
    737a:	93 30       	cpi	r25, 0x03	; 3
    737c:	18 f4       	brcc	.+6      	; 0x7384 <vfprintf+0x13e>
    737e:	00 61       	ori	r16, 0x10	; 16
    7380:	80 5e       	subi	r24, 0xE0	; 224
    7382:	06 c0       	rjmp	.+12     	; 0x7390 <vfprintf+0x14a>
    7384:	98 2f       	mov	r25, r24
    7386:	95 56       	subi	r25, 0x65	; 101
    7388:	93 30       	cpi	r25, 0x03	; 3
    738a:	08 f0       	brcs	.+2      	; 0x738e <vfprintf+0x148>
    738c:	9b c1       	rjmp	.+822    	; 0x76c4 <vfprintf+0x47e>
    738e:	0f 7e       	andi	r16, 0xEF	; 239
    7390:	06 ff       	sbrs	r16, 6
    7392:	16 e0       	ldi	r17, 0x06	; 6
    7394:	6f e3       	ldi	r22, 0x3F	; 63
    7396:	e6 2e       	mov	r14, r22
    7398:	e0 22       	and	r14, r16
    739a:	85 36       	cpi	r24, 0x65	; 101
    739c:	19 f4       	brne	.+6      	; 0x73a4 <vfprintf+0x15e>
    739e:	f0 e4       	ldi	r31, 0x40	; 64
    73a0:	ef 2a       	or	r14, r31
    73a2:	07 c0       	rjmp	.+14     	; 0x73b2 <vfprintf+0x16c>
    73a4:	86 36       	cpi	r24, 0x66	; 102
    73a6:	19 f4       	brne	.+6      	; 0x73ae <vfprintf+0x168>
    73a8:	20 e8       	ldi	r18, 0x80	; 128
    73aa:	e2 2a       	or	r14, r18
    73ac:	02 c0       	rjmp	.+4      	; 0x73b2 <vfprintf+0x16c>
    73ae:	11 11       	cpse	r17, r1
    73b0:	11 50       	subi	r17, 0x01	; 1
    73b2:	e7 fe       	sbrs	r14, 7
    73b4:	06 c0       	rjmp	.+12     	; 0x73c2 <vfprintf+0x17c>
    73b6:	1c 33       	cpi	r17, 0x3C	; 60
    73b8:	40 f4       	brcc	.+16     	; 0x73ca <vfprintf+0x184>
    73ba:	91 2e       	mov	r9, r17
    73bc:	93 94       	inc	r9
    73be:	27 e0       	ldi	r18, 0x07	; 7
    73c0:	0b c0       	rjmp	.+22     	; 0x73d8 <vfprintf+0x192>
    73c2:	18 30       	cpi	r17, 0x08	; 8
    73c4:	30 f4       	brcc	.+12     	; 0x73d2 <vfprintf+0x18c>
    73c6:	21 2f       	mov	r18, r17
    73c8:	06 c0       	rjmp	.+12     	; 0x73d6 <vfprintf+0x190>
    73ca:	27 e0       	ldi	r18, 0x07	; 7
    73cc:	3c e3       	ldi	r19, 0x3C	; 60
    73ce:	93 2e       	mov	r9, r19
    73d0:	03 c0       	rjmp	.+6      	; 0x73d8 <vfprintf+0x192>
    73d2:	27 e0       	ldi	r18, 0x07	; 7
    73d4:	17 e0       	ldi	r17, 0x07	; 7
    73d6:	99 24       	eor	r9, r9
    73d8:	ca 01       	movw	r24, r20
    73da:	04 96       	adiw	r24, 0x04	; 4
    73dc:	9d 87       	std	Y+13, r25	; 0x0d
    73de:	8c 87       	std	Y+12, r24	; 0x0c
    73e0:	fa 01       	movw	r30, r20
    73e2:	60 81       	ld	r22, Z
    73e4:	71 81       	ldd	r23, Z+1	; 0x01
    73e6:	82 81       	ldd	r24, Z+2	; 0x02
    73e8:	93 81       	ldd	r25, Z+3	; 0x03
    73ea:	a1 01       	movw	r20, r2
    73ec:	09 2d       	mov	r16, r9
    73ee:	0e 94 f0 40 	call	0x81e0	; 0x81e0 <__ftoa_engine>
    73f2:	5c 01       	movw	r10, r24
    73f4:	69 80       	ldd	r6, Y+1	; 0x01
    73f6:	26 2d       	mov	r18, r6
    73f8:	30 e0       	ldi	r19, 0x00	; 0
    73fa:	39 8b       	std	Y+17, r19	; 0x11
    73fc:	28 8b       	std	Y+16, r18	; 0x10
    73fe:	60 fe       	sbrs	r6, 0
    7400:	03 c0       	rjmp	.+6      	; 0x7408 <vfprintf+0x1c2>
    7402:	38 89       	ldd	r19, Y+16	; 0x10
    7404:	33 ff       	sbrs	r19, 3
    7406:	06 c0       	rjmp	.+12     	; 0x7414 <vfprintf+0x1ce>
    7408:	e1 fc       	sbrc	r14, 1
    740a:	06 c0       	rjmp	.+12     	; 0x7418 <vfprintf+0x1d2>
    740c:	e2 fe       	sbrs	r14, 2
    740e:	06 c0       	rjmp	.+12     	; 0x741c <vfprintf+0x1d6>
    7410:	00 e2       	ldi	r16, 0x20	; 32
    7412:	05 c0       	rjmp	.+10     	; 0x741e <vfprintf+0x1d8>
    7414:	0d e2       	ldi	r16, 0x2D	; 45
    7416:	03 c0       	rjmp	.+6      	; 0x741e <vfprintf+0x1d8>
    7418:	0b e2       	ldi	r16, 0x2B	; 43
    741a:	01 c0       	rjmp	.+2      	; 0x741e <vfprintf+0x1d8>
    741c:	00 e0       	ldi	r16, 0x00	; 0
    741e:	88 89       	ldd	r24, Y+16	; 0x10
    7420:	99 89       	ldd	r25, Y+17	; 0x11
    7422:	8c 70       	andi	r24, 0x0C	; 12
    7424:	90 70       	andi	r25, 0x00	; 0
    7426:	00 97       	sbiw	r24, 0x00	; 0
    7428:	c1 f1       	breq	.+112    	; 0x749a <vfprintf+0x254>
    742a:	00 23       	and	r16, r16
    742c:	11 f0       	breq	.+4      	; 0x7432 <vfprintf+0x1ec>
    742e:	84 e0       	ldi	r24, 0x04	; 4
    7430:	01 c0       	rjmp	.+2      	; 0x7434 <vfprintf+0x1ee>
    7432:	83 e0       	ldi	r24, 0x03	; 3
    7434:	8f 15       	cp	r24, r15
    7436:	58 f4       	brcc	.+22     	; 0x744e <vfprintf+0x208>
    7438:	f8 1a       	sub	r15, r24
    743a:	e3 fc       	sbrc	r14, 3
    743c:	09 c0       	rjmp	.+18     	; 0x7450 <vfprintf+0x20a>
    743e:	80 e2       	ldi	r24, 0x20	; 32
    7440:	90 e0       	ldi	r25, 0x00	; 0
    7442:	b6 01       	movw	r22, r12
    7444:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7448:	fa 94       	dec	r15
    744a:	c9 f7       	brne	.-14     	; 0x743e <vfprintf+0x1f8>
    744c:	01 c0       	rjmp	.+2      	; 0x7450 <vfprintf+0x20a>
    744e:	ff 24       	eor	r15, r15
    7450:	00 23       	and	r16, r16
    7452:	29 f0       	breq	.+10     	; 0x745e <vfprintf+0x218>
    7454:	80 2f       	mov	r24, r16
    7456:	90 e0       	ldi	r25, 0x00	; 0
    7458:	b6 01       	movw	r22, r12
    745a:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    745e:	88 89       	ldd	r24, Y+16	; 0x10
    7460:	83 fd       	sbrc	r24, 3
    7462:	03 c0       	rjmp	.+6      	; 0x746a <vfprintf+0x224>
    7464:	04 e9       	ldi	r16, 0x94	; 148
    7466:	18 e0       	ldi	r17, 0x08	; 8
    7468:	0e c0       	rjmp	.+28     	; 0x7486 <vfprintf+0x240>
    746a:	00 e9       	ldi	r16, 0x90	; 144
    746c:	18 e0       	ldi	r17, 0x08	; 8
    746e:	0b c0       	rjmp	.+22     	; 0x7486 <vfprintf+0x240>
    7470:	a1 14       	cp	r10, r1
    7472:	b1 04       	cpc	r11, r1
    7474:	09 f0       	breq	.+2      	; 0x7478 <vfprintf+0x232>
    7476:	80 52       	subi	r24, 0x20	; 32
    7478:	90 e0       	ldi	r25, 0x00	; 0
    747a:	b6 01       	movw	r22, r12
    747c:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7480:	0f 5f       	subi	r16, 0xFF	; 255
    7482:	1f 4f       	sbci	r17, 0xFF	; 255
    7484:	05 c0       	rjmp	.+10     	; 0x7490 <vfprintf+0x24a>
    7486:	ae 2c       	mov	r10, r14
    7488:	bb 24       	eor	r11, r11
    748a:	90 e1       	ldi	r25, 0x10	; 16
    748c:	a9 22       	and	r10, r25
    748e:	bb 24       	eor	r11, r11
    7490:	f8 01       	movw	r30, r16
    7492:	84 91       	lpm	r24, Z+
    7494:	88 23       	and	r24, r24
    7496:	61 f7       	brne	.-40     	; 0x7470 <vfprintf+0x22a>
    7498:	62 c2       	rjmp	.+1220   	; 0x795e <vfprintf+0x718>
    749a:	e7 fe       	sbrs	r14, 7
    749c:	0e c0       	rjmp	.+28     	; 0x74ba <vfprintf+0x274>
    749e:	9a 0c       	add	r9, r10
    74a0:	f8 89       	ldd	r31, Y+16	; 0x10
    74a2:	f4 ff       	sbrs	r31, 4
    74a4:	04 c0       	rjmp	.+8      	; 0x74ae <vfprintf+0x268>
    74a6:	8a 81       	ldd	r24, Y+2	; 0x02
    74a8:	81 33       	cpi	r24, 0x31	; 49
    74aa:	09 f4       	brne	.+2      	; 0x74ae <vfprintf+0x268>
    74ac:	9a 94       	dec	r9
    74ae:	19 14       	cp	r1, r9
    74b0:	54 f5       	brge	.+84     	; 0x7506 <vfprintf+0x2c0>
    74b2:	29 2d       	mov	r18, r9
    74b4:	29 30       	cpi	r18, 0x09	; 9
    74b6:	50 f5       	brcc	.+84     	; 0x750c <vfprintf+0x2c6>
    74b8:	2d c0       	rjmp	.+90     	; 0x7514 <vfprintf+0x2ce>
    74ba:	e6 fc       	sbrc	r14, 6
    74bc:	2b c0       	rjmp	.+86     	; 0x7514 <vfprintf+0x2ce>
    74be:	81 2f       	mov	r24, r17
    74c0:	90 e0       	ldi	r25, 0x00	; 0
    74c2:	8a 15       	cp	r24, r10
    74c4:	9b 05       	cpc	r25, r11
    74c6:	4c f0       	brlt	.+18     	; 0x74da <vfprintf+0x294>
    74c8:	3c ef       	ldi	r19, 0xFC	; 252
    74ca:	a3 16       	cp	r10, r19
    74cc:	3f ef       	ldi	r19, 0xFF	; 255
    74ce:	b3 06       	cpc	r11, r19
    74d0:	24 f0       	brlt	.+8      	; 0x74da <vfprintf+0x294>
    74d2:	80 e8       	ldi	r24, 0x80	; 128
    74d4:	e8 2a       	or	r14, r24
    74d6:	01 c0       	rjmp	.+2      	; 0x74da <vfprintf+0x294>
    74d8:	11 50       	subi	r17, 0x01	; 1
    74da:	11 23       	and	r17, r17
    74dc:	49 f0       	breq	.+18     	; 0x74f0 <vfprintf+0x2aa>
    74de:	e2 e0       	ldi	r30, 0x02	; 2
    74e0:	f0 e0       	ldi	r31, 0x00	; 0
    74e2:	ec 0f       	add	r30, r28
    74e4:	fd 1f       	adc	r31, r29
    74e6:	e1 0f       	add	r30, r17
    74e8:	f1 1d       	adc	r31, r1
    74ea:	80 81       	ld	r24, Z
    74ec:	80 33       	cpi	r24, 0x30	; 48
    74ee:	a1 f3       	breq	.-24     	; 0x74d8 <vfprintf+0x292>
    74f0:	e7 fe       	sbrs	r14, 7
    74f2:	10 c0       	rjmp	.+32     	; 0x7514 <vfprintf+0x2ce>
    74f4:	91 2e       	mov	r9, r17
    74f6:	93 94       	inc	r9
    74f8:	81 2f       	mov	r24, r17
    74fa:	90 e0       	ldi	r25, 0x00	; 0
    74fc:	a8 16       	cp	r10, r24
    74fe:	b9 06       	cpc	r11, r25
    7500:	44 f4       	brge	.+16     	; 0x7512 <vfprintf+0x2cc>
    7502:	1a 19       	sub	r17, r10
    7504:	07 c0       	rjmp	.+14     	; 0x7514 <vfprintf+0x2ce>
    7506:	99 24       	eor	r9, r9
    7508:	93 94       	inc	r9
    750a:	04 c0       	rjmp	.+8      	; 0x7514 <vfprintf+0x2ce>
    750c:	98 e0       	ldi	r25, 0x08	; 8
    750e:	99 2e       	mov	r9, r25
    7510:	01 c0       	rjmp	.+2      	; 0x7514 <vfprintf+0x2ce>
    7512:	10 e0       	ldi	r17, 0x00	; 0
    7514:	e7 fe       	sbrs	r14, 7
    7516:	07 c0       	rjmp	.+14     	; 0x7526 <vfprintf+0x2e0>
    7518:	1a 14       	cp	r1, r10
    751a:	1b 04       	cpc	r1, r11
    751c:	3c f4       	brge	.+14     	; 0x752c <vfprintf+0x2e6>
    751e:	95 01       	movw	r18, r10
    7520:	2f 5f       	subi	r18, 0xFF	; 255
    7522:	3f 4f       	sbci	r19, 0xFF	; 255
    7524:	05 c0       	rjmp	.+10     	; 0x7530 <vfprintf+0x2ea>
    7526:	25 e0       	ldi	r18, 0x05	; 5
    7528:	30 e0       	ldi	r19, 0x00	; 0
    752a:	02 c0       	rjmp	.+4      	; 0x7530 <vfprintf+0x2ea>
    752c:	21 e0       	ldi	r18, 0x01	; 1
    752e:	30 e0       	ldi	r19, 0x00	; 0
    7530:	00 23       	and	r16, r16
    7532:	11 f0       	breq	.+4      	; 0x7538 <vfprintf+0x2f2>
    7534:	2f 5f       	subi	r18, 0xFF	; 255
    7536:	3f 4f       	sbci	r19, 0xFF	; 255
    7538:	11 23       	and	r17, r17
    753a:	29 f0       	breq	.+10     	; 0x7546 <vfprintf+0x300>
    753c:	81 2f       	mov	r24, r17
    753e:	90 e0       	ldi	r25, 0x00	; 0
    7540:	01 96       	adiw	r24, 0x01	; 1
    7542:	28 0f       	add	r18, r24
    7544:	39 1f       	adc	r19, r25
    7546:	8f 2d       	mov	r24, r15
    7548:	90 e0       	ldi	r25, 0x00	; 0
    754a:	28 17       	cp	r18, r24
    754c:	39 07       	cpc	r19, r25
    754e:	14 f4       	brge	.+4      	; 0x7554 <vfprintf+0x30e>
    7550:	f2 1a       	sub	r15, r18
    7552:	01 c0       	rjmp	.+2      	; 0x7556 <vfprintf+0x310>
    7554:	ff 24       	eor	r15, r15
    7556:	4e 2c       	mov	r4, r14
    7558:	55 24       	eor	r5, r5
    755a:	c2 01       	movw	r24, r4
    755c:	89 70       	andi	r24, 0x09	; 9
    755e:	90 70       	andi	r25, 0x00	; 0
    7560:	00 97       	sbiw	r24, 0x00	; 0
    7562:	49 f4       	brne	.+18     	; 0x7576 <vfprintf+0x330>
    7564:	06 c0       	rjmp	.+12     	; 0x7572 <vfprintf+0x32c>
    7566:	80 e2       	ldi	r24, 0x20	; 32
    7568:	90 e0       	ldi	r25, 0x00	; 0
    756a:	b6 01       	movw	r22, r12
    756c:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7570:	fa 94       	dec	r15
    7572:	ff 20       	and	r15, r15
    7574:	c1 f7       	brne	.-16     	; 0x7566 <vfprintf+0x320>
    7576:	00 23       	and	r16, r16
    7578:	29 f0       	breq	.+10     	; 0x7584 <vfprintf+0x33e>
    757a:	80 2f       	mov	r24, r16
    757c:	90 e0       	ldi	r25, 0x00	; 0
    757e:	b6 01       	movw	r22, r12
    7580:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7584:	43 fc       	sbrc	r4, 3
    7586:	09 c0       	rjmp	.+18     	; 0x759a <vfprintf+0x354>
    7588:	06 c0       	rjmp	.+12     	; 0x7596 <vfprintf+0x350>
    758a:	80 e3       	ldi	r24, 0x30	; 48
    758c:	90 e0       	ldi	r25, 0x00	; 0
    758e:	b6 01       	movw	r22, r12
    7590:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7594:	fa 94       	dec	r15
    7596:	ff 20       	and	r15, r15
    7598:	c1 f7       	brne	.-16     	; 0x758a <vfprintf+0x344>
    759a:	e7 fe       	sbrs	r14, 7
    759c:	46 c0       	rjmp	.+140    	; 0x762a <vfprintf+0x3e4>
    759e:	35 01       	movw	r6, r10
    75a0:	b7 fe       	sbrs	r11, 7
    75a2:	02 c0       	rjmp	.+4      	; 0x75a8 <vfprintf+0x362>
    75a4:	66 24       	eor	r6, r6
    75a6:	77 24       	eor	r7, r7
    75a8:	25 01       	movw	r4, r10
    75aa:	08 94       	sec
    75ac:	41 1c       	adc	r4, r1
    75ae:	51 1c       	adc	r5, r1
    75b0:	46 18       	sub	r4, r6
    75b2:	57 08       	sbc	r5, r7
    75b4:	42 0c       	add	r4, r2
    75b6:	53 1c       	adc	r5, r3
    75b8:	f5 01       	movw	r30, r10
    75ba:	e9 19       	sub	r30, r9
    75bc:	f1 09       	sbc	r31, r1
    75be:	4f 01       	movw	r8, r30
    75c0:	81 2f       	mov	r24, r17
    75c2:	90 e0       	ldi	r25, 0x00	; 0
    75c4:	00 27       	eor	r16, r16
    75c6:	11 27       	eor	r17, r17
    75c8:	08 1b       	sub	r16, r24
    75ca:	19 0b       	sbc	r17, r25
    75cc:	ff ef       	ldi	r31, 0xFF	; 255
    75ce:	6f 16       	cp	r6, r31
    75d0:	ff ef       	ldi	r31, 0xFF	; 255
    75d2:	7f 06       	cpc	r7, r31
    75d4:	29 f4       	brne	.+10     	; 0x75e0 <vfprintf+0x39a>
    75d6:	8e e2       	ldi	r24, 0x2E	; 46
    75d8:	90 e0       	ldi	r25, 0x00	; 0
    75da:	b6 01       	movw	r22, r12
    75dc:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    75e0:	a6 14       	cp	r10, r6
    75e2:	b7 04       	cpc	r11, r7
    75e4:	34 f0       	brlt	.+12     	; 0x75f2 <vfprintf+0x3ac>
    75e6:	86 14       	cp	r8, r6
    75e8:	97 04       	cpc	r9, r7
    75ea:	1c f4       	brge	.+6      	; 0x75f2 <vfprintf+0x3ac>
    75ec:	f2 01       	movw	r30, r4
    75ee:	80 81       	ld	r24, Z
    75f0:	01 c0       	rjmp	.+2      	; 0x75f4 <vfprintf+0x3ae>
    75f2:	80 e3       	ldi	r24, 0x30	; 48
    75f4:	08 94       	sec
    75f6:	61 08       	sbc	r6, r1
    75f8:	71 08       	sbc	r7, r1
    75fa:	08 94       	sec
    75fc:	41 1c       	adc	r4, r1
    75fe:	51 1c       	adc	r5, r1
    7600:	60 16       	cp	r6, r16
    7602:	71 06       	cpc	r7, r17
    7604:	2c f0       	brlt	.+10     	; 0x7610 <vfprintf+0x3ca>
    7606:	90 e0       	ldi	r25, 0x00	; 0
    7608:	b6 01       	movw	r22, r12
    760a:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    760e:	de cf       	rjmp	.-68     	; 0x75cc <vfprintf+0x386>
    7610:	6a 14       	cp	r6, r10
    7612:	7b 04       	cpc	r7, r11
    7614:	41 f4       	brne	.+16     	; 0x7626 <vfprintf+0x3e0>
    7616:	9a 81       	ldd	r25, Y+2	; 0x02
    7618:	96 33       	cpi	r25, 0x36	; 54
    761a:	20 f4       	brcc	.+8      	; 0x7624 <vfprintf+0x3de>
    761c:	95 33       	cpi	r25, 0x35	; 53
    761e:	19 f4       	brne	.+6      	; 0x7626 <vfprintf+0x3e0>
    7620:	f8 89       	ldd	r31, Y+16	; 0x10
    7622:	f4 ff       	sbrs	r31, 4
    7624:	81 e3       	ldi	r24, 0x31	; 49
    7626:	90 e0       	ldi	r25, 0x00	; 0
    7628:	49 c0       	rjmp	.+146    	; 0x76bc <vfprintf+0x476>
    762a:	8a 81       	ldd	r24, Y+2	; 0x02
    762c:	81 33       	cpi	r24, 0x31	; 49
    762e:	11 f0       	breq	.+4      	; 0x7634 <vfprintf+0x3ee>
    7630:	2f ee       	ldi	r18, 0xEF	; 239
    7632:	62 22       	and	r6, r18
    7634:	90 e0       	ldi	r25, 0x00	; 0
    7636:	b6 01       	movw	r22, r12
    7638:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    763c:	11 23       	and	r17, r17
    763e:	89 f0       	breq	.+34     	; 0x7662 <vfprintf+0x41c>
    7640:	8e e2       	ldi	r24, 0x2E	; 46
    7642:	90 e0       	ldi	r25, 0x00	; 0
    7644:	b6 01       	movw	r22, r12
    7646:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    764a:	02 e0       	ldi	r16, 0x02	; 2
    764c:	f1 01       	movw	r30, r2
    764e:	e0 0f       	add	r30, r16
    7650:	f1 1d       	adc	r31, r1
    7652:	0f 5f       	subi	r16, 0xFF	; 255
    7654:	80 81       	ld	r24, Z
    7656:	90 e0       	ldi	r25, 0x00	; 0
    7658:	b6 01       	movw	r22, r12
    765a:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    765e:	11 50       	subi	r17, 0x01	; 1
    7660:	a9 f7       	brne	.-22     	; 0x764c <vfprintf+0x406>
    7662:	44 fe       	sbrs	r4, 4
    7664:	03 c0       	rjmp	.+6      	; 0x766c <vfprintf+0x426>
    7666:	85 e4       	ldi	r24, 0x45	; 69
    7668:	90 e0       	ldi	r25, 0x00	; 0
    766a:	02 c0       	rjmp	.+4      	; 0x7670 <vfprintf+0x42a>
    766c:	85 e6       	ldi	r24, 0x65	; 101
    766e:	90 e0       	ldi	r25, 0x00	; 0
    7670:	b6 01       	movw	r22, r12
    7672:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7676:	b7 fc       	sbrc	r11, 7
    7678:	05 c0       	rjmp	.+10     	; 0x7684 <vfprintf+0x43e>
    767a:	a1 14       	cp	r10, r1
    767c:	b1 04       	cpc	r11, r1
    767e:	41 f4       	brne	.+16     	; 0x7690 <vfprintf+0x44a>
    7680:	64 fe       	sbrs	r6, 4
    7682:	06 c0       	rjmp	.+12     	; 0x7690 <vfprintf+0x44a>
    7684:	b0 94       	com	r11
    7686:	a1 94       	neg	r10
    7688:	b1 08       	sbc	r11, r1
    768a:	b3 94       	inc	r11
    768c:	8d e2       	ldi	r24, 0x2D	; 45
    768e:	01 c0       	rjmp	.+2      	; 0x7692 <vfprintf+0x44c>
    7690:	8b e2       	ldi	r24, 0x2B	; 43
    7692:	90 e0       	ldi	r25, 0x00	; 0
    7694:	b6 01       	movw	r22, r12
    7696:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    769a:	80 e3       	ldi	r24, 0x30	; 48
    769c:	05 c0       	rjmp	.+10     	; 0x76a8 <vfprintf+0x462>
    769e:	8f 5f       	subi	r24, 0xFF	; 255
    76a0:	e6 ef       	ldi	r30, 0xF6	; 246
    76a2:	ff ef       	ldi	r31, 0xFF	; 255
    76a4:	ae 0e       	add	r10, r30
    76a6:	bf 1e       	adc	r11, r31
    76a8:	fa e0       	ldi	r31, 0x0A	; 10
    76aa:	af 16       	cp	r10, r31
    76ac:	b1 04       	cpc	r11, r1
    76ae:	bc f7       	brge	.-18     	; 0x769e <vfprintf+0x458>
    76b0:	90 e0       	ldi	r25, 0x00	; 0
    76b2:	b6 01       	movw	r22, r12
    76b4:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    76b8:	c5 01       	movw	r24, r10
    76ba:	c0 96       	adiw	r24, 0x30	; 48
    76bc:	b6 01       	movw	r22, r12
    76be:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    76c2:	4d c1       	rjmp	.+666    	; 0x795e <vfprintf+0x718>
    76c4:	83 36       	cpi	r24, 0x63	; 99
    76c6:	31 f0       	breq	.+12     	; 0x76d4 <vfprintf+0x48e>
    76c8:	83 37       	cpi	r24, 0x73	; 115
    76ca:	89 f0       	breq	.+34     	; 0x76ee <vfprintf+0x4a8>
    76cc:	83 35       	cpi	r24, 0x53	; 83
    76ce:	09 f0       	breq	.+2      	; 0x76d2 <vfprintf+0x48c>
    76d0:	59 c0       	rjmp	.+178    	; 0x7784 <vfprintf+0x53e>
    76d2:	22 c0       	rjmp	.+68     	; 0x7718 <vfprintf+0x4d2>
    76d4:	9a 01       	movw	r18, r20
    76d6:	2e 5f       	subi	r18, 0xFE	; 254
    76d8:	3f 4f       	sbci	r19, 0xFF	; 255
    76da:	3d 87       	std	Y+13, r19	; 0x0d
    76dc:	2c 87       	std	Y+12, r18	; 0x0c
    76de:	fa 01       	movw	r30, r20
    76e0:	80 81       	ld	r24, Z
    76e2:	89 83       	std	Y+1, r24	; 0x01
    76e4:	31 01       	movw	r6, r2
    76e6:	81 e0       	ldi	r24, 0x01	; 1
    76e8:	a8 2e       	mov	r10, r24
    76ea:	b1 2c       	mov	r11, r1
    76ec:	13 c0       	rjmp	.+38     	; 0x7714 <vfprintf+0x4ce>
    76ee:	9a 01       	movw	r18, r20
    76f0:	2e 5f       	subi	r18, 0xFE	; 254
    76f2:	3f 4f       	sbci	r19, 0xFF	; 255
    76f4:	3d 87       	std	Y+13, r19	; 0x0d
    76f6:	2c 87       	std	Y+12, r18	; 0x0c
    76f8:	fa 01       	movw	r30, r20
    76fa:	60 80       	ld	r6, Z
    76fc:	71 80       	ldd	r7, Z+1	; 0x01
    76fe:	06 ff       	sbrs	r16, 6
    7700:	03 c0       	rjmp	.+6      	; 0x7708 <vfprintf+0x4c2>
    7702:	61 2f       	mov	r22, r17
    7704:	70 e0       	ldi	r23, 0x00	; 0
    7706:	02 c0       	rjmp	.+4      	; 0x770c <vfprintf+0x4c6>
    7708:	6f ef       	ldi	r22, 0xFF	; 255
    770a:	7f ef       	ldi	r23, 0xFF	; 255
    770c:	c3 01       	movw	r24, r6
    770e:	0e 94 d3 41 	call	0x83a6	; 0x83a6 <strnlen>
    7712:	5c 01       	movw	r10, r24
    7714:	0f 77       	andi	r16, 0x7F	; 127
    7716:	14 c0       	rjmp	.+40     	; 0x7740 <vfprintf+0x4fa>
    7718:	9a 01       	movw	r18, r20
    771a:	2e 5f       	subi	r18, 0xFE	; 254
    771c:	3f 4f       	sbci	r19, 0xFF	; 255
    771e:	3d 87       	std	Y+13, r19	; 0x0d
    7720:	2c 87       	std	Y+12, r18	; 0x0c
    7722:	fa 01       	movw	r30, r20
    7724:	60 80       	ld	r6, Z
    7726:	71 80       	ldd	r7, Z+1	; 0x01
    7728:	06 ff       	sbrs	r16, 6
    772a:	03 c0       	rjmp	.+6      	; 0x7732 <vfprintf+0x4ec>
    772c:	61 2f       	mov	r22, r17
    772e:	70 e0       	ldi	r23, 0x00	; 0
    7730:	02 c0       	rjmp	.+4      	; 0x7736 <vfprintf+0x4f0>
    7732:	6f ef       	ldi	r22, 0xFF	; 255
    7734:	7f ef       	ldi	r23, 0xFF	; 255
    7736:	c3 01       	movw	r24, r6
    7738:	0e 94 c8 41 	call	0x8390	; 0x8390 <strnlen_P>
    773c:	5c 01       	movw	r10, r24
    773e:	00 68       	ori	r16, 0x80	; 128
    7740:	03 fd       	sbrc	r16, 3
    7742:	1c c0       	rjmp	.+56     	; 0x777c <vfprintf+0x536>
    7744:	06 c0       	rjmp	.+12     	; 0x7752 <vfprintf+0x50c>
    7746:	80 e2       	ldi	r24, 0x20	; 32
    7748:	90 e0       	ldi	r25, 0x00	; 0
    774a:	b6 01       	movw	r22, r12
    774c:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7750:	fa 94       	dec	r15
    7752:	8f 2d       	mov	r24, r15
    7754:	90 e0       	ldi	r25, 0x00	; 0
    7756:	a8 16       	cp	r10, r24
    7758:	b9 06       	cpc	r11, r25
    775a:	a8 f3       	brcs	.-22     	; 0x7746 <vfprintf+0x500>
    775c:	0f c0       	rjmp	.+30     	; 0x777c <vfprintf+0x536>
    775e:	f3 01       	movw	r30, r6
    7760:	07 fd       	sbrc	r16, 7
    7762:	85 91       	lpm	r24, Z+
    7764:	07 ff       	sbrs	r16, 7
    7766:	81 91       	ld	r24, Z+
    7768:	3f 01       	movw	r6, r30
    776a:	90 e0       	ldi	r25, 0x00	; 0
    776c:	b6 01       	movw	r22, r12
    776e:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7772:	f1 10       	cpse	r15, r1
    7774:	fa 94       	dec	r15
    7776:	08 94       	sec
    7778:	a1 08       	sbc	r10, r1
    777a:	b1 08       	sbc	r11, r1
    777c:	a1 14       	cp	r10, r1
    777e:	b1 04       	cpc	r11, r1
    7780:	71 f7       	brne	.-36     	; 0x775e <vfprintf+0x518>
    7782:	ed c0       	rjmp	.+474    	; 0x795e <vfprintf+0x718>
    7784:	84 36       	cpi	r24, 0x64	; 100
    7786:	11 f0       	breq	.+4      	; 0x778c <vfprintf+0x546>
    7788:	89 36       	cpi	r24, 0x69	; 105
    778a:	61 f5       	brne	.+88     	; 0x77e4 <vfprintf+0x59e>
    778c:	07 ff       	sbrs	r16, 7
    778e:	0b c0       	rjmp	.+22     	; 0x77a6 <vfprintf+0x560>
    7790:	9a 01       	movw	r18, r20
    7792:	2c 5f       	subi	r18, 0xFC	; 252
    7794:	3f 4f       	sbci	r19, 0xFF	; 255
    7796:	3d 87       	std	Y+13, r19	; 0x0d
    7798:	2c 87       	std	Y+12, r18	; 0x0c
    779a:	fa 01       	movw	r30, r20
    779c:	60 81       	ld	r22, Z
    779e:	71 81       	ldd	r23, Z+1	; 0x01
    77a0:	82 81       	ldd	r24, Z+2	; 0x02
    77a2:	93 81       	ldd	r25, Z+3	; 0x03
    77a4:	0c c0       	rjmp	.+24     	; 0x77be <vfprintf+0x578>
    77a6:	9a 01       	movw	r18, r20
    77a8:	2e 5f       	subi	r18, 0xFE	; 254
    77aa:	3f 4f       	sbci	r19, 0xFF	; 255
    77ac:	3d 87       	std	Y+13, r19	; 0x0d
    77ae:	2c 87       	std	Y+12, r18	; 0x0c
    77b0:	fa 01       	movw	r30, r20
    77b2:	60 81       	ld	r22, Z
    77b4:	71 81       	ldd	r23, Z+1	; 0x01
    77b6:	88 27       	eor	r24, r24
    77b8:	77 fd       	sbrc	r23, 7
    77ba:	80 95       	com	r24
    77bc:	98 2f       	mov	r25, r24
    77be:	0f 76       	andi	r16, 0x6F	; 111
    77c0:	97 ff       	sbrs	r25, 7
    77c2:	08 c0       	rjmp	.+16     	; 0x77d4 <vfprintf+0x58e>
    77c4:	90 95       	com	r25
    77c6:	80 95       	com	r24
    77c8:	70 95       	com	r23
    77ca:	61 95       	neg	r22
    77cc:	7f 4f       	sbci	r23, 0xFF	; 255
    77ce:	8f 4f       	sbci	r24, 0xFF	; 255
    77d0:	9f 4f       	sbci	r25, 0xFF	; 255
    77d2:	00 68       	ori	r16, 0x80	; 128
    77d4:	a1 01       	movw	r20, r2
    77d6:	2a e0       	ldi	r18, 0x0A	; 10
    77d8:	30 e0       	ldi	r19, 0x00	; 0
    77da:	0e 94 10 43 	call	0x8620	; 0x8620 <__ultoa_invert>
    77de:	98 2e       	mov	r9, r24
    77e0:	92 18       	sub	r9, r2
    77e2:	41 c0       	rjmp	.+130    	; 0x7866 <vfprintf+0x620>
    77e4:	85 37       	cpi	r24, 0x75	; 117
    77e6:	21 f4       	brne	.+8      	; 0x77f0 <vfprintf+0x5aa>
    77e8:	0f 7e       	andi	r16, 0xEF	; 239
    77ea:	2a e0       	ldi	r18, 0x0A	; 10
    77ec:	30 e0       	ldi	r19, 0x00	; 0
    77ee:	20 c0       	rjmp	.+64     	; 0x7830 <vfprintf+0x5ea>
    77f0:	09 7f       	andi	r16, 0xF9	; 249
    77f2:	8f 36       	cpi	r24, 0x6F	; 111
    77f4:	a9 f0       	breq	.+42     	; 0x7820 <vfprintf+0x5da>
    77f6:	80 37       	cpi	r24, 0x70	; 112
    77f8:	20 f4       	brcc	.+8      	; 0x7802 <vfprintf+0x5bc>
    77fa:	88 35       	cpi	r24, 0x58	; 88
    77fc:	09 f0       	breq	.+2      	; 0x7800 <vfprintf+0x5ba>
    77fe:	b2 c0       	rjmp	.+356    	; 0x7964 <vfprintf+0x71e>
    7800:	0b c0       	rjmp	.+22     	; 0x7818 <vfprintf+0x5d2>
    7802:	80 37       	cpi	r24, 0x70	; 112
    7804:	21 f0       	breq	.+8      	; 0x780e <vfprintf+0x5c8>
    7806:	88 37       	cpi	r24, 0x78	; 120
    7808:	09 f0       	breq	.+2      	; 0x780c <vfprintf+0x5c6>
    780a:	ac c0       	rjmp	.+344    	; 0x7964 <vfprintf+0x71e>
    780c:	01 c0       	rjmp	.+2      	; 0x7810 <vfprintf+0x5ca>
    780e:	00 61       	ori	r16, 0x10	; 16
    7810:	04 ff       	sbrs	r16, 4
    7812:	09 c0       	rjmp	.+18     	; 0x7826 <vfprintf+0x5e0>
    7814:	04 60       	ori	r16, 0x04	; 4
    7816:	07 c0       	rjmp	.+14     	; 0x7826 <vfprintf+0x5e0>
    7818:	04 ff       	sbrs	r16, 4
    781a:	08 c0       	rjmp	.+16     	; 0x782c <vfprintf+0x5e6>
    781c:	06 60       	ori	r16, 0x06	; 6
    781e:	06 c0       	rjmp	.+12     	; 0x782c <vfprintf+0x5e6>
    7820:	28 e0       	ldi	r18, 0x08	; 8
    7822:	30 e0       	ldi	r19, 0x00	; 0
    7824:	05 c0       	rjmp	.+10     	; 0x7830 <vfprintf+0x5ea>
    7826:	20 e1       	ldi	r18, 0x10	; 16
    7828:	30 e0       	ldi	r19, 0x00	; 0
    782a:	02 c0       	rjmp	.+4      	; 0x7830 <vfprintf+0x5ea>
    782c:	20 e1       	ldi	r18, 0x10	; 16
    782e:	32 e0       	ldi	r19, 0x02	; 2
    7830:	07 ff       	sbrs	r16, 7
    7832:	0a c0       	rjmp	.+20     	; 0x7848 <vfprintf+0x602>
    7834:	ca 01       	movw	r24, r20
    7836:	04 96       	adiw	r24, 0x04	; 4
    7838:	9d 87       	std	Y+13, r25	; 0x0d
    783a:	8c 87       	std	Y+12, r24	; 0x0c
    783c:	fa 01       	movw	r30, r20
    783e:	60 81       	ld	r22, Z
    7840:	71 81       	ldd	r23, Z+1	; 0x01
    7842:	82 81       	ldd	r24, Z+2	; 0x02
    7844:	93 81       	ldd	r25, Z+3	; 0x03
    7846:	09 c0       	rjmp	.+18     	; 0x785a <vfprintf+0x614>
    7848:	ca 01       	movw	r24, r20
    784a:	02 96       	adiw	r24, 0x02	; 2
    784c:	9d 87       	std	Y+13, r25	; 0x0d
    784e:	8c 87       	std	Y+12, r24	; 0x0c
    7850:	fa 01       	movw	r30, r20
    7852:	60 81       	ld	r22, Z
    7854:	71 81       	ldd	r23, Z+1	; 0x01
    7856:	80 e0       	ldi	r24, 0x00	; 0
    7858:	90 e0       	ldi	r25, 0x00	; 0
    785a:	a1 01       	movw	r20, r2
    785c:	0e 94 10 43 	call	0x8620	; 0x8620 <__ultoa_invert>
    7860:	98 2e       	mov	r9, r24
    7862:	92 18       	sub	r9, r2
    7864:	0f 77       	andi	r16, 0x7F	; 127
    7866:	06 ff       	sbrs	r16, 6
    7868:	09 c0       	rjmp	.+18     	; 0x787c <vfprintf+0x636>
    786a:	0e 7f       	andi	r16, 0xFE	; 254
    786c:	91 16       	cp	r9, r17
    786e:	30 f4       	brcc	.+12     	; 0x787c <vfprintf+0x636>
    7870:	04 ff       	sbrs	r16, 4
    7872:	06 c0       	rjmp	.+12     	; 0x7880 <vfprintf+0x63a>
    7874:	02 fd       	sbrc	r16, 2
    7876:	04 c0       	rjmp	.+8      	; 0x7880 <vfprintf+0x63a>
    7878:	0f 7e       	andi	r16, 0xEF	; 239
    787a:	02 c0       	rjmp	.+4      	; 0x7880 <vfprintf+0x63a>
    787c:	e9 2c       	mov	r14, r9
    787e:	01 c0       	rjmp	.+2      	; 0x7882 <vfprintf+0x63c>
    7880:	e1 2e       	mov	r14, r17
    7882:	80 2f       	mov	r24, r16
    7884:	90 e0       	ldi	r25, 0x00	; 0
    7886:	04 ff       	sbrs	r16, 4
    7888:	0c c0       	rjmp	.+24     	; 0x78a2 <vfprintf+0x65c>
    788a:	fe 01       	movw	r30, r28
    788c:	e9 0d       	add	r30, r9
    788e:	f1 1d       	adc	r31, r1
    7890:	20 81       	ld	r18, Z
    7892:	20 33       	cpi	r18, 0x30	; 48
    7894:	11 f4       	brne	.+4      	; 0x789a <vfprintf+0x654>
    7896:	09 7e       	andi	r16, 0xE9	; 233
    7898:	09 c0       	rjmp	.+18     	; 0x78ac <vfprintf+0x666>
    789a:	e3 94       	inc	r14
    789c:	02 ff       	sbrs	r16, 2
    789e:	06 c0       	rjmp	.+12     	; 0x78ac <vfprintf+0x666>
    78a0:	04 c0       	rjmp	.+8      	; 0x78aa <vfprintf+0x664>
    78a2:	86 78       	andi	r24, 0x86	; 134
    78a4:	90 70       	andi	r25, 0x00	; 0
    78a6:	00 97       	sbiw	r24, 0x00	; 0
    78a8:	09 f0       	breq	.+2      	; 0x78ac <vfprintf+0x666>
    78aa:	e3 94       	inc	r14
    78ac:	a0 2e       	mov	r10, r16
    78ae:	bb 24       	eor	r11, r11
    78b0:	03 fd       	sbrc	r16, 3
    78b2:	14 c0       	rjmp	.+40     	; 0x78dc <vfprintf+0x696>
    78b4:	00 ff       	sbrs	r16, 0
    78b6:	0f c0       	rjmp	.+30     	; 0x78d6 <vfprintf+0x690>
    78b8:	ef 14       	cp	r14, r15
    78ba:	28 f4       	brcc	.+10     	; 0x78c6 <vfprintf+0x680>
    78bc:	19 2d       	mov	r17, r9
    78be:	1f 0d       	add	r17, r15
    78c0:	1e 19       	sub	r17, r14
    78c2:	ef 2c       	mov	r14, r15
    78c4:	08 c0       	rjmp	.+16     	; 0x78d6 <vfprintf+0x690>
    78c6:	19 2d       	mov	r17, r9
    78c8:	06 c0       	rjmp	.+12     	; 0x78d6 <vfprintf+0x690>
    78ca:	80 e2       	ldi	r24, 0x20	; 32
    78cc:	90 e0       	ldi	r25, 0x00	; 0
    78ce:	b6 01       	movw	r22, r12
    78d0:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    78d4:	e3 94       	inc	r14
    78d6:	ef 14       	cp	r14, r15
    78d8:	c0 f3       	brcs	.-16     	; 0x78ca <vfprintf+0x684>
    78da:	04 c0       	rjmp	.+8      	; 0x78e4 <vfprintf+0x69e>
    78dc:	ef 14       	cp	r14, r15
    78de:	10 f4       	brcc	.+4      	; 0x78e4 <vfprintf+0x69e>
    78e0:	fe 18       	sub	r15, r14
    78e2:	01 c0       	rjmp	.+2      	; 0x78e6 <vfprintf+0x6a0>
    78e4:	ff 24       	eor	r15, r15
    78e6:	a4 fe       	sbrs	r10, 4
    78e8:	0f c0       	rjmp	.+30     	; 0x7908 <vfprintf+0x6c2>
    78ea:	80 e3       	ldi	r24, 0x30	; 48
    78ec:	90 e0       	ldi	r25, 0x00	; 0
    78ee:	b6 01       	movw	r22, r12
    78f0:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    78f4:	a2 fe       	sbrs	r10, 2
    78f6:	1f c0       	rjmp	.+62     	; 0x7936 <vfprintf+0x6f0>
    78f8:	a1 fe       	sbrs	r10, 1
    78fa:	03 c0       	rjmp	.+6      	; 0x7902 <vfprintf+0x6bc>
    78fc:	88 e5       	ldi	r24, 0x58	; 88
    78fe:	90 e0       	ldi	r25, 0x00	; 0
    7900:	10 c0       	rjmp	.+32     	; 0x7922 <vfprintf+0x6dc>
    7902:	88 e7       	ldi	r24, 0x78	; 120
    7904:	90 e0       	ldi	r25, 0x00	; 0
    7906:	0d c0       	rjmp	.+26     	; 0x7922 <vfprintf+0x6dc>
    7908:	c5 01       	movw	r24, r10
    790a:	86 78       	andi	r24, 0x86	; 134
    790c:	90 70       	andi	r25, 0x00	; 0
    790e:	00 97       	sbiw	r24, 0x00	; 0
    7910:	91 f0       	breq	.+36     	; 0x7936 <vfprintf+0x6f0>
    7912:	a1 fc       	sbrc	r10, 1
    7914:	02 c0       	rjmp	.+4      	; 0x791a <vfprintf+0x6d4>
    7916:	80 e2       	ldi	r24, 0x20	; 32
    7918:	01 c0       	rjmp	.+2      	; 0x791c <vfprintf+0x6d6>
    791a:	8b e2       	ldi	r24, 0x2B	; 43
    791c:	07 fd       	sbrc	r16, 7
    791e:	8d e2       	ldi	r24, 0x2D	; 45
    7920:	90 e0       	ldi	r25, 0x00	; 0
    7922:	b6 01       	movw	r22, r12
    7924:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7928:	06 c0       	rjmp	.+12     	; 0x7936 <vfprintf+0x6f0>
    792a:	80 e3       	ldi	r24, 0x30	; 48
    792c:	90 e0       	ldi	r25, 0x00	; 0
    792e:	b6 01       	movw	r22, r12
    7930:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    7934:	11 50       	subi	r17, 0x01	; 1
    7936:	91 16       	cp	r9, r17
    7938:	c0 f3       	brcs	.-16     	; 0x792a <vfprintf+0x6e4>
    793a:	9a 94       	dec	r9
    793c:	f1 01       	movw	r30, r2
    793e:	e9 0d       	add	r30, r9
    7940:	f1 1d       	adc	r31, r1
    7942:	80 81       	ld	r24, Z
    7944:	90 e0       	ldi	r25, 0x00	; 0
    7946:	b6 01       	movw	r22, r12
    7948:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    794c:	99 20       	and	r9, r9
    794e:	a9 f7       	brne	.-22     	; 0x793a <vfprintf+0x6f4>
    7950:	06 c0       	rjmp	.+12     	; 0x795e <vfprintf+0x718>
    7952:	80 e2       	ldi	r24, 0x20	; 32
    7954:	90 e0       	ldi	r25, 0x00	; 0
    7956:	b6 01       	movw	r22, r12
    7958:	0e 94 6b 42 	call	0x84d6	; 0x84d6 <fputc>
    795c:	fa 94       	dec	r15
    795e:	ff 20       	and	r15, r15
    7960:	c1 f7       	brne	.-16     	; 0x7952 <vfprintf+0x70c>
    7962:	95 cc       	rjmp	.-1750   	; 0x728e <vfprintf+0x48>
    7964:	f6 01       	movw	r30, r12
    7966:	26 81       	ldd	r18, Z+6	; 0x06
    7968:	37 81       	ldd	r19, Z+7	; 0x07
    796a:	02 c0       	rjmp	.+4      	; 0x7970 <vfprintf+0x72a>
    796c:	2f ef       	ldi	r18, 0xFF	; 255
    796e:	3f ef       	ldi	r19, 0xFF	; 255
    7970:	c9 01       	movw	r24, r18
    7972:	63 96       	adiw	r28, 0x13	; 19
    7974:	0f b6       	in	r0, 0x3f	; 63
    7976:	f8 94       	cli
    7978:	de bf       	out	0x3e, r29	; 62
    797a:	0f be       	out	0x3f, r0	; 63
    797c:	cd bf       	out	0x3d, r28	; 61
    797e:	cf 91       	pop	r28
    7980:	df 91       	pop	r29
    7982:	1f 91       	pop	r17
    7984:	0f 91       	pop	r16
    7986:	ff 90       	pop	r15
    7988:	ef 90       	pop	r14
    798a:	df 90       	pop	r13
    798c:	cf 90       	pop	r12
    798e:	bf 90       	pop	r11
    7990:	af 90       	pop	r10
    7992:	9f 90       	pop	r9
    7994:	8f 90       	pop	r8
    7996:	7f 90       	pop	r7
    7998:	6f 90       	pop	r6
    799a:	5f 90       	pop	r5
    799c:	4f 90       	pop	r4
    799e:	3f 90       	pop	r3
    79a0:	2f 90       	pop	r2
    79a2:	08 95       	ret

000079a4 <__subsf3>:
    79a4:	50 58       	subi	r21, 0x80	; 128

000079a6 <__addsf3>:
    79a6:	bb 27       	eor	r27, r27
    79a8:	aa 27       	eor	r26, r26
    79aa:	0e d0       	rcall	.+28     	; 0x79c8 <__addsf3x>
    79ac:	48 c1       	rjmp	.+656    	; 0x7c3e <__fp_round>
    79ae:	39 d1       	rcall	.+626    	; 0x7c22 <__fp_pscA>
    79b0:	30 f0       	brcs	.+12     	; 0x79be <__addsf3+0x18>
    79b2:	3e d1       	rcall	.+636    	; 0x7c30 <__fp_pscB>
    79b4:	20 f0       	brcs	.+8      	; 0x79be <__addsf3+0x18>
    79b6:	31 f4       	brne	.+12     	; 0x79c4 <__addsf3+0x1e>
    79b8:	9f 3f       	cpi	r25, 0xFF	; 255
    79ba:	11 f4       	brne	.+4      	; 0x79c0 <__addsf3+0x1a>
    79bc:	1e f4       	brtc	.+6      	; 0x79c4 <__addsf3+0x1e>
    79be:	2e c1       	rjmp	.+604    	; 0x7c1c <__fp_nan>
    79c0:	0e f4       	brtc	.+2      	; 0x79c4 <__addsf3+0x1e>
    79c2:	e0 95       	com	r30
    79c4:	e7 fb       	bst	r30, 7
    79c6:	24 c1       	rjmp	.+584    	; 0x7c10 <__fp_inf>

000079c8 <__addsf3x>:
    79c8:	e9 2f       	mov	r30, r25
    79ca:	4a d1       	rcall	.+660    	; 0x7c60 <__fp_split3>
    79cc:	80 f3       	brcs	.-32     	; 0x79ae <__addsf3+0x8>
    79ce:	ba 17       	cp	r27, r26
    79d0:	62 07       	cpc	r22, r18
    79d2:	73 07       	cpc	r23, r19
    79d4:	84 07       	cpc	r24, r20
    79d6:	95 07       	cpc	r25, r21
    79d8:	18 f0       	brcs	.+6      	; 0x79e0 <__addsf3x+0x18>
    79da:	71 f4       	brne	.+28     	; 0x79f8 <__addsf3x+0x30>
    79dc:	9e f5       	brtc	.+102    	; 0x7a44 <__addsf3x+0x7c>
    79de:	62 c1       	rjmp	.+708    	; 0x7ca4 <__fp_zero>
    79e0:	0e f4       	brtc	.+2      	; 0x79e4 <__addsf3x+0x1c>
    79e2:	e0 95       	com	r30
    79e4:	0b 2e       	mov	r0, r27
    79e6:	ba 2f       	mov	r27, r26
    79e8:	a0 2d       	mov	r26, r0
    79ea:	0b 01       	movw	r0, r22
    79ec:	b9 01       	movw	r22, r18
    79ee:	90 01       	movw	r18, r0
    79f0:	0c 01       	movw	r0, r24
    79f2:	ca 01       	movw	r24, r20
    79f4:	a0 01       	movw	r20, r0
    79f6:	11 24       	eor	r1, r1
    79f8:	ff 27       	eor	r31, r31
    79fa:	59 1b       	sub	r21, r25
    79fc:	99 f0       	breq	.+38     	; 0x7a24 <__addsf3x+0x5c>
    79fe:	59 3f       	cpi	r21, 0xF9	; 249
    7a00:	50 f4       	brcc	.+20     	; 0x7a16 <__addsf3x+0x4e>
    7a02:	50 3e       	cpi	r21, 0xE0	; 224
    7a04:	68 f1       	brcs	.+90     	; 0x7a60 <__addsf3x+0x98>
    7a06:	1a 16       	cp	r1, r26
    7a08:	f0 40       	sbci	r31, 0x00	; 0
    7a0a:	a2 2f       	mov	r26, r18
    7a0c:	23 2f       	mov	r18, r19
    7a0e:	34 2f       	mov	r19, r20
    7a10:	44 27       	eor	r20, r20
    7a12:	58 5f       	subi	r21, 0xF8	; 248
    7a14:	f3 cf       	rjmp	.-26     	; 0x79fc <__addsf3x+0x34>
    7a16:	46 95       	lsr	r20
    7a18:	37 95       	ror	r19
    7a1a:	27 95       	ror	r18
    7a1c:	a7 95       	ror	r26
    7a1e:	f0 40       	sbci	r31, 0x00	; 0
    7a20:	53 95       	inc	r21
    7a22:	c9 f7       	brne	.-14     	; 0x7a16 <__addsf3x+0x4e>
    7a24:	7e f4       	brtc	.+30     	; 0x7a44 <__addsf3x+0x7c>
    7a26:	1f 16       	cp	r1, r31
    7a28:	ba 0b       	sbc	r27, r26
    7a2a:	62 0b       	sbc	r22, r18
    7a2c:	73 0b       	sbc	r23, r19
    7a2e:	84 0b       	sbc	r24, r20
    7a30:	ba f0       	brmi	.+46     	; 0x7a60 <__addsf3x+0x98>
    7a32:	91 50       	subi	r25, 0x01	; 1
    7a34:	a1 f0       	breq	.+40     	; 0x7a5e <__addsf3x+0x96>
    7a36:	ff 0f       	add	r31, r31
    7a38:	bb 1f       	adc	r27, r27
    7a3a:	66 1f       	adc	r22, r22
    7a3c:	77 1f       	adc	r23, r23
    7a3e:	88 1f       	adc	r24, r24
    7a40:	c2 f7       	brpl	.-16     	; 0x7a32 <__addsf3x+0x6a>
    7a42:	0e c0       	rjmp	.+28     	; 0x7a60 <__addsf3x+0x98>
    7a44:	ba 0f       	add	r27, r26
    7a46:	62 1f       	adc	r22, r18
    7a48:	73 1f       	adc	r23, r19
    7a4a:	84 1f       	adc	r24, r20
    7a4c:	48 f4       	brcc	.+18     	; 0x7a60 <__addsf3x+0x98>
    7a4e:	87 95       	ror	r24
    7a50:	77 95       	ror	r23
    7a52:	67 95       	ror	r22
    7a54:	b7 95       	ror	r27
    7a56:	f7 95       	ror	r31
    7a58:	9e 3f       	cpi	r25, 0xFE	; 254
    7a5a:	08 f0       	brcs	.+2      	; 0x7a5e <__addsf3x+0x96>
    7a5c:	b3 cf       	rjmp	.-154    	; 0x79c4 <__addsf3+0x1e>
    7a5e:	93 95       	inc	r25
    7a60:	88 0f       	add	r24, r24
    7a62:	08 f0       	brcs	.+2      	; 0x7a66 <__addsf3x+0x9e>
    7a64:	99 27       	eor	r25, r25
    7a66:	ee 0f       	add	r30, r30
    7a68:	97 95       	ror	r25
    7a6a:	87 95       	ror	r24
    7a6c:	08 95       	ret

00007a6e <__divsf3>:
    7a6e:	0c d0       	rcall	.+24     	; 0x7a88 <__divsf3x>
    7a70:	e6 c0       	rjmp	.+460    	; 0x7c3e <__fp_round>
    7a72:	de d0       	rcall	.+444    	; 0x7c30 <__fp_pscB>
    7a74:	40 f0       	brcs	.+16     	; 0x7a86 <__divsf3+0x18>
    7a76:	d5 d0       	rcall	.+426    	; 0x7c22 <__fp_pscA>
    7a78:	30 f0       	brcs	.+12     	; 0x7a86 <__divsf3+0x18>
    7a7a:	21 f4       	brne	.+8      	; 0x7a84 <__divsf3+0x16>
    7a7c:	5f 3f       	cpi	r21, 0xFF	; 255
    7a7e:	19 f0       	breq	.+6      	; 0x7a86 <__divsf3+0x18>
    7a80:	c7 c0       	rjmp	.+398    	; 0x7c10 <__fp_inf>
    7a82:	51 11       	cpse	r21, r1
    7a84:	10 c1       	rjmp	.+544    	; 0x7ca6 <__fp_szero>
    7a86:	ca c0       	rjmp	.+404    	; 0x7c1c <__fp_nan>

00007a88 <__divsf3x>:
    7a88:	eb d0       	rcall	.+470    	; 0x7c60 <__fp_split3>
    7a8a:	98 f3       	brcs	.-26     	; 0x7a72 <__divsf3+0x4>

00007a8c <__divsf3_pse>:
    7a8c:	99 23       	and	r25, r25
    7a8e:	c9 f3       	breq	.-14     	; 0x7a82 <__divsf3+0x14>
    7a90:	55 23       	and	r21, r21
    7a92:	b1 f3       	breq	.-20     	; 0x7a80 <__divsf3+0x12>
    7a94:	95 1b       	sub	r25, r21
    7a96:	55 0b       	sbc	r21, r21
    7a98:	bb 27       	eor	r27, r27
    7a9a:	aa 27       	eor	r26, r26
    7a9c:	62 17       	cp	r22, r18
    7a9e:	73 07       	cpc	r23, r19
    7aa0:	84 07       	cpc	r24, r20
    7aa2:	38 f0       	brcs	.+14     	; 0x7ab2 <__divsf3_pse+0x26>
    7aa4:	9f 5f       	subi	r25, 0xFF	; 255
    7aa6:	5f 4f       	sbci	r21, 0xFF	; 255
    7aa8:	22 0f       	add	r18, r18
    7aaa:	33 1f       	adc	r19, r19
    7aac:	44 1f       	adc	r20, r20
    7aae:	aa 1f       	adc	r26, r26
    7ab0:	a9 f3       	breq	.-22     	; 0x7a9c <__divsf3_pse+0x10>
    7ab2:	33 d0       	rcall	.+102    	; 0x7b1a <__divsf3_pse+0x8e>
    7ab4:	0e 2e       	mov	r0, r30
    7ab6:	3a f0       	brmi	.+14     	; 0x7ac6 <__divsf3_pse+0x3a>
    7ab8:	e0 e8       	ldi	r30, 0x80	; 128
    7aba:	30 d0       	rcall	.+96     	; 0x7b1c <__divsf3_pse+0x90>
    7abc:	91 50       	subi	r25, 0x01	; 1
    7abe:	50 40       	sbci	r21, 0x00	; 0
    7ac0:	e6 95       	lsr	r30
    7ac2:	00 1c       	adc	r0, r0
    7ac4:	ca f7       	brpl	.-14     	; 0x7ab8 <__divsf3_pse+0x2c>
    7ac6:	29 d0       	rcall	.+82     	; 0x7b1a <__divsf3_pse+0x8e>
    7ac8:	fe 2f       	mov	r31, r30
    7aca:	27 d0       	rcall	.+78     	; 0x7b1a <__divsf3_pse+0x8e>
    7acc:	66 0f       	add	r22, r22
    7ace:	77 1f       	adc	r23, r23
    7ad0:	88 1f       	adc	r24, r24
    7ad2:	bb 1f       	adc	r27, r27
    7ad4:	26 17       	cp	r18, r22
    7ad6:	37 07       	cpc	r19, r23
    7ad8:	48 07       	cpc	r20, r24
    7ada:	ab 07       	cpc	r26, r27
    7adc:	b0 e8       	ldi	r27, 0x80	; 128
    7ade:	09 f0       	breq	.+2      	; 0x7ae2 <__divsf3_pse+0x56>
    7ae0:	bb 0b       	sbc	r27, r27
    7ae2:	80 2d       	mov	r24, r0
    7ae4:	bf 01       	movw	r22, r30
    7ae6:	ff 27       	eor	r31, r31
    7ae8:	93 58       	subi	r25, 0x83	; 131
    7aea:	5f 4f       	sbci	r21, 0xFF	; 255
    7aec:	2a f0       	brmi	.+10     	; 0x7af8 <__divsf3_pse+0x6c>
    7aee:	9e 3f       	cpi	r25, 0xFE	; 254
    7af0:	51 05       	cpc	r21, r1
    7af2:	68 f0       	brcs	.+26     	; 0x7b0e <__divsf3_pse+0x82>
    7af4:	8d c0       	rjmp	.+282    	; 0x7c10 <__fp_inf>
    7af6:	d7 c0       	rjmp	.+430    	; 0x7ca6 <__fp_szero>
    7af8:	5f 3f       	cpi	r21, 0xFF	; 255
    7afa:	ec f3       	brlt	.-6      	; 0x7af6 <__divsf3_pse+0x6a>
    7afc:	98 3e       	cpi	r25, 0xE8	; 232
    7afe:	dc f3       	brlt	.-10     	; 0x7af6 <__divsf3_pse+0x6a>
    7b00:	86 95       	lsr	r24
    7b02:	77 95       	ror	r23
    7b04:	67 95       	ror	r22
    7b06:	b7 95       	ror	r27
    7b08:	f7 95       	ror	r31
    7b0a:	9f 5f       	subi	r25, 0xFF	; 255
    7b0c:	c9 f7       	brne	.-14     	; 0x7b00 <__divsf3_pse+0x74>
    7b0e:	88 0f       	add	r24, r24
    7b10:	91 1d       	adc	r25, r1
    7b12:	96 95       	lsr	r25
    7b14:	87 95       	ror	r24
    7b16:	97 f9       	bld	r25, 7
    7b18:	08 95       	ret
    7b1a:	e1 e0       	ldi	r30, 0x01	; 1
    7b1c:	66 0f       	add	r22, r22
    7b1e:	77 1f       	adc	r23, r23
    7b20:	88 1f       	adc	r24, r24
    7b22:	bb 1f       	adc	r27, r27
    7b24:	62 17       	cp	r22, r18
    7b26:	73 07       	cpc	r23, r19
    7b28:	84 07       	cpc	r24, r20
    7b2a:	ba 07       	cpc	r27, r26
    7b2c:	20 f0       	brcs	.+8      	; 0x7b36 <__divsf3_pse+0xaa>
    7b2e:	62 1b       	sub	r22, r18
    7b30:	73 0b       	sbc	r23, r19
    7b32:	84 0b       	sbc	r24, r20
    7b34:	ba 0b       	sbc	r27, r26
    7b36:	ee 1f       	adc	r30, r30
    7b38:	88 f7       	brcc	.-30     	; 0x7b1c <__divsf3_pse+0x90>
    7b3a:	e0 95       	com	r30
    7b3c:	08 95       	ret

00007b3e <__fixunssfsi>:
    7b3e:	98 d0       	rcall	.+304    	; 0x7c70 <__fp_splitA>
    7b40:	88 f0       	brcs	.+34     	; 0x7b64 <__fixunssfsi+0x26>
    7b42:	9f 57       	subi	r25, 0x7F	; 127
    7b44:	90 f0       	brcs	.+36     	; 0x7b6a <__fixunssfsi+0x2c>
    7b46:	b9 2f       	mov	r27, r25
    7b48:	99 27       	eor	r25, r25
    7b4a:	b7 51       	subi	r27, 0x17	; 23
    7b4c:	a0 f0       	brcs	.+40     	; 0x7b76 <__fixunssfsi+0x38>
    7b4e:	d1 f0       	breq	.+52     	; 0x7b84 <__fixunssfsi+0x46>
    7b50:	66 0f       	add	r22, r22
    7b52:	77 1f       	adc	r23, r23
    7b54:	88 1f       	adc	r24, r24
    7b56:	99 1f       	adc	r25, r25
    7b58:	1a f0       	brmi	.+6      	; 0x7b60 <__fixunssfsi+0x22>
    7b5a:	ba 95       	dec	r27
    7b5c:	c9 f7       	brne	.-14     	; 0x7b50 <__fixunssfsi+0x12>
    7b5e:	12 c0       	rjmp	.+36     	; 0x7b84 <__fixunssfsi+0x46>
    7b60:	b1 30       	cpi	r27, 0x01	; 1
    7b62:	81 f0       	breq	.+32     	; 0x7b84 <__fixunssfsi+0x46>
    7b64:	9f d0       	rcall	.+318    	; 0x7ca4 <__fp_zero>
    7b66:	b1 e0       	ldi	r27, 0x01	; 1
    7b68:	08 95       	ret
    7b6a:	9c c0       	rjmp	.+312    	; 0x7ca4 <__fp_zero>
    7b6c:	67 2f       	mov	r22, r23
    7b6e:	78 2f       	mov	r23, r24
    7b70:	88 27       	eor	r24, r24
    7b72:	b8 5f       	subi	r27, 0xF8	; 248
    7b74:	39 f0       	breq	.+14     	; 0x7b84 <__fixunssfsi+0x46>
    7b76:	b9 3f       	cpi	r27, 0xF9	; 249
    7b78:	cc f3       	brlt	.-14     	; 0x7b6c <__fixunssfsi+0x2e>
    7b7a:	86 95       	lsr	r24
    7b7c:	77 95       	ror	r23
    7b7e:	67 95       	ror	r22
    7b80:	b3 95       	inc	r27
    7b82:	d9 f7       	brne	.-10     	; 0x7b7a <__fixunssfsi+0x3c>
    7b84:	3e f4       	brtc	.+14     	; 0x7b94 <__fixunssfsi+0x56>
    7b86:	90 95       	com	r25
    7b88:	80 95       	com	r24
    7b8a:	70 95       	com	r23
    7b8c:	61 95       	neg	r22
    7b8e:	7f 4f       	sbci	r23, 0xFF	; 255
    7b90:	8f 4f       	sbci	r24, 0xFF	; 255
    7b92:	9f 4f       	sbci	r25, 0xFF	; 255
    7b94:	08 95       	ret

00007b96 <__floatunsisf>:
    7b96:	e8 94       	clt
    7b98:	09 c0       	rjmp	.+18     	; 0x7bac <__floatsisf+0x12>

00007b9a <__floatsisf>:
    7b9a:	97 fb       	bst	r25, 7
    7b9c:	3e f4       	brtc	.+14     	; 0x7bac <__floatsisf+0x12>
    7b9e:	90 95       	com	r25
    7ba0:	80 95       	com	r24
    7ba2:	70 95       	com	r23
    7ba4:	61 95       	neg	r22
    7ba6:	7f 4f       	sbci	r23, 0xFF	; 255
    7ba8:	8f 4f       	sbci	r24, 0xFF	; 255
    7baa:	9f 4f       	sbci	r25, 0xFF	; 255
    7bac:	99 23       	and	r25, r25
    7bae:	a9 f0       	breq	.+42     	; 0x7bda <__floatsisf+0x40>
    7bb0:	f9 2f       	mov	r31, r25
    7bb2:	96 e9       	ldi	r25, 0x96	; 150
    7bb4:	bb 27       	eor	r27, r27
    7bb6:	93 95       	inc	r25
    7bb8:	f6 95       	lsr	r31
    7bba:	87 95       	ror	r24
    7bbc:	77 95       	ror	r23
    7bbe:	67 95       	ror	r22
    7bc0:	b7 95       	ror	r27
    7bc2:	f1 11       	cpse	r31, r1
    7bc4:	f8 cf       	rjmp	.-16     	; 0x7bb6 <__floatsisf+0x1c>
    7bc6:	fa f4       	brpl	.+62     	; 0x7c06 <__floatsisf+0x6c>
    7bc8:	bb 0f       	add	r27, r27
    7bca:	11 f4       	brne	.+4      	; 0x7bd0 <__floatsisf+0x36>
    7bcc:	60 ff       	sbrs	r22, 0
    7bce:	1b c0       	rjmp	.+54     	; 0x7c06 <__floatsisf+0x6c>
    7bd0:	6f 5f       	subi	r22, 0xFF	; 255
    7bd2:	7f 4f       	sbci	r23, 0xFF	; 255
    7bd4:	8f 4f       	sbci	r24, 0xFF	; 255
    7bd6:	9f 4f       	sbci	r25, 0xFF	; 255
    7bd8:	16 c0       	rjmp	.+44     	; 0x7c06 <__floatsisf+0x6c>
    7bda:	88 23       	and	r24, r24
    7bdc:	11 f0       	breq	.+4      	; 0x7be2 <__floatsisf+0x48>
    7bde:	96 e9       	ldi	r25, 0x96	; 150
    7be0:	11 c0       	rjmp	.+34     	; 0x7c04 <__floatsisf+0x6a>
    7be2:	77 23       	and	r23, r23
    7be4:	21 f0       	breq	.+8      	; 0x7bee <__floatsisf+0x54>
    7be6:	9e e8       	ldi	r25, 0x8E	; 142
    7be8:	87 2f       	mov	r24, r23
    7bea:	76 2f       	mov	r23, r22
    7bec:	05 c0       	rjmp	.+10     	; 0x7bf8 <__floatsisf+0x5e>
    7bee:	66 23       	and	r22, r22
    7bf0:	71 f0       	breq	.+28     	; 0x7c0e <__floatsisf+0x74>
    7bf2:	96 e8       	ldi	r25, 0x86	; 134
    7bf4:	86 2f       	mov	r24, r22
    7bf6:	70 e0       	ldi	r23, 0x00	; 0
    7bf8:	60 e0       	ldi	r22, 0x00	; 0
    7bfa:	2a f0       	brmi	.+10     	; 0x7c06 <__floatsisf+0x6c>
    7bfc:	9a 95       	dec	r25
    7bfe:	66 0f       	add	r22, r22
    7c00:	77 1f       	adc	r23, r23
    7c02:	88 1f       	adc	r24, r24
    7c04:	da f7       	brpl	.-10     	; 0x7bfc <__floatsisf+0x62>
    7c06:	88 0f       	add	r24, r24
    7c08:	96 95       	lsr	r25
    7c0a:	87 95       	ror	r24
    7c0c:	97 f9       	bld	r25, 7
    7c0e:	08 95       	ret

00007c10 <__fp_inf>:
    7c10:	97 f9       	bld	r25, 7
    7c12:	9f 67       	ori	r25, 0x7F	; 127
    7c14:	80 e8       	ldi	r24, 0x80	; 128
    7c16:	70 e0       	ldi	r23, 0x00	; 0
    7c18:	60 e0       	ldi	r22, 0x00	; 0
    7c1a:	08 95       	ret

00007c1c <__fp_nan>:
    7c1c:	9f ef       	ldi	r25, 0xFF	; 255
    7c1e:	80 ec       	ldi	r24, 0xC0	; 192
    7c20:	08 95       	ret

00007c22 <__fp_pscA>:
    7c22:	00 24       	eor	r0, r0
    7c24:	0a 94       	dec	r0
    7c26:	16 16       	cp	r1, r22
    7c28:	17 06       	cpc	r1, r23
    7c2a:	18 06       	cpc	r1, r24
    7c2c:	09 06       	cpc	r0, r25
    7c2e:	08 95       	ret

00007c30 <__fp_pscB>:
    7c30:	00 24       	eor	r0, r0
    7c32:	0a 94       	dec	r0
    7c34:	12 16       	cp	r1, r18
    7c36:	13 06       	cpc	r1, r19
    7c38:	14 06       	cpc	r1, r20
    7c3a:	05 06       	cpc	r0, r21
    7c3c:	08 95       	ret

00007c3e <__fp_round>:
    7c3e:	09 2e       	mov	r0, r25
    7c40:	03 94       	inc	r0
    7c42:	00 0c       	add	r0, r0
    7c44:	11 f4       	brne	.+4      	; 0x7c4a <__fp_round+0xc>
    7c46:	88 23       	and	r24, r24
    7c48:	52 f0       	brmi	.+20     	; 0x7c5e <__fp_round+0x20>
    7c4a:	bb 0f       	add	r27, r27
    7c4c:	40 f4       	brcc	.+16     	; 0x7c5e <__fp_round+0x20>
    7c4e:	bf 2b       	or	r27, r31
    7c50:	11 f4       	brne	.+4      	; 0x7c56 <__fp_round+0x18>
    7c52:	60 ff       	sbrs	r22, 0
    7c54:	04 c0       	rjmp	.+8      	; 0x7c5e <__fp_round+0x20>
    7c56:	6f 5f       	subi	r22, 0xFF	; 255
    7c58:	7f 4f       	sbci	r23, 0xFF	; 255
    7c5a:	8f 4f       	sbci	r24, 0xFF	; 255
    7c5c:	9f 4f       	sbci	r25, 0xFF	; 255
    7c5e:	08 95       	ret

00007c60 <__fp_split3>:
    7c60:	57 fd       	sbrc	r21, 7
    7c62:	90 58       	subi	r25, 0x80	; 128
    7c64:	44 0f       	add	r20, r20
    7c66:	55 1f       	adc	r21, r21
    7c68:	59 f0       	breq	.+22     	; 0x7c80 <__fp_splitA+0x10>
    7c6a:	5f 3f       	cpi	r21, 0xFF	; 255
    7c6c:	71 f0       	breq	.+28     	; 0x7c8a <__fp_splitA+0x1a>
    7c6e:	47 95       	ror	r20

00007c70 <__fp_splitA>:
    7c70:	88 0f       	add	r24, r24
    7c72:	97 fb       	bst	r25, 7
    7c74:	99 1f       	adc	r25, r25
    7c76:	61 f0       	breq	.+24     	; 0x7c90 <__fp_splitA+0x20>
    7c78:	9f 3f       	cpi	r25, 0xFF	; 255
    7c7a:	79 f0       	breq	.+30     	; 0x7c9a <__fp_splitA+0x2a>
    7c7c:	87 95       	ror	r24
    7c7e:	08 95       	ret
    7c80:	12 16       	cp	r1, r18
    7c82:	13 06       	cpc	r1, r19
    7c84:	14 06       	cpc	r1, r20
    7c86:	55 1f       	adc	r21, r21
    7c88:	f2 cf       	rjmp	.-28     	; 0x7c6e <__fp_split3+0xe>
    7c8a:	46 95       	lsr	r20
    7c8c:	f1 df       	rcall	.-30     	; 0x7c70 <__fp_splitA>
    7c8e:	08 c0       	rjmp	.+16     	; 0x7ca0 <__fp_splitA+0x30>
    7c90:	16 16       	cp	r1, r22
    7c92:	17 06       	cpc	r1, r23
    7c94:	18 06       	cpc	r1, r24
    7c96:	99 1f       	adc	r25, r25
    7c98:	f1 cf       	rjmp	.-30     	; 0x7c7c <__fp_splitA+0xc>
    7c9a:	86 95       	lsr	r24
    7c9c:	71 05       	cpc	r23, r1
    7c9e:	61 05       	cpc	r22, r1
    7ca0:	08 94       	sec
    7ca2:	08 95       	ret

00007ca4 <__fp_zero>:
    7ca4:	e8 94       	clt

00007ca6 <__fp_szero>:
    7ca6:	bb 27       	eor	r27, r27
    7ca8:	66 27       	eor	r22, r22
    7caa:	77 27       	eor	r23, r23
    7cac:	cb 01       	movw	r24, r22
    7cae:	97 f9       	bld	r25, 7
    7cb0:	08 95       	ret

00007cb2 <__gesf2>:
    7cb2:	28 d1       	rcall	.+592    	; 0x7f04 <__fp_cmp>
    7cb4:	08 f4       	brcc	.+2      	; 0x7cb8 <__gesf2+0x6>
    7cb6:	8f ef       	ldi	r24, 0xFF	; 255
    7cb8:	08 95       	ret
    7cba:	0e f0       	brts	.+2      	; 0x7cbe <__gesf2+0xc>
    7cbc:	47 c1       	rjmp	.+654    	; 0x7f4c <__fp_mpack>
    7cbe:	ae cf       	rjmp	.-164    	; 0x7c1c <__fp_nan>
    7cc0:	68 94       	set
    7cc2:	a6 cf       	rjmp	.-180    	; 0x7c10 <__fp_inf>

00007cc4 <log>:
    7cc4:	d5 df       	rcall	.-86     	; 0x7c70 <__fp_splitA>
    7cc6:	c8 f3       	brcs	.-14     	; 0x7cba <__gesf2+0x8>
    7cc8:	99 23       	and	r25, r25
    7cca:	d1 f3       	breq	.-12     	; 0x7cc0 <__gesf2+0xe>
    7ccc:	c6 f3       	brts	.-16     	; 0x7cbe <__gesf2+0xc>
    7cce:	df 93       	push	r29
    7cd0:	cf 93       	push	r28
    7cd2:	1f 93       	push	r17
    7cd4:	0f 93       	push	r16
    7cd6:	ff 92       	push	r15
    7cd8:	c9 2f       	mov	r28, r25
    7cda:	dd 27       	eor	r29, r29
    7cdc:	88 23       	and	r24, r24
    7cde:	2a f0       	brmi	.+10     	; 0x7cea <log+0x26>
    7ce0:	21 97       	sbiw	r28, 0x01	; 1
    7ce2:	66 0f       	add	r22, r22
    7ce4:	77 1f       	adc	r23, r23
    7ce6:	88 1f       	adc	r24, r24
    7ce8:	da f7       	brpl	.-10     	; 0x7ce0 <log+0x1c>
    7cea:	20 e0       	ldi	r18, 0x00	; 0
    7cec:	30 e0       	ldi	r19, 0x00	; 0
    7cee:	40 e8       	ldi	r20, 0x80	; 128
    7cf0:	5f eb       	ldi	r21, 0xBF	; 191
    7cf2:	9f e3       	ldi	r25, 0x3F	; 63
    7cf4:	88 39       	cpi	r24, 0x98	; 152
    7cf6:	20 f0       	brcs	.+8      	; 0x7d00 <log+0x3c>
    7cf8:	80 3e       	cpi	r24, 0xE0	; 224
    7cfa:	30 f0       	brcs	.+12     	; 0x7d08 <log+0x44>
    7cfc:	21 96       	adiw	r28, 0x01	; 1
    7cfe:	8f 77       	andi	r24, 0x7F	; 127
    7d00:	52 de       	rcall	.-860    	; 0x79a6 <__addsf3>
    7d02:	e8 eb       	ldi	r30, 0xB8	; 184
    7d04:	f0 e0       	ldi	r31, 0x00	; 0
    7d06:	03 c0       	rjmp	.+6      	; 0x7d0e <log+0x4a>
    7d08:	4e de       	rcall	.-868    	; 0x79a6 <__addsf3>
    7d0a:	e5 ee       	ldi	r30, 0xE5	; 229
    7d0c:	f0 e0       	ldi	r31, 0x00	; 0
    7d0e:	2c d1       	rcall	.+600    	; 0x7f68 <__fp_powser>
    7d10:	8b 01       	movw	r16, r22
    7d12:	be 01       	movw	r22, r28
    7d14:	ec 01       	movw	r28, r24
    7d16:	fb 2e       	mov	r15, r27
    7d18:	6f 57       	subi	r22, 0x7F	; 127
    7d1a:	71 09       	sbc	r23, r1
    7d1c:	75 95       	asr	r23
    7d1e:	77 1f       	adc	r23, r23
    7d20:	88 0b       	sbc	r24, r24
    7d22:	99 0b       	sbc	r25, r25
    7d24:	3a df       	rcall	.-396    	; 0x7b9a <__floatsisf>
    7d26:	28 e1       	ldi	r18, 0x18	; 24
    7d28:	32 e7       	ldi	r19, 0x72	; 114
    7d2a:	41 e3       	ldi	r20, 0x31	; 49
    7d2c:	5f e3       	ldi	r21, 0x3F	; 63
    7d2e:	16 d0       	rcall	.+44     	; 0x7d5c <__mulsf3x>
    7d30:	af 2d       	mov	r26, r15
    7d32:	98 01       	movw	r18, r16
    7d34:	ae 01       	movw	r20, r28
    7d36:	ff 90       	pop	r15
    7d38:	0f 91       	pop	r16
    7d3a:	1f 91       	pop	r17
    7d3c:	cf 91       	pop	r28
    7d3e:	df 91       	pop	r29
    7d40:	43 de       	rcall	.-890    	; 0x79c8 <__addsf3x>
    7d42:	7d cf       	rjmp	.-262    	; 0x7c3e <__fp_round>

00007d44 <__mulsf3>:
    7d44:	0b d0       	rcall	.+22     	; 0x7d5c <__mulsf3x>
    7d46:	7b cf       	rjmp	.-266    	; 0x7c3e <__fp_round>
    7d48:	6c df       	rcall	.-296    	; 0x7c22 <__fp_pscA>
    7d4a:	28 f0       	brcs	.+10     	; 0x7d56 <__mulsf3+0x12>
    7d4c:	71 df       	rcall	.-286    	; 0x7c30 <__fp_pscB>
    7d4e:	18 f0       	brcs	.+6      	; 0x7d56 <__mulsf3+0x12>
    7d50:	95 23       	and	r25, r21
    7d52:	09 f0       	breq	.+2      	; 0x7d56 <__mulsf3+0x12>
    7d54:	5d cf       	rjmp	.-326    	; 0x7c10 <__fp_inf>
    7d56:	62 cf       	rjmp	.-316    	; 0x7c1c <__fp_nan>
    7d58:	11 24       	eor	r1, r1
    7d5a:	a5 cf       	rjmp	.-182    	; 0x7ca6 <__fp_szero>

00007d5c <__mulsf3x>:
    7d5c:	81 df       	rcall	.-254    	; 0x7c60 <__fp_split3>
    7d5e:	a0 f3       	brcs	.-24     	; 0x7d48 <__mulsf3+0x4>

00007d60 <__mulsf3_pse>:
    7d60:	95 9f       	mul	r25, r21
    7d62:	d1 f3       	breq	.-12     	; 0x7d58 <__mulsf3+0x14>
    7d64:	95 0f       	add	r25, r21
    7d66:	50 e0       	ldi	r21, 0x00	; 0
    7d68:	55 1f       	adc	r21, r21
    7d6a:	62 9f       	mul	r22, r18
    7d6c:	f0 01       	movw	r30, r0
    7d6e:	72 9f       	mul	r23, r18
    7d70:	bb 27       	eor	r27, r27
    7d72:	f0 0d       	add	r31, r0
    7d74:	b1 1d       	adc	r27, r1
    7d76:	63 9f       	mul	r22, r19
    7d78:	aa 27       	eor	r26, r26
    7d7a:	f0 0d       	add	r31, r0
    7d7c:	b1 1d       	adc	r27, r1
    7d7e:	aa 1f       	adc	r26, r26
    7d80:	64 9f       	mul	r22, r20
    7d82:	66 27       	eor	r22, r22
    7d84:	b0 0d       	add	r27, r0
    7d86:	a1 1d       	adc	r26, r1
    7d88:	66 1f       	adc	r22, r22
    7d8a:	82 9f       	mul	r24, r18
    7d8c:	22 27       	eor	r18, r18
    7d8e:	b0 0d       	add	r27, r0
    7d90:	a1 1d       	adc	r26, r1
    7d92:	62 1f       	adc	r22, r18
    7d94:	73 9f       	mul	r23, r19
    7d96:	b0 0d       	add	r27, r0
    7d98:	a1 1d       	adc	r26, r1
    7d9a:	62 1f       	adc	r22, r18
    7d9c:	83 9f       	mul	r24, r19
    7d9e:	a0 0d       	add	r26, r0
    7da0:	61 1d       	adc	r22, r1
    7da2:	22 1f       	adc	r18, r18
    7da4:	74 9f       	mul	r23, r20
    7da6:	33 27       	eor	r19, r19
    7da8:	a0 0d       	add	r26, r0
    7daa:	61 1d       	adc	r22, r1
    7dac:	23 1f       	adc	r18, r19
    7dae:	84 9f       	mul	r24, r20
    7db0:	60 0d       	add	r22, r0
    7db2:	21 1d       	adc	r18, r1
    7db4:	82 2f       	mov	r24, r18
    7db6:	76 2f       	mov	r23, r22
    7db8:	6a 2f       	mov	r22, r26
    7dba:	11 24       	eor	r1, r1
    7dbc:	9f 57       	subi	r25, 0x7F	; 127
    7dbe:	50 40       	sbci	r21, 0x00	; 0
    7dc0:	8a f0       	brmi	.+34     	; 0x7de4 <__mulsf3_pse+0x84>
    7dc2:	e1 f0       	breq	.+56     	; 0x7dfc <__mulsf3_pse+0x9c>
    7dc4:	88 23       	and	r24, r24
    7dc6:	4a f0       	brmi	.+18     	; 0x7dda <__mulsf3_pse+0x7a>
    7dc8:	ee 0f       	add	r30, r30
    7dca:	ff 1f       	adc	r31, r31
    7dcc:	bb 1f       	adc	r27, r27
    7dce:	66 1f       	adc	r22, r22
    7dd0:	77 1f       	adc	r23, r23
    7dd2:	88 1f       	adc	r24, r24
    7dd4:	91 50       	subi	r25, 0x01	; 1
    7dd6:	50 40       	sbci	r21, 0x00	; 0
    7dd8:	a9 f7       	brne	.-22     	; 0x7dc4 <__mulsf3_pse+0x64>
    7dda:	9e 3f       	cpi	r25, 0xFE	; 254
    7ddc:	51 05       	cpc	r21, r1
    7dde:	70 f0       	brcs	.+28     	; 0x7dfc <__mulsf3_pse+0x9c>
    7de0:	17 cf       	rjmp	.-466    	; 0x7c10 <__fp_inf>
    7de2:	61 cf       	rjmp	.-318    	; 0x7ca6 <__fp_szero>
    7de4:	5f 3f       	cpi	r21, 0xFF	; 255
    7de6:	ec f3       	brlt	.-6      	; 0x7de2 <__mulsf3_pse+0x82>
    7de8:	98 3e       	cpi	r25, 0xE8	; 232
    7dea:	dc f3       	brlt	.-10     	; 0x7de2 <__mulsf3_pse+0x82>
    7dec:	86 95       	lsr	r24
    7dee:	77 95       	ror	r23
    7df0:	67 95       	ror	r22
    7df2:	b7 95       	ror	r27
    7df4:	f7 95       	ror	r31
    7df6:	e7 95       	ror	r30
    7df8:	9f 5f       	subi	r25, 0xFF	; 255
    7dfa:	c1 f7       	brne	.-16     	; 0x7dec <__mulsf3_pse+0x8c>
    7dfc:	fe 2b       	or	r31, r30
    7dfe:	88 0f       	add	r24, r24
    7e00:	91 1d       	adc	r25, r1
    7e02:	96 95       	lsr	r25
    7e04:	87 95       	ror	r24
    7e06:	97 f9       	bld	r25, 7
    7e08:	08 95       	ret

00007e0a <pow>:
    7e0a:	fa 01       	movw	r30, r20
    7e0c:	ee 0f       	add	r30, r30
    7e0e:	ff 1f       	adc	r31, r31
    7e10:	30 96       	adiw	r30, 0x00	; 0
    7e12:	21 05       	cpc	r18, r1
    7e14:	31 05       	cpc	r19, r1
    7e16:	99 f1       	breq	.+102    	; 0x7e7e <pow+0x74>
    7e18:	61 15       	cp	r22, r1
    7e1a:	71 05       	cpc	r23, r1
    7e1c:	61 f4       	brne	.+24     	; 0x7e36 <pow+0x2c>
    7e1e:	80 38       	cpi	r24, 0x80	; 128
    7e20:	bf e3       	ldi	r27, 0x3F	; 63
    7e22:	9b 07       	cpc	r25, r27
    7e24:	49 f1       	breq	.+82     	; 0x7e78 <pow+0x6e>
    7e26:	68 94       	set
    7e28:	90 38       	cpi	r25, 0x80	; 128
    7e2a:	81 05       	cpc	r24, r1
    7e2c:	61 f0       	breq	.+24     	; 0x7e46 <pow+0x3c>
    7e2e:	80 38       	cpi	r24, 0x80	; 128
    7e30:	bf ef       	ldi	r27, 0xFF	; 255
    7e32:	9b 07       	cpc	r25, r27
    7e34:	41 f0       	breq	.+16     	; 0x7e46 <pow+0x3c>
    7e36:	99 23       	and	r25, r25
    7e38:	42 f5       	brpl	.+80     	; 0x7e8a <pow+0x80>
    7e3a:	ff 3f       	cpi	r31, 0xFF	; 255
    7e3c:	e1 05       	cpc	r30, r1
    7e3e:	31 05       	cpc	r19, r1
    7e40:	21 05       	cpc	r18, r1
    7e42:	11 f1       	breq	.+68     	; 0x7e88 <pow+0x7e>
    7e44:	e8 94       	clt
    7e46:	08 94       	sec
    7e48:	e7 95       	ror	r30
    7e4a:	d9 01       	movw	r26, r18
    7e4c:	aa 23       	and	r26, r26
    7e4e:	29 f4       	brne	.+10     	; 0x7e5a <pow+0x50>
    7e50:	ab 2f       	mov	r26, r27
    7e52:	be 2f       	mov	r27, r30
    7e54:	f8 5f       	subi	r31, 0xF8	; 248
    7e56:	d0 f3       	brcs	.-12     	; 0x7e4c <pow+0x42>
    7e58:	10 c0       	rjmp	.+32     	; 0x7e7a <pow+0x70>
    7e5a:	ff 5f       	subi	r31, 0xFF	; 255
    7e5c:	70 f4       	brcc	.+28     	; 0x7e7a <pow+0x70>
    7e5e:	a6 95       	lsr	r26
    7e60:	e0 f7       	brcc	.-8      	; 0x7e5a <pow+0x50>
    7e62:	f7 39       	cpi	r31, 0x97	; 151
    7e64:	50 f0       	brcs	.+20     	; 0x7e7a <pow+0x70>
    7e66:	19 f0       	breq	.+6      	; 0x7e6e <pow+0x64>
    7e68:	ff 3a       	cpi	r31, 0xAF	; 175
    7e6a:	38 f4       	brcc	.+14     	; 0x7e7a <pow+0x70>
    7e6c:	9f 77       	andi	r25, 0x7F	; 127
    7e6e:	9f 93       	push	r25
    7e70:	0c d0       	rcall	.+24     	; 0x7e8a <pow+0x80>
    7e72:	0f 90       	pop	r0
    7e74:	07 fc       	sbrc	r0, 7
    7e76:	90 58       	subi	r25, 0x80	; 128
    7e78:	08 95       	ret
    7e7a:	3e f0       	brts	.+14     	; 0x7e8a <pow+0x80>
    7e7c:	cf ce       	rjmp	.-610    	; 0x7c1c <__fp_nan>
    7e7e:	60 e0       	ldi	r22, 0x00	; 0
    7e80:	70 e0       	ldi	r23, 0x00	; 0
    7e82:	80 e8       	ldi	r24, 0x80	; 128
    7e84:	9f e3       	ldi	r25, 0x3F	; 63
    7e86:	08 95       	ret
    7e88:	4f e7       	ldi	r20, 0x7F	; 127
    7e8a:	9f 77       	andi	r25, 0x7F	; 127
    7e8c:	5f 93       	push	r21
    7e8e:	4f 93       	push	r20
    7e90:	3f 93       	push	r19
    7e92:	2f 93       	push	r18
    7e94:	17 df       	rcall	.-466    	; 0x7cc4 <log>
    7e96:	2f 91       	pop	r18
    7e98:	3f 91       	pop	r19
    7e9a:	4f 91       	pop	r20
    7e9c:	5f 91       	pop	r21
    7e9e:	52 df       	rcall	.-348    	; 0x7d44 <__mulsf3>
    7ea0:	05 c0       	rjmp	.+10     	; 0x7eac <exp>
    7ea2:	19 f4       	brne	.+6      	; 0x7eaa <pow+0xa0>
    7ea4:	0e f0       	brts	.+2      	; 0x7ea8 <pow+0x9e>
    7ea6:	b4 ce       	rjmp	.-664    	; 0x7c10 <__fp_inf>
    7ea8:	fd ce       	rjmp	.-518    	; 0x7ca4 <__fp_zero>
    7eaa:	b8 ce       	rjmp	.-656    	; 0x7c1c <__fp_nan>

00007eac <exp>:
    7eac:	e1 de       	rcall	.-574    	; 0x7c70 <__fp_splitA>
    7eae:	c8 f3       	brcs	.-14     	; 0x7ea2 <pow+0x98>
    7eb0:	96 38       	cpi	r25, 0x86	; 134
    7eb2:	c0 f7       	brcc	.-16     	; 0x7ea4 <pow+0x9a>
    7eb4:	07 f8       	bld	r0, 7
    7eb6:	0f 92       	push	r0
    7eb8:	e8 94       	clt
    7eba:	2b e3       	ldi	r18, 0x3B	; 59
    7ebc:	3a ea       	ldi	r19, 0xAA	; 170
    7ebe:	48 eb       	ldi	r20, 0xB8	; 184
    7ec0:	5f e7       	ldi	r21, 0x7F	; 127
    7ec2:	4e df       	rcall	.-356    	; 0x7d60 <__mulsf3_pse>
    7ec4:	0f 92       	push	r0
    7ec6:	0f 92       	push	r0
    7ec8:	0f 92       	push	r0
    7eca:	4d b7       	in	r20, 0x3d	; 61
    7ecc:	5e b7       	in	r21, 0x3e	; 62
    7ece:	0f 92       	push	r0
    7ed0:	ad d0       	rcall	.+346    	; 0x802c <modf>
    7ed2:	e2 e1       	ldi	r30, 0x12	; 18
    7ed4:	f1 e0       	ldi	r31, 0x01	; 1
    7ed6:	48 d0       	rcall	.+144    	; 0x7f68 <__fp_powser>
    7ed8:	4f 91       	pop	r20
    7eda:	5f 91       	pop	r21
    7edc:	ef 91       	pop	r30
    7ede:	ff 91       	pop	r31
    7ee0:	e5 95       	asr	r30
    7ee2:	ee 1f       	adc	r30, r30
    7ee4:	ff 1f       	adc	r31, r31
    7ee6:	49 f0       	breq	.+18     	; 0x7efa <exp+0x4e>
    7ee8:	fe 57       	subi	r31, 0x7E	; 126
    7eea:	e0 68       	ori	r30, 0x80	; 128
    7eec:	44 27       	eor	r20, r20
    7eee:	ee 0f       	add	r30, r30
    7ef0:	44 1f       	adc	r20, r20
    7ef2:	fa 95       	dec	r31
    7ef4:	e1 f7       	brne	.-8      	; 0x7eee <exp+0x42>
    7ef6:	41 95       	neg	r20
    7ef8:	55 0b       	sbc	r21, r21
    7efa:	64 d0       	rcall	.+200    	; 0x7fc4 <ldexp>
    7efc:	0f 90       	pop	r0
    7efe:	07 fe       	sbrs	r0, 7
    7f00:	58 c0       	rjmp	.+176    	; 0x7fb2 <inverse>
    7f02:	08 95       	ret

00007f04 <__fp_cmp>:
    7f04:	99 0f       	add	r25, r25
    7f06:	00 08       	sbc	r0, r0
    7f08:	55 0f       	add	r21, r21
    7f0a:	aa 0b       	sbc	r26, r26
    7f0c:	e0 e8       	ldi	r30, 0x80	; 128
    7f0e:	fe ef       	ldi	r31, 0xFE	; 254
    7f10:	16 16       	cp	r1, r22
    7f12:	17 06       	cpc	r1, r23
    7f14:	e8 07       	cpc	r30, r24
    7f16:	f9 07       	cpc	r31, r25
    7f18:	c0 f0       	brcs	.+48     	; 0x7f4a <__fp_cmp+0x46>
    7f1a:	12 16       	cp	r1, r18
    7f1c:	13 06       	cpc	r1, r19
    7f1e:	e4 07       	cpc	r30, r20
    7f20:	f5 07       	cpc	r31, r21
    7f22:	98 f0       	brcs	.+38     	; 0x7f4a <__fp_cmp+0x46>
    7f24:	62 1b       	sub	r22, r18
    7f26:	73 0b       	sbc	r23, r19
    7f28:	84 0b       	sbc	r24, r20
    7f2a:	95 0b       	sbc	r25, r21
    7f2c:	39 f4       	brne	.+14     	; 0x7f3c <__fp_cmp+0x38>
    7f2e:	0a 26       	eor	r0, r26
    7f30:	61 f0       	breq	.+24     	; 0x7f4a <__fp_cmp+0x46>
    7f32:	23 2b       	or	r18, r19
    7f34:	24 2b       	or	r18, r20
    7f36:	25 2b       	or	r18, r21
    7f38:	21 f4       	brne	.+8      	; 0x7f42 <__fp_cmp+0x3e>
    7f3a:	08 95       	ret
    7f3c:	0a 26       	eor	r0, r26
    7f3e:	09 f4       	brne	.+2      	; 0x7f42 <__fp_cmp+0x3e>
    7f40:	a1 40       	sbci	r26, 0x01	; 1
    7f42:	a6 95       	lsr	r26
    7f44:	8f ef       	ldi	r24, 0xFF	; 255
    7f46:	81 1d       	adc	r24, r1
    7f48:	81 1d       	adc	r24, r1
    7f4a:	08 95       	ret

00007f4c <__fp_mpack>:
    7f4c:	9f 3f       	cpi	r25, 0xFF	; 255
    7f4e:	31 f0       	breq	.+12     	; 0x7f5c <__fp_mpack_finite+0xc>

00007f50 <__fp_mpack_finite>:
    7f50:	91 50       	subi	r25, 0x01	; 1
    7f52:	20 f4       	brcc	.+8      	; 0x7f5c <__fp_mpack_finite+0xc>
    7f54:	87 95       	ror	r24
    7f56:	77 95       	ror	r23
    7f58:	67 95       	ror	r22
    7f5a:	b7 95       	ror	r27
    7f5c:	88 0f       	add	r24, r24
    7f5e:	91 1d       	adc	r25, r1
    7f60:	96 95       	lsr	r25
    7f62:	87 95       	ror	r24
    7f64:	97 f9       	bld	r25, 7
    7f66:	08 95       	ret

00007f68 <__fp_powser>:
    7f68:	df 93       	push	r29
    7f6a:	cf 93       	push	r28
    7f6c:	1f 93       	push	r17
    7f6e:	0f 93       	push	r16
    7f70:	ff 92       	push	r15
    7f72:	ef 92       	push	r14
    7f74:	df 92       	push	r13
    7f76:	7b 01       	movw	r14, r22
    7f78:	8c 01       	movw	r16, r24
    7f7a:	68 94       	set
    7f7c:	05 c0       	rjmp	.+10     	; 0x7f88 <__fp_powser+0x20>
    7f7e:	da 2e       	mov	r13, r26
    7f80:	ef 01       	movw	r28, r30
    7f82:	ec de       	rcall	.-552    	; 0x7d5c <__mulsf3x>
    7f84:	fe 01       	movw	r30, r28
    7f86:	e8 94       	clt
    7f88:	a5 91       	lpm	r26, Z+
    7f8a:	25 91       	lpm	r18, Z+
    7f8c:	35 91       	lpm	r19, Z+
    7f8e:	45 91       	lpm	r20, Z+
    7f90:	55 91       	lpm	r21, Z+
    7f92:	ae f3       	brts	.-22     	; 0x7f7e <__fp_powser+0x16>
    7f94:	ef 01       	movw	r28, r30
    7f96:	18 dd       	rcall	.-1488   	; 0x79c8 <__addsf3x>
    7f98:	fe 01       	movw	r30, r28
    7f9a:	97 01       	movw	r18, r14
    7f9c:	a8 01       	movw	r20, r16
    7f9e:	da 94       	dec	r13
    7fa0:	79 f7       	brne	.-34     	; 0x7f80 <__fp_powser+0x18>
    7fa2:	df 90       	pop	r13
    7fa4:	ef 90       	pop	r14
    7fa6:	ff 90       	pop	r15
    7fa8:	0f 91       	pop	r16
    7faa:	1f 91       	pop	r17
    7fac:	cf 91       	pop	r28
    7fae:	df 91       	pop	r29
    7fb0:	08 95       	ret

00007fb2 <inverse>:
    7fb2:	9b 01       	movw	r18, r22
    7fb4:	ac 01       	movw	r20, r24
    7fb6:	60 e0       	ldi	r22, 0x00	; 0
    7fb8:	70 e0       	ldi	r23, 0x00	; 0
    7fba:	80 e8       	ldi	r24, 0x80	; 128
    7fbc:	9f e3       	ldi	r25, 0x3F	; 63
    7fbe:	57 cd       	rjmp	.-1362   	; 0x7a6e <__divsf3>
    7fc0:	27 ce       	rjmp	.-946    	; 0x7c10 <__fp_inf>
    7fc2:	c4 cf       	rjmp	.-120    	; 0x7f4c <__fp_mpack>

00007fc4 <ldexp>:
    7fc4:	55 de       	rcall	.-854    	; 0x7c70 <__fp_splitA>
    7fc6:	e8 f3       	brcs	.-6      	; 0x7fc2 <inverse+0x10>
    7fc8:	99 23       	and	r25, r25
    7fca:	d9 f3       	breq	.-10     	; 0x7fc2 <inverse+0x10>
    7fcc:	94 0f       	add	r25, r20
    7fce:	51 1d       	adc	r21, r1
    7fd0:	bb f3       	brvs	.-18     	; 0x7fc0 <inverse+0xe>
    7fd2:	91 50       	subi	r25, 0x01	; 1
    7fd4:	50 40       	sbci	r21, 0x00	; 0
    7fd6:	94 f0       	brlt	.+36     	; 0x7ffc <ldexp+0x38>
    7fd8:	59 f0       	breq	.+22     	; 0x7ff0 <ldexp+0x2c>
    7fda:	88 23       	and	r24, r24
    7fdc:	32 f0       	brmi	.+12     	; 0x7fea <ldexp+0x26>
    7fde:	66 0f       	add	r22, r22
    7fe0:	77 1f       	adc	r23, r23
    7fe2:	88 1f       	adc	r24, r24
    7fe4:	91 50       	subi	r25, 0x01	; 1
    7fe6:	50 40       	sbci	r21, 0x00	; 0
    7fe8:	c1 f7       	brne	.-16     	; 0x7fda <ldexp+0x16>
    7fea:	9e 3f       	cpi	r25, 0xFE	; 254
    7fec:	51 05       	cpc	r21, r1
    7fee:	44 f7       	brge	.-48     	; 0x7fc0 <inverse+0xe>
    7ff0:	88 0f       	add	r24, r24
    7ff2:	91 1d       	adc	r25, r1
    7ff4:	96 95       	lsr	r25
    7ff6:	87 95       	ror	r24
    7ff8:	97 f9       	bld	r25, 7
    7ffa:	08 95       	ret
    7ffc:	5f 3f       	cpi	r21, 0xFF	; 255
    7ffe:	ac f0       	brlt	.+42     	; 0x802a <ldexp+0x66>
    8000:	98 3e       	cpi	r25, 0xE8	; 232
    8002:	9c f0       	brlt	.+38     	; 0x802a <ldexp+0x66>
    8004:	bb 27       	eor	r27, r27
    8006:	86 95       	lsr	r24
    8008:	77 95       	ror	r23
    800a:	67 95       	ror	r22
    800c:	b7 95       	ror	r27
    800e:	08 f4       	brcc	.+2      	; 0x8012 <ldexp+0x4e>
    8010:	b1 60       	ori	r27, 0x01	; 1
    8012:	93 95       	inc	r25
    8014:	c1 f7       	brne	.-16     	; 0x8006 <ldexp+0x42>
    8016:	bb 0f       	add	r27, r27
    8018:	58 f7       	brcc	.-42     	; 0x7ff0 <ldexp+0x2c>
    801a:	11 f4       	brne	.+4      	; 0x8020 <ldexp+0x5c>
    801c:	60 ff       	sbrs	r22, 0
    801e:	e8 cf       	rjmp	.-48     	; 0x7ff0 <ldexp+0x2c>
    8020:	6f 5f       	subi	r22, 0xFF	; 255
    8022:	7f 4f       	sbci	r23, 0xFF	; 255
    8024:	8f 4f       	sbci	r24, 0xFF	; 255
    8026:	9f 4f       	sbci	r25, 0xFF	; 255
    8028:	e3 cf       	rjmp	.-58     	; 0x7ff0 <ldexp+0x2c>
    802a:	3d ce       	rjmp	.-902    	; 0x7ca6 <__fp_szero>

0000802c <modf>:
    802c:	fa 01       	movw	r30, r20
    802e:	dc 01       	movw	r26, r24
    8030:	aa 0f       	add	r26, r26
    8032:	bb 1f       	adc	r27, r27
    8034:	9b 01       	movw	r18, r22
    8036:	ac 01       	movw	r20, r24
    8038:	bf 57       	subi	r27, 0x7F	; 127
    803a:	28 f4       	brcc	.+10     	; 0x8046 <modf+0x1a>
    803c:	22 27       	eor	r18, r18
    803e:	33 27       	eor	r19, r19
    8040:	44 27       	eor	r20, r20
    8042:	50 78       	andi	r21, 0x80	; 128
    8044:	1f c0       	rjmp	.+62     	; 0x8084 <modf+0x58>
    8046:	b7 51       	subi	r27, 0x17	; 23
    8048:	88 f4       	brcc	.+34     	; 0x806c <modf+0x40>
    804a:	ab 2f       	mov	r26, r27
    804c:	00 24       	eor	r0, r0
    804e:	46 95       	lsr	r20
    8050:	37 95       	ror	r19
    8052:	27 95       	ror	r18
    8054:	01 1c       	adc	r0, r1
    8056:	a3 95       	inc	r26
    8058:	d2 f3       	brmi	.-12     	; 0x804e <modf+0x22>
    805a:	00 20       	and	r0, r0
    805c:	69 f0       	breq	.+26     	; 0x8078 <modf+0x4c>
    805e:	22 0f       	add	r18, r18
    8060:	33 1f       	adc	r19, r19
    8062:	44 1f       	adc	r20, r20
    8064:	b3 95       	inc	r27
    8066:	da f3       	brmi	.-10     	; 0x805e <modf+0x32>
    8068:	0d d0       	rcall	.+26     	; 0x8084 <modf+0x58>
    806a:	9c cc       	rjmp	.-1736   	; 0x79a4 <__subsf3>
    806c:	61 30       	cpi	r22, 0x01	; 1
    806e:	71 05       	cpc	r23, r1
    8070:	a0 e8       	ldi	r26, 0x80	; 128
    8072:	8a 07       	cpc	r24, r26
    8074:	b9 46       	sbci	r27, 0x69	; 105
    8076:	30 f4       	brcc	.+12     	; 0x8084 <modf+0x58>
    8078:	9b 01       	movw	r18, r22
    807a:	ac 01       	movw	r20, r24
    807c:	66 27       	eor	r22, r22
    807e:	77 27       	eor	r23, r23
    8080:	88 27       	eor	r24, r24
    8082:	90 78       	andi	r25, 0x80	; 128
    8084:	30 96       	adiw	r30, 0x00	; 0
    8086:	21 f0       	breq	.+8      	; 0x8090 <modf+0x64>
    8088:	20 83       	st	Z, r18
    808a:	31 83       	std	Z+1, r19	; 0x01
    808c:	42 83       	std	Z+2, r20	; 0x02
    808e:	53 83       	std	Z+3, r21	; 0x03
    8090:	08 95       	ret

00008092 <__mulsi3>:
    8092:	62 9f       	mul	r22, r18
    8094:	d0 01       	movw	r26, r0
    8096:	73 9f       	mul	r23, r19
    8098:	f0 01       	movw	r30, r0
    809a:	82 9f       	mul	r24, r18
    809c:	e0 0d       	add	r30, r0
    809e:	f1 1d       	adc	r31, r1
    80a0:	64 9f       	mul	r22, r20
    80a2:	e0 0d       	add	r30, r0
    80a4:	f1 1d       	adc	r31, r1
    80a6:	92 9f       	mul	r25, r18
    80a8:	f0 0d       	add	r31, r0
    80aa:	83 9f       	mul	r24, r19
    80ac:	f0 0d       	add	r31, r0
    80ae:	74 9f       	mul	r23, r20
    80b0:	f0 0d       	add	r31, r0
    80b2:	65 9f       	mul	r22, r21
    80b4:	f0 0d       	add	r31, r0
    80b6:	99 27       	eor	r25, r25
    80b8:	72 9f       	mul	r23, r18
    80ba:	b0 0d       	add	r27, r0
    80bc:	e1 1d       	adc	r30, r1
    80be:	f9 1f       	adc	r31, r25
    80c0:	63 9f       	mul	r22, r19
    80c2:	b0 0d       	add	r27, r0
    80c4:	e1 1d       	adc	r30, r1
    80c6:	f9 1f       	adc	r31, r25
    80c8:	bd 01       	movw	r22, r26
    80ca:	cf 01       	movw	r24, r30
    80cc:	11 24       	eor	r1, r1
    80ce:	08 95       	ret

000080d0 <__udivmodhi4>:
    80d0:	aa 1b       	sub	r26, r26
    80d2:	bb 1b       	sub	r27, r27
    80d4:	51 e1       	ldi	r21, 0x11	; 17
    80d6:	07 c0       	rjmp	.+14     	; 0x80e6 <__udivmodhi4_ep>

000080d8 <__udivmodhi4_loop>:
    80d8:	aa 1f       	adc	r26, r26
    80da:	bb 1f       	adc	r27, r27
    80dc:	a6 17       	cp	r26, r22
    80de:	b7 07       	cpc	r27, r23
    80e0:	10 f0       	brcs	.+4      	; 0x80e6 <__udivmodhi4_ep>
    80e2:	a6 1b       	sub	r26, r22
    80e4:	b7 0b       	sbc	r27, r23

000080e6 <__udivmodhi4_ep>:
    80e6:	88 1f       	adc	r24, r24
    80e8:	99 1f       	adc	r25, r25
    80ea:	5a 95       	dec	r21
    80ec:	a9 f7       	brne	.-22     	; 0x80d8 <__udivmodhi4_loop>
    80ee:	80 95       	com	r24
    80f0:	90 95       	com	r25
    80f2:	bc 01       	movw	r22, r24
    80f4:	cd 01       	movw	r24, r26
    80f6:	08 95       	ret

000080f8 <__udivmodsi4>:
    80f8:	a1 e2       	ldi	r26, 0x21	; 33
    80fa:	1a 2e       	mov	r1, r26
    80fc:	aa 1b       	sub	r26, r26
    80fe:	bb 1b       	sub	r27, r27
    8100:	fd 01       	movw	r30, r26
    8102:	0d c0       	rjmp	.+26     	; 0x811e <__udivmodsi4_ep>

00008104 <__udivmodsi4_loop>:
    8104:	aa 1f       	adc	r26, r26
    8106:	bb 1f       	adc	r27, r27
    8108:	ee 1f       	adc	r30, r30
    810a:	ff 1f       	adc	r31, r31
    810c:	a2 17       	cp	r26, r18
    810e:	b3 07       	cpc	r27, r19
    8110:	e4 07       	cpc	r30, r20
    8112:	f5 07       	cpc	r31, r21
    8114:	20 f0       	brcs	.+8      	; 0x811e <__udivmodsi4_ep>
    8116:	a2 1b       	sub	r26, r18
    8118:	b3 0b       	sbc	r27, r19
    811a:	e4 0b       	sbc	r30, r20
    811c:	f5 0b       	sbc	r31, r21

0000811e <__udivmodsi4_ep>:
    811e:	66 1f       	adc	r22, r22
    8120:	77 1f       	adc	r23, r23
    8122:	88 1f       	adc	r24, r24
    8124:	99 1f       	adc	r25, r25
    8126:	1a 94       	dec	r1
    8128:	69 f7       	brne	.-38     	; 0x8104 <__udivmodsi4_loop>
    812a:	60 95       	com	r22
    812c:	70 95       	com	r23
    812e:	80 95       	com	r24
    8130:	90 95       	com	r25
    8132:	9b 01       	movw	r18, r22
    8134:	ac 01       	movw	r20, r24
    8136:	bd 01       	movw	r22, r26
    8138:	cf 01       	movw	r24, r30
    813a:	08 95       	ret

0000813c <__divmodsi4>:
    813c:	97 fb       	bst	r25, 7
    813e:	09 2e       	mov	r0, r25
    8140:	05 26       	eor	r0, r21
    8142:	0e d0       	rcall	.+28     	; 0x8160 <__divmodsi4_neg1>
    8144:	57 fd       	sbrc	r21, 7
    8146:	04 d0       	rcall	.+8      	; 0x8150 <__divmodsi4_neg2>
    8148:	d7 df       	rcall	.-82     	; 0x80f8 <__udivmodsi4>
    814a:	0a d0       	rcall	.+20     	; 0x8160 <__divmodsi4_neg1>
    814c:	00 1c       	adc	r0, r0
    814e:	38 f4       	brcc	.+14     	; 0x815e <__divmodsi4_exit>

00008150 <__divmodsi4_neg2>:
    8150:	50 95       	com	r21
    8152:	40 95       	com	r20
    8154:	30 95       	com	r19
    8156:	21 95       	neg	r18
    8158:	3f 4f       	sbci	r19, 0xFF	; 255
    815a:	4f 4f       	sbci	r20, 0xFF	; 255
    815c:	5f 4f       	sbci	r21, 0xFF	; 255

0000815e <__divmodsi4_exit>:
    815e:	08 95       	ret

00008160 <__divmodsi4_neg1>:
    8160:	f6 f7       	brtc	.-4      	; 0x815e <__divmodsi4_exit>
    8162:	90 95       	com	r25
    8164:	80 95       	com	r24
    8166:	70 95       	com	r23
    8168:	61 95       	neg	r22
    816a:	7f 4f       	sbci	r23, 0xFF	; 255
    816c:	8f 4f       	sbci	r24, 0xFF	; 255
    816e:	9f 4f       	sbci	r25, 0xFF	; 255
    8170:	08 95       	ret

00008172 <__prologue_saves__>:
    8172:	2f 92       	push	r2
    8174:	3f 92       	push	r3
    8176:	4f 92       	push	r4
    8178:	5f 92       	push	r5
    817a:	6f 92       	push	r6
    817c:	7f 92       	push	r7
    817e:	8f 92       	push	r8
    8180:	9f 92       	push	r9
    8182:	af 92       	push	r10
    8184:	bf 92       	push	r11
    8186:	cf 92       	push	r12
    8188:	df 92       	push	r13
    818a:	ef 92       	push	r14
    818c:	ff 92       	push	r15
    818e:	0f 93       	push	r16
    8190:	1f 93       	push	r17
    8192:	cf 93       	push	r28
    8194:	df 93       	push	r29
    8196:	cd b7       	in	r28, 0x3d	; 61
    8198:	de b7       	in	r29, 0x3e	; 62
    819a:	ca 1b       	sub	r28, r26
    819c:	db 0b       	sbc	r29, r27
    819e:	0f b6       	in	r0, 0x3f	; 63
    81a0:	f8 94       	cli
    81a2:	de bf       	out	0x3e, r29	; 62
    81a4:	0f be       	out	0x3f, r0	; 63
    81a6:	cd bf       	out	0x3d, r28	; 61
    81a8:	09 94       	ijmp

000081aa <__epilogue_restores__>:
    81aa:	2a 88       	ldd	r2, Y+18	; 0x12
    81ac:	39 88       	ldd	r3, Y+17	; 0x11
    81ae:	48 88       	ldd	r4, Y+16	; 0x10
    81b0:	5f 84       	ldd	r5, Y+15	; 0x0f
    81b2:	6e 84       	ldd	r6, Y+14	; 0x0e
    81b4:	7d 84       	ldd	r7, Y+13	; 0x0d
    81b6:	8c 84       	ldd	r8, Y+12	; 0x0c
    81b8:	9b 84       	ldd	r9, Y+11	; 0x0b
    81ba:	aa 84       	ldd	r10, Y+10	; 0x0a
    81bc:	b9 84       	ldd	r11, Y+9	; 0x09
    81be:	c8 84       	ldd	r12, Y+8	; 0x08
    81c0:	df 80       	ldd	r13, Y+7	; 0x07
    81c2:	ee 80       	ldd	r14, Y+6	; 0x06
    81c4:	fd 80       	ldd	r15, Y+5	; 0x05
    81c6:	0c 81       	ldd	r16, Y+4	; 0x04
    81c8:	1b 81       	ldd	r17, Y+3	; 0x03
    81ca:	aa 81       	ldd	r26, Y+2	; 0x02
    81cc:	b9 81       	ldd	r27, Y+1	; 0x01
    81ce:	ce 0f       	add	r28, r30
    81d0:	d1 1d       	adc	r29, r1
    81d2:	0f b6       	in	r0, 0x3f	; 63
    81d4:	f8 94       	cli
    81d6:	de bf       	out	0x3e, r29	; 62
    81d8:	0f be       	out	0x3f, r0	; 63
    81da:	cd bf       	out	0x3d, r28	; 61
    81dc:	ed 01       	movw	r28, r26
    81de:	08 95       	ret

000081e0 <__ftoa_engine>:
    81e0:	28 30       	cpi	r18, 0x08	; 8
    81e2:	08 f0       	brcs	.+2      	; 0x81e6 <__ftoa_engine+0x6>
    81e4:	27 e0       	ldi	r18, 0x07	; 7
    81e6:	33 27       	eor	r19, r19
    81e8:	da 01       	movw	r26, r20
    81ea:	99 0f       	add	r25, r25
    81ec:	31 1d       	adc	r19, r1
    81ee:	87 fd       	sbrc	r24, 7
    81f0:	91 60       	ori	r25, 0x01	; 1
    81f2:	00 96       	adiw	r24, 0x00	; 0
    81f4:	61 05       	cpc	r22, r1
    81f6:	71 05       	cpc	r23, r1
    81f8:	39 f4       	brne	.+14     	; 0x8208 <__ftoa_engine+0x28>
    81fa:	32 60       	ori	r19, 0x02	; 2
    81fc:	2e 5f       	subi	r18, 0xFE	; 254
    81fe:	3d 93       	st	X+, r19
    8200:	30 e3       	ldi	r19, 0x30	; 48
    8202:	2a 95       	dec	r18
    8204:	e1 f7       	brne	.-8      	; 0x81fe <__ftoa_engine+0x1e>
    8206:	08 95       	ret
    8208:	9f 3f       	cpi	r25, 0xFF	; 255
    820a:	30 f0       	brcs	.+12     	; 0x8218 <__ftoa_engine+0x38>
    820c:	80 38       	cpi	r24, 0x80	; 128
    820e:	71 05       	cpc	r23, r1
    8210:	61 05       	cpc	r22, r1
    8212:	09 f0       	breq	.+2      	; 0x8216 <__ftoa_engine+0x36>
    8214:	3c 5f       	subi	r19, 0xFC	; 252
    8216:	3c 5f       	subi	r19, 0xFC	; 252
    8218:	3d 93       	st	X+, r19
    821a:	91 30       	cpi	r25, 0x01	; 1
    821c:	08 f0       	brcs	.+2      	; 0x8220 <__ftoa_engine+0x40>
    821e:	80 68       	ori	r24, 0x80	; 128
    8220:	91 1d       	adc	r25, r1
    8222:	df 93       	push	r29
    8224:	cf 93       	push	r28
    8226:	1f 93       	push	r17
    8228:	0f 93       	push	r16
    822a:	ff 92       	push	r15
    822c:	ef 92       	push	r14
    822e:	19 2f       	mov	r17, r25
    8230:	98 7f       	andi	r25, 0xF8	; 248
    8232:	96 95       	lsr	r25
    8234:	e9 2f       	mov	r30, r25
    8236:	96 95       	lsr	r25
    8238:	96 95       	lsr	r25
    823a:	e9 0f       	add	r30, r25
    823c:	ff 27       	eor	r31, r31
    823e:	ee 50       	subi	r30, 0x0E	; 14
    8240:	f7 4f       	sbci	r31, 0xF7	; 247
    8242:	99 27       	eor	r25, r25
    8244:	33 27       	eor	r19, r19
    8246:	ee 24       	eor	r14, r14
    8248:	ff 24       	eor	r15, r15
    824a:	a7 01       	movw	r20, r14
    824c:	e7 01       	movw	r28, r14
    824e:	05 90       	lpm	r0, Z+
    8250:	08 94       	sec
    8252:	07 94       	ror	r0
    8254:	28 f4       	brcc	.+10     	; 0x8260 <__ftoa_engine+0x80>
    8256:	36 0f       	add	r19, r22
    8258:	e7 1e       	adc	r14, r23
    825a:	f8 1e       	adc	r15, r24
    825c:	49 1f       	adc	r20, r25
    825e:	51 1d       	adc	r21, r1
    8260:	66 0f       	add	r22, r22
    8262:	77 1f       	adc	r23, r23
    8264:	88 1f       	adc	r24, r24
    8266:	99 1f       	adc	r25, r25
    8268:	06 94       	lsr	r0
    826a:	a1 f7       	brne	.-24     	; 0x8254 <__ftoa_engine+0x74>
    826c:	05 90       	lpm	r0, Z+
    826e:	07 94       	ror	r0
    8270:	28 f4       	brcc	.+10     	; 0x827c <__ftoa_engine+0x9c>
    8272:	e7 0e       	add	r14, r23
    8274:	f8 1e       	adc	r15, r24
    8276:	49 1f       	adc	r20, r25
    8278:	56 1f       	adc	r21, r22
    827a:	c1 1d       	adc	r28, r1
    827c:	77 0f       	add	r23, r23
    827e:	88 1f       	adc	r24, r24
    8280:	99 1f       	adc	r25, r25
    8282:	66 1f       	adc	r22, r22
    8284:	06 94       	lsr	r0
    8286:	a1 f7       	brne	.-24     	; 0x8270 <__ftoa_engine+0x90>
    8288:	05 90       	lpm	r0, Z+
    828a:	07 94       	ror	r0
    828c:	28 f4       	brcc	.+10     	; 0x8298 <__ftoa_engine+0xb8>
    828e:	f8 0e       	add	r15, r24
    8290:	49 1f       	adc	r20, r25
    8292:	56 1f       	adc	r21, r22
    8294:	c7 1f       	adc	r28, r23
    8296:	d1 1d       	adc	r29, r1
    8298:	88 0f       	add	r24, r24
    829a:	99 1f       	adc	r25, r25
    829c:	66 1f       	adc	r22, r22
    829e:	77 1f       	adc	r23, r23
    82a0:	06 94       	lsr	r0
    82a2:	a1 f7       	brne	.-24     	; 0x828c <__ftoa_engine+0xac>
    82a4:	05 90       	lpm	r0, Z+
    82a6:	07 94       	ror	r0
    82a8:	20 f4       	brcc	.+8      	; 0x82b2 <__ftoa_engine+0xd2>
    82aa:	49 0f       	add	r20, r25
    82ac:	56 1f       	adc	r21, r22
    82ae:	c7 1f       	adc	r28, r23
    82b0:	d8 1f       	adc	r29, r24
    82b2:	99 0f       	add	r25, r25
    82b4:	66 1f       	adc	r22, r22
    82b6:	77 1f       	adc	r23, r23
    82b8:	88 1f       	adc	r24, r24
    82ba:	06 94       	lsr	r0
    82bc:	a9 f7       	brne	.-22     	; 0x82a8 <__ftoa_engine+0xc8>
    82be:	84 91       	lpm	r24, Z+
    82c0:	10 95       	com	r17
    82c2:	17 70       	andi	r17, 0x07	; 7
    82c4:	41 f0       	breq	.+16     	; 0x82d6 <__ftoa_engine+0xf6>
    82c6:	d6 95       	lsr	r29
    82c8:	c7 95       	ror	r28
    82ca:	57 95       	ror	r21
    82cc:	47 95       	ror	r20
    82ce:	f7 94       	ror	r15
    82d0:	e7 94       	ror	r14
    82d2:	1a 95       	dec	r17
    82d4:	c1 f7       	brne	.-16     	; 0x82c6 <__ftoa_engine+0xe6>
    82d6:	e8 e9       	ldi	r30, 0x98	; 152
    82d8:	f8 e0       	ldi	r31, 0x08	; 8
    82da:	68 94       	set
    82dc:	15 90       	lpm	r1, Z+
    82de:	15 91       	lpm	r17, Z+
    82e0:	35 91       	lpm	r19, Z+
    82e2:	65 91       	lpm	r22, Z+
    82e4:	95 91       	lpm	r25, Z+
    82e6:	05 90       	lpm	r0, Z+
    82e8:	7f e2       	ldi	r23, 0x2F	; 47
    82ea:	73 95       	inc	r23
    82ec:	e1 18       	sub	r14, r1
    82ee:	f1 0a       	sbc	r15, r17
    82f0:	43 0b       	sbc	r20, r19
    82f2:	56 0b       	sbc	r21, r22
    82f4:	c9 0b       	sbc	r28, r25
    82f6:	d0 09       	sbc	r29, r0
    82f8:	c0 f7       	brcc	.-16     	; 0x82ea <__ftoa_engine+0x10a>
    82fa:	e1 0c       	add	r14, r1
    82fc:	f1 1e       	adc	r15, r17
    82fe:	43 1f       	adc	r20, r19
    8300:	56 1f       	adc	r21, r22
    8302:	c9 1f       	adc	r28, r25
    8304:	d0 1d       	adc	r29, r0
    8306:	7e f4       	brtc	.+30     	; 0x8326 <__ftoa_engine+0x146>
    8308:	70 33       	cpi	r23, 0x30	; 48
    830a:	11 f4       	brne	.+4      	; 0x8310 <__ftoa_engine+0x130>
    830c:	8a 95       	dec	r24
    830e:	e6 cf       	rjmp	.-52     	; 0x82dc <__ftoa_engine+0xfc>
    8310:	e8 94       	clt
    8312:	01 50       	subi	r16, 0x01	; 1
    8314:	30 f0       	brcs	.+12     	; 0x8322 <__ftoa_engine+0x142>
    8316:	08 0f       	add	r16, r24
    8318:	0a f4       	brpl	.+2      	; 0x831c <__ftoa_engine+0x13c>
    831a:	00 27       	eor	r16, r16
    831c:	02 17       	cp	r16, r18
    831e:	08 f4       	brcc	.+2      	; 0x8322 <__ftoa_engine+0x142>
    8320:	20 2f       	mov	r18, r16
    8322:	23 95       	inc	r18
    8324:	02 2f       	mov	r16, r18
    8326:	7a 33       	cpi	r23, 0x3A	; 58
    8328:	28 f0       	brcs	.+10     	; 0x8334 <__ftoa_engine+0x154>
    832a:	79 e3       	ldi	r23, 0x39	; 57
    832c:	7d 93       	st	X+, r23
    832e:	2a 95       	dec	r18
    8330:	e9 f7       	brne	.-6      	; 0x832c <__ftoa_engine+0x14c>
    8332:	10 c0       	rjmp	.+32     	; 0x8354 <__ftoa_engine+0x174>
    8334:	7d 93       	st	X+, r23
    8336:	2a 95       	dec	r18
    8338:	89 f6       	brne	.-94     	; 0x82dc <__ftoa_engine+0xfc>
    833a:	06 94       	lsr	r0
    833c:	97 95       	ror	r25
    833e:	67 95       	ror	r22
    8340:	37 95       	ror	r19
    8342:	17 95       	ror	r17
    8344:	17 94       	ror	r1
    8346:	e1 18       	sub	r14, r1
    8348:	f1 0a       	sbc	r15, r17
    834a:	43 0b       	sbc	r20, r19
    834c:	56 0b       	sbc	r21, r22
    834e:	c9 0b       	sbc	r28, r25
    8350:	d0 09       	sbc	r29, r0
    8352:	98 f0       	brcs	.+38     	; 0x837a <__ftoa_engine+0x19a>
    8354:	23 95       	inc	r18
    8356:	7e 91       	ld	r23, -X
    8358:	73 95       	inc	r23
    835a:	7a 33       	cpi	r23, 0x3A	; 58
    835c:	08 f0       	brcs	.+2      	; 0x8360 <__ftoa_engine+0x180>
    835e:	70 e3       	ldi	r23, 0x30	; 48
    8360:	7c 93       	st	X, r23
    8362:	20 13       	cpse	r18, r16
    8364:	b8 f7       	brcc	.-18     	; 0x8354 <__ftoa_engine+0x174>
    8366:	7e 91       	ld	r23, -X
    8368:	70 61       	ori	r23, 0x10	; 16
    836a:	7d 93       	st	X+, r23
    836c:	30 f0       	brcs	.+12     	; 0x837a <__ftoa_engine+0x19a>
    836e:	83 95       	inc	r24
    8370:	71 e3       	ldi	r23, 0x31	; 49
    8372:	7d 93       	st	X+, r23
    8374:	70 e3       	ldi	r23, 0x30	; 48
    8376:	2a 95       	dec	r18
    8378:	e1 f7       	brne	.-8      	; 0x8372 <__ftoa_engine+0x192>
    837a:	11 24       	eor	r1, r1
    837c:	ef 90       	pop	r14
    837e:	ff 90       	pop	r15
    8380:	0f 91       	pop	r16
    8382:	1f 91       	pop	r17
    8384:	cf 91       	pop	r28
    8386:	df 91       	pop	r29
    8388:	99 27       	eor	r25, r25
    838a:	87 fd       	sbrc	r24, 7
    838c:	90 95       	com	r25
    838e:	08 95       	ret

00008390 <strnlen_P>:
    8390:	fc 01       	movw	r30, r24
    8392:	05 90       	lpm	r0, Z+
    8394:	61 50       	subi	r22, 0x01	; 1
    8396:	70 40       	sbci	r23, 0x00	; 0
    8398:	01 10       	cpse	r0, r1
    839a:	d8 f7       	brcc	.-10     	; 0x8392 <strnlen_P+0x2>
    839c:	80 95       	com	r24
    839e:	90 95       	com	r25
    83a0:	8e 0f       	add	r24, r30
    83a2:	9f 1f       	adc	r25, r31
    83a4:	08 95       	ret

000083a6 <strnlen>:
    83a6:	fc 01       	movw	r30, r24
    83a8:	61 50       	subi	r22, 0x01	; 1
    83aa:	70 40       	sbci	r23, 0x00	; 0
    83ac:	01 90       	ld	r0, Z+
    83ae:	01 10       	cpse	r0, r1
    83b0:	d8 f7       	brcc	.-10     	; 0x83a8 <strnlen+0x2>
    83b2:	80 95       	com	r24
    83b4:	90 95       	com	r25
    83b6:	8e 0f       	add	r24, r30
    83b8:	9f 1f       	adc	r25, r31
    83ba:	08 95       	ret

000083bc <fdevopen>:
    83bc:	0f 93       	push	r16
    83be:	1f 93       	push	r17
    83c0:	cf 93       	push	r28
    83c2:	df 93       	push	r29
    83c4:	8c 01       	movw	r16, r24
    83c6:	eb 01       	movw	r28, r22
    83c8:	00 97       	sbiw	r24, 0x00	; 0
    83ca:	11 f4       	brne	.+4      	; 0x83d0 <fdevopen+0x14>
    83cc:	20 97       	sbiw	r28, 0x00	; 0
    83ce:	c9 f1       	breq	.+114    	; 0x8442 <fdevopen+0x86>
    83d0:	81 e0       	ldi	r24, 0x01	; 1
    83d2:	90 e0       	ldi	r25, 0x00	; 0
    83d4:	6e e0       	ldi	r22, 0x0E	; 14
    83d6:	70 e0       	ldi	r23, 0x00	; 0
    83d8:	0e 94 83 43 	call	0x8706	; 0x8706 <calloc>
    83dc:	fc 01       	movw	r30, r24
    83de:	9c 01       	movw	r18, r24
    83e0:	00 97       	sbiw	r24, 0x00	; 0
    83e2:	89 f1       	breq	.+98     	; 0x8446 <fdevopen+0x8a>
    83e4:	80 e8       	ldi	r24, 0x80	; 128
    83e6:	83 83       	std	Z+3, r24	; 0x03
    83e8:	20 97       	sbiw	r28, 0x00	; 0
    83ea:	71 f0       	breq	.+28     	; 0x8408 <fdevopen+0x4c>
    83ec:	d3 87       	std	Z+11, r29	; 0x0b
    83ee:	c2 87       	std	Z+10, r28	; 0x0a
    83f0:	81 e8       	ldi	r24, 0x81	; 129
    83f2:	83 83       	std	Z+3, r24	; 0x03
    83f4:	80 91 67 07 	lds	r24, 0x0767
    83f8:	90 91 68 07 	lds	r25, 0x0768
    83fc:	00 97       	sbiw	r24, 0x00	; 0
    83fe:	21 f4       	brne	.+8      	; 0x8408 <fdevopen+0x4c>
    8400:	f0 93 68 07 	sts	0x0768, r31
    8404:	e0 93 67 07 	sts	0x0767, r30
    8408:	01 15       	cp	r16, r1
    840a:	11 05       	cpc	r17, r1
    840c:	e1 f0       	breq	.+56     	; 0x8446 <fdevopen+0x8a>
    840e:	11 87       	std	Z+9, r17	; 0x09
    8410:	00 87       	std	Z+8, r16	; 0x08
    8412:	83 81       	ldd	r24, Z+3	; 0x03
    8414:	82 60       	ori	r24, 0x02	; 2
    8416:	83 83       	std	Z+3, r24	; 0x03
    8418:	80 91 69 07 	lds	r24, 0x0769
    841c:	90 91 6a 07 	lds	r25, 0x076A
    8420:	00 97       	sbiw	r24, 0x00	; 0
    8422:	89 f4       	brne	.+34     	; 0x8446 <fdevopen+0x8a>
    8424:	f0 93 6a 07 	sts	0x076A, r31
    8428:	e0 93 69 07 	sts	0x0769, r30
    842c:	80 91 6b 07 	lds	r24, 0x076B
    8430:	90 91 6c 07 	lds	r25, 0x076C
    8434:	00 97       	sbiw	r24, 0x00	; 0
    8436:	39 f4       	brne	.+14     	; 0x8446 <fdevopen+0x8a>
    8438:	f0 93 6c 07 	sts	0x076C, r31
    843c:	e0 93 6b 07 	sts	0x076B, r30
    8440:	02 c0       	rjmp	.+4      	; 0x8446 <fdevopen+0x8a>
    8442:	20 e0       	ldi	r18, 0x00	; 0
    8444:	30 e0       	ldi	r19, 0x00	; 0
    8446:	c9 01       	movw	r24, r18
    8448:	df 91       	pop	r29
    844a:	cf 91       	pop	r28
    844c:	1f 91       	pop	r17
    844e:	0f 91       	pop	r16
    8450:	08 95       	ret

00008452 <fgetc>:
    8452:	cf 93       	push	r28
    8454:	df 93       	push	r29
    8456:	ec 01       	movw	r28, r24
    8458:	3b 81       	ldd	r19, Y+3	; 0x03
    845a:	30 ff       	sbrs	r19, 0
    845c:	36 c0       	rjmp	.+108    	; 0x84ca <fgetc+0x78>
    845e:	36 ff       	sbrs	r19, 6
    8460:	09 c0       	rjmp	.+18     	; 0x8474 <fgetc+0x22>
    8462:	3f 7b       	andi	r19, 0xBF	; 191
    8464:	3b 83       	std	Y+3, r19	; 0x03
    8466:	8e 81       	ldd	r24, Y+6	; 0x06
    8468:	9f 81       	ldd	r25, Y+7	; 0x07
    846a:	01 96       	adiw	r24, 0x01	; 1
    846c:	9f 83       	std	Y+7, r25	; 0x07
    846e:	8e 83       	std	Y+6, r24	; 0x06
    8470:	2a 81       	ldd	r18, Y+2	; 0x02
    8472:	29 c0       	rjmp	.+82     	; 0x84c6 <fgetc+0x74>
    8474:	32 ff       	sbrs	r19, 2
    8476:	0f c0       	rjmp	.+30     	; 0x8496 <fgetc+0x44>
    8478:	e8 81       	ld	r30, Y
    847a:	f9 81       	ldd	r31, Y+1	; 0x01
    847c:	80 81       	ld	r24, Z
    847e:	99 27       	eor	r25, r25
    8480:	87 fd       	sbrc	r24, 7
    8482:	90 95       	com	r25
    8484:	00 97       	sbiw	r24, 0x00	; 0
    8486:	19 f4       	brne	.+6      	; 0x848e <fgetc+0x3c>
    8488:	30 62       	ori	r19, 0x20	; 32
    848a:	3b 83       	std	Y+3, r19	; 0x03
    848c:	1e c0       	rjmp	.+60     	; 0x84ca <fgetc+0x78>
    848e:	31 96       	adiw	r30, 0x01	; 1
    8490:	f9 83       	std	Y+1, r31	; 0x01
    8492:	e8 83       	st	Y, r30
    8494:	11 c0       	rjmp	.+34     	; 0x84b8 <fgetc+0x66>
    8496:	ea 85       	ldd	r30, Y+10	; 0x0a
    8498:	fb 85       	ldd	r31, Y+11	; 0x0b
    849a:	ce 01       	movw	r24, r28
    849c:	09 95       	icall
    849e:	97 ff       	sbrs	r25, 7
    84a0:	0b c0       	rjmp	.+22     	; 0x84b8 <fgetc+0x66>
    84a2:	2b 81       	ldd	r18, Y+3	; 0x03
    84a4:	3f ef       	ldi	r19, 0xFF	; 255
    84a6:	8f 3f       	cpi	r24, 0xFF	; 255
    84a8:	93 07       	cpc	r25, r19
    84aa:	11 f4       	brne	.+4      	; 0x84b0 <fgetc+0x5e>
    84ac:	80 e1       	ldi	r24, 0x10	; 16
    84ae:	01 c0       	rjmp	.+2      	; 0x84b2 <fgetc+0x60>
    84b0:	80 e2       	ldi	r24, 0x20	; 32
    84b2:	82 2b       	or	r24, r18
    84b4:	8b 83       	std	Y+3, r24	; 0x03
    84b6:	09 c0       	rjmp	.+18     	; 0x84ca <fgetc+0x78>
    84b8:	2e 81       	ldd	r18, Y+6	; 0x06
    84ba:	3f 81       	ldd	r19, Y+7	; 0x07
    84bc:	2f 5f       	subi	r18, 0xFF	; 255
    84be:	3f 4f       	sbci	r19, 0xFF	; 255
    84c0:	3f 83       	std	Y+7, r19	; 0x07
    84c2:	2e 83       	std	Y+6, r18	; 0x06
    84c4:	28 2f       	mov	r18, r24
    84c6:	30 e0       	ldi	r19, 0x00	; 0
    84c8:	02 c0       	rjmp	.+4      	; 0x84ce <fgetc+0x7c>
    84ca:	2f ef       	ldi	r18, 0xFF	; 255
    84cc:	3f ef       	ldi	r19, 0xFF	; 255
    84ce:	c9 01       	movw	r24, r18
    84d0:	df 91       	pop	r29
    84d2:	cf 91       	pop	r28
    84d4:	08 95       	ret

000084d6 <fputc>:
    84d6:	0f 93       	push	r16
    84d8:	1f 93       	push	r17
    84da:	cf 93       	push	r28
    84dc:	df 93       	push	r29
    84de:	8c 01       	movw	r16, r24
    84e0:	eb 01       	movw	r28, r22
    84e2:	8b 81       	ldd	r24, Y+3	; 0x03
    84e4:	81 ff       	sbrs	r24, 1
    84e6:	1b c0       	rjmp	.+54     	; 0x851e <fputc+0x48>
    84e8:	82 ff       	sbrs	r24, 2
    84ea:	0d c0       	rjmp	.+26     	; 0x8506 <fputc+0x30>
    84ec:	2e 81       	ldd	r18, Y+6	; 0x06
    84ee:	3f 81       	ldd	r19, Y+7	; 0x07
    84f0:	8c 81       	ldd	r24, Y+4	; 0x04
    84f2:	9d 81       	ldd	r25, Y+5	; 0x05
    84f4:	28 17       	cp	r18, r24
    84f6:	39 07       	cpc	r19, r25
    84f8:	64 f4       	brge	.+24     	; 0x8512 <fputc+0x3c>
    84fa:	e8 81       	ld	r30, Y
    84fc:	f9 81       	ldd	r31, Y+1	; 0x01
    84fe:	01 93       	st	Z+, r16
    8500:	f9 83       	std	Y+1, r31	; 0x01
    8502:	e8 83       	st	Y, r30
    8504:	06 c0       	rjmp	.+12     	; 0x8512 <fputc+0x3c>
    8506:	e8 85       	ldd	r30, Y+8	; 0x08
    8508:	f9 85       	ldd	r31, Y+9	; 0x09
    850a:	80 2f       	mov	r24, r16
    850c:	09 95       	icall
    850e:	00 97       	sbiw	r24, 0x00	; 0
    8510:	31 f4       	brne	.+12     	; 0x851e <fputc+0x48>
    8512:	8e 81       	ldd	r24, Y+6	; 0x06
    8514:	9f 81       	ldd	r25, Y+7	; 0x07
    8516:	01 96       	adiw	r24, 0x01	; 1
    8518:	9f 83       	std	Y+7, r25	; 0x07
    851a:	8e 83       	std	Y+6, r24	; 0x06
    851c:	02 c0       	rjmp	.+4      	; 0x8522 <fputc+0x4c>
    851e:	0f ef       	ldi	r16, 0xFF	; 255
    8520:	1f ef       	ldi	r17, 0xFF	; 255
    8522:	c8 01       	movw	r24, r16
    8524:	df 91       	pop	r29
    8526:	cf 91       	pop	r28
    8528:	1f 91       	pop	r17
    852a:	0f 91       	pop	r16
    852c:	08 95       	ret

0000852e <printf>:
    852e:	df 93       	push	r29
    8530:	cf 93       	push	r28
    8532:	cd b7       	in	r28, 0x3d	; 61
    8534:	de b7       	in	r29, 0x3e	; 62
    8536:	fe 01       	movw	r30, r28
    8538:	35 96       	adiw	r30, 0x05	; 5
    853a:	61 91       	ld	r22, Z+
    853c:	71 91       	ld	r23, Z+
    853e:	80 91 69 07 	lds	r24, 0x0769
    8542:	90 91 6a 07 	lds	r25, 0x076A
    8546:	af 01       	movw	r20, r30
    8548:	0e 94 23 39 	call	0x7246	; 0x7246 <vfprintf>
    854c:	cf 91       	pop	r28
    854e:	df 91       	pop	r29
    8550:	08 95       	ret

00008552 <puts>:
    8552:	ef 92       	push	r14
    8554:	ff 92       	push	r15
    8556:	0f 93       	push	r16
    8558:	1f 93       	push	r17
    855a:	cf 93       	push	r28
    855c:	df 93       	push	r29
    855e:	8c 01       	movw	r16, r24
    8560:	e0 91 69 07 	lds	r30, 0x0769
    8564:	f0 91 6a 07 	lds	r31, 0x076A
    8568:	83 81       	ldd	r24, Z+3	; 0x03
    856a:	81 ff       	sbrs	r24, 1
    856c:	1f c0       	rjmp	.+62     	; 0x85ac <puts+0x5a>
    856e:	c0 e0       	ldi	r28, 0x00	; 0
    8570:	d0 e0       	ldi	r29, 0x00	; 0
    8572:	0a c0       	rjmp	.+20     	; 0x8588 <puts+0x36>
    8574:	db 01       	movw	r26, r22
    8576:	18 96       	adiw	r26, 0x08	; 8
    8578:	ed 91       	ld	r30, X+
    857a:	fc 91       	ld	r31, X
    857c:	19 97       	sbiw	r26, 0x09	; 9
    857e:	09 95       	icall
    8580:	00 97       	sbiw	r24, 0x00	; 0
    8582:	11 f0       	breq	.+4      	; 0x8588 <puts+0x36>
    8584:	cf ef       	ldi	r28, 0xFF	; 255
    8586:	df ef       	ldi	r29, 0xFF	; 255
    8588:	f8 01       	movw	r30, r16
    858a:	81 91       	ld	r24, Z+
    858c:	8f 01       	movw	r16, r30
    858e:	60 91 69 07 	lds	r22, 0x0769
    8592:	70 91 6a 07 	lds	r23, 0x076A
    8596:	88 23       	and	r24, r24
    8598:	69 f7       	brne	.-38     	; 0x8574 <puts+0x22>
    859a:	db 01       	movw	r26, r22
    859c:	18 96       	adiw	r26, 0x08	; 8
    859e:	ed 91       	ld	r30, X+
    85a0:	fc 91       	ld	r31, X
    85a2:	19 97       	sbiw	r26, 0x09	; 9
    85a4:	8a e0       	ldi	r24, 0x0A	; 10
    85a6:	09 95       	icall
    85a8:	00 97       	sbiw	r24, 0x00	; 0
    85aa:	11 f0       	breq	.+4      	; 0x85b0 <puts+0x5e>
    85ac:	cf ef       	ldi	r28, 0xFF	; 255
    85ae:	df ef       	ldi	r29, 0xFF	; 255
    85b0:	ce 01       	movw	r24, r28
    85b2:	df 91       	pop	r29
    85b4:	cf 91       	pop	r28
    85b6:	1f 91       	pop	r17
    85b8:	0f 91       	pop	r16
    85ba:	ff 90       	pop	r15
    85bc:	ef 90       	pop	r14
    85be:	08 95       	ret

000085c0 <sprintf>:
    85c0:	0f 93       	push	r16
    85c2:	1f 93       	push	r17
    85c4:	df 93       	push	r29
    85c6:	cf 93       	push	r28
    85c8:	cd b7       	in	r28, 0x3d	; 61
    85ca:	de b7       	in	r29, 0x3e	; 62
    85cc:	2e 97       	sbiw	r28, 0x0e	; 14
    85ce:	0f b6       	in	r0, 0x3f	; 63
    85d0:	f8 94       	cli
    85d2:	de bf       	out	0x3e, r29	; 62
    85d4:	0f be       	out	0x3f, r0	; 63
    85d6:	cd bf       	out	0x3d, r28	; 61
    85d8:	0d 89       	ldd	r16, Y+21	; 0x15
    85da:	1e 89       	ldd	r17, Y+22	; 0x16
    85dc:	86 e0       	ldi	r24, 0x06	; 6
    85de:	8c 83       	std	Y+4, r24	; 0x04
    85e0:	1a 83       	std	Y+2, r17	; 0x02
    85e2:	09 83       	std	Y+1, r16	; 0x01
    85e4:	8f ef       	ldi	r24, 0xFF	; 255
    85e6:	9f e7       	ldi	r25, 0x7F	; 127
    85e8:	9e 83       	std	Y+6, r25	; 0x06
    85ea:	8d 83       	std	Y+5, r24	; 0x05
    85ec:	9e 01       	movw	r18, r28
    85ee:	27 5e       	subi	r18, 0xE7	; 231
    85f0:	3f 4f       	sbci	r19, 0xFF	; 255
    85f2:	ce 01       	movw	r24, r28
    85f4:	01 96       	adiw	r24, 0x01	; 1
    85f6:	6f 89       	ldd	r22, Y+23	; 0x17
    85f8:	78 8d       	ldd	r23, Y+24	; 0x18
    85fa:	a9 01       	movw	r20, r18
    85fc:	0e 94 23 39 	call	0x7246	; 0x7246 <vfprintf>
    8600:	ef 81       	ldd	r30, Y+7	; 0x07
    8602:	f8 85       	ldd	r31, Y+8	; 0x08
    8604:	e0 0f       	add	r30, r16
    8606:	f1 1f       	adc	r31, r17
    8608:	10 82       	st	Z, r1
    860a:	2e 96       	adiw	r28, 0x0e	; 14
    860c:	0f b6       	in	r0, 0x3f	; 63
    860e:	f8 94       	cli
    8610:	de bf       	out	0x3e, r29	; 62
    8612:	0f be       	out	0x3f, r0	; 63
    8614:	cd bf       	out	0x3d, r28	; 61
    8616:	cf 91       	pop	r28
    8618:	df 91       	pop	r29
    861a:	1f 91       	pop	r17
    861c:	0f 91       	pop	r16
    861e:	08 95       	ret

00008620 <__ultoa_invert>:
    8620:	fa 01       	movw	r30, r20
    8622:	aa 27       	eor	r26, r26
    8624:	28 30       	cpi	r18, 0x08	; 8
    8626:	51 f1       	breq	.+84     	; 0x867c <__ultoa_invert+0x5c>
    8628:	20 31       	cpi	r18, 0x10	; 16
    862a:	81 f1       	breq	.+96     	; 0x868c <__ultoa_invert+0x6c>
    862c:	e8 94       	clt
    862e:	6f 93       	push	r22
    8630:	6e 7f       	andi	r22, 0xFE	; 254
    8632:	6e 5f       	subi	r22, 0xFE	; 254
    8634:	7f 4f       	sbci	r23, 0xFF	; 255
    8636:	8f 4f       	sbci	r24, 0xFF	; 255
    8638:	9f 4f       	sbci	r25, 0xFF	; 255
    863a:	af 4f       	sbci	r26, 0xFF	; 255
    863c:	b1 e0       	ldi	r27, 0x01	; 1
    863e:	3e d0       	rcall	.+124    	; 0x86bc <__ultoa_invert+0x9c>
    8640:	b4 e0       	ldi	r27, 0x04	; 4
    8642:	3c d0       	rcall	.+120    	; 0x86bc <__ultoa_invert+0x9c>
    8644:	67 0f       	add	r22, r23
    8646:	78 1f       	adc	r23, r24
    8648:	89 1f       	adc	r24, r25
    864a:	9a 1f       	adc	r25, r26
    864c:	a1 1d       	adc	r26, r1
    864e:	68 0f       	add	r22, r24
    8650:	79 1f       	adc	r23, r25
    8652:	8a 1f       	adc	r24, r26
    8654:	91 1d       	adc	r25, r1
    8656:	a1 1d       	adc	r26, r1
    8658:	6a 0f       	add	r22, r26
    865a:	71 1d       	adc	r23, r1
    865c:	81 1d       	adc	r24, r1
    865e:	91 1d       	adc	r25, r1
    8660:	a1 1d       	adc	r26, r1
    8662:	20 d0       	rcall	.+64     	; 0x86a4 <__ultoa_invert+0x84>
    8664:	09 f4       	brne	.+2      	; 0x8668 <__ultoa_invert+0x48>
    8666:	68 94       	set
    8668:	3f 91       	pop	r19
    866a:	2a e0       	ldi	r18, 0x0A	; 10
    866c:	26 9f       	mul	r18, r22
    866e:	11 24       	eor	r1, r1
    8670:	30 19       	sub	r19, r0
    8672:	30 5d       	subi	r19, 0xD0	; 208
    8674:	31 93       	st	Z+, r19
    8676:	de f6       	brtc	.-74     	; 0x862e <__ultoa_invert+0xe>
    8678:	cf 01       	movw	r24, r30
    867a:	08 95       	ret
    867c:	46 2f       	mov	r20, r22
    867e:	47 70       	andi	r20, 0x07	; 7
    8680:	40 5d       	subi	r20, 0xD0	; 208
    8682:	41 93       	st	Z+, r20
    8684:	b3 e0       	ldi	r27, 0x03	; 3
    8686:	0f d0       	rcall	.+30     	; 0x86a6 <__ultoa_invert+0x86>
    8688:	c9 f7       	brne	.-14     	; 0x867c <__ultoa_invert+0x5c>
    868a:	f6 cf       	rjmp	.-20     	; 0x8678 <__ultoa_invert+0x58>
    868c:	46 2f       	mov	r20, r22
    868e:	4f 70       	andi	r20, 0x0F	; 15
    8690:	40 5d       	subi	r20, 0xD0	; 208
    8692:	4a 33       	cpi	r20, 0x3A	; 58
    8694:	18 f0       	brcs	.+6      	; 0x869c <__ultoa_invert+0x7c>
    8696:	49 5d       	subi	r20, 0xD9	; 217
    8698:	31 fd       	sbrc	r19, 1
    869a:	40 52       	subi	r20, 0x20	; 32
    869c:	41 93       	st	Z+, r20
    869e:	02 d0       	rcall	.+4      	; 0x86a4 <__ultoa_invert+0x84>
    86a0:	a9 f7       	brne	.-22     	; 0x868c <__ultoa_invert+0x6c>
    86a2:	ea cf       	rjmp	.-44     	; 0x8678 <__ultoa_invert+0x58>
    86a4:	b4 e0       	ldi	r27, 0x04	; 4
    86a6:	a6 95       	lsr	r26
    86a8:	97 95       	ror	r25
    86aa:	87 95       	ror	r24
    86ac:	77 95       	ror	r23
    86ae:	67 95       	ror	r22
    86b0:	ba 95       	dec	r27
    86b2:	c9 f7       	brne	.-14     	; 0x86a6 <__ultoa_invert+0x86>
    86b4:	00 97       	sbiw	r24, 0x00	; 0
    86b6:	61 05       	cpc	r22, r1
    86b8:	71 05       	cpc	r23, r1
    86ba:	08 95       	ret
    86bc:	9b 01       	movw	r18, r22
    86be:	ac 01       	movw	r20, r24
    86c0:	0a 2e       	mov	r0, r26
    86c2:	06 94       	lsr	r0
    86c4:	57 95       	ror	r21
    86c6:	47 95       	ror	r20
    86c8:	37 95       	ror	r19
    86ca:	27 95       	ror	r18
    86cc:	ba 95       	dec	r27
    86ce:	c9 f7       	brne	.-14     	; 0x86c2 <__ultoa_invert+0xa2>
    86d0:	62 0f       	add	r22, r18
    86d2:	73 1f       	adc	r23, r19
    86d4:	84 1f       	adc	r24, r20
    86d6:	95 1f       	adc	r25, r21
    86d8:	a0 1d       	adc	r26, r0
    86da:	08 95       	ret

000086dc <__eerd_byte_m128>:
    86dc:	e1 99       	sbic	0x1c, 1	; 28
    86de:	fe cf       	rjmp	.-4      	; 0x86dc <__eerd_byte_m128>
    86e0:	9f bb       	out	0x1f, r25	; 31
    86e2:	8e bb       	out	0x1e, r24	; 30
    86e4:	e0 9a       	sbi	0x1c, 0	; 28
    86e6:	99 27       	eor	r25, r25
    86e8:	8d b3       	in	r24, 0x1d	; 29
    86ea:	08 95       	ret

000086ec <__eewr_byte_m128>:
    86ec:	26 2f       	mov	r18, r22

000086ee <__eewr_r18_m128>:
    86ee:	e1 99       	sbic	0x1c, 1	; 28
    86f0:	fe cf       	rjmp	.-4      	; 0x86ee <__eewr_r18_m128>
    86f2:	9f bb       	out	0x1f, r25	; 31
    86f4:	8e bb       	out	0x1e, r24	; 30
    86f6:	2d bb       	out	0x1d, r18	; 29
    86f8:	0f b6       	in	r0, 0x3f	; 63
    86fa:	f8 94       	cli
    86fc:	e2 9a       	sbi	0x1c, 2	; 28
    86fe:	e1 9a       	sbi	0x1c, 1	; 28
    8700:	0f be       	out	0x3f, r0	; 63
    8702:	01 96       	adiw	r24, 0x01	; 1
    8704:	08 95       	ret

00008706 <calloc>:
    8706:	ef 92       	push	r14
    8708:	ff 92       	push	r15
    870a:	0f 93       	push	r16
    870c:	1f 93       	push	r17
    870e:	cf 93       	push	r28
    8710:	df 93       	push	r29
    8712:	68 9f       	mul	r22, r24
    8714:	80 01       	movw	r16, r0
    8716:	69 9f       	mul	r22, r25
    8718:	10 0d       	add	r17, r0
    871a:	78 9f       	mul	r23, r24
    871c:	10 0d       	add	r17, r0
    871e:	11 24       	eor	r1, r1
    8720:	c8 01       	movw	r24, r16
    8722:	0e 94 a8 43 	call	0x8750	; 0x8750 <malloc>
    8726:	e8 2e       	mov	r14, r24
    8728:	e7 01       	movw	r28, r14
    872a:	7e 01       	movw	r14, r28
    872c:	f9 2e       	mov	r15, r25
    872e:	e7 01       	movw	r28, r14
    8730:	20 97       	sbiw	r28, 0x00	; 0
    8732:	31 f0       	breq	.+12     	; 0x8740 <calloc+0x3a>
    8734:	8e 2d       	mov	r24, r14
    8736:	60 e0       	ldi	r22, 0x00	; 0
    8738:	70 e0       	ldi	r23, 0x00	; 0
    873a:	a8 01       	movw	r20, r16
    873c:	0e 94 db 44 	call	0x89b6	; 0x89b6 <memset>
    8740:	ce 01       	movw	r24, r28
    8742:	df 91       	pop	r29
    8744:	cf 91       	pop	r28
    8746:	1f 91       	pop	r17
    8748:	0f 91       	pop	r16
    874a:	ff 90       	pop	r15
    874c:	ef 90       	pop	r14
    874e:	08 95       	ret

00008750 <malloc>:
    8750:	cf 93       	push	r28
    8752:	df 93       	push	r29
    8754:	82 30       	cpi	r24, 0x02	; 2
    8756:	91 05       	cpc	r25, r1
    8758:	10 f4       	brcc	.+4      	; 0x875e <malloc+0xe>
    875a:	82 e0       	ldi	r24, 0x02	; 2
    875c:	90 e0       	ldi	r25, 0x00	; 0
    875e:	e0 91 6f 07 	lds	r30, 0x076F
    8762:	f0 91 70 07 	lds	r31, 0x0770
    8766:	40 e0       	ldi	r20, 0x00	; 0
    8768:	50 e0       	ldi	r21, 0x00	; 0
    876a:	20 e0       	ldi	r18, 0x00	; 0
    876c:	30 e0       	ldi	r19, 0x00	; 0
    876e:	26 c0       	rjmp	.+76     	; 0x87bc <malloc+0x6c>
    8770:	60 81       	ld	r22, Z
    8772:	71 81       	ldd	r23, Z+1	; 0x01
    8774:	68 17       	cp	r22, r24
    8776:	79 07       	cpc	r23, r25
    8778:	e0 f0       	brcs	.+56     	; 0x87b2 <malloc+0x62>
    877a:	68 17       	cp	r22, r24
    877c:	79 07       	cpc	r23, r25
    877e:	81 f4       	brne	.+32     	; 0x87a0 <malloc+0x50>
    8780:	82 81       	ldd	r24, Z+2	; 0x02
    8782:	93 81       	ldd	r25, Z+3	; 0x03
    8784:	21 15       	cp	r18, r1
    8786:	31 05       	cpc	r19, r1
    8788:	31 f0       	breq	.+12     	; 0x8796 <malloc+0x46>
    878a:	d9 01       	movw	r26, r18
    878c:	13 96       	adiw	r26, 0x03	; 3
    878e:	9c 93       	st	X, r25
    8790:	8e 93       	st	-X, r24
    8792:	12 97       	sbiw	r26, 0x02	; 2
    8794:	2b c0       	rjmp	.+86     	; 0x87ec <malloc+0x9c>
    8796:	90 93 70 07 	sts	0x0770, r25
    879a:	80 93 6f 07 	sts	0x076F, r24
    879e:	26 c0       	rjmp	.+76     	; 0x87ec <malloc+0x9c>
    87a0:	41 15       	cp	r20, r1
    87a2:	51 05       	cpc	r21, r1
    87a4:	19 f0       	breq	.+6      	; 0x87ac <malloc+0x5c>
    87a6:	64 17       	cp	r22, r20
    87a8:	75 07       	cpc	r23, r21
    87aa:	18 f4       	brcc	.+6      	; 0x87b2 <malloc+0x62>
    87ac:	ab 01       	movw	r20, r22
    87ae:	e9 01       	movw	r28, r18
    87b0:	df 01       	movw	r26, r30
    87b2:	9f 01       	movw	r18, r30
    87b4:	72 81       	ldd	r23, Z+2	; 0x02
    87b6:	63 81       	ldd	r22, Z+3	; 0x03
    87b8:	e7 2f       	mov	r30, r23
    87ba:	f6 2f       	mov	r31, r22
    87bc:	30 97       	sbiw	r30, 0x00	; 0
    87be:	c1 f6       	brne	.-80     	; 0x8770 <malloc+0x20>
    87c0:	41 15       	cp	r20, r1
    87c2:	51 05       	cpc	r21, r1
    87c4:	01 f1       	breq	.+64     	; 0x8806 <malloc+0xb6>
    87c6:	48 1b       	sub	r20, r24
    87c8:	59 0b       	sbc	r21, r25
    87ca:	44 30       	cpi	r20, 0x04	; 4
    87cc:	51 05       	cpc	r21, r1
    87ce:	80 f4       	brcc	.+32     	; 0x87f0 <malloc+0xa0>
    87d0:	12 96       	adiw	r26, 0x02	; 2
    87d2:	8d 91       	ld	r24, X+
    87d4:	9c 91       	ld	r25, X
    87d6:	13 97       	sbiw	r26, 0x03	; 3
    87d8:	20 97       	sbiw	r28, 0x00	; 0
    87da:	19 f0       	breq	.+6      	; 0x87e2 <malloc+0x92>
    87dc:	9b 83       	std	Y+3, r25	; 0x03
    87de:	8a 83       	std	Y+2, r24	; 0x02
    87e0:	04 c0       	rjmp	.+8      	; 0x87ea <malloc+0x9a>
    87e2:	90 93 70 07 	sts	0x0770, r25
    87e6:	80 93 6f 07 	sts	0x076F, r24
    87ea:	fd 01       	movw	r30, r26
    87ec:	32 96       	adiw	r30, 0x02	; 2
    87ee:	46 c0       	rjmp	.+140    	; 0x887c <malloc+0x12c>
    87f0:	fd 01       	movw	r30, r26
    87f2:	e4 0f       	add	r30, r20
    87f4:	f5 1f       	adc	r31, r21
    87f6:	81 93       	st	Z+, r24
    87f8:	91 93       	st	Z+, r25
    87fa:	42 50       	subi	r20, 0x02	; 2
    87fc:	50 40       	sbci	r21, 0x00	; 0
    87fe:	11 96       	adiw	r26, 0x01	; 1
    8800:	5c 93       	st	X, r21
    8802:	4e 93       	st	-X, r20
    8804:	3b c0       	rjmp	.+118    	; 0x887c <malloc+0x12c>
    8806:	20 91 6d 07 	lds	r18, 0x076D
    880a:	30 91 6e 07 	lds	r19, 0x076E
    880e:	21 15       	cp	r18, r1
    8810:	31 05       	cpc	r19, r1
    8812:	41 f4       	brne	.+16     	; 0x8824 <malloc+0xd4>
    8814:	20 91 e7 03 	lds	r18, 0x03E7
    8818:	30 91 e8 03 	lds	r19, 0x03E8
    881c:	30 93 6e 07 	sts	0x076E, r19
    8820:	20 93 6d 07 	sts	0x076D, r18
    8824:	20 91 e9 03 	lds	r18, 0x03E9
    8828:	30 91 ea 03 	lds	r19, 0x03EA
    882c:	21 15       	cp	r18, r1
    882e:	31 05       	cpc	r19, r1
    8830:	41 f4       	brne	.+16     	; 0x8842 <malloc+0xf2>
    8832:	2d b7       	in	r18, 0x3d	; 61
    8834:	3e b7       	in	r19, 0x3e	; 62
    8836:	40 91 e5 03 	lds	r20, 0x03E5
    883a:	50 91 e6 03 	lds	r21, 0x03E6
    883e:	24 1b       	sub	r18, r20
    8840:	35 0b       	sbc	r19, r21
    8842:	e0 91 6d 07 	lds	r30, 0x076D
    8846:	f0 91 6e 07 	lds	r31, 0x076E
    884a:	e2 17       	cp	r30, r18
    884c:	f3 07       	cpc	r31, r19
    884e:	a0 f4       	brcc	.+40     	; 0x8878 <malloc+0x128>
    8850:	2e 1b       	sub	r18, r30
    8852:	3f 0b       	sbc	r19, r31
    8854:	28 17       	cp	r18, r24
    8856:	39 07       	cpc	r19, r25
    8858:	78 f0       	brcs	.+30     	; 0x8878 <malloc+0x128>
    885a:	ac 01       	movw	r20, r24
    885c:	4e 5f       	subi	r20, 0xFE	; 254
    885e:	5f 4f       	sbci	r21, 0xFF	; 255
    8860:	24 17       	cp	r18, r20
    8862:	35 07       	cpc	r19, r21
    8864:	48 f0       	brcs	.+18     	; 0x8878 <malloc+0x128>
    8866:	4e 0f       	add	r20, r30
    8868:	5f 1f       	adc	r21, r31
    886a:	50 93 6e 07 	sts	0x076E, r21
    886e:	40 93 6d 07 	sts	0x076D, r20
    8872:	81 93       	st	Z+, r24
    8874:	91 93       	st	Z+, r25
    8876:	02 c0       	rjmp	.+4      	; 0x887c <malloc+0x12c>
    8878:	e0 e0       	ldi	r30, 0x00	; 0
    887a:	f0 e0       	ldi	r31, 0x00	; 0
    887c:	cf 01       	movw	r24, r30
    887e:	df 91       	pop	r29
    8880:	cf 91       	pop	r28
    8882:	08 95       	ret

00008884 <free>:
    8884:	cf 93       	push	r28
    8886:	df 93       	push	r29
    8888:	00 97       	sbiw	r24, 0x00	; 0
    888a:	09 f4       	brne	.+2      	; 0x888e <free+0xa>
    888c:	91 c0       	rjmp	.+290    	; 0x89b0 <free+0x12c>
    888e:	fc 01       	movw	r30, r24
    8890:	32 97       	sbiw	r30, 0x02	; 2
    8892:	13 82       	std	Z+3, r1	; 0x03
    8894:	12 82       	std	Z+2, r1	; 0x02
    8896:	60 91 6f 07 	lds	r22, 0x076F
    889a:	70 91 70 07 	lds	r23, 0x0770
    889e:	61 15       	cp	r22, r1
    88a0:	71 05       	cpc	r23, r1
    88a2:	81 f4       	brne	.+32     	; 0x88c4 <free+0x40>
    88a4:	20 81       	ld	r18, Z
    88a6:	31 81       	ldd	r19, Z+1	; 0x01
    88a8:	28 0f       	add	r18, r24
    88aa:	39 1f       	adc	r19, r25
    88ac:	80 91 6d 07 	lds	r24, 0x076D
    88b0:	90 91 6e 07 	lds	r25, 0x076E
    88b4:	82 17       	cp	r24, r18
    88b6:	93 07       	cpc	r25, r19
    88b8:	99 f5       	brne	.+102    	; 0x8920 <free+0x9c>
    88ba:	f0 93 6e 07 	sts	0x076E, r31
    88be:	e0 93 6d 07 	sts	0x076D, r30
    88c2:	76 c0       	rjmp	.+236    	; 0x89b0 <free+0x12c>
    88c4:	db 01       	movw	r26, r22
    88c6:	80 e0       	ldi	r24, 0x00	; 0
    88c8:	90 e0       	ldi	r25, 0x00	; 0
    88ca:	02 c0       	rjmp	.+4      	; 0x88d0 <free+0x4c>
    88cc:	cd 01       	movw	r24, r26
    88ce:	d9 01       	movw	r26, r18
    88d0:	ae 17       	cp	r26, r30
    88d2:	bf 07       	cpc	r27, r31
    88d4:	48 f4       	brcc	.+18     	; 0x88e8 <free+0x64>
    88d6:	12 96       	adiw	r26, 0x02	; 2
    88d8:	2d 91       	ld	r18, X+
    88da:	3c 91       	ld	r19, X
    88dc:	13 97       	sbiw	r26, 0x03	; 3
    88de:	21 15       	cp	r18, r1
    88e0:	31 05       	cpc	r19, r1
    88e2:	a1 f7       	brne	.-24     	; 0x88cc <free+0x48>
    88e4:	cd 01       	movw	r24, r26
    88e6:	21 c0       	rjmp	.+66     	; 0x892a <free+0xa6>
    88e8:	b3 83       	std	Z+3, r27	; 0x03
    88ea:	a2 83       	std	Z+2, r26	; 0x02
    88ec:	ef 01       	movw	r28, r30
    88ee:	49 91       	ld	r20, Y+
    88f0:	59 91       	ld	r21, Y+
    88f2:	9e 01       	movw	r18, r28
    88f4:	24 0f       	add	r18, r20
    88f6:	35 1f       	adc	r19, r21
    88f8:	a2 17       	cp	r26, r18
    88fa:	b3 07       	cpc	r27, r19
    88fc:	79 f4       	brne	.+30     	; 0x891c <free+0x98>
    88fe:	2d 91       	ld	r18, X+
    8900:	3c 91       	ld	r19, X
    8902:	11 97       	sbiw	r26, 0x01	; 1
    8904:	24 0f       	add	r18, r20
    8906:	35 1f       	adc	r19, r21
    8908:	2e 5f       	subi	r18, 0xFE	; 254
    890a:	3f 4f       	sbci	r19, 0xFF	; 255
    890c:	31 83       	std	Z+1, r19	; 0x01
    890e:	20 83       	st	Z, r18
    8910:	12 96       	adiw	r26, 0x02	; 2
    8912:	2d 91       	ld	r18, X+
    8914:	3c 91       	ld	r19, X
    8916:	13 97       	sbiw	r26, 0x03	; 3
    8918:	33 83       	std	Z+3, r19	; 0x03
    891a:	22 83       	std	Z+2, r18	; 0x02
    891c:	00 97       	sbiw	r24, 0x00	; 0
    891e:	29 f4       	brne	.+10     	; 0x892a <free+0xa6>
    8920:	f0 93 70 07 	sts	0x0770, r31
    8924:	e0 93 6f 07 	sts	0x076F, r30
    8928:	43 c0       	rjmp	.+134    	; 0x89b0 <free+0x12c>
    892a:	dc 01       	movw	r26, r24
    892c:	13 96       	adiw	r26, 0x03	; 3
    892e:	fc 93       	st	X, r31
    8930:	ee 93       	st	-X, r30
    8932:	12 97       	sbiw	r26, 0x02	; 2
    8934:	4d 91       	ld	r20, X+
    8936:	5d 91       	ld	r21, X+
    8938:	a4 0f       	add	r26, r20
    893a:	b5 1f       	adc	r27, r21
    893c:	ea 17       	cp	r30, r26
    893e:	fb 07       	cpc	r31, r27
    8940:	69 f4       	brne	.+26     	; 0x895c <free+0xd8>
    8942:	20 81       	ld	r18, Z
    8944:	31 81       	ldd	r19, Z+1	; 0x01
    8946:	24 0f       	add	r18, r20
    8948:	35 1f       	adc	r19, r21
    894a:	2e 5f       	subi	r18, 0xFE	; 254
    894c:	3f 4f       	sbci	r19, 0xFF	; 255
    894e:	ec 01       	movw	r28, r24
    8950:	39 83       	std	Y+1, r19	; 0x01
    8952:	28 83       	st	Y, r18
    8954:	22 81       	ldd	r18, Z+2	; 0x02
    8956:	33 81       	ldd	r19, Z+3	; 0x03
    8958:	3b 83       	std	Y+3, r19	; 0x03
    895a:	2a 83       	std	Y+2, r18	; 0x02
    895c:	e0 e0       	ldi	r30, 0x00	; 0
    895e:	f0 e0       	ldi	r31, 0x00	; 0
    8960:	02 c0       	rjmp	.+4      	; 0x8966 <free+0xe2>
    8962:	fb 01       	movw	r30, r22
    8964:	bc 01       	movw	r22, r24
    8966:	db 01       	movw	r26, r22
    8968:	12 96       	adiw	r26, 0x02	; 2
    896a:	8d 91       	ld	r24, X+
    896c:	9c 91       	ld	r25, X
    896e:	13 97       	sbiw	r26, 0x03	; 3
    8970:	00 97       	sbiw	r24, 0x00	; 0
    8972:	b9 f7       	brne	.-18     	; 0x8962 <free+0xde>
    8974:	9b 01       	movw	r18, r22
    8976:	2e 5f       	subi	r18, 0xFE	; 254
    8978:	3f 4f       	sbci	r19, 0xFF	; 255
    897a:	8d 91       	ld	r24, X+
    897c:	9c 91       	ld	r25, X
    897e:	11 97       	sbiw	r26, 0x01	; 1
    8980:	82 0f       	add	r24, r18
    8982:	93 1f       	adc	r25, r19
    8984:	40 91 6d 07 	lds	r20, 0x076D
    8988:	50 91 6e 07 	lds	r21, 0x076E
    898c:	48 17       	cp	r20, r24
    898e:	59 07       	cpc	r21, r25
    8990:	79 f4       	brne	.+30     	; 0x89b0 <free+0x12c>
    8992:	30 97       	sbiw	r30, 0x00	; 0
    8994:	29 f4       	brne	.+10     	; 0x89a0 <free+0x11c>
    8996:	10 92 70 07 	sts	0x0770, r1
    899a:	10 92 6f 07 	sts	0x076F, r1
    899e:	02 c0       	rjmp	.+4      	; 0x89a4 <free+0x120>
    89a0:	13 82       	std	Z+3, r1	; 0x03
    89a2:	12 82       	std	Z+2, r1	; 0x02
    89a4:	22 50       	subi	r18, 0x02	; 2
    89a6:	30 40       	sbci	r19, 0x00	; 0
    89a8:	30 93 6e 07 	sts	0x076E, r19
    89ac:	20 93 6d 07 	sts	0x076D, r18
    89b0:	df 91       	pop	r29
    89b2:	cf 91       	pop	r28
    89b4:	08 95       	ret

000089b6 <memset>:
    89b6:	dc 01       	movw	r26, r24
    89b8:	01 c0       	rjmp	.+2      	; 0x89bc <memset+0x6>
    89ba:	6d 93       	st	X+, r22
    89bc:	41 50       	subi	r20, 0x01	; 1
    89be:	50 40       	sbci	r21, 0x00	; 0
    89c0:	e0 f7       	brcc	.-8      	; 0x89ba <memset+0x4>
    89c2:	08 95       	ret

000089c4 <_exit>:
    89c4:	f8 94       	cli

000089c6 <__stop_program>:
    89c6:	ff cf       	rjmp	.-2      	; 0x89c6 <__stop_program>
