
RTOS_Segger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08005e7c  08005e7c  00015e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800600c  0800600c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800600c  0800600c  0001600c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006014  08006014  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006014  08006014  00016014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006018  08006018  00016018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800601c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014420  20000078  08006094  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20014498  08006094  00024498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d72  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002997  00000000  00000000  00032e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  000357b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001040  00000000  00000000  00036970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024334  00000000  00000000  000379b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000143bf  00000000  00000000  0005bce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbfb1  00000000  00000000  000700a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014c054  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d88  00000000  00000000  0014c0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005e64 	.word	0x08005e64

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08005e64 	.word	0x08005e64

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20012eb4 	.word	0x20012eb4
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000360:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000364:	f000 b974 	b.w	8000650 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9d08      	ldr	r5, [sp, #32]
 8000386:	4604      	mov	r4, r0
 8000388:	468e      	mov	lr, r1
 800038a:	2b00      	cmp	r3, #0
 800038c:	d14d      	bne.n	800042a <__udivmoddi4+0xaa>
 800038e:	428a      	cmp	r2, r1
 8000390:	4694      	mov	ip, r2
 8000392:	d969      	bls.n	8000468 <__udivmoddi4+0xe8>
 8000394:	fab2 f282 	clz	r2, r2
 8000398:	b152      	cbz	r2, 80003b0 <__udivmoddi4+0x30>
 800039a:	fa01 f302 	lsl.w	r3, r1, r2
 800039e:	f1c2 0120 	rsb	r1, r2, #32
 80003a2:	fa20 f101 	lsr.w	r1, r0, r1
 80003a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003aa:	ea41 0e03 	orr.w	lr, r1, r3
 80003ae:	4094      	lsls	r4, r2
 80003b0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003b4:	0c21      	lsrs	r1, r4, #16
 80003b6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ba:	fa1f f78c 	uxth.w	r7, ip
 80003be:	fb08 e316 	mls	r3, r8, r6, lr
 80003c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003c6:	fb06 f107 	mul.w	r1, r6, r7
 80003ca:	4299      	cmp	r1, r3
 80003cc:	d90a      	bls.n	80003e4 <__udivmoddi4+0x64>
 80003ce:	eb1c 0303 	adds.w	r3, ip, r3
 80003d2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80003d6:	f080 811f 	bcs.w	8000618 <__udivmoddi4+0x298>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 811c 	bls.w	8000618 <__udivmoddi4+0x298>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	4463      	add	r3, ip
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003f4:	fb00 f707 	mul.w	r7, r0, r7
 80003f8:	42a7      	cmp	r7, r4
 80003fa:	d90a      	bls.n	8000412 <__udivmoddi4+0x92>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000404:	f080 810a 	bcs.w	800061c <__udivmoddi4+0x29c>
 8000408:	42a7      	cmp	r7, r4
 800040a:	f240 8107 	bls.w	800061c <__udivmoddi4+0x29c>
 800040e:	4464      	add	r4, ip
 8000410:	3802      	subs	r0, #2
 8000412:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000416:	1be4      	subs	r4, r4, r7
 8000418:	2600      	movs	r6, #0
 800041a:	b11d      	cbz	r5, 8000424 <__udivmoddi4+0xa4>
 800041c:	40d4      	lsrs	r4, r2
 800041e:	2300      	movs	r3, #0
 8000420:	e9c5 4300 	strd	r4, r3, [r5]
 8000424:	4631      	mov	r1, r6
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	428b      	cmp	r3, r1
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0xc2>
 800042e:	2d00      	cmp	r5, #0
 8000430:	f000 80ef 	beq.w	8000612 <__udivmoddi4+0x292>
 8000434:	2600      	movs	r6, #0
 8000436:	e9c5 0100 	strd	r0, r1, [r5]
 800043a:	4630      	mov	r0, r6
 800043c:	4631      	mov	r1, r6
 800043e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000442:	fab3 f683 	clz	r6, r3
 8000446:	2e00      	cmp	r6, #0
 8000448:	d14a      	bne.n	80004e0 <__udivmoddi4+0x160>
 800044a:	428b      	cmp	r3, r1
 800044c:	d302      	bcc.n	8000454 <__udivmoddi4+0xd4>
 800044e:	4282      	cmp	r2, r0
 8000450:	f200 80f9 	bhi.w	8000646 <__udivmoddi4+0x2c6>
 8000454:	1a84      	subs	r4, r0, r2
 8000456:	eb61 0303 	sbc.w	r3, r1, r3
 800045a:	2001      	movs	r0, #1
 800045c:	469e      	mov	lr, r3
 800045e:	2d00      	cmp	r5, #0
 8000460:	d0e0      	beq.n	8000424 <__udivmoddi4+0xa4>
 8000462:	e9c5 4e00 	strd	r4, lr, [r5]
 8000466:	e7dd      	b.n	8000424 <__udivmoddi4+0xa4>
 8000468:	b902      	cbnz	r2, 800046c <__udivmoddi4+0xec>
 800046a:	deff      	udf	#255	; 0xff
 800046c:	fab2 f282 	clz	r2, r2
 8000470:	2a00      	cmp	r2, #0
 8000472:	f040 8092 	bne.w	800059a <__udivmoddi4+0x21a>
 8000476:	eba1 010c 	sub.w	r1, r1, ip
 800047a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800047e:	fa1f fe8c 	uxth.w	lr, ip
 8000482:	2601      	movs	r6, #1
 8000484:	0c20      	lsrs	r0, r4, #16
 8000486:	fbb1 f3f7 	udiv	r3, r1, r7
 800048a:	fb07 1113 	mls	r1, r7, r3, r1
 800048e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000492:	fb0e f003 	mul.w	r0, lr, r3
 8000496:	4288      	cmp	r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x12c>
 800049a:	eb1c 0101 	adds.w	r1, ip, r1
 800049e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80004a2:	d202      	bcs.n	80004aa <__udivmoddi4+0x12a>
 80004a4:	4288      	cmp	r0, r1
 80004a6:	f200 80cb 	bhi.w	8000640 <__udivmoddi4+0x2c0>
 80004aa:	4643      	mov	r3, r8
 80004ac:	1a09      	subs	r1, r1, r0
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004b4:	fb07 1110 	mls	r1, r7, r0, r1
 80004b8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004bc:	fb0e fe00 	mul.w	lr, lr, r0
 80004c0:	45a6      	cmp	lr, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x156>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004cc:	d202      	bcs.n	80004d4 <__udivmoddi4+0x154>
 80004ce:	45a6      	cmp	lr, r4
 80004d0:	f200 80bb 	bhi.w	800064a <__udivmoddi4+0x2ca>
 80004d4:	4608      	mov	r0, r1
 80004d6:	eba4 040e 	sub.w	r4, r4, lr
 80004da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x9a>
 80004e0:	f1c6 0720 	rsb	r7, r6, #32
 80004e4:	40b3      	lsls	r3, r6
 80004e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ee:	fa20 f407 	lsr.w	r4, r0, r7
 80004f2:	fa01 f306 	lsl.w	r3, r1, r6
 80004f6:	431c      	orrs	r4, r3
 80004f8:	40f9      	lsrs	r1, r7
 80004fa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004fe:	fa00 f306 	lsl.w	r3, r0, r6
 8000502:	fbb1 f8f9 	udiv	r8, r1, r9
 8000506:	0c20      	lsrs	r0, r4, #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fb09 1118 	mls	r1, r9, r8, r1
 8000510:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000514:	fb08 f00e 	mul.w	r0, r8, lr
 8000518:	4288      	cmp	r0, r1
 800051a:	fa02 f206 	lsl.w	r2, r2, r6
 800051e:	d90b      	bls.n	8000538 <__udivmoddi4+0x1b8>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000528:	f080 8088 	bcs.w	800063c <__udivmoddi4+0x2bc>
 800052c:	4288      	cmp	r0, r1
 800052e:	f240 8085 	bls.w	800063c <__udivmoddi4+0x2bc>
 8000532:	f1a8 0802 	sub.w	r8, r8, #2
 8000536:	4461      	add	r1, ip
 8000538:	1a09      	subs	r1, r1, r0
 800053a:	b2a4      	uxth	r4, r4
 800053c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000540:	fb09 1110 	mls	r1, r9, r0, r1
 8000544:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000548:	fb00 fe0e 	mul.w	lr, r0, lr
 800054c:	458e      	cmp	lr, r1
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x1e2>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000558:	d26c      	bcs.n	8000634 <__udivmoddi4+0x2b4>
 800055a:	458e      	cmp	lr, r1
 800055c:	d96a      	bls.n	8000634 <__udivmoddi4+0x2b4>
 800055e:	3802      	subs	r0, #2
 8000560:	4461      	add	r1, ip
 8000562:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000566:	fba0 9402 	umull	r9, r4, r0, r2
 800056a:	eba1 010e 	sub.w	r1, r1, lr
 800056e:	42a1      	cmp	r1, r4
 8000570:	46c8      	mov	r8, r9
 8000572:	46a6      	mov	lr, r4
 8000574:	d356      	bcc.n	8000624 <__udivmoddi4+0x2a4>
 8000576:	d053      	beq.n	8000620 <__udivmoddi4+0x2a0>
 8000578:	b15d      	cbz	r5, 8000592 <__udivmoddi4+0x212>
 800057a:	ebb3 0208 	subs.w	r2, r3, r8
 800057e:	eb61 010e 	sbc.w	r1, r1, lr
 8000582:	fa01 f707 	lsl.w	r7, r1, r7
 8000586:	fa22 f306 	lsr.w	r3, r2, r6
 800058a:	40f1      	lsrs	r1, r6
 800058c:	431f      	orrs	r7, r3
 800058e:	e9c5 7100 	strd	r7, r1, [r5]
 8000592:	2600      	movs	r6, #0
 8000594:	4631      	mov	r1, r6
 8000596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	40d8      	lsrs	r0, r3
 80005a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005a4:	fa21 f303 	lsr.w	r3, r1, r3
 80005a8:	4091      	lsls	r1, r2
 80005aa:	4301      	orrs	r1, r0
 80005ac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005b0:	fa1f fe8c 	uxth.w	lr, ip
 80005b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005b8:	fb07 3610 	mls	r6, r7, r0, r3
 80005bc:	0c0b      	lsrs	r3, r1, #16
 80005be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005c2:	fb00 f60e 	mul.w	r6, r0, lr
 80005c6:	429e      	cmp	r6, r3
 80005c8:	fa04 f402 	lsl.w	r4, r4, r2
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x260>
 80005ce:	eb1c 0303 	adds.w	r3, ip, r3
 80005d2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80005d6:	d22f      	bcs.n	8000638 <__udivmoddi4+0x2b8>
 80005d8:	429e      	cmp	r6, r3
 80005da:	d92d      	bls.n	8000638 <__udivmoddi4+0x2b8>
 80005dc:	3802      	subs	r0, #2
 80005de:	4463      	add	r3, ip
 80005e0:	1b9b      	subs	r3, r3, r6
 80005e2:	b289      	uxth	r1, r1
 80005e4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005e8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005f0:	fb06 f30e 	mul.w	r3, r6, lr
 80005f4:	428b      	cmp	r3, r1
 80005f6:	d908      	bls.n	800060a <__udivmoddi4+0x28a>
 80005f8:	eb1c 0101 	adds.w	r1, ip, r1
 80005fc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000600:	d216      	bcs.n	8000630 <__udivmoddi4+0x2b0>
 8000602:	428b      	cmp	r3, r1
 8000604:	d914      	bls.n	8000630 <__udivmoddi4+0x2b0>
 8000606:	3e02      	subs	r6, #2
 8000608:	4461      	add	r1, ip
 800060a:	1ac9      	subs	r1, r1, r3
 800060c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000610:	e738      	b.n	8000484 <__udivmoddi4+0x104>
 8000612:	462e      	mov	r6, r5
 8000614:	4628      	mov	r0, r5
 8000616:	e705      	b.n	8000424 <__udivmoddi4+0xa4>
 8000618:	4606      	mov	r6, r0
 800061a:	e6e3      	b.n	80003e4 <__udivmoddi4+0x64>
 800061c:	4618      	mov	r0, r3
 800061e:	e6f8      	b.n	8000412 <__udivmoddi4+0x92>
 8000620:	454b      	cmp	r3, r9
 8000622:	d2a9      	bcs.n	8000578 <__udivmoddi4+0x1f8>
 8000624:	ebb9 0802 	subs.w	r8, r9, r2
 8000628:	eb64 0e0c 	sbc.w	lr, r4, ip
 800062c:	3801      	subs	r0, #1
 800062e:	e7a3      	b.n	8000578 <__udivmoddi4+0x1f8>
 8000630:	4646      	mov	r6, r8
 8000632:	e7ea      	b.n	800060a <__udivmoddi4+0x28a>
 8000634:	4620      	mov	r0, r4
 8000636:	e794      	b.n	8000562 <__udivmoddi4+0x1e2>
 8000638:	4640      	mov	r0, r8
 800063a:	e7d1      	b.n	80005e0 <__udivmoddi4+0x260>
 800063c:	46d0      	mov	r8, sl
 800063e:	e77b      	b.n	8000538 <__udivmoddi4+0x1b8>
 8000640:	3b02      	subs	r3, #2
 8000642:	4461      	add	r1, ip
 8000644:	e732      	b.n	80004ac <__udivmoddi4+0x12c>
 8000646:	4630      	mov	r0, r6
 8000648:	e709      	b.n	800045e <__udivmoddi4+0xde>
 800064a:	4464      	add	r4, ip
 800064c:	3802      	subs	r0, #2
 800064e:	e742      	b.n	80004d6 <__udivmoddi4+0x156>

08000650 <__aeabi_idiv0>:
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop

08000654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065a:	f000 fa99 	bl	8000b90 <HAL_Init>
  		BaseType_t status;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065e:	f000 f835 	bl	80006cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000662:	f000 f8a1 	bl	80007a8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  DWT_CTRL |= (1<<0);
 8000666:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <main+0x5c>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a11      	ldr	r2, [pc, #68]	; (80006b0 <main+0x5c>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6013      	str	r3, [r2, #0]

    	  	  SEGGER_SYSVIEW_Conf();
 8000672:	f002 ff87 	bl	8003584 <SEGGER_SYSVIEW_Conf>
    	  	  SEGGER_SYSVIEW_Start();
 8000676:	f004 f9b7 	bl	80049e8 <SEGGER_SYSVIEW_Start>

  	  	  status=xTaskCreate(task1_handler,"Task-1", 200,"Hello world from Task-1" , 2, &task1_handle);
 800067a:	f107 0308 	add.w	r3, r7, #8
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	2302      	movs	r3, #2
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <main+0x60>)
 8000686:	22c8      	movs	r2, #200	; 0xc8
 8000688:	490b      	ldr	r1, [pc, #44]	; (80006b8 <main+0x64>)
 800068a:	480c      	ldr	r0, [pc, #48]	; (80006bc <main+0x68>)
 800068c:	f001 fe81 	bl	8002392 <xTaskCreate>
 8000690:	60f8      	str	r0, [r7, #12]
    	  //configASSERT(status== pdPASS);

    	  status=xTaskCreate(task2_handler,"Task-2", 200,"Hello world from Task-2" , 2, &task2_handle);
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	9301      	str	r3, [sp, #4]
 8000696:	2302      	movs	r3, #2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <main+0x6c>)
 800069c:	22c8      	movs	r2, #200	; 0xc8
 800069e:	4909      	ldr	r1, [pc, #36]	; (80006c4 <main+0x70>)
 80006a0:	4809      	ldr	r0, [pc, #36]	; (80006c8 <main+0x74>)
 80006a2:	f001 fe76 	bl	8002392 <xTaskCreate>
 80006a6:	60f8      	str	r0, [r7, #12]
    	 // configASSERT(status== pdPASS);


    	  vTaskStartScheduler();
 80006a8:	f001 ffc8 	bl	800263c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ac:	e7fe      	b.n	80006ac <main+0x58>
 80006ae:	bf00      	nop
 80006b0:	e0001000 	.word	0xe0001000
 80006b4:	08005e7c 	.word	0x08005e7c
 80006b8:	08005e94 	.word	0x08005e94
 80006bc:	080008a5 	.word	0x080008a5
 80006c0:	08005e9c 	.word	0x08005e9c
 80006c4:	08005eb4 	.word	0x08005eb4
 80006c8:	080008cd 	.word	0x080008cd

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b094      	sub	sp, #80	; 0x50
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	2234      	movs	r2, #52	; 0x34
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f004 ff46 	bl	800556c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e0:	f107 0308 	add.w	r3, r7, #8
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f0:	2300      	movs	r3, #0
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	4b2a      	ldr	r3, [pc, #168]	; (80007a0 <SystemClock_Config+0xd4>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f8:	4a29      	ldr	r2, [pc, #164]	; (80007a0 <SystemClock_Config+0xd4>)
 80006fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000700:	4b27      	ldr	r3, [pc, #156]	; (80007a0 <SystemClock_Config+0xd4>)
 8000702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000704:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800070c:	2300      	movs	r3, #0
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	4b24      	ldr	r3, [pc, #144]	; (80007a4 <SystemClock_Config+0xd8>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000718:	4a22      	ldr	r2, [pc, #136]	; (80007a4 <SystemClock_Config+0xd8>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6013      	str	r3, [r2, #0]
 8000720:	4b20      	ldr	r3, [pc, #128]	; (80007a4 <SystemClock_Config+0xd8>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800072c:	2302      	movs	r3, #2
 800072e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000730:	2301      	movs	r3, #1
 8000732:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000734:	2310      	movs	r3, #16
 8000736:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800073c:	2300      	movs	r3, #0
 800073e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000740:	2310      	movs	r3, #16
 8000742:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000744:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000748:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800074a:	2304      	movs	r3, #4
 800074c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800074e:	2302      	movs	r3, #2
 8000750:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000752:	2302      	movs	r3, #2
 8000754:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000756:	f107 031c 	add.w	r3, r7, #28
 800075a:	4618      	mov	r0, r3
 800075c:	f001 f852 	bl	8001804 <HAL_RCC_OscConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000766:	f000 f8d7 	bl	8000918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076a:	230f      	movs	r3, #15
 800076c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076e:	2302      	movs	r3, #2
 8000770:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000776:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800077a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000780:	f107 0308 	add.w	r3, r7, #8
 8000784:	2102      	movs	r1, #2
 8000786:	4618      	mov	r0, r3
 8000788:	f000 fcd4 	bl	8001134 <HAL_RCC_ClockConfig>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000792:	f000 f8c1 	bl	8000918 <Error_Handler>
  }
}
 8000796:	bf00      	nop
 8000798:	3750      	adds	r7, #80	; 0x50
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40023800 	.word	0x40023800
 80007a4:	40007000 	.word	0x40007000

080007a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b08a      	sub	sp, #40	; 0x28
 80007ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ae:	f107 0314 	add.w	r3, r7, #20
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
 80007bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	613b      	str	r3, [r7, #16]
 80007c2:	4b35      	ldr	r3, [pc, #212]	; (8000898 <MX_GPIO_Init+0xf0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a34      	ldr	r2, [pc, #208]	; (8000898 <MX_GPIO_Init+0xf0>)
 80007c8:	f043 0304 	orr.w	r3, r3, #4
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b32      	ldr	r3, [pc, #200]	; (8000898 <MX_GPIO_Init+0xf0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0304 	and.w	r3, r3, #4
 80007d6:	613b      	str	r3, [r7, #16]
 80007d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	4b2e      	ldr	r3, [pc, #184]	; (8000898 <MX_GPIO_Init+0xf0>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a2d      	ldr	r2, [pc, #180]	; (8000898 <MX_GPIO_Init+0xf0>)
 80007e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b2b      	ldr	r3, [pc, #172]	; (8000898 <MX_GPIO_Init+0xf0>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	4b27      	ldr	r3, [pc, #156]	; (8000898 <MX_GPIO_Init+0xf0>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a26      	ldr	r2, [pc, #152]	; (8000898 <MX_GPIO_Init+0xf0>)
 8000800:	f043 0301 	orr.w	r3, r3, #1
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b24      	ldr	r3, [pc, #144]	; (8000898 <MX_GPIO_Init+0xf0>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	4b20      	ldr	r3, [pc, #128]	; (8000898 <MX_GPIO_Init+0xf0>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a1f      	ldr	r2, [pc, #124]	; (8000898 <MX_GPIO_Init+0xf0>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b1d      	ldr	r3, [pc, #116]	; (8000898 <MX_GPIO_Init+0xf0>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800082e:	2200      	movs	r2, #0
 8000830:	2120      	movs	r1, #32
 8000832:	481a      	ldr	r0, [pc, #104]	; (800089c <MX_GPIO_Init+0xf4>)
 8000834:	f000 fc64 	bl	8001100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800083c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800083e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	4619      	mov	r1, r3
 800084e:	4814      	ldr	r0, [pc, #80]	; (80008a0 <MX_GPIO_Init+0xf8>)
 8000850:	f000 fac2 	bl	8000dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000854:	230c      	movs	r3, #12
 8000856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000858:	2302      	movs	r3, #2
 800085a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000860:	2303      	movs	r3, #3
 8000862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000864:	2307      	movs	r3, #7
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	4619      	mov	r1, r3
 800086e:	480b      	ldr	r0, [pc, #44]	; (800089c <MX_GPIO_Init+0xf4>)
 8000870:	f000 fab2 	bl	8000dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000874:	2320      	movs	r3, #32
 8000876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000878:	2301      	movs	r3, #1
 800087a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	4619      	mov	r1, r3
 800088a:	4804      	ldr	r0, [pc, #16]	; (800089c <MX_GPIO_Init+0xf4>)
 800088c:	f000 faa4 	bl	8000dd8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	; 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40023800 	.word	0x40023800
 800089c:	40020000 	.word	0x40020000
 80008a0:	40020800 	.word	0x40020800

080008a4 <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void * parameters)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b09c      	sub	sp, #112	; 0x70
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	char  msg[100];
	while(1)
	{
		//printf("%s\n",(char*)parameters);
		snprintf(msg,100,"%s\n",(char*)parameters);
 80008ac:	f107 000c 	add.w	r0, r7, #12
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4a05      	ldr	r2, [pc, #20]	; (80008c8 <task1_handler+0x24>)
 80008b4:	2164      	movs	r1, #100	; 0x64
 80008b6:	f004 fe61 	bl	800557c <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 80008ba:	f107 030c 	add.w	r3, r7, #12
 80008be:	4618      	mov	r0, r3
 80008c0:	f004 fd9c 	bl	80053fc <SEGGER_SYSVIEW_PrintfTarget>
		snprintf(msg,100,"%s\n",(char*)parameters);
 80008c4:	e7f2      	b.n	80008ac <task1_handler+0x8>
 80008c6:	bf00      	nop
 80008c8:	08005ebc 	.word	0x08005ebc

080008cc <task2_handler>:
	}
}


static void task2_handler(void * parameters)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b09c      	sub	sp, #112	; 0x70
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	char  msg[100];
	while(1)
		{
		//printf("%s\n",(char*)parameters);
		snprintf(msg,100,"%s\n",(char*)parameters);
 80008d4:	f107 000c 	add.w	r0, r7, #12
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a05      	ldr	r2, [pc, #20]	; (80008f0 <task2_handler+0x24>)
 80008dc:	2164      	movs	r1, #100	; 0x64
 80008de:	f004 fe4d 	bl	800557c <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 80008e2:	f107 030c 	add.w	r3, r7, #12
 80008e6:	4618      	mov	r0, r3
 80008e8:	f004 fd88 	bl	80053fc <SEGGER_SYSVIEW_PrintfTarget>
		snprintf(msg,100,"%s\n",(char*)parameters);
 80008ec:	e7f2      	b.n	80008d4 <task2_handler+0x8>
 80008ee:	bf00      	nop
 80008f0:	08005ebc 	.word	0x08005ebc

080008f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a04      	ldr	r2, [pc, #16]	; (8000914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d101      	bne.n	800090a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000906:	f000 f965 	bl	8000bd4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40000c00 	.word	0x40000c00

08000918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000920:	e7fe      	b.n	8000920 <Error_Handler+0x8>
	...

08000924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	4b10      	ldr	r3, [pc, #64]	; (8000970 <HAL_MspInit+0x4c>)
 8000930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000932:	4a0f      	ldr	r2, [pc, #60]	; (8000970 <HAL_MspInit+0x4c>)
 8000934:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000938:	6453      	str	r3, [r2, #68]	; 0x44
 800093a:	4b0d      	ldr	r3, [pc, #52]	; (8000970 <HAL_MspInit+0x4c>)
 800093c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	603b      	str	r3, [r7, #0]
 800094a:	4b09      	ldr	r3, [pc, #36]	; (8000970 <HAL_MspInit+0x4c>)
 800094c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094e:	4a08      	ldr	r2, [pc, #32]	; (8000970 <HAL_MspInit+0x4c>)
 8000950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000954:	6413      	str	r3, [r2, #64]	; 0x40
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_MspInit+0x4c>)
 8000958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000962:	f002 fa59 	bl	8002e18 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000966:	bf00      	nop
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	40023800 	.word	0x40023800

08000974 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08e      	sub	sp, #56	; 0x38
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800097c:	2300      	movs	r3, #0
 800097e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000980:	2300      	movs	r3, #0
 8000982:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000984:	2300      	movs	r3, #0
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	4b33      	ldr	r3, [pc, #204]	; (8000a58 <HAL_InitTick+0xe4>)
 800098a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800098c:	4a32      	ldr	r2, [pc, #200]	; (8000a58 <HAL_InitTick+0xe4>)
 800098e:	f043 0308 	orr.w	r3, r3, #8
 8000992:	6413      	str	r3, [r2, #64]	; 0x40
 8000994:	4b30      	ldr	r3, [pc, #192]	; (8000a58 <HAL_InitTick+0xe4>)
 8000996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000998:	f003 0308 	and.w	r3, r3, #8
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009a0:	f107 0210 	add.w	r2, r7, #16
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 fcc8 	bl	8001340 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009b0:	6a3b      	ldr	r3, [r7, #32]
 80009b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d103      	bne.n	80009c2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009ba:	f000 fcad 	bl	8001318 <HAL_RCC_GetPCLK1Freq>
 80009be:	6378      	str	r0, [r7, #52]	; 0x34
 80009c0:	e004      	b.n	80009cc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80009c2:	f000 fca9 	bl	8001318 <HAL_RCC_GetPCLK1Freq>
 80009c6:	4603      	mov	r3, r0
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009ce:	4a23      	ldr	r2, [pc, #140]	; (8000a5c <HAL_InitTick+0xe8>)
 80009d0:	fba2 2303 	umull	r2, r3, r2, r3
 80009d4:	0c9b      	lsrs	r3, r3, #18
 80009d6:	3b01      	subs	r3, #1
 80009d8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80009da:	4b21      	ldr	r3, [pc, #132]	; (8000a60 <HAL_InitTick+0xec>)
 80009dc:	4a21      	ldr	r2, [pc, #132]	; (8000a64 <HAL_InitTick+0xf0>)
 80009de:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80009e0:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <HAL_InitTick+0xec>)
 80009e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009e6:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80009e8:	4a1d      	ldr	r2, [pc, #116]	; (8000a60 <HAL_InitTick+0xec>)
 80009ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009ec:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80009ee:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <HAL_InitTick+0xec>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <HAL_InitTick+0xec>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fa:	4b19      	ldr	r3, [pc, #100]	; (8000a60 <HAL_InitTick+0xec>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000a00:	4817      	ldr	r0, [pc, #92]	; (8000a60 <HAL_InitTick+0xec>)
 8000a02:	f001 f99d 	bl	8001d40 <HAL_TIM_Base_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a0c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d11b      	bne.n	8000a4c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000a14:	4812      	ldr	r0, [pc, #72]	; (8000a60 <HAL_InitTick+0xec>)
 8000a16:	f001 f9ed 	bl	8001df4 <HAL_TIM_Base_Start_IT>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a20:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d111      	bne.n	8000a4c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000a28:	2032      	movs	r0, #50	; 0x32
 8000a2a:	f000 f9c7 	bl	8000dbc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2b0f      	cmp	r3, #15
 8000a32:	d808      	bhi.n	8000a46 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000a34:	2200      	movs	r2, #0
 8000a36:	6879      	ldr	r1, [r7, #4]
 8000a38:	2032      	movs	r0, #50	; 0x32
 8000a3a:	f000 f9a3 	bl	8000d84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	; (8000a68 <HAL_InitTick+0xf4>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6013      	str	r3, [r2, #0]
 8000a44:	e002      	b.n	8000a4c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a4c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	3738      	adds	r7, #56	; 0x38
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40023800 	.word	0x40023800
 8000a5c:	431bde83 	.word	0x431bde83
 8000a60:	20000094 	.word	0x20000094
 8000a64:	40000c00 	.word	0x40000c00
 8000a68:	20000004 	.word	0x20000004

08000a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a70:	e7fe      	b.n	8000a70 <NMI_Handler+0x4>

08000a72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a76:	e7fe      	b.n	8000a76 <HardFault_Handler+0x4>

08000a78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <MemManage_Handler+0x4>

08000a7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a82:	e7fe      	b.n	8000a82 <BusFault_Handler+0x4>

08000a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <UsageFault_Handler+0x4>

08000a8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000a9c:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <TIM5_IRQHandler+0x10>)
 8000a9e:	f001 fa19 	bl	8001ed4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000094 	.word	0x20000094

08000aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab4:	4a14      	ldr	r2, [pc, #80]	; (8000b08 <_sbrk+0x5c>)
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <_sbrk+0x60>)
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac0:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d102      	bne.n	8000ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <_sbrk+0x64>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	; (8000b14 <_sbrk+0x68>)
 8000acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <_sbrk+0x64>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d207      	bcs.n	8000aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000adc:	f004 fcfe 	bl	80054dc <__errno>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aea:	e009      	b.n	8000b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <_sbrk+0x64>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000af2:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <_sbrk+0x64>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	4a05      	ldr	r2, [pc, #20]	; (8000b10 <_sbrk+0x64>)
 8000afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000afe:	68fb      	ldr	r3, [r7, #12]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20020000 	.word	0x20020000
 8000b0c:	00000400 	.word	0x00000400
 8000b10:	200000dc 	.word	0x200000dc
 8000b14:	20014498 	.word	0x20014498

08000b18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <SystemInit+0x20>)
 8000b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b22:	4a05      	ldr	r2, [pc, #20]	; (8000b38 <SystemInit+0x20>)
 8000b24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b74 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b40:	480d      	ldr	r0, [pc, #52]	; (8000b78 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b42:	490e      	ldr	r1, [pc, #56]	; (8000b7c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b44:	4a0e      	ldr	r2, [pc, #56]	; (8000b80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b48:	e002      	b.n	8000b50 <LoopCopyDataInit>

08000b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4e:	3304      	adds	r3, #4

08000b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b54:	d3f9      	bcc.n	8000b4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b56:	4a0b      	ldr	r2, [pc, #44]	; (8000b84 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b58:	4c0b      	ldr	r4, [pc, #44]	; (8000b88 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b5c:	e001      	b.n	8000b62 <LoopFillZerobss>

08000b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b60:	3204      	adds	r2, #4

08000b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b64:	d3fb      	bcc.n	8000b5e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b66:	f7ff ffd7 	bl	8000b18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b6a:	f004 fcbd 	bl	80054e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b6e:	f7ff fd71 	bl	8000654 <main>
  bx  lr    
 8000b72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b7c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000b80:	0800601c 	.word	0x0800601c
  ldr r2, =_sbss
 8000b84:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000b88:	20014498 	.word	0x20014498

08000b8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b8c:	e7fe      	b.n	8000b8c <ADC_IRQHandler>
	...

08000b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b94:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <HAL_Init+0x40>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a0d      	ldr	r2, [pc, #52]	; (8000bd0 <HAL_Init+0x40>)
 8000b9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <HAL_Init+0x40>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <HAL_Init+0x40>)
 8000ba6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000baa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bac:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <HAL_Init+0x40>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a07      	ldr	r2, [pc, #28]	; (8000bd0 <HAL_Init+0x40>)
 8000bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bb8:	2003      	movs	r0, #3
 8000bba:	f000 f8d8 	bl	8000d6e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bbe:	200f      	movs	r0, #15
 8000bc0:	f7ff fed8 	bl	8000974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bc4:	f7ff feae 	bl	8000924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bc8:	2300      	movs	r3, #0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40023c00 	.word	0x40023c00

08000bd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <HAL_IncTick+0x20>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <HAL_IncTick+0x24>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <HAL_IncTick+0x24>)
 8000be6:	6013      	str	r3, [r2, #0]
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	20000008 	.word	0x20000008
 8000bf8:	200000e0 	.word	0x200000e0

08000bfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000c00:	4b03      	ldr	r3, [pc, #12]	; (8000c10 <HAL_GetTick+0x14>)
 8000c02:	681b      	ldr	r3, [r3, #0]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	200000e0 	.word	0x200000e0

08000c14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	f003 0307 	and.w	r3, r3, #7
 8000c22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <__NVIC_SetPriorityGrouping+0x44>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c2a:	68ba      	ldr	r2, [r7, #8]
 8000c2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c30:	4013      	ands	r3, r2
 8000c32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c46:	4a04      	ldr	r2, [pc, #16]	; (8000c58 <__NVIC_SetPriorityGrouping+0x44>)
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	60d3      	str	r3, [r2, #12]
}
 8000c4c:	bf00      	nop
 8000c4e:	3714      	adds	r7, #20
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c60:	4b04      	ldr	r3, [pc, #16]	; (8000c74 <__NVIC_GetPriorityGrouping+0x18>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	0a1b      	lsrs	r3, r3, #8
 8000c66:	f003 0307 	and.w	r3, r3, #7
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	db0b      	blt.n	8000ca2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	f003 021f 	and.w	r2, r3, #31
 8000c90:	4907      	ldr	r1, [pc, #28]	; (8000cb0 <__NVIC_EnableIRQ+0x38>)
 8000c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c96:	095b      	lsrs	r3, r3, #5
 8000c98:	2001      	movs	r0, #1
 8000c9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ca2:	bf00      	nop
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	e000e100 	.word	0xe000e100

08000cb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	6039      	str	r1, [r7, #0]
 8000cbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	db0a      	blt.n	8000cde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	490c      	ldr	r1, [pc, #48]	; (8000d00 <__NVIC_SetPriority+0x4c>)
 8000cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd2:	0112      	lsls	r2, r2, #4
 8000cd4:	b2d2      	uxtb	r2, r2
 8000cd6:	440b      	add	r3, r1
 8000cd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cdc:	e00a      	b.n	8000cf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4908      	ldr	r1, [pc, #32]	; (8000d04 <__NVIC_SetPriority+0x50>)
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	f003 030f 	and.w	r3, r3, #15
 8000cea:	3b04      	subs	r3, #4
 8000cec:	0112      	lsls	r2, r2, #4
 8000cee:	b2d2      	uxtb	r2, r2
 8000cf0:	440b      	add	r3, r1
 8000cf2:	761a      	strb	r2, [r3, #24]
}
 8000cf4:	bf00      	nop
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	e000e100 	.word	0xe000e100
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b089      	sub	sp, #36	; 0x24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	f1c3 0307 	rsb	r3, r3, #7
 8000d22:	2b04      	cmp	r3, #4
 8000d24:	bf28      	it	cs
 8000d26:	2304      	movcs	r3, #4
 8000d28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	2b06      	cmp	r3, #6
 8000d30:	d902      	bls.n	8000d38 <NVIC_EncodePriority+0x30>
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	3b03      	subs	r3, #3
 8000d36:	e000      	b.n	8000d3a <NVIC_EncodePriority+0x32>
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d40:	69bb      	ldr	r3, [r7, #24]
 8000d42:	fa02 f303 	lsl.w	r3, r2, r3
 8000d46:	43da      	mvns	r2, r3
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	401a      	ands	r2, r3
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5a:	43d9      	mvns	r1, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d60:	4313      	orrs	r3, r2
         );
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3724      	adds	r7, #36	; 0x24
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b082      	sub	sp, #8
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f7ff ff4c 	bl	8000c14 <__NVIC_SetPriorityGrouping>
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
 8000d90:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d96:	f7ff ff61 	bl	8000c5c <__NVIC_GetPriorityGrouping>
 8000d9a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	68b9      	ldr	r1, [r7, #8]
 8000da0:	6978      	ldr	r0, [r7, #20]
 8000da2:	f7ff ffb1 	bl	8000d08 <NVIC_EncodePriority>
 8000da6:	4602      	mov	r2, r0
 8000da8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dac:	4611      	mov	r1, r2
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff ff80 	bl	8000cb4 <__NVIC_SetPriority>
}
 8000db4:	bf00      	nop
 8000db6:	3718      	adds	r7, #24
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff ff54 	bl	8000c78 <__NVIC_EnableIRQ>
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b089      	sub	sp, #36	; 0x24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000de6:	2300      	movs	r3, #0
 8000de8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dee:	2300      	movs	r3, #0
 8000df0:	61fb      	str	r3, [r7, #28]
 8000df2:	e165      	b.n	80010c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000df4:	2201      	movs	r2, #1
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	697a      	ldr	r2, [r7, #20]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	f040 8154 	bne.w	80010ba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 0303 	and.w	r3, r3, #3
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d005      	beq.n	8000e2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d130      	bne.n	8000e8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	2203      	movs	r2, #3
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	68da      	ldr	r2, [r3, #12]
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e60:	2201      	movs	r2, #1
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	091b      	lsrs	r3, r3, #4
 8000e76:	f003 0201 	and.w	r2, r3, #1
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f003 0303 	and.w	r3, r3, #3
 8000e94:	2b03      	cmp	r3, #3
 8000e96:	d017      	beq.n	8000ec8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	2203      	movs	r2, #3
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	4013      	ands	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 0303 	and.w	r3, r3, #3
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d123      	bne.n	8000f1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	08da      	lsrs	r2, r3, #3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3208      	adds	r2, #8
 8000edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	f003 0307 	and.w	r3, r3, #7
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	220f      	movs	r2, #15
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	69ba      	ldr	r2, [r7, #24]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	691a      	ldr	r2, [r3, #16]
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	08da      	lsrs	r2, r3, #3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3208      	adds	r2, #8
 8000f16:	69b9      	ldr	r1, [r7, #24]
 8000f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	2203      	movs	r2, #3
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	4013      	ands	r3, r2
 8000f32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 0203 	and.w	r2, r3, #3
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f000 80ae 	beq.w	80010ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	4b5d      	ldr	r3, [pc, #372]	; (80010d8 <HAL_GPIO_Init+0x300>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f66:	4a5c      	ldr	r2, [pc, #368]	; (80010d8 <HAL_GPIO_Init+0x300>)
 8000f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f6e:	4b5a      	ldr	r3, [pc, #360]	; (80010d8 <HAL_GPIO_Init+0x300>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f7a:	4a58      	ldr	r2, [pc, #352]	; (80010dc <HAL_GPIO_Init+0x304>)
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	089b      	lsrs	r3, r3, #2
 8000f80:	3302      	adds	r3, #2
 8000f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	220f      	movs	r2, #15
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43db      	mvns	r3, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a4f      	ldr	r2, [pc, #316]	; (80010e0 <HAL_GPIO_Init+0x308>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d025      	beq.n	8000ff2 <HAL_GPIO_Init+0x21a>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	; (80010e4 <HAL_GPIO_Init+0x30c>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d01f      	beq.n	8000fee <HAL_GPIO_Init+0x216>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4d      	ldr	r2, [pc, #308]	; (80010e8 <HAL_GPIO_Init+0x310>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d019      	beq.n	8000fea <HAL_GPIO_Init+0x212>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a4c      	ldr	r2, [pc, #304]	; (80010ec <HAL_GPIO_Init+0x314>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d013      	beq.n	8000fe6 <HAL_GPIO_Init+0x20e>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4b      	ldr	r2, [pc, #300]	; (80010f0 <HAL_GPIO_Init+0x318>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d00d      	beq.n	8000fe2 <HAL_GPIO_Init+0x20a>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4a      	ldr	r2, [pc, #296]	; (80010f4 <HAL_GPIO_Init+0x31c>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d007      	beq.n	8000fde <HAL_GPIO_Init+0x206>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a49      	ldr	r2, [pc, #292]	; (80010f8 <HAL_GPIO_Init+0x320>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d101      	bne.n	8000fda <HAL_GPIO_Init+0x202>
 8000fd6:	2306      	movs	r3, #6
 8000fd8:	e00c      	b.n	8000ff4 <HAL_GPIO_Init+0x21c>
 8000fda:	2307      	movs	r3, #7
 8000fdc:	e00a      	b.n	8000ff4 <HAL_GPIO_Init+0x21c>
 8000fde:	2305      	movs	r3, #5
 8000fe0:	e008      	b.n	8000ff4 <HAL_GPIO_Init+0x21c>
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	e006      	b.n	8000ff4 <HAL_GPIO_Init+0x21c>
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e004      	b.n	8000ff4 <HAL_GPIO_Init+0x21c>
 8000fea:	2302      	movs	r3, #2
 8000fec:	e002      	b.n	8000ff4 <HAL_GPIO_Init+0x21c>
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e000      	b.n	8000ff4 <HAL_GPIO_Init+0x21c>
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	69fa      	ldr	r2, [r7, #28]
 8000ff6:	f002 0203 	and.w	r2, r2, #3
 8000ffa:	0092      	lsls	r2, r2, #2
 8000ffc:	4093      	lsls	r3, r2
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001004:	4935      	ldr	r1, [pc, #212]	; (80010dc <HAL_GPIO_Init+0x304>)
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	089b      	lsrs	r3, r3, #2
 800100a:	3302      	adds	r3, #2
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001012:	4b3a      	ldr	r3, [pc, #232]	; (80010fc <HAL_GPIO_Init+0x324>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001036:	4a31      	ldr	r2, [pc, #196]	; (80010fc <HAL_GPIO_Init+0x324>)
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800103c:	4b2f      	ldr	r3, [pc, #188]	; (80010fc <HAL_GPIO_Init+0x324>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001060:	4a26      	ldr	r2, [pc, #152]	; (80010fc <HAL_GPIO_Init+0x324>)
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001066:	4b25      	ldr	r3, [pc, #148]	; (80010fc <HAL_GPIO_Init+0x324>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800108a:	4a1c      	ldr	r2, [pc, #112]	; (80010fc <HAL_GPIO_Init+0x324>)
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001090:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <HAL_GPIO_Init+0x324>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010b4:	4a11      	ldr	r2, [pc, #68]	; (80010fc <HAL_GPIO_Init+0x324>)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3301      	adds	r3, #1
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	2b0f      	cmp	r3, #15
 80010c4:	f67f ae96 	bls.w	8000df4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010c8:	bf00      	nop
 80010ca:	bf00      	nop
 80010cc:	3724      	adds	r7, #36	; 0x24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40013800 	.word	0x40013800
 80010e0:	40020000 	.word	0x40020000
 80010e4:	40020400 	.word	0x40020400
 80010e8:	40020800 	.word	0x40020800
 80010ec:	40020c00 	.word	0x40020c00
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40021400 	.word	0x40021400
 80010f8:	40021800 	.word	0x40021800
 80010fc:	40013c00 	.word	0x40013c00

08001100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	460b      	mov	r3, r1
 800110a:	807b      	strh	r3, [r7, #2]
 800110c:	4613      	mov	r3, r2
 800110e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001110:	787b      	ldrb	r3, [r7, #1]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001116:	887a      	ldrh	r2, [r7, #2]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800111c:	e003      	b.n	8001126 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800111e:	887b      	ldrh	r3, [r7, #2]
 8001120:	041a      	lsls	r2, r3, #16
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	619a      	str	r2, [r3, #24]
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
	...

08001134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e0cc      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001148:	4b68      	ldr	r3, [pc, #416]	; (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 030f 	and.w	r3, r3, #15
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	429a      	cmp	r2, r3
 8001154:	d90c      	bls.n	8001170 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001156:	4b65      	ldr	r3, [pc, #404]	; (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800115e:	4b63      	ldr	r3, [pc, #396]	; (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	429a      	cmp	r2, r3
 800116a:	d001      	beq.n	8001170 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e0b8      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d020      	beq.n	80011be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	2b00      	cmp	r3, #0
 8001186:	d005      	beq.n	8001194 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001188:	4b59      	ldr	r3, [pc, #356]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	4a58      	ldr	r2, [pc, #352]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 800118e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001192:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0308 	and.w	r3, r3, #8
 800119c:	2b00      	cmp	r3, #0
 800119e:	d005      	beq.n	80011ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011a0:	4b53      	ldr	r3, [pc, #332]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	4a52      	ldr	r2, [pc, #328]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80011aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ac:	4b50      	ldr	r3, [pc, #320]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	494d      	ldr	r1, [pc, #308]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011ba:	4313      	orrs	r3, r2
 80011bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d044      	beq.n	8001254 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d107      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011d2:	4b47      	ldr	r3, [pc, #284]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d119      	bne.n	8001212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e07f      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d003      	beq.n	80011f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d107      	bne.n	8001202 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011f2:	4b3f      	ldr	r3, [pc, #252]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d109      	bne.n	8001212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e06f      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001202:	4b3b      	ldr	r3, [pc, #236]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e067      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001212:	4b37      	ldr	r3, [pc, #220]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f023 0203 	bic.w	r2, r3, #3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	4934      	ldr	r1, [pc, #208]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001220:	4313      	orrs	r3, r2
 8001222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001224:	f7ff fcea 	bl	8000bfc <HAL_GetTick>
 8001228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800122a:	e00a      	b.n	8001242 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800122c:	f7ff fce6 	bl	8000bfc <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	f241 3288 	movw	r2, #5000	; 0x1388
 800123a:	4293      	cmp	r3, r2
 800123c:	d901      	bls.n	8001242 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e04f      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001242:	4b2b      	ldr	r3, [pc, #172]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 020c 	and.w	r2, r3, #12
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	429a      	cmp	r2, r3
 8001252:	d1eb      	bne.n	800122c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001254:	4b25      	ldr	r3, [pc, #148]	; (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 030f 	and.w	r3, r3, #15
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d20c      	bcs.n	800127c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001262:	4b22      	ldr	r3, [pc, #136]	; (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800126a:	4b20      	ldr	r3, [pc, #128]	; (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	429a      	cmp	r2, r3
 8001276:	d001      	beq.n	800127c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e032      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 0304 	and.w	r3, r3, #4
 8001284:	2b00      	cmp	r3, #0
 8001286:	d008      	beq.n	800129a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001288:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	4916      	ldr	r1, [pc, #88]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001296:	4313      	orrs	r3, r2
 8001298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0308 	and.w	r3, r3, #8
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d009      	beq.n	80012ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	490e      	ldr	r1, [pc, #56]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80012b6:	4313      	orrs	r3, r2
 80012b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012ba:	f000 f873 	bl	80013a4 <HAL_RCC_GetSysClockFreq>
 80012be:	4602      	mov	r2, r0
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	091b      	lsrs	r3, r3, #4
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	490a      	ldr	r1, [pc, #40]	; (80012f4 <HAL_RCC_ClockConfig+0x1c0>)
 80012cc:	5ccb      	ldrb	r3, [r1, r3]
 80012ce:	fa22 f303 	lsr.w	r3, r2, r3
 80012d2:	4a09      	ldr	r2, [pc, #36]	; (80012f8 <HAL_RCC_ClockConfig+0x1c4>)
 80012d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80012d6:	4b09      	ldr	r3, [pc, #36]	; (80012fc <HAL_RCC_ClockConfig+0x1c8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fb4a 	bl	8000974 <HAL_InitTick>

  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023c00 	.word	0x40023c00
 80012f0:	40023800 	.word	0x40023800
 80012f4:	08005f88 	.word	0x08005f88
 80012f8:	20000000 	.word	0x20000000
 80012fc:	20000004 	.word	0x20000004

08001300 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <HAL_RCC_GetHCLKFreq+0x14>)
 8001306:	681b      	ldr	r3, [r3, #0]
}
 8001308:	4618      	mov	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000000 	.word	0x20000000

08001318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800131c:	f7ff fff0 	bl	8001300 <HAL_RCC_GetHCLKFreq>
 8001320:	4602      	mov	r2, r0
 8001322:	4b05      	ldr	r3, [pc, #20]	; (8001338 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	0a9b      	lsrs	r3, r3, #10
 8001328:	f003 0307 	and.w	r3, r3, #7
 800132c:	4903      	ldr	r1, [pc, #12]	; (800133c <HAL_RCC_GetPCLK1Freq+0x24>)
 800132e:	5ccb      	ldrb	r3, [r1, r3]
 8001330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001334:	4618      	mov	r0, r3
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40023800 	.word	0x40023800
 800133c:	08005f98 	.word	0x08005f98

08001340 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	220f      	movs	r2, #15
 800134e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <HAL_RCC_GetClockConfig+0x5c>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	f003 0203 	and.w	r2, r3, #3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800135c:	4b0f      	ldr	r3, [pc, #60]	; (800139c <HAL_RCC_GetClockConfig+0x5c>)
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <HAL_RCC_GetClockConfig+0x5c>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <HAL_RCC_GetClockConfig+0x5c>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	08db      	lsrs	r3, r3, #3
 800137a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001382:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <HAL_RCC_GetClockConfig+0x60>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 020f 	and.w	r2, r3, #15
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	601a      	str	r2, [r3, #0]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	40023800 	.word	0x40023800
 80013a0:	40023c00 	.word	0x40023c00

080013a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013a8:	b0ae      	sub	sp, #184	; 0xb8
 80013aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80013be:	2300      	movs	r3, #0
 80013c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80013c4:	2300      	movs	r3, #0
 80013c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013ca:	4bcb      	ldr	r3, [pc, #812]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f003 030c 	and.w	r3, r3, #12
 80013d2:	2b0c      	cmp	r3, #12
 80013d4:	f200 8206 	bhi.w	80017e4 <HAL_RCC_GetSysClockFreq+0x440>
 80013d8:	a201      	add	r2, pc, #4	; (adr r2, 80013e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80013da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013de:	bf00      	nop
 80013e0:	08001415 	.word	0x08001415
 80013e4:	080017e5 	.word	0x080017e5
 80013e8:	080017e5 	.word	0x080017e5
 80013ec:	080017e5 	.word	0x080017e5
 80013f0:	0800141d 	.word	0x0800141d
 80013f4:	080017e5 	.word	0x080017e5
 80013f8:	080017e5 	.word	0x080017e5
 80013fc:	080017e5 	.word	0x080017e5
 8001400:	08001425 	.word	0x08001425
 8001404:	080017e5 	.word	0x080017e5
 8001408:	080017e5 	.word	0x080017e5
 800140c:	080017e5 	.word	0x080017e5
 8001410:	08001615 	.word	0x08001615
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001414:	4bb9      	ldr	r3, [pc, #740]	; (80016fc <HAL_RCC_GetSysClockFreq+0x358>)
 8001416:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800141a:	e1e7      	b.n	80017ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800141c:	4bb8      	ldr	r3, [pc, #736]	; (8001700 <HAL_RCC_GetSysClockFreq+0x35c>)
 800141e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001422:	e1e3      	b.n	80017ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001424:	4bb4      	ldr	r3, [pc, #720]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800142c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001430:	4bb1      	ldr	r3, [pc, #708]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d071      	beq.n	8001520 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800143c:	4bae      	ldr	r3, [pc, #696]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	099b      	lsrs	r3, r3, #6
 8001442:	2200      	movs	r2, #0
 8001444:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001448:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800144c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001450:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001454:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001458:	2300      	movs	r3, #0
 800145a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800145e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001462:	4622      	mov	r2, r4
 8001464:	462b      	mov	r3, r5
 8001466:	f04f 0000 	mov.w	r0, #0
 800146a:	f04f 0100 	mov.w	r1, #0
 800146e:	0159      	lsls	r1, r3, #5
 8001470:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001474:	0150      	lsls	r0, r2, #5
 8001476:	4602      	mov	r2, r0
 8001478:	460b      	mov	r3, r1
 800147a:	4621      	mov	r1, r4
 800147c:	1a51      	subs	r1, r2, r1
 800147e:	6439      	str	r1, [r7, #64]	; 0x40
 8001480:	4629      	mov	r1, r5
 8001482:	eb63 0301 	sbc.w	r3, r3, r1
 8001486:	647b      	str	r3, [r7, #68]	; 0x44
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001494:	4649      	mov	r1, r9
 8001496:	018b      	lsls	r3, r1, #6
 8001498:	4641      	mov	r1, r8
 800149a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800149e:	4641      	mov	r1, r8
 80014a0:	018a      	lsls	r2, r1, #6
 80014a2:	4641      	mov	r1, r8
 80014a4:	1a51      	subs	r1, r2, r1
 80014a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80014a8:	4649      	mov	r1, r9
 80014aa:	eb63 0301 	sbc.w	r3, r3, r1
 80014ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80014bc:	4649      	mov	r1, r9
 80014be:	00cb      	lsls	r3, r1, #3
 80014c0:	4641      	mov	r1, r8
 80014c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80014c6:	4641      	mov	r1, r8
 80014c8:	00ca      	lsls	r2, r1, #3
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	4603      	mov	r3, r0
 80014d0:	4622      	mov	r2, r4
 80014d2:	189b      	adds	r3, r3, r2
 80014d4:	633b      	str	r3, [r7, #48]	; 0x30
 80014d6:	462b      	mov	r3, r5
 80014d8:	460a      	mov	r2, r1
 80014da:	eb42 0303 	adc.w	r3, r2, r3
 80014de:	637b      	str	r3, [r7, #52]	; 0x34
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	f04f 0300 	mov.w	r3, #0
 80014e8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80014ec:	4629      	mov	r1, r5
 80014ee:	024b      	lsls	r3, r1, #9
 80014f0:	4621      	mov	r1, r4
 80014f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80014f6:	4621      	mov	r1, r4
 80014f8:	024a      	lsls	r2, r1, #9
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001502:	2200      	movs	r2, #0
 8001504:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001508:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800150c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001510:	f7fe ff1e 	bl	8000350 <__aeabi_uldivmod>
 8001514:	4602      	mov	r2, r0
 8001516:	460b      	mov	r3, r1
 8001518:	4613      	mov	r3, r2
 800151a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800151e:	e067      	b.n	80015f0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001520:	4b75      	ldr	r3, [pc, #468]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	099b      	lsrs	r3, r3, #6
 8001526:	2200      	movs	r2, #0
 8001528:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800152c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001530:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001538:	67bb      	str	r3, [r7, #120]	; 0x78
 800153a:	2300      	movs	r3, #0
 800153c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800153e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001542:	4622      	mov	r2, r4
 8001544:	462b      	mov	r3, r5
 8001546:	f04f 0000 	mov.w	r0, #0
 800154a:	f04f 0100 	mov.w	r1, #0
 800154e:	0159      	lsls	r1, r3, #5
 8001550:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001554:	0150      	lsls	r0, r2, #5
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4621      	mov	r1, r4
 800155c:	1a51      	subs	r1, r2, r1
 800155e:	62b9      	str	r1, [r7, #40]	; 0x28
 8001560:	4629      	mov	r1, r5
 8001562:	eb63 0301 	sbc.w	r3, r3, r1
 8001566:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001568:	f04f 0200 	mov.w	r2, #0
 800156c:	f04f 0300 	mov.w	r3, #0
 8001570:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001574:	4649      	mov	r1, r9
 8001576:	018b      	lsls	r3, r1, #6
 8001578:	4641      	mov	r1, r8
 800157a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800157e:	4641      	mov	r1, r8
 8001580:	018a      	lsls	r2, r1, #6
 8001582:	4641      	mov	r1, r8
 8001584:	ebb2 0a01 	subs.w	sl, r2, r1
 8001588:	4649      	mov	r1, r9
 800158a:	eb63 0b01 	sbc.w	fp, r3, r1
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800159a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800159e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80015a2:	4692      	mov	sl, r2
 80015a4:	469b      	mov	fp, r3
 80015a6:	4623      	mov	r3, r4
 80015a8:	eb1a 0303 	adds.w	r3, sl, r3
 80015ac:	623b      	str	r3, [r7, #32]
 80015ae:	462b      	mov	r3, r5
 80015b0:	eb4b 0303 	adc.w	r3, fp, r3
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	f04f 0300 	mov.w	r3, #0
 80015be:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80015c2:	4629      	mov	r1, r5
 80015c4:	028b      	lsls	r3, r1, #10
 80015c6:	4621      	mov	r1, r4
 80015c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80015cc:	4621      	mov	r1, r4
 80015ce:	028a      	lsls	r2, r1, #10
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80015d8:	2200      	movs	r2, #0
 80015da:	673b      	str	r3, [r7, #112]	; 0x70
 80015dc:	677a      	str	r2, [r7, #116]	; 0x74
 80015de:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80015e2:	f7fe feb5 	bl	8000350 <__aeabi_uldivmod>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4613      	mov	r3, r2
 80015ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80015f0:	4b41      	ldr	r3, [pc, #260]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	0c1b      	lsrs	r3, r3, #16
 80015f6:	f003 0303 	and.w	r3, r3, #3
 80015fa:	3301      	adds	r3, #1
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001602:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001606:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001612:	e0eb      	b.n	80017ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001614:	4b38      	ldr	r3, [pc, #224]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800161c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001620:	4b35      	ldr	r3, [pc, #212]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d06b      	beq.n	8001704 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800162c:	4b32      	ldr	r3, [pc, #200]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	099b      	lsrs	r3, r3, #6
 8001632:	2200      	movs	r2, #0
 8001634:	66bb      	str	r3, [r7, #104]	; 0x68
 8001636:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001638:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800163a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800163e:	663b      	str	r3, [r7, #96]	; 0x60
 8001640:	2300      	movs	r3, #0
 8001642:	667b      	str	r3, [r7, #100]	; 0x64
 8001644:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001648:	4622      	mov	r2, r4
 800164a:	462b      	mov	r3, r5
 800164c:	f04f 0000 	mov.w	r0, #0
 8001650:	f04f 0100 	mov.w	r1, #0
 8001654:	0159      	lsls	r1, r3, #5
 8001656:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800165a:	0150      	lsls	r0, r2, #5
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4621      	mov	r1, r4
 8001662:	1a51      	subs	r1, r2, r1
 8001664:	61b9      	str	r1, [r7, #24]
 8001666:	4629      	mov	r1, r5
 8001668:	eb63 0301 	sbc.w	r3, r3, r1
 800166c:	61fb      	str	r3, [r7, #28]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800167a:	4659      	mov	r1, fp
 800167c:	018b      	lsls	r3, r1, #6
 800167e:	4651      	mov	r1, sl
 8001680:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001684:	4651      	mov	r1, sl
 8001686:	018a      	lsls	r2, r1, #6
 8001688:	4651      	mov	r1, sl
 800168a:	ebb2 0801 	subs.w	r8, r2, r1
 800168e:	4659      	mov	r1, fp
 8001690:	eb63 0901 	sbc.w	r9, r3, r1
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80016a8:	4690      	mov	r8, r2
 80016aa:	4699      	mov	r9, r3
 80016ac:	4623      	mov	r3, r4
 80016ae:	eb18 0303 	adds.w	r3, r8, r3
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	462b      	mov	r3, r5
 80016b6:	eb49 0303 	adc.w	r3, r9, r3
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	f04f 0200 	mov.w	r2, #0
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016c8:	4629      	mov	r1, r5
 80016ca:	024b      	lsls	r3, r1, #9
 80016cc:	4621      	mov	r1, r4
 80016ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016d2:	4621      	mov	r1, r4
 80016d4:	024a      	lsls	r2, r1, #9
 80016d6:	4610      	mov	r0, r2
 80016d8:	4619      	mov	r1, r3
 80016da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80016de:	2200      	movs	r2, #0
 80016e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80016e2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80016e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80016e8:	f7fe fe32 	bl	8000350 <__aeabi_uldivmod>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4613      	mov	r3, r2
 80016f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80016f6:	e065      	b.n	80017c4 <HAL_RCC_GetSysClockFreq+0x420>
 80016f8:	40023800 	.word	0x40023800
 80016fc:	00f42400 	.word	0x00f42400
 8001700:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001704:	4b3d      	ldr	r3, [pc, #244]	; (80017fc <HAL_RCC_GetSysClockFreq+0x458>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	099b      	lsrs	r3, r3, #6
 800170a:	2200      	movs	r2, #0
 800170c:	4618      	mov	r0, r3
 800170e:	4611      	mov	r1, r2
 8001710:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001714:	653b      	str	r3, [r7, #80]	; 0x50
 8001716:	2300      	movs	r3, #0
 8001718:	657b      	str	r3, [r7, #84]	; 0x54
 800171a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800171e:	4642      	mov	r2, r8
 8001720:	464b      	mov	r3, r9
 8001722:	f04f 0000 	mov.w	r0, #0
 8001726:	f04f 0100 	mov.w	r1, #0
 800172a:	0159      	lsls	r1, r3, #5
 800172c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001730:	0150      	lsls	r0, r2, #5
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4641      	mov	r1, r8
 8001738:	1a51      	subs	r1, r2, r1
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	4649      	mov	r1, r9
 800173e:	eb63 0301 	sbc.w	r3, r3, r1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	f04f 0300 	mov.w	r3, #0
 800174c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001750:	4659      	mov	r1, fp
 8001752:	018b      	lsls	r3, r1, #6
 8001754:	4651      	mov	r1, sl
 8001756:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800175a:	4651      	mov	r1, sl
 800175c:	018a      	lsls	r2, r1, #6
 800175e:	4651      	mov	r1, sl
 8001760:	1a54      	subs	r4, r2, r1
 8001762:	4659      	mov	r1, fp
 8001764:	eb63 0501 	sbc.w	r5, r3, r1
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	00eb      	lsls	r3, r5, #3
 8001772:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001776:	00e2      	lsls	r2, r4, #3
 8001778:	4614      	mov	r4, r2
 800177a:	461d      	mov	r5, r3
 800177c:	4643      	mov	r3, r8
 800177e:	18e3      	adds	r3, r4, r3
 8001780:	603b      	str	r3, [r7, #0]
 8001782:	464b      	mov	r3, r9
 8001784:	eb45 0303 	adc.w	r3, r5, r3
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	f04f 0200 	mov.w	r2, #0
 800178e:	f04f 0300 	mov.w	r3, #0
 8001792:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001796:	4629      	mov	r1, r5
 8001798:	028b      	lsls	r3, r1, #10
 800179a:	4621      	mov	r1, r4
 800179c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017a0:	4621      	mov	r1, r4
 80017a2:	028a      	lsls	r2, r1, #10
 80017a4:	4610      	mov	r0, r2
 80017a6:	4619      	mov	r1, r3
 80017a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017ac:	2200      	movs	r2, #0
 80017ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80017b0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80017b2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80017b6:	f7fe fdcb 	bl	8000350 <__aeabi_uldivmod>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4613      	mov	r3, r2
 80017c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80017c4:	4b0d      	ldr	r3, [pc, #52]	; (80017fc <HAL_RCC_GetSysClockFreq+0x458>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	0f1b      	lsrs	r3, r3, #28
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80017d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80017d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80017da:	fbb2 f3f3 	udiv	r3, r2, r3
 80017de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80017e2:	e003      	b.n	80017ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_RCC_GetSysClockFreq+0x45c>)
 80017e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80017ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	37b8      	adds	r7, #184	; 0xb8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017fa:	bf00      	nop
 80017fc:	40023800 	.word	0x40023800
 8001800:	00f42400 	.word	0x00f42400

08001804 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d101      	bne.n	8001816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e28d      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b00      	cmp	r3, #0
 8001820:	f000 8083 	beq.w	800192a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001824:	4b94      	ldr	r3, [pc, #592]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f003 030c 	and.w	r3, r3, #12
 800182c:	2b04      	cmp	r3, #4
 800182e:	d019      	beq.n	8001864 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001830:	4b91      	ldr	r3, [pc, #580]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001838:	2b08      	cmp	r3, #8
 800183a:	d106      	bne.n	800184a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800183c:	4b8e      	ldr	r3, [pc, #568]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001844:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001848:	d00c      	beq.n	8001864 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800184a:	4b8b      	ldr	r3, [pc, #556]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001852:	2b0c      	cmp	r3, #12
 8001854:	d112      	bne.n	800187c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001856:	4b88      	ldr	r3, [pc, #544]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001862:	d10b      	bne.n	800187c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001864:	4b84      	ldr	r3, [pc, #528]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d05b      	beq.n	8001928 <HAL_RCC_OscConfig+0x124>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d157      	bne.n	8001928 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e25a      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001884:	d106      	bne.n	8001894 <HAL_RCC_OscConfig+0x90>
 8001886:	4b7c      	ldr	r3, [pc, #496]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a7b      	ldr	r2, [pc, #492]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 800188c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	e01d      	b.n	80018d0 <HAL_RCC_OscConfig+0xcc>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800189c:	d10c      	bne.n	80018b8 <HAL_RCC_OscConfig+0xb4>
 800189e:	4b76      	ldr	r3, [pc, #472]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a75      	ldr	r2, [pc, #468]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	4b73      	ldr	r3, [pc, #460]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a72      	ldr	r2, [pc, #456]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	e00b      	b.n	80018d0 <HAL_RCC_OscConfig+0xcc>
 80018b8:	4b6f      	ldr	r3, [pc, #444]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a6e      	ldr	r2, [pc, #440]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	4b6c      	ldr	r3, [pc, #432]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a6b      	ldr	r2, [pc, #428]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d013      	beq.n	8001900 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d8:	f7ff f990 	bl	8000bfc <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018e0:	f7ff f98c 	bl	8000bfc <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b64      	cmp	r3, #100	; 0x64
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e21f      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f2:	4b61      	ldr	r3, [pc, #388]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0f0      	beq.n	80018e0 <HAL_RCC_OscConfig+0xdc>
 80018fe:	e014      	b.n	800192a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff f97c 	bl	8000bfc <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001908:	f7ff f978 	bl	8000bfc <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b64      	cmp	r3, #100	; 0x64
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e20b      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191a:	4b57      	ldr	r3, [pc, #348]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x104>
 8001926:	e000      	b.n	800192a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d06f      	beq.n	8001a16 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001936:	4b50      	ldr	r3, [pc, #320]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f003 030c 	and.w	r3, r3, #12
 800193e:	2b00      	cmp	r3, #0
 8001940:	d017      	beq.n	8001972 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001942:	4b4d      	ldr	r3, [pc, #308]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800194a:	2b08      	cmp	r3, #8
 800194c:	d105      	bne.n	800195a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800194e:	4b4a      	ldr	r3, [pc, #296]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00b      	beq.n	8001972 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800195a:	4b47      	ldr	r3, [pc, #284]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001962:	2b0c      	cmp	r3, #12
 8001964:	d11c      	bne.n	80019a0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001966:	4b44      	ldr	r3, [pc, #272]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d116      	bne.n	80019a0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001972:	4b41      	ldr	r3, [pc, #260]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d005      	beq.n	800198a <HAL_RCC_OscConfig+0x186>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d001      	beq.n	800198a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e1d3      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800198a:	4b3b      	ldr	r3, [pc, #236]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	691b      	ldr	r3, [r3, #16]
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	4937      	ldr	r1, [pc, #220]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 800199a:	4313      	orrs	r3, r2
 800199c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800199e:	e03a      	b.n	8001a16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d020      	beq.n	80019ea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019a8:	4b34      	ldr	r3, [pc, #208]	; (8001a7c <HAL_RCC_OscConfig+0x278>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ae:	f7ff f925 	bl	8000bfc <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019b6:	f7ff f921 	bl	8000bfc <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e1b4      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c8:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0f0      	beq.n	80019b6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d4:	4b28      	ldr	r3, [pc, #160]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	4925      	ldr	r1, [pc, #148]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	600b      	str	r3, [r1, #0]
 80019e8:	e015      	b.n	8001a16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ea:	4b24      	ldr	r3, [pc, #144]	; (8001a7c <HAL_RCC_OscConfig+0x278>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f0:	f7ff f904 	bl	8000bfc <HAL_GetTick>
 80019f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019f8:	f7ff f900 	bl	8000bfc <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e193      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d1f0      	bne.n	80019f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0308 	and.w	r3, r3, #8
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d036      	beq.n	8001a90 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d016      	beq.n	8001a58 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <HAL_RCC_OscConfig+0x27c>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a30:	f7ff f8e4 	bl	8000bfc <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a38:	f7ff f8e0 	bl	8000bfc <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e173      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f0      	beq.n	8001a38 <HAL_RCC_OscConfig+0x234>
 8001a56:	e01b      	b.n	8001a90 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a58:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <HAL_RCC_OscConfig+0x27c>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a5e:	f7ff f8cd 	bl	8000bfc <HAL_GetTick>
 8001a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a64:	e00e      	b.n	8001a84 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a66:	f7ff f8c9 	bl	8000bfc <HAL_GetTick>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d907      	bls.n	8001a84 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e15c      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	42470000 	.word	0x42470000
 8001a80:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a84:	4b8a      	ldr	r3, [pc, #552]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001a86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1ea      	bne.n	8001a66 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0304 	and.w	r3, r3, #4
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f000 8097 	beq.w	8001bcc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aa2:	4b83      	ldr	r3, [pc, #524]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d10f      	bne.n	8001ace <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60bb      	str	r3, [r7, #8]
 8001ab2:	4b7f      	ldr	r3, [pc, #508]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	4a7e      	ldr	r2, [pc, #504]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001abc:	6413      	str	r3, [r2, #64]	; 0x40
 8001abe:	4b7c      	ldr	r3, [pc, #496]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aca:	2301      	movs	r3, #1
 8001acc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ace:	4b79      	ldr	r3, [pc, #484]	; (8001cb4 <HAL_RCC_OscConfig+0x4b0>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d118      	bne.n	8001b0c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ada:	4b76      	ldr	r3, [pc, #472]	; (8001cb4 <HAL_RCC_OscConfig+0x4b0>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a75      	ldr	r2, [pc, #468]	; (8001cb4 <HAL_RCC_OscConfig+0x4b0>)
 8001ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ae6:	f7ff f889 	bl	8000bfc <HAL_GetTick>
 8001aea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aec:	e008      	b.n	8001b00 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aee:	f7ff f885 	bl	8000bfc <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e118      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b00:	4b6c      	ldr	r3, [pc, #432]	; (8001cb4 <HAL_RCC_OscConfig+0x4b0>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d0f0      	beq.n	8001aee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d106      	bne.n	8001b22 <HAL_RCC_OscConfig+0x31e>
 8001b14:	4b66      	ldr	r3, [pc, #408]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b18:	4a65      	ldr	r2, [pc, #404]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b20:	e01c      	b.n	8001b5c <HAL_RCC_OscConfig+0x358>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	2b05      	cmp	r3, #5
 8001b28:	d10c      	bne.n	8001b44 <HAL_RCC_OscConfig+0x340>
 8001b2a:	4b61      	ldr	r3, [pc, #388]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2e:	4a60      	ldr	r2, [pc, #384]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b30:	f043 0304 	orr.w	r3, r3, #4
 8001b34:	6713      	str	r3, [r2, #112]	; 0x70
 8001b36:	4b5e      	ldr	r3, [pc, #376]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3a:	4a5d      	ldr	r2, [pc, #372]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6713      	str	r3, [r2, #112]	; 0x70
 8001b42:	e00b      	b.n	8001b5c <HAL_RCC_OscConfig+0x358>
 8001b44:	4b5a      	ldr	r3, [pc, #360]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b48:	4a59      	ldr	r2, [pc, #356]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b4a:	f023 0301 	bic.w	r3, r3, #1
 8001b4e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b50:	4b57      	ldr	r3, [pc, #348]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b54:	4a56      	ldr	r2, [pc, #344]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b56:	f023 0304 	bic.w	r3, r3, #4
 8001b5a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d015      	beq.n	8001b90 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b64:	f7ff f84a 	bl	8000bfc <HAL_GetTick>
 8001b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b6a:	e00a      	b.n	8001b82 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b6c:	f7ff f846 	bl	8000bfc <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e0d7      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b82:	4b4b      	ldr	r3, [pc, #300]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d0ee      	beq.n	8001b6c <HAL_RCC_OscConfig+0x368>
 8001b8e:	e014      	b.n	8001bba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b90:	f7ff f834 	bl	8000bfc <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b96:	e00a      	b.n	8001bae <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b98:	f7ff f830 	bl	8000bfc <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e0c1      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bae:	4b40      	ldr	r3, [pc, #256]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1ee      	bne.n	8001b98 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bba:	7dfb      	ldrb	r3, [r7, #23]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d105      	bne.n	8001bcc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bc0:	4b3b      	ldr	r3, [pc, #236]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc4:	4a3a      	ldr	r2, [pc, #232]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001bc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f000 80ad 	beq.w	8001d30 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bd6:	4b36      	ldr	r3, [pc, #216]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 030c 	and.w	r3, r3, #12
 8001bde:	2b08      	cmp	r3, #8
 8001be0:	d060      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d145      	bne.n	8001c76 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bea:	4b33      	ldr	r3, [pc, #204]	; (8001cb8 <HAL_RCC_OscConfig+0x4b4>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf0:	f7ff f804 	bl	8000bfc <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bf8:	f7ff f800 	bl	8000bfc <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e093      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c0a:	4b29      	ldr	r3, [pc, #164]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69da      	ldr	r2, [r3, #28]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c24:	019b      	lsls	r3, r3, #6
 8001c26:	431a      	orrs	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c2c:	085b      	lsrs	r3, r3, #1
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	041b      	lsls	r3, r3, #16
 8001c32:	431a      	orrs	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c38:	061b      	lsls	r3, r3, #24
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c40:	071b      	lsls	r3, r3, #28
 8001c42:	491b      	ldr	r1, [pc, #108]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c48:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <HAL_RCC_OscConfig+0x4b4>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4e:	f7fe ffd5 	bl	8000bfc <HAL_GetTick>
 8001c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c54:	e008      	b.n	8001c68 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c56:	f7fe ffd1 	bl	8000bfc <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e064      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d0f0      	beq.n	8001c56 <HAL_RCC_OscConfig+0x452>
 8001c74:	e05c      	b.n	8001d30 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c76:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <HAL_RCC_OscConfig+0x4b4>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7c:	f7fe ffbe 	bl	8000bfc <HAL_GetTick>
 8001c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c84:	f7fe ffba 	bl	8000bfc <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e04d      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <HAL_RCC_OscConfig+0x4ac>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f0      	bne.n	8001c84 <HAL_RCC_OscConfig+0x480>
 8001ca2:	e045      	b.n	8001d30 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d107      	bne.n	8001cbc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e040      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40007000 	.word	0x40007000
 8001cb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cbc:	4b1f      	ldr	r3, [pc, #124]	; (8001d3c <HAL_RCC_OscConfig+0x538>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d030      	beq.n	8001d2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d129      	bne.n	8001d2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d122      	bne.n	8001d2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cec:	4013      	ands	r3, r2
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cf2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d119      	bne.n	8001d2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d02:	085b      	lsrs	r3, r3, #1
 8001d04:	3b01      	subs	r3, #1
 8001d06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d10f      	bne.n	8001d2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d107      	bne.n	8001d2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d001      	beq.n	8001d30 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e000      	b.n	8001d32 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800

08001d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e041      	b.n	8001dd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d106      	bne.n	8001d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f839 	bl	8001dde <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2202      	movs	r2, #2
 8001d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	3304      	adds	r3, #4
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4610      	mov	r0, r2
 8001d80:	f000 f9d8 	bl	8002134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2201      	movs	r2, #1
 8001db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d001      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e04e      	b.n	8001eaa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68da      	ldr	r2, [r3, #12]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 0201 	orr.w	r2, r2, #1
 8001e22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a23      	ldr	r2, [pc, #140]	; (8001eb8 <HAL_TIM_Base_Start_IT+0xc4>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d022      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0x80>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e36:	d01d      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0x80>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a1f      	ldr	r2, [pc, #124]	; (8001ebc <HAL_TIM_Base_Start_IT+0xc8>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d018      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0x80>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a1e      	ldr	r2, [pc, #120]	; (8001ec0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d013      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0x80>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a1c      	ldr	r2, [pc, #112]	; (8001ec4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d00e      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0x80>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1b      	ldr	r2, [pc, #108]	; (8001ec8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d009      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0x80>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a19      	ldr	r2, [pc, #100]	; (8001ecc <HAL_TIM_Base_Start_IT+0xd8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d004      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0x80>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a18      	ldr	r2, [pc, #96]	; (8001ed0 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d111      	bne.n	8001e98 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2b06      	cmp	r3, #6
 8001e84:	d010      	beq.n	8001ea8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 0201 	orr.w	r2, r2, #1
 8001e94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e96:	e007      	b.n	8001ea8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f042 0201 	orr.w	r2, r2, #1
 8001ea6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	40010000 	.word	0x40010000
 8001ebc:	40000400 	.word	0x40000400
 8001ec0:	40000800 	.word	0x40000800
 8001ec4:	40000c00 	.word	0x40000c00
 8001ec8:	40010400 	.word	0x40010400
 8001ecc:	40014000 	.word	0x40014000
 8001ed0:	40001800 	.word	0x40001800

08001ed4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d122      	bne.n	8001f30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d11b      	bne.n	8001f30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f06f 0202 	mvn.w	r2, #2
 8001f00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2201      	movs	r2, #1
 8001f06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f8ee 	bl	80020f8 <HAL_TIM_IC_CaptureCallback>
 8001f1c:	e005      	b.n	8001f2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f8e0 	bl	80020e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f8f1 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	2b04      	cmp	r3, #4
 8001f3c:	d122      	bne.n	8001f84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b04      	cmp	r3, #4
 8001f4a:	d11b      	bne.n	8001f84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0204 	mvn.w	r2, #4
 8001f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2202      	movs	r2, #2
 8001f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f8c4 	bl	80020f8 <HAL_TIM_IC_CaptureCallback>
 8001f70:	e005      	b.n	8001f7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f8b6 	bl	80020e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f8c7 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	f003 0308 	and.w	r3, r3, #8
 8001f8e:	2b08      	cmp	r3, #8
 8001f90:	d122      	bne.n	8001fd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	f003 0308 	and.w	r3, r3, #8
 8001f9c:	2b08      	cmp	r3, #8
 8001f9e:	d11b      	bne.n	8001fd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f06f 0208 	mvn.w	r2, #8
 8001fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2204      	movs	r2, #4
 8001fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f89a 	bl	80020f8 <HAL_TIM_IC_CaptureCallback>
 8001fc4:	e005      	b.n	8001fd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 f88c 	bl	80020e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f000 f89d 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	f003 0310 	and.w	r3, r3, #16
 8001fe2:	2b10      	cmp	r3, #16
 8001fe4:	d122      	bne.n	800202c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	f003 0310 	and.w	r3, r3, #16
 8001ff0:	2b10      	cmp	r3, #16
 8001ff2:	d11b      	bne.n	800202c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f06f 0210 	mvn.w	r2, #16
 8001ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2208      	movs	r2, #8
 8002002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f870 	bl	80020f8 <HAL_TIM_IC_CaptureCallback>
 8002018:	e005      	b.n	8002026 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f862 	bl	80020e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 f873 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b01      	cmp	r3, #1
 8002038:	d10e      	bne.n	8002058 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b01      	cmp	r3, #1
 8002046:	d107      	bne.n	8002058 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f06f 0201 	mvn.w	r2, #1
 8002050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7fe fc4e 	bl	80008f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002062:	2b80      	cmp	r3, #128	; 0x80
 8002064:	d10e      	bne.n	8002084 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002070:	2b80      	cmp	r3, #128	; 0x80
 8002072:	d107      	bne.n	8002084 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800207c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f902 	bl	8002288 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800208e:	2b40      	cmp	r3, #64	; 0x40
 8002090:	d10e      	bne.n	80020b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800209c:	2b40      	cmp	r3, #64	; 0x40
 800209e:	d107      	bne.n	80020b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80020a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f838 	bl	8002120 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	691b      	ldr	r3, [r3, #16]
 80020b6:	f003 0320 	and.w	r3, r3, #32
 80020ba:	2b20      	cmp	r3, #32
 80020bc:	d10e      	bne.n	80020dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f003 0320 	and.w	r3, r3, #32
 80020c8:	2b20      	cmp	r3, #32
 80020ca:	d107      	bne.n	80020dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f06f 0220 	mvn.w	r2, #32
 80020d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 f8cc 	bl	8002274 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020dc:	bf00      	nop
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a40      	ldr	r2, [pc, #256]	; (8002248 <TIM_Base_SetConfig+0x114>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d013      	beq.n	8002174 <TIM_Base_SetConfig+0x40>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002152:	d00f      	beq.n	8002174 <TIM_Base_SetConfig+0x40>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a3d      	ldr	r2, [pc, #244]	; (800224c <TIM_Base_SetConfig+0x118>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d00b      	beq.n	8002174 <TIM_Base_SetConfig+0x40>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a3c      	ldr	r2, [pc, #240]	; (8002250 <TIM_Base_SetConfig+0x11c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d007      	beq.n	8002174 <TIM_Base_SetConfig+0x40>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a3b      	ldr	r2, [pc, #236]	; (8002254 <TIM_Base_SetConfig+0x120>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d003      	beq.n	8002174 <TIM_Base_SetConfig+0x40>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a3a      	ldr	r2, [pc, #232]	; (8002258 <TIM_Base_SetConfig+0x124>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d108      	bne.n	8002186 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800217a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	4313      	orrs	r3, r2
 8002184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a2f      	ldr	r2, [pc, #188]	; (8002248 <TIM_Base_SetConfig+0x114>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d02b      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002194:	d027      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a2c      	ldr	r2, [pc, #176]	; (800224c <TIM_Base_SetConfig+0x118>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d023      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a2b      	ldr	r2, [pc, #172]	; (8002250 <TIM_Base_SetConfig+0x11c>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d01f      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a2a      	ldr	r2, [pc, #168]	; (8002254 <TIM_Base_SetConfig+0x120>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d01b      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a29      	ldr	r2, [pc, #164]	; (8002258 <TIM_Base_SetConfig+0x124>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d017      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a28      	ldr	r2, [pc, #160]	; (800225c <TIM_Base_SetConfig+0x128>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d013      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a27      	ldr	r2, [pc, #156]	; (8002260 <TIM_Base_SetConfig+0x12c>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d00f      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a26      	ldr	r2, [pc, #152]	; (8002264 <TIM_Base_SetConfig+0x130>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d00b      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a25      	ldr	r2, [pc, #148]	; (8002268 <TIM_Base_SetConfig+0x134>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d007      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a24      	ldr	r2, [pc, #144]	; (800226c <TIM_Base_SetConfig+0x138>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d003      	beq.n	80021e6 <TIM_Base_SetConfig+0xb2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a23      	ldr	r2, [pc, #140]	; (8002270 <TIM_Base_SetConfig+0x13c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d108      	bne.n	80021f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	4313      	orrs	r3, r2
 8002204:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <TIM_Base_SetConfig+0x114>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d003      	beq.n	800222c <TIM_Base_SetConfig+0xf8>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a0c      	ldr	r2, [pc, #48]	; (8002258 <TIM_Base_SetConfig+0x124>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d103      	bne.n	8002234 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	691a      	ldr	r2, [r3, #16]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	615a      	str	r2, [r3, #20]
}
 800223a:	bf00      	nop
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40010000 	.word	0x40010000
 800224c:	40000400 	.word	0x40000400
 8002250:	40000800 	.word	0x40000800
 8002254:	40000c00 	.word	0x40000c00
 8002258:	40010400 	.word	0x40010400
 800225c:	40014000 	.word	0x40014000
 8002260:	40014400 	.word	0x40014400
 8002264:	40014800 	.word	0x40014800
 8002268:	40001800 	.word	0x40001800
 800226c:	40001c00 	.word	0x40001c00
 8002270:	40002000 	.word	0x40002000

08002274 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f103 0208 	add.w	r2, r3, #8
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022b4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f103 0208 	add.w	r2, r3, #8
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f103 0208 	add.w	r2, r3, #8
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80022f6:	b480      	push	{r7}
 80022f8:	b085      	sub	sp, #20
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
 80022fe:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	601a      	str	r2, [r3, #0]
}
 8002332:	bf00      	nop
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800233e:	b480      	push	{r7}
 8002340:	b085      	sub	sp, #20
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6892      	ldr	r2, [r2, #8]
 8002354:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6852      	ldr	r2, [r2, #4]
 800235e:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	429a      	cmp	r2, r3
 8002368:	d103      	bne.n	8002372 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	1e5a      	subs	r2, r3, #1
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002392:	b580      	push	{r7, lr}
 8002394:	b08c      	sub	sp, #48	; 0x30
 8002396:	af04      	add	r7, sp, #16
 8002398:	60f8      	str	r0, [r7, #12]
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	603b      	str	r3, [r7, #0]
 800239e:	4613      	mov	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80023a2:	88fb      	ldrh	r3, [r7, #6]
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 fee0 	bl	800316c <pvPortMalloc>
 80023ac:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00e      	beq.n	80023d2 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80023b4:	2058      	movs	r0, #88	; 0x58
 80023b6:	f000 fed9 	bl	800316c <pvPortMalloc>
 80023ba:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	631a      	str	r2, [r3, #48]	; 0x30
 80023c8:	e005      	b.n	80023d6 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80023ca:	6978      	ldr	r0, [r7, #20]
 80023cc:	f000 ffae 	bl	800332c <vPortFree>
 80023d0:	e001      	b.n	80023d6 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d013      	beq.n	8002404 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80023dc:	88fa      	ldrh	r2, [r7, #6]
 80023de:	2300      	movs	r3, #0
 80023e0:	9303      	str	r3, [sp, #12]
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	9302      	str	r3, [sp, #8]
 80023e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e8:	9301      	str	r3, [sp, #4]
 80023ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 f80e 	bl	8002414 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80023f8:	69f8      	ldr	r0, [r7, #28]
 80023fa:	f000 f8a1 	bl	8002540 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80023fe:	2301      	movs	r3, #1
 8002400:	61bb      	str	r3, [r7, #24]
 8002402:	e002      	b.n	800240a <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002404:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002408:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800240a:	69bb      	ldr	r3, [r7, #24]
    }
 800240c:	4618      	mov	r0, r3
 800240e:	3720      	adds	r7, #32
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b088      	sub	sp, #32
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
 8002420:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002424:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	461a      	mov	r2, r3
 800242c:	21a5      	movs	r1, #165	; 0xa5
 800242e:	f003 f89d 	bl	800556c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002434:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800243c:	3b01      	subs	r3, #1
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	f023 0307 	bic.w	r3, r3, #7
 800244a:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00a      	beq.n	800246c <prvInitialiseNewTask+0x58>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8002456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800245a:	f383 8811 	msr	BASEPRI, r3
 800245e:	f3bf 8f6f 	isb	sy
 8002462:	f3bf 8f4f 	dsb	sy
 8002466:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8002468:	bf00      	nop
 800246a:	e7fe      	b.n	800246a <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d01f      	beq.n	80024b2 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	e012      	b.n	800249e <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	4413      	add	r3, r2
 800247e:	7819      	ldrb	r1, [r3, #0]
 8002480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	4413      	add	r3, r2
 8002486:	3334      	adds	r3, #52	; 0x34
 8002488:	460a      	mov	r2, r1
 800248a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	4413      	add	r3, r2
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d006      	beq.n	80024a6 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	3301      	adds	r3, #1
 800249c:	61fb      	str	r3, [r7, #28]
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	2b09      	cmp	r3, #9
 80024a2:	d9e9      	bls.n	8002478 <prvInitialiseNewTask+0x64>
 80024a4:	e000      	b.n	80024a8 <prvInitialiseNewTask+0x94>
            {
                break;
 80024a6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80024a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80024b0:	e003      	b.n	80024ba <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80024b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80024ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024bc:	2b04      	cmp	r3, #4
 80024be:	d901      	bls.n	80024c4 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80024c0:	2304      	movs	r3, #4
 80024c2:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80024c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024c8:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80024ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024ce:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80024d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d2:	2200      	movs	r2, #0
 80024d4:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80024d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d8:	3304      	adds	r3, #4
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fefe 	bl	80022dc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80024e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e2:	3318      	adds	r3, #24
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fef9 	bl	80022dc <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80024ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024ee:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f2:	f1c3 0205 	rsb	r2, r3, #5
 80024f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80024fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002502:	3350      	adds	r3, #80	; 0x50
 8002504:	2204      	movs	r2, #4
 8002506:	2100      	movs	r1, #0
 8002508:	4618      	mov	r0, r3
 800250a:	f003 f82f 	bl	800556c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800250e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002510:	3354      	adds	r3, #84	; 0x54
 8002512:	2201      	movs	r2, #1
 8002514:	2100      	movs	r1, #0
 8002516:	4618      	mov	r0, r3
 8002518:	f003 f828 	bl	800556c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	68f9      	ldr	r1, [r7, #12]
 8002520:	69b8      	ldr	r0, [r7, #24]
 8002522:	f000 fb49 	bl	8002bb8 <pxPortInitialiseStack>
 8002526:	4602      	mov	r2, r0
 8002528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800252a:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800252c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002536:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002538:	bf00      	nop
 800253a:	3720      	adds	r7, #32
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002540:	b5b0      	push	{r4, r5, r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af02      	add	r7, sp, #8
 8002546:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002548:	f000 fce4 	bl	8002f14 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800254c:	4b35      	ldr	r3, [pc, #212]	; (8002624 <prvAddNewTaskToReadyList+0xe4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	3301      	adds	r3, #1
 8002552:	4a34      	ldr	r2, [pc, #208]	; (8002624 <prvAddNewTaskToReadyList+0xe4>)
 8002554:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002556:	4b34      	ldr	r3, [pc, #208]	; (8002628 <prvAddNewTaskToReadyList+0xe8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d109      	bne.n	8002572 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800255e:	4a32      	ldr	r2, [pc, #200]	; (8002628 <prvAddNewTaskToReadyList+0xe8>)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002564:	4b2f      	ldr	r3, [pc, #188]	; (8002624 <prvAddNewTaskToReadyList+0xe4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d110      	bne.n	800258e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800256c:	f000 fa8a 	bl	8002a84 <prvInitialiseTaskLists>
 8002570:	e00d      	b.n	800258e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002572:	4b2e      	ldr	r3, [pc, #184]	; (800262c <prvAddNewTaskToReadyList+0xec>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800257a:	4b2b      	ldr	r3, [pc, #172]	; (8002628 <prvAddNewTaskToReadyList+0xe8>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002584:	429a      	cmp	r2, r3
 8002586:	d802      	bhi.n	800258e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002588:	4a27      	ldr	r2, [pc, #156]	; (8002628 <prvAddNewTaskToReadyList+0xe8>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800258e:	4b28      	ldr	r3, [pc, #160]	; (8002630 <prvAddNewTaskToReadyList+0xf0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	3301      	adds	r3, #1
 8002594:	4a26      	ldr	r2, [pc, #152]	; (8002630 <prvAddNewTaskToReadyList+0xf0>)
 8002596:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002598:	4b25      	ldr	r3, [pc, #148]	; (8002630 <prvAddNewTaskToReadyList+0xf0>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d016      	beq.n	80025d4 <prvAddNewTaskToReadyList+0x94>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f002 fd7b 	bl	80050a4 <SEGGER_SYSVIEW_OnTaskCreate>
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	461d      	mov	r5, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	461c      	mov	r4, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	1ae3      	subs	r3, r4, r3
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	462b      	mov	r3, r5
 80025d0:	f001 f87a 	bl	80036c8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f002 fde8 	bl	80051ac <SEGGER_SYSVIEW_OnTaskStartReady>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e0:	2201      	movs	r2, #1
 80025e2:	409a      	lsls	r2, r3
 80025e4:	4b13      	ldr	r3, [pc, #76]	; (8002634 <prvAddNewTaskToReadyList+0xf4>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	4a12      	ldr	r2, [pc, #72]	; (8002634 <prvAddNewTaskToReadyList+0xf4>)
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f2:	4613      	mov	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4a0f      	ldr	r2, [pc, #60]	; (8002638 <prvAddNewTaskToReadyList+0xf8>)
 80025fc:	441a      	add	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3304      	adds	r3, #4
 8002602:	4619      	mov	r1, r3
 8002604:	4610      	mov	r0, r2
 8002606:	f7ff fe76 	bl	80022f6 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800260a:	f000 fcb3 	bl	8002f74 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800260e:	4b07      	ldr	r3, [pc, #28]	; (800262c <prvAddNewTaskToReadyList+0xec>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002616:	4b04      	ldr	r3, [pc, #16]	; (8002628 <prvAddNewTaskToReadyList+0xe8>)
 8002618:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bdb0      	pop	{r4, r5, r7, pc}
 8002622:	bf00      	nop
 8002624:	200001bc 	.word	0x200001bc
 8002628:	200000e4 	.word	0x200000e4
 800262c:	200001c8 	.word	0x200001c8
 8002630:	200001d8 	.word	0x200001d8
 8002634:	200001c4 	.word	0x200001c4
 8002638:	200000e8 	.word	0x200000e8

0800263c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002642:	4b24      	ldr	r3, [pc, #144]	; (80026d4 <vTaskStartScheduler+0x98>)
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	2300      	movs	r3, #0
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	2300      	movs	r3, #0
 800264c:	2282      	movs	r2, #130	; 0x82
 800264e:	4922      	ldr	r1, [pc, #136]	; (80026d8 <vTaskStartScheduler+0x9c>)
 8002650:	4822      	ldr	r0, [pc, #136]	; (80026dc <vTaskStartScheduler+0xa0>)
 8002652:	f7ff fe9e 	bl	8002392 <xTaskCreate>
 8002656:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d124      	bne.n	80026a8 <vTaskStartScheduler+0x6c>
        __asm volatile
 800265e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002662:	f383 8811 	msr	BASEPRI, r3
 8002666:	f3bf 8f6f 	isb	sy
 800266a:	f3bf 8f4f 	dsb	sy
 800266e:	60bb      	str	r3, [r7, #8]
    }
 8002670:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002672:	4b1b      	ldr	r3, [pc, #108]	; (80026e0 <vTaskStartScheduler+0xa4>)
 8002674:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002678:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800267a:	4b1a      	ldr	r3, [pc, #104]	; (80026e4 <vTaskStartScheduler+0xa8>)
 800267c:	2201      	movs	r2, #1
 800267e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <vTaskStartScheduler+0xac>)
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002686:	4b19      	ldr	r3, [pc, #100]	; (80026ec <vTaskStartScheduler+0xb0>)
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <vTaskStartScheduler+0x98>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d102      	bne.n	8002698 <vTaskStartScheduler+0x5c>
 8002692:	f002 fceb 	bl	800506c <SEGGER_SYSVIEW_OnIdle>
 8002696:	e004      	b.n	80026a2 <vTaskStartScheduler+0x66>
 8002698:	4b14      	ldr	r3, [pc, #80]	; (80026ec <vTaskStartScheduler+0xb0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f002 fd43 	bl	8005128 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80026a2:	f000 fb17 	bl	8002cd4 <xPortStartScheduler>
 80026a6:	e00e      	b.n	80026c6 <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026ae:	d10a      	bne.n	80026c6 <vTaskStartScheduler+0x8a>
        __asm volatile
 80026b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026b4:	f383 8811 	msr	BASEPRI, r3
 80026b8:	f3bf 8f6f 	isb	sy
 80026bc:	f3bf 8f4f 	dsb	sy
 80026c0:	607b      	str	r3, [r7, #4]
    }
 80026c2:	bf00      	nop
 80026c4:	e7fe      	b.n	80026c4 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80026c6:	4b0a      	ldr	r3, [pc, #40]	; (80026f0 <vTaskStartScheduler+0xb4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
}
 80026ca:	bf00      	nop
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	200001e0 	.word	0x200001e0
 80026d8:	08005ec0 	.word	0x08005ec0
 80026dc:	08002a61 	.word	0x08002a61
 80026e0:	200001dc 	.word	0x200001dc
 80026e4:	200001c8 	.word	0x200001c8
 80026e8:	200001c0 	.word	0x200001c0
 80026ec:	200000e4 	.word	0x200000e4
 80026f0:	2000000c 	.word	0x2000000c

080026f4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80026f8:	4b04      	ldr	r3, [pc, #16]	; (800270c <vTaskSuspendAll+0x18>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	3301      	adds	r3, #1
 80026fe:	4a03      	ldr	r2, [pc, #12]	; (800270c <vTaskSuspendAll+0x18>)
 8002700:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002702:	bf00      	nop
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	200001e4 	.word	0x200001e4

08002710 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800271a:	2300      	movs	r3, #0
 800271c:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800271e:	4b3d      	ldr	r3, [pc, #244]	; (8002814 <xTaskResumeAll+0x104>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10a      	bne.n	800273c <xTaskResumeAll+0x2c>
        __asm volatile
 8002726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800272a:	f383 8811 	msr	BASEPRI, r3
 800272e:	f3bf 8f6f 	isb	sy
 8002732:	f3bf 8f4f 	dsb	sy
 8002736:	603b      	str	r3, [r7, #0]
    }
 8002738:	bf00      	nop
 800273a:	e7fe      	b.n	800273a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800273c:	f000 fbea 	bl	8002f14 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002740:	4b34      	ldr	r3, [pc, #208]	; (8002814 <xTaskResumeAll+0x104>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	3b01      	subs	r3, #1
 8002746:	4a33      	ldr	r2, [pc, #204]	; (8002814 <xTaskResumeAll+0x104>)
 8002748:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800274a:	4b32      	ldr	r3, [pc, #200]	; (8002814 <xTaskResumeAll+0x104>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d159      	bne.n	8002806 <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002752:	4b31      	ldr	r3, [pc, #196]	; (8002818 <xTaskResumeAll+0x108>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d055      	beq.n	8002806 <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800275a:	e032      	b.n	80027c2 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800275c:	4b2f      	ldr	r3, [pc, #188]	; (800281c <xTaskResumeAll+0x10c>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	3318      	adds	r3, #24
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff fde8 	bl	800233e <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	3304      	adds	r3, #4
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fde3 	bl	800233e <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4618      	mov	r0, r3
 800277c:	f002 fd16 	bl	80051ac <SEGGER_SYSVIEW_OnTaskStartReady>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002784:	2201      	movs	r2, #1
 8002786:	409a      	lsls	r2, r3
 8002788:	4b25      	ldr	r3, [pc, #148]	; (8002820 <xTaskResumeAll+0x110>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4313      	orrs	r3, r2
 800278e:	4a24      	ldr	r2, [pc, #144]	; (8002820 <xTaskResumeAll+0x110>)
 8002790:	6013      	str	r3, [r2, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002796:	4613      	mov	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4413      	add	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4a21      	ldr	r2, [pc, #132]	; (8002824 <xTaskResumeAll+0x114>)
 80027a0:	441a      	add	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	3304      	adds	r3, #4
 80027a6:	4619      	mov	r1, r3
 80027a8:	4610      	mov	r0, r2
 80027aa:	f7ff fda4 	bl	80022f6 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b2:	4b1d      	ldr	r3, [pc, #116]	; (8002828 <xTaskResumeAll+0x118>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d302      	bcc.n	80027c2 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80027bc:	4b1b      	ldr	r3, [pc, #108]	; (800282c <xTaskResumeAll+0x11c>)
 80027be:	2201      	movs	r2, #1
 80027c0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80027c2:	4b16      	ldr	r3, [pc, #88]	; (800281c <xTaskResumeAll+0x10c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1c8      	bne.n	800275c <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80027d0:	f000 f9d6 	bl	8002b80 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80027d4:	4b16      	ldr	r3, [pc, #88]	; (8002830 <xTaskResumeAll+0x120>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d010      	beq.n	8002802 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80027e0:	f000 f83a 	bl	8002858 <xTaskIncrementTick>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 80027ea:	4b10      	ldr	r3, [pc, #64]	; (800282c <xTaskResumeAll+0x11c>)
 80027ec:	2201      	movs	r2, #1
 80027ee:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f1      	bne.n	80027e0 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 80027fc:	4b0c      	ldr	r3, [pc, #48]	; (8002830 <xTaskResumeAll+0x120>)
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002802:	4b0a      	ldr	r3, [pc, #40]	; (800282c <xTaskResumeAll+0x11c>)
 8002804:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002806:	f000 fbb5 	bl	8002f74 <vPortExitCritical>

    return xAlreadyYielded;
 800280a:	687b      	ldr	r3, [r7, #4]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	200001e4 	.word	0x200001e4
 8002818:	200001bc 	.word	0x200001bc
 800281c:	2000017c 	.word	0x2000017c
 8002820:	200001c4 	.word	0x200001c4
 8002824:	200000e8 	.word	0x200000e8
 8002828:	200000e4 	.word	0x200000e4
 800282c:	200001d0 	.word	0x200001d0
 8002830:	200001cc 	.word	0x200001cc

08002834 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800283a:	f000 fc57 	bl	80030ec <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002842:	4b04      	ldr	r3, [pc, #16]	; (8002854 <xTaskGetTickCountFromISR+0x20>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002848:	683b      	ldr	r3, [r7, #0]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	200001c0 	.word	0x200001c0

08002858 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800285e:	2300      	movs	r3, #0
 8002860:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002862:	4b41      	ldr	r3, [pc, #260]	; (8002968 <xTaskIncrementTick+0x110>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d173      	bne.n	8002952 <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800286a:	4b40      	ldr	r3, [pc, #256]	; (800296c <xTaskIncrementTick+0x114>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	3301      	adds	r3, #1
 8002870:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002872:	4a3e      	ldr	r2, [pc, #248]	; (800296c <xTaskIncrementTick+0x114>)
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d120      	bne.n	80028c0 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 800287e:	4b3c      	ldr	r3, [pc, #240]	; (8002970 <xTaskIncrementTick+0x118>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d00a      	beq.n	800289e <xTaskIncrementTick+0x46>
        __asm volatile
 8002888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800288c:	f383 8811 	msr	BASEPRI, r3
 8002890:	f3bf 8f6f 	isb	sy
 8002894:	f3bf 8f4f 	dsb	sy
 8002898:	603b      	str	r3, [r7, #0]
    }
 800289a:	bf00      	nop
 800289c:	e7fe      	b.n	800289c <xTaskIncrementTick+0x44>
 800289e:	4b34      	ldr	r3, [pc, #208]	; (8002970 <xTaskIncrementTick+0x118>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	4b33      	ldr	r3, [pc, #204]	; (8002974 <xTaskIncrementTick+0x11c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a31      	ldr	r2, [pc, #196]	; (8002970 <xTaskIncrementTick+0x118>)
 80028aa:	6013      	str	r3, [r2, #0]
 80028ac:	4a31      	ldr	r2, [pc, #196]	; (8002974 <xTaskIncrementTick+0x11c>)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	4b31      	ldr	r3, [pc, #196]	; (8002978 <xTaskIncrementTick+0x120>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	3301      	adds	r3, #1
 80028b8:	4a2f      	ldr	r2, [pc, #188]	; (8002978 <xTaskIncrementTick+0x120>)
 80028ba:	6013      	str	r3, [r2, #0]
 80028bc:	f000 f960 	bl	8002b80 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80028c0:	4b2e      	ldr	r3, [pc, #184]	; (800297c <xTaskIncrementTick+0x124>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d348      	bcc.n	800295c <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028ca:	4b29      	ldr	r3, [pc, #164]	; (8002970 <xTaskIncrementTick+0x118>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d104      	bne.n	80028de <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028d4:	4b29      	ldr	r3, [pc, #164]	; (800297c <xTaskIncrementTick+0x124>)
 80028d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028da:	601a      	str	r2, [r3, #0]
                    break;
 80028dc:	e03e      	b.n	800295c <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028de:	4b24      	ldr	r3, [pc, #144]	; (8002970 <xTaskIncrementTick+0x118>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d203      	bcs.n	80028fe <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80028f6:	4a21      	ldr	r2, [pc, #132]	; (800297c <xTaskIncrementTick+0x124>)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80028fc:	e02e      	b.n	800295c <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	3304      	adds	r3, #4
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff fd1b 	bl	800233e <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290c:	2b00      	cmp	r3, #0
 800290e:	d004      	beq.n	800291a <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	3318      	adds	r3, #24
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fd12 	bl	800233e <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	4618      	mov	r0, r3
 800291e:	f002 fc45 	bl	80051ac <SEGGER_SYSVIEW_OnTaskStartReady>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002926:	2201      	movs	r2, #1
 8002928:	409a      	lsls	r2, r3
 800292a:	4b15      	ldr	r3, [pc, #84]	; (8002980 <xTaskIncrementTick+0x128>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4313      	orrs	r3, r2
 8002930:	4a13      	ldr	r2, [pc, #76]	; (8002980 <xTaskIncrementTick+0x128>)
 8002932:	6013      	str	r3, [r2, #0]
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002938:	4613      	mov	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	4413      	add	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4a10      	ldr	r2, [pc, #64]	; (8002984 <xTaskIncrementTick+0x12c>)
 8002942:	441a      	add	r2, r3
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	3304      	adds	r3, #4
 8002948:	4619      	mov	r1, r3
 800294a:	4610      	mov	r0, r2
 800294c:	f7ff fcd3 	bl	80022f6 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002950:	e7bb      	b.n	80028ca <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002952:	4b0d      	ldr	r3, [pc, #52]	; (8002988 <xTaskIncrementTick+0x130>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	3301      	adds	r3, #1
 8002958:	4a0b      	ldr	r2, [pc, #44]	; (8002988 <xTaskIncrementTick+0x130>)
 800295a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800295c:	697b      	ldr	r3, [r7, #20]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	200001e4 	.word	0x200001e4
 800296c:	200001c0 	.word	0x200001c0
 8002970:	20000174 	.word	0x20000174
 8002974:	20000178 	.word	0x20000178
 8002978:	200001d4 	.word	0x200001d4
 800297c:	200001dc 	.word	0x200001dc
 8002980:	200001c4 	.word	0x200001c4
 8002984:	200000e8 	.word	0x200000e8
 8002988:	200001cc 	.word	0x200001cc

0800298c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002992:	4b2d      	ldr	r3, [pc, #180]	; (8002a48 <vTaskSwitchContext+0xbc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800299a:	4b2c      	ldr	r3, [pc, #176]	; (8002a4c <vTaskSwitchContext+0xc0>)
 800299c:	2201      	movs	r2, #1
 800299e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80029a0:	e04d      	b.n	8002a3e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80029a2:	4b2a      	ldr	r3, [pc, #168]	; (8002a4c <vTaskSwitchContext+0xc0>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029a8:	4b29      	ldr	r3, [pc, #164]	; (8002a50 <vTaskSwitchContext+0xc4>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	fab3 f383 	clz	r3, r3
 80029b4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80029b6:	7afb      	ldrb	r3, [r7, #11]
 80029b8:	f1c3 031f 	rsb	r3, r3, #31
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	4925      	ldr	r1, [pc, #148]	; (8002a54 <vTaskSwitchContext+0xc8>)
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	4613      	mov	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4413      	add	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10a      	bne.n	80029e8 <vTaskSwitchContext+0x5c>
        __asm volatile
 80029d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d6:	f383 8811 	msr	BASEPRI, r3
 80029da:	f3bf 8f6f 	isb	sy
 80029de:	f3bf 8f4f 	dsb	sy
 80029e2:	607b      	str	r3, [r7, #4]
    }
 80029e4:	bf00      	nop
 80029e6:	e7fe      	b.n	80029e6 <vTaskSwitchContext+0x5a>
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	4613      	mov	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4a18      	ldr	r2, [pc, #96]	; (8002a54 <vTaskSwitchContext+0xc8>)
 80029f4:	4413      	add	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	3308      	adds	r3, #8
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d104      	bne.n	8002a18 <vTaskSwitchContext+0x8c>
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	605a      	str	r2, [r3, #4]
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	4a0e      	ldr	r2, [pc, #56]	; (8002a58 <vTaskSwitchContext+0xcc>)
 8002a20:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002a22:	4b0d      	ldr	r3, [pc, #52]	; (8002a58 <vTaskSwitchContext+0xcc>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <vTaskSwitchContext+0xd0>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d102      	bne.n	8002a34 <vTaskSwitchContext+0xa8>
 8002a2e:	f002 fb1d 	bl	800506c <SEGGER_SYSVIEW_OnIdle>
}
 8002a32:	e004      	b.n	8002a3e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002a34:	4b08      	ldr	r3, [pc, #32]	; (8002a58 <vTaskSwitchContext+0xcc>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f002 fb75 	bl	8005128 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002a3e:	bf00      	nop
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	200001e4 	.word	0x200001e4
 8002a4c:	200001d0 	.word	0x200001d0
 8002a50:	200001c4 	.word	0x200001c4
 8002a54:	200000e8 	.word	0x200000e8
 8002a58:	200000e4 	.word	0x200000e4
 8002a5c:	200001e0 	.word	0x200001e0

08002a60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002a68:	f000 f84c 	bl	8002b04 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <prvIdleTask+0x20>)
 8002a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	f3bf 8f4f 	dsb	sy
 8002a78:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002a7c:	e7f4      	b.n	8002a68 <prvIdleTask+0x8>
 8002a7e:	bf00      	nop
 8002a80:	e000ed04 	.word	0xe000ed04

08002a84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	607b      	str	r3, [r7, #4]
 8002a8e:	e00c      	b.n	8002aaa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	4413      	add	r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4a12      	ldr	r2, [pc, #72]	; (8002ae4 <prvInitialiseTaskLists+0x60>)
 8002a9c:	4413      	add	r3, r2
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff fbfc 	bl	800229c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	607b      	str	r3, [r7, #4]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d9ef      	bls.n	8002a90 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002ab0:	480d      	ldr	r0, [pc, #52]	; (8002ae8 <prvInitialiseTaskLists+0x64>)
 8002ab2:	f7ff fbf3 	bl	800229c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002ab6:	480d      	ldr	r0, [pc, #52]	; (8002aec <prvInitialiseTaskLists+0x68>)
 8002ab8:	f7ff fbf0 	bl	800229c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002abc:	480c      	ldr	r0, [pc, #48]	; (8002af0 <prvInitialiseTaskLists+0x6c>)
 8002abe:	f7ff fbed 	bl	800229c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002ac2:	480c      	ldr	r0, [pc, #48]	; (8002af4 <prvInitialiseTaskLists+0x70>)
 8002ac4:	f7ff fbea 	bl	800229c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002ac8:	480b      	ldr	r0, [pc, #44]	; (8002af8 <prvInitialiseTaskLists+0x74>)
 8002aca:	f7ff fbe7 	bl	800229c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002ace:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <prvInitialiseTaskLists+0x78>)
 8002ad0:	4a05      	ldr	r2, [pc, #20]	; (8002ae8 <prvInitialiseTaskLists+0x64>)
 8002ad2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002ad4:	4b0a      	ldr	r3, [pc, #40]	; (8002b00 <prvInitialiseTaskLists+0x7c>)
 8002ad6:	4a05      	ldr	r2, [pc, #20]	; (8002aec <prvInitialiseTaskLists+0x68>)
 8002ad8:	601a      	str	r2, [r3, #0]
}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	200000e8 	.word	0x200000e8
 8002ae8:	2000014c 	.word	0x2000014c
 8002aec:	20000160 	.word	0x20000160
 8002af0:	2000017c 	.word	0x2000017c
 8002af4:	20000190 	.word	0x20000190
 8002af8:	200001a8 	.word	0x200001a8
 8002afc:	20000174 	.word	0x20000174
 8002b00:	20000178 	.word	0x20000178

08002b04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b0a:	e019      	b.n	8002b40 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002b0c:	f000 fa02 	bl	8002f14 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b10:	4b10      	ldr	r3, [pc, #64]	; (8002b54 <prvCheckTasksWaitingTermination+0x50>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fc0e 	bl	800233e <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002b22:	4b0d      	ldr	r3, [pc, #52]	; (8002b58 <prvCheckTasksWaitingTermination+0x54>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	4a0b      	ldr	r2, [pc, #44]	; (8002b58 <prvCheckTasksWaitingTermination+0x54>)
 8002b2a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <prvCheckTasksWaitingTermination+0x58>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	4a0a      	ldr	r2, [pc, #40]	; (8002b5c <prvCheckTasksWaitingTermination+0x58>)
 8002b34:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002b36:	f000 fa1d 	bl	8002f74 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f810 	bl	8002b60 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b40:	4b06      	ldr	r3, [pc, #24]	; (8002b5c <prvCheckTasksWaitingTermination+0x58>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e1      	bne.n	8002b0c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000190 	.word	0x20000190
 8002b58:	200001bc 	.word	0x200001bc
 8002b5c:	200001a4 	.word	0x200001a4

08002b60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f000 fbdd 	bl	800332c <vPortFree>
                vPortFree( pxTCB );
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 fbda 	bl	800332c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002b78:	bf00      	nop
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <prvResetNextTaskUnblockTime+0x30>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d104      	bne.n	8002b98 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002b8e:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <prvResetNextTaskUnblockTime+0x34>)
 8002b90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b94:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002b96:	e005      	b.n	8002ba4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002b98:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <prvResetNextTaskUnblockTime+0x30>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a04      	ldr	r2, [pc, #16]	; (8002bb4 <prvResetNextTaskUnblockTime+0x34>)
 8002ba2:	6013      	str	r3, [r2, #0]
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	20000174 	.word	0x20000174
 8002bb4:	200001dc 	.word	0x200001dc

08002bb8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	3b04      	subs	r3, #4
 8002bc8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002bd0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	3b04      	subs	r3, #4
 8002bd6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	f023 0201 	bic.w	r2, r3, #1
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	3b04      	subs	r3, #4
 8002be6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002be8:	4a0c      	ldr	r2, [pc, #48]	; (8002c1c <pxPortInitialiseStack+0x64>)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	3b14      	subs	r3, #20
 8002bf2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	3b04      	subs	r3, #4
 8002bfe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f06f 0202 	mvn.w	r2, #2
 8002c06:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	3b20      	subs	r3, #32
 8002c0c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	08002c21 	.word	0x08002c21

08002c20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002c26:	2300      	movs	r3, #0
 8002c28:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002c2a:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <prvTaskExitError+0x54>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c32:	d00a      	beq.n	8002c4a <prvTaskExitError+0x2a>
        __asm volatile
 8002c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	60fb      	str	r3, [r7, #12]
    }
 8002c46:	bf00      	nop
 8002c48:	e7fe      	b.n	8002c48 <prvTaskExitError+0x28>
        __asm volatile
 8002c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c4e:	f383 8811 	msr	BASEPRI, r3
 8002c52:	f3bf 8f6f 	isb	sy
 8002c56:	f3bf 8f4f 	dsb	sy
 8002c5a:	60bb      	str	r3, [r7, #8]
    }
 8002c5c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002c5e:	bf00      	nop
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0fc      	beq.n	8002c60 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002c66:	bf00      	nop
 8002c68:	bf00      	nop
 8002c6a:	3714      	adds	r7, #20
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	20000010 	.word	0x20000010
	...

08002c80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002c80:	4b07      	ldr	r3, [pc, #28]	; (8002ca0 <pxCurrentTCBConst2>)
 8002c82:	6819      	ldr	r1, [r3, #0]
 8002c84:	6808      	ldr	r0, [r1, #0]
 8002c86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c8a:	f380 8809 	msr	PSP, r0
 8002c8e:	f3bf 8f6f 	isb	sy
 8002c92:	f04f 0000 	mov.w	r0, #0
 8002c96:	f380 8811 	msr	BASEPRI, r0
 8002c9a:	4770      	bx	lr
 8002c9c:	f3af 8000 	nop.w

08002ca0 <pxCurrentTCBConst2>:
 8002ca0:	200000e4 	.word	0x200000e4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002ca4:	bf00      	nop
 8002ca6:	bf00      	nop

08002ca8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002ca8:	4808      	ldr	r0, [pc, #32]	; (8002ccc <prvPortStartFirstTask+0x24>)
 8002caa:	6800      	ldr	r0, [r0, #0]
 8002cac:	6800      	ldr	r0, [r0, #0]
 8002cae:	f380 8808 	msr	MSP, r0
 8002cb2:	f04f 0000 	mov.w	r0, #0
 8002cb6:	f380 8814 	msr	CONTROL, r0
 8002cba:	b662      	cpsie	i
 8002cbc:	b661      	cpsie	f
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	df00      	svc	0
 8002cc8:	bf00      	nop
 8002cca:	0000      	.short	0x0000
 8002ccc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002cd0:	bf00      	nop
 8002cd2:	bf00      	nop

08002cd4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002cda:	4b46      	ldr	r3, [pc, #280]	; (8002df4 <xPortStartScheduler+0x120>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a46      	ldr	r2, [pc, #280]	; (8002df8 <xPortStartScheduler+0x124>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d10a      	bne.n	8002cfa <xPortStartScheduler+0x26>
        __asm volatile
 8002ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce8:	f383 8811 	msr	BASEPRI, r3
 8002cec:	f3bf 8f6f 	isb	sy
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	613b      	str	r3, [r7, #16]
    }
 8002cf6:	bf00      	nop
 8002cf8:	e7fe      	b.n	8002cf8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002cfa:	4b3e      	ldr	r3, [pc, #248]	; (8002df4 <xPortStartScheduler+0x120>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a3f      	ldr	r2, [pc, #252]	; (8002dfc <xPortStartScheduler+0x128>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d10a      	bne.n	8002d1a <xPortStartScheduler+0x46>
        __asm volatile
 8002d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	60fb      	str	r3, [r7, #12]
    }
 8002d16:	bf00      	nop
 8002d18:	e7fe      	b.n	8002d18 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002d1a:	4b39      	ldr	r3, [pc, #228]	; (8002e00 <xPortStartScheduler+0x12c>)
 8002d1c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	22ff      	movs	r2, #255	; 0xff
 8002d2a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002d34:	78fb      	ldrb	r3, [r7, #3]
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	4b31      	ldr	r3, [pc, #196]	; (8002e04 <xPortStartScheduler+0x130>)
 8002d40:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002d42:	4b31      	ldr	r3, [pc, #196]	; (8002e08 <xPortStartScheduler+0x134>)
 8002d44:	2207      	movs	r2, #7
 8002d46:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d48:	e009      	b.n	8002d5e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002d4a:	4b2f      	ldr	r3, [pc, #188]	; (8002e08 <xPortStartScheduler+0x134>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	4a2d      	ldr	r2, [pc, #180]	; (8002e08 <xPortStartScheduler+0x134>)
 8002d52:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002d54:	78fb      	ldrb	r3, [r7, #3]
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d5e:	78fb      	ldrb	r3, [r7, #3]
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d66:	2b80      	cmp	r3, #128	; 0x80
 8002d68:	d0ef      	beq.n	8002d4a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002d6a:	4b27      	ldr	r3, [pc, #156]	; (8002e08 <xPortStartScheduler+0x134>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f1c3 0307 	rsb	r3, r3, #7
 8002d72:	2b04      	cmp	r3, #4
 8002d74:	d00a      	beq.n	8002d8c <xPortStartScheduler+0xb8>
        __asm volatile
 8002d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d7a:	f383 8811 	msr	BASEPRI, r3
 8002d7e:	f3bf 8f6f 	isb	sy
 8002d82:	f3bf 8f4f 	dsb	sy
 8002d86:	60bb      	str	r3, [r7, #8]
    }
 8002d88:	bf00      	nop
 8002d8a:	e7fe      	b.n	8002d8a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d8c:	4b1e      	ldr	r3, [pc, #120]	; (8002e08 <xPortStartScheduler+0x134>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	021b      	lsls	r3, r3, #8
 8002d92:	4a1d      	ldr	r2, [pc, #116]	; (8002e08 <xPortStartScheduler+0x134>)
 8002d94:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d96:	4b1c      	ldr	r3, [pc, #112]	; (8002e08 <xPortStartScheduler+0x134>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d9e:	4a1a      	ldr	r2, [pc, #104]	; (8002e08 <xPortStartScheduler+0x134>)
 8002da0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002daa:	4b18      	ldr	r3, [pc, #96]	; (8002e0c <xPortStartScheduler+0x138>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a17      	ldr	r2, [pc, #92]	; (8002e0c <xPortStartScheduler+0x138>)
 8002db0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002db4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002db6:	4b15      	ldr	r3, [pc, #84]	; (8002e0c <xPortStartScheduler+0x138>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a14      	ldr	r2, [pc, #80]	; (8002e0c <xPortStartScheduler+0x138>)
 8002dbc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002dc0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002dc2:	f000 f963 	bl	800308c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002dc6:	4b12      	ldr	r3, [pc, #72]	; (8002e10 <xPortStartScheduler+0x13c>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002dcc:	f000 f982 	bl	80030d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002dd0:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <xPortStartScheduler+0x140>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a0f      	ldr	r2, [pc, #60]	; (8002e14 <xPortStartScheduler+0x140>)
 8002dd6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002dda:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002ddc:	f7ff ff64 	bl	8002ca8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002de0:	f7ff fdd4 	bl	800298c <vTaskSwitchContext>
    prvTaskExitError();
 8002de4:	f7ff ff1c 	bl	8002c20 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	e000ed00 	.word	0xe000ed00
 8002df8:	410fc271 	.word	0x410fc271
 8002dfc:	410fc270 	.word	0x410fc270
 8002e00:	e000e400 	.word	0xe000e400
 8002e04:	200001e8 	.word	0x200001e8
 8002e08:	200001ec 	.word	0x200001ec
 8002e0c:	e000ed20 	.word	0xe000ed20
 8002e10:	20000010 	.word	0x20000010
 8002e14:	e000ef34 	.word	0xe000ef34

08002e18 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b087      	sub	sp, #28
 8002e1c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002e1e:	4b37      	ldr	r3, [pc, #220]	; (8002efc <vInitPrioGroupValue+0xe4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a37      	ldr	r2, [pc, #220]	; (8002f00 <vInitPrioGroupValue+0xe8>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d10a      	bne.n	8002e3e <vInitPrioGroupValue+0x26>
        __asm volatile
 8002e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e2c:	f383 8811 	msr	BASEPRI, r3
 8002e30:	f3bf 8f6f 	isb	sy
 8002e34:	f3bf 8f4f 	dsb	sy
 8002e38:	613b      	str	r3, [r7, #16]
    }
 8002e3a:	bf00      	nop
 8002e3c:	e7fe      	b.n	8002e3c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e3e:	4b2f      	ldr	r3, [pc, #188]	; (8002efc <vInitPrioGroupValue+0xe4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a30      	ldr	r2, [pc, #192]	; (8002f04 <vInitPrioGroupValue+0xec>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d10a      	bne.n	8002e5e <vInitPrioGroupValue+0x46>
        __asm volatile
 8002e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e4c:	f383 8811 	msr	BASEPRI, r3
 8002e50:	f3bf 8f6f 	isb	sy
 8002e54:	f3bf 8f4f 	dsb	sy
 8002e58:	60fb      	str	r3, [r7, #12]
    }
 8002e5a:	bf00      	nop
 8002e5c:	e7fe      	b.n	8002e5c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002e5e:	4b2a      	ldr	r3, [pc, #168]	; (8002f08 <vInitPrioGroupValue+0xf0>)
 8002e60:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	22ff      	movs	r2, #255	; 0xff
 8002e6e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	4b22      	ldr	r3, [pc, #136]	; (8002f0c <vInitPrioGroupValue+0xf4>)
 8002e84:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e86:	4b22      	ldr	r3, [pc, #136]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002e88:	2207      	movs	r2, #7
 8002e8a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e8c:	e009      	b.n	8002ea2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002e8e:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	4a1e      	ldr	r2, [pc, #120]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002e96:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e98:	78fb      	ldrb	r3, [r7, #3]
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002ea2:	78fb      	ldrb	r3, [r7, #3]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eaa:	2b80      	cmp	r3, #128	; 0x80
 8002eac:	d0ef      	beq.n	8002e8e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002eae:	4b18      	ldr	r3, [pc, #96]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f1c3 0307 	rsb	r3, r3, #7
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d00a      	beq.n	8002ed0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8002eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ebe:	f383 8811 	msr	BASEPRI, r3
 8002ec2:	f3bf 8f6f 	isb	sy
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	60bb      	str	r3, [r7, #8]
    }
 8002ecc:	bf00      	nop
 8002ece:	e7fe      	b.n	8002ece <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ed0:	4b0f      	ldr	r3, [pc, #60]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	021b      	lsls	r3, r3, #8
 8002ed6:	4a0e      	ldr	r2, [pc, #56]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002ed8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002eda:	4b0d      	ldr	r3, [pc, #52]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ee2:	4a0b      	ldr	r2, [pc, #44]	; (8002f10 <vInitPrioGroupValue+0xf8>)
 8002ee4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8002eee:	bf00      	nop
 8002ef0:	371c      	adds	r7, #28
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	e000ed00 	.word	0xe000ed00
 8002f00:	410fc271 	.word	0x410fc271
 8002f04:	410fc270 	.word	0x410fc270
 8002f08:	e000e400 	.word	0xe000e400
 8002f0c:	200001e8 	.word	0x200001e8
 8002f10:	200001ec 	.word	0x200001ec

08002f14 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
        __asm volatile
 8002f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f1e:	f383 8811 	msr	BASEPRI, r3
 8002f22:	f3bf 8f6f 	isb	sy
 8002f26:	f3bf 8f4f 	dsb	sy
 8002f2a:	607b      	str	r3, [r7, #4]
    }
 8002f2c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002f2e:	4b0f      	ldr	r3, [pc, #60]	; (8002f6c <vPortEnterCritical+0x58>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	3301      	adds	r3, #1
 8002f34:	4a0d      	ldr	r2, [pc, #52]	; (8002f6c <vPortEnterCritical+0x58>)
 8002f36:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002f38:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <vPortEnterCritical+0x58>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d10f      	bne.n	8002f60 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f40:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <vPortEnterCritical+0x5c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00a      	beq.n	8002f60 <vPortEnterCritical+0x4c>
        __asm volatile
 8002f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f4e:	f383 8811 	msr	BASEPRI, r3
 8002f52:	f3bf 8f6f 	isb	sy
 8002f56:	f3bf 8f4f 	dsb	sy
 8002f5a:	603b      	str	r3, [r7, #0]
    }
 8002f5c:	bf00      	nop
 8002f5e:	e7fe      	b.n	8002f5e <vPortEnterCritical+0x4a>
    }
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	20000010 	.word	0x20000010
 8002f70:	e000ed04 	.word	0xe000ed04

08002f74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002f7a:	4b12      	ldr	r3, [pc, #72]	; (8002fc4 <vPortExitCritical+0x50>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10a      	bne.n	8002f98 <vPortExitCritical+0x24>
        __asm volatile
 8002f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f86:	f383 8811 	msr	BASEPRI, r3
 8002f8a:	f3bf 8f6f 	isb	sy
 8002f8e:	f3bf 8f4f 	dsb	sy
 8002f92:	607b      	str	r3, [r7, #4]
    }
 8002f94:	bf00      	nop
 8002f96:	e7fe      	b.n	8002f96 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <vPortExitCritical+0x50>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	4a09      	ldr	r2, [pc, #36]	; (8002fc4 <vPortExitCritical+0x50>)
 8002fa0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002fa2:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <vPortExitCritical+0x50>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d105      	bne.n	8002fb6 <vPortExitCritical+0x42>
 8002faa:	2300      	movs	r3, #0
 8002fac:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002fb4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	20000010 	.word	0x20000010
	...

08002fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002fd0:	f3ef 8009 	mrs	r0, PSP
 8002fd4:	f3bf 8f6f 	isb	sy
 8002fd8:	4b15      	ldr	r3, [pc, #84]	; (8003030 <pxCurrentTCBConst>)
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	f01e 0f10 	tst.w	lr, #16
 8002fe0:	bf08      	it	eq
 8002fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fea:	6010      	str	r0, [r2, #0]
 8002fec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002ff0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002ff4:	f380 8811 	msr	BASEPRI, r0
 8002ff8:	f3bf 8f4f 	dsb	sy
 8002ffc:	f3bf 8f6f 	isb	sy
 8003000:	f7ff fcc4 	bl	800298c <vTaskSwitchContext>
 8003004:	f04f 0000 	mov.w	r0, #0
 8003008:	f380 8811 	msr	BASEPRI, r0
 800300c:	bc09      	pop	{r0, r3}
 800300e:	6819      	ldr	r1, [r3, #0]
 8003010:	6808      	ldr	r0, [r1, #0]
 8003012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003016:	f01e 0f10 	tst.w	lr, #16
 800301a:	bf08      	it	eq
 800301c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003020:	f380 8809 	msr	PSP, r0
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	f3af 8000 	nop.w

08003030 <pxCurrentTCBConst>:
 8003030:	200000e4 	.word	0x200000e4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003034:	bf00      	nop
 8003036:	bf00      	nop

08003038 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
        __asm volatile
 800303e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003042:	f383 8811 	msr	BASEPRI, r3
 8003046:	f3bf 8f6f 	isb	sy
 800304a:	f3bf 8f4f 	dsb	sy
 800304e:	607b      	str	r3, [r7, #4]
    }
 8003050:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003052:	f001 ff91 	bl	8004f78 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003056:	f7ff fbff 	bl	8002858 <xTaskIncrementTick>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d006      	beq.n	800306e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003060:	f001 ffe8 	bl	8005034 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003064:	4b08      	ldr	r3, [pc, #32]	; (8003088 <SysTick_Handler+0x50>)
 8003066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	e001      	b.n	8003072 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800306e:	f001 ffc5 	bl	8004ffc <SEGGER_SYSVIEW_RecordExitISR>
 8003072:	2300      	movs	r3, #0
 8003074:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	f383 8811 	msr	BASEPRI, r3
    }
 800307c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800307e:	bf00      	nop
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	e000ed04 	.word	0xe000ed04

0800308c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003090:	4b0b      	ldr	r3, [pc, #44]	; (80030c0 <vPortSetupTimerInterrupt+0x34>)
 8003092:	2200      	movs	r2, #0
 8003094:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003096:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <vPortSetupTimerInterrupt+0x38>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800309c:	4b0a      	ldr	r3, [pc, #40]	; (80030c8 <vPortSetupTimerInterrupt+0x3c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a0a      	ldr	r2, [pc, #40]	; (80030cc <vPortSetupTimerInterrupt+0x40>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	099b      	lsrs	r3, r3, #6
 80030a8:	4a09      	ldr	r2, [pc, #36]	; (80030d0 <vPortSetupTimerInterrupt+0x44>)
 80030aa:	3b01      	subs	r3, #1
 80030ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80030ae:	4b04      	ldr	r3, [pc, #16]	; (80030c0 <vPortSetupTimerInterrupt+0x34>)
 80030b0:	2207      	movs	r2, #7
 80030b2:	601a      	str	r2, [r3, #0]
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	e000e010 	.word	0xe000e010
 80030c4:	e000e018 	.word	0xe000e018
 80030c8:	20000000 	.word	0x20000000
 80030cc:	10624dd3 	.word	0x10624dd3
 80030d0:	e000e014 	.word	0xe000e014

080030d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80030d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80030e4 <vPortEnableVFP+0x10>
 80030d8:	6801      	ldr	r1, [r0, #0]
 80030da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80030de:	6001      	str	r1, [r0, #0]
 80030e0:	4770      	bx	lr
 80030e2:	0000      	.short	0x0000
 80030e4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80030e8:	bf00      	nop
 80030ea:	bf00      	nop

080030ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80030f2:	f3ef 8305 	mrs	r3, IPSR
 80030f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2b0f      	cmp	r3, #15
 80030fc:	d914      	bls.n	8003128 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80030fe:	4a17      	ldr	r2, [pc, #92]	; (800315c <vPortValidateInterruptPriority+0x70>)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4413      	add	r3, r2
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003108:	4b15      	ldr	r3, [pc, #84]	; (8003160 <vPortValidateInterruptPriority+0x74>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	7afa      	ldrb	r2, [r7, #11]
 800310e:	429a      	cmp	r2, r3
 8003110:	d20a      	bcs.n	8003128 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003116:	f383 8811 	msr	BASEPRI, r3
 800311a:	f3bf 8f6f 	isb	sy
 800311e:	f3bf 8f4f 	dsb	sy
 8003122:	607b      	str	r3, [r7, #4]
    }
 8003124:	bf00      	nop
 8003126:	e7fe      	b.n	8003126 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003128:	4b0e      	ldr	r3, [pc, #56]	; (8003164 <vPortValidateInterruptPriority+0x78>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003130:	4b0d      	ldr	r3, [pc, #52]	; (8003168 <vPortValidateInterruptPriority+0x7c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	429a      	cmp	r2, r3
 8003136:	d90a      	bls.n	800314e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800313c:	f383 8811 	msr	BASEPRI, r3
 8003140:	f3bf 8f6f 	isb	sy
 8003144:	f3bf 8f4f 	dsb	sy
 8003148:	603b      	str	r3, [r7, #0]
    }
 800314a:	bf00      	nop
 800314c:	e7fe      	b.n	800314c <vPortValidateInterruptPriority+0x60>
    }
 800314e:	bf00      	nop
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	e000e3f0 	.word	0xe000e3f0
 8003160:	200001e8 	.word	0x200001e8
 8003164:	e000ed0c 	.word	0xe000ed0c
 8003168:	200001ec 	.word	0x200001ec

0800316c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08a      	sub	sp, #40	; 0x28
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003174:	2300      	movs	r3, #0
 8003176:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003178:	f7ff fabc 	bl	80026f4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800317c:	4b65      	ldr	r3, [pc, #404]	; (8003314 <pvPortMalloc+0x1a8>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003184:	f000 f934 	bl	80033f0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003188:	4b63      	ldr	r3, [pc, #396]	; (8003318 <pvPortMalloc+0x1ac>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4013      	ands	r3, r2
 8003190:	2b00      	cmp	r3, #0
 8003192:	f040 80a7 	bne.w	80032e4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d02d      	beq.n	80031f8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800319c:	2208      	movs	r2, #8
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d227      	bcs.n	80031f8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80031a8:	2208      	movs	r2, #8
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4413      	add	r3, r2
 80031ae:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d021      	beq.n	80031fe <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f023 0307 	bic.w	r3, r3, #7
 80031c0:	3308      	adds	r3, #8
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d214      	bcs.n	80031f2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f023 0307 	bic.w	r3, r3, #7
 80031ce:	3308      	adds	r3, #8
 80031d0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f003 0307 	and.w	r3, r3, #7
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d010      	beq.n	80031fe <pvPortMalloc+0x92>
        __asm volatile
 80031dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e0:	f383 8811 	msr	BASEPRI, r3
 80031e4:	f3bf 8f6f 	isb	sy
 80031e8:	f3bf 8f4f 	dsb	sy
 80031ec:	617b      	str	r3, [r7, #20]
    }
 80031ee:	bf00      	nop
 80031f0:	e7fe      	b.n	80031f0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031f6:	e002      	b.n	80031fe <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80031f8:	2300      	movs	r3, #0
 80031fa:	607b      	str	r3, [r7, #4]
 80031fc:	e000      	b.n	8003200 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031fe:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d06e      	beq.n	80032e4 <pvPortMalloc+0x178>
 8003206:	4b45      	ldr	r3, [pc, #276]	; (800331c <pvPortMalloc+0x1b0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	429a      	cmp	r2, r3
 800320e:	d869      	bhi.n	80032e4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003210:	4b43      	ldr	r3, [pc, #268]	; (8003320 <pvPortMalloc+0x1b4>)
 8003212:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003214:	4b42      	ldr	r3, [pc, #264]	; (8003320 <pvPortMalloc+0x1b4>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800321a:	e004      	b.n	8003226 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800321c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	429a      	cmp	r2, r3
 800322e:	d903      	bls.n	8003238 <pvPortMalloc+0xcc>
 8003230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1f1      	bne.n	800321c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003238:	4b36      	ldr	r3, [pc, #216]	; (8003314 <pvPortMalloc+0x1a8>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323e:	429a      	cmp	r2, r3
 8003240:	d050      	beq.n	80032e4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2208      	movs	r2, #8
 8003248:	4413      	add	r3, r2
 800324a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	1ad2      	subs	r2, r2, r3
 800325c:	2308      	movs	r3, #8
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	429a      	cmp	r2, r3
 8003262:	d91f      	bls.n	80032a4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4413      	add	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <pvPortMalloc+0x120>
        __asm volatile
 8003276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327a:	f383 8811 	msr	BASEPRI, r3
 800327e:	f3bf 8f6f 	isb	sy
 8003282:	f3bf 8f4f 	dsb	sy
 8003286:	613b      	str	r3, [r7, #16]
    }
 8003288:	bf00      	nop
 800328a:	e7fe      	b.n	800328a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	1ad2      	subs	r2, r2, r3
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800329e:	69b8      	ldr	r0, [r7, #24]
 80032a0:	f000 f908 	bl	80034b4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80032a4:	4b1d      	ldr	r3, [pc, #116]	; (800331c <pvPortMalloc+0x1b0>)
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	4a1b      	ldr	r2, [pc, #108]	; (800331c <pvPortMalloc+0x1b0>)
 80032b0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80032b2:	4b1a      	ldr	r3, [pc, #104]	; (800331c <pvPortMalloc+0x1b0>)
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	4b1b      	ldr	r3, [pc, #108]	; (8003324 <pvPortMalloc+0x1b8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d203      	bcs.n	80032c6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80032be:	4b17      	ldr	r3, [pc, #92]	; (800331c <pvPortMalloc+0x1b0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a18      	ldr	r2, [pc, #96]	; (8003324 <pvPortMalloc+0x1b8>)
 80032c4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80032c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c8:	685a      	ldr	r2, [r3, #4]
 80032ca:	4b13      	ldr	r3, [pc, #76]	; (8003318 <pvPortMalloc+0x1ac>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	431a      	orrs	r2, r3
 80032d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80032d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80032da:	4b13      	ldr	r3, [pc, #76]	; (8003328 <pvPortMalloc+0x1bc>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	3301      	adds	r3, #1
 80032e0:	4a11      	ldr	r2, [pc, #68]	; (8003328 <pvPortMalloc+0x1bc>)
 80032e2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80032e4:	f7ff fa14 	bl	8002710 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <pvPortMalloc+0x19c>
        __asm volatile
 80032f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f6:	f383 8811 	msr	BASEPRI, r3
 80032fa:	f3bf 8f6f 	isb	sy
 80032fe:	f3bf 8f4f 	dsb	sy
 8003302:	60fb      	str	r3, [r7, #12]
    }
 8003304:	bf00      	nop
 8003306:	e7fe      	b.n	8003306 <pvPortMalloc+0x19a>
    return pvReturn;
 8003308:	69fb      	ldr	r3, [r7, #28]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3728      	adds	r7, #40	; 0x28
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	20012df8 	.word	0x20012df8
 8003318:	20012e0c 	.word	0x20012e0c
 800331c:	20012dfc 	.word	0x20012dfc
 8003320:	20012df0 	.word	0x20012df0
 8003324:	20012e00 	.word	0x20012e00
 8003328:	20012e04 	.word	0x20012e04

0800332c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d04d      	beq.n	80033da <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800333e:	2308      	movs	r3, #8
 8003340:	425b      	negs	r3, r3
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	4413      	add	r3, r2
 8003346:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	4b24      	ldr	r3, [pc, #144]	; (80033e4 <vPortFree+0xb8>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4013      	ands	r3, r2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10a      	bne.n	8003370 <vPortFree+0x44>
        __asm volatile
 800335a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800335e:	f383 8811 	msr	BASEPRI, r3
 8003362:	f3bf 8f6f 	isb	sy
 8003366:	f3bf 8f4f 	dsb	sy
 800336a:	60fb      	str	r3, [r7, #12]
    }
 800336c:	bf00      	nop
 800336e:	e7fe      	b.n	800336e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00a      	beq.n	800338e <vPortFree+0x62>
        __asm volatile
 8003378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800337c:	f383 8811 	msr	BASEPRI, r3
 8003380:	f3bf 8f6f 	isb	sy
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	60bb      	str	r3, [r7, #8]
    }
 800338a:	bf00      	nop
 800338c:	e7fe      	b.n	800338c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	4b14      	ldr	r3, [pc, #80]	; (80033e4 <vPortFree+0xb8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4013      	ands	r3, r2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d01e      	beq.n	80033da <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d11a      	bne.n	80033da <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	4b0e      	ldr	r3, [pc, #56]	; (80033e4 <vPortFree+0xb8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	43db      	mvns	r3, r3
 80033ae:	401a      	ands	r2, r3
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80033b4:	f7ff f99e 	bl	80026f4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	4b0a      	ldr	r3, [pc, #40]	; (80033e8 <vPortFree+0xbc>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4413      	add	r3, r2
 80033c2:	4a09      	ldr	r2, [pc, #36]	; (80033e8 <vPortFree+0xbc>)
 80033c4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80033c6:	6938      	ldr	r0, [r7, #16]
 80033c8:	f000 f874 	bl	80034b4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80033cc:	4b07      	ldr	r3, [pc, #28]	; (80033ec <vPortFree+0xc0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	3301      	adds	r3, #1
 80033d2:	4a06      	ldr	r2, [pc, #24]	; (80033ec <vPortFree+0xc0>)
 80033d4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80033d6:	f7ff f99b 	bl	8002710 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80033da:	bf00      	nop
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	20012e0c 	.word	0x20012e0c
 80033e8:	20012dfc 	.word	0x20012dfc
 80033ec:	20012e08 	.word	0x20012e08

080033f0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80033f6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80033fa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80033fc:	4b27      	ldr	r3, [pc, #156]	; (800349c <prvHeapInit+0xac>)
 80033fe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00c      	beq.n	8003424 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	3307      	adds	r3, #7
 800340e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f023 0307 	bic.w	r3, r3, #7
 8003416:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	4a1f      	ldr	r2, [pc, #124]	; (800349c <prvHeapInit+0xac>)
 8003420:	4413      	add	r3, r2
 8003422:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003428:	4a1d      	ldr	r2, [pc, #116]	; (80034a0 <prvHeapInit+0xb0>)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800342e:	4b1c      	ldr	r3, [pc, #112]	; (80034a0 <prvHeapInit+0xb0>)
 8003430:	2200      	movs	r2, #0
 8003432:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	4413      	add	r3, r2
 800343a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800343c:	2208      	movs	r2, #8
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	1a9b      	subs	r3, r3, r2
 8003442:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f023 0307 	bic.w	r3, r3, #7
 800344a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4a15      	ldr	r2, [pc, #84]	; (80034a4 <prvHeapInit+0xb4>)
 8003450:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003452:	4b14      	ldr	r3, [pc, #80]	; (80034a4 <prvHeapInit+0xb4>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2200      	movs	r2, #0
 8003458:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800345a:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <prvHeapInit+0xb4>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2200      	movs	r2, #0
 8003460:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	1ad2      	subs	r2, r2, r3
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003470:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <prvHeapInit+0xb4>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	4a0a      	ldr	r2, [pc, #40]	; (80034a8 <prvHeapInit+0xb8>)
 800347e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	4a09      	ldr	r2, [pc, #36]	; (80034ac <prvHeapInit+0xbc>)
 8003486:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003488:	4b09      	ldr	r3, [pc, #36]	; (80034b0 <prvHeapInit+0xc0>)
 800348a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800348e:	601a      	str	r2, [r3, #0]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	200001f0 	.word	0x200001f0
 80034a0:	20012df0 	.word	0x20012df0
 80034a4:	20012df8 	.word	0x20012df8
 80034a8:	20012e00 	.word	0x20012e00
 80034ac:	20012dfc 	.word	0x20012dfc
 80034b0:	20012e0c 	.word	0x20012e0c

080034b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80034bc:	4b28      	ldr	r3, [pc, #160]	; (8003560 <prvInsertBlockIntoFreeList+0xac>)
 80034be:	60fb      	str	r3, [r7, #12]
 80034c0:	e002      	b.n	80034c8 <prvInsertBlockIntoFreeList+0x14>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	60fb      	str	r3, [r7, #12]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d8f7      	bhi.n	80034c2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	4413      	add	r3, r2
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d108      	bne.n	80034f6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	441a      	add	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	441a      	add	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	429a      	cmp	r2, r3
 8003508:	d118      	bne.n	800353c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	4b15      	ldr	r3, [pc, #84]	; (8003564 <prvInsertBlockIntoFreeList+0xb0>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d00d      	beq.n	8003532 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	441a      	add	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	e008      	b.n	8003544 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003532:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <prvInsertBlockIntoFreeList+0xb0>)
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	e003      	b.n	8003544 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	429a      	cmp	r2, r3
 800354a:	d002      	beq.n	8003552 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003552:	bf00      	nop
 8003554:	3714      	adds	r7, #20
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	20012df0 	.word	0x20012df0
 8003564:	20012df8 	.word	0x20012df8

08003568 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800356c:	4803      	ldr	r0, [pc, #12]	; (800357c <_cbSendSystemDesc+0x14>)
 800356e:	f001 fcad 	bl	8004ecc <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003572:	4803      	ldr	r0, [pc, #12]	; (8003580 <_cbSendSystemDesc+0x18>)
 8003574:	f001 fcaa 	bl	8004ecc <SEGGER_SYSVIEW_SendSysDesc>
}
 8003578:	bf00      	nop
 800357a:	bd80      	pop	{r7, pc}
 800357c:	08005ec8 	.word	0x08005ec8
 8003580:	08005f04 	.word	0x08005f04

08003584 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003588:	4b06      	ldr	r3, [pc, #24]	; (80035a4 <SEGGER_SYSVIEW_Conf+0x20>)
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	4b05      	ldr	r3, [pc, #20]	; (80035a4 <SEGGER_SYSVIEW_Conf+0x20>)
 800358e:	6819      	ldr	r1, [r3, #0]
 8003590:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <SEGGER_SYSVIEW_Conf+0x24>)
 8003592:	4a06      	ldr	r2, [pc, #24]	; (80035ac <SEGGER_SYSVIEW_Conf+0x28>)
 8003594:	f001 f920 	bl	80047d8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003598:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800359c:	f001 f960 	bl	8004860 <SEGGER_SYSVIEW_SetRAMBase>
}
 80035a0:	bf00      	nop
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	20000000 	.word	0x20000000
 80035a8:	08003569 	.word	0x08003569
 80035ac:	08005fa0 	.word	0x08005fa0

080035b0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80035b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80035b6:	2300      	movs	r3, #0
 80035b8:	607b      	str	r3, [r7, #4]
 80035ba:	e033      	b.n	8003624 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80035bc:	491e      	ldr	r1, [pc, #120]	; (8003638 <_cbSendTaskList+0x88>)
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	6818      	ldr	r0, [r3, #0]
 80035cc:	491a      	ldr	r1, [pc, #104]	; (8003638 <_cbSendTaskList+0x88>)
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	4613      	mov	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	440b      	add	r3, r1
 80035da:	3304      	adds	r3, #4
 80035dc:	6819      	ldr	r1, [r3, #0]
 80035de:	4c16      	ldr	r4, [pc, #88]	; (8003638 <_cbSendTaskList+0x88>)
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	4613      	mov	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	4423      	add	r3, r4
 80035ec:	3308      	adds	r3, #8
 80035ee:	681c      	ldr	r4, [r3, #0]
 80035f0:	4d11      	ldr	r5, [pc, #68]	; (8003638 <_cbSendTaskList+0x88>)
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	442b      	add	r3, r5
 80035fe:	330c      	adds	r3, #12
 8003600:	681d      	ldr	r5, [r3, #0]
 8003602:	4e0d      	ldr	r6, [pc, #52]	; (8003638 <_cbSendTaskList+0x88>)
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4433      	add	r3, r6
 8003610:	3310      	adds	r3, #16
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	462b      	mov	r3, r5
 8003618:	4622      	mov	r2, r4
 800361a:	f000 f8bd 	bl	8003798 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	3301      	adds	r3, #1
 8003622:	607b      	str	r3, [r7, #4]
 8003624:	4b05      	ldr	r3, [pc, #20]	; (800363c <_cbSendTaskList+0x8c>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	429a      	cmp	r2, r3
 800362c:	d3c6      	bcc.n	80035bc <_cbSendTaskList+0xc>
  }
}
 800362e:	bf00      	nop
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003638:	20012e10 	.word	0x20012e10
 800363c:	20012eb0 	.word	0x20012eb0

08003640 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003640:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003648:	f7ff f8f4 	bl	8002834 <xTaskGetTickCountFromISR>
 800364c:	4603      	mov	r3, r0
 800364e:	2200      	movs	r2, #0
 8003650:	469a      	mov	sl, r3
 8003652:	4693      	mov	fp, r2
 8003654:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003658:	e9d7 0100 	ldrd	r0, r1, [r7]
 800365c:	4602      	mov	r2, r0
 800365e:	460b      	mov	r3, r1
 8003660:	f04f 0a00 	mov.w	sl, #0
 8003664:	f04f 0b00 	mov.w	fp, #0
 8003668:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800366c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003670:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003674:	4652      	mov	r2, sl
 8003676:	465b      	mov	r3, fp
 8003678:	1a14      	subs	r4, r2, r0
 800367a:	eb63 0501 	sbc.w	r5, r3, r1
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	00ab      	lsls	r3, r5, #2
 8003688:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800368c:	00a2      	lsls	r2, r4, #2
 800368e:	4614      	mov	r4, r2
 8003690:	461d      	mov	r5, r3
 8003692:	eb14 0800 	adds.w	r8, r4, r0
 8003696:	eb45 0901 	adc.w	r9, r5, r1
 800369a:	f04f 0200 	mov.w	r2, #0
 800369e:	f04f 0300 	mov.w	r3, #0
 80036a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036ae:	4690      	mov	r8, r2
 80036b0:	4699      	mov	r9, r3
 80036b2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80036b6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80036ba:	4610      	mov	r0, r2
 80036bc:	4619      	mov	r1, r3
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080036c8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af02      	add	r7, sp, #8
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
 80036d4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80036d6:	2205      	movs	r2, #5
 80036d8:	492b      	ldr	r1, [pc, #172]	; (8003788 <SYSVIEW_AddTask+0xc0>)
 80036da:	68b8      	ldr	r0, [r7, #8]
 80036dc:	f001 ff28 	bl	8005530 <memcmp>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d04b      	beq.n	800377e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80036e6:	4b29      	ldr	r3, [pc, #164]	; (800378c <SYSVIEW_AddTask+0xc4>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b07      	cmp	r3, #7
 80036ec:	d903      	bls.n	80036f6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80036ee:	4828      	ldr	r0, [pc, #160]	; (8003790 <SYSVIEW_AddTask+0xc8>)
 80036f0:	f001 fe98 	bl	8005424 <SEGGER_SYSVIEW_Warn>
    return;
 80036f4:	e044      	b.n	8003780 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80036f6:	4b25      	ldr	r3, [pc, #148]	; (800378c <SYSVIEW_AddTask+0xc4>)
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	4926      	ldr	r1, [pc, #152]	; (8003794 <SYSVIEW_AddTask+0xcc>)
 80036fc:	4613      	mov	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4413      	add	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800370a:	4b20      	ldr	r3, [pc, #128]	; (800378c <SYSVIEW_AddTask+0xc4>)
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	4921      	ldr	r1, [pc, #132]	; (8003794 <SYSVIEW_AddTask+0xcc>)
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	3304      	adds	r3, #4
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003720:	4b1a      	ldr	r3, [pc, #104]	; (800378c <SYSVIEW_AddTask+0xc4>)
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	491b      	ldr	r1, [pc, #108]	; (8003794 <SYSVIEW_AddTask+0xcc>)
 8003726:	4613      	mov	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4413      	add	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	440b      	add	r3, r1
 8003730:	3308      	adds	r3, #8
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003736:	4b15      	ldr	r3, [pc, #84]	; (800378c <SYSVIEW_AddTask+0xc4>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4916      	ldr	r1, [pc, #88]	; (8003794 <SYSVIEW_AddTask+0xcc>)
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	330c      	adds	r3, #12
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800374c:	4b0f      	ldr	r3, [pc, #60]	; (800378c <SYSVIEW_AddTask+0xc4>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4910      	ldr	r1, [pc, #64]	; (8003794 <SYSVIEW_AddTask+0xcc>)
 8003752:	4613      	mov	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4413      	add	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	440b      	add	r3, r1
 800375c:	3310      	adds	r3, #16
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003762:	4b0a      	ldr	r3, [pc, #40]	; (800378c <SYSVIEW_AddTask+0xc4>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	3301      	adds	r3, #1
 8003768:	4a08      	ldr	r2, [pc, #32]	; (800378c <SYSVIEW_AddTask+0xc4>)
 800376a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	68b9      	ldr	r1, [r7, #8]
 8003776:	68f8      	ldr	r0, [r7, #12]
 8003778:	f000 f80e 	bl	8003798 <SYSVIEW_SendTaskInfo>
 800377c:	e000      	b.n	8003780 <SYSVIEW_AddTask+0xb8>
    return;
 800377e:	bf00      	nop

}
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	08005f14 	.word	0x08005f14
 800378c:	20012eb0 	.word	0x20012eb0
 8003790:	08005f1c 	.word	0x08005f1c
 8003794:	20012e10 	.word	0x20012e10

08003798 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003798:	b580      	push	{r7, lr}
 800379a:	b08a      	sub	sp, #40	; 0x28
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
 80037a4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80037a6:	f107 0314 	add.w	r3, r7, #20
 80037aa:	2214      	movs	r2, #20
 80037ac:	2100      	movs	r1, #0
 80037ae:	4618      	mov	r0, r3
 80037b0:	f001 fedc 	bl	800556c <memset>
  TaskInfo.TaskID     = TaskID;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80037c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80037c8:	f107 0314 	add.w	r3, r7, #20
 80037cc:	4618      	mov	r0, r3
 80037ce:	f001 fa85 	bl	8004cdc <SEGGER_SYSVIEW_SendTaskInfo>
}
 80037d2:	bf00      	nop
 80037d4:	3728      	adds	r7, #40	; 0x28
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80037e2:	4b26      	ldr	r3, [pc, #152]	; (800387c <_DoInit+0xa0>)
 80037e4:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80037e6:	22a8      	movs	r2, #168	; 0xa8
 80037e8:	2100      	movs	r1, #0
 80037ea:	6838      	ldr	r0, [r7, #0]
 80037ec:	f001 febe 	bl	800556c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	2203      	movs	r2, #3
 80037f4:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2203      	movs	r2, #3
 80037fa:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	4a20      	ldr	r2, [pc, #128]	; (8003880 <_DoInit+0xa4>)
 8003800:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	4a1f      	ldr	r2, [pc, #124]	; (8003884 <_DoInit+0xa8>)
 8003806:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800380e:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	2200      	movs	r2, #0
 8003814:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	2200      	movs	r2, #0
 800381a:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2200      	movs	r2, #0
 8003820:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	4a16      	ldr	r2, [pc, #88]	; (8003880 <_DoInit+0xa4>)
 8003826:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	4a17      	ldr	r2, [pc, #92]	; (8003888 <_DoInit+0xac>)
 800382c:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2210      	movs	r2, #16
 8003832:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	2200      	movs	r2, #0
 8003838:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	2200      	movs	r2, #0
 800383e:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	2200      	movs	r2, #0
 8003844:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8003846:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800384a:	2300      	movs	r3, #0
 800384c:	607b      	str	r3, [r7, #4]
 800384e:	e00c      	b.n	800386a <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f1c3 030f 	rsb	r3, r3, #15
 8003856:	4a0d      	ldr	r2, [pc, #52]	; (800388c <_DoInit+0xb0>)
 8003858:	5cd1      	ldrb	r1, [r2, r3]
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4413      	add	r3, r2
 8003860:	460a      	mov	r2, r1
 8003862:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	3301      	adds	r3, #1
 8003868:	607b      	str	r3, [r7, #4]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2b0f      	cmp	r3, #15
 800386e:	d9ef      	bls.n	8003850 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8003870:	f3bf 8f5f 	dmb	sy
}
 8003874:	bf00      	nop
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20012eb4 	.word	0x20012eb4
 8003880:	08005f6c 	.word	0x08005f6c
 8003884:	20012f5c 	.word	0x20012f5c
 8003888:	2001335c 	.word	0x2001335c
 800388c:	08005fa8 	.word	0x08005fa8

08003890 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003890:	b580      	push	{r7, lr}
 8003892:	b08c      	sub	sp, #48	; 0x30
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800389c:	4b3e      	ldr	r3, [pc, #248]	; (8003998 <SEGGER_RTT_ReadNoLock+0x108>)
 800389e:	623b      	str	r3, [r7, #32]
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <SEGGER_RTT_ReadNoLock+0x1e>
 80038aa:	f7ff ff97 	bl	80037dc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	4613      	mov	r3, r2
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	4413      	add	r3, r2
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	3360      	adds	r3, #96	; 0x60
 80038ba:	4a37      	ldr	r2, [pc, #220]	; (8003998 <SEGGER_RTT_ReadNoLock+0x108>)
 80038bc:	4413      	add	r3, r2
 80038be:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80038d0:	2300      	movs	r3, #0
 80038d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80038d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d92b      	bls.n	8003934 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	689a      	ldr	r2, [r3, #8]
 80038e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4293      	cmp	r3, r2
 80038ec:	bf28      	it	cs
 80038ee:	4613      	movcs	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f8:	4413      	add	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	6939      	ldr	r1, [r7, #16]
 8003900:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003902:	f001 fe25 	bl	8005550 <memcpy>
    NumBytesRead += NumBytesRem;
 8003906:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	4413      	add	r3, r2
 800390c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800390e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	4413      	add	r3, r2
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800391e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	4413      	add	r3, r2
 8003924:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800392c:	429a      	cmp	r2, r3
 800392e:	d101      	bne.n	8003934 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003930:	2300      	movs	r3, #0
 8003932:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4293      	cmp	r3, r2
 8003942:	bf28      	it	cs
 8003944:	4613      	movcs	r3, r2
 8003946:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d019      	beq.n	8003982 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003954:	4413      	add	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	6939      	ldr	r1, [r7, #16]
 800395c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800395e:	f001 fdf7 	bl	8005550 <memcpy>
    NumBytesRead += NumBytesRem;
 8003962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	4413      	add	r3, r2
 8003968:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800396a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	4413      	add	r3, r2
 8003970:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800397a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	4413      	add	r3, r2
 8003980:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8003982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800398c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800398e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003990:	4618      	mov	r0, r3
 8003992:	3730      	adds	r7, #48	; 0x30
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	20012eb4 	.word	0x20012eb4

0800399c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80039aa:	4b3d      	ldr	r3, [pc, #244]	; (8003aa0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <SEGGER_RTT_AllocUpBuffer+0x20>
 80039b8:	f7ff ff10 	bl	80037dc <_DoInit>
  SEGGER_RTT_LOCK();
 80039bc:	f3ef 8311 	mrs	r3, BASEPRI
 80039c0:	f04f 0120 	mov.w	r1, #32
 80039c4:	f381 8811 	msr	BASEPRI, r1
 80039c8:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80039ca:	4b35      	ldr	r3, [pc, #212]	; (8003aa0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80039cc:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80039ce:	2300      	movs	r3, #0
 80039d0:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80039d2:	6939      	ldr	r1, [r7, #16]
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	4613      	mov	r3, r2
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	4413      	add	r3, r2
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	440b      	add	r3, r1
 80039e2:	3304      	adds	r3, #4
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d008      	beq.n	80039fc <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	3301      	adds	r3, #1
 80039ee:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	69fa      	ldr	r2, [r7, #28]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	dbeb      	blt.n	80039d2 <SEGGER_RTT_AllocUpBuffer+0x36>
 80039fa:	e000      	b.n	80039fe <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80039fc:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	69fa      	ldr	r2, [r7, #28]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	da3f      	bge.n	8003a88 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8003a08:	6939      	ldr	r1, [r7, #16]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	4613      	mov	r3, r2
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	4413      	add	r3, r2
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	440b      	add	r3, r1
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8003a1c:	6939      	ldr	r1, [r7, #16]
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	4613      	mov	r3, r2
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	4413      	add	r3, r2
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	440b      	add	r3, r1
 8003a2c:	3304      	adds	r3, #4
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8003a32:	6939      	ldr	r1, [r7, #16]
 8003a34:	69fa      	ldr	r2, [r7, #28]
 8003a36:	4613      	mov	r3, r2
 8003a38:	005b      	lsls	r3, r3, #1
 8003a3a:	4413      	add	r3, r2
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	440b      	add	r3, r1
 8003a40:	3320      	adds	r3, #32
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8003a46:	6939      	ldr	r1, [r7, #16]
 8003a48:	69fa      	ldr	r2, [r7, #28]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	4413      	add	r3, r2
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	440b      	add	r3, r1
 8003a54:	3328      	adds	r3, #40	; 0x28
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8003a5a:	6939      	ldr	r1, [r7, #16]
 8003a5c:	69fa      	ldr	r2, [r7, #28]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	4413      	add	r3, r2
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	440b      	add	r3, r1
 8003a68:	3324      	adds	r3, #36	; 0x24
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8003a6e:	6939      	ldr	r1, [r7, #16]
 8003a70:	69fa      	ldr	r2, [r7, #28]
 8003a72:	4613      	mov	r3, r2
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	4413      	add	r3, r2
 8003a78:	00db      	lsls	r3, r3, #3
 8003a7a:	440b      	add	r3, r1
 8003a7c:	332c      	adds	r3, #44	; 0x2c
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003a82:	f3bf 8f5f 	dmb	sy
 8003a86:	e002      	b.n	8003a8e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8003a88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a8c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8003a94:	69fb      	ldr	r3, [r7, #28]
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3720      	adds	r7, #32
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	20012eb4 	.word	0x20012eb4

08003aa4 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	; 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
 8003ab0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8003ab2:	4b21      	ldr	r3, [pc, #132]	; (8003b38 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8003ab4:	623b      	str	r3, [r7, #32]
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8003ac0:	f7ff fe8c 	bl	80037dc <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003ac4:	4b1c      	ldr	r3, [pc, #112]	; (8003b38 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8003ac6:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d82c      	bhi.n	8003b28 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8003ace:	f3ef 8311 	mrs	r3, BASEPRI
 8003ad2:	f04f 0120 	mov.w	r1, #32
 8003ad6:	f381 8811 	msr	BASEPRI, r1
 8003ada:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	4413      	add	r3, r2
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	3360      	adds	r3, #96	; 0x60
 8003ae8:	69fa      	ldr	r2, [r7, #28]
 8003aea:	4413      	add	r3, r2
 8003aec:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00e      	beq.n	8003b12 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b16:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003b18:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8003b22:	2300      	movs	r3, #0
 8003b24:	627b      	str	r3, [r7, #36]	; 0x24
 8003b26:	e002      	b.n	8003b2e <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8003b28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3728      	adds	r7, #40	; 0x28
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	20012eb4 	.word	0x20012eb4

08003b3c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8003b3c:	b480      	push	{r7}
 8003b3e:	b087      	sub	sp, #28
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	1c5a      	adds	r2, r3, #1
 8003b50:	60fa      	str	r2, [r7, #12]
 8003b52:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b80      	cmp	r3, #128	; 0x80
 8003b58:	d90a      	bls.n	8003b70 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8003b5a:	2380      	movs	r3, #128	; 0x80
 8003b5c:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8003b5e:	e007      	b.n	8003b70 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	1c53      	adds	r3, r2, #1
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	1c59      	adds	r1, r3, #1
 8003b6a:	60f9      	str	r1, [r7, #12]
 8003b6c:	7812      	ldrb	r2, [r2, #0]
 8003b6e:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	1e5a      	subs	r2, r3, #1
 8003b74:	607a      	str	r2, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <_EncodeStr+0x46>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1ee      	bne.n	8003b60 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	b2da      	uxtb	r2, r3
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	371c      	adds	r7, #28
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3307      	adds	r3, #7
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003bba:	4b35      	ldr	r3, [pc, #212]	; (8003c90 <_HandleIncomingPacket+0xdc>)
 8003bbc:	7e1b      	ldrb	r3, [r3, #24]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	1cfb      	adds	r3, r7, #3
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	f7ff fe63 	bl	8003890 <SEGGER_RTT_ReadNoLock>
 8003bca:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d052      	beq.n	8003c78 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 8003bd2:	78fb      	ldrb	r3, [r7, #3]
 8003bd4:	2b80      	cmp	r3, #128	; 0x80
 8003bd6:	d031      	beq.n	8003c3c <_HandleIncomingPacket+0x88>
 8003bd8:	2b80      	cmp	r3, #128	; 0x80
 8003bda:	dc40      	bgt.n	8003c5e <_HandleIncomingPacket+0xaa>
 8003bdc:	2b07      	cmp	r3, #7
 8003bde:	dc15      	bgt.n	8003c0c <_HandleIncomingPacket+0x58>
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	dd3c      	ble.n	8003c5e <_HandleIncomingPacket+0xaa>
 8003be4:	3b01      	subs	r3, #1
 8003be6:	2b06      	cmp	r3, #6
 8003be8:	d839      	bhi.n	8003c5e <_HandleIncomingPacket+0xaa>
 8003bea:	a201      	add	r2, pc, #4	; (adr r2, 8003bf0 <_HandleIncomingPacket+0x3c>)
 8003bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf0:	08003c13 	.word	0x08003c13
 8003bf4:	08003c19 	.word	0x08003c19
 8003bf8:	08003c1f 	.word	0x08003c1f
 8003bfc:	08003c25 	.word	0x08003c25
 8003c00:	08003c2b 	.word	0x08003c2b
 8003c04:	08003c31 	.word	0x08003c31
 8003c08:	08003c37 	.word	0x08003c37
 8003c0c:	2b7f      	cmp	r3, #127	; 0x7f
 8003c0e:	d035      	beq.n	8003c7c <_HandleIncomingPacket+0xc8>
 8003c10:	e025      	b.n	8003c5e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8003c12:	f000 fee9 	bl	80049e8 <SEGGER_SYSVIEW_Start>
      break;
 8003c16:	e036      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8003c18:	f000 ffa0 	bl	8004b5c <SEGGER_SYSVIEW_Stop>
      break;
 8003c1c:	e033      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8003c1e:	f001 f979 	bl	8004f14 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8003c22:	e030      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8003c24:	f001 f93e 	bl	8004ea4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8003c28:	e02d      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8003c2a:	f000 ffbd 	bl	8004ba8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8003c2e:	e02a      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8003c30:	f001 fba6 	bl	8005380 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8003c34:	e027      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8003c36:	f001 fb85 	bl	8005344 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8003c3a:	e024      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003c3c:	4b14      	ldr	r3, [pc, #80]	; (8003c90 <_HandleIncomingPacket+0xdc>)
 8003c3e:	7e1b      	ldrb	r3, [r3, #24]
 8003c40:	4618      	mov	r0, r3
 8003c42:	1cfb      	adds	r3, r7, #3
 8003c44:	2201      	movs	r2, #1
 8003c46:	4619      	mov	r1, r3
 8003c48:	f7ff fe22 	bl	8003890 <SEGGER_RTT_ReadNoLock>
 8003c4c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d015      	beq.n	8003c80 <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8003c54:	78fb      	ldrb	r3, [r7, #3]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f001 faea 	bl	8005230 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8003c5c:	e010      	b.n	8003c80 <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8003c5e:	78fb      	ldrb	r3, [r7, #3]
 8003c60:	b25b      	sxtb	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	da0e      	bge.n	8003c84 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003c66:	4b0a      	ldr	r3, [pc, #40]	; (8003c90 <_HandleIncomingPacket+0xdc>)
 8003c68:	7e1b      	ldrb	r3, [r3, #24]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	1cfb      	adds	r3, r7, #3
 8003c6e:	2201      	movs	r2, #1
 8003c70:	4619      	mov	r1, r3
 8003c72:	f7ff fe0d 	bl	8003890 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8003c76:	e005      	b.n	8003c84 <_HandleIncomingPacket+0xd0>
    }
  }
 8003c78:	bf00      	nop
 8003c7a:	e004      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
      break;
 8003c7c:	bf00      	nop
 8003c7e:	e002      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
      break;
 8003c80:	bf00      	nop
 8003c82:	e000      	b.n	8003c86 <_HandleIncomingPacket+0xd2>
      break;
 8003c84:	bf00      	nop
}
 8003c86:	bf00      	nop
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20014374 	.word	0x20014374

08003c94 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b08c      	sub	sp, #48	; 0x30
 8003c98:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8003c9e:	1d3b      	adds	r3, r7, #4
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ca8:	4b31      	ldr	r3, [pc, #196]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cae:	e00b      	b.n	8003cc8 <_TrySendOverflowPacket+0x34>
 8003cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb6:	1c59      	adds	r1, r3, #1
 8003cb8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003cba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	701a      	strb	r2, [r3, #0]
 8003cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc4:	09db      	lsrs	r3, r3, #7
 8003cc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cca:	2b7f      	cmp	r3, #127	; 0x7f
 8003ccc:	d8f0      	bhi.n	8003cb0 <_TrySendOverflowPacket+0x1c>
 8003cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003cd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]
 8003cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cdc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003cde:	4b25      	ldr	r3, [pc, #148]	; (8003d74 <_TrySendOverflowPacket+0xe0>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003ce4:	4b22      	ldr	r3, [pc, #136]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	627b      	str	r3, [r7, #36]	; 0x24
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	623b      	str	r3, [r7, #32]
 8003cf6:	e00b      	b.n	8003d10 <_TrySendOverflowPacket+0x7c>
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	b2da      	uxtb	r2, r3
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfe:	1c59      	adds	r1, r3, #1
 8003d00:	6279      	str	r1, [r7, #36]	; 0x24
 8003d02:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	701a      	strb	r2, [r3, #0]
 8003d0a:	6a3b      	ldr	r3, [r7, #32]
 8003d0c:	09db      	lsrs	r3, r3, #7
 8003d0e:	623b      	str	r3, [r7, #32]
 8003d10:	6a3b      	ldr	r3, [r7, #32]
 8003d12:	2b7f      	cmp	r3, #127	; 0x7f
 8003d14:	d8f0      	bhi.n	8003cf8 <_TrySendOverflowPacket+0x64>
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	1c5a      	adds	r2, r3, #1
 8003d1a:	627a      	str	r2, [r7, #36]	; 0x24
 8003d1c:	6a3a      	ldr	r2, [r7, #32]
 8003d1e:	b2d2      	uxtb	r2, r2
 8003d20:	701a      	strb	r2, [r3, #0]
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8003d26:	4b12      	ldr	r3, [pc, #72]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003d28:	785b      	ldrb	r3, [r3, #1]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	1d3b      	adds	r3, r7, #4
 8003d2e:	69fa      	ldr	r2, [r7, #28]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	461a      	mov	r2, r3
 8003d34:	1d3b      	adds	r3, r7, #4
 8003d36:	4619      	mov	r1, r3
 8003d38:	f7fc fa6a 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d009      	beq.n	8003d5a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003d46:	4a0a      	ldr	r2, [pc, #40]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8003d4c:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003d56:	701a      	strb	r2, [r3, #0]
 8003d58:	e004      	b.n	8003d64 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8003d5a:	4b05      	ldr	r3, [pc, #20]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	4a03      	ldr	r2, [pc, #12]	; (8003d70 <_TrySendOverflowPacket+0xdc>)
 8003d62:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8003d64:	693b      	ldr	r3, [r7, #16]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3730      	adds	r7, #48	; 0x30
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	20014374 	.word	0x20014374
 8003d74:	e0001004 	.word	0xe0001004

08003d78 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	; 0x28
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003d84:	4b98      	ldr	r3, [pc, #608]	; (8003fe8 <_SendPacket+0x270>)
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d010      	beq.n	8003dae <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003d8c:	4b96      	ldr	r3, [pc, #600]	; (8003fe8 <_SendPacket+0x270>)
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 812d 	beq.w	8003ff0 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8003d96:	4b94      	ldr	r3, [pc, #592]	; (8003fe8 <_SendPacket+0x270>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d109      	bne.n	8003db2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8003d9e:	f7ff ff79 	bl	8003c94 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8003da2:	4b91      	ldr	r3, [pc, #580]	; (8003fe8 <_SendPacket+0x270>)
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	f040 8124 	bne.w	8003ff4 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8003dac:	e001      	b.n	8003db2 <_SendPacket+0x3a>
    goto Send;
 8003dae:	bf00      	nop
 8003db0:	e000      	b.n	8003db4 <_SendPacket+0x3c>
Send:
 8003db2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b1f      	cmp	r3, #31
 8003db8:	d809      	bhi.n	8003dce <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8003dba:	4b8b      	ldr	r3, [pc, #556]	; (8003fe8 <_SendPacket+0x270>)
 8003dbc:	69da      	ldr	r2, [r3, #28]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f040 8115 	bne.w	8003ff8 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b17      	cmp	r3, #23
 8003dd2:	d807      	bhi.n	8003de4 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	701a      	strb	r2, [r3, #0]
 8003de2:	e0c4      	b.n	8003f6e <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8003de4:	68ba      	ldr	r2, [r7, #8]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	2b7f      	cmp	r3, #127	; 0x7f
 8003df0:	d912      	bls.n	8003e18 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	09da      	lsrs	r2, r3, #7
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	b2d2      	uxtb	r2, r2
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	3a01      	subs	r2, #1
 8003e0a:	60fa      	str	r2, [r7, #12]
 8003e0c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e10:	b2da      	uxtb	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	701a      	strb	r2, [r3, #0]
 8003e16:	e006      	b.n	8003e26 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b7e      	cmp	r3, #126	; 0x7e
 8003e2a:	d807      	bhi.n	8003e3c <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	701a      	strb	r2, [r3, #0]
 8003e3a:	e098      	b.n	8003f6e <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e42:	d212      	bcs.n	8003e6a <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	09da      	lsrs	r2, r3, #7
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	3a01      	subs	r2, #1
 8003e5c:	60fa      	str	r2, [r7, #12]
 8003e5e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	701a      	strb	r2, [r3, #0]
 8003e68:	e081      	b.n	8003f6e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e70:	d21d      	bcs.n	8003eae <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	0b9a      	lsrs	r2, r3, #14
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	60fb      	str	r3, [r7, #12]
 8003e7c:	b2d2      	uxtb	r2, r2
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	09db      	lsrs	r3, r3, #7
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	3a01      	subs	r2, #1
 8003e8c:	60fa      	str	r2, [r7, #12]
 8003e8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	3a01      	subs	r2, #1
 8003ea0:	60fa      	str	r2, [r7, #12]
 8003ea2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	701a      	strb	r2, [r3, #0]
 8003eac:	e05f      	b.n	8003f6e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003eb4:	d228      	bcs.n	8003f08 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	0d5a      	lsrs	r2, r3, #21
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	b2d2      	uxtb	r2, r2
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	0b9b      	lsrs	r3, r3, #14
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	3a01      	subs	r2, #1
 8003ed0:	60fa      	str	r2, [r7, #12]
 8003ed2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	09db      	lsrs	r3, r3, #7
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	3a01      	subs	r2, #1
 8003ee6:	60fa      	str	r2, [r7, #12]
 8003ee8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	3a01      	subs	r2, #1
 8003efa:	60fa      	str	r2, [r7, #12]
 8003efc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	701a      	strb	r2, [r3, #0]
 8003f06:	e032      	b.n	8003f6e <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	0f1a      	lsrs	r2, r3, #28
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	60fb      	str	r3, [r7, #12]
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	0d5b      	lsrs	r3, r3, #21
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	3a01      	subs	r2, #1
 8003f22:	60fa      	str	r2, [r7, #12]
 8003f24:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	0b9b      	lsrs	r3, r3, #14
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	3a01      	subs	r2, #1
 8003f38:	60fa      	str	r2, [r7, #12]
 8003f3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	09db      	lsrs	r3, r3, #7
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	3a01      	subs	r2, #1
 8003f4e:	60fa      	str	r2, [r7, #12]
 8003f50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	3a01      	subs	r2, #1
 8003f62:	60fa      	str	r2, [r7, #12]
 8003f64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003f6e:	4b1f      	ldr	r3, [pc, #124]	; (8003fec <_SendPacket+0x274>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003f74:	4b1c      	ldr	r3, [pc, #112]	; (8003fe8 <_SendPacket+0x270>)
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	627b      	str	r3, [r7, #36]	; 0x24
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	623b      	str	r3, [r7, #32]
 8003f86:	e00b      	b.n	8003fa0 <_SendPacket+0x228>
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	b2da      	uxtb	r2, r3
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	1c59      	adds	r1, r3, #1
 8003f90:	6279      	str	r1, [r7, #36]	; 0x24
 8003f92:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003f96:	b2d2      	uxtb	r2, r2
 8003f98:	701a      	strb	r2, [r3, #0]
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	09db      	lsrs	r3, r3, #7
 8003f9e:	623b      	str	r3, [r7, #32]
 8003fa0:	6a3b      	ldr	r3, [r7, #32]
 8003fa2:	2b7f      	cmp	r3, #127	; 0x7f
 8003fa4:	d8f0      	bhi.n	8003f88 <_SendPacket+0x210>
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	1c5a      	adds	r2, r3, #1
 8003faa:	627a      	str	r2, [r7, #36]	; 0x24
 8003fac:	6a3a      	ldr	r2, [r7, #32]
 8003fae:	b2d2      	uxtb	r2, r2
 8003fb0:	701a      	strb	r2, [r3, #0]
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb4:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8003fb6:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <_SendPacket+0x270>)
 8003fb8:	785b      	ldrb	r3, [r3, #1]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68f9      	ldr	r1, [r7, #12]
 8003fc6:	f7fc f923 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003fca:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003fd2:	4a05      	ldr	r2, [pc, #20]	; (8003fe8 <_SendPacket+0x270>)
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	60d3      	str	r3, [r2, #12]
 8003fd8:	e00f      	b.n	8003ffa <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8003fda:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <_SendPacket+0x270>)
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	4b01      	ldr	r3, [pc, #4]	; (8003fe8 <_SendPacket+0x270>)
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	e008      	b.n	8003ffa <_SendPacket+0x282>
 8003fe8:	20014374 	.word	0x20014374
 8003fec:	e0001004 	.word	0xe0001004
    goto SendDone;
 8003ff0:	bf00      	nop
 8003ff2:	e002      	b.n	8003ffa <_SendPacket+0x282>
      goto SendDone;
 8003ff4:	bf00      	nop
 8003ff6:	e000      	b.n	8003ffa <_SendPacket+0x282>
      goto SendDone;
 8003ff8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003ffa:	4b14      	ldr	r3, [pc, #80]	; (800404c <_SendPacket+0x2d4>)
 8003ffc:	7e1b      	ldrb	r3, [r3, #24]
 8003ffe:	4619      	mov	r1, r3
 8004000:	4a13      	ldr	r2, [pc, #76]	; (8004050 <_SendPacket+0x2d8>)
 8004002:	460b      	mov	r3, r1
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	440b      	add	r3, r1
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	4413      	add	r3, r2
 800400c:	336c      	adds	r3, #108	; 0x6c
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	4b0e      	ldr	r3, [pc, #56]	; (800404c <_SendPacket+0x2d4>)
 8004012:	7e1b      	ldrb	r3, [r3, #24]
 8004014:	4618      	mov	r0, r3
 8004016:	490e      	ldr	r1, [pc, #56]	; (8004050 <_SendPacket+0x2d8>)
 8004018:	4603      	mov	r3, r0
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	4403      	add	r3, r0
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	440b      	add	r3, r1
 8004022:	3370      	adds	r3, #112	; 0x70
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	429a      	cmp	r2, r3
 8004028:	d00b      	beq.n	8004042 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800402a:	4b08      	ldr	r3, [pc, #32]	; (800404c <_SendPacket+0x2d4>)
 800402c:	789b      	ldrb	r3, [r3, #2]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d107      	bne.n	8004042 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004032:	4b06      	ldr	r3, [pc, #24]	; (800404c <_SendPacket+0x2d4>)
 8004034:	2201      	movs	r2, #1
 8004036:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004038:	f7ff fdbc 	bl	8003bb4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800403c:	4b03      	ldr	r3, [pc, #12]	; (800404c <_SendPacket+0x2d4>)
 800403e:	2200      	movs	r2, #0
 8004040:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004042:	bf00      	nop
 8004044:	3728      	adds	r7, #40	; 0x28
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20014374 	.word	0x20014374
 8004050:	20012eb4 	.word	0x20012eb4

08004054 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8004054:	b580      	push	{r7, lr}
 8004056:	b08a      	sub	sp, #40	; 0x28
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	3301      	adds	r3, #1
 800406a:	2b80      	cmp	r3, #128	; 0x80
 800406c:	d80a      	bhi.n	8004084 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	1c59      	adds	r1, r3, #1
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6051      	str	r1, [r2, #4]
 8004078:	78fa      	ldrb	r2, [r7, #3]
 800407a:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	691b      	ldr	r3, [r3, #16]
 8004088:	2b80      	cmp	r3, #128	; 0x80
 800408a:	d15a      	bne.n	8004142 <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	627b      	str	r3, [r7, #36]	; 0x24
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	623b      	str	r3, [r7, #32]
 80040ac:	e00b      	b.n	80040c6 <_StoreChar+0x72>
 80040ae:	6a3b      	ldr	r3, [r7, #32]
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b4:	1c59      	adds	r1, r3, #1
 80040b6:	6279      	str	r1, [r7, #36]	; 0x24
 80040b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80040bc:	b2d2      	uxtb	r2, r2
 80040be:	701a      	strb	r2, [r3, #0]
 80040c0:	6a3b      	ldr	r3, [r7, #32]
 80040c2:	09db      	lsrs	r3, r3, #7
 80040c4:	623b      	str	r3, [r7, #32]
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	2b7f      	cmp	r3, #127	; 0x7f
 80040ca:	d8f0      	bhi.n	80040ae <_StoreChar+0x5a>
 80040cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ce:	1c5a      	adds	r2, r3, #1
 80040d0:	627a      	str	r2, [r7, #36]	; 0x24
 80040d2:	6a3a      	ldr	r2, [r7, #32]
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	701a      	strb	r2, [r3, #0]
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	61fb      	str	r3, [r7, #28]
 80040e0:	2300      	movs	r3, #0
 80040e2:	61bb      	str	r3, [r7, #24]
 80040e4:	e00b      	b.n	80040fe <_StoreChar+0xaa>
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	b2da      	uxtb	r2, r3
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	1c59      	adds	r1, r3, #1
 80040ee:	61f9      	str	r1, [r7, #28]
 80040f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80040f4:	b2d2      	uxtb	r2, r2
 80040f6:	701a      	strb	r2, [r3, #0]
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	09db      	lsrs	r3, r3, #7
 80040fc:	61bb      	str	r3, [r7, #24]
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	2b7f      	cmp	r3, #127	; 0x7f
 8004102:	d8f0      	bhi.n	80040e6 <_StoreChar+0x92>
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	61fa      	str	r2, [r7, #28]
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	b2d2      	uxtb	r2, r2
 800410e:	701a      	strb	r2, [r3, #0]
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	221a      	movs	r2, #26
 800411a:	6939      	ldr	r1, [r7, #16]
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff fe2b 	bl	8003d78 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f7ff fd38 	bl	8003b9c <_PreparePacket>
 800412c:	4602      	mov	r2, r0
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	611a      	str	r2, [r3, #16]
  }
}
 8004142:	bf00      	nop
 8004144:	3728      	adds	r7, #40	; 0x28
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
	...

0800414c <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800414c:	b580      	push	{r7, lr}
 800414e:	b08a      	sub	sp, #40	; 0x28
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800415e:	2301      	movs	r3, #1
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8004162:	2301      	movs	r3, #1
 8004164:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004166:	e007      	b.n	8004178 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8004168:	6a3a      	ldr	r2, [r7, #32]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004170:	623b      	str	r3, [r7, #32]
    Width++;
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	3301      	adds	r3, #1
 8004176:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004178:	6a3a      	ldr	r2, [r7, #32]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	429a      	cmp	r2, r3
 800417e:	d2f3      	bcs.n	8004168 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	429a      	cmp	r2, r3
 8004186:	d901      	bls.n	800418c <_PrintUnsigned+0x40>
    Width = NumDigits;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 800418c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d11f      	bne.n	80041d6 <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8004196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004198:	2b00      	cmp	r3, #0
 800419a:	d01c      	beq.n	80041d6 <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800419c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d005      	beq.n	80041b2 <_PrintUnsigned+0x66>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d102      	bne.n	80041b2 <_PrintUnsigned+0x66>
        c = '0';
 80041ac:	2330      	movs	r3, #48	; 0x30
 80041ae:	76fb      	strb	r3, [r7, #27]
 80041b0:	e001      	b.n	80041b6 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80041b2:	2320      	movs	r3, #32
 80041b4:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80041b6:	e007      	b.n	80041c8 <_PrintUnsigned+0x7c>
        FieldWidth--;
 80041b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ba:	3b01      	subs	r3, #1
 80041bc:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 80041be:	7efb      	ldrb	r3, [r7, #27]
 80041c0:	4619      	mov	r1, r3
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f7ff ff46 	bl	8004054 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80041c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d003      	beq.n	80041d6 <_PrintUnsigned+0x8a>
 80041ce:	69fa      	ldr	r2, [r7, #28]
 80041d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d3f0      	bcc.n	80041b8 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d903      	bls.n	80041e4 <_PrintUnsigned+0x98>
      NumDigits--;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	3b01      	subs	r3, #1
 80041e0:	603b      	str	r3, [r7, #0]
 80041e2:	e009      	b.n	80041f8 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 80041e4:	68ba      	ldr	r2, [r7, #8]
 80041e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ec:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d200      	bcs.n	80041f8 <_PrintUnsigned+0xac>
        break;
 80041f6:	e005      	b.n	8004204 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	fb02 f303 	mul.w	r3, r2, r3
 8004200:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004202:	e7e8      	b.n	80041d6 <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	fbb2 f3f3 	udiv	r3, r2, r3
 800420c:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004212:	fb02 f303 	mul.w	r3, r2, r3
 8004216:	68ba      	ldr	r2, [r7, #8]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800421c:	4a15      	ldr	r2, [pc, #84]	; (8004274 <_PrintUnsigned+0x128>)
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	4413      	add	r3, r2
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	4619      	mov	r1, r3
 8004226:	68f8      	ldr	r0, [r7, #12]
 8004228:	f7ff ff14 	bl	8004054 <_StoreChar>
    Digit /= Base;
 800422c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	fbb2 f3f3 	udiv	r3, r2, r3
 8004234:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8004236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e3      	bne.n	8004204 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800423c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800423e:	f003 0301 	and.w	r3, r3, #1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d011      	beq.n	800426a <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8004246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00e      	beq.n	800426a <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800424c:	e006      	b.n	800425c <_PrintUnsigned+0x110>
        FieldWidth--;
 800424e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004250:	3b01      	subs	r3, #1
 8004252:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8004254:	2120      	movs	r1, #32
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	f7ff fefc 	bl	8004054 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800425c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <_PrintUnsigned+0x11e>
 8004262:	69fa      	ldr	r2, [r7, #28]
 8004264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004266:	429a      	cmp	r2, r3
 8004268:	d3f1      	bcc.n	800424e <_PrintUnsigned+0x102>
      }
    }
  }
}
 800426a:	bf00      	nop
 800426c:	3728      	adds	r7, #40	; 0x28
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	08005fc8 	.word	0x08005fc8

08004278 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004278:	b580      	push	{r7, lr}
 800427a:	b088      	sub	sp, #32
 800427c:	af02      	add	r7, sp, #8
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
 8004284:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	2b00      	cmp	r3, #0
 800428a:	bfb8      	it	lt
 800428c:	425b      	neglt	r3, r3
 800428e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8004290:	2301      	movs	r3, #1
 8004292:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004294:	e007      	b.n	80042a6 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	fb92 f3f3 	sdiv	r3, r2, r3
 800429e:	613b      	str	r3, [r7, #16]
    Width++;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	3301      	adds	r3, #1
 80042a4:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	daf3      	bge.n	8004296 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d901      	bls.n	80042ba <_PrintInt+0x42>
    Width = NumDigits;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80042ba:	6a3b      	ldr	r3, [r7, #32]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00a      	beq.n	80042d6 <_PrintInt+0x5e>
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	db04      	blt.n	80042d0 <_PrintInt+0x58>
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	f003 0304 	and.w	r3, r3, #4
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <_PrintInt+0x5e>
    FieldWidth--;
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	3b01      	subs	r3, #1
 80042d4:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <_PrintInt+0x6e>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d016      	beq.n	8004314 <_PrintInt+0x9c>
 80042e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d111      	bne.n	8004314 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80042f0:	6a3b      	ldr	r3, [r7, #32]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00e      	beq.n	8004314 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80042f6:	e006      	b.n	8004306 <_PrintInt+0x8e>
        FieldWidth--;
 80042f8:	6a3b      	ldr	r3, [r7, #32]
 80042fa:	3b01      	subs	r3, #1
 80042fc:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80042fe:	2120      	movs	r1, #32
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f7ff fea7 	bl	8004054 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d003      	beq.n	8004314 <_PrintInt+0x9c>
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	429a      	cmp	r2, r3
 8004312:	d3f1      	bcc.n	80042f8 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	da07      	bge.n	800432a <_PrintInt+0xb2>
    v = -v;
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	425b      	negs	r3, r3
 800431e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8004320:	212d      	movs	r1, #45	; 0x2d
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f7ff fe96 	bl	8004054 <_StoreChar>
 8004328:	e008      	b.n	800433c <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800432a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d003      	beq.n	800433c <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8004334:	212b      	movs	r1, #43	; 0x2b
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f7ff fe8c 	bl	8004054 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800433c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d019      	beq.n	800437a <_PrintInt+0x102>
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d114      	bne.n	800437a <_PrintInt+0x102>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d111      	bne.n	800437a <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00e      	beq.n	800437a <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800435c:	e006      	b.n	800436c <_PrintInt+0xf4>
        FieldWidth--;
 800435e:	6a3b      	ldr	r3, [r7, #32]
 8004360:	3b01      	subs	r3, #1
 8004362:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8004364:	2130      	movs	r1, #48	; 0x30
 8004366:	68f8      	ldr	r0, [r7, #12]
 8004368:	f7ff fe74 	bl	8004054 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800436c:	6a3b      	ldr	r3, [r7, #32]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <_PrintInt+0x102>
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	429a      	cmp	r2, r3
 8004378:	d3f1      	bcc.n	800435e <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800437a:	68b9      	ldr	r1, [r7, #8]
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	9301      	str	r3, [sp, #4]
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f7ff fedf 	bl	800414c <_PrintUnsigned>
}
 800438e:	bf00      	nop
 8004390:	3718      	adds	r7, #24
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8004398:	b580      	push	{r7, lr}
 800439a:	b098      	sub	sp, #96	; 0x60
 800439c:	af02      	add	r7, sp, #8
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80043a4:	f3ef 8311 	mrs	r3, BASEPRI
 80043a8:	f04f 0120 	mov.w	r1, #32
 80043ac:	f381 8811 	msr	BASEPRI, r1
 80043b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043b2:	48b7      	ldr	r0, [pc, #732]	; (8004690 <_VPrintTarget+0x2f8>)
 80043b4:	f7ff fbf2 	bl	8003b9c <_PreparePacket>
 80043b8:	62b8      	str	r0, [r7, #40]	; 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80043ba:	4bb5      	ldr	r3, [pc, #724]	; (8004690 <_VPrintTarget+0x2f8>)
 80043bc:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 80043be:	2300      	movs	r3, #0
 80043c0:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 80043c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c4:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	3301      	adds	r3, #1
 80043ca:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	3301      	adds	r3, #1
 80043dc:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80043de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 81a8 	beq.w	8004738 <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 80043e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80043ec:	2b25      	cmp	r3, #37	; 0x25
 80043ee:	f040 8195 	bne.w	800471c <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80043f2:	2300      	movs	r3, #0
 80043f4:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 80043f6:	2301      	movs	r3, #1
 80043f8:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8004402:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004406:	3b23      	subs	r3, #35	; 0x23
 8004408:	2b0d      	cmp	r3, #13
 800440a:	d83f      	bhi.n	800448c <_VPrintTarget+0xf4>
 800440c:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <_VPrintTarget+0x7c>)
 800440e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004412:	bf00      	nop
 8004414:	0800447d 	.word	0x0800447d
 8004418:	0800448d 	.word	0x0800448d
 800441c:	0800448d 	.word	0x0800448d
 8004420:	0800448d 	.word	0x0800448d
 8004424:	0800448d 	.word	0x0800448d
 8004428:	0800448d 	.word	0x0800448d
 800442c:	0800448d 	.word	0x0800448d
 8004430:	0800448d 	.word	0x0800448d
 8004434:	0800446d 	.word	0x0800446d
 8004438:	0800448d 	.word	0x0800448d
 800443c:	0800444d 	.word	0x0800444d
 8004440:	0800448d 	.word	0x0800448d
 8004444:	0800448d 	.word	0x0800448d
 8004448:	0800445d 	.word	0x0800445d
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800444c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	64bb      	str	r3, [r7, #72]	; 0x48
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	3301      	adds	r3, #1
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	e01a      	b.n	8004492 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800445c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800445e:	f043 0302 	orr.w	r3, r3, #2
 8004462:	64bb      	str	r3, [r7, #72]	; 0x48
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	3301      	adds	r3, #1
 8004468:	60fb      	str	r3, [r7, #12]
 800446a:	e012      	b.n	8004492 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800446c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800446e:	f043 0304 	orr.w	r3, r3, #4
 8004472:	64bb      	str	r3, [r7, #72]	; 0x48
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	3301      	adds	r3, #1
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	e00a      	b.n	8004492 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800447c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800447e:	f043 0308 	orr.w	r3, r3, #8
 8004482:	64bb      	str	r3, [r7, #72]	; 0x48
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	3301      	adds	r3, #1
 8004488:	60fb      	str	r3, [r7, #12]
 800448a:	e002      	b.n	8004492 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800448c:	2300      	movs	r3, #0
 800448e:	653b      	str	r3, [r7, #80]	; 0x50
 8004490:	bf00      	nop
        }
      } while (v);
 8004492:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1b0      	bne.n	80043fa <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8004498:	2300      	movs	r3, #0
 800449a:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 80044a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044a8:	2b2f      	cmp	r3, #47	; 0x2f
 80044aa:	d912      	bls.n	80044d2 <_VPrintTarget+0x13a>
 80044ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044b0:	2b39      	cmp	r3, #57	; 0x39
 80044b2:	d80e      	bhi.n	80044d2 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3301      	adds	r3, #1
 80044b8:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 80044ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	461a      	mov	r2, r3
 80044c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044ca:	4413      	add	r3, r2
 80044cc:	3b30      	subs	r3, #48	; 0x30
 80044ce:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 80044d0:	e7e4      	b.n	800449c <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80044d2:	2300      	movs	r3, #0
 80044d4:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 80044de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044e2:	2b2e      	cmp	r3, #46	; 0x2e
 80044e4:	d11d      	bne.n	8004522 <_VPrintTarget+0x18a>
        sFormat++;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	3301      	adds	r3, #1
 80044ea:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 80044f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044f8:	2b2f      	cmp	r3, #47	; 0x2f
 80044fa:	d912      	bls.n	8004522 <_VPrintTarget+0x18a>
 80044fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004500:	2b39      	cmp	r3, #57	; 0x39
 8004502:	d80e      	bhi.n	8004522 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	3301      	adds	r3, #1
 8004508:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800450a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800450c:	4613      	mov	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4413      	add	r3, r2
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	461a      	mov	r2, r3
 8004516:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800451a:	4413      	add	r3, r2
 800451c:	3b30      	subs	r3, #48	; 0x30
 800451e:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8004520:	e7e4      	b.n	80044ec <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800452a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800452e:	2b6c      	cmp	r3, #108	; 0x6c
 8004530:	d003      	beq.n	800453a <_VPrintTarget+0x1a2>
 8004532:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004536:	2b68      	cmp	r3, #104	; 0x68
 8004538:	d107      	bne.n	800454a <_VPrintTarget+0x1b2>
          c = *sFormat;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	3301      	adds	r3, #1
 8004546:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004548:	e7ef      	b.n	800452a <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800454a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800454e:	2b25      	cmp	r3, #37	; 0x25
 8004550:	f000 80d8 	beq.w	8004704 <_VPrintTarget+0x36c>
 8004554:	2b25      	cmp	r3, #37	; 0x25
 8004556:	f2c0 80dc 	blt.w	8004712 <_VPrintTarget+0x37a>
 800455a:	2b78      	cmp	r3, #120	; 0x78
 800455c:	f300 80d9 	bgt.w	8004712 <_VPrintTarget+0x37a>
 8004560:	2b58      	cmp	r3, #88	; 0x58
 8004562:	f2c0 80d6 	blt.w	8004712 <_VPrintTarget+0x37a>
 8004566:	3b58      	subs	r3, #88	; 0x58
 8004568:	2b20      	cmp	r3, #32
 800456a:	f200 80d2 	bhi.w	8004712 <_VPrintTarget+0x37a>
 800456e:	a201      	add	r2, pc, #4	; (adr r2, 8004574 <_VPrintTarget+0x1dc>)
 8004570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004574:	0800466b 	.word	0x0800466b
 8004578:	08004713 	.word	0x08004713
 800457c:	08004713 	.word	0x08004713
 8004580:	08004713 	.word	0x08004713
 8004584:	08004713 	.word	0x08004713
 8004588:	08004713 	.word	0x08004713
 800458c:	08004713 	.word	0x08004713
 8004590:	08004713 	.word	0x08004713
 8004594:	08004713 	.word	0x08004713
 8004598:	08004713 	.word	0x08004713
 800459c:	08004713 	.word	0x08004713
 80045a0:	080045f9 	.word	0x080045f9
 80045a4:	0800461f 	.word	0x0800461f
 80045a8:	08004713 	.word	0x08004713
 80045ac:	08004713 	.word	0x08004713
 80045b0:	08004713 	.word	0x08004713
 80045b4:	08004713 	.word	0x08004713
 80045b8:	08004713 	.word	0x08004713
 80045bc:	08004713 	.word	0x08004713
 80045c0:	08004713 	.word	0x08004713
 80045c4:	08004713 	.word	0x08004713
 80045c8:	08004713 	.word	0x08004713
 80045cc:	08004713 	.word	0x08004713
 80045d0:	08004713 	.word	0x08004713
 80045d4:	080046df 	.word	0x080046df
 80045d8:	08004713 	.word	0x08004713
 80045dc:	08004713 	.word	0x08004713
 80045e0:	08004695 	.word	0x08004695
 80045e4:	08004713 	.word	0x08004713
 80045e8:	08004645 	.word	0x08004645
 80045ec:	08004713 	.word	0x08004713
 80045f0:	08004713 	.word	0x08004713
 80045f4:	0800466b 	.word	0x0800466b
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	1d19      	adds	r1, r3, #4
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6011      	str	r1, [r2, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8004606:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        _StoreChar(&BufferDesc, c0);
 800460c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004610:	f107 0310 	add.w	r3, r7, #16
 8004614:	4611      	mov	r1, r2
 8004616:	4618      	mov	r0, r3
 8004618:	f7ff fd1c 	bl	8004054 <_StoreChar>
        break;
 800461c:	e07a      	b.n	8004714 <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	1d19      	adds	r1, r3, #4
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6011      	str	r1, [r2, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 800462c:	f107 0010 	add.w	r0, r7, #16
 8004630:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004632:	9301      	str	r3, [sp, #4]
 8004634:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800463a:	220a      	movs	r2, #10
 800463c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800463e:	f7ff fe1b 	bl	8004278 <_PrintInt>
        break;
 8004642:	e067      	b.n	8004714 <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	1d19      	adds	r1, r3, #4
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	6011      	str	r1, [r2, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004652:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004654:	f107 0010 	add.w	r0, r7, #16
 8004658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800465a:	9301      	str	r3, [sp, #4]
 800465c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004662:	220a      	movs	r2, #10
 8004664:	f7ff fd72 	bl	800414c <_PrintUnsigned>
        break;
 8004668:	e054      	b.n	8004714 <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	1d19      	adds	r1, r3, #4
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6011      	str	r1, [r2, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004678:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800467a:	f107 0010 	add.w	r0, r7, #16
 800467e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004680:	9301      	str	r3, [sp, #4]
 8004682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004688:	2210      	movs	r2, #16
 800468a:	f7ff fd5f 	bl	800414c <_PrintUnsigned>
        break;
 800468e:	e041      	b.n	8004714 <_VPrintTarget+0x37c>
 8004690:	200143a4 	.word	0x200143a4
      case 's':
        s = va_arg(*pParamList, const char*);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	1d19      	adds	r1, r3, #4
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6011      	str	r1, [r2, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	643b      	str	r3, [r7, #64]	; 0x40
        if (s == NULL) {
 80046a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <_VPrintTarget+0x314>
          s = "(null)";
 80046a8:	4b4a      	ldr	r3, [pc, #296]	; (80047d4 <_VPrintTarget+0x43c>)
 80046aa:	643b      	str	r3, [r7, #64]	; 0x40
        }
        do {
          c = *s;
 80046ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          s++;
 80046b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046b6:	3301      	adds	r3, #1
 80046b8:	643b      	str	r3, [r7, #64]	; 0x40
          if (c == '\0') {
 80046ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00b      	beq.n	80046da <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 80046c2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80046c6:	f107 0310 	add.w	r3, r7, #16
 80046ca:	4611      	mov	r1, r2
 80046cc:	4618      	mov	r0, r3
 80046ce:	f7ff fcc1 	bl	8004054 <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	2b7f      	cmp	r3, #127	; 0x7f
 80046d6:	d9e9      	bls.n	80046ac <_VPrintTarget+0x314>
        break;
 80046d8:	e01c      	b.n	8004714 <_VPrintTarget+0x37c>
            break;
 80046da:	bf00      	nop
        break;
 80046dc:	e01a      	b.n	8004714 <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	1d19      	adds	r1, r3, #4
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6011      	str	r1, [r2, #0]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 80046ec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80046ee:	f107 0010 	add.w	r0, r7, #16
 80046f2:	2300      	movs	r3, #0
 80046f4:	9301      	str	r3, [sp, #4]
 80046f6:	2308      	movs	r3, #8
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	2308      	movs	r3, #8
 80046fc:	2210      	movs	r2, #16
 80046fe:	f7ff fd25 	bl	800414c <_PrintUnsigned>
        break;
 8004702:	e007      	b.n	8004714 <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004704:	f107 0310 	add.w	r3, r7, #16
 8004708:	2125      	movs	r1, #37	; 0x25
 800470a:	4618      	mov	r0, r3
 800470c:	f7ff fca2 	bl	8004054 <_StoreChar>
        break;
 8004710:	e000      	b.n	8004714 <_VPrintTarget+0x37c>
      default:
        break;
 8004712:	bf00      	nop
      }
      sFormat++;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	3301      	adds	r3, #1
 8004718:	60fb      	str	r3, [r7, #12]
 800471a:	e007      	b.n	800472c <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 800471c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004720:	f107 0310 	add.w	r3, r7, #16
 8004724:	4611      	mov	r1, r2
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff fc94 	bl	8004054 <_StoreChar>
    }
  } while (*sFormat);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	f47f ae4d 	bne.w	80043d0 <_VPrintTarget+0x38>
 8004736:	e000      	b.n	800473a <_VPrintTarget+0x3a2>
      break;
 8004738:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d041      	beq.n	80047c4 <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 8004740:	6a3a      	ldr	r2, [r7, #32]
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004750:	e00b      	b.n	800476a <_VPrintTarget+0x3d2>
 8004752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004754:	b2da      	uxtb	r2, r3
 8004756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004758:	1c59      	adds	r1, r3, #1
 800475a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800475c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004760:	b2d2      	uxtb	r2, r2
 8004762:	701a      	strb	r2, [r3, #0]
 8004764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004766:	09db      	lsrs	r3, r3, #7
 8004768:	63bb      	str	r3, [r7, #56]	; 0x38
 800476a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800476c:	2b7f      	cmp	r3, #127	; 0x7f
 800476e:	d8f0      	bhi.n	8004752 <_VPrintTarget+0x3ba>
 8004770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004772:	1c5a      	adds	r2, r3, #1
 8004774:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004776:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	701a      	strb	r2, [r3, #0]
 800477c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800477e:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	637b      	str	r3, [r7, #52]	; 0x34
 8004784:	2300      	movs	r3, #0
 8004786:	633b      	str	r3, [r7, #48]	; 0x30
 8004788:	e00b      	b.n	80047a2 <_VPrintTarget+0x40a>
 800478a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478c:	b2da      	uxtb	r2, r3
 800478e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004790:	1c59      	adds	r1, r3, #1
 8004792:	6379      	str	r1, [r7, #52]	; 0x34
 8004794:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	701a      	strb	r2, [r3, #0]
 800479c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479e:	09db      	lsrs	r3, r3, #7
 80047a0:	633b      	str	r3, [r7, #48]	; 0x30
 80047a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a4:	2b7f      	cmp	r3, #127	; 0x7f
 80047a6:	d8f0      	bhi.n	800478a <_VPrintTarget+0x3f2>
 80047a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047aa:	1c5a      	adds	r2, r3, #1
 80047ac:	637a      	str	r2, [r7, #52]	; 0x34
 80047ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047b0:	b2d2      	uxtb	r2, r2
 80047b2:	701a      	strb	r2, [r3, #0]
 80047b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047b6:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	6979      	ldr	r1, [r7, #20]
 80047bc:	221a      	movs	r2, #26
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff fada 	bl	8003d78 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 80047c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c6:	f383 8811 	msr	BASEPRI, r3
#endif
}
 80047ca:	bf00      	nop
 80047cc:	3758      	adds	r7, #88	; 0x58
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	08005f78 	.word	0x08005f78

080047d8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af02      	add	r7, sp, #8
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80047e6:	2300      	movs	r3, #0
 80047e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80047ec:	4917      	ldr	r1, [pc, #92]	; (800484c <SEGGER_SYSVIEW_Init+0x74>)
 80047ee:	4818      	ldr	r0, [pc, #96]	; (8004850 <SEGGER_SYSVIEW_Init+0x78>)
 80047f0:	f7ff f8d4 	bl	800399c <SEGGER_RTT_AllocUpBuffer>
 80047f4:	4603      	mov	r3, r0
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	4b16      	ldr	r3, [pc, #88]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 80047fa:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80047fc:	4b15      	ldr	r3, [pc, #84]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 80047fe:	785a      	ldrb	r2, [r3, #1]
 8004800:	4b14      	ldr	r3, [pc, #80]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 8004802:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004804:	4b13      	ldr	r3, [pc, #76]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 8004806:	7e1b      	ldrb	r3, [r3, #24]
 8004808:	4618      	mov	r0, r3
 800480a:	2300      	movs	r3, #0
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	2308      	movs	r3, #8
 8004810:	4a11      	ldr	r2, [pc, #68]	; (8004858 <SEGGER_SYSVIEW_Init+0x80>)
 8004812:	490f      	ldr	r1, [pc, #60]	; (8004850 <SEGGER_SYSVIEW_Init+0x78>)
 8004814:	f7ff f946 	bl	8003aa4 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004818:	4b0e      	ldr	r3, [pc, #56]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 800481a:	2200      	movs	r2, #0
 800481c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800481e:	4b0f      	ldr	r3, [pc, #60]	; (800485c <SEGGER_SYSVIEW_Init+0x84>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a0c      	ldr	r2, [pc, #48]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 8004824:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004826:	4a0b      	ldr	r2, [pc, #44]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800482c:	4a09      	ldr	r2, [pc, #36]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004832:	4a08      	ldr	r2, [pc, #32]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004838:	4a06      	ldr	r2, [pc, #24]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800483e:	4b05      	ldr	r3, [pc, #20]	; (8004854 <SEGGER_SYSVIEW_Init+0x7c>)
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004844:	bf00      	nop
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	2001336c 	.word	0x2001336c
 8004850:	08005f80 	.word	0x08005f80
 8004854:	20014374 	.word	0x20014374
 8004858:	2001436c 	.word	0x2001436c
 800485c:	e0001004 	.word	0xe0001004

08004860 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004868:	4a04      	ldr	r2, [pc, #16]	; (800487c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6113      	str	r3, [r2, #16]
}
 800486e:	bf00      	nop
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	20014374 	.word	0x20014374

08004880 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004888:	f3ef 8311 	mrs	r3, BASEPRI
 800488c:	f04f 0120 	mov.w	r1, #32
 8004890:	f381 8811 	msr	BASEPRI, r1
 8004894:	60fb      	str	r3, [r7, #12]
 8004896:	4808      	ldr	r0, [pc, #32]	; (80048b8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004898:	f7ff f980 	bl	8003b9c <_PreparePacket>
 800489c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	68b9      	ldr	r1, [r7, #8]
 80048a2:	68b8      	ldr	r0, [r7, #8]
 80048a4:	f7ff fa68 	bl	8003d78 <_SendPacket>
  RECORD_END();
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f383 8811 	msr	BASEPRI, r3
}
 80048ae:	bf00      	nop
 80048b0:	3710      	adds	r7, #16
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	200143a4 	.word	0x200143a4

080048bc <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80048bc:	b580      	push	{r7, lr}
 80048be:	b088      	sub	sp, #32
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80048c6:	f3ef 8311 	mrs	r3, BASEPRI
 80048ca:	f04f 0120 	mov.w	r1, #32
 80048ce:	f381 8811 	msr	BASEPRI, r1
 80048d2:	617b      	str	r3, [r7, #20]
 80048d4:	4816      	ldr	r0, [pc, #88]	; (8004930 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80048d6:	f7ff f961 	bl	8003b9c <_PreparePacket>
 80048da:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	61fb      	str	r3, [r7, #28]
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	61bb      	str	r3, [r7, #24]
 80048e8:	e00b      	b.n	8004902 <SEGGER_SYSVIEW_RecordU32+0x46>
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	1c59      	adds	r1, r3, #1
 80048f2:	61f9      	str	r1, [r7, #28]
 80048f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80048f8:	b2d2      	uxtb	r2, r2
 80048fa:	701a      	strb	r2, [r3, #0]
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	09db      	lsrs	r3, r3, #7
 8004900:	61bb      	str	r3, [r7, #24]
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	2b7f      	cmp	r3, #127	; 0x7f
 8004906:	d8f0      	bhi.n	80048ea <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	61fa      	str	r2, [r7, #28]
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	b2d2      	uxtb	r2, r2
 8004912:	701a      	strb	r2, [r3, #0]
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	68f9      	ldr	r1, [r7, #12]
 800491c:	6938      	ldr	r0, [r7, #16]
 800491e:	f7ff fa2b 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	f383 8811 	msr	BASEPRI, r3
}
 8004928:	bf00      	nop
 800492a:	3720      	adds	r7, #32
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	200143a4 	.word	0x200143a4

08004934 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004934:	b580      	push	{r7, lr}
 8004936:	b08c      	sub	sp, #48	; 0x30
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004940:	f3ef 8311 	mrs	r3, BASEPRI
 8004944:	f04f 0120 	mov.w	r1, #32
 8004948:	f381 8811 	msr	BASEPRI, r1
 800494c:	61fb      	str	r3, [r7, #28]
 800494e:	4825      	ldr	r0, [pc, #148]	; (80049e4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004950:	f7ff f924 	bl	8003b9c <_PreparePacket>
 8004954:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	62bb      	str	r3, [r7, #40]	; 0x28
 8004962:	e00b      	b.n	800497c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004966:	b2da      	uxtb	r2, r3
 8004968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496a:	1c59      	adds	r1, r3, #1
 800496c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800496e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]
 8004976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004978:	09db      	lsrs	r3, r3, #7
 800497a:	62bb      	str	r3, [r7, #40]	; 0x28
 800497c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497e:	2b7f      	cmp	r3, #127	; 0x7f
 8004980:	d8f0      	bhi.n	8004964 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004984:	1c5a      	adds	r2, r3, #1
 8004986:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004988:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800498a:	b2d2      	uxtb	r2, r2
 800498c:	701a      	strb	r2, [r3, #0]
 800498e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004990:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	627b      	str	r3, [r7, #36]	; 0x24
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	623b      	str	r3, [r7, #32]
 800499a:	e00b      	b.n	80049b4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	b2da      	uxtb	r2, r3
 80049a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a2:	1c59      	adds	r1, r3, #1
 80049a4:	6279      	str	r1, [r7, #36]	; 0x24
 80049a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	701a      	strb	r2, [r3, #0]
 80049ae:	6a3b      	ldr	r3, [r7, #32]
 80049b0:	09db      	lsrs	r3, r3, #7
 80049b2:	623b      	str	r3, [r7, #32]
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	2b7f      	cmp	r3, #127	; 0x7f
 80049b8:	d8f0      	bhi.n	800499c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	627a      	str	r2, [r7, #36]	; 0x24
 80049c0:	6a3a      	ldr	r2, [r7, #32]
 80049c2:	b2d2      	uxtb	r2, r2
 80049c4:	701a      	strb	r2, [r3, #0]
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	6979      	ldr	r1, [r7, #20]
 80049ce:	69b8      	ldr	r0, [r7, #24]
 80049d0:	f7ff f9d2 	bl	8003d78 <_SendPacket>
  RECORD_END();
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	f383 8811 	msr	BASEPRI, r3
}
 80049da:	bf00      	nop
 80049dc:	3730      	adds	r7, #48	; 0x30
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	200143a4 	.word	0x200143a4

080049e8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b08c      	sub	sp, #48	; 0x30
 80049ec:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80049ee:	4b58      	ldr	r3, [pc, #352]	; (8004b50 <SEGGER_SYSVIEW_Start+0x168>)
 80049f0:	2201      	movs	r2, #1
 80049f2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80049f4:	f3ef 8311 	mrs	r3, BASEPRI
 80049f8:	f04f 0120 	mov.w	r1, #32
 80049fc:	f381 8811 	msr	BASEPRI, r1
 8004a00:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004a02:	4b53      	ldr	r3, [pc, #332]	; (8004b50 <SEGGER_SYSVIEW_Start+0x168>)
 8004a04:	785b      	ldrb	r3, [r3, #1]
 8004a06:	220a      	movs	r2, #10
 8004a08:	4952      	ldr	r1, [pc, #328]	; (8004b54 <SEGGER_SYSVIEW_Start+0x16c>)
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fb fc00 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004a16:	200a      	movs	r0, #10
 8004a18:	f7ff ff32 	bl	8004880 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004a1c:	f3ef 8311 	mrs	r3, BASEPRI
 8004a20:	f04f 0120 	mov.w	r1, #32
 8004a24:	f381 8811 	msr	BASEPRI, r1
 8004a28:	60bb      	str	r3, [r7, #8]
 8004a2a:	484b      	ldr	r0, [pc, #300]	; (8004b58 <SEGGER_SYSVIEW_Start+0x170>)
 8004a2c:	f7ff f8b6 	bl	8003b9c <_PreparePacket>
 8004a30:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a3a:	4b45      	ldr	r3, [pc, #276]	; (8004b50 <SEGGER_SYSVIEW_Start+0x168>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a40:	e00b      	b.n	8004a5a <SEGGER_SYSVIEW_Start+0x72>
 8004a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a48:	1c59      	adds	r1, r3, #1
 8004a4a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004a4c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	701a      	strb	r2, [r3, #0]
 8004a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a56:	09db      	lsrs	r3, r3, #7
 8004a58:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5c:	2b7f      	cmp	r3, #127	; 0x7f
 8004a5e:	d8f0      	bhi.n	8004a42 <SEGGER_SYSVIEW_Start+0x5a>
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	701a      	strb	r2, [r3, #0]
 8004a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	627b      	str	r3, [r7, #36]	; 0x24
 8004a74:	4b36      	ldr	r3, [pc, #216]	; (8004b50 <SEGGER_SYSVIEW_Start+0x168>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	623b      	str	r3, [r7, #32]
 8004a7a:	e00b      	b.n	8004a94 <SEGGER_SYSVIEW_Start+0xac>
 8004a7c:	6a3b      	ldr	r3, [r7, #32]
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a82:	1c59      	adds	r1, r3, #1
 8004a84:	6279      	str	r1, [r7, #36]	; 0x24
 8004a86:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a8a:	b2d2      	uxtb	r2, r2
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	09db      	lsrs	r3, r3, #7
 8004a92:	623b      	str	r3, [r7, #32]
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	2b7f      	cmp	r3, #127	; 0x7f
 8004a98:	d8f0      	bhi.n	8004a7c <SEGGER_SYSVIEW_Start+0x94>
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	627a      	str	r2, [r7, #36]	; 0x24
 8004aa0:	6a3a      	ldr	r2, [r7, #32]
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	701a      	strb	r2, [r3, #0]
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	61fb      	str	r3, [r7, #28]
 8004aae:	4b28      	ldr	r3, [pc, #160]	; (8004b50 <SEGGER_SYSVIEW_Start+0x168>)
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	61bb      	str	r3, [r7, #24]
 8004ab4:	e00b      	b.n	8004ace <SEGGER_SYSVIEW_Start+0xe6>
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	1c59      	adds	r1, r3, #1
 8004abe:	61f9      	str	r1, [r7, #28]
 8004ac0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	701a      	strb	r2, [r3, #0]
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	09db      	lsrs	r3, r3, #7
 8004acc:	61bb      	str	r3, [r7, #24]
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	2b7f      	cmp	r3, #127	; 0x7f
 8004ad2:	d8f0      	bhi.n	8004ab6 <SEGGER_SYSVIEW_Start+0xce>
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	1c5a      	adds	r2, r3, #1
 8004ad8:	61fa      	str	r2, [r7, #28]
 8004ada:	69ba      	ldr	r2, [r7, #24]
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	617b      	str	r3, [r7, #20]
 8004ae8:	2300      	movs	r3, #0
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	e00b      	b.n	8004b06 <SEGGER_SYSVIEW_Start+0x11e>
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	1c59      	adds	r1, r3, #1
 8004af6:	6179      	str	r1, [r7, #20]
 8004af8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004afc:	b2d2      	uxtb	r2, r2
 8004afe:	701a      	strb	r2, [r3, #0]
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	09db      	lsrs	r3, r3, #7
 8004b04:	613b      	str	r3, [r7, #16]
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	2b7f      	cmp	r3, #127	; 0x7f
 8004b0a:	d8f0      	bhi.n	8004aee <SEGGER_SYSVIEW_Start+0x106>
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	1c5a      	adds	r2, r3, #1
 8004b10:	617a      	str	r2, [r7, #20]
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	701a      	strb	r2, [r3, #0]
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004b1c:	2218      	movs	r2, #24
 8004b1e:	6839      	ldr	r1, [r7, #0]
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f7ff f929 	bl	8003d78 <_SendPacket>
      RECORD_END();
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004b2c:	4b08      	ldr	r3, [pc, #32]	; (8004b50 <SEGGER_SYSVIEW_Start+0x168>)
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004b34:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <SEGGER_SYSVIEW_Start+0x168>)
 8004b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b38:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8004b3a:	f000 f9eb 	bl	8004f14 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004b3e:	f000 f9b1 	bl	8004ea4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004b42:	f000 fc1d 	bl	8005380 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004b46:	bf00      	nop
 8004b48:	3730      	adds	r7, #48	; 0x30
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	20014374 	.word	0x20014374
 8004b54:	08005fbc 	.word	0x08005fbc
 8004b58:	200143a4 	.word	0x200143a4

08004b5c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004b62:	f3ef 8311 	mrs	r3, BASEPRI
 8004b66:	f04f 0120 	mov.w	r1, #32
 8004b6a:	f381 8811 	msr	BASEPRI, r1
 8004b6e:	607b      	str	r3, [r7, #4]
 8004b70:	480b      	ldr	r0, [pc, #44]	; (8004ba0 <SEGGER_SYSVIEW_Stop+0x44>)
 8004b72:	f7ff f813 	bl	8003b9c <_PreparePacket>
 8004b76:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004b78:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <SEGGER_SYSVIEW_Stop+0x48>)
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d007      	beq.n	8004b90 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004b80:	220b      	movs	r2, #11
 8004b82:	6839      	ldr	r1, [r7, #0]
 8004b84:	6838      	ldr	r0, [r7, #0]
 8004b86:	f7ff f8f7 	bl	8003d78 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004b8a:	4b06      	ldr	r3, [pc, #24]	; (8004ba4 <SEGGER_SYSVIEW_Stop+0x48>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f383 8811 	msr	BASEPRI, r3
}
 8004b96:	bf00      	nop
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	200143a4 	.word	0x200143a4
 8004ba4:	20014374 	.word	0x20014374

08004ba8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08c      	sub	sp, #48	; 0x30
 8004bac:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004bae:	f3ef 8311 	mrs	r3, BASEPRI
 8004bb2:	f04f 0120 	mov.w	r1, #32
 8004bb6:	f381 8811 	msr	BASEPRI, r1
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	4845      	ldr	r0, [pc, #276]	; (8004cd4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004bbe:	f7fe ffed 	bl	8003b9c <_PreparePacket>
 8004bc2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bcc:	4b42      	ldr	r3, [pc, #264]	; (8004cd8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bd2:	e00b      	b.n	8004bec <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	b2da      	uxtb	r2, r3
 8004bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bda:	1c59      	adds	r1, r3, #1
 8004bdc:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004bde:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004be2:	b2d2      	uxtb	r2, r2
 8004be4:	701a      	strb	r2, [r3, #0]
 8004be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be8:	09db      	lsrs	r3, r3, #7
 8004bea:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bee:	2b7f      	cmp	r3, #127	; 0x7f
 8004bf0:	d8f0      	bhi.n	8004bd4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf4:	1c5a      	adds	r2, r3, #1
 8004bf6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bfa:	b2d2      	uxtb	r2, r2
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c00:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24
 8004c06:	4b34      	ldr	r3, [pc, #208]	; (8004cd8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	623b      	str	r3, [r7, #32]
 8004c0c:	e00b      	b.n	8004c26 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004c0e:	6a3b      	ldr	r3, [r7, #32]
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c14:	1c59      	adds	r1, r3, #1
 8004c16:	6279      	str	r1, [r7, #36]	; 0x24
 8004c18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c1c:	b2d2      	uxtb	r2, r2
 8004c1e:	701a      	strb	r2, [r3, #0]
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	09db      	lsrs	r3, r3, #7
 8004c24:	623b      	str	r3, [r7, #32]
 8004c26:	6a3b      	ldr	r3, [r7, #32]
 8004c28:	2b7f      	cmp	r3, #127	; 0x7f
 8004c2a:	d8f0      	bhi.n	8004c0e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	627a      	str	r2, [r7, #36]	; 0x24
 8004c32:	6a3a      	ldr	r2, [r7, #32]
 8004c34:	b2d2      	uxtb	r2, r2
 8004c36:	701a      	strb	r2, [r3, #0]
 8004c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	61fb      	str	r3, [r7, #28]
 8004c40:	4b25      	ldr	r3, [pc, #148]	; (8004cd8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	61bb      	str	r3, [r7, #24]
 8004c46:	e00b      	b.n	8004c60 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	b2da      	uxtb	r2, r3
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	1c59      	adds	r1, r3, #1
 8004c50:	61f9      	str	r1, [r7, #28]
 8004c52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c56:	b2d2      	uxtb	r2, r2
 8004c58:	701a      	strb	r2, [r3, #0]
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	09db      	lsrs	r3, r3, #7
 8004c5e:	61bb      	str	r3, [r7, #24]
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	2b7f      	cmp	r3, #127	; 0x7f
 8004c64:	d8f0      	bhi.n	8004c48 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	61fa      	str	r2, [r7, #28]
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	b2d2      	uxtb	r2, r2
 8004c70:	701a      	strb	r2, [r3, #0]
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	617b      	str	r3, [r7, #20]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	e00b      	b.n	8004c98 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	1c59      	adds	r1, r3, #1
 8004c88:	6179      	str	r1, [r7, #20]
 8004c8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c8e:	b2d2      	uxtb	r2, r2
 8004c90:	701a      	strb	r2, [r3, #0]
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	09db      	lsrs	r3, r3, #7
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	2b7f      	cmp	r3, #127	; 0x7f
 8004c9c:	d8f0      	bhi.n	8004c80 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	1c5a      	adds	r2, r3, #1
 8004ca2:	617a      	str	r2, [r7, #20]
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	701a      	strb	r2, [r3, #0]
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004cae:	2218      	movs	r2, #24
 8004cb0:	6879      	ldr	r1, [r7, #4]
 8004cb2:	68b8      	ldr	r0, [r7, #8]
 8004cb4:	f7ff f860 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004cbe:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d002      	beq.n	8004ccc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8004cc6:	4b04      	ldr	r3, [pc, #16]	; (8004cd8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	4798      	blx	r3
  }
}
 8004ccc:	bf00      	nop
 8004cce:	3730      	adds	r7, #48	; 0x30
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	200143a4 	.word	0x200143a4
 8004cd8:	20014374 	.word	0x20014374

08004cdc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b092      	sub	sp, #72	; 0x48
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004ce4:	f3ef 8311 	mrs	r3, BASEPRI
 8004ce8:	f04f 0120 	mov.w	r1, #32
 8004cec:	f381 8811 	msr	BASEPRI, r1
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	486a      	ldr	r0, [pc, #424]	; (8004e9c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8004cf4:	f7fe ff52 	bl	8003b9c <_PreparePacket>
 8004cf8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	647b      	str	r3, [r7, #68]	; 0x44
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	4b66      	ldr	r3, [pc, #408]	; (8004ea0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	643b      	str	r3, [r7, #64]	; 0x40
 8004d0e:	e00b      	b.n	8004d28 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8004d10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d16:	1c59      	adds	r1, r3, #1
 8004d18:	6479      	str	r1, [r7, #68]	; 0x44
 8004d1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	701a      	strb	r2, [r3, #0]
 8004d22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d24:	09db      	lsrs	r3, r3, #7
 8004d26:	643b      	str	r3, [r7, #64]	; 0x40
 8004d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d2a:	2b7f      	cmp	r3, #127	; 0x7f
 8004d2c:	d8f0      	bhi.n	8004d10 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8004d2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	647a      	str	r2, [r7, #68]	; 0x44
 8004d34:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d3c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d48:	e00b      	b.n	8004d62 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8004d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d50:	1c59      	adds	r1, r3, #1
 8004d52:	63f9      	str	r1, [r7, #60]	; 0x3c
 8004d54:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d58:	b2d2      	uxtb	r2, r2
 8004d5a:	701a      	strb	r2, [r3, #0]
 8004d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d5e:	09db      	lsrs	r3, r3, #7
 8004d60:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d64:	2b7f      	cmp	r3, #127	; 0x7f
 8004d66:	d8f0      	bhi.n	8004d4a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8004d68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d6a:	1c5a      	adds	r2, r3, #1
 8004d6c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004d6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d70:	b2d2      	uxtb	r2, r2
 8004d72:	701a      	strb	r2, [r3, #0]
 8004d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d76:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	4619      	mov	r1, r3
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f7fe fedb 	bl	8003b3c <_EncodeStr>
 8004d86:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8004d88:	2209      	movs	r2, #9
 8004d8a:	68f9      	ldr	r1, [r7, #12]
 8004d8c:	6938      	ldr	r0, [r7, #16]
 8004d8e:	f7fe fff3 	bl	8003d78 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	637b      	str	r3, [r7, #52]	; 0x34
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	4b40      	ldr	r3, [pc, #256]	; (8004ea0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	633b      	str	r3, [r7, #48]	; 0x30
 8004da6:	e00b      	b.n	8004dc0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8004da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dae:	1c59      	adds	r1, r3, #1
 8004db0:	6379      	str	r1, [r7, #52]	; 0x34
 8004db2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	701a      	strb	r2, [r3, #0]
 8004dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dbc:	09db      	lsrs	r3, r3, #7
 8004dbe:	633b      	str	r3, [r7, #48]	; 0x30
 8004dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc2:	2b7f      	cmp	r3, #127	; 0x7f
 8004dc4:	d8f0      	bhi.n	8004da8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8004dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	637a      	str	r2, [r7, #52]	; 0x34
 8004dcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	701a      	strb	r2, [r3, #0]
 8004dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dd4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	62bb      	str	r3, [r7, #40]	; 0x28
 8004de0:	e00b      	b.n	8004dfa <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8004de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de8:	1c59      	adds	r1, r3, #1
 8004dea:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004dec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004df0:	b2d2      	uxtb	r2, r2
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	09db      	lsrs	r3, r3, #7
 8004df8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfc:	2b7f      	cmp	r3, #127	; 0x7f
 8004dfe:	d8f0      	bhi.n	8004de2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8004e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e02:	1c5a      	adds	r2, r3, #1
 8004e04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	701a      	strb	r2, [r3, #0]
 8004e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	627b      	str	r3, [r7, #36]	; 0x24
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	623b      	str	r3, [r7, #32]
 8004e1a:	e00b      	b.n	8004e34 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	1c59      	adds	r1, r3, #1
 8004e24:	6279      	str	r1, [r7, #36]	; 0x24
 8004e26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	701a      	strb	r2, [r3, #0]
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	09db      	lsrs	r3, r3, #7
 8004e32:	623b      	str	r3, [r7, #32]
 8004e34:	6a3b      	ldr	r3, [r7, #32]
 8004e36:	2b7f      	cmp	r3, #127	; 0x7f
 8004e38:	d8f0      	bhi.n	8004e1c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	627a      	str	r2, [r7, #36]	; 0x24
 8004e40:	6a3a      	ldr	r2, [r7, #32]
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	701a      	strb	r2, [r3, #0]
 8004e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e48:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	61fb      	str	r3, [r7, #28]
 8004e4e:	2300      	movs	r3, #0
 8004e50:	61bb      	str	r3, [r7, #24]
 8004e52:	e00b      	b.n	8004e6c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	1c59      	adds	r1, r3, #1
 8004e5c:	61f9      	str	r1, [r7, #28]
 8004e5e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	701a      	strb	r2, [r3, #0]
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	09db      	lsrs	r3, r3, #7
 8004e6a:	61bb      	str	r3, [r7, #24]
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	2b7f      	cmp	r3, #127	; 0x7f
 8004e70:	d8f0      	bhi.n	8004e54 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	1c5a      	adds	r2, r3, #1
 8004e76:	61fa      	str	r2, [r7, #28]
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	b2d2      	uxtb	r2, r2
 8004e7c:	701a      	strb	r2, [r3, #0]
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8004e82:	2215      	movs	r2, #21
 8004e84:	68f9      	ldr	r1, [r7, #12]
 8004e86:	6938      	ldr	r0, [r7, #16]
 8004e88:	f7fe ff76 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f383 8811 	msr	BASEPRI, r3
}
 8004e92:	bf00      	nop
 8004e94:	3748      	adds	r7, #72	; 0x48
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	200143a4 	.word	0x200143a4
 8004ea0:	20014374 	.word	0x20014374

08004ea4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8004ea8:	4b07      	ldr	r3, [pc, #28]	; (8004ec8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d008      	beq.n	8004ec2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004eb0:	4b05      	ldr	r3, [pc, #20]	; (8004ec8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004eb2:	6a1b      	ldr	r3, [r3, #32]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8004eba:	4b03      	ldr	r3, [pc, #12]	; (8004ec8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4798      	blx	r3
  }
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20014374 	.word	0x20014374

08004ecc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b086      	sub	sp, #24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004ed4:	f3ef 8311 	mrs	r3, BASEPRI
 8004ed8:	f04f 0120 	mov.w	r1, #32
 8004edc:	f381 8811 	msr	BASEPRI, r1
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	480b      	ldr	r0, [pc, #44]	; (8004f10 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8004ee4:	f7fe fe5a 	bl	8003b9c <_PreparePacket>
 8004ee8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004eea:	2280      	movs	r2, #128	; 0x80
 8004eec:	6879      	ldr	r1, [r7, #4]
 8004eee:	6938      	ldr	r0, [r7, #16]
 8004ef0:	f7fe fe24 	bl	8003b3c <_EncodeStr>
 8004ef4:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8004ef6:	220e      	movs	r2, #14
 8004ef8:	68f9      	ldr	r1, [r7, #12]
 8004efa:	6938      	ldr	r0, [r7, #16]
 8004efc:	f7fe ff3c 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f383 8811 	msr	BASEPRI, r3
}
 8004f06:	bf00      	nop
 8004f08:	3718      	adds	r7, #24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	200143a4 	.word	0x200143a4

08004f14 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004f14:	b590      	push	{r4, r7, lr}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8004f1a:	4b15      	ldr	r3, [pc, #84]	; (8004f70 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d01a      	beq.n	8004f58 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8004f22:	4b13      	ldr	r3, [pc, #76]	; (8004f70 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d015      	beq.n	8004f58 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004f2c:	4b10      	ldr	r3, [pc, #64]	; (8004f70 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4798      	blx	r3
 8004f34:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004f38:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8004f3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f3e:	f04f 0200 	mov.w	r2, #0
 8004f42:	f04f 0300 	mov.w	r3, #0
 8004f46:	000a      	movs	r2, r1
 8004f48:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	4621      	mov	r1, r4
 8004f50:	200d      	movs	r0, #13
 8004f52:	f7ff fcef 	bl	8004934 <SEGGER_SYSVIEW_RecordU32x2>
 8004f56:	e006      	b.n	8004f66 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004f58:	4b06      	ldr	r3, [pc, #24]	; (8004f74 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	200c      	movs	r0, #12
 8004f60:	f7ff fcac 	bl	80048bc <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd90      	pop	{r4, r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	20014374 	.word	0x20014374
 8004f74:	e0001004 	.word	0xe0001004

08004f78 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004f7e:	f3ef 8311 	mrs	r3, BASEPRI
 8004f82:	f04f 0120 	mov.w	r1, #32
 8004f86:	f381 8811 	msr	BASEPRI, r1
 8004f8a:	60fb      	str	r3, [r7, #12]
 8004f8c:	4819      	ldr	r0, [pc, #100]	; (8004ff4 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8004f8e:	f7fe fe05 	bl	8003b9c <_PreparePacket>
 8004f92:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004f98:	4b17      	ldr	r3, [pc, #92]	; (8004ff8 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fa0:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	617b      	str	r3, [r7, #20]
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	613b      	str	r3, [r7, #16]
 8004faa:	e00b      	b.n	8004fc4 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	1c59      	adds	r1, r3, #1
 8004fb4:	6179      	str	r1, [r7, #20]
 8004fb6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004fba:	b2d2      	uxtb	r2, r2
 8004fbc:	701a      	strb	r2, [r3, #0]
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	09db      	lsrs	r3, r3, #7
 8004fc2:	613b      	str	r3, [r7, #16]
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	2b7f      	cmp	r3, #127	; 0x7f
 8004fc8:	d8f0      	bhi.n	8004fac <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	617a      	str	r2, [r7, #20]
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	b2d2      	uxtb	r2, r2
 8004fd4:	701a      	strb	r2, [r3, #0]
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8004fda:	2202      	movs	r2, #2
 8004fdc:	6879      	ldr	r1, [r7, #4]
 8004fde:	68b8      	ldr	r0, [r7, #8]
 8004fe0:	f7fe feca 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f383 8811 	msr	BASEPRI, r3
}
 8004fea:	bf00      	nop
 8004fec:	3718      	adds	r7, #24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	200143a4 	.word	0x200143a4
 8004ff8:	e000ed04 	.word	0xe000ed04

08004ffc <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005002:	f3ef 8311 	mrs	r3, BASEPRI
 8005006:	f04f 0120 	mov.w	r1, #32
 800500a:	f381 8811 	msr	BASEPRI, r1
 800500e:	607b      	str	r3, [r7, #4]
 8005010:	4807      	ldr	r0, [pc, #28]	; (8005030 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005012:	f7fe fdc3 	bl	8003b9c <_PreparePacket>
 8005016:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005018:	2203      	movs	r2, #3
 800501a:	6839      	ldr	r1, [r7, #0]
 800501c:	6838      	ldr	r0, [r7, #0]
 800501e:	f7fe feab 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f383 8811 	msr	BASEPRI, r3
}
 8005028:	bf00      	nop
 800502a:	3708      	adds	r7, #8
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	200143a4 	.word	0x200143a4

08005034 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800503a:	f3ef 8311 	mrs	r3, BASEPRI
 800503e:	f04f 0120 	mov.w	r1, #32
 8005042:	f381 8811 	msr	BASEPRI, r1
 8005046:	607b      	str	r3, [r7, #4]
 8005048:	4807      	ldr	r0, [pc, #28]	; (8005068 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800504a:	f7fe fda7 	bl	8003b9c <_PreparePacket>
 800504e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005050:	2212      	movs	r2, #18
 8005052:	6839      	ldr	r1, [r7, #0]
 8005054:	6838      	ldr	r0, [r7, #0]
 8005056:	f7fe fe8f 	bl	8003d78 <_SendPacket>
  RECORD_END();
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f383 8811 	msr	BASEPRI, r3
}
 8005060:	bf00      	nop
 8005062:	3708      	adds	r7, #8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	200143a4 	.word	0x200143a4

0800506c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005072:	f3ef 8311 	mrs	r3, BASEPRI
 8005076:	f04f 0120 	mov.w	r1, #32
 800507a:	f381 8811 	msr	BASEPRI, r1
 800507e:	607b      	str	r3, [r7, #4]
 8005080:	4807      	ldr	r0, [pc, #28]	; (80050a0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8005082:	f7fe fd8b 	bl	8003b9c <_PreparePacket>
 8005086:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005088:	2211      	movs	r2, #17
 800508a:	6839      	ldr	r1, [r7, #0]
 800508c:	6838      	ldr	r0, [r7, #0]
 800508e:	f7fe fe73 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f383 8811 	msr	BASEPRI, r3
}
 8005098:	bf00      	nop
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	200143a4 	.word	0x200143a4

080050a4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b088      	sub	sp, #32
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80050ac:	f3ef 8311 	mrs	r3, BASEPRI
 80050b0:	f04f 0120 	mov.w	r1, #32
 80050b4:	f381 8811 	msr	BASEPRI, r1
 80050b8:	617b      	str	r3, [r7, #20]
 80050ba:	4819      	ldr	r0, [pc, #100]	; (8005120 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80050bc:	f7fe fd6e 	bl	8003b9c <_PreparePacket>
 80050c0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80050c6:	4b17      	ldr	r3, [pc, #92]	; (8005124 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	61fb      	str	r3, [r7, #28]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	61bb      	str	r3, [r7, #24]
 80050d8:	e00b      	b.n	80050f2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	b2da      	uxtb	r2, r3
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	1c59      	adds	r1, r3, #1
 80050e2:	61f9      	str	r1, [r7, #28]
 80050e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050e8:	b2d2      	uxtb	r2, r2
 80050ea:	701a      	strb	r2, [r3, #0]
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	09db      	lsrs	r3, r3, #7
 80050f0:	61bb      	str	r3, [r7, #24]
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	2b7f      	cmp	r3, #127	; 0x7f
 80050f6:	d8f0      	bhi.n	80050da <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	61fa      	str	r2, [r7, #28]
 80050fe:	69ba      	ldr	r2, [r7, #24]
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	701a      	strb	r2, [r3, #0]
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005108:	2208      	movs	r2, #8
 800510a:	68f9      	ldr	r1, [r7, #12]
 800510c:	6938      	ldr	r0, [r7, #16]
 800510e:	f7fe fe33 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f383 8811 	msr	BASEPRI, r3
}
 8005118:	bf00      	nop
 800511a:	3720      	adds	r7, #32
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	200143a4 	.word	0x200143a4
 8005124:	20014374 	.word	0x20014374

08005128 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005130:	f3ef 8311 	mrs	r3, BASEPRI
 8005134:	f04f 0120 	mov.w	r1, #32
 8005138:	f381 8811 	msr	BASEPRI, r1
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	4819      	ldr	r0, [pc, #100]	; (80051a4 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005140:	f7fe fd2c 	bl	8003b9c <_PreparePacket>
 8005144:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800514a:	4b17      	ldr	r3, [pc, #92]	; (80051a8 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	61fb      	str	r3, [r7, #28]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	61bb      	str	r3, [r7, #24]
 800515c:	e00b      	b.n	8005176 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	b2da      	uxtb	r2, r3
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	1c59      	adds	r1, r3, #1
 8005166:	61f9      	str	r1, [r7, #28]
 8005168:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	701a      	strb	r2, [r3, #0]
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	09db      	lsrs	r3, r3, #7
 8005174:	61bb      	str	r3, [r7, #24]
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	2b7f      	cmp	r3, #127	; 0x7f
 800517a:	d8f0      	bhi.n	800515e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	61fa      	str	r2, [r7, #28]
 8005182:	69ba      	ldr	r2, [r7, #24]
 8005184:	b2d2      	uxtb	r2, r2
 8005186:	701a      	strb	r2, [r3, #0]
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800518c:	2204      	movs	r2, #4
 800518e:	68f9      	ldr	r1, [r7, #12]
 8005190:	6938      	ldr	r0, [r7, #16]
 8005192:	f7fe fdf1 	bl	8003d78 <_SendPacket>
  RECORD_END();
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f383 8811 	msr	BASEPRI, r3
}
 800519c:	bf00      	nop
 800519e:	3720      	adds	r7, #32
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	200143a4 	.word	0x200143a4
 80051a8:	20014374 	.word	0x20014374

080051ac <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b088      	sub	sp, #32
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80051b4:	f3ef 8311 	mrs	r3, BASEPRI
 80051b8:	f04f 0120 	mov.w	r1, #32
 80051bc:	f381 8811 	msr	BASEPRI, r1
 80051c0:	617b      	str	r3, [r7, #20]
 80051c2:	4819      	ldr	r0, [pc, #100]	; (8005228 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80051c4:	f7fe fcea 	bl	8003b9c <_PreparePacket>
 80051c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80051ce:	4b17      	ldr	r3, [pc, #92]	; (800522c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	61fb      	str	r3, [r7, #28]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	61bb      	str	r3, [r7, #24]
 80051e0:	e00b      	b.n	80051fa <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	b2da      	uxtb	r2, r3
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	1c59      	adds	r1, r3, #1
 80051ea:	61f9      	str	r1, [r7, #28]
 80051ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051f0:	b2d2      	uxtb	r2, r2
 80051f2:	701a      	strb	r2, [r3, #0]
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	09db      	lsrs	r3, r3, #7
 80051f8:	61bb      	str	r3, [r7, #24]
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	2b7f      	cmp	r3, #127	; 0x7f
 80051fe:	d8f0      	bhi.n	80051e2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	61fa      	str	r2, [r7, #28]
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	b2d2      	uxtb	r2, r2
 800520a:	701a      	strb	r2, [r3, #0]
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005210:	2206      	movs	r2, #6
 8005212:	68f9      	ldr	r1, [r7, #12]
 8005214:	6938      	ldr	r0, [r7, #16]
 8005216:	f7fe fdaf 	bl	8003d78 <_SendPacket>
  RECORD_END();
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	f383 8811 	msr	BASEPRI, r3
}
 8005220:	bf00      	nop
 8005222:	3720      	adds	r7, #32
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	200143a4 	.word	0x200143a4
 800522c:	20014374 	.word	0x20014374

08005230 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005230:	b580      	push	{r7, lr}
 8005232:	b08c      	sub	sp, #48	; 0x30
 8005234:	af00      	add	r7, sp, #0
 8005236:	4603      	mov	r3, r0
 8005238:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800523a:	4b40      	ldr	r3, [pc, #256]	; (800533c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d077      	beq.n	8005332 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8005242:	4b3e      	ldr	r3, [pc, #248]	; (800533c <SEGGER_SYSVIEW_SendModule+0x10c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005248:	2300      	movs	r3, #0
 800524a:	62bb      	str	r3, [r7, #40]	; 0x28
 800524c:	e008      	b.n	8005260 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800524e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005256:	2b00      	cmp	r3, #0
 8005258:	d007      	beq.n	800526a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800525a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525c:	3301      	adds	r3, #1
 800525e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005264:	429a      	cmp	r2, r3
 8005266:	d3f2      	bcc.n	800524e <SEGGER_SYSVIEW_SendModule+0x1e>
 8005268:	e000      	b.n	800526c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800526a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800526c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800526e:	2b00      	cmp	r3, #0
 8005270:	d055      	beq.n	800531e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005272:	f3ef 8311 	mrs	r3, BASEPRI
 8005276:	f04f 0120 	mov.w	r1, #32
 800527a:	f381 8811 	msr	BASEPRI, r1
 800527e:	617b      	str	r3, [r7, #20]
 8005280:	482f      	ldr	r0, [pc, #188]	; (8005340 <SEGGER_SYSVIEW_SendModule+0x110>)
 8005282:	f7fe fc8b 	bl	8003b9c <_PreparePacket>
 8005286:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	627b      	str	r3, [r7, #36]	; 0x24
 8005290:	79fb      	ldrb	r3, [r7, #7]
 8005292:	623b      	str	r3, [r7, #32]
 8005294:	e00b      	b.n	80052ae <SEGGER_SYSVIEW_SendModule+0x7e>
 8005296:	6a3b      	ldr	r3, [r7, #32]
 8005298:	b2da      	uxtb	r2, r3
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	1c59      	adds	r1, r3, #1
 800529e:	6279      	str	r1, [r7, #36]	; 0x24
 80052a0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052a4:	b2d2      	uxtb	r2, r2
 80052a6:	701a      	strb	r2, [r3, #0]
 80052a8:	6a3b      	ldr	r3, [r7, #32]
 80052aa:	09db      	lsrs	r3, r3, #7
 80052ac:	623b      	str	r3, [r7, #32]
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	2b7f      	cmp	r3, #127	; 0x7f
 80052b2:	d8f0      	bhi.n	8005296 <SEGGER_SYSVIEW_SendModule+0x66>
 80052b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	627a      	str	r2, [r7, #36]	; 0x24
 80052ba:	6a3a      	ldr	r2, [r7, #32]
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	701a      	strb	r2, [r3, #0]
 80052c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c2:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	61fb      	str	r3, [r7, #28]
 80052c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	61bb      	str	r3, [r7, #24]
 80052ce:	e00b      	b.n	80052e8 <SEGGER_SYSVIEW_SendModule+0xb8>
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	b2da      	uxtb	r2, r3
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	1c59      	adds	r1, r3, #1
 80052d8:	61f9      	str	r1, [r7, #28]
 80052da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	09db      	lsrs	r3, r3, #7
 80052e6:	61bb      	str	r3, [r7, #24]
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	2b7f      	cmp	r3, #127	; 0x7f
 80052ec:	d8f0      	bhi.n	80052d0 <SEGGER_SYSVIEW_SendModule+0xa0>
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	61fa      	str	r2, [r7, #28]
 80052f4:	69ba      	ldr	r2, [r7, #24]
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	701a      	strb	r2, [r3, #0]
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80052fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2280      	movs	r2, #128	; 0x80
 8005304:	4619      	mov	r1, r3
 8005306:	68f8      	ldr	r0, [r7, #12]
 8005308:	f7fe fc18 	bl	8003b3c <_EncodeStr>
 800530c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800530e:	2216      	movs	r2, #22
 8005310:	68f9      	ldr	r1, [r7, #12]
 8005312:	6938      	ldr	r0, [r7, #16]
 8005314:	f7fe fd30 	bl	8003d78 <_SendPacket>
      RECORD_END();
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800531e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005320:	2b00      	cmp	r3, #0
 8005322:	d006      	beq.n	8005332 <SEGGER_SYSVIEW_SendModule+0x102>
 8005324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d002      	beq.n	8005332 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800532c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	4798      	blx	r3
    }
  }
}
 8005332:	bf00      	nop
 8005334:	3730      	adds	r7, #48	; 0x30
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	2001439c 	.word	0x2001439c
 8005340:	200143a4 	.word	0x200143a4

08005344 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800534a:	4b0c      	ldr	r3, [pc, #48]	; (800537c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00f      	beq.n	8005372 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005352:	4b0a      	ldr	r3, [pc, #40]	; (800537c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d002      	beq.n	8005366 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1f2      	bne.n	8005358 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005372:	bf00      	nop
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	2001439c 	.word	0x2001439c

08005380 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005386:	f3ef 8311 	mrs	r3, BASEPRI
 800538a:	f04f 0120 	mov.w	r1, #32
 800538e:	f381 8811 	msr	BASEPRI, r1
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	4817      	ldr	r0, [pc, #92]	; (80053f4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005396:	f7fe fc01 	bl	8003b9c <_PreparePacket>
 800539a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	4b14      	ldr	r3, [pc, #80]	; (80053f8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	613b      	str	r3, [r7, #16]
 80053aa:	e00b      	b.n	80053c4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	1c59      	adds	r1, r3, #1
 80053b4:	6179      	str	r1, [r7, #20]
 80053b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	09db      	lsrs	r3, r3, #7
 80053c2:	613b      	str	r3, [r7, #16]
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	2b7f      	cmp	r3, #127	; 0x7f
 80053c8:	d8f0      	bhi.n	80053ac <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	1c5a      	adds	r2, r3, #1
 80053ce:	617a      	str	r2, [r7, #20]
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	701a      	strb	r2, [r3, #0]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80053da:	221b      	movs	r2, #27
 80053dc:	6879      	ldr	r1, [r7, #4]
 80053de:	68b8      	ldr	r0, [r7, #8]
 80053e0:	f7fe fcca 	bl	8003d78 <_SendPacket>
  RECORD_END();
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f383 8811 	msr	BASEPRI, r3
}
 80053ea:	bf00      	nop
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	200143a4 	.word	0x200143a4
 80053f8:	200143a0 	.word	0x200143a0

080053fc <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 80053fc:	b40f      	push	{r0, r1, r2, r3}
 80053fe:	b580      	push	{r7, lr}
 8005400:	b082      	sub	sp, #8
 8005402:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8005404:	f107 0314 	add.w	r3, r7, #20
 8005408:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800540a:	1d3b      	adds	r3, r7, #4
 800540c:	461a      	mov	r2, r3
 800540e:	2100      	movs	r1, #0
 8005410:	6938      	ldr	r0, [r7, #16]
 8005412:	f7fe ffc1 	bl	8004398 <_VPrintTarget>
  va_end(ParamList);
}
 8005416:	bf00      	nop
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005420:	b004      	add	sp, #16
 8005422:	4770      	bx	lr

08005424 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005424:	b580      	push	{r7, lr}
 8005426:	b08a      	sub	sp, #40	; 0x28
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800542c:	f3ef 8311 	mrs	r3, BASEPRI
 8005430:	f04f 0120 	mov.w	r1, #32
 8005434:	f381 8811 	msr	BASEPRI, r1
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	4827      	ldr	r0, [pc, #156]	; (80054d8 <SEGGER_SYSVIEW_Warn+0xb4>)
 800543c:	f7fe fbae 	bl	8003b9c <_PreparePacket>
 8005440:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005442:	2280      	movs	r2, #128	; 0x80
 8005444:	6879      	ldr	r1, [r7, #4]
 8005446:	6938      	ldr	r0, [r7, #16]
 8005448:	f7fe fb78 	bl	8003b3c <_EncodeStr>
 800544c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	627b      	str	r3, [r7, #36]	; 0x24
 8005452:	2301      	movs	r3, #1
 8005454:	623b      	str	r3, [r7, #32]
 8005456:	e00b      	b.n	8005470 <SEGGER_SYSVIEW_Warn+0x4c>
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	b2da      	uxtb	r2, r3
 800545c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545e:	1c59      	adds	r1, r3, #1
 8005460:	6279      	str	r1, [r7, #36]	; 0x24
 8005462:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005466:	b2d2      	uxtb	r2, r2
 8005468:	701a      	strb	r2, [r3, #0]
 800546a:	6a3b      	ldr	r3, [r7, #32]
 800546c:	09db      	lsrs	r3, r3, #7
 800546e:	623b      	str	r3, [r7, #32]
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	2b7f      	cmp	r3, #127	; 0x7f
 8005474:	d8f0      	bhi.n	8005458 <SEGGER_SYSVIEW_Warn+0x34>
 8005476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	627a      	str	r2, [r7, #36]	; 0x24
 800547c:	6a3a      	ldr	r2, [r7, #32]
 800547e:	b2d2      	uxtb	r2, r2
 8005480:	701a      	strb	r2, [r3, #0]
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	61fb      	str	r3, [r7, #28]
 800548a:	2300      	movs	r3, #0
 800548c:	61bb      	str	r3, [r7, #24]
 800548e:	e00b      	b.n	80054a8 <SEGGER_SYSVIEW_Warn+0x84>
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	b2da      	uxtb	r2, r3
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	1c59      	adds	r1, r3, #1
 8005498:	61f9      	str	r1, [r7, #28]
 800549a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800549e:	b2d2      	uxtb	r2, r2
 80054a0:	701a      	strb	r2, [r3, #0]
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	09db      	lsrs	r3, r3, #7
 80054a6:	61bb      	str	r3, [r7, #24]
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	2b7f      	cmp	r3, #127	; 0x7f
 80054ac:	d8f0      	bhi.n	8005490 <SEGGER_SYSVIEW_Warn+0x6c>
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	61fa      	str	r2, [r7, #28]
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	b2d2      	uxtb	r2, r2
 80054b8:	701a      	strb	r2, [r3, #0]
 80054ba:	69fb      	ldr	r3, [r7, #28]
 80054bc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80054be:	221a      	movs	r2, #26
 80054c0:	68f9      	ldr	r1, [r7, #12]
 80054c2:	6938      	ldr	r0, [r7, #16]
 80054c4:	f7fe fc58 	bl	8003d78 <_SendPacket>
  RECORD_END();
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f383 8811 	msr	BASEPRI, r3
}
 80054ce:	bf00      	nop
 80054d0:	3728      	adds	r7, #40	; 0x28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	200143a4 	.word	0x200143a4

080054dc <__errno>:
 80054dc:	4b01      	ldr	r3, [pc, #4]	; (80054e4 <__errno+0x8>)
 80054de:	6818      	ldr	r0, [r3, #0]
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	20000014 	.word	0x20000014

080054e8 <__libc_init_array>:
 80054e8:	b570      	push	{r4, r5, r6, lr}
 80054ea:	4d0d      	ldr	r5, [pc, #52]	; (8005520 <__libc_init_array+0x38>)
 80054ec:	4c0d      	ldr	r4, [pc, #52]	; (8005524 <__libc_init_array+0x3c>)
 80054ee:	1b64      	subs	r4, r4, r5
 80054f0:	10a4      	asrs	r4, r4, #2
 80054f2:	2600      	movs	r6, #0
 80054f4:	42a6      	cmp	r6, r4
 80054f6:	d109      	bne.n	800550c <__libc_init_array+0x24>
 80054f8:	4d0b      	ldr	r5, [pc, #44]	; (8005528 <__libc_init_array+0x40>)
 80054fa:	4c0c      	ldr	r4, [pc, #48]	; (800552c <__libc_init_array+0x44>)
 80054fc:	f000 fcb2 	bl	8005e64 <_init>
 8005500:	1b64      	subs	r4, r4, r5
 8005502:	10a4      	asrs	r4, r4, #2
 8005504:	2600      	movs	r6, #0
 8005506:	42a6      	cmp	r6, r4
 8005508:	d105      	bne.n	8005516 <__libc_init_array+0x2e>
 800550a:	bd70      	pop	{r4, r5, r6, pc}
 800550c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005510:	4798      	blx	r3
 8005512:	3601      	adds	r6, #1
 8005514:	e7ee      	b.n	80054f4 <__libc_init_array+0xc>
 8005516:	f855 3b04 	ldr.w	r3, [r5], #4
 800551a:	4798      	blx	r3
 800551c:	3601      	adds	r6, #1
 800551e:	e7f2      	b.n	8005506 <__libc_init_array+0x1e>
 8005520:	08006014 	.word	0x08006014
 8005524:	08006014 	.word	0x08006014
 8005528:	08006014 	.word	0x08006014
 800552c:	08006018 	.word	0x08006018

08005530 <memcmp>:
 8005530:	b510      	push	{r4, lr}
 8005532:	3901      	subs	r1, #1
 8005534:	4402      	add	r2, r0
 8005536:	4290      	cmp	r0, r2
 8005538:	d101      	bne.n	800553e <memcmp+0xe>
 800553a:	2000      	movs	r0, #0
 800553c:	e005      	b.n	800554a <memcmp+0x1a>
 800553e:	7803      	ldrb	r3, [r0, #0]
 8005540:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005544:	42a3      	cmp	r3, r4
 8005546:	d001      	beq.n	800554c <memcmp+0x1c>
 8005548:	1b18      	subs	r0, r3, r4
 800554a:	bd10      	pop	{r4, pc}
 800554c:	3001      	adds	r0, #1
 800554e:	e7f2      	b.n	8005536 <memcmp+0x6>

08005550 <memcpy>:
 8005550:	440a      	add	r2, r1
 8005552:	4291      	cmp	r1, r2
 8005554:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005558:	d100      	bne.n	800555c <memcpy+0xc>
 800555a:	4770      	bx	lr
 800555c:	b510      	push	{r4, lr}
 800555e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005562:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005566:	4291      	cmp	r1, r2
 8005568:	d1f9      	bne.n	800555e <memcpy+0xe>
 800556a:	bd10      	pop	{r4, pc}

0800556c <memset>:
 800556c:	4402      	add	r2, r0
 800556e:	4603      	mov	r3, r0
 8005570:	4293      	cmp	r3, r2
 8005572:	d100      	bne.n	8005576 <memset+0xa>
 8005574:	4770      	bx	lr
 8005576:	f803 1b01 	strb.w	r1, [r3], #1
 800557a:	e7f9      	b.n	8005570 <memset+0x4>

0800557c <sniprintf>:
 800557c:	b40c      	push	{r2, r3}
 800557e:	b530      	push	{r4, r5, lr}
 8005580:	4b17      	ldr	r3, [pc, #92]	; (80055e0 <sniprintf+0x64>)
 8005582:	1e0c      	subs	r4, r1, #0
 8005584:	681d      	ldr	r5, [r3, #0]
 8005586:	b09d      	sub	sp, #116	; 0x74
 8005588:	da08      	bge.n	800559c <sniprintf+0x20>
 800558a:	238b      	movs	r3, #139	; 0x8b
 800558c:	602b      	str	r3, [r5, #0]
 800558e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005592:	b01d      	add	sp, #116	; 0x74
 8005594:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005598:	b002      	add	sp, #8
 800559a:	4770      	bx	lr
 800559c:	f44f 7302 	mov.w	r3, #520	; 0x208
 80055a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80055a4:	bf14      	ite	ne
 80055a6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80055aa:	4623      	moveq	r3, r4
 80055ac:	9304      	str	r3, [sp, #16]
 80055ae:	9307      	str	r3, [sp, #28]
 80055b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80055b4:	9002      	str	r0, [sp, #8]
 80055b6:	9006      	str	r0, [sp, #24]
 80055b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80055bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80055be:	ab21      	add	r3, sp, #132	; 0x84
 80055c0:	a902      	add	r1, sp, #8
 80055c2:	4628      	mov	r0, r5
 80055c4:	9301      	str	r3, [sp, #4]
 80055c6:	f000 f869 	bl	800569c <_svfiprintf_r>
 80055ca:	1c43      	adds	r3, r0, #1
 80055cc:	bfbc      	itt	lt
 80055ce:	238b      	movlt	r3, #139	; 0x8b
 80055d0:	602b      	strlt	r3, [r5, #0]
 80055d2:	2c00      	cmp	r4, #0
 80055d4:	d0dd      	beq.n	8005592 <sniprintf+0x16>
 80055d6:	9b02      	ldr	r3, [sp, #8]
 80055d8:	2200      	movs	r2, #0
 80055da:	701a      	strb	r2, [r3, #0]
 80055dc:	e7d9      	b.n	8005592 <sniprintf+0x16>
 80055de:	bf00      	nop
 80055e0:	20000014 	.word	0x20000014

080055e4 <__ssputs_r>:
 80055e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055e8:	688e      	ldr	r6, [r1, #8]
 80055ea:	429e      	cmp	r6, r3
 80055ec:	4682      	mov	sl, r0
 80055ee:	460c      	mov	r4, r1
 80055f0:	4690      	mov	r8, r2
 80055f2:	461f      	mov	r7, r3
 80055f4:	d838      	bhi.n	8005668 <__ssputs_r+0x84>
 80055f6:	898a      	ldrh	r2, [r1, #12]
 80055f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80055fc:	d032      	beq.n	8005664 <__ssputs_r+0x80>
 80055fe:	6825      	ldr	r5, [r4, #0]
 8005600:	6909      	ldr	r1, [r1, #16]
 8005602:	eba5 0901 	sub.w	r9, r5, r1
 8005606:	6965      	ldr	r5, [r4, #20]
 8005608:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800560c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005610:	3301      	adds	r3, #1
 8005612:	444b      	add	r3, r9
 8005614:	106d      	asrs	r5, r5, #1
 8005616:	429d      	cmp	r5, r3
 8005618:	bf38      	it	cc
 800561a:	461d      	movcc	r5, r3
 800561c:	0553      	lsls	r3, r2, #21
 800561e:	d531      	bpl.n	8005684 <__ssputs_r+0xa0>
 8005620:	4629      	mov	r1, r5
 8005622:	f000 fb55 	bl	8005cd0 <_malloc_r>
 8005626:	4606      	mov	r6, r0
 8005628:	b950      	cbnz	r0, 8005640 <__ssputs_r+0x5c>
 800562a:	230c      	movs	r3, #12
 800562c:	f8ca 3000 	str.w	r3, [sl]
 8005630:	89a3      	ldrh	r3, [r4, #12]
 8005632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005636:	81a3      	strh	r3, [r4, #12]
 8005638:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800563c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005640:	6921      	ldr	r1, [r4, #16]
 8005642:	464a      	mov	r2, r9
 8005644:	f7ff ff84 	bl	8005550 <memcpy>
 8005648:	89a3      	ldrh	r3, [r4, #12]
 800564a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800564e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005652:	81a3      	strh	r3, [r4, #12]
 8005654:	6126      	str	r6, [r4, #16]
 8005656:	6165      	str	r5, [r4, #20]
 8005658:	444e      	add	r6, r9
 800565a:	eba5 0509 	sub.w	r5, r5, r9
 800565e:	6026      	str	r6, [r4, #0]
 8005660:	60a5      	str	r5, [r4, #8]
 8005662:	463e      	mov	r6, r7
 8005664:	42be      	cmp	r6, r7
 8005666:	d900      	bls.n	800566a <__ssputs_r+0x86>
 8005668:	463e      	mov	r6, r7
 800566a:	6820      	ldr	r0, [r4, #0]
 800566c:	4632      	mov	r2, r6
 800566e:	4641      	mov	r1, r8
 8005670:	f000 faa8 	bl	8005bc4 <memmove>
 8005674:	68a3      	ldr	r3, [r4, #8]
 8005676:	1b9b      	subs	r3, r3, r6
 8005678:	60a3      	str	r3, [r4, #8]
 800567a:	6823      	ldr	r3, [r4, #0]
 800567c:	4433      	add	r3, r6
 800567e:	6023      	str	r3, [r4, #0]
 8005680:	2000      	movs	r0, #0
 8005682:	e7db      	b.n	800563c <__ssputs_r+0x58>
 8005684:	462a      	mov	r2, r5
 8005686:	f000 fb97 	bl	8005db8 <_realloc_r>
 800568a:	4606      	mov	r6, r0
 800568c:	2800      	cmp	r0, #0
 800568e:	d1e1      	bne.n	8005654 <__ssputs_r+0x70>
 8005690:	6921      	ldr	r1, [r4, #16]
 8005692:	4650      	mov	r0, sl
 8005694:	f000 fab0 	bl	8005bf8 <_free_r>
 8005698:	e7c7      	b.n	800562a <__ssputs_r+0x46>
	...

0800569c <_svfiprintf_r>:
 800569c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a0:	4698      	mov	r8, r3
 80056a2:	898b      	ldrh	r3, [r1, #12]
 80056a4:	061b      	lsls	r3, r3, #24
 80056a6:	b09d      	sub	sp, #116	; 0x74
 80056a8:	4607      	mov	r7, r0
 80056aa:	460d      	mov	r5, r1
 80056ac:	4614      	mov	r4, r2
 80056ae:	d50e      	bpl.n	80056ce <_svfiprintf_r+0x32>
 80056b0:	690b      	ldr	r3, [r1, #16]
 80056b2:	b963      	cbnz	r3, 80056ce <_svfiprintf_r+0x32>
 80056b4:	2140      	movs	r1, #64	; 0x40
 80056b6:	f000 fb0b 	bl	8005cd0 <_malloc_r>
 80056ba:	6028      	str	r0, [r5, #0]
 80056bc:	6128      	str	r0, [r5, #16]
 80056be:	b920      	cbnz	r0, 80056ca <_svfiprintf_r+0x2e>
 80056c0:	230c      	movs	r3, #12
 80056c2:	603b      	str	r3, [r7, #0]
 80056c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80056c8:	e0d1      	b.n	800586e <_svfiprintf_r+0x1d2>
 80056ca:	2340      	movs	r3, #64	; 0x40
 80056cc:	616b      	str	r3, [r5, #20]
 80056ce:	2300      	movs	r3, #0
 80056d0:	9309      	str	r3, [sp, #36]	; 0x24
 80056d2:	2320      	movs	r3, #32
 80056d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80056dc:	2330      	movs	r3, #48	; 0x30
 80056de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005888 <_svfiprintf_r+0x1ec>
 80056e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056e6:	f04f 0901 	mov.w	r9, #1
 80056ea:	4623      	mov	r3, r4
 80056ec:	469a      	mov	sl, r3
 80056ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056f2:	b10a      	cbz	r2, 80056f8 <_svfiprintf_r+0x5c>
 80056f4:	2a25      	cmp	r2, #37	; 0x25
 80056f6:	d1f9      	bne.n	80056ec <_svfiprintf_r+0x50>
 80056f8:	ebba 0b04 	subs.w	fp, sl, r4
 80056fc:	d00b      	beq.n	8005716 <_svfiprintf_r+0x7a>
 80056fe:	465b      	mov	r3, fp
 8005700:	4622      	mov	r2, r4
 8005702:	4629      	mov	r1, r5
 8005704:	4638      	mov	r0, r7
 8005706:	f7ff ff6d 	bl	80055e4 <__ssputs_r>
 800570a:	3001      	adds	r0, #1
 800570c:	f000 80aa 	beq.w	8005864 <_svfiprintf_r+0x1c8>
 8005710:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005712:	445a      	add	r2, fp
 8005714:	9209      	str	r2, [sp, #36]	; 0x24
 8005716:	f89a 3000 	ldrb.w	r3, [sl]
 800571a:	2b00      	cmp	r3, #0
 800571c:	f000 80a2 	beq.w	8005864 <_svfiprintf_r+0x1c8>
 8005720:	2300      	movs	r3, #0
 8005722:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800572a:	f10a 0a01 	add.w	sl, sl, #1
 800572e:	9304      	str	r3, [sp, #16]
 8005730:	9307      	str	r3, [sp, #28]
 8005732:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005736:	931a      	str	r3, [sp, #104]	; 0x68
 8005738:	4654      	mov	r4, sl
 800573a:	2205      	movs	r2, #5
 800573c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005740:	4851      	ldr	r0, [pc, #324]	; (8005888 <_svfiprintf_r+0x1ec>)
 8005742:	f7fa fdb5 	bl	80002b0 <memchr>
 8005746:	9a04      	ldr	r2, [sp, #16]
 8005748:	b9d8      	cbnz	r0, 8005782 <_svfiprintf_r+0xe6>
 800574a:	06d0      	lsls	r0, r2, #27
 800574c:	bf44      	itt	mi
 800574e:	2320      	movmi	r3, #32
 8005750:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005754:	0711      	lsls	r1, r2, #28
 8005756:	bf44      	itt	mi
 8005758:	232b      	movmi	r3, #43	; 0x2b
 800575a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800575e:	f89a 3000 	ldrb.w	r3, [sl]
 8005762:	2b2a      	cmp	r3, #42	; 0x2a
 8005764:	d015      	beq.n	8005792 <_svfiprintf_r+0xf6>
 8005766:	9a07      	ldr	r2, [sp, #28]
 8005768:	4654      	mov	r4, sl
 800576a:	2000      	movs	r0, #0
 800576c:	f04f 0c0a 	mov.w	ip, #10
 8005770:	4621      	mov	r1, r4
 8005772:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005776:	3b30      	subs	r3, #48	; 0x30
 8005778:	2b09      	cmp	r3, #9
 800577a:	d94e      	bls.n	800581a <_svfiprintf_r+0x17e>
 800577c:	b1b0      	cbz	r0, 80057ac <_svfiprintf_r+0x110>
 800577e:	9207      	str	r2, [sp, #28]
 8005780:	e014      	b.n	80057ac <_svfiprintf_r+0x110>
 8005782:	eba0 0308 	sub.w	r3, r0, r8
 8005786:	fa09 f303 	lsl.w	r3, r9, r3
 800578a:	4313      	orrs	r3, r2
 800578c:	9304      	str	r3, [sp, #16]
 800578e:	46a2      	mov	sl, r4
 8005790:	e7d2      	b.n	8005738 <_svfiprintf_r+0x9c>
 8005792:	9b03      	ldr	r3, [sp, #12]
 8005794:	1d19      	adds	r1, r3, #4
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	9103      	str	r1, [sp, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	bfbb      	ittet	lt
 800579e:	425b      	neglt	r3, r3
 80057a0:	f042 0202 	orrlt.w	r2, r2, #2
 80057a4:	9307      	strge	r3, [sp, #28]
 80057a6:	9307      	strlt	r3, [sp, #28]
 80057a8:	bfb8      	it	lt
 80057aa:	9204      	strlt	r2, [sp, #16]
 80057ac:	7823      	ldrb	r3, [r4, #0]
 80057ae:	2b2e      	cmp	r3, #46	; 0x2e
 80057b0:	d10c      	bne.n	80057cc <_svfiprintf_r+0x130>
 80057b2:	7863      	ldrb	r3, [r4, #1]
 80057b4:	2b2a      	cmp	r3, #42	; 0x2a
 80057b6:	d135      	bne.n	8005824 <_svfiprintf_r+0x188>
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	1d1a      	adds	r2, r3, #4
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	9203      	str	r2, [sp, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	bfb8      	it	lt
 80057c4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80057c8:	3402      	adds	r4, #2
 80057ca:	9305      	str	r3, [sp, #20]
 80057cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005898 <_svfiprintf_r+0x1fc>
 80057d0:	7821      	ldrb	r1, [r4, #0]
 80057d2:	2203      	movs	r2, #3
 80057d4:	4650      	mov	r0, sl
 80057d6:	f7fa fd6b 	bl	80002b0 <memchr>
 80057da:	b140      	cbz	r0, 80057ee <_svfiprintf_r+0x152>
 80057dc:	2340      	movs	r3, #64	; 0x40
 80057de:	eba0 000a 	sub.w	r0, r0, sl
 80057e2:	fa03 f000 	lsl.w	r0, r3, r0
 80057e6:	9b04      	ldr	r3, [sp, #16]
 80057e8:	4303      	orrs	r3, r0
 80057ea:	3401      	adds	r4, #1
 80057ec:	9304      	str	r3, [sp, #16]
 80057ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057f2:	4826      	ldr	r0, [pc, #152]	; (800588c <_svfiprintf_r+0x1f0>)
 80057f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057f8:	2206      	movs	r2, #6
 80057fa:	f7fa fd59 	bl	80002b0 <memchr>
 80057fe:	2800      	cmp	r0, #0
 8005800:	d038      	beq.n	8005874 <_svfiprintf_r+0x1d8>
 8005802:	4b23      	ldr	r3, [pc, #140]	; (8005890 <_svfiprintf_r+0x1f4>)
 8005804:	bb1b      	cbnz	r3, 800584e <_svfiprintf_r+0x1b2>
 8005806:	9b03      	ldr	r3, [sp, #12]
 8005808:	3307      	adds	r3, #7
 800580a:	f023 0307 	bic.w	r3, r3, #7
 800580e:	3308      	adds	r3, #8
 8005810:	9303      	str	r3, [sp, #12]
 8005812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005814:	4433      	add	r3, r6
 8005816:	9309      	str	r3, [sp, #36]	; 0x24
 8005818:	e767      	b.n	80056ea <_svfiprintf_r+0x4e>
 800581a:	fb0c 3202 	mla	r2, ip, r2, r3
 800581e:	460c      	mov	r4, r1
 8005820:	2001      	movs	r0, #1
 8005822:	e7a5      	b.n	8005770 <_svfiprintf_r+0xd4>
 8005824:	2300      	movs	r3, #0
 8005826:	3401      	adds	r4, #1
 8005828:	9305      	str	r3, [sp, #20]
 800582a:	4619      	mov	r1, r3
 800582c:	f04f 0c0a 	mov.w	ip, #10
 8005830:	4620      	mov	r0, r4
 8005832:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005836:	3a30      	subs	r2, #48	; 0x30
 8005838:	2a09      	cmp	r2, #9
 800583a:	d903      	bls.n	8005844 <_svfiprintf_r+0x1a8>
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0c5      	beq.n	80057cc <_svfiprintf_r+0x130>
 8005840:	9105      	str	r1, [sp, #20]
 8005842:	e7c3      	b.n	80057cc <_svfiprintf_r+0x130>
 8005844:	fb0c 2101 	mla	r1, ip, r1, r2
 8005848:	4604      	mov	r4, r0
 800584a:	2301      	movs	r3, #1
 800584c:	e7f0      	b.n	8005830 <_svfiprintf_r+0x194>
 800584e:	ab03      	add	r3, sp, #12
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	462a      	mov	r2, r5
 8005854:	4b0f      	ldr	r3, [pc, #60]	; (8005894 <_svfiprintf_r+0x1f8>)
 8005856:	a904      	add	r1, sp, #16
 8005858:	4638      	mov	r0, r7
 800585a:	f3af 8000 	nop.w
 800585e:	1c42      	adds	r2, r0, #1
 8005860:	4606      	mov	r6, r0
 8005862:	d1d6      	bne.n	8005812 <_svfiprintf_r+0x176>
 8005864:	89ab      	ldrh	r3, [r5, #12]
 8005866:	065b      	lsls	r3, r3, #25
 8005868:	f53f af2c 	bmi.w	80056c4 <_svfiprintf_r+0x28>
 800586c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800586e:	b01d      	add	sp, #116	; 0x74
 8005870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005874:	ab03      	add	r3, sp, #12
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	462a      	mov	r2, r5
 800587a:	4b06      	ldr	r3, [pc, #24]	; (8005894 <_svfiprintf_r+0x1f8>)
 800587c:	a904      	add	r1, sp, #16
 800587e:	4638      	mov	r0, r7
 8005880:	f000 f87a 	bl	8005978 <_printf_i>
 8005884:	e7eb      	b.n	800585e <_svfiprintf_r+0x1c2>
 8005886:	bf00      	nop
 8005888:	08005fd8 	.word	0x08005fd8
 800588c:	08005fe2 	.word	0x08005fe2
 8005890:	00000000 	.word	0x00000000
 8005894:	080055e5 	.word	0x080055e5
 8005898:	08005fde 	.word	0x08005fde

0800589c <_printf_common>:
 800589c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058a0:	4616      	mov	r6, r2
 80058a2:	4699      	mov	r9, r3
 80058a4:	688a      	ldr	r2, [r1, #8]
 80058a6:	690b      	ldr	r3, [r1, #16]
 80058a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058ac:	4293      	cmp	r3, r2
 80058ae:	bfb8      	it	lt
 80058b0:	4613      	movlt	r3, r2
 80058b2:	6033      	str	r3, [r6, #0]
 80058b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058b8:	4607      	mov	r7, r0
 80058ba:	460c      	mov	r4, r1
 80058bc:	b10a      	cbz	r2, 80058c2 <_printf_common+0x26>
 80058be:	3301      	adds	r3, #1
 80058c0:	6033      	str	r3, [r6, #0]
 80058c2:	6823      	ldr	r3, [r4, #0]
 80058c4:	0699      	lsls	r1, r3, #26
 80058c6:	bf42      	ittt	mi
 80058c8:	6833      	ldrmi	r3, [r6, #0]
 80058ca:	3302      	addmi	r3, #2
 80058cc:	6033      	strmi	r3, [r6, #0]
 80058ce:	6825      	ldr	r5, [r4, #0]
 80058d0:	f015 0506 	ands.w	r5, r5, #6
 80058d4:	d106      	bne.n	80058e4 <_printf_common+0x48>
 80058d6:	f104 0a19 	add.w	sl, r4, #25
 80058da:	68e3      	ldr	r3, [r4, #12]
 80058dc:	6832      	ldr	r2, [r6, #0]
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	42ab      	cmp	r3, r5
 80058e2:	dc26      	bgt.n	8005932 <_printf_common+0x96>
 80058e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80058e8:	1e13      	subs	r3, r2, #0
 80058ea:	6822      	ldr	r2, [r4, #0]
 80058ec:	bf18      	it	ne
 80058ee:	2301      	movne	r3, #1
 80058f0:	0692      	lsls	r2, r2, #26
 80058f2:	d42b      	bmi.n	800594c <_printf_common+0xb0>
 80058f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80058f8:	4649      	mov	r1, r9
 80058fa:	4638      	mov	r0, r7
 80058fc:	47c0      	blx	r8
 80058fe:	3001      	adds	r0, #1
 8005900:	d01e      	beq.n	8005940 <_printf_common+0xa4>
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	68e5      	ldr	r5, [r4, #12]
 8005906:	6832      	ldr	r2, [r6, #0]
 8005908:	f003 0306 	and.w	r3, r3, #6
 800590c:	2b04      	cmp	r3, #4
 800590e:	bf08      	it	eq
 8005910:	1aad      	subeq	r5, r5, r2
 8005912:	68a3      	ldr	r3, [r4, #8]
 8005914:	6922      	ldr	r2, [r4, #16]
 8005916:	bf0c      	ite	eq
 8005918:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800591c:	2500      	movne	r5, #0
 800591e:	4293      	cmp	r3, r2
 8005920:	bfc4      	itt	gt
 8005922:	1a9b      	subgt	r3, r3, r2
 8005924:	18ed      	addgt	r5, r5, r3
 8005926:	2600      	movs	r6, #0
 8005928:	341a      	adds	r4, #26
 800592a:	42b5      	cmp	r5, r6
 800592c:	d11a      	bne.n	8005964 <_printf_common+0xc8>
 800592e:	2000      	movs	r0, #0
 8005930:	e008      	b.n	8005944 <_printf_common+0xa8>
 8005932:	2301      	movs	r3, #1
 8005934:	4652      	mov	r2, sl
 8005936:	4649      	mov	r1, r9
 8005938:	4638      	mov	r0, r7
 800593a:	47c0      	blx	r8
 800593c:	3001      	adds	r0, #1
 800593e:	d103      	bne.n	8005948 <_printf_common+0xac>
 8005940:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005948:	3501      	adds	r5, #1
 800594a:	e7c6      	b.n	80058da <_printf_common+0x3e>
 800594c:	18e1      	adds	r1, r4, r3
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	2030      	movs	r0, #48	; 0x30
 8005952:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005956:	4422      	add	r2, r4
 8005958:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800595c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005960:	3302      	adds	r3, #2
 8005962:	e7c7      	b.n	80058f4 <_printf_common+0x58>
 8005964:	2301      	movs	r3, #1
 8005966:	4622      	mov	r2, r4
 8005968:	4649      	mov	r1, r9
 800596a:	4638      	mov	r0, r7
 800596c:	47c0      	blx	r8
 800596e:	3001      	adds	r0, #1
 8005970:	d0e6      	beq.n	8005940 <_printf_common+0xa4>
 8005972:	3601      	adds	r6, #1
 8005974:	e7d9      	b.n	800592a <_printf_common+0x8e>
	...

08005978 <_printf_i>:
 8005978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800597c:	7e0f      	ldrb	r7, [r1, #24]
 800597e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005980:	2f78      	cmp	r7, #120	; 0x78
 8005982:	4691      	mov	r9, r2
 8005984:	4680      	mov	r8, r0
 8005986:	460c      	mov	r4, r1
 8005988:	469a      	mov	sl, r3
 800598a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800598e:	d807      	bhi.n	80059a0 <_printf_i+0x28>
 8005990:	2f62      	cmp	r7, #98	; 0x62
 8005992:	d80a      	bhi.n	80059aa <_printf_i+0x32>
 8005994:	2f00      	cmp	r7, #0
 8005996:	f000 80d8 	beq.w	8005b4a <_printf_i+0x1d2>
 800599a:	2f58      	cmp	r7, #88	; 0x58
 800599c:	f000 80a3 	beq.w	8005ae6 <_printf_i+0x16e>
 80059a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059a8:	e03a      	b.n	8005a20 <_printf_i+0xa8>
 80059aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059ae:	2b15      	cmp	r3, #21
 80059b0:	d8f6      	bhi.n	80059a0 <_printf_i+0x28>
 80059b2:	a101      	add	r1, pc, #4	; (adr r1, 80059b8 <_printf_i+0x40>)
 80059b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059b8:	08005a11 	.word	0x08005a11
 80059bc:	08005a25 	.word	0x08005a25
 80059c0:	080059a1 	.word	0x080059a1
 80059c4:	080059a1 	.word	0x080059a1
 80059c8:	080059a1 	.word	0x080059a1
 80059cc:	080059a1 	.word	0x080059a1
 80059d0:	08005a25 	.word	0x08005a25
 80059d4:	080059a1 	.word	0x080059a1
 80059d8:	080059a1 	.word	0x080059a1
 80059dc:	080059a1 	.word	0x080059a1
 80059e0:	080059a1 	.word	0x080059a1
 80059e4:	08005b31 	.word	0x08005b31
 80059e8:	08005a55 	.word	0x08005a55
 80059ec:	08005b13 	.word	0x08005b13
 80059f0:	080059a1 	.word	0x080059a1
 80059f4:	080059a1 	.word	0x080059a1
 80059f8:	08005b53 	.word	0x08005b53
 80059fc:	080059a1 	.word	0x080059a1
 8005a00:	08005a55 	.word	0x08005a55
 8005a04:	080059a1 	.word	0x080059a1
 8005a08:	080059a1 	.word	0x080059a1
 8005a0c:	08005b1b 	.word	0x08005b1b
 8005a10:	682b      	ldr	r3, [r5, #0]
 8005a12:	1d1a      	adds	r2, r3, #4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	602a      	str	r2, [r5, #0]
 8005a18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a20:	2301      	movs	r3, #1
 8005a22:	e0a3      	b.n	8005b6c <_printf_i+0x1f4>
 8005a24:	6820      	ldr	r0, [r4, #0]
 8005a26:	6829      	ldr	r1, [r5, #0]
 8005a28:	0606      	lsls	r6, r0, #24
 8005a2a:	f101 0304 	add.w	r3, r1, #4
 8005a2e:	d50a      	bpl.n	8005a46 <_printf_i+0xce>
 8005a30:	680e      	ldr	r6, [r1, #0]
 8005a32:	602b      	str	r3, [r5, #0]
 8005a34:	2e00      	cmp	r6, #0
 8005a36:	da03      	bge.n	8005a40 <_printf_i+0xc8>
 8005a38:	232d      	movs	r3, #45	; 0x2d
 8005a3a:	4276      	negs	r6, r6
 8005a3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a40:	485e      	ldr	r0, [pc, #376]	; (8005bbc <_printf_i+0x244>)
 8005a42:	230a      	movs	r3, #10
 8005a44:	e019      	b.n	8005a7a <_printf_i+0x102>
 8005a46:	680e      	ldr	r6, [r1, #0]
 8005a48:	602b      	str	r3, [r5, #0]
 8005a4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a4e:	bf18      	it	ne
 8005a50:	b236      	sxthne	r6, r6
 8005a52:	e7ef      	b.n	8005a34 <_printf_i+0xbc>
 8005a54:	682b      	ldr	r3, [r5, #0]
 8005a56:	6820      	ldr	r0, [r4, #0]
 8005a58:	1d19      	adds	r1, r3, #4
 8005a5a:	6029      	str	r1, [r5, #0]
 8005a5c:	0601      	lsls	r1, r0, #24
 8005a5e:	d501      	bpl.n	8005a64 <_printf_i+0xec>
 8005a60:	681e      	ldr	r6, [r3, #0]
 8005a62:	e002      	b.n	8005a6a <_printf_i+0xf2>
 8005a64:	0646      	lsls	r6, r0, #25
 8005a66:	d5fb      	bpl.n	8005a60 <_printf_i+0xe8>
 8005a68:	881e      	ldrh	r6, [r3, #0]
 8005a6a:	4854      	ldr	r0, [pc, #336]	; (8005bbc <_printf_i+0x244>)
 8005a6c:	2f6f      	cmp	r7, #111	; 0x6f
 8005a6e:	bf0c      	ite	eq
 8005a70:	2308      	moveq	r3, #8
 8005a72:	230a      	movne	r3, #10
 8005a74:	2100      	movs	r1, #0
 8005a76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a7a:	6865      	ldr	r5, [r4, #4]
 8005a7c:	60a5      	str	r5, [r4, #8]
 8005a7e:	2d00      	cmp	r5, #0
 8005a80:	bfa2      	ittt	ge
 8005a82:	6821      	ldrge	r1, [r4, #0]
 8005a84:	f021 0104 	bicge.w	r1, r1, #4
 8005a88:	6021      	strge	r1, [r4, #0]
 8005a8a:	b90e      	cbnz	r6, 8005a90 <_printf_i+0x118>
 8005a8c:	2d00      	cmp	r5, #0
 8005a8e:	d04d      	beq.n	8005b2c <_printf_i+0x1b4>
 8005a90:	4615      	mov	r5, r2
 8005a92:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a96:	fb03 6711 	mls	r7, r3, r1, r6
 8005a9a:	5dc7      	ldrb	r7, [r0, r7]
 8005a9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005aa0:	4637      	mov	r7, r6
 8005aa2:	42bb      	cmp	r3, r7
 8005aa4:	460e      	mov	r6, r1
 8005aa6:	d9f4      	bls.n	8005a92 <_printf_i+0x11a>
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d10b      	bne.n	8005ac4 <_printf_i+0x14c>
 8005aac:	6823      	ldr	r3, [r4, #0]
 8005aae:	07de      	lsls	r6, r3, #31
 8005ab0:	d508      	bpl.n	8005ac4 <_printf_i+0x14c>
 8005ab2:	6923      	ldr	r3, [r4, #16]
 8005ab4:	6861      	ldr	r1, [r4, #4]
 8005ab6:	4299      	cmp	r1, r3
 8005ab8:	bfde      	ittt	le
 8005aba:	2330      	movle	r3, #48	; 0x30
 8005abc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ac0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005ac4:	1b52      	subs	r2, r2, r5
 8005ac6:	6122      	str	r2, [r4, #16]
 8005ac8:	f8cd a000 	str.w	sl, [sp]
 8005acc:	464b      	mov	r3, r9
 8005ace:	aa03      	add	r2, sp, #12
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	4640      	mov	r0, r8
 8005ad4:	f7ff fee2 	bl	800589c <_printf_common>
 8005ad8:	3001      	adds	r0, #1
 8005ada:	d14c      	bne.n	8005b76 <_printf_i+0x1fe>
 8005adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ae0:	b004      	add	sp, #16
 8005ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ae6:	4835      	ldr	r0, [pc, #212]	; (8005bbc <_printf_i+0x244>)
 8005ae8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005aec:	6829      	ldr	r1, [r5, #0]
 8005aee:	6823      	ldr	r3, [r4, #0]
 8005af0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005af4:	6029      	str	r1, [r5, #0]
 8005af6:	061d      	lsls	r5, r3, #24
 8005af8:	d514      	bpl.n	8005b24 <_printf_i+0x1ac>
 8005afa:	07df      	lsls	r7, r3, #31
 8005afc:	bf44      	itt	mi
 8005afe:	f043 0320 	orrmi.w	r3, r3, #32
 8005b02:	6023      	strmi	r3, [r4, #0]
 8005b04:	b91e      	cbnz	r6, 8005b0e <_printf_i+0x196>
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	f023 0320 	bic.w	r3, r3, #32
 8005b0c:	6023      	str	r3, [r4, #0]
 8005b0e:	2310      	movs	r3, #16
 8005b10:	e7b0      	b.n	8005a74 <_printf_i+0xfc>
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	f043 0320 	orr.w	r3, r3, #32
 8005b18:	6023      	str	r3, [r4, #0]
 8005b1a:	2378      	movs	r3, #120	; 0x78
 8005b1c:	4828      	ldr	r0, [pc, #160]	; (8005bc0 <_printf_i+0x248>)
 8005b1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b22:	e7e3      	b.n	8005aec <_printf_i+0x174>
 8005b24:	0659      	lsls	r1, r3, #25
 8005b26:	bf48      	it	mi
 8005b28:	b2b6      	uxthmi	r6, r6
 8005b2a:	e7e6      	b.n	8005afa <_printf_i+0x182>
 8005b2c:	4615      	mov	r5, r2
 8005b2e:	e7bb      	b.n	8005aa8 <_printf_i+0x130>
 8005b30:	682b      	ldr	r3, [r5, #0]
 8005b32:	6826      	ldr	r6, [r4, #0]
 8005b34:	6961      	ldr	r1, [r4, #20]
 8005b36:	1d18      	adds	r0, r3, #4
 8005b38:	6028      	str	r0, [r5, #0]
 8005b3a:	0635      	lsls	r5, r6, #24
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	d501      	bpl.n	8005b44 <_printf_i+0x1cc>
 8005b40:	6019      	str	r1, [r3, #0]
 8005b42:	e002      	b.n	8005b4a <_printf_i+0x1d2>
 8005b44:	0670      	lsls	r0, r6, #25
 8005b46:	d5fb      	bpl.n	8005b40 <_printf_i+0x1c8>
 8005b48:	8019      	strh	r1, [r3, #0]
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	6123      	str	r3, [r4, #16]
 8005b4e:	4615      	mov	r5, r2
 8005b50:	e7ba      	b.n	8005ac8 <_printf_i+0x150>
 8005b52:	682b      	ldr	r3, [r5, #0]
 8005b54:	1d1a      	adds	r2, r3, #4
 8005b56:	602a      	str	r2, [r5, #0]
 8005b58:	681d      	ldr	r5, [r3, #0]
 8005b5a:	6862      	ldr	r2, [r4, #4]
 8005b5c:	2100      	movs	r1, #0
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f7fa fba6 	bl	80002b0 <memchr>
 8005b64:	b108      	cbz	r0, 8005b6a <_printf_i+0x1f2>
 8005b66:	1b40      	subs	r0, r0, r5
 8005b68:	6060      	str	r0, [r4, #4]
 8005b6a:	6863      	ldr	r3, [r4, #4]
 8005b6c:	6123      	str	r3, [r4, #16]
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b74:	e7a8      	b.n	8005ac8 <_printf_i+0x150>
 8005b76:	6923      	ldr	r3, [r4, #16]
 8005b78:	462a      	mov	r2, r5
 8005b7a:	4649      	mov	r1, r9
 8005b7c:	4640      	mov	r0, r8
 8005b7e:	47d0      	blx	sl
 8005b80:	3001      	adds	r0, #1
 8005b82:	d0ab      	beq.n	8005adc <_printf_i+0x164>
 8005b84:	6823      	ldr	r3, [r4, #0]
 8005b86:	079b      	lsls	r3, r3, #30
 8005b88:	d413      	bmi.n	8005bb2 <_printf_i+0x23a>
 8005b8a:	68e0      	ldr	r0, [r4, #12]
 8005b8c:	9b03      	ldr	r3, [sp, #12]
 8005b8e:	4298      	cmp	r0, r3
 8005b90:	bfb8      	it	lt
 8005b92:	4618      	movlt	r0, r3
 8005b94:	e7a4      	b.n	8005ae0 <_printf_i+0x168>
 8005b96:	2301      	movs	r3, #1
 8005b98:	4632      	mov	r2, r6
 8005b9a:	4649      	mov	r1, r9
 8005b9c:	4640      	mov	r0, r8
 8005b9e:	47d0      	blx	sl
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	d09b      	beq.n	8005adc <_printf_i+0x164>
 8005ba4:	3501      	adds	r5, #1
 8005ba6:	68e3      	ldr	r3, [r4, #12]
 8005ba8:	9903      	ldr	r1, [sp, #12]
 8005baa:	1a5b      	subs	r3, r3, r1
 8005bac:	42ab      	cmp	r3, r5
 8005bae:	dcf2      	bgt.n	8005b96 <_printf_i+0x21e>
 8005bb0:	e7eb      	b.n	8005b8a <_printf_i+0x212>
 8005bb2:	2500      	movs	r5, #0
 8005bb4:	f104 0619 	add.w	r6, r4, #25
 8005bb8:	e7f5      	b.n	8005ba6 <_printf_i+0x22e>
 8005bba:	bf00      	nop
 8005bbc:	08005fe9 	.word	0x08005fe9
 8005bc0:	08005ffa 	.word	0x08005ffa

08005bc4 <memmove>:
 8005bc4:	4288      	cmp	r0, r1
 8005bc6:	b510      	push	{r4, lr}
 8005bc8:	eb01 0402 	add.w	r4, r1, r2
 8005bcc:	d902      	bls.n	8005bd4 <memmove+0x10>
 8005bce:	4284      	cmp	r4, r0
 8005bd0:	4623      	mov	r3, r4
 8005bd2:	d807      	bhi.n	8005be4 <memmove+0x20>
 8005bd4:	1e43      	subs	r3, r0, #1
 8005bd6:	42a1      	cmp	r1, r4
 8005bd8:	d008      	beq.n	8005bec <memmove+0x28>
 8005bda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005be2:	e7f8      	b.n	8005bd6 <memmove+0x12>
 8005be4:	4402      	add	r2, r0
 8005be6:	4601      	mov	r1, r0
 8005be8:	428a      	cmp	r2, r1
 8005bea:	d100      	bne.n	8005bee <memmove+0x2a>
 8005bec:	bd10      	pop	{r4, pc}
 8005bee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bf6:	e7f7      	b.n	8005be8 <memmove+0x24>

08005bf8 <_free_r>:
 8005bf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bfa:	2900      	cmp	r1, #0
 8005bfc:	d044      	beq.n	8005c88 <_free_r+0x90>
 8005bfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c02:	9001      	str	r0, [sp, #4]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f1a1 0404 	sub.w	r4, r1, #4
 8005c0a:	bfb8      	it	lt
 8005c0c:	18e4      	addlt	r4, r4, r3
 8005c0e:	f000 f913 	bl	8005e38 <__malloc_lock>
 8005c12:	4a1e      	ldr	r2, [pc, #120]	; (8005c8c <_free_r+0x94>)
 8005c14:	9801      	ldr	r0, [sp, #4]
 8005c16:	6813      	ldr	r3, [r2, #0]
 8005c18:	b933      	cbnz	r3, 8005c28 <_free_r+0x30>
 8005c1a:	6063      	str	r3, [r4, #4]
 8005c1c:	6014      	str	r4, [r2, #0]
 8005c1e:	b003      	add	sp, #12
 8005c20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c24:	f000 b90e 	b.w	8005e44 <__malloc_unlock>
 8005c28:	42a3      	cmp	r3, r4
 8005c2a:	d908      	bls.n	8005c3e <_free_r+0x46>
 8005c2c:	6825      	ldr	r5, [r4, #0]
 8005c2e:	1961      	adds	r1, r4, r5
 8005c30:	428b      	cmp	r3, r1
 8005c32:	bf01      	itttt	eq
 8005c34:	6819      	ldreq	r1, [r3, #0]
 8005c36:	685b      	ldreq	r3, [r3, #4]
 8005c38:	1949      	addeq	r1, r1, r5
 8005c3a:	6021      	streq	r1, [r4, #0]
 8005c3c:	e7ed      	b.n	8005c1a <_free_r+0x22>
 8005c3e:	461a      	mov	r2, r3
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	b10b      	cbz	r3, 8005c48 <_free_r+0x50>
 8005c44:	42a3      	cmp	r3, r4
 8005c46:	d9fa      	bls.n	8005c3e <_free_r+0x46>
 8005c48:	6811      	ldr	r1, [r2, #0]
 8005c4a:	1855      	adds	r5, r2, r1
 8005c4c:	42a5      	cmp	r5, r4
 8005c4e:	d10b      	bne.n	8005c68 <_free_r+0x70>
 8005c50:	6824      	ldr	r4, [r4, #0]
 8005c52:	4421      	add	r1, r4
 8005c54:	1854      	adds	r4, r2, r1
 8005c56:	42a3      	cmp	r3, r4
 8005c58:	6011      	str	r1, [r2, #0]
 8005c5a:	d1e0      	bne.n	8005c1e <_free_r+0x26>
 8005c5c:	681c      	ldr	r4, [r3, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	6053      	str	r3, [r2, #4]
 8005c62:	4421      	add	r1, r4
 8005c64:	6011      	str	r1, [r2, #0]
 8005c66:	e7da      	b.n	8005c1e <_free_r+0x26>
 8005c68:	d902      	bls.n	8005c70 <_free_r+0x78>
 8005c6a:	230c      	movs	r3, #12
 8005c6c:	6003      	str	r3, [r0, #0]
 8005c6e:	e7d6      	b.n	8005c1e <_free_r+0x26>
 8005c70:	6825      	ldr	r5, [r4, #0]
 8005c72:	1961      	adds	r1, r4, r5
 8005c74:	428b      	cmp	r3, r1
 8005c76:	bf04      	itt	eq
 8005c78:	6819      	ldreq	r1, [r3, #0]
 8005c7a:	685b      	ldreq	r3, [r3, #4]
 8005c7c:	6063      	str	r3, [r4, #4]
 8005c7e:	bf04      	itt	eq
 8005c80:	1949      	addeq	r1, r1, r5
 8005c82:	6021      	streq	r1, [r4, #0]
 8005c84:	6054      	str	r4, [r2, #4]
 8005c86:	e7ca      	b.n	8005c1e <_free_r+0x26>
 8005c88:	b003      	add	sp, #12
 8005c8a:	bd30      	pop	{r4, r5, pc}
 8005c8c:	20014488 	.word	0x20014488

08005c90 <sbrk_aligned>:
 8005c90:	b570      	push	{r4, r5, r6, lr}
 8005c92:	4e0e      	ldr	r6, [pc, #56]	; (8005ccc <sbrk_aligned+0x3c>)
 8005c94:	460c      	mov	r4, r1
 8005c96:	6831      	ldr	r1, [r6, #0]
 8005c98:	4605      	mov	r5, r0
 8005c9a:	b911      	cbnz	r1, 8005ca2 <sbrk_aligned+0x12>
 8005c9c:	f000 f8bc 	bl	8005e18 <_sbrk_r>
 8005ca0:	6030      	str	r0, [r6, #0]
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	4628      	mov	r0, r5
 8005ca6:	f000 f8b7 	bl	8005e18 <_sbrk_r>
 8005caa:	1c43      	adds	r3, r0, #1
 8005cac:	d00a      	beq.n	8005cc4 <sbrk_aligned+0x34>
 8005cae:	1cc4      	adds	r4, r0, #3
 8005cb0:	f024 0403 	bic.w	r4, r4, #3
 8005cb4:	42a0      	cmp	r0, r4
 8005cb6:	d007      	beq.n	8005cc8 <sbrk_aligned+0x38>
 8005cb8:	1a21      	subs	r1, r4, r0
 8005cba:	4628      	mov	r0, r5
 8005cbc:	f000 f8ac 	bl	8005e18 <_sbrk_r>
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	d101      	bne.n	8005cc8 <sbrk_aligned+0x38>
 8005cc4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005cc8:	4620      	mov	r0, r4
 8005cca:	bd70      	pop	{r4, r5, r6, pc}
 8005ccc:	2001448c 	.word	0x2001448c

08005cd0 <_malloc_r>:
 8005cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cd4:	1ccd      	adds	r5, r1, #3
 8005cd6:	f025 0503 	bic.w	r5, r5, #3
 8005cda:	3508      	adds	r5, #8
 8005cdc:	2d0c      	cmp	r5, #12
 8005cde:	bf38      	it	cc
 8005ce0:	250c      	movcc	r5, #12
 8005ce2:	2d00      	cmp	r5, #0
 8005ce4:	4607      	mov	r7, r0
 8005ce6:	db01      	blt.n	8005cec <_malloc_r+0x1c>
 8005ce8:	42a9      	cmp	r1, r5
 8005cea:	d905      	bls.n	8005cf8 <_malloc_r+0x28>
 8005cec:	230c      	movs	r3, #12
 8005cee:	603b      	str	r3, [r7, #0]
 8005cf0:	2600      	movs	r6, #0
 8005cf2:	4630      	mov	r0, r6
 8005cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cf8:	4e2e      	ldr	r6, [pc, #184]	; (8005db4 <_malloc_r+0xe4>)
 8005cfa:	f000 f89d 	bl	8005e38 <__malloc_lock>
 8005cfe:	6833      	ldr	r3, [r6, #0]
 8005d00:	461c      	mov	r4, r3
 8005d02:	bb34      	cbnz	r4, 8005d52 <_malloc_r+0x82>
 8005d04:	4629      	mov	r1, r5
 8005d06:	4638      	mov	r0, r7
 8005d08:	f7ff ffc2 	bl	8005c90 <sbrk_aligned>
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	4604      	mov	r4, r0
 8005d10:	d14d      	bne.n	8005dae <_malloc_r+0xde>
 8005d12:	6834      	ldr	r4, [r6, #0]
 8005d14:	4626      	mov	r6, r4
 8005d16:	2e00      	cmp	r6, #0
 8005d18:	d140      	bne.n	8005d9c <_malloc_r+0xcc>
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	4631      	mov	r1, r6
 8005d1e:	4638      	mov	r0, r7
 8005d20:	eb04 0803 	add.w	r8, r4, r3
 8005d24:	f000 f878 	bl	8005e18 <_sbrk_r>
 8005d28:	4580      	cmp	r8, r0
 8005d2a:	d13a      	bne.n	8005da2 <_malloc_r+0xd2>
 8005d2c:	6821      	ldr	r1, [r4, #0]
 8005d2e:	3503      	adds	r5, #3
 8005d30:	1a6d      	subs	r5, r5, r1
 8005d32:	f025 0503 	bic.w	r5, r5, #3
 8005d36:	3508      	adds	r5, #8
 8005d38:	2d0c      	cmp	r5, #12
 8005d3a:	bf38      	it	cc
 8005d3c:	250c      	movcc	r5, #12
 8005d3e:	4629      	mov	r1, r5
 8005d40:	4638      	mov	r0, r7
 8005d42:	f7ff ffa5 	bl	8005c90 <sbrk_aligned>
 8005d46:	3001      	adds	r0, #1
 8005d48:	d02b      	beq.n	8005da2 <_malloc_r+0xd2>
 8005d4a:	6823      	ldr	r3, [r4, #0]
 8005d4c:	442b      	add	r3, r5
 8005d4e:	6023      	str	r3, [r4, #0]
 8005d50:	e00e      	b.n	8005d70 <_malloc_r+0xa0>
 8005d52:	6822      	ldr	r2, [r4, #0]
 8005d54:	1b52      	subs	r2, r2, r5
 8005d56:	d41e      	bmi.n	8005d96 <_malloc_r+0xc6>
 8005d58:	2a0b      	cmp	r2, #11
 8005d5a:	d916      	bls.n	8005d8a <_malloc_r+0xba>
 8005d5c:	1961      	adds	r1, r4, r5
 8005d5e:	42a3      	cmp	r3, r4
 8005d60:	6025      	str	r5, [r4, #0]
 8005d62:	bf18      	it	ne
 8005d64:	6059      	strne	r1, [r3, #4]
 8005d66:	6863      	ldr	r3, [r4, #4]
 8005d68:	bf08      	it	eq
 8005d6a:	6031      	streq	r1, [r6, #0]
 8005d6c:	5162      	str	r2, [r4, r5]
 8005d6e:	604b      	str	r3, [r1, #4]
 8005d70:	4638      	mov	r0, r7
 8005d72:	f104 060b 	add.w	r6, r4, #11
 8005d76:	f000 f865 	bl	8005e44 <__malloc_unlock>
 8005d7a:	f026 0607 	bic.w	r6, r6, #7
 8005d7e:	1d23      	adds	r3, r4, #4
 8005d80:	1af2      	subs	r2, r6, r3
 8005d82:	d0b6      	beq.n	8005cf2 <_malloc_r+0x22>
 8005d84:	1b9b      	subs	r3, r3, r6
 8005d86:	50a3      	str	r3, [r4, r2]
 8005d88:	e7b3      	b.n	8005cf2 <_malloc_r+0x22>
 8005d8a:	6862      	ldr	r2, [r4, #4]
 8005d8c:	42a3      	cmp	r3, r4
 8005d8e:	bf0c      	ite	eq
 8005d90:	6032      	streq	r2, [r6, #0]
 8005d92:	605a      	strne	r2, [r3, #4]
 8005d94:	e7ec      	b.n	8005d70 <_malloc_r+0xa0>
 8005d96:	4623      	mov	r3, r4
 8005d98:	6864      	ldr	r4, [r4, #4]
 8005d9a:	e7b2      	b.n	8005d02 <_malloc_r+0x32>
 8005d9c:	4634      	mov	r4, r6
 8005d9e:	6876      	ldr	r6, [r6, #4]
 8005da0:	e7b9      	b.n	8005d16 <_malloc_r+0x46>
 8005da2:	230c      	movs	r3, #12
 8005da4:	603b      	str	r3, [r7, #0]
 8005da6:	4638      	mov	r0, r7
 8005da8:	f000 f84c 	bl	8005e44 <__malloc_unlock>
 8005dac:	e7a1      	b.n	8005cf2 <_malloc_r+0x22>
 8005dae:	6025      	str	r5, [r4, #0]
 8005db0:	e7de      	b.n	8005d70 <_malloc_r+0xa0>
 8005db2:	bf00      	nop
 8005db4:	20014488 	.word	0x20014488

08005db8 <_realloc_r>:
 8005db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dbc:	4680      	mov	r8, r0
 8005dbe:	4614      	mov	r4, r2
 8005dc0:	460e      	mov	r6, r1
 8005dc2:	b921      	cbnz	r1, 8005dce <_realloc_r+0x16>
 8005dc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc8:	4611      	mov	r1, r2
 8005dca:	f7ff bf81 	b.w	8005cd0 <_malloc_r>
 8005dce:	b92a      	cbnz	r2, 8005ddc <_realloc_r+0x24>
 8005dd0:	f7ff ff12 	bl	8005bf8 <_free_r>
 8005dd4:	4625      	mov	r5, r4
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ddc:	f000 f838 	bl	8005e50 <_malloc_usable_size_r>
 8005de0:	4284      	cmp	r4, r0
 8005de2:	4607      	mov	r7, r0
 8005de4:	d802      	bhi.n	8005dec <_realloc_r+0x34>
 8005de6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005dea:	d812      	bhi.n	8005e12 <_realloc_r+0x5a>
 8005dec:	4621      	mov	r1, r4
 8005dee:	4640      	mov	r0, r8
 8005df0:	f7ff ff6e 	bl	8005cd0 <_malloc_r>
 8005df4:	4605      	mov	r5, r0
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d0ed      	beq.n	8005dd6 <_realloc_r+0x1e>
 8005dfa:	42bc      	cmp	r4, r7
 8005dfc:	4622      	mov	r2, r4
 8005dfe:	4631      	mov	r1, r6
 8005e00:	bf28      	it	cs
 8005e02:	463a      	movcs	r2, r7
 8005e04:	f7ff fba4 	bl	8005550 <memcpy>
 8005e08:	4631      	mov	r1, r6
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	f7ff fef4 	bl	8005bf8 <_free_r>
 8005e10:	e7e1      	b.n	8005dd6 <_realloc_r+0x1e>
 8005e12:	4635      	mov	r5, r6
 8005e14:	e7df      	b.n	8005dd6 <_realloc_r+0x1e>
	...

08005e18 <_sbrk_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	4d06      	ldr	r5, [pc, #24]	; (8005e34 <_sbrk_r+0x1c>)
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	4604      	mov	r4, r0
 8005e20:	4608      	mov	r0, r1
 8005e22:	602b      	str	r3, [r5, #0]
 8005e24:	f7fa fe42 	bl	8000aac <_sbrk>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d102      	bne.n	8005e32 <_sbrk_r+0x1a>
 8005e2c:	682b      	ldr	r3, [r5, #0]
 8005e2e:	b103      	cbz	r3, 8005e32 <_sbrk_r+0x1a>
 8005e30:	6023      	str	r3, [r4, #0]
 8005e32:	bd38      	pop	{r3, r4, r5, pc}
 8005e34:	20014490 	.word	0x20014490

08005e38 <__malloc_lock>:
 8005e38:	4801      	ldr	r0, [pc, #4]	; (8005e40 <__malloc_lock+0x8>)
 8005e3a:	f000 b811 	b.w	8005e60 <__retarget_lock_acquire_recursive>
 8005e3e:	bf00      	nop
 8005e40:	20014494 	.word	0x20014494

08005e44 <__malloc_unlock>:
 8005e44:	4801      	ldr	r0, [pc, #4]	; (8005e4c <__malloc_unlock+0x8>)
 8005e46:	f000 b80c 	b.w	8005e62 <__retarget_lock_release_recursive>
 8005e4a:	bf00      	nop
 8005e4c:	20014494 	.word	0x20014494

08005e50 <_malloc_usable_size_r>:
 8005e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e54:	1f18      	subs	r0, r3, #4
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	bfbc      	itt	lt
 8005e5a:	580b      	ldrlt	r3, [r1, r0]
 8005e5c:	18c0      	addlt	r0, r0, r3
 8005e5e:	4770      	bx	lr

08005e60 <__retarget_lock_acquire_recursive>:
 8005e60:	4770      	bx	lr

08005e62 <__retarget_lock_release_recursive>:
 8005e62:	4770      	bx	lr

08005e64 <_init>:
 8005e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e66:	bf00      	nop
 8005e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e6a:	bc08      	pop	{r3}
 8005e6c:	469e      	mov	lr, r3
 8005e6e:	4770      	bx	lr

08005e70 <_fini>:
 8005e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e72:	bf00      	nop
 8005e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e76:	bc08      	pop	{r3}
 8005e78:	469e      	mov	lr, r3
 8005e7a:	4770      	bx	lr
