<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1250">
<title>
Component documentation - General info
</title>
<STYLE type="text/css">
body{
  background-color: white;
  margin:0px;
  font: 13px Helvetica Neue, Helvetica, Arial, sans-serif;
}
A:visited {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:link {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:active {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:hover {
	COLOR: #2D8AA7; TEXT-DECORATION: underline
}
.VSP {
	COLOR: #2D8AA7; FONT: bold italic 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.reflink {
	FONT: 11px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
 	COLOR: #2D8AA7;
}
.user_text {
	FONT: 12px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
	COLOR: #000000;
}
.bluetext {
  COLOR: #695F52;
}
.versionspec {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspecdetail {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspeclabel {
  font-style: italic;
}
LI.DEF {
  list-style-image: url(DefaultLI.gif) ;
}
LI.BAS {
	list-style-image: url(BasicLI.gif) ;
}
LI.ADV {
	list-style-image: url(AdvancedLI.gif) ;
}
LI.EXP {
	list-style-image: url(ExpertLI.gif) ;
}
.titlebox {  
  font: bold 18px Helvetica Neue, Helvetica, Arial, sans-serif;
  color: #51626F;
  margin-bottom: 10px;
}
.lefttitlebox {
  background-color:#C3CFD1;  
}
.lefttitle {
  color:#51626F;
  font: bold 11px Helvetica Neue, Helvetica, Arial, sans-serif;   
}
.beanname {
  font: bold 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding-top:6px;
  padding-bottom:5px;
  margin-bottom: 5px;
  border-bottom-style: dotted;
  border-bottom-width: 1;  
}
.descrtext {
  font-style: italic;
  font: 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;  
  padding-bottom:9px;
}
.footer {
  color: #b0b0b0; 
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  text-align: center;
  border-top-style: solid;
  border-top-color: #BOBOBO;
  border-top-width: 1px;  
  padding-top: 5px;
  margin-top: 20px;
}
.info_name {
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding: 0px;
  color: black;
}
.info_text {
  font: 11px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.text_title {
  COLOR: #000000; 
  FONT: bold 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.descr_line {
  COLOR: gray; 
  FONT: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.code {
  background-color: RGB(243, 242, 230);
  padding: 10px;
  white-space: pre;
  font-family: Courier New, Monospace;
}
</STYLE>

</head>

<body>

<table border="0"  cellspacing="0" cellpadding="0">
  <tr>
    <td valign="top" width="150" >
      <table  width="150" height="160" cellpadding="3" cellspacing="0" border="0">
        <tbody>
        <tr class="lefttitlebox">
          <td width="4"></td>
          <td align="center" valign="middle" height="30" width="128">
            <span class="lefttitle">
<b>Init_ADC</b>
            </span>
          </td>
        </tr>
        <tr height="700">
          <td width="4"></td>
          <td width="128" valign="top">
            &nbsp;<br />
            <div class="reflink">
<!---HTMLLISTBEG_SHORT DON'T CHANGE THIS LINE-->
<i>General Info</i><br />
<!---HTMLLISTEND DON'T CHANGE THIS LINE-->
<br /><br /><br />
<!--#LINKS-->
<a href="../../DOCs/BeanIndexMCUInit.html">Init.Components</a><br />
<br /><br /><br />
<center>

<img src="Init_ADC_HCS12X_b.gif" alt="Component icon"/>
<br /><i>Component icon</i>


</center>
            </div>
          </td>
        </tr>
        </tbody>
      </table>
    </td>
    <td width="1" class="lefttitlebox" valign="top">
      <table class="lefttitlebox" width="1" cellpadding="0" cellspacing="0" height="100%" border="0">
        <tr class="lefttitlebox"><td width="1"></td></tr>
      </table>
    </td>
    <td style="padding-left:15px;padding-right:10px;" valign="top" align="left" width="100%">

       <div class="titlebox">
          <div class="beanname">
            Component
            
            
            Init_ADC for HCS12X
          </div>
          <div class="descrtext">Analog-to-Digital Converter (ADC)</div>
        </div>

       <div class="text_title">
            Device Initialization
  		 </div>		 
  		 <div class="descr_line">                  
            (Description of the component parameters.)                   
       </div>

<!---DESCBEG DON'T CHANGE THIS-->
  <!--sem je mozno napsat popis, ktery BW pri pregenerovani zachova-->
<!---DESCEND DON'T CHANGE THIS-->
       <div class="user_text">
         <ul>
  <li>
<a name="PeriphDevice">
<b>Device</b></a> - Selection of the ATD device module.
</li>
<li>
<a name="SettingsGrp">
<b>Settings</b></a> - Common ATD module settings.
<ul>
  <li>
  <a name="ClockGrp">
  <b>Clock settings</b></a> - Clock/timing settings of the module.
  <ul>
        <li class="versionspecdetail">
    <a name="DischargeFGrp">
    </a><i>Settings only if ADC support optional discharge feature.</i>
    <ul>
      <li>
      <a name="Discharge">
      <b>Discharge before sampling</b></a> - If this property is set to yes, the internal sample capacitor is discharged before sampling the channel. This adds 2 A/D conversion clock periods to the sampling time.<br />
This item modifies the ATDCTL1[SMP_DIS] bit.
      </li>
    </ul>
    </li>
        <li>
    <a name="SampleTime">
    <b>Sample time</b></a> - This item selects the length of the second phase of the sample time in units of ATD conversion clock cycles.<br />
 This item modifies the SMP0, SMP1 and eventually SMP2 (if exist) bits in the ATDCTL4 register.
    </li>
    <li>
    <a name="Prescaler">
    <b>Prescaler</b></a> - This item defines the binary value of the ATD prescaler. The prescaling factor is calculated as follows: Prescaling factor = 2*(Prescaler+1).<br />
This item modifies the PRS[4:0] bits in the ATDCTL4 register.
    </li>
    <li>
    <a name="Frequency">
    <b>Frequency</b></a> - Calculated ATD module clock frequency (for information only). The value is calculated using the following formula: ATDclock = BusClock/(2*(Prescaler+1)) 
This item is influenced by the following properties: <a href="#Prescaler">Prescaler</a>.
    </li>
    <li>
    <a name="ConvTime">
    <b>Conversion time</b></a> - Calculated time of one ATD conversion period (for information only.). This value is calculated using the following formula: Conversion time = (Discharge + ATD_Resolution + SampleTime + ATD_Resolution_Constant)/ATDClock; <br />where ATD_Resolution_Constant has assigned this values:
<ul>
  <li>for 8bit and 10 bit resolution ATD_Resolution_Constant = 5</li>
  <li> for 12bit resolution is ATD_Resolution_Constant = 4</li>
</ul>
and Discharged has assigned value depended on the ADC type:
<ul>
  <li>on the S12ATD10B module Discharge = 2 A/D conversion clocks</li>
  <li>on the ADC12B is the Discharge value controlled by the <a href="#Discharge">Discharge before sampling</a> property.</li>
</ul>
This item is influenced by the following properties: <a href="#Prescaler">Prescaler</a>, <a href="#SampleTime">Sample Time</a>, <a href="#ResultDataFormats">Result data formats</a> and on the ADC12B is the Discharge controlled by the <a href="#Discharge">Discharge before sampling</a>.
    </li>
  </ul>
  </li>
  <li>
  <a name="ConvSeqLen">
  <b>Conv. sequence length</b></a> - This item controls the number of conversions per sequence.<br />
This item modifies the S1C, S2C, S4C and S8C bits in the ATDCTL3 register.
  </li>
  <li>
  <a name="ConversionMode">
  <b>Conversion mode</b></a> - This item selects whether conversion sequences are performed continuously or only once.<br />
This item modifies the SCAN bit in the ATDCTL5 register.
  </li>
  <li>
  <a name="ChannelMode">
  <b>Channel sample mode</b></a> - This property defines if the ATD converter samples only from the specified analog input channel or across channels for an entire conversion sequence.<br />
This item modifies the MULT bit in the ATDCTL5 register.
  </li>
  <li>
  <a name="ResultDataFormats">
  <b>Result data formats</b></a> - This property determines the resolution of the conversion and data format in which the conversion results are stored in the data registers.<br />
Derivatives with S12ATD10B module: This item modifies the DJM and DSGN bits in the ATDCTL5 register and the SRES8 bit in the ATDCTL4 register.<br />
Derivatives with ADC12B module: This item modifies the DJM bit in the ATDCTL3 register and SRES[1:0] bits in the ATDCTL1 register.
  </li>
  <li>
  <a name="FastFlagClear">
  <b>Fast flag clear all</b></a> - This property determines the type of clearing of interrupt flags. <br />
Value &quot;no&quot; means normal ATD flag clearing.<br />
Value &quot;yes&quot; changes all ATD conversion complete flags to a fast clear sequence. Any access to a result register will cause the associate CCF flag to clear automatically.<br />
This item modifies the AFFC bit in the ATDCTL2 register.
  </li>
    <li class="versionspecdetail">
  <a name="BFamily">
  <span class="versionspeclabel">Settings supported for Freescale HCS12 G, HY, P, VR, NE, B128, E256, HN64, HZ256, HZ64, KC128, KG128, KG256, KL128, KT256 and HCS12X derivatives only.</span></a>
  <ul>
    <li>
    <a name="WrapAroundChannel">
    <b>Wrap around channel</b></a> - This item determines the channel for wrap around when doing multi-channel conversions.<br />
This item modifies the WRAP0, WRAP1, WRAP2 and  WRAP3 bits in the ATDCTL0 register.
    </li>
  </ul>
  </li>
    <li>
  <a name="ExternalTrigger">
  <b>External trigger</b></a> - This bit enables the external trigger on ATD channel or ETRIG pins. The possibilities of external trigger depends on ADC module version.<br />
This item modifies the ETRIGE bit in the ATDCTL2 register.
  </li>
  <li>
  <a name="ExternTrigControl">
  <b>External trigger control</b></a> - This item controls the sensitivity and the polarity of the external trigger signal.<br />
This item modifies ETRIGLE bit and ETRIGP bit in the ATDCTL2 register.
  </li>
  <li>
  <a name="ResultsPlace">
  <b>Conv. results are placed in</b></a> - This property determines how the conversion results are placed in the data registers.<br />This item modifies the FIFO bit in the ATDCTL3 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Consecutive result registers</u>: The conversion counter is not reset at the beginning or ending of a conversion sequence; conversion results are placed in consecutive result registers between sequences. The result register counter wraps around when it reaches the end of the result register file. The conversion counter value in ATDSTAT0 can be used to determine where in the result register file, the current conversion result will be placed.</li>
  <li><u>Corresponding result register</u>: The A/D conversion results map into the result registers based on the conversion sequence; the result of the first conversion appears in the first result register, the second result in the second result register, and so on.</li>
</ul><br />

  </li>
  <li>
  <a name="DebugFreeze">
  <b>Background debug freeze</b></a> - This property allows to select the behavior of the ATD module during debugging when a breakpoint (Freeze Mode) is encountered.<br />
This item modifies the FRZ0 and FRZ1 bits in the ATDCTL3 register.
  </li>
  <li>
  <a name="SpecialConversion">
  <b>Special channel conversion</b></a> - This property enables special channel conversion.<br />
Derivatives with S12ATD10B module: This item modifies the SC bit in the ATDTEST1 register.<br />
Derivatives with ADC12B module: This item modifies the SC bit in the ATDTEST5 register.<br />
Note: This property switch between two lists of available channels (external/special channels) in the <a href="#ChannelSelect">Initial channel select</a> property.
  </li>
    <li class="versionspecdetail">
  <a name="RecoveryFetureGrp">
  </a><i>Settings only if ADC support ATD power down optional feature.</i>
  <ul>
    <li>
    <a name="WaitMode">
    <b>Power down in Wait mode</b></a> - This property determines behavior of the ATD module when entering Wait Mode. Disabling the ATD module in the Wait Mode reduces MCU power consumption. Because analog electronic is turned off when powered down, the ATD requires a recovery time period after exit from Wait mode.<br />
This item modifies the AWAI bit in the ATDCTL2 register.
    </li>
  </ul>
  </li>
      <li class="versionspecdetail">
  <a name="ICLKSTPFetureGrp">
  </a><i>Settings only if ADC support Internal Clock in Stop Mode</i>
  <ul>
    <li>
    <a name="ICLKSTP">
    <b>AD conversions in STOP mode</b></a> - When going into stop mode and this item is set to enabled the ATD conversion clock is automatically switched to the internally generated clock ICLK.<br />
Current conversion sequence will seamless continue. Conversion speed will change from prescaled bus<br />
frequency to the ICLK frequency (see ATD Electrical Characteristics in device description). The prescaler bits<br />
PRS4-0 in ATDCTL4 have no effect on the ICLK frequency.<br />
ATD Stop Recovery time  is required to switch back to busclock based ATDCLK when leaving StopMode.<br />
This item modifies ICLKSTP bit in ATDCTL2 register.
    </li>
  </ul>
  </li>
      <li class="versionspecdetail">
  <a name="ADC_CompareFGrp">
  </a><i>Settings only if ADC support Compare function of ADC channels.</i>
  <ul>
    <li>
    <a name="NumAutComp">
    <b>Number of automatic comparison</b></a> - Compare settings: Number of automatic comparison in the sequence.<br />
This item does not modify any bit, it's used for optimal visualization of the compare settings only.
    <br />One Item of the list looks like:<br />
  <a name="EnCompConvNum">
  <b>Enable compare for conversion number</b></a> - Set which conversion has to be compared with appropriate Compare value.<br />
This item modifies the ATDCMPE[n] bit, where n is the number of conversion in the sequence.
  <br />There are 16 modes:
  <ul>
    <li><u><a name="EnCompConvNum_0">0</a></u> - The following items are displayed in this mode:
  <ul>
    <li>
    <a name="CmpVal">
    <b>Compare value</b></a> - Value for compare with analog input, this item modifies the ATDDRn register, where n is the number of conversion in the sequence.
    </li>
    <li>
    <a name="CompareOperator">
    <b>Set flag if result of conversion is</b></a> - This item selects the operator for comparison of conversion results.<br />
This item modifies the ATDCMPHT[n] bit, where n is the number of conversion in the sequence.
    </li>
  </ul>
  </li>
  <li><u><a name="EnCompConvNum_1">1</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_2">2</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_3">3</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_4">4</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_5">5</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_6">6</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_7">7</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_8">8</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_9">9</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_10">10</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_11">11</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_12">12</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_13">13</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_14">14</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="EnCompConvNum_15">15</a></u> - <i>See <u><a href="#EnCompConvNum_0">0</a></u> mode for items available in this mode.</i>
</li>
</ul>
    </li>
  </ul>
  </li>
  </ul>
</li>
<li>
<a name="PinsGrp">
<b>Pins/Signals</b></a> - Module pins/signals settings.
<ul>
  <li>
  <a name="UseExtTrig">
  <b>External trigger</b></a> - This property allows to select external trigger source.<br />
The following items are available only if the group is enabled (the value is "yes"):<br />

  <ul>
    <li>
    <a name="TrgSrc">
    <b>External trigger source</b></a> - Select external trigger source.<br />
This item modifies the ETRIGSEL bit and ETRIGCH[3:0] bits in the ATDCTL1 register.
    </li>
    <li>
    <a name="DigInTrgSrc">
    <b>Digital Input</b></a> - This item controls the digital input buffer from the analog input pin.<br />
This item modifies the IENx bit in the ATDDIEN register.<br />
For proper functionality of ADC trigger:<br />
1) this property should be set to disabled if there is ETRIG pin/signal used<br />
2) this property should be set to enabled if there is ADC channel pin/signal used as trigger
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelsGrp">
  <b>ADC input pins</b></a> - This item increases or decreases number of used input pins
  <br />One Item of the list looks like:<br />
  <a name="ChannelGrp">
  <b>Input Pin0</b></a> - Input channel group
  <ul>
    <li>
    <a name="Pin">
    <b>Pin</b></a> - Select pin name
    </li>
    <li>
    <a name="DigIn">
    <b>Digital Input</b></a> - This item controls the digital input buffer from the analog input pin.<br />
This item modifies the IENx bit in the ATDDIEN register.<br />
For proper functionality of ADC channel input this property should be set to disabled.
    </li>
        <li class="versionspecdetail">
    <a name="HVIFetureGrp">
    </a><i>Settings only if ADC channel is High voltage input type.</i>
    <ul>
      <li>
      <a name="HVI">
      </a>
  <li>
  <a name="HVIGrp">
  <b>High voltage input</b></a> - High voltage input (HVI)
  <ul>
    <li>
    <a name="HVIDirectConnection">
    <b>Direct connection</b></a> - Switch between the input voltage divider and direct connection on the pin routed to ADC.<br />
This item modifies the PTADIRp bit in register PTAp, where p is Port name, e.g.: PADIRL in PTAL for port L.
    </li>
    <li>
    <a name="HVIImpConverter">
    <b>Impedance converter</b></a> - Allow to bypass and power down impedance converter stage in the signal path from pin to ADC.<br />This property takes effect only if the Direct connection is enabled.<br />This item modifies the PTABYPp bit in register PTAp, where p is Port name, e.g.: PTABYPL in PTAL for port L.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Active</u>: Impedance converter stage is used in the signal path form pin to ADC.</li>
  <li><u>Bypassed</u>: Bypass and power down impedance converter stage in the signal path from pin to ADC.</li>
</ul><br />

    </li>
    <li>
    <a name="HVIOpenInputDetection">
    <b>Open input detection</b></a> - Enables/disables open input detection mode.<br />
This property takes effect only if the Direct connection is disabled and MCU is not in STOP mode.
This item modifies the PTTEp bit in register PTAp, where p is Port name, e.g.: PTTEL in PTAL for port L.
    </li>
    <li>
    <a name="HVIPullSelect">
    <b>Pull Select</b></a> - Selects pull device for open input detection.<br />By default the pull down is selected as part of the input voltage divider. Only in open input detection mode the pull up could be selected.<br />This property takes effect only if MCU is not in STOP mode.
This item modifies the PTPSp bit in register PTAp, where p is Port name, e.g.: PTPSL in PTAL for port L.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Pull down</u>: Pull down select in analog mode for open input detection. Default state.</li>
  <li><u>Pull up</u>: Pull up select in analog mode for open input detection.</li>
</ul><br />

    </li>
    <li>
    <a name="HVIInputRatio_Sel">
    <b>Select input ratio</b></a> - Selects the input ratio of the HVI.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Ratio L</u>: Ratio L is selected.</li>
  <li><u>Ratio H</u>: Ratio H is selected.</li>
</ul><br />

    </li>
  </ul>
  </li>
      </li>
    </ul>
    </li>
      </ul>
  </li>
</ul>
</li>
<li>
<a name="IntGrp">
<b>Interrupts</b></a> - Interrupt settings of the module.
<ul>
  <li>
  <a name="SeqComplGrp">
  <b>Sequence Complete</b></a> - Sequence Complete interrupt settings.
  <ul>
    <li>
    <a name="SeqComplInt">
    <b>Sequence complete interrupt</b></a> - Enable Sequence Complete interrupt.<br />
This item modifies the ASCIE bit in the ATDCTL2 register.
    </li>
    <li>
    <a name="ADCInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="ADCPriority">
    <b>Priority</b></a> - Priority of sequence complete interrupt.
    </li>
    <li>
    <a name="ISRHandleADC">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
    <li class="versionspecdetail">
  <a name="ADC_CompareFGrp0">
  </a><i>Settings only if ADC support Compare function of ADC channels.</i>
  <ul>
    <li>
    <a name="SeqComplGrp0">
    <b>Compare</b></a> - Sequence Compare interrupt settings
    <ul>
      <li>
      <a name="ADCInt_CompEnable">
      <b>Compare interrupt</b></a> - Enable Compare interrupt.<br />
This item modifies the ACMPIE bit in the ATDCTL2 register.
      </li>
      <li>
      <a name="ADCInt_Comp">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="ADCInt_CompPriority">
      <b>Priority</b></a> - Priority of compare interrupt.
      </li>
      <li>
      <a name="ISRHandleADC_Comp">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  </ul>
</li>
<li>
<a name="InitGrp">
<b>Initialization</b></a> - Initialization options of the module.
<ul>
    <li class="versionspecdetail">
  <a name="RecoveryFetureGrp1">
  </a><i>Settings only if ADC support ATD power down optional feature.</i>
  <ul>
    <li>
    <a name="ModuleEn">
    <b>Module</b></a> - Module power up - this property provides on/off control over the AD module allowing reduced MCU power consumption.<br />
This item modifies the ADPU bit in the ATDCTL2 register.
    </li>
  </ul>
  </li>
      <li class="versionspecdetail">
  <a name="RVAFetureGrp">
  </a><i>Settings only if ADC has dedicated Reference voltage attenuator (RVA) device.</i>
  <ul>
    <li>
    <a name="RVA">
    </a>
  <li>
  <a name="RVAGrp">
  <b>Reference voltage attenuator</b></a> - Reference voltage attenuator (RVA)
  <ul>
    <li>
    <a name="RVAEnableRVA">
    <b>Enable RVA</b></a> - Enables/disables the reference voltage attenuator (RVA) module.
    </li>
  </ul>
  </li>
    </li>
  </ul>
  </li>
    <li>
  <a name="StartADConv">
  <b>Start ADC conversion</b></a> - This property determines if the AD conversion is started immediately after module initialization. The property <a href="#ModuleEn">Module</a> must be enabled for this property to take effect.<br />
The following items are available only if the group is enabled (the value is "yes"):<br />

  <ul>
    <li>
    <a name="ChannelSelect">
    <b>Initial channel select</b></a> - This item selects the initial input channel(s) to start the conversion with. In the case of multiple channel conversions (MULT=1), this selection represents the first channel to be examined in the conversion sequence.<br />
This item modifies CA, CB, CC and CD bits in the ATDCTL5 register.<br />
Note: If you don't see required channel please try to change the <a href="#SpecialConversion">Special channel conversion</a> property to switch channel list in <a href="#ChannelSelect">Initial channel select</a> property to view internal or special channels, like HVI or Voltage references.
    </li>
  </ul>
  </li>
    <li class="versionspecdetail">
  <a name="RecoveryFetureGrp0">
  </a><i>Settings only if ADC support ATD power down optional feature.</i>
  <ul>
    <li>
    <a name="RecoveryDelay">
    <b>Generate recovery delay</b></a> - This property enables to place a delay loop in the init. code after the AD module is enabled. Because analog electronic is turned off when powered down, the ATD module requires a recovery time period (approx. 20us) after ADPU bit is enabled.
    </li>
  </ul>
  </li>
  </ul>
</li>

         </ul>
       </div>
  
       <p class="footer">
         PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
         <br />
         Copyright 1997 - 2011 Freescale Semiconductor, Inc.
       </p>
     
    </td>
  </tr>

</table>

</body>
</html>
