#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb  4 16:10:00 2019
# Process ID: 24143
# Log file: /media/vaibhavj/vaibhav/CS220Labs/Lab4_1/LCD_driver/planAhead_run_1/planAhead.log
# Journal file: /media/vaibhavj/vaibhav/CS220Labs/Lab4_1/LCD_driver/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/vaibhavj/vaibhav/CS220Labs/Lab4_1/LCD_driver/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin M18 [get_ports lcd_e]
endgroup
set_property iostandard LVCMOS33 [get_ports [list lcd_e]]
set_property drive 4 [get_ports [list lcd_e]]
startgroup
set_property package_pin L18 [get_ports lcd_rs]
endgroup
set_property iostandard LVCMOS33 [get_ports [list lcd_rs]]
set_property drive 4 [get_ports [list lcd_rs]]
startgroup
set_property package_pin L17 [get_ports lcd_w]
endgroup
set_property iostandard LVCMOS33 [get_ports [list lcd_w]]
set_property drive 4 [get_ports [list lcd_w]]
startgroup
set_property package_pin M15 [get_ports {db[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {db[2]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {db[1]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {db[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {db[3]} {db[2]} {db[1]} {db[0]}]]
set_property drive 4 [get_ports [list {db[3]} {db[2]} {db[1]} {db[0]}]]
save_constraints
