

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_118_1'
================================================================
* Date:           Tue May 20 21:00:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_116_p2     |         +|   0|  0|  14|           7|           1|
    |icmp_ln118_fu_110_p2    |      icmp|   0|  0|  15|           7|           8|
    |select_ln119_fu_141_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln120_fu_158_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  35|          17|          13|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_46                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_46                  |  7|   0|    7|          0|
    |zext_ln118_reg_177       |  7|   0|   64|         57|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   74|         57|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_118_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_118_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_118_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_118_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_118_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_118_1|  return value|
|img_pos_address0  |  out|    6|   ap_memory|                               img_pos|         array|
|img_pos_ce0       |  out|    1|   ap_memory|                               img_pos|         array|
|img_pos_q0        |   in|    8|   ap_memory|                               img_pos|         array|
|in_pos_address0   |  out|    6|   ap_memory|                                in_pos|         array|
|in_pos_ce0        |  out|    1|   ap_memory|                                in_pos|         array|
|in_pos_we0        |  out|    1|   ap_memory|                                in_pos|         array|
|in_pos_d0         |  out|    2|   ap_memory|                                in_pos|         array|
|img_neg_address0  |  out|    6|   ap_memory|                               img_neg|         array|
|img_neg_ce0       |  out|    1|   ap_memory|                               img_neg|         array|
|img_neg_q0        |   in|    8|   ap_memory|                               img_neg|         array|
|in_neg_address0   |  out|    6|   ap_memory|                                in_neg|         array|
|in_neg_ce0        |  out|    1|   ap_memory|                                in_neg|         array|
|in_neg_we0        |  out|    1|   ap_memory|                                in_neg|         array|
|in_neg_d0         |  out|    2|   ap_memory|                                in_neg|         array|
+------------------+-----+-----+------------+--------------------------------------+--------------+

