* Z:\mnt\design.r\spice\examples\4280.asc
M쬞1 N001 N003 OUT OUT Si4864DY
R1 IN N001 0.5m
R2 IN N007 34K
R3 N008 N007 1.74K
R4 N008 0 2.67K
R5 OUT N005 25.1K
R6 0 N005 3.57K
R7 OUT N009 24K
C1 N012 0 .068
C2 N013 0 .068
C3 N014 0 4
V1 N010 0 PWL(0 3.1)
V2 IN 0 PWL(0 0 100u 10 6 10 6.0000001 14)
C4 OUT 0 2000
R8 0 OUT 1000
M쬞2 OUT N004 N002 N002 Si4864DY
V3 N004 0 PWL(0 0 6.2 0 6.2001 12)
R9 N003 N006 10
R10 0 N002 .05
V4 N011 0 PWL(0 3.1 1 3.1 1.0001 0)
XU1 N007 N008 N012 0 N010 N011 N014 N013 N009 N005 OUT N006 N001 IN IN LTC4280 LTC4280 LTC4280 uvautoretry=1 ovautoretry=1 ocautoretry=0
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 16
* Simulates short
* Simulates board detection
.lib LTC4280.sub
.backanno
.end
