WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 32 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 32 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 3 min 32 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6081097 heartbeat IPC: 2.79248 cumulative IPC: 2.79248 (Simulation time: 0 hr 7 min 20 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9355030 heartbeat IPC: 3.05443 cumulative IPC: 2.91759 (Simulation time: 0 hr 10 min 54 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12568183 heartbeat IPC: 3.11221 cumulative IPC: 2.9797 (Simulation time: 0 hr 14 min 41 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15807687 heartbeat IPC: 3.0869 cumulative IPC: 3.0058 (Simulation time: 0 hr 18 min 26 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 19041076 heartbeat IPC: 3.09274 cumulative IPC: 3.02279 (Simulation time: 0 hr 21 min 45 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 16541030 cumulative IPC: 3.02279 (Simulation time: 0 hr 21 min 45 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 16541030 (Simulation time: 0 hr 21 min 45 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.02279 instructions: 50000004 cycles: 16541030
CPU 0 Branch Prediction Accuracy: 97.6692% MPKI: 3.92448 Average ROB Occupancy at Mispredict: 50.5187
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53074
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.39042
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

LLC TOTAL       ACCESS:       1127  HIT:          0  MISS:       1127
LLC LOAD         ACCESS:       1030  HIT:          0  MISS:       1030
LLC RFO          ACCESS:         71  HIT:          0  MISS:         71
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 104.613 cycles
cpu0_DTLB TOTAL       ACCESS:   11121351  HIT:   11121302  MISS:         49
cpu0_DTLB LOAD         ACCESS:   11121351  HIT:   11121302  MISS:         49
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 101.796 cycles
cpu0_ITLB TOTAL       ACCESS:     505814  HIT:     505766  MISS:         48
cpu0_ITLB LOAD         ACCESS:     505814  HIT:     505766  MISS:         48
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 165 cycles
cpu0_L1D TOTAL       ACCESS:   13508839  HIT:   13508021  MISS:        818
cpu0_L1D LOAD         ACCESS:    7651174  HIT:    7651078  MISS:         96
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5857627  HIT:    5856931  MISS:        696
cpu0_L1D TRANSLATION  ACCESS:         38  HIT:         12  MISS:         26
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.3802 cycles
cpu0_L1I TOTAL       ACCESS:     612238  HIT:     563503  MISS:      48735
cpu0_L1I LOAD         ACCESS:     612238  HIT:     563503  MISS:      48735
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.17062 cycles
cpu0_L2C TOTAL       ACCESS:      23093  HIT:      21966  MISS:       1127
cpu0_L2C LOAD         ACCESS:      22996  HIT:      21966  MISS:       1030
cpu0_L2C RFO          ACCESS:         71  HIT:          0  MISS:         71
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.613 cycles
cpu0_STLB TOTAL       ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD         ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 339.865 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        788
  ROW_BUFFER_MISS:        339
 AVG DBUS CONGESTED CYCLE:    3.87329
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

