
always @(posedge clk) begin
    if (L)
        Q <= R;
    else if (E)
        Q <= w;
end
endmodule