#define MX6UL_UART7_BASE_ADDR (ATZ1_BASE_ADDR + 0x18000)
#define LCDIF_CTRL_WORD_LENGTH_8BIT (1 << 8)
#define __DBL_MIN_EXP__ (-1021)
#define __HQ_FBIT__ 15
#define __FLT32X_MAX_EXP__ 1024
#define MXS_GPMI_BASE (APBH_DMA_ARB_BASE_ADDR + 0x02000)
#define CCM_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x44000)
#define IS_MODULE(option) config_enabled(option ##_MODULE)
#define BEE_BASE_ADDR (ATZ1_BASE_ADDR + 0x44000)
#define CONFIG_VIDEO_BMP_LOGO 
#define __UINT_LEAST16_MAX__ 0xffff
#define __ARM_SIZEOF_WCHAR_T 4
#define __ATOMIC_ACQUIRE 2
#define __SFRACT_IBIT__ 0
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __GCC_IEC_559_COMPLEX 0
#define CONFIG_BOOTM_NETBSD 1
#define CONFIG_BOOTCOMMAND "run findfdt;" "mmc dev ${mmcdev};" "mmc dev ${mmcdev}; if mmc rescan; then " "if run loadbootscript; then " "run bootscript; " "else " "if run loadimage; then " "run mmcboot; " "else run netboot; " "fi; " "fi; " "else run netboot; fi"
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UINT_LEAST8_TYPE__ unsigned char
#define CONFIG_BOARD_EARLY_INIT_F 
#define MX6SL_UART4_BASE_ADDR (ATZ1_BASE_ADDR + 0x38000)
#define LCDIF_CTRL2_ODD_LINE_PATTERN_OFFSET 16
#define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN (1 << 13)
#define CONFIG_VGA_AS_SINGLE_DEVICE 
#define PCIE_ARB_BASE_ADDR 0x08000000
#define __DQ_FBIT__ 63
#define USDHC4_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x1C000)
#define __INTMAX_C(c) c ## LL
#define __ARM_FEATURE_SAT 1
#define CONFIG_MXC_USB_FLAGS 0
#define CONFIG_IMX_CONFIG board/freescale/mx6ull_alientek_emmc/imximage.cfg
#define __ULFRACT_FBIT__ 32
#define CONFIG_CMD_ITEST 1
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __CHAR_BIT__ 8
#define __USQ_IBIT__ 0
#define MX6UL_LCDIF1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x48000)
#define LCDIF_TIMING_DATA_HOLD_OFFSET 8
#define __UINT8_MAX__ 0xff
#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
#define CONFIG_BOOTM_VXWORKS 1
#define __ACCUM_FBIT__ 15
#define __WINT_MAX__ 0xffffffffU
#define SZ_128K 0x00020000
#define SZ_128M 0x08000000
#define __FLT32_MIN_EXP__ (-125)
#define LCDIF_CTRL_DATA_SHIFT_DIR (1 << 26)
#define CONFIG_CMD_EDITENV 1
#define LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD (1 << 22)
#define MMDC_P1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x34000)
#define __USFRACT_FBIT__ 8
#define LCDIF_CTRL_YCBCR422_INPUT (1 << 29)
#define ECSPI3_BASE_ADDR (ATZ1_BASE_ADDR + 0x10000)
#define LCDIF_VDCTRL0_ENABLE_POL (1 << 24)
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __SIZE_MAX__ 0xffffffffU
#define CONFIG_CMD_SETEXPR 1
#define LCDIF_CTRL_WORD_LENGTH_18BIT (2 << 8)
#define MXS_APBH_BASE APBH_DMA_ARB_BASE_ADDR
#define __ARM_ARCH_ISA_ARM 1
#define __WCHAR_MAX__ 0xffffffffU
#define PWM2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4000)
#define MX6SLL_LCDIF_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x78000)
#define __LACCUM_IBIT__ 32
#define ___config_enabled(__ignored,val,...) val
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_IEC_559 0
#define __FLT32X_DECIMAL_DIG__ 17
#define UART5_BASE (AIPS2_OFF_BASE_ADDR + 0x74000)
#define __FLT_EVAL_METHOD__ 0
#define GPV4_BASE_ADDR 0x00F00000
#define __unix__ 1
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __FLT64_DECIMAL_DIG__ 17
#define CONFIG_HAS_VBAR 1
#define CONFIG_CMD_ENV_EXISTS 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define MX6SX_UART6_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0xA0000)
#define CONFIG_CMD_CRC32 1
#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
#define LCDIF_CTRL1_RESET (1 << 0)
#define CONFIG_SYS_LONGHELP 
#define LCDIF_CTRL_DATA_FORMAT_16_BIT (1 << 3)
#define __FRACT_FBIT__ 15
#define CONFIG_IS_MODULE(option) config_enabled(CONFIG_VAL(option ##_MODULE))
#define M4_BOOTROM_BASE_ADDR 0x007F8000
#define LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK (0xfff << 16)
#define CONFIG_VIDEO_MXS 
#define CONFIG_SYS_GENERIC_BOARD 1
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
#define __SIG_ATOMIC_TYPE__ int
#define __UACCUM_FBIT__ 16
#define __DBL_MIN_10_EXP__ (-307)
#define CONFIG_DISPLAY_BOARDINFO 
#define __FINITE_MATH_ONLY__ 0
#define CONFIG_CMD_XIMG 1
#define CONFIG_CMD_CACHE 
#define __ARMEL__ 1
#define CONFIG_EXPERT 1
#define CONFIG_POWER_PFUZE3000_I2C_ADDR 0x08
#define CONFIG_STACKSIZE SZ_128K
#define CONFIG_BOOTDELAY 3
#define __LFRACT_IBIT__ 0
#define CAAM_ARB_END_ADDR 0x00107FFF
#define __GNUC_PATCHLEVEL__ 0
#define __FLT32_HAS_DENORM__ 1
#define SZ_32K 0x00008000
#define SYSCNT_CTRL_IPS_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x5C000)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define CONFIG_SPI_FLASH 
#define __UINT_FAST8_MAX__ 0xff
#define __has_include(STR) __has_include__(STR)
#define __DEC64_MAX_EXP__ 385
#define __INT8_C(c) c
#define CONFIG_NR_DRAM_BANKS 1
#define LCDIF_CTRL2_BURST_LEN_8 (1 << 20)
#define FEC_QUIRK_ENET_MAC 
#define CONFIG_IMX_VIDEO_SKIP 
#define __INT_LEAST8_WIDTH__ 8
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __SA_FBIT__ 15
#define CONFIG_FS_FAT 
#define LCDIF2_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x24000)
#define CONFIG_BOOTM_RTEMS 1
#define CONFIG_SYS_CBSIZE 512
#define __SHRT_MAX__ 0x7fff
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __FRACT_MAX__ 0X7FFFP-15R
#define SZ_512M 0x20000000
#define SNVS_GPR_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x94000)
#define ____config_val(__ignored,val,...) val
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET 
#define __MX6ULL_ALIENTEK_EMMC_CONFIG_H 
#define __UFRACT_FBIT__ 16
#define CONFIG_BOOTM_LINUX 1
#define __KERNEL__ 1
#define ESAI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x24000)
#define CSI_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x44000)
#define PRIVATE_TIMERS_WD_BASE_ADDR 0x00A00600
#define CONFIG_ARCH_MX6 1
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_GBR (0x2 << 12)
#define __UFRACT_MIN__ 0.0UR
#define __UINT_LEAST8_MAX__ 0xff
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define CONFIG_BOARD_LATE_INIT 
#define __UINTMAX_TYPE__ long long unsigned int
#define ENET_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x8000)
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define CONFIG_CREATE_ARCH_SYMLINK 1
#define CONFIG_CMD_CONSOLE 1
#define CONFIG_SUPPORT_OF_CONTROL 1
#define AIPS1_ARB_END_ADDR 0x020FFFFF
#define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_OFFSET 18
#define __linux 1
#define __DEC32_EPSILON__ 1E-6DF
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
#define GPIO4_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x28000)
#define __CHAR_UNSIGNED__ 1
#define LCDIF_CTRL1_OVERFLOW_IRQ (1 << 11)
#define QSPI1_ARB_BASE_ADDR 0x60000000
#define CONFIG_SYS_CPU "armv7"
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_RBG (0x1 << 12)
#define CONFIG_MII 
#define __UINT32_MAX__ 0xffffffffU
#define CONFIG_CMD_FAT 
#define LCDIF_CTRL2_READ_MODE_6_BIT_INPUT (1 << 8)
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __TA_IBIT__ 64
#define __LDBL_MAX_EXP__ 1024
#define PHYS_SDRAM_SIZE SZ_512M
#define __WINT_MIN__ 0U
#define ATZ3_BASE_ADDR AIPS3_ARB_BASE_ADDR
#define __linux__ 1
#define CONFIG_SYS_CACHELINE_SIZE 64
#define CONFIG_MMC 
#define EPIT1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x50000)
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_RGB (0x0 << 12)
#define __INT_LEAST16_WIDTH__ 16
#define __ULLFRACT_MIN__ 0.0ULLR
#define __SCHAR_MAX__ 0x7f
#define SZ_512K 0x00080000
#define __WCHAR_MIN__ 0U
#define MX6SX_WDOG3_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x88000)
#define __INT64_C(c) c ## LL
#define __DBL_DIG__ 15
#define SAI3_BASE_ADDR (ATZ1_BASE_ADDR + 0x30000)
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define LCDIF_CTRL1_OVERFLOW_IRQ_EN (1 << 15)
#define GPV0_BASE_ADDR 0x00B00000
#define CONFIG_REVISION_TAG 
#define CONFIG_SYS_FSL_CLK 
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define LCDIF_TRANSFER_COUNT_H_COUNT_OFFSET 0
#define CONFIG_CMD_MISC 1
#define IP2APB_TZASC1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x50000)
#define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK 0x3ffff
#define CONFIG_SYSCOUNTER_TIMER 
#define AIPS3_CONFIG_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x7C000)
#define __SIZEOF_INT__ 4
#define __SIZEOF_POINTER__ 4
#define MMDC0_ARB_BASE_ADDR 0x80000000
#define __USACCUM_IBIT__ 8
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_GRB (0x3 << 12)
#define __USER_LABEL_PREFIX__ 
#define config_enabled(cfg) _config_enabled(cfg)
#define CONFIG_ENV_OFFSET (12 * SZ_64K)
#define CONFIG_MXC_OCOTP 
#define CONFIG_DM_DEVICE_REMOVE 1
#define __CONFIG_UNCMD_SPL_H__ 
#define CONFIG_MX6 1
#define __STDC_HOSTED__ 1
#define MX6UL_ADC2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x1C000)
#define __LDBL_HAS_INFINITY__ 1
#define SZ_256K 0x00040000
#define SZ_256M 0x10000000
#define CONFIG_ENV_OVERWRITE 
#define CONFIG_CMD_NET 1
#define CONFIG_CMD_NFS 1
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define PWM5_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x70000)
#define I2C3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x28000)
#define __HA_IBIT__ 8
#define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_OFFSET 0
#define APBH_DMA_ARB_END_ADDR 0x0180BFFF
#define ROMCP_ARB_END_ADDR 0x000FFFFF
#define __FLT32_DIG__ 6
#define __TQ_IBIT__ 0
#define AIPS1_ON_BASE_ADDR (ATZ1_BASE_ADDR + 0x7C000)
#define LCDIF_CTRL1_VSYNC_EDGE_IRQ (1 << 8)
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define CONFIG_ENV_SIZE SZ_8K
#define __APCS_32__ 1
#define __SHRT_WIDTH__ 16
#define CONFIG_SUPPORT_RAW_INITRD 
#define MX6UL_SNVS_LP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x30000)
#define LCDIF_CTRL_LCD_DATABUS_WIDTH_18BIT (2 << 10)
#define __USFRACT_IBIT__ 0
#define LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK (0x7 << 1)
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define CONFIG_CMD_FS_GENERIC 
#define CONFIG_CMD_PING 
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __DEC32_MAX__ 9.999999E96DF
#define LCDIF_TIMING_DATA_HOLD_MASK (0xff << 8)
#define WDOG2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x40000)
#define _CONFIG_DEFAULTS_H_ 
#define __DA_IBIT__ 32
#define __ARM_SIZEOF_MINIMAL_ENUM 4
#define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
#define LCDIF_CTRL_SHIFT_NUM_BITS_MASK (0x1f << 21)
#define __FLT32X_HAS_INFINITY__ 1
#define LCDIF_CTRL2_READ_PACK_DIR (1 << 10)
#define __INT32_MAX__ 0x7fffffff
#define CONFIG_CMD_MEMTEST 
#define GPT1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x18000)
#define __UQQ_FBIT__ 8
#define __INT_WIDTH__ 32
#define __SIZEOF_LONG__ 4
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define IMX_FEC_BASE ENET2_BASE_ADDR
#define __UINT16_C(c) c
#define __PTRDIFF_WIDTH__ 32
#define CONFIG_SYS_MMC_ENV_DEV 1
#define __U_BOOT_LDS__ 
#define __DECIMAL_DIG__ 17
#define __LFRACT_EPSILON__ 0x1P-31LR
#define CONFIG_SYS_I2C_SPEED 100000
#define LCDIF_CTRL1_BYTE_PACKING_FORMAT_OFFSET 16
#define LCDIF_CTRL_WORD_LENGTH_MASK (0x3 << 8)
#define __FLT64_EPSILON__ 2.2204460492503131e-16F64
#define __ULFRACT_MIN__ 0.0ULR
#define __gnu_linux__ 1
#define AIPS2_BASE_ADDR AIPS2_ON_BASE_ADDR
#define __INTMAX_WIDTH__ 64
#define __has_include_next(STR) __has_include_next__(STR)
#define _config_enabled(value) __config_enabled(__ARG_PLACEHOLDER_ ##value)
#define AIPS2_ON_BASE_ADDR (ATZ2_BASE_ADDR + 0x7C000)
#define CONFIG_LOCALVERSION ""
#define LCDIF_VDCTRL0_HSYNC_POL (1 << 26)
#define MX6UL_UART6_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x7C000)
#define CONFIG_HAVE_GENERIC_BOARD 1
#define CONFIG_SYS_BOOTM_LEN 0x1000000
#define __LDBL_HAS_QUIET_NAN__ 1
#define LCDIF_CTRL1_BM_ERROR_IRQ (1 << 25)
#define CONFIG_SYS_TEXT_BASE 0x87800000
#define __ULACCUM_IBIT__ 32
#define __FLT64_MANT_DIG__ 53
#define CONFIG_CC_OPTIMIZE_FOR_SIZE 1
#define ARM_BASE_ADDR (ATZ2_BASE_ADDR)
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __GNUC__ 7
#define CONFIG_REGEX 1
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define CONFIG_SYS_CONFIG_NAME "mx6ull_alientek_emmc"
#define __HQ_IBIT__ 0
#define SPDIF_BASE_ADDR (ATZ1_BASE_ADDR + 0x04000)
#define OCOTP_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x3C000)
#define CONFIG_CMD_FLASH 1
#define __FLT_HAS_DENORM__ 1
#define __SIZEOF_LONG_DOUBLE__ 8
#define MX6SL_UART3_BASE_ADDR (ATZ1_BASE_ADDR + 0x34000)
#define CONFIG_CMD_SAVEENV 1
#define USDHC3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x18000)
#define __BIGGEST_ALIGNMENT__ 8
#define CONFIG_MXC_GPT_HCLK 
#define CONFIG_MXC_UART 
#define __FLT64_MAX_10_EXP__ 308
#define LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_OFFSET 16
#define CONFIG_SPLASH_SCREEN 
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
#define LCDIF_CTRL1_UNDERFLOW_IRQ (1 << 10)
#define CONFIG_BOOTM_PLAN9 1
#define CONFIG_IS_BUILTIN(option) config_enabled(CONFIG_VAL(option))
#define DO_DEPS_ONLY 1
#define __DQ_IBIT__ 0
#define __FLT32_HAS_INFINITY__ 1
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define CONFIG_VIDEO_BMP_RLE8 
#define LCDIF_CTRL_DATA_FORMAT_24_BIT (1 << 1)
#define AIPS3_ON_BASE_ADDR (ATZ3_BASE_ADDR + 0x7C000)
#define __ULFRACT_IBIT__ 0
#define __INT_FAST32_MAX__ 0x7fffffff
#define LCDIF_CTRL1_UNDERFLOW_IRQ_EN (1 << 14)
#define __DBL_HAS_INFINITY__ 1
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
#define MMDC_P0_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x30000)
#define is_mx6ull_9x9_evk() CONFIG_IS_ENABLED(TARGET_MX6ULL_9X9_EVK)
#define __ACCUM_IBIT__ 16
#define ECSPI2_BASE_ADDR (ATZ1_BASE_ADDR + 0x0C000)
#define LCDIF_CTRL_DOTCLK_MODE (1 << 17)
#define __DEC32_MIN_EXP__ (-94)
#define CONFIG_SYS_FSL_SEC_ADDR CAAM_BASE_ADDR
#define PWM1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x0000)
#define __INTPTR_WIDTH__ 32
#define MX6SLL_UART4_BASE_ADDR (ATZ1_BASE_ADDR + 0x18000)
#define LCDIF_CTRL_WORD_LENGTH_16BIT (0 << 8)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define LCDIF_CTRL_CSC_DATA_SWIZZLE_MASK (0x3 << 12)
#define LCDIF_CTRL2_OUTSTANDING_REQS_MASK (0x7 << 21)
#define __FLT32X_HAS_DENORM__ 1
#define __INT_FAST16_TYPE__ int
#define LCDIF_CTRL_CSC_DATA_SWIZZLE_OFFSET 12
#define LCDIF_CTRL2_OUTSTANDING_REQS_OFFSET 21
#define __STRICT_ANSI__ 1
#define GPV3_BASE_ADDR 0x00E00000
#define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ (1 << 9)
#define __LDBL_HAS_DENORM__ 1
#define __ARM_FEATURE_LDREX 15
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define USB_PHY1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4a000)
#define __INT_LEAST32_MAX__ 0x7fffffff
#define CONFIG_SYS_FSL_JR0_ADDR (CAAM_BASE_ADDR + 0x1000)
#define __ARM_PCS 1
#define CONFIG_POWER_I2C 
#define __DEC32_MIN__ 1E-95DF
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define CONFIG_SF_DEFAULT_BUS 0
#define CONFIG_DM_WARN 1
#define CONFIG_QSPI_MEMMAP_BASE QSPI0_AMBA_BASE
#define __DBL_MAX_EXP__ 1024
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __WCHAR_WIDTH__ 32
#define __FLT32_MAX__ 3.4028234663852886e+38F32
#define QSPI2_ARB_BASE_ADDR 0x70000000
#define CAAM_ARB_BASE_ADDR 0x00100000
#define CONFIG_CMD_MEMORY 1
#define CONFIG_SYS_MAXARGS 32
#define __DEC128_EPSILON__ 1E-33DL
#define __SFRACT_MAX__ 0X7FP-7HR
#define __FRACT_IBIT__ 0
#define __PTRDIFF_MAX__ 0x7fffffff
#define CONFIG_BMP_16BPP 
#define LCDIF_CTRL_VSYNC_MODE (1 << 18)
#define __UACCUM_MIN__ 0.0UK
#define ASRC_BASE_ADDR (ATZ1_BASE_ADDR + 0x34000)
#define WEIM_ARB_END_ADDR 0x57FFFFFF
#define IS_BUILTIN(option) config_enabled(option)
#define CONFIG_CMD_RUN 1
#define MX6UL_WDOG3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x64000)
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + 128)
#define PCIE_ARB_END_ADDR 0x08FFFFFF
#define __UACCUM_IBIT__ 16
#define CONFIG_FEC_XCV_TYPE RMII
#define CONFIG_MXC_GPIO 
#define PWM8_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x7C000)
#define __FLT32_HAS_QUIET_NAN__ 1
#define CONFIG_BOARDDIR board/freescale/mx6ull_alientek_emmc
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __SIZEOF_SIZE_T__ 4
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define SYSCNT_CMP_IPS_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x58000)
#define CONFIG_POWER 
#define LCDIF_CUR_BUF_ADDR_MASK 0xffffffff
#define __SIZEOF_WINT_T__ 4
#define LCDIF_VDCTRL1_VSYNC_PERIOD_MASK 0xffffffff
#define __LONG_LONG_WIDTH__ 64
#define __FLT32_MAX_EXP__ 128
#define CONFIG_NET 1
#define __SA_IBIT__ 16
#define CONFIG_BOUNCE_BUFFER 
#define CONFIG_CPU_V7 1
#define __ULLACCUM_MIN__ 0.0ULLK
#define MMDC1_ARB_BASE_ADDR 0xC0000000
#define CONFIG_SPI_FLASH_STMICRO 
#define CONFIG_OF_LIBFDT 
#define __GXX_ABI_VERSION 1011
#define __UTA_FBIT__ 64
#define __SOFTFP__ 1
#define __FLT_MIN_EXP__ (-125)
#define MXS_BCH_BASE (APBH_DMA_ARB_BASE_ADDR + 0x04000)
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __UFRACT_IBIT__ 0
#define LCDIF_TIMING_DATA_SETUP_MASK (0xff << 0)
#define IP2APB_USBPHY2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x7C000)
#define CONFIG_PHYLIB 
#define GPIO3_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x24000)
#define LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE (1 << 27)
#define CONFIG_BOARD_POSTCLK_INIT 
#define RNGB_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x84000)
#define __ARM_FEATURE_QBIT 1
#define CONFIG_CMDLINE_EDITING 
#define CONFIG_CMD_USB 
#define __INT_FAST64_TYPE__ long long int
#define __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define OTG_BASE_ADDR USB_BASE_ADDR
#define LCDIF_TRANSFER_COUNT_V_COUNT_MASK (0xffff << 16)
#define CONFIG_MFG_ENV_SETTINGS "mfgtool_args=setenv bootargs console=${console},${baudrate} " CONFIG_BOOTARGS_CMA_SIZE "rdinit=/linuxrc " "g_mass_storage.stall=0 g_mass_storage.removable=1 " "g_mass_storage.file=/fat g_mass_storage.ro=1 " "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF " "g_mass_storage.iSerialNumber=\"\" " CONFIG_MFG_NAND_PARTITION "clk_ignore_unused " "\0" "initrd_addr=0x83800000\0" "initrd_high=0xffffffff\0" "bootcmd_mfg=run mfgtool_args;bootz ${loadaddr} ${initrd_addr} ${fdt_addr};\0"
#define ATZ2_BASE_ADDR AIPS2_ARB_BASE_ADDR
#define CONFIG_SYS_CONSOLE_IS_IN_ENV 
#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
#define CONFIG_CMD_EXT2 
#define CONFIG_CMD_EXT4 
#define config_val(cfg) _config_val(_IS_SPL, cfg)
#define CONFIG_USB_EHCI 
#define LCDIF_CTRL1_MODE86 (1 << 1)
#define IRAM_SIZE 0x00020000
#define MX6SX_LCDIF1_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x20000)
#define __FLT32X_EPSILON__ 2.2204460492503131e-16F32x
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_OFFSET 12
#define LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS (1 << 20)
#define LCDIF_CTRL2_ODD_LINE_PATTERN_BGR (0x5 << 16)
#define SAI2_BASE_ADDR (ATZ1_BASE_ADDR + 0x2C000)
#define LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT (1 << 9)
#define __FLT64_MIN_EXP__ (-1021)
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define MTR_MASTER_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x7C000)
#define __ULLACCUM_FBIT__ 32
#define _config_val(x,cfg) __config_val(x, cfg)
#define LCDIF_CTRL_SFTRST (1 << 31)
#define CPUDIR arch/arm/cpu/armv7
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define CONFIG_SYS_MALLOC_CLEAR_ON_INIT 1
#define __FLT64_MIN_10_EXP__ (-307)
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define CONFIG_SYS_L2CACHE_OFF 1
#define __DEC128_MIN__ 1E-6143DL
#define CONFIG_SYS_EXTRA_OPTIONS "IMX_CONFIG=board/freescale/mx6ull_alientek_emmc/imximage.cfg,MX6ULL_EVK_EMMC_REWORK"
#define __REGISTER_PREFIX__ 
#define __UINT16_MAX__ 0xffff
#define __DBL_HAS_DENORM__ 1
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __SQ_IBIT__ 0
#define __FLT32_MIN__ 1.1754943508222875e-38F32
#define __UINT8_TYPE__ unsigned char
#define CONFIG_CMD_DM 1
#define __UHA_FBIT__ 8
#define __NO_INLINE__ 1
#define CONFIG_DM 1
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define CONFIG_ZLIB 1
#define MX6UL_ADC1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x18000)
#define __UTQ_FBIT__ 128
#define CONFIG_LOADADDR 0x80800000
#define AIPS1_OFF_BASE_ADDR (ATZ1_BASE_ADDR + 0x80000)
#define __FLT_MANT_DIG__ 24
#define __LDBL_DECIMAL_DIG__ 17
#define ECSPI5_BASE_ADDR (ATZ1_BASE_ADDR + 0x18000)
#define __VERSION__ "7.5.0"
#define CONFIG_ETHPRIME "FEC"
#define CONFIG_CMD_GO 1
#define __UINT64_C(c) c ## ULL
#define PWM4_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0xC000)
#define I2C2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x24000)
#define __ULLFRACT_FBIT__ 64
#define LCDIF_CTRL2_ODD_LINE_PATTERN_BRG (0x4 << 16)
#define CONFIG_CMD_BOOTD 1
#define CONFIG_CMD_BOOTM 1
#define CONFIG_CMD_BOOTZ 
#define QSPI0_AMBA_BASE 0x60000000
#define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK 0x3ffff
#define SCTR_BASE_ADDR SYSCNT_CTRL_IPS_BASE_ADDR
#define CONFIG_SYS_MALLOC_F 1
#define __FRACT_EPSILON__ 0x1P-15R
#define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_1 (0x0 << 21)
#define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_2 (0x1 << 21)
#define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_4 (0x2 << 21)
#define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_8 (0x3 << 21)
#define __ULACCUM_MIN__ 0.0ULK
#define __UDA_FBIT__ 32
#define CONFIG_FSL_QSPI 
#define GPV6_BASE_ADDR 0x01100000
#define IC_DISTRIBUTOR_BASE_ADDR 0x00A01000
#define LCDIF_VDCTRL0_DOTCLK_POL (1 << 25)
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define LCDIF_VDCTRL0_VSYNC_POL (1 << 27)
#define LCDIF_VDCTRL0_ENABLE_PRESENT (1 << 28)
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define CONFIG_AUTO_COMPLETE 
#define LCDIF_CTRL_DATA_SELECT (1 << 16)
#define LCDIF_CUR_BUF_ADDR_OFFSET 0
#define UART8_IPS_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x88000)
#define WDOG1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x3C000)
#define SZ_1M 0x00100000
#define LCDIF_CTRL_LCD_DATABUS_WIDTH_16BIT (0 << 10)
#define __LINUX_SIZES_H__ 
#define CONFIG_SYS_SOC "mx6"
#define __FLT32_MANT_DIG__ 24
#define GPU_ARB_BASE_ADDR 0x01800000
#define LCDIF_VDCTRL4_SYNC_SIGNALS_ON (1 << 18)
#define CONFIG_FSL_USDHC 
#define CONFIG_ENV_IS_IN_MMC 
#define CONFIG_MX6ULL_EVK_EMMC_REWORK 1
#define CONFIG_SYS_HZ 1000
#define CONFIG_SYS_MALLOC_F_LEN 0x400
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __ASSEMBLY__ 1
#define CONFIG_FEC_ENET_DEV 1
#define __USFRACT_MIN__ 0.0UHR
#define CONFIG_SYS_MMC_IMG_LOAD_PART 1
#define CONFIG_DOS_PARTITION 
#define LCDIF_CTRL2_INITIAL_DUMMY_READ_OFFSET 1
#define CONFIG_GZIP 1
#define CONFIG_SYS_VENDOR "freescale"
#define CONFIG_CMD_SF 
#define __UQQ_IBIT__ 0
#define LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT (1 << 21)
#define AIPS1_BASE_ADDR AIPS1_ON_BASE_ADDR
#define CONFIG_SC_TIMER_CLK 8000000
#define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_OFFSET 29
#define CONFIG_BOOTSTAGE_USER_COUNT 0x20
#define SZ_128 0x00000080
#define LCDIF_CTRL_WORD_LENGTH_24BIT (3 << 8)
#define CONFIG_CMD_FPGA 1
#define __SCHAR_WIDTH__ 8
#define __INT32_C(c) c
#define __DEC64_EPSILON__ 1E-15DD
#define __ORDER_PDP_ENDIAN__ 3412
#define __DEC128_MIN_EXP__ (-6142)
#define __UHQ_FBIT__ 16
#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
#define __LLACCUM_FBIT__ 31
#define __FLT32_MAX_10_EXP__ 38
#define QSPI0_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x60000)
#define CAN2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x14000)
#define LCDIF_VDCTRL2_HSYNC_PERIOD_MASK 0x3ffff
#define CONFIG_IOMUX_LPSR 
#define __LINARO_SPIN__ 0
#define __INT_FAST32_TYPE__ int
#define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT (1 << 20)
#define SZ_16K 0x00004000
#define SZ_16M 0x01000000
#define __UINT_LEAST16_TYPE__ short unsigned int
#define LCDIF_CTRL_CLKGATE (1 << 30)
#define CAAM_BASE_ADDR (ATZ2_BASE_ADDR + 0x40000)
#define CONFIG_FEC_MXC_PHYADDR 0x1
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
#define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK (0x7 << 29)
#define __INT16_MAX__ 0x7fff
#define APBH_DMA_ARB_BASE_ADDR 0x01804000
#define __SIZE_TYPE__ unsigned int
#define MX6SL_UART2_BASE_ADDR (ATZ1_BASE_ADDR + 0x24000)
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __UDQ_FBIT__ 64
#define CONFIG_VAL(option) config_val(option)
#define CONFIG_DM_THERMAL 1
#define USDHC2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x14000)
#define CAN1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x10000)
#define __INT8_TYPE__ signed char
#define LCDIF_TIMING_CMD_SETUP_OFFSET 16
#define CONFIG_DM_STDIO 1
#define CONFIG_LOCALVERSION_AUTO 1
#define __ASM_ARCH_MX6_IMX_REGS_H__ 
#define __ELF__ 1
#define TOUCH_CTRL_BASE_ADDR (ATZ1_BASE_ADDR + 0x40000)
#define CONFIG_SUPPORT_EMMC_BOOT 
#define CONFIG_SYS_HUSH_PARSER 
#define SNVS_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4C000)
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __FLT_RADIX__ 2
#define __INT_LEAST16_TYPE__ short int
#define __ARM_ARCH_PROFILE 65
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __UINTMAX_C(c) c ## ULL
#define CONFIG_VIDEO 
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define CONFIG_MFG_NAND_PARTITION ""
#define ECSPI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x08000)
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
#define CONFIG_IMAGE_FORMAT_LEGACY 
#define CONFIG_SYS_BOOT_RAMDISK_HIGH 
#define LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK (0x7 << 4)
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define LCDIF_CTRL_WORD_LENGTH_OFFSET 8
#define MX6SLL_UART3_BASE_ADDR (ATZ1_BASE_ADDR + 0x34000)
#define L2_PL310_BASE 0x00A02000
#define ROMCP_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x2C000)
#define __LINARO_RELEASE__ 201912
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define CONFIG_NET_TFTP_VARS 1
#define __VFP_FP__ 1
#define CONFIG_CFB_CONSOLE 
#define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_OFFSET 0
#define __SIZEOF_PTRDIFF_T__ 4
#define GPV2_BASE_ADDR 0x00D00000
#define __config_val(x,cfg) ___config_val(__ARG_PLACEHOLDER_ ##x, cfg)
#define __FLT32X_MANT_DIG__ 53
#define CONFIG_CMD_DHCP 
#define USB_PHY0_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x49000)
#define MX6ULL_LCDIF1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x48000)
#define LCDIF_CTRL_SHIFT_NUM_BITS_OFFSET 21
#define __LACCUM_EPSILON__ 0x1P-31LK
#define LCDIF_CTRL_INPUT_DATA_SWIZZLE_OFFSET 14
#define GPC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x5C000)
#define CONFIG_SYS_FSL_USDHC_NUM 2
#define CONFIG_USB_ETHER_ASIX 
#define LCDIF_TIMING_CMD_HOLD_OFFSET 24
#define CONFIG_CMD_ECHO 1
#define __FLT32X_MIN_EXP__ (-1021)
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define SZ_512 0x00000200
#define CONFIG_GENERIC_MMC 
#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
#define LCDIF_CTRL1_INTERLACE_FIELDS (1 << 23)
#define LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN (1 << 12)
#define __INT_FAST16_MAX__ 0x7fffffff
#define __FLT64_DIG__ 15
#define __UINT_FAST32_MAX__ 0xffffffffU
#define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_OFFSET 0
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MAX_10_EXP__ 38
#define LCDIF_CTRL_INPUT_DATA_SWIZZLE_MASK (0x3 << 14)
#define LCDIF_CTRL_LCD_DATABUS_WIDTH_8BIT (1 << 10)
#define __LONG_MAX__ 0x7fffffffL
#define PWM7_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x78000)
#define AIPS1_ARB_BASE_ADDR 0x02000000
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __FLT_HAS_INFINITY__ 1
#define LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_OFFSET 4
#define CONFIG_SYS_I2C 
#define __unix 1
#define LCDIF_VDCTRL0_HALF_LINE (1 << 19)
#define __USA_FBIT__ 16
#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
#define __UINT_FAST16_TYPE__ unsigned int
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __ARM_32BIT_STATE 1
#define __INT_FAST32_WIDTH__ 32
#define __CHAR16_TYPE__ short unsigned int
#define __PRAGMA_REDEFINE_EXTNAME 1
#define SDMA_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x6C000)
#define UART1_BASE (ATZ1_BASE_ADDR + 0x20000)
#define __MX6_COMMON_H 
#define __SIZE_WIDTH__ 32
#define LCDIF_VDCTRL3_MUX_SYNC_SIGNALS (1 << 29)
#define __INT_LEAST16_MAX__ 0x7fff
#define __DEC64_MANT_DIG__ 16
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT_LEAST32_MAX__ 0xffffffffU
#define __SACCUM_FBIT__ 7
#define __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define CONFIG_EXTRA_ENV_SETTINGS CONFIG_MFG_ENV_SETTINGS "script=boot.scr\0" "image=zImage\0" "console=ttymxc0\0" "fdt_high=0xffffffff\0" "initrd_high=0xffffffff\0" "fdt_file=undefined\0" "fdt_addr=0x83000000\0" "boot_fdt=try\0" "ip_dyn=yes\0" "panel=TFT7016\0" "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" "mmcautodetect=yes\0" "mmcargs=setenv bootargs console=${console},${baudrate} " CONFIG_BOOTARGS_CMA_SIZE "root=${mmcroot}\0" "loadbootscript=" "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" "bootscript=echo Running bootscript from mmc ...; " "source\0" "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" "mmcboot=echo Booting from mmc ...; " "run mmcargs; " "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " "if run loadfdt; then " "bootz ${loadaddr} - ${fdt_addr}; " "else " "if test ${boot_fdt} = try; then " "bootz; " "else " "echo WARN: Cannot load the DT; " "fi; " "fi; " "else " "bootz; " "fi;\0" "netargs=setenv bootargs console=${console},${baudrate} " CONFIG_BOOTARGS_CMA_SIZE "root=/dev/nfs " "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" "netboot=echo Booting from net ...; " "run netargs; " "if test ${ip_dyn} = yes; then " "setenv get_cmd dhcp; " "else " "setenv get_cmd tftp; " "fi; " "${get_cmd} ${image}; " "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " "bootz ${loadaddr} - ${fdt_addr}; " "else " "if test ${boot_fdt} = try; then " "bootz; " "else " "echo WARN: Cannot load the DT; " "fi; " "fi; " "else " "bootz; " "fi;\0" "findfdt=" "if test $fdt_file = undefined; then " "if test $board_name = EVK && test $board_rev = 9X9; then " "setenv fdt_file imx6ull-9x9-evk.dtb; fi; " "if test $board_name = EVK && test $board_rev = 14X14; then " "setenv fdt_file imx6ull-14x14-evk.dtb; fi; " "if test $fdt_file = undefined; then " "echo WARNING: Could not determine dtb to use; fi; " "fi;\0"
#define __SIG_ATOMIC_WIDTH__ 32
#define __INT_LEAST64_TYPE__ long long int
#define __ARM_FEATURE_CLZ 1
#define SYSCNT_RD_IPS_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x54000)
#define __INT16_TYPE__ short int
#define __INT_LEAST8_TYPE__ signed char
#define QOSC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x14000)
#define __SQ_FBIT__ 31
#define LCDIF_CTRL_LCDIF_MASTER (1 << 5)
#define __DEC32_MAX_EXP__ 97
#define LCDIF_CTRL1_BM_ERROR_IRQ_EN (1 << 26)
#define __ARM_ARCH_ISA_THUMB 2
#define __INT_FAST8_MAX__ 0x7f
#define __ARM_ARCH 7
#define __INTPTR_MAX__ 0x7fffffff
#define DCP_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x80000)
#define IP2APB_USBPHY1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x78000)
#define CONFIG_HAS_THUMB2 1
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
#define LD_AT_LEAST(major,minor) ((major > LD_MAJOR) || (major == LD_MAJOR && minor <= LD_MINOR))
#define CONFIG_FSL_ESDHC 
#define CONFIG_MY_TESTCONFIG 1
#define __QQ_FBIT__ 7
#define GPIO2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x20000)
#define __UTA_IBIT__ 64
#define CONFIG_SYS_ARCH "arm"
#define __FLT64_HAS_QUIET_NAN__ 1
#define LCDIF_TIMING_CMD_SETUP_MASK (0xff << 16)
#define CONFIG_IMX_THERMAL 
#define AIPS2_OFF_BASE_ADDR (ATZ2_BASE_ADDR + 0x80000)
#define LCDIF_CTRL_RGB_TO_YCBCR422_CSC (1 << 7)
#define CONFIG_BAUDRATE 115200
#define __ARG_PLACEHOLDER_1 0,
#define SRC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x58000)
#define __FLT32_MIN_10_EXP__ (-37)
#define CONFIG_INITRD_TAG 
#define CONFIG_SYS_BOARD "mx6ull_alientek_emmc"
#define __FLT32X_DIG__ 15
#define UART3_BASE (AIPS2_OFF_BASE_ADDR + 0x6C000)
#define ATZ1_BASE_ADDR AIPS1_ARB_BASE_ADDR
#define RNGB_IPS_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x34000)
#define WEIM_ARB_BASE_ADDR 0x50000000
#define MX6UL_UART8_BASE_ADDR (ATZ1_BASE_ADDR + 0x24000)
#define USB_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4000)
#define __LDBL_MANT_DIG__ 53
#define CONFIG_CMD_BMODE 
#define __SFRACT_FBIT__ 7
#define QSPI1_ARB_END_ADDR 0x6FFFFFFF
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __DBL_HAS_QUIET_NAN__ 1
#define __FLT64_HAS_INFINITY__ 1
#define GLOBAL_TIMER_BASE_ADDR 0x00A00200
#define CONFIG_CMDLINE_TAG 
#define CONFIG_BOOTSTAGE_STASH_SIZE 0x4096
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define CONFIG_ROM_UNIFIED_SECTIONS 1
#define LCDIF_CTRL_LCD_DATABUS_WIDTH_24BIT (3 << 10)
#define SAI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x28000)
#define IC_INTERFACES_BASE_ADDR 0x00A00100
#define __INTPTR_TYPE__ int
#define __UINT16_TYPE__ short unsigned int
#define __WCHAR_TYPE__ unsigned int
#define __SIZEOF_FLOAT__ 4
#define CONFIG_MXC_UART_BASE UART1_BASE
#define MX6SL_LCDIF_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x78000)
#define CONFIG_CMD_IMPORTENV 1
#define ARCH_MXC 
#define MX6SL_UART5_BASE_ADDR (ATZ1_BASE_ADDR + 0x18000)
#define __USQ_FBIT__ 32
#define _ASM_CONFIG_H_ 
#define CONFIG_SPLASH_SCREEN_ALIGN 
#define SNVS_LP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x30000)
#define __UINTPTR_MAX__ 0xffffffffU
#define __INT_FAST64_WIDTH__ 64
#define __DEC64_MIN_EXP__ (-382)
#define ANATOP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x48000)
#define CONFIG_HAVE_PRIVATE_LIBGCC 1
#define __ULLACCUM_IBIT__ 32
#define __FLT32_DECIMAL_DIG__ 9
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define CONFIG_CMD_EXPORTENV 1
#define __FLT_DIG__ 6
#define CONFIG_USB_HOST_ETHER 
#define CONFIG_PARTITIONS 1
#define __UINT_FAST64_TYPE__ long long unsigned int
#define IMX_GPIO_NR(port,index) ((((port)-1)*32)+((index)&31))
#define __IMX_REGS_LCDIF_H__ 
#define __INT_MAX__ 0x7fffffff
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x8000000)
#define CONFIG_CMD_I2C 
#define LCDIF_CTRL_LCD_DATABUS_WIDTH_OFFSET 10
#define __LACCUM_FBIT__ 31
#define QSPI2_ARB_END_ADDR 0x7FFFFFFF
#define CONFIG_SYS_MMC_ENV_PART 0
#define __USACCUM_MIN__ 0.0UHK
#define ECSPI4_BASE_ADDR (ATZ1_BASE_ADDR + 0x14000)
#define UART2_BASE (AIPS2_OFF_BASE_ADDR + 0x68000)
#define __UHA_IBIT__ 8
#define __INT64_TYPE__ long long int
#define CONFIG_CMD_ELF 1
#define __FLT_MAX_EXP__ 128
#define PWM3_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x8000)
#define I2C1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x20000)
#define __UTQ_IBIT__ 0
#define LCDIF_CTRL1_FIFO_CLEAR (1 << 21)
#define SZ_16 0x00000010
#define __DBL_MANT_DIG__ 53
#define SZ_1G 0x40000000
#define SZ_1K 0x00000400
#define CSU_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x40000)
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_BGR (0x5 << 12)
#define CONFIG_FEC_MXC 
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
#define GPV5_BASE_ADDR 0x01000000
#define SZ_2G 0x80000000
#define SZ_2K 0x00000800
#define SZ_2M 0x00200000
#define __DEC64_MIN__ 1E-383DD
#define __WINT_TYPE__ unsigned int
#define __UINT_LEAST32_TYPE__ unsigned int
#define __SIZEOF_SHORT__ 2
#define __ULLFRACT_IBIT__ 0
#define CONFIG_SYS_NO_FLASH 
#define SZ_32 0x00000020
#define __LDBL_MIN_EXP__ (-1021)
#define CONFIG_DM_SEQ_ALIAS 1
#define LCDIF_VDCTRL1_VSYNC_PERIOD_OFFSET 0
#define __arm__ 1
#define IRAM_BASE_ADDR 0x00900000
#define __FLT64_MAX__ 1.7976931348623157e+308F64
#define SZ_4K 0x00001000
#define SZ_4M 0x00400000
#define __UDA_IBIT__ 32
#define __WINT_WIDTH__ 32
#define __INT_LEAST8_MAX__ 0x7f
#define __FLT32X_MAX_10_EXP__ 308
#define SZ_64 0x00000040
#define CONFIG_FS_EXT4 
#define IOMUXC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x60000)
#define LCDIF_CTRL2_ODD_LINE_PATTERN_GBR (0x2 << 16)
#define __LFRACT_FBIT__ 31
#define __ARM_ARCH_7A__ 1
#define __LDBL_MAX_10_EXP__ 308
#define __ATOMIC_RELAXED 0
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define SZ_8K 0x00002000
#define SZ_8M 0x00800000
#define __ARM_FEATURE_SIMD32 1
#define __UINT8_C(c) c
#define CONFIG_BOOTSTAGE_STASH_ADDR 0x0
#define LCDIF_CTRL2_ODD_LINE_PATTERN_RBG (0x1 << 16)
#define __FLT64_MAX_EXP__ 1024
#define __INT_LEAST32_TYPE__ int
#define AIPS3_ARB_BASE_ADDR 0x02200000
#define IOMUXC_GPR_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x64000)
#define KPP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x38000)
#define __SIZEOF_WCHAR_T__ 4
#define __UINT64_TYPE__ long long unsigned int
#define CONFIG_VIDEO_SW_CURSOR 
#define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK (0x3fff << 18)
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_BRG (0x4 << 12)
#define LCDIF_VDCTRL3_VSYNC_ONLY (1 << 28)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define CONFIG_CMD_SOURCE 1
#define CONFIG_SYS_PROMPT "=> "
#define LCDIF_VDCTRL0_VSYNC_OEB (1 << 29)
#define __TQ_FBIT__ 127
#define SCU_BASE_ADDR 0x00A00000
#define CONFIG_POWER_PFUZE3000 
#define SZ_256 0x00000100
#define CONFIG_USB_STORAGE 
#define LCDIF_CTRL2_ODD_LINE_PATTERN_RGB (0x0 << 16)
#define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_16 (0x4 << 21)
#define __INT_FAST8_TYPE__ signed char
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define LCDIF_CTRL2_ODD_LINE_PATTERN_MASK (0x7 << 16)
#define CONFIG_USB_EHCI_MX6 
#define SZ_32M 0x02000000
#define CONFIG_DISPLAY_CPUINFO 
#define __UHQ_IBIT__ 0
#define CONFIG_MX6UL 1
#define CONFIG_BOOTARGS_CMA_SIZE ""
#define __LLACCUM_IBIT__ 32
#define LCDIF_CTRL1_BUSY_ENABLE (1 << 2)
#define CONFIG_DISK 1
#define __FLT64_HAS_DENORM__ 1
#define __FLT32_EPSILON__ 1.1920928955078125e-7F32
#define LCDIF_VDCTRL2_HSYNC_PERIOD_OFFSET 0
#define __DBL_DECIMAL_DIG__ 17
#define LCDIF_CTRL_READ_WRITEB (1 << 28)
#define __INT_FAST8_WIDTH__ 8
#define CONFIG_MMCROOT "/dev/mmcblk1p2"
#define CONFIG_SETUP_MEMORY_TAGS 
#define __DEC_EVAL_METHOD__ 2
#define LCDIF_TRANSFER_COUNT_V_COUNT_OFFSET 16
#define __FLT32X_MAX__ 1.7976931348623157e+308F32x
#define __TA_FBIT__ 63
#define CONFIG_EXT4_WRITE 
#define GPU_ARB_END_ADDR 0x01803FFF
#define USDHC1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x10000)
#define CONFIG_SYS_MEMTEST_START 0x80000000
#define LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK (0x7 << 12)
#define CONFIG_CMD_LOADB 1
#define GPIO5_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x2C000)
#define CONFIG_CMD_LOADS 1
#define LCDIF_CTRL2_ODD_LINE_PATTERN_GRB (0x3 << 16)
#define LCDIF_NEXT_BUF_ADDR_OFFSET 0
#define ROMCP_ARB_BASE_ADDR 0x00000000
#define __UDQ_IBIT__ 0
#define CONFIG_TARGET_MX6ULL_ALIENTEK_EMMC 1
#define __ORDER_BIG_ENDIAN__ 4321
#define LCDIF_CTRL_DVI_MODE (1 << 20)
#define CONFIG_CMD_IMI 1
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UINT32_C(c) c ## U
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define AIPS2_ARB_BASE_ADDR 0x02100000
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define CONFIG_CMD_EXT4_WRITE 
#define CONFIG_SF_DEFAULT_SPEED 40000000
#define SNVS_LPGPR 0x68
#define EPIT2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x54000)
#define __LLFRACT_IBIT__ 0
#define CONFIG_CONS_INDEX 1
#define __INT8_MAX__ 0x7f
#define __LONG_WIDTH__ 32
#define CONFIG_LMB 
#define __UINT_FAST32_TYPE__ unsigned int
#define IP2APB_PERFMON3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4C000)
#define MX6SLL_UART2_BASE_ADDR (ATZ1_BASE_ADDR + 0x24000)
#define __CHAR32_TYPE__ unsigned int
#define __FLT_MAX__ 3.4028234663852886e+38F
#define CONFIG_ARM 1
#define LCDIF_NEXT_BUF_ADDR_MASK 0xffffffff
#define __ASM_ARCH_IMX_GPIO_H 
#define GPV1_BASE_ADDR 0x00C00000
#define LCDIF_TRANSFER_COUNT_H_COUNT_MASK (0xffff << 0)
#define MMDC0_ARB_END_ADDR 0xFFFFFFFF
#define CONFIG_SYS_I2C_MXC 
#define __CONFIG_FALLBACKS_H 
#define SZ_1 0x00000001
#define SZ_2 0x00000002
#define SZ_4 0x00000004
#define SZ_8 0x00000008
#define __USACCUM_FBIT__ 8
#define CONFIG_PHY_MICREL 
#define HAVE_BLOCK_DEVICE 
#define __INT32_TYPE__ int
#define __SIZEOF_DOUBLE__ 8
#define CONFIG_IS_ENABLED(option) (config_enabled(CONFIG_VAL(option)) || config_enabled(CONFIG_VAL(option ##_MODULE)))
#define __FLT_MIN_10_EXP__ (-37)
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __FLT64_MIN__ 2.2250738585072014e-308F64
#define __INT_LEAST32_WIDTH__ 32
#define __INTMAX_TYPE__ long long int
#define USB_PL301_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x0000)
#define LCDIF_CTRL1_COMBINE_MPU_WR_STRB (1 << 27)
#define __DEC128_MAX_EXP__ 6145
#define CONFIG_CMD_GPIO 1
#define CONFIG_CMD_BDI 1
#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG 
#define CONFIG_SYS_I2C_MXC_I2C1 
#define CONFIG_SYS_I2C_MXC_I2C2 
#define __FLT32X_HAS_QUIET_NAN__ 1
#define __ATOMIC_CONSUME 1
#define SIM1_IPS_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0xC000)
#define LCDIF_CTRL_LCD_DATABUS_WIDTH_MASK (0x3 << 10)
#define PXP_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4C000)
#define __GNUC_MINOR__ 5
#define __INT_FAST16_WIDTH__ 32
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __DEC32_MANT_DIG__ 7
#define AIPS3_OFF_BASE_ADDR (ATZ3_BASE_ADDR + 0x80000)
#define __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x
#define LCDIF_CTRL_RUN (1 << 0)
#define __HA_FBIT__ 7
#define LCDIF_CTRL_DATA_FORMAT_18_BIT (1 << 2)
#define LCDIF_CTRL_BYPASS_COUNT (1 << 19)
#define SZ_64K 0x00010000
#define SZ_64M 0x04000000
#define WEIM_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x38000)
#define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK (0xffff << 0)
#define LCDIF_CTRL1_RECOVER_ON_UNDERFLOW (1 << 24)
#define __DBL_MAX_10_EXP__ 308
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __INT16_C(c) c
#define QSPI0_AMBA_END 0x6FFFFFFF
#define CONFIG_MX6ULL 1
#define PWM6_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x74000)
#define I2C4_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x78000)
#define __ARM__ 1
#define __STDC__ 1
#define AIPS2_ARB_END_ADDR 0x021FFFFF
#define __PTRDIFF_TYPE__ int
#define LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK (0xf << 16)
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define CONFIG_DEFAULT_DEVICE_TREE ""
#define LCDIF_TIMING_DATA_SETUP_OFFSET 0
#define MMDC1_ARB_END_ADDR 0xFFFFFFFF
#define __ATOMIC_SEQ_CST 5
#define __DA_FBIT__ 31
#define __UBOOT__ 1
#define CONFIG_CMD_MII 
#define __UINT32_TYPE__ unsigned int
#define __FLT32X_MIN_10_EXP__ (-307)
#define EPDC_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x8C000)
#define CONFIG_CMD_BMP 
#define __UINTPTR_TYPE__ unsigned int
#define __USA_IBIT__ 16
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __ARM_EABI__ 1
#define CONFIG_QSPI_BASE QSPI0_BASE_ADDR
#define __DEC128_MANT_DIG__ 34
#define CONFIG_VIDEO_LOGO 
#define __LDBL_MIN_10_EXP__ (-307)
#define IOMUXC_SNVS_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x90000)
#define UART4_BASE (AIPS2_OFF_BASE_ADDR + 0x70000)
#define __SIZEOF_LONG_LONG__ 8
#define IS_ENABLED(option) (config_enabled(option) || config_enabled(option ##_MODULE))
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LINUX_KCONFIG_H 
#define CONFIG_CMD_MMC 
#define LCDIF_TIMING_CMD_HOLD_MASK (0xff << 24)
#define __config_enabled(arg1_or_junk) ___config_enabled(arg1_or_junk 1, 0)
#define __SACCUM_IBIT__ 8
#define CONFIG_CMD_FUSE 
#define GPT2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x68000)
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __FLT32X_MIN__ 2.2250738585072014e-308F32x
#define __LDBL_DIG__ 15
#define CONFIG_SF_DEFAULT_CS 0
#define __FLT_DECIMAL_DIG__ 9
#define __UINT_FAST16_MAX__ 0xffffffffU
#define ENET2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x34000)
#define __GNUC_GNU_INLINE__ 1
#define GPIO1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x1C000)
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __INT_LEAST64_WIDTH__ 64
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __UINT_FAST8_TYPE__ unsigned char
#define AIPS3_BASE_ADDR AIPS3_ON_BASE_ADDR
#define ___config_val(arg1_or_junk,cfg) ____config_val(arg1_or_junk CONFIG_SPL_ ##cfg, CONFIG_ ##cfg)
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __ULACCUM_FBIT__ 32
#define AIPS3_ARB_END_ADDR 0x022FFFFF
#define __ARM_FEATURE_DSP 1
#define __QQ_IBIT__ 0
#define LCDIF_VDCTRL0_HALF_LINE_MODE (1 << 18)
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_RELEASE 3
#define CONFIG_SPI_FLASH_BAR 
