{"Source Block": ["verilog-ethernet/rtl/ip_complete.v@199:228@HdlStmProcess", "\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        input_select_ip_reg <= 0;\n        input_select_arp_reg <= 0;\n        input_select_none_reg <= 0;\n    end else begin\n        if (input_eth_payload_tvalid) begin\n            if ((~input_select_ip_reg & ~input_select_arp_reg & ~input_select_none_reg) |\n                (input_eth_payload_tvalid & input_eth_payload_tready & input_eth_payload_tlast)) begin\n                input_select_ip_reg <= input_select_ip;\n                input_select_arp_reg <= input_select_arp;\n                input_select_none_reg <= input_select_none;\n            end\n        end else begin\n            input_select_ip_reg <= 0;\n            input_select_arp_reg <= 0;\n            input_select_none_reg <= 0;\n        end\n    end\nend\n\nassign ip_rx_eth_hdr_valid = input_select_ip & input_eth_hdr_valid;\nassign ip_rx_eth_dest_mac = input_eth_dest_mac;\nassign ip_rx_eth_src_mac = input_eth_src_mac;\nassign ip_rx_eth_type = 16'h0800;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_complete_64.v@207:236", "\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        input_select_ip_reg <= 0;\n        input_select_arp_reg <= 0;\n        input_select_none_reg <= 0;\n    end else begin\n        if (input_eth_payload_tvalid) begin\n            if ((~input_select_ip_reg & ~input_select_arp_reg & ~input_select_none_reg) |\n                (input_eth_payload_tvalid & input_eth_payload_tready & input_eth_payload_tlast)) begin\n                input_select_ip_reg <= input_select_ip;\n                input_select_arp_reg <= input_select_arp;\n                input_select_none_reg <= input_select_none;\n            end\n        end else begin\n            input_select_ip_reg <= 0;\n            input_select_arp_reg <= 0;\n            input_select_none_reg <= 0;\n        end\n    end\nend\n\nassign ip_rx_eth_hdr_valid = input_select_ip & input_eth_hdr_valid;\nassign ip_rx_eth_dest_mac = input_eth_dest_mac;\nassign ip_rx_eth_src_mac = input_eth_src_mac;\nassign ip_rx_eth_type = 16'h0800;\n"]], "Diff Content": {"Delete": [[206, "        input_select_ip_reg <= 0;\n"], [207, "        input_select_arp_reg <= 0;\n"], [208, "        input_select_none_reg <= 0;\n"], [218, "            input_select_ip_reg <= 0;\n"], [219, "            input_select_arp_reg <= 0;\n"], [220, "            input_select_none_reg <= 0;\n"]], "Add": [[208, "        input_select_ip_reg <= 1'b0;\n"], [208, "        input_select_arp_reg <= 1'b0;\n"], [208, "        input_select_none_reg <= 1'b0;\n"], [220, "            input_select_ip_reg <= 1'b0;\n"], [220, "            input_select_arp_reg <= 1'b0;\n"], [220, "            input_select_none_reg <= 1'b0;\n"]]}}