/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  reg [8:0] _02_;
  reg [11:0] _03_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[103] ? in_data[146] : in_data[153];
  assign celloutsig_0_7z = ~celloutsig_0_5z;
  assign celloutsig_0_15z = ~celloutsig_0_4z;
  assign celloutsig_0_9z = ~((_00_ | celloutsig_0_6z[5]) & celloutsig_0_4z);
  assign celloutsig_1_1z = in_data[152] | celloutsig_1_0z;
  reg [14:0] _09_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 15'h0000;
    else _09_ <= { in_data[83:70], celloutsig_0_0z };
  assign { _01_[14:6], _00_, _01_[4:0] } = _09_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_10z[7:0], celloutsig_0_0z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[18:10] == { in_data[8:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[91:81] === in_data[31:21];
  assign celloutsig_1_15z = celloutsig_1_10z[12:7] === celloutsig_1_3z[9:4];
  assign celloutsig_1_5z = { in_data[145:130], celloutsig_1_3z } >= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[47:42], celloutsig_0_1z, celloutsig_0_1z } >= in_data[61:54];
  assign celloutsig_1_19z = { in_data[128:127], celloutsig_1_7z } || { celloutsig_1_17z[6:3], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:2], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_11z[19:13] != celloutsig_1_6z;
  assign celloutsig_1_18z = { in_data[172:166], celloutsig_1_16z, celloutsig_1_4z } != { celloutsig_1_14z[8:1], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_1_2z = in_data[189:184] != { in_data[181:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = - { celloutsig_1_3z[9:1], celloutsig_1_1z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, in_data[29:3] };
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[87:80] >> { _01_[9:6], _00_, _01_[4:2] };
  assign celloutsig_0_14z = { in_data[17:16], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, _02_ } >> { _02_[8:3], _01_[14:6], _00_, _01_[4:0], celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[134:123], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } >> { in_data[106:98], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = { _03_[11:10], celloutsig_1_8z, celloutsig_1_3z } >> { celloutsig_1_3z[13:0], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_6z = { _01_[11:6], _00_ } <<< { _01_[9:6], _00_, _01_[4:3] };
  assign celloutsig_1_14z = celloutsig_1_12z[8:0] <<< { celloutsig_1_10z[8:1], celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_3z[13:10], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } - { celloutsig_1_4z[5:3], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z[7:4], _03_ } - in_data[181:166];
  assign celloutsig_1_11z = { in_data[119:101], celloutsig_1_1z, celloutsig_1_7z } - { celloutsig_1_4z[4:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_5z } ~^ { celloutsig_1_14z[5:4], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_8z[5:0], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z } ~^ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_1z = ~((in_data[83] & in_data[90]) | (in_data[58] & in_data[91]));
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[53:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
