<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200')">rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.40</td>
<td class="s8 cl rt"><a href="mod222.html#Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44107"  onclick="showContent('inst_tag_44107')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44107_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod222.html#inst_tag_44107_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44107_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44109"  onclick="showContent('inst_tag_44109')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44109_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod222.html#inst_tag_44109_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44109_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44110"  onclick="showContent('inst_tag_44110')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s5 cl rt"> 56.12</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44110_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44110_Toggle" > 11.54</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44110_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44108"  onclick="showContent('inst_tag_44108')">config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44108_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44108_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44108_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44111"  onclick="showContent('inst_tag_44111')">config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44111_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44111_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44111_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44112"  onclick="showContent('inst_tag_44112')">config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44112_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44112_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44112_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44113"  onclick="showContent('inst_tag_44113')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44113_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44113_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44113_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_44107'>
<hr>
<a name="inst_tag_44107"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_44107" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44107_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod222.html#inst_tag_44107_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44107_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.86</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod895.html#inst_tag_292628" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44109'>
<hr>
<a name="inst_tag_44109"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_44109" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44109_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod222.html#inst_tag_44109_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44109_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.95</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.15</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod952.html#inst_tag_300199" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44110'>
<hr>
<a name="inst_tag_44110"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_44110" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.12</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44110_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44110_Toggle" > 11.54</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44110_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.12</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.96</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.19</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod895.html#inst_tag_292629" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44108'>
<hr>
<a name="inst_tag_44108"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_44108" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44108_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44108_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44108_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod952.html#inst_tag_300198" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44111'>
<hr>
<a name="inst_tag_44111"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_44111" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44111_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44111_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44111_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod952.html#inst_tag_300200" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44112'>
<hr>
<a name="inst_tag_44112"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_44112" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44112_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44112_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44112_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod952.html#inst_tag_300201" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44113'>
<hr>
<a name="inst_tag_44113"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_44113" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"><a href="mod222.html#inst_tag_44113_Line" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod222.html#inst_tag_44113_Toggle" > 12.82</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod222.html#inst_tag_44113_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod952.html#inst_tag_300202" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod222.html" >rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod222.html" >rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">12</td>
<td class="rt">15.38 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">7</td>
<td class="rt">17.95 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">5</td>
<td class="rt">12.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">7</td>
<td class="rt">28.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod222.html" >rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44107'>
<a name="inst_tag_44107_Line"></a>
<b>Line Coverage for Instance : <a href="mod222.html#inst_tag_44107" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_44107_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod222.html#inst_tag_44107" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44107_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod222.html#inst_tag_44107" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44109'>
<a name="inst_tag_44109_Line"></a>
<b>Line Coverage for Instance : <a href="mod222.html#inst_tag_44109" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_44109_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod222.html#inst_tag_44109" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44109_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod222.html#inst_tag_44109" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44110'>
<a name="inst_tag_44110_Line"></a>
<b>Line Coverage for Instance : <a href="mod222.html#inst_tag_44110" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_44110_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod222.html#inst_tag_44110" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">3</td>
<td class="rt">13.04 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">9</td>
<td class="rt">11.54 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">5</td>
<td class="rt">12.82 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">3</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">9</td>
<td class="rt">18.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44110_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod222.html#inst_tag_44110" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44108'>
<a name="inst_tag_44108_Line"></a>
<b>Line Coverage for Instance : <a href="mod222.html#inst_tag_44108" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_44108_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod222.html#inst_tag_44108" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">10</td>
<td class="rt">12.82 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">6</td>
<td class="rt">15.38 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">4</td>
<td class="rt">23.53 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44108_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod222.html#inst_tag_44108" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44111'>
<a name="inst_tag_44111_Line"></a>
<b>Line Coverage for Instance : <a href="mod222.html#inst_tag_44111" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_44111_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod222.html#inst_tag_44111" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">10</td>
<td class="rt">12.82 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">6</td>
<td class="rt">15.38 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">4</td>
<td class="rt">23.53 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44111_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod222.html#inst_tag_44111" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44112'>
<a name="inst_tag_44112_Line"></a>
<b>Line Coverage for Instance : <a href="mod222.html#inst_tag_44112" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_44112_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod222.html#inst_tag_44112" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">10</td>
<td class="rt">12.82 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">6</td>
<td class="rt">15.38 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">4</td>
<td class="rt">23.53 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44112_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod222.html#inst_tag_44112" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44113'>
<a name="inst_tag_44113_Line"></a>
<b>Line Coverage for Instance : <a href="mod222.html#inst_tag_44113" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53998</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54014</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54021</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53997                   	wire [2:0]   Gen0Rsp_CxtId                 ;
53998      1/1          	wire [31:0]  Gen1_Req_Addr                 ;
53999      1/1          	wire [7:0]   Gen1_Req_Be                   ;
54000      1/1          	wire         Gen1_Req_BurstType            ;
54001                   	wire [63:0]  Gen1_Req_Data                 ;
54002                   	wire         Gen1_Req_Last                 ;
54003                   	wire [5:0]   Gen1_Req_Len1                 ;
54004                   	wire         Gen1_Req_Lock                 ;
54005                   	wire [2:0]   Gen1_Req_Opc                  ;
54006                   	wire         Gen1_Req_Rdy                  ;
54007      1/1          	wire [3:0]   Gen1_Req_SeqId                ;
54008      1/1          	wire         Gen1_Req_SeqUnOrdered         ;
54009      1/1          	wire         Gen1_Req_SeqUnique            ;
54010      <font color = "red">0/1     ==>  	wire [7:0]   Gen1_Req_User                 ;</font>
                        MISSING_ELSE
54011                   	wire         Gen1_Req_Vld                  ;
54012                   	wire [63:0]  Gen1_Rsp_Data                 ;
54013                   	wire         Gen1_Rsp_Last                 ;
54014      1/1          	wire [2:0]   Gen1_Rsp_Opc                  ;
54015      1/1          	wire         Gen1_Rsp_Rdy                  ;
54016      1/1          	wire [3:0]   Gen1_Rsp_SeqId                ;
54017      <font color = "red">0/1     ==>  	wire         Gen1_Rsp_SeqUnOrdered         ;</font>
                        MISSING_ELSE
54018                   	wire [1:0]   Gen1_Rsp_Status               ;
54019                   	wire         Gen1_Rsp_Vld                  ;
54020                   	wire [31:0]  Gen2_Req_Addr                 ;
54021      <font color = "grey">unreachable  </font>	wire [7:0]   Gen2_Req_Be                   ;
54022      <font color = "grey">unreachable  </font>	wire         Gen2_Req_BurstType            ;
54023      <font color = "grey">unreachable  </font>	wire [63:0]  Gen2_Req_Data                 ;
54024      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Last                 ;
                   <font color = "red">==>  MISSING_ELSE</font>
54025      <font color = "grey">unreachable  </font>	wire [5:0]   Gen2_Req_Len1                 ;
54026      <font color = "grey">unreachable  </font>	wire         Gen2_Req_Lock                 ;
54027      <font color = "grey">unreachable  </font>	wire [2:0]   Gen2_Req_Opc                  ;
54028                   	wire         Gen2_Req_Rdy                  ;
                   <font color = "red">==>  MISSING_ELSE</font>
54029                   	wire [3:0]   Gen2_Req_SeqId                ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_44113_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod222.html#inst_tag_44113" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">10</td>
<td class="rt">12.82 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">6</td>
<td class="rt">15.38 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">4</td>
<td class="rt">23.53 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8549[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44113_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod222.html#inst_tag_44113" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53998      	wire [31:0]  Gen1_Req_Addr                 ;
           	<font color = "green">-1-</font>                                            
53999      	wire [7:0]   Gen1_Req_Be                   ;
           <font color = "green">	==></font>
54000      	wire         Gen1_Req_BurstType            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54007      	wire [3:0]   Gen1_Req_SeqId                ;
           	<font color = "green">-1-</font>                                            
54008      	wire         Gen1_Req_SeqUnOrdered         ;
           <font color = "green">	==></font>
54009      	wire         Gen1_Req_SeqUnique            ;
           	<font color = "red">-2-</font>                                            
54010      	wire [7:0]   Gen1_Req_User                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54014      	wire [2:0]   Gen1_Rsp_Opc                  ;
           	<font color = "green">-1-</font>                                            
54015      	wire         Gen1_Rsp_Rdy                  ;
           <font color = "green">	==></font>
54016      	wire [3:0]   Gen1_Rsp_SeqId                ;
           	<font color = "red">-2-</font>                                            
54017      	wire         Gen1_Rsp_SeqUnOrdered         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_44107">
    <li>
      <a href="#inst_tag_44107_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44107_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44107_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_44108">
    <li>
      <a href="#inst_tag_44108_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44108_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44108_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_44109">
    <li>
      <a href="#inst_tag_44109_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44109_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44109_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_44110">
    <li>
      <a href="#inst_tag_44110_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44110_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44110_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_44111">
    <li>
      <a href="#inst_tag_44111_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44111_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44111_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_44112">
    <li>
      <a href="#inst_tag_44112_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44112_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44112_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_44113">
    <li>
      <a href="#inst_tag_44113_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44113_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44113_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
