
#define I2C_MST_I2C0_CTRL_REG (REG_I2C_MST_BASE + 0x0000)
#define I2C_MST_I2C0_BUSY (BIT(25))
#define I2C_MST_I2C0_BUSY_S 25
#define I2C_MST_I2C0_CTRL 0x01FFFFFF
#define I2C_MST_I2C0_CTRL_S 0

#define I2C_MST_I2C1_CTRL_REG (REG_I2C_MST_BASE + 0x0004)
#define I2C_MST_I2C1_BUSY (BIT(25))
#define I2C_MST_I2C1_BUSY_S 25
#define I2C_MST_I2C1_CTRL 0x01FFFFFF
#define I2C_MST_I2C1_CTRL_S 0

#define I2C_MST_I2C0_CONF_REG (REG_I2C_MST_BASE + 0x0020)
#define I2C_MST_I2C0_STATUS 0x000000FF
#define I2C_MST_I2C0_STATUS_S 24
#define I2C_MST_I2C0_CONF 0x00FFFFFF
#define I2C_MST_I2C0_CONF_S 0

#define I2C_MST_I2C1_CONF_REG (REG_I2C_MST_BASE + 0x0024)
#define I2C_MST_I2C1_STATUS 0x000000FF
#define I2C_MST_I2C1_STATUS_S 24
#define I2C_MST_I2C1_CONF 0x00FFFFFF
#define I2C_MST_I2C1_CONF_S 0

#define I2C_MST_ANA_CONF0_REG (REG_I2C_MST_BASE + 0x0040)
#define I2C_MST_ANA_STATUS0 0x000000FF
#define I2C_MST_ANA_STATUS0_S 24
#define I2C_MST_ANA_CONF0 0x00FFFFFF
#define I2C_MST_ANA_CONF0_S 0

#define I2C_MST_ANA_CONF1_REG (REG_I2C_MST_BASE + 0x0044)
#define I2C_MST_ANA_STATUS1 0x000000FF
#define I2C_MST_ANA_STATUS1_S 24
#define I2C_MST_ANA_CONF1 0x00FFFFFF
#define I2C_MST_ANA_CONF1_S 0

#define I2C_MST_ANA_CONF2_REG (REG_I2C_MST_BASE + 0x0048)
#define I2C_MST_ANA_STATUS2 0x000000FF
#define I2C_MST_ANA_STATUS2_S 24
#define I2C_MST_ANA_CONF2 0x00FFFFFF
#define I2C_MST_ANA_CONF2_S 0

#define I2C_MST_ANA_CONF3_REG (REG_I2C_MST_BASE + 0x004C)
#define I2C_MST_ANA_STATUS3 0x000000FF
#define I2C_MST_ANA_STATUS3_S 24
#define I2C_MST_ANA_CONF3 0x00FFFFFF
#define I2C_MST_ANA_CONF3_S 0

#define I2C_MST_ANA_CONF4_REG (REG_I2C_MST_BASE + 0x0050)
#define I2C_MST_ANA_STATUS4 0x000000FF
#define I2C_MST_ANA_STATUS4_S 24
#define I2C_MST_ANA_CONF4 0x00FFFFFF
#define I2C_MST_ANA_CONF4_S 0

#define I2C_MST_ANA_CONF5_REG (REG_I2C_MST_BASE + 0x0054)
#define I2C_MST_ANA_STATUS5 0x000000FF
#define I2C_MST_ANA_STATUS5_S 24
#define I2C_MST_ANA_CONF5 0x00FFFFFF
#define I2C_MST_ANA_CONF5_S 0

#define I2C_MST_ANA_CONF6_REG (REG_I2C_MST_BASE + 0x0058)
#define I2C_MST_ANA_STATUS6 0x000000FF
#define I2C_MST_ANA_STATUS6_S 24
#define I2C_MST_ANA_CONF6 0x00FFFFFF
#define I2C_MST_ANA_CONF6_S 0

#define I2C_MST_ANA_CONF7_REG (REG_I2C_MST_BASE + 0x005C)
#define I2C_MST_ANA_STATUS7 0x000000FF
#define I2C_MST_ANA_STATUS7_S 24
#define I2C_MST_ANA_CONF7 0x00FFFFFF
#define I2C_MST_ANA_CONF7_S 0

#define I2C_MST_ANA_CONF8_REG (REG_I2C_MST_BASE + 0x0060)
#define I2C_MST_ANA_STATUS8 0x000000FF
#define I2C_MST_ANA_STATUS8_S 24
#define I2C_MST_ANA_CONF8 0x00FFFFFF
#define I2C_MST_ANA_CONF8_S 0

#define I2C_MST_SAR_DOUT0_REG (REG_I2C_MST_BASE + 0x0080)
#define I2C_MST_SAR_DOUT0 0x00003FFF
#define I2C_MST_SAR_DOUT0_S 0

#define I2C_MST_SAR_DOUT1_REG (REG_I2C_MST_BASE + 0x0084)
#define I2C_MST_SAR_DOUT1 0x00003FFF
#define I2C_MST_SAR_DOUT1_S 0

#define I2C_MST_SAR_DOUT2_REG (REG_I2C_MST_BASE + 0x0088)
#define I2C_MST_SAR_DOUT2 0x00003FFF
#define I2C_MST_SAR_DOUT2_S 0

#define I2C_MST_SAR_DOUT3_REG (REG_I2C_MST_BASE + 0x008C)
#define I2C_MST_SAR_DOUT3 0x00003FFF
#define I2C_MST_SAR_DOUT3_S 0

#define I2C_MST_SAR_DOUT4_REG (REG_I2C_MST_BASE + 0x0090)
#define I2C_MST_SAR_DOUT4 0x00003FFF
#define I2C_MST_SAR_DOUT4_S 0

#define I2C_MST_SAR_DOUT5_REG (REG_I2C_MST_BASE + 0x0094)
#define I2C_MST_SAR_DOUT5 0x00003FFF
#define I2C_MST_SAR_DOUT5_S 0

#define I2C_MST_SAR_DOUT6_REG (REG_I2C_MST_BASE + 0x0098)
#define I2C_MST_SAR_DOUT6 0x00003FFF
#define I2C_MST_SAR_DOUT6_S 0

#define I2C_MST_SAR_DOUT7_REG (REG_I2C_MST_BASE + 0x009C)
#define I2C_MST_SAR_DOUT7 0x00003FFF
#define I2C_MST_SAR_DOUT7_S 0

#define I2C_MST_TOS_DATA_REG (REG_I2C_MST_BASE + 0x00A0)
#define I2C_MST_TOS_DATA 0xFFFFFFFF
#define I2C_MST_TOS_DATA_S 0

#define I2C_MST_SET_FREQ_MEM_REG (REG_I2C_MST_BASE + 0x00C0)
#define I2C_MST_SET_FREQ_MEM_RDATA 0xFFFFFFFF
#define I2C_MST_SET_FREQ_MEM_RDATA_S 0

#define I2C_MST_SET_FREQ_CTRL0_REG (REG_I2C_MST_BASE + 0x00C4)
#define I2C_MST_SET_CHAN_FREQ_DONE (BIT(31))
#define I2C_MST_SET_CHAN_FREQ_DONE_S 31
#define I2C_MST_SET_FREQ_CTRL0 0x7FFFFFFF
#define I2C_MST_SET_FREQ_CTRL0_S 0

#define I2C_MST_SET_FREQ_DATA0_REG (REG_I2C_MST_BASE + 0x00C8)
#define I2C_MST_SET_FREQ_DATA0 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA0_S 0

#define I2C_MST_SET_FREQ_DATA1_REG (REG_I2C_MST_BASE + 0x00CC)
#define I2C_MST_SET_FREQ_DATA1 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA1_S 0

#define I2C_MST_SET_FREQ_DATA_ADDR0_REG (REG_I2C_MST_BASE + 0x00D0)
#define I2C_MST_SET_FREQ_DATA_ADDR0 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA_ADDR0_S 0

#define I2C_MST_SET_FREQ_DATA_ADDR1_REG (REG_I2C_MST_BASE + 0x00D4)
#define I2C_MST_SET_FREQ_DATA_ADDR1 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA_ADDR1_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR0_REG (REG_I2C_MST_BASE + 0x00D8)
#define I2C_MST_SET_FREQ_I2C_ADDR0 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR0_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR1_REG (REG_I2C_MST_BASE + 0x00DC)
#define I2C_MST_SET_FREQ_I2C_ADDR1 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR1_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR2_REG (REG_I2C_MST_BASE + 0x00E0)
#define I2C_MST_SET_FREQ_I2C_ADDR2 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR2_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR3_REG (REG_I2C_MST_BASE + 0x00E4)
#define I2C_MST_SET_FREQ_I2C_ADDR3 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR3_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR4_REG (REG_I2C_MST_BASE + 0x00E8)
#define I2C_MST_SET_FREQ_I2C_ADDR4 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR4_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR5_REG (REG_I2C_MST_BASE + 0x00EC)
#define I2C_MST_SET_FREQ_I2C_ADDR5 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR5_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR6_REG (REG_I2C_MST_BASE + 0x00F0)
#define I2C_MST_SET_FREQ_I2C_ADDR6 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR6_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR7_REG (REG_I2C_MST_BASE + 0x00F4)
#define I2C_MST_SET_FREQ_I2C_ADDR7 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR7_S 0

#define I2C_MST_PVT_CTRL_REG (REG_I2C_MST_BASE + 0x00F8)
#define I2C_MST_PVT_CINT_RDY (BIT(31))
#define I2C_MST_PVT_CINT_RDY_S 31
#define I2C_MST_PVT_CINT 0x00003FFF
#define I2C_MST_PVT_CINT_S 16
#define I2C_MST_PVT_EN_RES (BIT(11))
#define I2C_MST_PVT_EN_RES_S 11
#define I2C_MST_PVT_START (BIT(10))
#define I2C_MST_PVT_START_S 10
#define I2C_MST_PVT_COUNTS_EN 0x000003FF
#define I2C_MST_PVT_COUNTS_EN_S 0

#define I2C_MST_SET_FREQ_I2C_MST0_REG (REG_I2C_MST_BASE + 0x0100)
#define I2C_MST_SET_FREQ_I2C_MST0 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_MST0_S 0

#define I2C_MST_SET_FREQ_I2C_MST1_REG (REG_I2C_MST_BASE + 0x0104)
#define I2C_MST_SET_FREQ_I2C_MST1 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_MST1_S 0

#define I2C_MST_SET_FREQ_I2C_MST2_REG (REG_I2C_MST_BASE + 0x0108)
#define I2C_MST_SET_FREQ_I2C_MST2 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_MST2_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR8_REG (REG_I2C_MST_BASE + 0x010C)
#define I2C_MST_SET_FREQ_I2C_ADDR8 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR8_S 0

#define I2C_MST_SET_FREQ_I2C_ADDR9_REG (REG_I2C_MST_BASE + 0x0110)
#define I2C_MST_SET_FREQ_I2C_ADDR9 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_ADDR9_S 0

#define I2C_MST_SET_FREQ_DATA2_REG (REG_I2C_MST_BASE + 0x0114)
#define I2C_MST_SET_FREQ_DATA2 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA2_S 0

#define I2C_MST_SET_FREQ_DATA3_REG (REG_I2C_MST_BASE + 0x0118)
#define I2C_MST_SET_FREQ_DATA3 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA3_S 0

#define I2C_MST_SET_FREQ_DATA_ADDR2_REG (REG_I2C_MST_BASE + 0x011C)
#define I2C_MST_SET_FREQ_DATA_ADDR2 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA_ADDR2_S 0

#define I2C_MST_SET_FREQ_DATA_ADDR3_REG (REG_I2C_MST_BASE + 0x0120)
#define I2C_MST_SET_FREQ_DATA_ADDR3 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA_ADDR3_S 0

#define I2C_MST_SET_FREQ_DATA_ADDR4_REG (REG_I2C_MST_BASE + 0x0124)
#define I2C_MST_SET_FREQ_DATA_ADDR4 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA_ADDR4_S 0

#define I2C_MST_SET_FREQ_DATA_ADDR5_REG (REG_I2C_MST_BASE + 0x0128)
#define I2C_MST_SET_FREQ_DATA_ADDR5 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA_ADDR5_S 0

#define I2C_MST_SET_FREQ_DATA_ADDR6_REG (REG_I2C_MST_BASE + 0x012C)
#define I2C_MST_SET_FREQ_DATA_ADDR6 0xFFFFFFFF
#define I2C_MST_SET_FREQ_DATA_ADDR6_S 0

#define I2C_MST_SET_FREQ_WIFI_DATA0_REG (REG_I2C_MST_BASE + 0x0130)
#define I2C_MST_SET_FREQ_WIFI_DATA0 0xFFFFFFFF
#define I2C_MST_SET_FREQ_WIFI_DATA0_S 0

#define I2C_MST_SET_FREQ_WIFI_DATA1_REG (REG_I2C_MST_BASE + 0x0134)
#define I2C_MST_SET_FREQ_WIFI_DATA1 0xFFFFFFFF
#define I2C_MST_SET_FREQ_WIFI_DATA1_S 0

#define I2C_MST_SET_FREQ_WIFI_DATA2_REG (REG_I2C_MST_BASE + 0x0138)
#define I2C_MST_SET_FREQ_WIFI_DATA2 0xFFFFFFFF
#define I2C_MST_SET_FREQ_WIFI_DATA2_S 0

#define I2C_MST_SET_FREQ_WIFI_DATA3_REG (REG_I2C_MST_BASE + 0x013C)
#define I2C_MST_SET_FREQ_WIFI_DATA3 0xFFFFFFFF
#define I2C_MST_SET_FREQ_WIFI_DATA3_S 0

#define I2C_MST_SET_FREQ_WIFI_DATA4_REG (REG_I2C_MST_BASE + 0x0140)
#define I2C_MST_SET_FREQ_WIFI_DATA4 0xFFFFFFFF
#define I2C_MST_SET_FREQ_WIFI_DATA4_S 0

#define I2C_MST_SET_FREQ_MEM_PD_REG (REG_I2C_MST_BASE + 0x0144)
#define I2C_MST_FREQ_MEM_FORCE_PD (BIT(1))
#define I2C_MST_FREQ_MEM_FORCE_PD_S 1
#define I2C_MST_FREQ_MEM_FORCE_PU (BIT(0))
#define I2C_MST_FREQ_MEM_FORCE_PU_S 0

#define I2C_MST_SET_FREQ_MEM_WR_DATA_REG (REG_I2C_MST_BASE + 0x0148)
#define I2C_MST_SET_FREQ_MEM_WR_DATA 0xFFFFFFFF
#define I2C_MST_SET_FREQ_MEM_WR_DATA_S 0

#define I2C_MST_SET_FREQ_RD_I2C_CTRL0_REG (REG_I2C_MST_BASE + 0x014C)
#define I2C_MST_FREQ_RD_I2C_DATA 0x000000FF
#define I2C_MST_FREQ_RD_I2C_DATA_S 24
#define I2C_MST_FREQ_RD_I2C_RD_EN (BIT(20))
#define I2C_MST_FREQ_RD_I2C_RD_EN_S 20
#define I2C_MST_FREQ_RD_I2C_MST 0x0000000F
#define I2C_MST_FREQ_RD_I2C_MST_S 16
#define I2C_MST_FREQ_RD_I2C_ADDR 0x000000FF
#define I2C_MST_FREQ_RD_I2C_ADDR_S 8
#define I2C_MST_FREQ_RD_I2C_BLOCK 0x000000FF
#define I2C_MST_FREQ_RD_I2C_BLOCK_S 0

#define I2C_MST_SET_FREQ_RD_I2C_CTRL1_REG (REG_I2C_MST_BASE + 0x0150)
#define I2C_MST_WIFI_CHAN_FREQ 0x000000FF
#define I2C_MST_WIFI_CHAN_FREQ_S 20
#define I2C_MST_ARBITER_DIS (BIT(19))
#define I2C_MST_ARBITER_DIS_S 19
#define I2C_MST_SET_FREQ_CAL_BUSY (BIT(18))
#define I2C_MST_SET_FREQ_CAL_BUSY_S 18
#define I2C_MST_FREQ_RD_I2C_COMP_EN (BIT(17))
#define I2C_MST_FREQ_RD_I2C_COMP_EN_S 17
#define I2C_MST_FREQ_RD_I2C_COMP_FLAG (BIT(16))
#define I2C_MST_FREQ_RD_I2C_COMP_FLAG_S 16
#define I2C_MST_FREQ_RD_I2C_COMP 0x000000FF
#define I2C_MST_FREQ_RD_I2C_COMP_S 8
#define I2C_MST_FREQ_RD_I2C_MASK 0x000000FF
#define I2C_MST_FREQ_RD_I2C_MASK_S 0

#define I2C_MST_SET_FREQ_PLL_WAIT_REG (REG_I2C_MST_BASE + 0x0154)
#define I2C_MST_FREQ_PLL_WAIT_EN (BIT(16))
#define I2C_MST_FREQ_PLL_WAIT_EN_S 16
#define I2C_MST_FREQ_PLL_WAIT_DELAY 0x0000FFFF
#define I2C_MST_FREQ_PLL_WAIT_DELAY_S 0

#define I2C_MST_SET_FREQ_I2C_DELAY_REG (REG_I2C_MST_BASE + 0x0158)
#define I2C_MST_SET_FREQ_I2C_DELAY_NUM 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_DELAY_NUM_S 0

#define I2C_MST_SET_FREQ_I2C_DELAY_EN_REG (REG_I2C_MST_BASE + 0x015c)
#define I2C_MST_SET_FREQ_I2C_DELAY_EN 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_DELAY_EN_S 0

#define I2C_MST_SET_FREQ_I2C_DELAY_CTRL_REG (REG_I2C_MST_BASE + 0x0160)
#define I2C_MST_SET_FREQ_I2C_DELAY_CTRL 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_DELAY_CTRL_S 0

#define I2C_MST_SET_FREQ_I2C_RD_EN_REG (REG_I2C_MST_BASE + 0x0164)
#define I2C_MST_SET_FREQ_I2C_RD_EN 0xFFFFFFFF
#define I2C_MST_SET_FREQ_I2C_RD_EN_S 0

#define I2C_MST_SET_FREQ_I2C_RE_WRITE_REG (REG_I2C_MST_BASE + 0x0168)
#define I2C_MST_SET_FREQ_I2C_BUSY (BIT(31))
#define I2C_MST_SET_FREQ_I2C_BUSY_S 31
#define I2C_MST_SET_FREQ_CHAN 0x0000007F
#define I2C_MST_SET_FREQ_CHAN_S 24
#define I2C_MST_I2C_DATA_DELTA_SUM 0x000000FF
#define I2C_MST_I2C_DATA_DELTA_SUM_S 16
#define I2C_MST_FREQ_I2C_RD_DATA 0x000000FF
#define I2C_MST_FREQ_I2C_RD_DATA_S 8
#define I2C_MST_RE_WRITE_MEM_EN (BIT(7))
#define I2C_MST_RE_WRITE_MEM_EN_S 7
#define I2C_MST_RE_WRITE_I2C_EN (BIT(6))
#define I2C_MST_RE_WRITE_I2C_EN_S 6
#define I2C_MST_I2C_DATA_DELTA_RST (BIT(5))
#define I2C_MST_I2C_DATA_DELTA_RST_S 5
#define I2C_MST_RE_WRITE_I2C_NUM 0x0000001F
#define I2C_MST_RE_WRITE_I2C_NUM_S 0

#define I2C_MST_SET_FREQ_OFFSET_CTRL1_REG (REG_I2C_MST_BASE + 0x016c)
#define I2C_MST_FREQ_OFFSET_BTRX 0x0000FFFF
#define I2C_MST_FREQ_OFFSET_BTRX_S 16
#define I2C_MST_FREQ_OFFSET_BTTX 0x0000FFFF
#define I2C_MST_FREQ_OFFSET_BTTX_S 0

#define I2C_MST_SET_FREQ_OFFSET_CTRL2_REG (REG_I2C_MST_BASE + 0x0170)
#define I2C_MST_FREQ_OFFSET_EN (BIT(16))
#define I2C_MST_FREQ_OFFSET_EN_S 16
#define I2C_MST_FREQ_OFFSET_WIFI 0x0000FFFF
#define I2C_MST_FREQ_OFFSET_WIFI_S 0

#define I2C_MST_NOUSE_REG (REG_I2C_MST_BASE + 0x03f8)
#define I2C_MST_NOUSE 0xFFFFFFFF
#define I2C_MST_NOUSE_S 0

#define I2C_MST_DATE_REG (REG_I2C_MST_BASE + 0x03fc)
#define I2C_MST_CLK_EN (BIT(28))
#define I2C_MST_CLK_EN_S 28
#define I2C_MST_DATE 0x0FFFFFFF
#define I2C_MST_DATE_S 0
#define I2C_MST_DATE_VERSION 0x1807201
