ADD_SUB_Sharing.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/ADD_SUB_Sharing.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
ALU.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/ALU.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
Controller.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Controller.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
Core.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Core.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
Input_Memory.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Input_Memory.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
Instruction_Memory.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Instruction_Memory.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
receiver.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/receiver.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
transmitter.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/transmitter.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
Add_IP.v,verilog,xil_defaultlib,../../../bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Add_IP.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
design_HDH_Add_IP_HDH_0_0.v,verilog,xil_defaultlib,../../../bd/design_HDH/ip/design_HDH_Add_IP_HDH_0_0/sim/design_HDH_Add_IP_HDH_0_0.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
design_HDH_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
design_HDH_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
design_HDH_rst_clk_wiz_0_25M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/sim/design_HDH_rst_clk_wiz_0_25M_0.vhd,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
design_HDH.v,verilog,xil_defaultlib,../../../bd/design_HDH/sim/design_HDH.v,incdir="$ref_dir/../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"incdir="../../../../Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/7698"
glbl.v,Verilog,xil_defaultlib,glbl.v
