<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 01 11:27:28 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets CK1_N_642]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets CK1_c]
            1536 items scored, 1536 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.099ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CWR_577  (from CK1_c +)
   Destination:    FD1P3AX    SP             attn_sw_i0_i1  (to CK1_c +)

   Delay:                   9.840ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

      9.840ns data_path CWR_577 to attn_sw_i0_i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.099ns

 Path Details: CWR_577 to attn_sw_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CWR_577 (from CK1_c)
Route        34   e 1.754                                  CWR
LUT4        ---     0.448              B to Z              CDS_I_0_640_2_lut_rep_127
Route        11   e 1.363                                  n7668
LUT4        ---     0.448              D to Z              i1_2_lut_3_lut_4_lut_adj_47
Route         2   e 0.954                                  n106
LUT4        ---     0.448              B to Z              i2_4_lut
Route         3   e 1.051                                  n136_adj_677
LUT4        ---     0.448              B to Z              i2_2_lut_adj_66
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i5_4_lut_adj_61
Route         8   e 1.287                                  CK1_c_enable_63
                  --------
                    9.840  (26.9% logic, 73.1% route), 6 logic levels.


Error:  The following path violates requirements by 5.099ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CWR_577  (from CK1_c +)
   Destination:    FD1P3AX    SP             attn_sw_i0_i2  (to CK1_c +)

   Delay:                   9.840ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

      9.840ns data_path CWR_577 to attn_sw_i0_i2 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.099ns

 Path Details: CWR_577 to attn_sw_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CWR_577 (from CK1_c)
Route        34   e 1.754                                  CWR
LUT4        ---     0.448              B to Z              CDS_I_0_640_2_lut_rep_127
Route        11   e 1.363                                  n7668
LUT4        ---     0.448              D to Z              i1_2_lut_3_lut_4_lut_adj_47
Route         2   e 0.954                                  n106
LUT4        ---     0.448              B to Z              i2_4_lut
Route         3   e 1.051                                  n136_adj_677
LUT4        ---     0.448              B to Z              i2_2_lut_adj_66
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i5_4_lut_adj_61
Route         8   e 1.287                                  CK1_c_enable_63
                  --------
                    9.840  (26.9% logic, 73.1% route), 6 logic levels.


Error:  The following path violates requirements by 5.099ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CWR_577  (from CK1_c +)
   Destination:    FD1P3AX    SP             attn_sw_i0_i3  (to CK1_c +)

   Delay:                   9.840ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

      9.840ns data_path CWR_577 to attn_sw_i0_i3 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.099ns

 Path Details: CWR_577 to attn_sw_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CWR_577 (from CK1_c)
Route        34   e 1.754                                  CWR
LUT4        ---     0.448              B to Z              CDS_I_0_640_2_lut_rep_127
Route        11   e 1.363                                  n7668
LUT4        ---     0.448              D to Z              i1_2_lut_3_lut_4_lut_adj_47
Route         2   e 0.954                                  n106
LUT4        ---     0.448              B to Z              i2_4_lut
Route         3   e 1.051                                  n136_adj_677
LUT4        ---     0.448              B to Z              i2_2_lut_adj_66
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i5_4_lut_adj_61
Route         8   e 1.287                                  CK1_c_enable_63
                  --------
                    9.840  (26.9% logic, 73.1% route), 6 logic levels.

Warning: 10.099 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CK1_N_642]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets CK1_c]                   |     5.000 ns|    10.099 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n7367                                   |      12|     752|     48.96%
                                        |        |        |
n22_adj_678                             |       1|     564|     36.72%
                                        |        |        |
n20                                     |       1|     376|     24.48%
                                        |        |        |
n106                                    |       2|     236|     15.36%
                                        |        |        |
n7668                                   |      11|     236|     15.36%
                                        |        |        |
n4050                                   |      14|     208|     13.54%
                                        |        |        |
n4066                                   |      14|     208|     13.54%
                                        |        |        |
n7090                                   |       1|     208|     13.54%
                                        |        |        |
n7091                                   |       1|     208|     13.54%
                                        |        |        |
n7092                                   |       1|     208|     13.54%
                                        |        |        |
n7104                                   |       1|     208|     13.54%
                                        |        |        |
n7105                                   |       1|     208|     13.54%
                                        |        |        |
n7106                                   |       1|     208|     13.54%
                                        |        |        |
n7646                                   |      13|     208|     13.54%
                                        |        |        |
n7647                                   |      13|     208|     13.54%
                                        |        |        |
n14                                     |       1|     188|     12.24%
                                        |        |        |
n7089                                   |       1|     182|     11.85%
                                        |        |        |
n7103                                   |       1|     182|     11.85%
                                        |        |        |
Clock_Divider_2.count_30__N_514         |      32|     160|     10.42%
                                        |        |        |
n7148                                   |       1|     160|     10.42%
                                        |        |        |
n7149                                   |       1|     160|     10.42%
                                        |        |        |
n7150                                   |       1|     160|     10.42%
                                        |        |        |
n7151                                   |       1|     160|     10.42%
                                        |        |        |
n7152                                   |       1|     160|     10.42%
                                        |        |        |
n7153                                   |       1|     160|     10.42%
                                        |        |        |
n7154                                   |       1|     160|     10.42%
                                        |        |        |
n7155                                   |       1|     160|     10.42%
                                        |        |        |
n7156                                   |       1|     160|     10.42%
                                        |        |        |
n7157                                   |       1|     160|     10.42%
                                        |        |        |
n7158                                   |       1|     160|     10.42%
                                        |        |        |
n7159                                   |       1|     160|     10.42%
                                        |        |        |
n7160                                   |       1|     160|     10.42%
                                        |        |        |
n7161                                   |       1|     160|     10.42%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1536  Score: 5377252

Constraints cover  10450 paths, 744 nets, and 2086 connections (73.7% coverage)


Peak memory: 93724672 bytes, TRCE: 5210112 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
