0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1698526000,verilog,,,,clk_wiz_0,,,../../../../Lab6.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1698526000,verilog,,C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Lab6.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.sim/sim_1/behav/xsim/glbl.v,1698526002,verilog,,,,glbl,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sim_1/new/testbench.vhd,1698637560,vhdl2008,,,,testbench,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sim_1/new/uart_rx_tb.vhd,1698526003,vhdl2008,,,,uart_rx_tb,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sim_1/new/uart_tx_tb.vhd,1698526003,vhdl,,,,uart_tx_tb,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/debounce.vhd,1698526489,vhdl,,,,debounce,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/gpio.vhd,1698526003,vhdl2008,,,,gpio,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/gpio_bit.vhd,1698526003,vhdl2008,,,,gpio_bit,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/pmod_keypad.vhd,1698611474,vhdl,,,,pmod_keypad,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/seven_segments.vhd,1698617376,vhdl2008,,,,seven_segments,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/system_controller.vhd,1698526003,vhdl2008,,,,system_controller,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/timer.vhd,1698526003,vhdl2008,,,,timer,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/top.vhd,1698636418,vhdl2008,,,,top,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/uart.vhd,1698526003,vhdl2008,,,,uart,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/uart_rx.vhd,1698526003,vhdl2008,,,,uart_rx,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab6/Lab6.srcs/sources_1/new/uart_tx.vhd,1698526003,vhdl2008,,,,uart_tx,,,,,,,,
