// Seed: 2018502452
module module_0 (
    output wire id_0,
    input  tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri id_9,
    input wor id_10,
    output tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    output wand id_14,
    input wire id_15,
    input wor id_16,
    input uwire id_17,
    output uwire id_18,
    input wand id_19,
    input tri1 id_20,
    output wor id_21,
    output wire id_22,
    input tri1 id_23
);
  always @(*) $clog2(69);
  ;
  module_0 modCall_1 (
      id_22,
      id_4
  );
endmodule
