Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 12 18:42:11 2022
| Host         : DESKTOP-CQEO6G8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.277        0.000                      0                   67        0.243        0.000                      0                   67        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.277        0.000                      0                   67        0.243        0.000                      0                   67        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 1.996ns (73.096%)  route 0.735ns (26.904%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  myCounter/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    myCounter/M_counter_q_reg[24]_i_1_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.946 r  myCounter/M_counter_q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.946    myCounter/M_counter_q_reg[28]_i_1_n_6
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.518    14.923    myCounter/CLK
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[29]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.062    15.223    myCounter/M_counter_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 1.975ns (72.887%)  route 0.735ns (27.113%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  myCounter/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    myCounter/M_counter_q_reg[24]_i_1_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.925 r  myCounter/M_counter_q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.925    myCounter/M_counter_q_reg[28]_i_1_n_4
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.518    14.923    myCounter/CLK
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[31]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.062    15.223    myCounter/M_counter_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.901ns (72.126%)  route 0.735ns (27.874%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  myCounter/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    myCounter/M_counter_q_reg[24]_i_1_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.851 r  myCounter/M_counter_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.851    myCounter/M_counter_q_reg[28]_i_1_n_5
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.518    14.923    myCounter/CLK
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[30]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.062    15.223    myCounter/M_counter_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.885ns (71.956%)  route 0.735ns (28.044%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  myCounter/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    myCounter/M_counter_q_reg[24]_i_1_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.835 r  myCounter/M_counter_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.835    myCounter/M_counter_q_reg[28]_i_1_n_7
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.518    14.923    myCounter/CLK
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[28]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.062    15.223    myCounter/M_counter_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.882ns (71.924%)  route 0.735ns (28.076%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  myCounter/M_counter_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    myCounter/M_counter_q_reg[24]_i_1_n_6
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.922    myCounter/CLK
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[25]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.062    15.222    myCounter/M_counter_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 1.861ns (71.696%)  route 0.735ns (28.304%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.811 r  myCounter/M_counter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.811    myCounter/M_counter_q_reg[24]_i_1_n_4
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.922    myCounter/CLK
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[27]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.062    15.222    myCounter/M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.787ns (70.866%)  route 0.735ns (29.134%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.737 r  myCounter/M_counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.737    myCounter/M_counter_q_reg[24]_i_1_n_5
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.922    myCounter/CLK
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[26]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.062    15.222    myCounter/M_counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.771ns (70.680%)  route 0.735ns (29.320%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.721 r  myCounter/M_counter_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.721    myCounter/M_counter_q_reg[24]_i_1_n_7
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.922    myCounter/CLK
    SLICE_X0Y40          FDRE                                         r  myCounter/M_counter_q_reg[24]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.062    15.222    myCounter/M_counter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.768ns (70.645%)  route 0.735ns (29.355%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  myCounter/M_counter_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    myCounter/M_counter_q_reg[20]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  myCounter/M_counter_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.922    myCounter/CLK
    SLICE_X0Y39          FDRE                                         r  myCounter/M_counter_q_reg[21]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    15.222    myCounter/M_counter_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.747ns (70.396%)  route 0.735ns (29.604%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.215    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.735     6.406    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.928 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.697 r  myCounter/M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.697    myCounter/M_counter_q_reg[20]_i_1_n_4
    SLICE_X0Y39          FDRE                                         r  myCounter/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.922    myCounter/CLK
    SLICE_X0Y39          FDRE                                         r  myCounter/M_counter_q_reg[23]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    15.222    myCounter/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.533    reset_cond/clk
    SLICE_X0Y32          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.846    reset_cond/M_stage_d[2]
    SLICE_X0Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.048    reset_cond/clk
    SLICE_X0Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X0Y32          FDSE (Hold_fdse_C_D)         0.070     1.603    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.536    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  myCounter/M_counter_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.798    myCounter/M_counter_q_reg_n_0_[14]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  myCounter/M_counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    myCounter/M_counter_q_reg[12]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.052    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[14]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.641    myCounter/M_counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.537    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  myCounter/M_counter_q_reg[18]/Q
                         net (fo=1, routed)           0.121     1.799    myCounter/M_counter_q_reg_n_0_[18]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  myCounter/M_counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    myCounter/M_counter_q_reg[16]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.054    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[18]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.642    myCounter/M_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.537    myCounter/CLK
    SLICE_X0Y39          FDRE                                         r  myCounter/M_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  myCounter/M_counter_q_reg[22]/Q
                         net (fo=1, routed)           0.121     1.799    myCounter/M_counter_q_reg_n_0_[22]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  myCounter/M_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    myCounter/M_counter_q_reg[20]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  myCounter/M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.054    myCounter/CLK
    SLICE_X0Y39          FDRE                                         r  myCounter/M_counter_q_reg[22]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105     1.642    myCounter/M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.535    myCounter/CLK
    SLICE_X0Y36          FDRE                                         r  myCounter/M_counter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  myCounter/M_counter_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.797    myCounter/M_counter_q_reg_n_0_[10]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  myCounter/M_counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    myCounter/M_counter_q_reg[8]_i_1_n_5
    SLICE_X0Y36          FDRE                                         r  myCounter/M_counter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.051    myCounter/CLK
    SLICE_X0Y36          FDRE                                         r  myCounter/M_counter_q_reg[10]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.105     1.640    myCounter/M_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.535    myCounter/CLK
    SLICE_X0Y35          FDRE                                         r  myCounter/M_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  myCounter/M_counter_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.797    myCounter/M_counter_q_reg_n_0_[6]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  myCounter/M_counter_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    myCounter/M_counter_q_reg[4]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  myCounter/M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.051    myCounter/CLK
    SLICE_X0Y35          FDRE                                         r  myCounter/M_counter_q_reg[6]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.640    myCounter/M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.329%)  route 0.227ns (61.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.533    reset_cond/clk
    SLICE_X0Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.227     1.901    reset_cond/M_stage_d[3]
    SLICE_X1Y36          FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.051    reset_cond/clk
    SLICE_X1Y36          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X1Y36          FDSE (Hold_fdse_C_D)         0.070     1.620    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.538    myCounter/CLK
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  myCounter/M_counter_q_reg[30]/Q
                         net (fo=2, routed)           0.136     1.815    myCounter/out[6]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.926 r  myCounter/M_counter_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.926    myCounter/M_counter_q_reg[28]_i_1_n_5
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.055    myCounter/CLK
    SLICE_X0Y41          FDRE                                         r  myCounter/M_counter_q_reg[30]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.105     1.643    myCounter/M_counter_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.536    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  myCounter/M_counter_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.798    myCounter/M_counter_q_reg_n_0_[14]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.942 r  myCounter/M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    myCounter/M_counter_q_reg[12]_i_1_n_4
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.052    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[15]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.641    myCounter/M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.537    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  myCounter/M_counter_q_reg[18]/Q
                         net (fo=1, routed)           0.121     1.799    myCounter/M_counter_q_reg_n_0_[18]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.943 r  myCounter/M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    myCounter/M_counter_q_reg[16]_i_1_n_4
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.054    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.642    myCounter/M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    myCounter/M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36    myCounter/M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36    myCounter/M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    myCounter/M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    myCounter/M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    myCounter/M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    myCounter/M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    myCounter/M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    myCounter/M_counter_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    myCounter/M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    myCounter/M_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    myCounter/M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    myCounter/M_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    myCounter/M_counter_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    myCounter/M_counter_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    myCounter/M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    myCounter/M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    myCounter/M_counter_q_reg[12]/C



