// Seed: 2700027804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_7 = 1, id_8 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd7
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_1,
      id_7,
      id_5
  );
  logic [1 : id_3] id_9;
  ;
  wire id_10;
endmodule
