Release 12.1 Drc M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Thu Apr 25 14:46:40 2024

drc -z system.ncd system.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net DIS/set_dev_len is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
