# Changelog

## [0.2.0](https://github.com/askvortsov1/hardcaml-mips/compare/v0.1.2...v0.2.0)

Proof of concept for module hierarchies:

- Started instruction fetch module
- No memory or registers yet, just constant output for now

## [0.1.2](https://github.com/askvortsov1/hardcaml-mips/tree/v0.1.2) 6/14/2021

Proof of concept:

- Created trivial circuit
- Added waveform-based expect test
- Built executable to print circuit in Verilog