{
  "module_name": "qed_hsi.h",
  "hash_id": "7632044ba093f240fba56a9afbfe660a473ad18522ec5fae4bf77727ebcc4146",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qed/qed_hsi.h",
  "human_readable_source": " \n \n\n#ifndef _QED_HSI_H\n#define _QED_HSI_H\n\n#include <linux/types.h>\n#include <linux/io.h>\n#include <linux/bitops.h>\n#include <linux/delay.h>\n#include <linux/kernel.h>\n#include <linux/list.h>\n#include <linux/slab.h>\n#include <linux/qed/common_hsi.h>\n#include <linux/qed/storage_common.h>\n#include <linux/qed/tcp_common.h>\n#include <linux/qed/fcoe_common.h>\n#include <linux/qed/eth_common.h>\n#include <linux/qed/iscsi_common.h>\n#include <linux/qed/nvmetcp_common.h>\n#include <linux/qed/iwarp_common.h>\n#include <linux/qed/rdma_common.h>\n#include <linux/qed/roce_common.h>\n#include <linux/qed/qed_fcoe_if.h>\n\nstruct qed_hwfn;\nstruct qed_ptt;\n\n \nenum common_event_opcode {\n\tCOMMON_EVENT_PF_START,\n\tCOMMON_EVENT_PF_STOP,\n\tCOMMON_EVENT_VF_START,\n\tCOMMON_EVENT_VF_STOP,\n\tCOMMON_EVENT_VF_PF_CHANNEL,\n\tCOMMON_EVENT_VF_FLR,\n\tCOMMON_EVENT_PF_UPDATE,\n\tCOMMON_EVENT_FW_ERROR,\n\tCOMMON_EVENT_RL_UPDATE,\n\tCOMMON_EVENT_EMPTY,\n\tMAX_COMMON_EVENT_OPCODE\n};\n\n \nenum common_ramrod_cmd_id {\n\tCOMMON_RAMROD_UNUSED,\n\tCOMMON_RAMROD_PF_START,\n\tCOMMON_RAMROD_PF_STOP,\n\tCOMMON_RAMROD_VF_START,\n\tCOMMON_RAMROD_VF_STOP,\n\tCOMMON_RAMROD_PF_UPDATE,\n\tCOMMON_RAMROD_RL_UPDATE,\n\tCOMMON_RAMROD_EMPTY,\n\tMAX_COMMON_RAMROD_CMD_ID\n};\n\n \nenum core_error_handle {\n\tLL2_DROP_PACKET,\n\tLL2_DO_NOTHING,\n\tLL2_ASSERT,\n\tMAX_CORE_ERROR_HANDLE\n};\n\n \nenum core_event_opcode {\n\tCORE_EVENT_TX_QUEUE_START,\n\tCORE_EVENT_TX_QUEUE_STOP,\n\tCORE_EVENT_RX_QUEUE_START,\n\tCORE_EVENT_RX_QUEUE_STOP,\n\tCORE_EVENT_RX_QUEUE_FLUSH,\n\tCORE_EVENT_TX_QUEUE_UPDATE,\n\tCORE_EVENT_QUEUE_STATS_QUERY,\n\tMAX_CORE_EVENT_OPCODE\n};\n\n \nenum core_l4_pseudo_checksum_mode {\n\tCORE_L4_PSEUDO_CSUM_CORRECT_LENGTH,\n\tCORE_L4_PSEUDO_CSUM_ZERO_LENGTH,\n\tMAX_CORE_L4_PSEUDO_CHECKSUM_MODE\n};\n\n \nenum core_ll2_error_code {\n\tLL2_OK = 0,\n\tLL2_ERROR,\n\tMAX_CORE_LL2_ERROR_CODE\n};\n\n \nstruct core_ll2_port_stats {\n\tstruct regpair gsi_invalid_hdr;\n\tstruct regpair gsi_invalid_pkt_length;\n\tstruct regpair gsi_unsupported_pkt_typ;\n\tstruct regpair gsi_crcchksm_error;\n};\n\n \nstruct core_ll2_pstorm_per_queue_stat {\n\tstruct regpair sent_ucast_bytes;\n\tstruct regpair sent_mcast_bytes;\n\tstruct regpair sent_bcast_bytes;\n\tstruct regpair sent_ucast_pkts;\n\tstruct regpair sent_mcast_pkts;\n\tstruct regpair sent_bcast_pkts;\n\tstruct regpair error_drop_pkts;\n};\n\n \nstruct core_ll2_rx_prod {\n\t__le16 bd_prod;\n\t__le16 cqe_prod;\n};\n\nstruct core_ll2_tstorm_per_queue_stat {\n\tstruct regpair packet_too_big_discard;\n\tstruct regpair no_buff_discard;\n};\n\nstruct core_ll2_ustorm_per_queue_stat {\n\tstruct regpair rcv_ucast_bytes;\n\tstruct regpair rcv_mcast_bytes;\n\tstruct regpair rcv_bcast_bytes;\n\tstruct regpair rcv_ucast_pkts;\n\tstruct regpair rcv_mcast_pkts;\n\tstruct regpair rcv_bcast_pkts;\n};\n\nstruct core_ll2_rx_per_queue_stat {\n\tstruct core_ll2_tstorm_per_queue_stat tstorm_stat;\n\tstruct core_ll2_ustorm_per_queue_stat ustorm_stat;\n};\n\nstruct core_ll2_tx_per_queue_stat {\n\tstruct core_ll2_pstorm_per_queue_stat pstorm_stat;\n};\n\n \nstruct core_pwm_prod_update_data {\n\t__le16 icid;  \n\tu8 reserved0;\n\tu8 params;\n#define CORE_PWM_PROD_UPDATE_DATA_AGG_CMD_MASK\t  0x3\n#define CORE_PWM_PROD_UPDATE_DATA_AGG_CMD_SHIFT   0\n#define CORE_PWM_PROD_UPDATE_DATA_RESERVED1_MASK  0x3F\t \n#define CORE_PWM_PROD_UPDATE_DATA_RESERVED1_SHIFT 2\n\tstruct core_ll2_rx_prod prod;  \n};\n\n \nstruct core_queue_stats_query_ramrod_data {\n\tu8 rx_stat;\n\tu8 tx_stat;\n\t__le16 reserved[3];\n\tstruct regpair rx_stat_addr;\n\tstruct regpair tx_stat_addr;\n};\n\n \nenum core_ramrod_cmd_id {\n\tCORE_RAMROD_UNUSED,\n\tCORE_RAMROD_RX_QUEUE_START,\n\tCORE_RAMROD_TX_QUEUE_START,\n\tCORE_RAMROD_RX_QUEUE_STOP,\n\tCORE_RAMROD_TX_QUEUE_STOP,\n\tCORE_RAMROD_RX_QUEUE_FLUSH,\n\tCORE_RAMROD_TX_QUEUE_UPDATE,\n\tCORE_RAMROD_QUEUE_STATS_QUERY,\n\tMAX_CORE_RAMROD_CMD_ID\n};\n\n \nenum core_roce_flavor_type {\n\tCORE_ROCE,\n\tCORE_RROCE,\n\tMAX_CORE_ROCE_FLAVOR_TYPE\n};\n\n \nstruct core_rx_action_on_error {\n\tu8 error_type;\n#define CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_MASK\t0x3\n#define CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_SHIFT\t0\n#define CORE_RX_ACTION_ON_ERROR_NO_BUFF_MASK\t\t0x3\n#define CORE_RX_ACTION_ON_ERROR_NO_BUFF_SHIFT\t\t2\n#define CORE_RX_ACTION_ON_ERROR_RESERVED_MASK\t\t0xF\n#define CORE_RX_ACTION_ON_ERROR_RESERVED_SHIFT\t\t4\n};\n\n \nstruct core_rx_bd {\n\tstruct regpair addr;\n\t__le16 reserved[4];\n};\n\n \nstruct core_rx_bd_with_buff_len {\n\tstruct regpair addr;\n\t__le16 buff_length;\n\t__le16 reserved[3];\n};\n\n \nunion core_rx_bd_union {\n\tstruct core_rx_bd rx_bd;\n\tstruct core_rx_bd_with_buff_len rx_bd_with_len;\n};\n\n \nstruct core_rx_cqe_opaque_data {\n\t__le32 data[2];\n};\n\n \nenum core_rx_cqe_type {\n\tCORE_RX_CQE_ILLEGAL_TYPE,\n\tCORE_RX_CQE_TYPE_REGULAR,\n\tCORE_RX_CQE_TYPE_GSI_OFFLOAD,\n\tCORE_RX_CQE_TYPE_SLOW_PATH,\n\tMAX_CORE_RX_CQE_TYPE\n};\n\n \nstruct core_rx_fast_path_cqe {\n\tu8 type;\n\tu8 placement_offset;\n\tstruct parsing_and_err_flags parse_flags;\n\t__le16 packet_length;\n\t__le16 vlan;\n\tstruct core_rx_cqe_opaque_data opaque_data;\n\tstruct parsing_err_flags err_flags;\n\tu8 packet_source;\n\tu8 reserved0;\n\t__le32 reserved1[3];\n};\n\n \nstruct core_rx_gsi_offload_cqe {\n\tu8 type;\n\tu8 data_length_error;\n\tstruct parsing_and_err_flags parse_flags;\n\t__le16 data_length;\n\t__le16 vlan;\n\t__le32 src_mac_addrhi;\n\t__le16 src_mac_addrlo;\n\t__le16 qp_id;\n\t__le32 src_qp;\n\tstruct core_rx_cqe_opaque_data opaque_data;\n\tu8 packet_source;\n\tu8 reserved[3];\n};\n\n \nstruct core_rx_slow_path_cqe {\n\tu8 type;\n\tu8 ramrod_cmd_id;\n\t__le16 echo;\n\tstruct core_rx_cqe_opaque_data opaque_data;\n\t__le32 reserved1[5];\n};\n\n \nunion core_rx_cqe_union {\n\tstruct core_rx_fast_path_cqe rx_cqe_fp;\n\tstruct core_rx_gsi_offload_cqe rx_cqe_gsi;\n\tstruct core_rx_slow_path_cqe rx_cqe_sp;\n};\n\n \nenum core_rx_pkt_source {\n\tCORE_RX_PKT_SOURCE_NETWORK = 0,\n\tCORE_RX_PKT_SOURCE_LB,\n\tCORE_RX_PKT_SOURCE_TX,\n\tCORE_RX_PKT_SOURCE_LL2_TX,\n\tMAX_CORE_RX_PKT_SOURCE\n};\n\n \nstruct core_rx_start_ramrod_data {\n\tstruct regpair bd_base;\n\tstruct regpair cqe_pbl_addr;\n\t__le16 mtu;\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 drop_ttl0_flg;\n\t__le16 num_of_pbl_pages;\n\tu8 inner_vlan_stripping_en;\n\tu8 report_outer_vlan;\n\tu8 queue_id;\n\tu8 main_func_queue;\n\tu8 mf_si_bcast_accept_all;\n\tu8 mf_si_mcast_accept_all;\n\tstruct core_rx_action_on_error action_on_error;\n\tu8 gsi_offload_flag;\n\tu8 vport_id_valid;\n\tu8 vport_id;\n\tu8 zero_prod_flg;\n\tu8 wipe_inner_vlan_pri_en;\n\tu8 reserved[2];\n};\n\n \nstruct core_rx_stop_ramrod_data {\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 queue_id;\n\tu8 reserved1;\n\t__le16 reserved2[2];\n};\n\n \nstruct core_tx_bd_data {\n\t__le16 as_bitfield;\n#define CORE_TX_BD_DATA_FORCE_VLAN_MODE_MASK\t\t0x1\n#define CORE_TX_BD_DATA_FORCE_VLAN_MODE_SHIFT\t\t0\n#define CORE_TX_BD_DATA_VLAN_INSERTION_MASK\t\t0x1\n#define CORE_TX_BD_DATA_VLAN_INSERTION_SHIFT\t\t1\n#define CORE_TX_BD_DATA_START_BD_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_START_BD_SHIFT\t\t\t2\n#define CORE_TX_BD_DATA_IP_CSUM_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_IP_CSUM_SHIFT\t\t\t3\n#define CORE_TX_BD_DATA_L4_CSUM_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_L4_CSUM_SHIFT\t\t\t4\n#define CORE_TX_BD_DATA_IPV6_EXT_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_IPV6_EXT_SHIFT\t\t\t5\n#define CORE_TX_BD_DATA_L4_PROTOCOL_MASK\t\t0x1\n#define CORE_TX_BD_DATA_L4_PROTOCOL_SHIFT\t\t6\n#define CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_MASK\t0x1\n#define CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_SHIFT\t7\n#define CORE_TX_BD_DATA_NBDS_MASK\t\t\t0xF\n#define CORE_TX_BD_DATA_NBDS_SHIFT\t\t\t8\n#define CORE_TX_BD_DATA_ROCE_FLAV_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_ROCE_FLAV_SHIFT\t\t\t12\n#define CORE_TX_BD_DATA_IP_LEN_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_IP_LEN_SHIFT\t\t\t13\n#define CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_MASK\t0x1\n#define CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_SHIFT\t14\n#define CORE_TX_BD_DATA_RESERVED0_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_RESERVED0_SHIFT\t\t\t15\n};\n\n \nstruct core_tx_bd {\n\tstruct regpair addr;\n\t__le16 nbytes;\n\t__le16 nw_vlan_or_lb_echo;\n\tstruct core_tx_bd_data bd_data;\n\t__le16 bitfield1;\n#define CORE_TX_BD_L4_HDR_OFFSET_W_MASK\t\t0x3FFF\n#define CORE_TX_BD_L4_HDR_OFFSET_W_SHIFT\t0\n#define CORE_TX_BD_TX_DST_MASK\t\t\t0x3\n#define CORE_TX_BD_TX_DST_SHIFT\t\t\t14\n};\n\n \nenum core_tx_dest {\n\tCORE_TX_DEST_NW,\n\tCORE_TX_DEST_LB,\n\tCORE_TX_DEST_RESERVED,\n\tCORE_TX_DEST_DROP,\n\tMAX_CORE_TX_DEST\n};\n\n \nstruct core_tx_start_ramrod_data {\n\tstruct regpair pbl_base_addr;\n\t__le16 mtu;\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 stats_en;\n\tu8 stats_id;\n\tu8 conn_type;\n\t__le16 pbl_size;\n\t__le16 qm_pq_id;\n\tu8 gsi_offload_flag;\n\tu8 ctx_stats_en;\n\tu8 vport_id_valid;\n\tu8 vport_id;\n\tu8 enforce_security_flag;\n\tu8 reserved[7];\n};\n\n \nstruct core_tx_stop_ramrod_data {\n\t__le32 reserved0[2];\n};\n\n \nstruct core_tx_update_ramrod_data {\n\tu8 update_qm_pq_id_flg;\n\tu8 reserved0;\n\t__le16 qm_pq_id;\n\t__le32 reserved1[1];\n};\n\n \nenum dcb_dscp_update_mode {\n\tDONT_UPDATE_DCB_DSCP,\n\tUPDATE_DCB,\n\tUPDATE_DSCP,\n\tUPDATE_DCB_DSCP,\n\tMAX_DCB_DSCP_UPDATE_MODE\n};\n\n \nstruct ystorm_core_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n \nstruct pstorm_core_conn_st_ctx {\n\t__le32 reserved[20];\n};\n\n \nstruct xstorm_core_conn_st_ctx {\n\tstruct regpair spq_base_addr;\n\t__le32 reserved0[2];\n\t__le16 spq_cons;\n\t__le16 reserved1[111];\n};\n\nstruct xstorm_core_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\tu8 flags1;\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED7_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED7_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED8_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED8_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED9_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED9_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define XSTORM_CORE_CONN_AG_CTX_BIT12_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT12_SHIFT\t\t4\n#define XSTORM_CORE_CONN_AG_CTX_BIT13_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT13_SHIFT\t\t5\n#define XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT\t6\n#define XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT\t7\n\tu8 flags2;\n#define XSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF3_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_CORE_CONN_AG_CTX_CF4_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF4_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_CF5_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF5_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_CF6_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF6_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF7_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define XSTORM_CORE_CONN_AG_CTX_CF8_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF8_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_CF9_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF9_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_CORE_CONN_AG_CTX_CF12_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF12_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_CF13_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF13_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_CF14_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF14_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF15_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_CF17_MASK\t\t\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF17_SHIFT\t\t\t2\n#define XSTORM_CORE_CONN_AG_CTX_DQ_CF_MASK\t\t\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_DQ_CF_SHIFT\t\t\t4\n#define XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_MASK\t\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_SHIFT\t\t6\n\tu8 flags7;\n#define XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define XSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define XSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define XSTORM_CORE_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define XSTORM_CORE_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define XSTORM_CORE_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define XSTORM_CORE_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define XSTORM_CORE_CONN_AG_CTX_CF11EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define XSTORM_CORE_CONN_AG_CTX_CF12EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define XSTORM_CORE_CONN_AG_CTX_CF13EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define XSTORM_CORE_CONN_AG_CTX_CF14EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF14EN_SHIFT\t\t\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF15EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF15EN_SHIFT\t\t\t5\n#define XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_SHIFT\t6\n#define XSTORM_CORE_CONN_AG_CTX_CF17EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF17EN_SHIFT\t\t\t7\n\tu8 flags10;\n#define XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_SHIFT\t\t0\n#define XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t2\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED11_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED11_SHIFT\t\t3\n#define XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t4\n#define XSTORM_CORE_CONN_AG_CTX_CF23EN_MASK\t\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_CF23EN_SHIFT\t\t\t5\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED12_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED12_SHIFT\t\t6\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED13_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED13_SHIFT\t\t7\n\tu8 flags11;\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED14_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED14_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED15_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RESERVED15_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT\t3\n#define XSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT\t5\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define XSTORM_CORE_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE9EN_SHIFT\t7\n\tu8 flags12;\n#define XSTORM_CORE_CONN_AG_CTX_RULE10EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE10EN_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_RULE11EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define XSTORM_CORE_CONN_AG_CTX_RULE14EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_RULE15EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define XSTORM_CORE_CONN_AG_CTX_RULE16EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define XSTORM_CORE_CONN_AG_CTX_RULE17EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define XSTORM_CORE_CONN_AG_CTX_RULE18EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE18EN_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_RULE19EN_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_RULE19EN_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define XSTORM_CORE_CONN_AG_CTX_BIT16_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT16_SHIFT\t0\n#define XSTORM_CORE_CONN_AG_CTX_BIT17_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT17_SHIFT\t1\n#define XSTORM_CORE_CONN_AG_CTX_BIT18_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT18_SHIFT\t2\n#define XSTORM_CORE_CONN_AG_CTX_BIT19_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT19_SHIFT\t3\n#define XSTORM_CORE_CONN_AG_CTX_BIT20_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT20_SHIFT\t4\n#define XSTORM_CORE_CONN_AG_CTX_BIT21_MASK\t0x1\n#define XSTORM_CORE_CONN_AG_CTX_BIT21_SHIFT\t5\n#define XSTORM_CORE_CONN_AG_CTX_CF23_MASK\t0x3\n#define XSTORM_CORE_CONN_AG_CTX_CF23_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 consolid_prod;\n\t__le16 reserved16;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_or_spq_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le16 word7;\n\t__le16 word8;\n\t__le16 word9;\n\t__le16 word10;\n\t__le32 reg7;\n\t__le32 reg8;\n\t__le32 reg9;\n\tu8 byte7;\n\tu8 byte8;\n\tu8 byte9;\n\tu8 byte10;\n\tu8 byte11;\n\tu8 byte12;\n\tu8 byte13;\n\tu8 byte14;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 word11;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 reg12;\n\t__le32 reg13;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n\t__le32 reg18;\n\t__le32 reg19;\n\t__le16 word12;\n\t__le16 word13;\n\t__le16 word14;\n\t__le16 word15;\n};\n\nstruct tstorm_core_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define TSTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define TSTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define TSTORM_CORE_CONN_AG_CTX_BIT2_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_BIT2_SHIFT\t2\n#define TSTORM_CORE_CONN_AG_CTX_BIT3_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_BIT3_SHIFT\t3\n#define TSTORM_CORE_CONN_AG_CTX_BIT4_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_BIT4_SHIFT\t4\n#define TSTORM_CORE_CONN_AG_CTX_BIT5_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_BIT5_SHIFT\t5\n#define TSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t6\n\tu8 flags1;\n#define TSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t0\n#define TSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t2\n#define TSTORM_CORE_CONN_AG_CTX_CF3_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF3_SHIFT\t4\n#define TSTORM_CORE_CONN_AG_CTX_CF4_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF4_SHIFT\t6\n\tu8 flags2;\n#define TSTORM_CORE_CONN_AG_CTX_CF5_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF5_SHIFT\t0\n#define TSTORM_CORE_CONN_AG_CTX_CF6_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF6_SHIFT\t2\n#define TSTORM_CORE_CONN_AG_CTX_CF7_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF7_SHIFT\t4\n#define TSTORM_CORE_CONN_AG_CTX_CF8_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_CORE_CONN_AG_CTX_CF9_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF9_SHIFT\t0\n#define TSTORM_CORE_CONN_AG_CTX_CF10_MASK\t0x3\n#define TSTORM_CORE_CONN_AG_CTX_CF10_SHIFT\t2\n#define TSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t4\n#define TSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t5\n#define TSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t6\n#define TSTORM_CORE_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT\t7\n\tu8 flags4;\n#define TSTORM_CORE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT\t\t0\n#define TSTORM_CORE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT\t\t1\n#define TSTORM_CORE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT\t\t2\n#define TSTORM_CORE_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT\t\t3\n#define TSTORM_CORE_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT\t\t4\n#define TSTORM_CORE_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT\t\t5\n#define TSTORM_CORE_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT\t\t6\n#define TSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define TSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define TSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define TSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define TSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define TSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define TSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define TSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define TSTORM_CORE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define TSTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le32 ll2_rx_prod;\n\t__le32 reg10;\n};\n\nstruct ustorm_core_conn_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define USTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define USTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define USTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define USTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define USTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t2\n#define USTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define USTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t4\n#define USTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define USTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define USTORM_CORE_CONN_AG_CTX_CF3_MASK\t0x3\n#define USTORM_CORE_CONN_AG_CTX_CF3_SHIFT\t0\n#define USTORM_CORE_CONN_AG_CTX_CF4_MASK\t0x3\n#define USTORM_CORE_CONN_AG_CTX_CF4_SHIFT\t2\n#define USTORM_CORE_CONN_AG_CTX_CF5_MASK\t0x3\n#define USTORM_CORE_CONN_AG_CTX_CF5_SHIFT\t4\n#define USTORM_CORE_CONN_AG_CTX_CF6_MASK\t0x3\n#define USTORM_CORE_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define USTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define USTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define USTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define USTORM_CORE_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT\t\t3\n#define USTORM_CORE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT\t\t4\n#define USTORM_CORE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT\t\t5\n#define USTORM_CORE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT\t\t6\n#define USTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define USTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define USTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_CORE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_CORE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_CORE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_CORE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define USTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 rx_producers;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\n \nstruct mstorm_core_conn_st_ctx {\n\t__le32 reserved[40];\n};\n\n \nstruct ustorm_core_conn_st_ctx {\n\t__le32 reserved[20];\n};\n\n \nstruct tstorm_core_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n \nstruct core_conn_context {\n\tstruct ystorm_core_conn_st_ctx ystorm_st_context;\n\tstruct regpair ystorm_st_padding[2];\n\tstruct pstorm_core_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct xstorm_core_conn_st_ctx xstorm_st_context;\n\tstruct xstorm_core_conn_ag_ctx xstorm_ag_context;\n\tstruct tstorm_core_conn_ag_ctx tstorm_ag_context;\n\tstruct ustorm_core_conn_ag_ctx ustorm_ag_context;\n\tstruct mstorm_core_conn_st_ctx mstorm_st_context;\n\tstruct ustorm_core_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n\tstruct tstorm_core_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n};\n\nstruct eth_mstorm_per_pf_stat {\n\tstruct regpair gre_discard_pkts;\n\tstruct regpair vxlan_discard_pkts;\n\tstruct regpair geneve_discard_pkts;\n\tstruct regpair lb_discard_pkts;\n};\n\nstruct eth_mstorm_per_queue_stat {\n\tstruct regpair ttl0_discard;\n\tstruct regpair packet_too_big_discard;\n\tstruct regpair no_buff_discard;\n\tstruct regpair not_active_discard;\n\tstruct regpair tpa_coalesced_pkts;\n\tstruct regpair tpa_coalesced_events;\n\tstruct regpair tpa_aborts_num;\n\tstruct regpair tpa_coalesced_bytes;\n};\n\n \nstruct eth_pstorm_per_pf_stat {\n\tstruct regpair sent_lb_ucast_bytes;\n\tstruct regpair sent_lb_mcast_bytes;\n\tstruct regpair sent_lb_bcast_bytes;\n\tstruct regpair sent_lb_ucast_pkts;\n\tstruct regpair sent_lb_mcast_pkts;\n\tstruct regpair sent_lb_bcast_pkts;\n\tstruct regpair sent_gre_bytes;\n\tstruct regpair sent_vxlan_bytes;\n\tstruct regpair sent_geneve_bytes;\n\tstruct regpair sent_mpls_bytes;\n\tstruct regpair sent_gre_mpls_bytes;\n\tstruct regpair sent_udp_mpls_bytes;\n\tstruct regpair sent_gre_pkts;\n\tstruct regpair sent_vxlan_pkts;\n\tstruct regpair sent_geneve_pkts;\n\tstruct regpair sent_mpls_pkts;\n\tstruct regpair sent_gre_mpls_pkts;\n\tstruct regpair sent_udp_mpls_pkts;\n\tstruct regpair gre_drop_pkts;\n\tstruct regpair vxlan_drop_pkts;\n\tstruct regpair geneve_drop_pkts;\n\tstruct regpair mpls_drop_pkts;\n\tstruct regpair gre_mpls_drop_pkts;\n\tstruct regpair udp_mpls_drop_pkts;\n};\n\n \nstruct eth_pstorm_per_queue_stat {\n\tstruct regpair sent_ucast_bytes;\n\tstruct regpair sent_mcast_bytes;\n\tstruct regpair sent_bcast_bytes;\n\tstruct regpair sent_ucast_pkts;\n\tstruct regpair sent_mcast_pkts;\n\tstruct regpair sent_bcast_pkts;\n\tstruct regpair error_drop_pkts;\n};\n\n \nstruct eth_rx_rate_limit {\n\t__le16 mult;\n\t__le16 cnst;\n\tu8 add_sub_cnst;\n\tu8 reserved0;\n\t__le16 reserved1;\n};\n\n \nstruct eth_tstorm_rss_update_data {\n\tu8 vport_id;\n\tu8 ind_table_index;\n\t__le16 ind_table_value;\n\t__le16 reserved1;\n\tu8 reserved;\n\tu8 valid;\n};\n\nstruct eth_ustorm_per_pf_stat {\n\tstruct regpair rcv_lb_ucast_bytes;\n\tstruct regpair rcv_lb_mcast_bytes;\n\tstruct regpair rcv_lb_bcast_bytes;\n\tstruct regpair rcv_lb_ucast_pkts;\n\tstruct regpair rcv_lb_mcast_pkts;\n\tstruct regpair rcv_lb_bcast_pkts;\n\tstruct regpair rcv_gre_bytes;\n\tstruct regpair rcv_vxlan_bytes;\n\tstruct regpair rcv_geneve_bytes;\n\tstruct regpair rcv_gre_pkts;\n\tstruct regpair rcv_vxlan_pkts;\n\tstruct regpair rcv_geneve_pkts;\n};\n\nstruct eth_ustorm_per_queue_stat {\n\tstruct regpair rcv_ucast_bytes;\n\tstruct regpair rcv_mcast_bytes;\n\tstruct regpair rcv_bcast_bytes;\n\tstruct regpair rcv_ucast_pkts;\n\tstruct regpair rcv_mcast_pkts;\n\tstruct regpair rcv_bcast_pkts;\n};\n\n \nstruct vf_pf_channel_eqe_data {\n\tstruct regpair msg_addr;\n};\n\n \nstruct initial_cleanup_eqe_data {\n\tu8 vf_id;\n\tu8 reserved[7];\n};\n\n \nstruct fw_err_data {\n\tu8 recovery_scope;\n\tu8 err_id;\n\t__le16 entity_id;\n\tu8 reserved[4];\n};\n\n \nunion event_ring_data {\n\tu8 bytes[8];\n\tstruct vf_pf_channel_eqe_data vf_pf_channel;\n\tstruct iscsi_eqe_data iscsi_info;\n\tstruct iscsi_connect_done_results iscsi_conn_done_info;\n\tunion rdma_eqe_data rdma_data;\n\tstruct initial_cleanup_eqe_data vf_init_cleanup;\n\tstruct fw_err_data err_data;\n};\n\n \nstruct event_ring_entry {\n\tu8 protocol_id;\n\tu8 opcode;\n\tu8 reserved0;\n\tu8 vf_id;\n\t__le16 echo;\n\tu8 fw_return_code;\n\tu8 flags;\n#define EVENT_RING_ENTRY_ASYNC_MASK\t\t0x1\n#define EVENT_RING_ENTRY_ASYNC_SHIFT\t\t0\n#define EVENT_RING_ENTRY_RESERVED1_MASK\t\t0x7F\n#define EVENT_RING_ENTRY_RESERVED1_SHIFT\t1\n\tunion event_ring_data data;\n};\n\n \nstruct event_ring_next_addr {\n\tstruct regpair addr;\n\t__le32 reserved[2];\n};\n\n \nunion event_ring_element {\n\tstruct event_ring_entry entry;\n\tstruct event_ring_next_addr next_addr;\n};\n\n \nenum fw_flow_ctrl_mode {\n\tflow_ctrl_pause,\n\tflow_ctrl_pfc,\n\tMAX_FW_FLOW_CTRL_MODE\n};\n\n \nenum gft_profile_type {\n\tGFT_PROFILE_TYPE_4_TUPLE,\n\tGFT_PROFILE_TYPE_L4_DST_PORT,\n\tGFT_PROFILE_TYPE_IP_DST_ADDR,\n\tGFT_PROFILE_TYPE_IP_SRC_ADDR,\n\tGFT_PROFILE_TYPE_TUNNEL_TYPE,\n\tMAX_GFT_PROFILE_TYPE\n};\n\n \nstruct hsi_fp_ver_struct {\n\tu8 minor_ver_arr[2];\n\tu8 major_ver_arr[2];\n};\n\n \nenum integ_phase {\n\tINTEG_PHASE_BB_A0_LATEST = 3,\n\tINTEG_PHASE_BB_B0_NO_MCP = 10,\n\tINTEG_PHASE_BB_B0_WITH_MCP = 11,\n\tMAX_INTEG_PHASE\n};\n\n \nenum iwarp_ll2_tx_queues {\n\tIWARP_LL2_IN_ORDER_TX_QUEUE = 1,\n\tIWARP_LL2_ALIGNED_TX_QUEUE,\n\tIWARP_LL2_ALIGNED_RIGHT_TRIMMED_TX_QUEUE,\n\tIWARP_LL2_ERROR,\n\tMAX_IWARP_LL2_TX_QUEUES\n};\n\n \nenum func_err_id {\n\tFUNC_NO_ERROR,\n\tVF_PF_CHANNEL_NOT_READY,\n\tVF_ZONE_MSG_NOT_VALID,\n\tVF_ZONE_FUNC_NOT_ENABLED,\n\tETH_PACKET_TOO_SMALL,\n\tETH_ILLEGAL_VLAN_MODE,\n\tETH_MTU_VIOLATION,\n\tETH_ILLEGAL_INBAND_TAGS,\n\tETH_VLAN_INSERT_AND_INBAND_VLAN,\n\tETH_ILLEGAL_NBDS,\n\tETH_FIRST_BD_WO_SOP,\n\tETH_INSUFFICIENT_BDS,\n\tETH_ILLEGAL_LSO_HDR_NBDS,\n\tETH_ILLEGAL_LSO_MSS,\n\tETH_ZERO_SIZE_BD,\n\tETH_ILLEGAL_LSO_HDR_LEN,\n\tETH_INSUFFICIENT_PAYLOAD,\n\tETH_EDPM_OUT_OF_SYNC,\n\tETH_TUNN_IPV6_EXT_NBD_ERR,\n\tETH_CONTROL_PACKET_VIOLATION,\n\tETH_ANTI_SPOOFING_ERR,\n\tETH_PACKET_SIZE_TOO_LARGE,\n\tCORE_ILLEGAL_VLAN_MODE,\n\tCORE_ILLEGAL_NBDS,\n\tCORE_FIRST_BD_WO_SOP,\n\tCORE_INSUFFICIENT_BDS,\n\tCORE_PACKET_TOO_SMALL,\n\tCORE_ILLEGAL_INBAND_TAGS,\n\tCORE_VLAN_INSERT_AND_INBAND_VLAN,\n\tCORE_MTU_VIOLATION,\n\tCORE_CONTROL_PACKET_VIOLATION,\n\tCORE_ANTI_SPOOFING_ERR,\n\tCORE_PACKET_SIZE_TOO_LARGE,\n\tCORE_ILLEGAL_BD_FLAGS,\n\tCORE_GSI_PACKET_VIOLATION,\n\tMAX_FUNC_ERR_ID\n};\n\n \nenum fw_err_mode {\n\tFW_ERR_FATAL_ASSERT,\n\tFW_ERR_DRV_REPORT,\n\tMAX_FW_ERR_MODE\n};\n\n \nenum fw_err_recovery_scope {\n\tERR_SCOPE_INVALID,\n\tERR_SCOPE_TX_Q,\n\tERR_SCOPE_RX_Q,\n\tERR_SCOPE_QP,\n\tERR_SCOPE_VPORT,\n\tERR_SCOPE_FUNC,\n\tERR_SCOPE_PORT,\n\tERR_SCOPE_ENGINE,\n\tMAX_FW_ERR_RECOVERY_SCOPE\n};\n\n \nstruct mstorm_non_trigger_vf_zone {\n\tstruct eth_mstorm_per_queue_stat eth_queue_stat;\n\tstruct eth_rx_prod_data eth_rx_queue_producers[ETH_MAX_RXQ_VF_QUAD];\n};\n\n \nstruct mstorm_vf_zone {\n\tstruct mstorm_non_trigger_vf_zone non_trigger;\n};\n\n \nstruct vlan_header {\n\t__le16 tpid;\n\t__le16 tci;\n};\n\n \nstruct outer_tag_config_struct {\n\tu8 enable_stag_pri_change;\n\tu8 pri_map_valid;\n\tu8 reserved[2];\n\tstruct vlan_header outer_tag;\n\tu8 inner_to_outer_pri_map[8];\n};\n\n \nenum personality_type {\n\tBAD_PERSONALITY_TYP,\n\tPERSONALITY_TCP_ULP,\n\tPERSONALITY_FCOE,\n\tPERSONALITY_RDMA_AND_ETH,\n\tPERSONALITY_RDMA,\n\tPERSONALITY_CORE,\n\tPERSONALITY_ETH,\n\tPERSONALITY_RESERVED,\n\tMAX_PERSONALITY_TYPE\n};\n\n \nstruct pf_start_tunnel_config {\n\tu8 set_vxlan_udp_port_flg;\n\tu8 set_geneve_udp_port_flg;\n\tu8 set_no_inner_l2_vxlan_udp_port_flg;\n\tu8 tunnel_clss_vxlan;\n\tu8 tunnel_clss_l2geneve;\n\tu8 tunnel_clss_ipgeneve;\n\tu8 tunnel_clss_l2gre;\n\tu8 tunnel_clss_ipgre;\n\t__le16 vxlan_udp_port;\n\t__le16 geneve_udp_port;\n\t__le16 no_inner_l2_vxlan_udp_port;\n\t__le16 reserved[3];\n};\n\n \nstruct pf_start_ramrod_data {\n\tstruct regpair event_ring_pbl_addr;\n\tstruct regpair consolid_q_pbl_base_addr;\n\tstruct pf_start_tunnel_config tunnel_config;\n\t__le16 event_ring_sb_id;\n\tu8 base_vf_id;\n\tu8 num_vfs;\n\tu8 event_ring_num_pages;\n\tu8 event_ring_sb_index;\n\tu8 path_id;\n\tu8 warning_as_error;\n\tu8 dont_log_ramrods;\n\tu8 personality;\n\t__le16 log_type_mask;\n\tu8 mf_mode;\n\tu8 integ_phase;\n\tu8 allow_npar_tx_switching;\n\tu8 reserved0;\n\tstruct hsi_fp_ver_struct hsi_fp_ver;\n\tstruct outer_tag_config_struct outer_tag_config;\n\tu8 pf_fp_err_mode;\n\tu8 consolid_q_num_pages;\n\tu8 reserved[6];\n};\n\n \nstruct protocol_dcb_data {\n\tu8 dcb_enable_flag;\n\tu8 dscp_enable_flag;\n\tu8 dcb_priority;\n\tu8 dcb_tc;\n\tu8 dscp_val;\n\tu8 dcb_dont_add_vlan0;\n};\n\n \nstruct pf_update_tunnel_config {\n\tu8 update_rx_pf_clss;\n\tu8 update_rx_def_ucast_clss;\n\tu8 update_rx_def_non_ucast_clss;\n\tu8 set_vxlan_udp_port_flg;\n\tu8 set_geneve_udp_port_flg;\n\tu8 set_no_inner_l2_vxlan_udp_port_flg;\n\tu8 tunnel_clss_vxlan;\n\tu8 tunnel_clss_l2geneve;\n\tu8 tunnel_clss_ipgeneve;\n\tu8 tunnel_clss_l2gre;\n\tu8 tunnel_clss_ipgre;\n\tu8 reserved;\n\t__le16 vxlan_udp_port;\n\t__le16 geneve_udp_port;\n\t__le16 no_inner_l2_vxlan_udp_port;\n\t__le16 reserved1[3];\n};\n\n \nstruct pf_update_ramrod_data {\n\tu8 update_eth_dcb_data_mode;\n\tu8 update_fcoe_dcb_data_mode;\n\tu8 update_iscsi_dcb_data_mode;\n\tu8 update_roce_dcb_data_mode;\n\tu8 update_rroce_dcb_data_mode;\n\tu8 update_iwarp_dcb_data_mode;\n\tu8 update_mf_vlan_flag;\n\tu8 update_enable_stag_pri_change;\n\tstruct protocol_dcb_data eth_dcb_data;\n\tstruct protocol_dcb_data fcoe_dcb_data;\n\tstruct protocol_dcb_data iscsi_dcb_data;\n\tstruct protocol_dcb_data roce_dcb_data;\n\tstruct protocol_dcb_data rroce_dcb_data;\n\tstruct protocol_dcb_data iwarp_dcb_data;\n\t__le16 mf_vlan;\n\tu8 enable_stag_pri_change;\n\tu8 reserved;\n\tstruct pf_update_tunnel_config tunnel_config;\n};\n\n \nenum ports_mode {\n\tENGX2_PORTX1,\n\tENGX2_PORTX2,\n\tENGX1_PORTX1,\n\tENGX1_PORTX2,\n\tENGX1_PORTX4,\n\tMAX_PORTS_MODE\n};\n\n \nenum protocol_common_error_code {\n\tCOMMON_ERR_CODE_OK = 0,\n\tCOMMON_ERR_CODE_ERROR,\n\tMAX_PROTOCOL_COMMON_ERROR_CODE\n};\n\n \nenum protocol_version_array_key {\n\tETH_VER_KEY = 0,\n\tROCE_VER_KEY,\n\tMAX_PROTOCOL_VERSION_ARRAY_KEY\n};\n\n \nstruct rdma_sent_stats {\n\tstruct regpair sent_bytes;\n\tstruct regpair sent_pkts;\n};\n\n \nstruct pstorm_non_trigger_vf_zone {\n\tstruct eth_pstorm_per_queue_stat eth_queue_stat;\n\tstruct rdma_sent_stats rdma_stats;\n};\n\n \nstruct pstorm_vf_zone {\n\tstruct pstorm_non_trigger_vf_zone non_trigger;\n\tstruct regpair reserved[7];\n};\n\n \nstruct ramrod_header {\n\t__le32 cid;\n\tu8 cmd_id;\n\tu8 protocol_id;\n\t__le16 echo;\n};\n\n \nstruct rdma_rcv_stats {\n\tstruct regpair rcv_bytes;\n\tstruct regpair rcv_pkts;\n};\n\n \nstruct rl_update_ramrod_data {\n\tu8 qcn_update_param_flg;\n\tu8 dcqcn_update_param_flg;\n\tu8 rl_init_flg;\n\tu8 rl_start_flg;\n\tu8 rl_stop_flg;\n\tu8 rl_id_first;\n\tu8 rl_id_last;\n\tu8 rl_dc_qcn_flg;\n\tu8 dcqcn_reset_alpha_on_idle;\n\tu8 rl_bc_stage_th;\n\tu8 rl_timer_stage_th;\n\tu8 reserved1;\n\t__le32 rl_bc_rate;\n\t__le16 rl_max_rate;\n\t__le16 rl_r_ai;\n\t__le16 rl_r_hai;\n\t__le16 dcqcn_g;\n\t__le32 dcqcn_k_us;\n\t__le32 dcqcn_timeuot_us;\n\t__le32 qcn_timeuot_us;\n\t__le32 reserved2;\n};\n\n \nstruct slow_path_element {\n\tstruct ramrod_header hdr;\n\tstruct regpair data_ptr;\n};\n\n \nstruct tstorm_non_trigger_vf_zone {\n\tstruct rdma_rcv_stats rdma_stats;\n};\n\nstruct tstorm_per_port_stat {\n\tstruct regpair trunc_error_discard;\n\tstruct regpair mac_error_discard;\n\tstruct regpair mftag_filter_discard;\n\tstruct regpair eth_mac_filter_discard;\n\tstruct regpair ll2_mac_filter_discard;\n\tstruct regpair ll2_conn_disabled_discard;\n\tstruct regpair iscsi_irregular_pkt;\n\tstruct regpair fcoe_irregular_pkt;\n\tstruct regpair roce_irregular_pkt;\n\tstruct regpair iwarp_irregular_pkt;\n\tstruct regpair eth_irregular_pkt;\n\tstruct regpair toe_irregular_pkt;\n\tstruct regpair preroce_irregular_pkt;\n\tstruct regpair eth_gre_tunn_filter_discard;\n\tstruct regpair eth_vxlan_tunn_filter_discard;\n\tstruct regpair eth_geneve_tunn_filter_discard;\n\tstruct regpair eth_gft_drop_pkt;\n};\n\n \nstruct tstorm_vf_zone {\n\tstruct tstorm_non_trigger_vf_zone non_trigger;\n};\n\n \nenum tunnel_clss {\n\tTUNNEL_CLSS_MAC_VLAN = 0,\n\tTUNNEL_CLSS_MAC_VNI,\n\tTUNNEL_CLSS_INNER_MAC_VLAN,\n\tTUNNEL_CLSS_INNER_MAC_VNI,\n\tTUNNEL_CLSS_MAC_VLAN_DUAL_STAGE,\n\tMAX_TUNNEL_CLSS\n};\n\n \nstruct ustorm_non_trigger_vf_zone {\n\tstruct eth_ustorm_per_queue_stat eth_queue_stat;\n\tstruct regpair vf_pf_msg_addr;\n};\n\n \nstruct ustorm_trigger_vf_zone {\n\tu8 vf_pf_msg_valid;\n\tu8 reserved[7];\n};\n\n \nstruct ustorm_vf_zone {\n\tstruct ustorm_non_trigger_vf_zone non_trigger;\n\tstruct ustorm_trigger_vf_zone trigger;\n};\n\n \nstruct vf_pf_channel_data {\n\t__le32 ready;\n\tu8 valid;\n\tu8 reserved0;\n\t__le16 reserved1;\n};\n\n \nstruct vf_start_ramrod_data {\n\tu8 vf_id;\n\tu8 enable_flr_ack;\n\t__le16 opaque_fid;\n\tu8 personality;\n\tu8 reserved[7];\n\tstruct hsi_fp_ver_struct hsi_fp_ver;\n\n};\n\n \nstruct vf_stop_ramrod_data {\n\tu8 vf_id;\n\tu8 reserved0;\n\t__le16 reserved1;\n\t__le32 reserved2;\n};\n\n \nenum vf_zone_size_mode {\n\tVF_ZONE_SIZE_MODE_DEFAULT,\n\tVF_ZONE_SIZE_MODE_DOUBLE,\n\tVF_ZONE_SIZE_MODE_QUAD,\n\tMAX_VF_ZONE_SIZE_MODE\n};\n\n \nstruct xstorm_non_trigger_vf_zone {\n\tstruct regpair non_edpm_ack_pkts;\n};\n\n \nstruct xstorm_vf_zone {\n\tstruct xstorm_non_trigger_vf_zone non_trigger;\n};\n\n \nstruct atten_status_block {\n\t__le32 atten_bits;\n\t__le32 atten_ack;\n\t__le16 reserved0;\n\t__le16 sb_index;\n\t__le32 reserved1;\n};\n\n \nstruct dmae_cmd {\n\t__le32 opcode;\n#define DMAE_CMD_SRC_MASK\t\t0x1\n#define DMAE_CMD_SRC_SHIFT\t\t0\n#define DMAE_CMD_DST_MASK\t\t0x3\n#define DMAE_CMD_DST_SHIFT\t\t1\n#define DMAE_CMD_C_DST_MASK\t\t0x1\n#define DMAE_CMD_C_DST_SHIFT\t\t3\n#define DMAE_CMD_CRC_RESET_MASK\t\t0x1\n#define DMAE_CMD_CRC_RESET_SHIFT\t4\n#define DMAE_CMD_SRC_ADDR_RESET_MASK\t0x1\n#define DMAE_CMD_SRC_ADDR_RESET_SHIFT\t5\n#define DMAE_CMD_DST_ADDR_RESET_MASK\t0x1\n#define DMAE_CMD_DST_ADDR_RESET_SHIFT\t6\n#define DMAE_CMD_COMP_FUNC_MASK\t\t0x1\n#define DMAE_CMD_COMP_FUNC_SHIFT\t7\n#define DMAE_CMD_COMP_WORD_EN_MASK\t0x1\n#define DMAE_CMD_COMP_WORD_EN_SHIFT\t8\n#define DMAE_CMD_COMP_CRC_EN_MASK\t0x1\n#define DMAE_CMD_COMP_CRC_EN_SHIFT\t9\n#define DMAE_CMD_COMP_CRC_OFFSET_MASK\t0x7\n#define DMAE_CMD_COMP_CRC_OFFSET_SHIFT 10\n#define DMAE_CMD_RESERVED1_MASK\t\t0x1\n#define DMAE_CMD_RESERVED1_SHIFT\t13\n#define DMAE_CMD_ENDIANITY_MODE_MASK\t0x3\n#define DMAE_CMD_ENDIANITY_MODE_SHIFT\t14\n#define DMAE_CMD_ERR_HANDLING_MASK\t0x3\n#define DMAE_CMD_ERR_HANDLING_SHIFT\t16\n#define DMAE_CMD_PORT_ID_MASK\t\t0x3\n#define DMAE_CMD_PORT_ID_SHIFT\t\t18\n#define DMAE_CMD_SRC_PF_ID_MASK\t\t0xF\n#define DMAE_CMD_SRC_PF_ID_SHIFT\t20\n#define DMAE_CMD_DST_PF_ID_MASK\t\t0xF\n#define DMAE_CMD_DST_PF_ID_SHIFT\t24\n#define DMAE_CMD_SRC_VF_ID_VALID_MASK\t0x1\n#define DMAE_CMD_SRC_VF_ID_VALID_SHIFT 28\n#define DMAE_CMD_DST_VF_ID_VALID_MASK\t0x1\n#define DMAE_CMD_DST_VF_ID_VALID_SHIFT 29\n#define DMAE_CMD_RESERVED2_MASK\t\t0x3\n#define DMAE_CMD_RESERVED2_SHIFT\t30\n\t__le32 src_addr_lo;\n\t__le32 src_addr_hi;\n\t__le32 dst_addr_lo;\n\t__le32 dst_addr_hi;\n\t__le16 length_dw;\n\t__le16 opcode_b;\n#define DMAE_CMD_SRC_VF_ID_MASK\t\t0xFF\n#define DMAE_CMD_SRC_VF_ID_SHIFT\t0\n#define DMAE_CMD_DST_VF_ID_MASK\t\t0xFF\n#define DMAE_CMD_DST_VF_ID_SHIFT\t8\n\t__le32 comp_addr_lo;\n\t__le32 comp_addr_hi;\n\t__le32 comp_val;\n\t__le32 crc32;\n\t__le32 crc_32_c;\n\t__le16 crc16;\n\t__le16 crc16_c;\n\t__le16 crc10;\n\t__le16 error_bit_reserved;\n#define DMAE_CMD_ERROR_BIT_MASK        0x1\n#define DMAE_CMD_ERROR_BIT_SHIFT       0\n#define DMAE_CMD_RESERVED_MASK\t       0x7FFF\n#define DMAE_CMD_RESERVED_SHIFT        1\n\t__le16 xsum16;\n\t__le16 xsum8;\n};\n\nenum dmae_cmd_comp_crc_en_enum {\n\tdmae_cmd_comp_crc_disabled,\n\tdmae_cmd_comp_crc_enabled,\n\tMAX_DMAE_CMD_COMP_CRC_EN_ENUM\n};\n\nenum dmae_cmd_comp_func_enum {\n\tdmae_cmd_comp_func_to_src,\n\tdmae_cmd_comp_func_to_dst,\n\tMAX_DMAE_CMD_COMP_FUNC_ENUM\n};\n\nenum dmae_cmd_comp_word_en_enum {\n\tdmae_cmd_comp_word_disabled,\n\tdmae_cmd_comp_word_enabled,\n\tMAX_DMAE_CMD_COMP_WORD_EN_ENUM\n};\n\nenum dmae_cmd_c_dst_enum {\n\tdmae_cmd_c_dst_pcie,\n\tdmae_cmd_c_dst_grc,\n\tMAX_DMAE_CMD_C_DST_ENUM\n};\n\nenum dmae_cmd_dst_enum {\n\tdmae_cmd_dst_none_0,\n\tdmae_cmd_dst_pcie,\n\tdmae_cmd_dst_grc,\n\tdmae_cmd_dst_none_3,\n\tMAX_DMAE_CMD_DST_ENUM\n};\n\nenum dmae_cmd_error_handling_enum {\n\tdmae_cmd_error_handling_send_regular_comp,\n\tdmae_cmd_error_handling_send_comp_with_err,\n\tdmae_cmd_error_handling_dont_send_comp,\n\tMAX_DMAE_CMD_ERROR_HANDLING_ENUM\n};\n\nenum dmae_cmd_src_enum {\n\tdmae_cmd_src_pcie,\n\tdmae_cmd_src_grc,\n\tMAX_DMAE_CMD_SRC_ENUM\n};\n\nstruct mstorm_core_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define MSTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define MSTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define MSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define MSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t2\n#define MSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define MSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t4\n#define MSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define MSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define MSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define MSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define MSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define MSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define MSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define MSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define MSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define MSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define MSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct ystorm_core_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define YSTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define YSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t2\n#define YSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t4\n#define YSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n \nstruct qed_dmae_params {\n\tu32 flags;\n \n#define QED_DMAE_PARAMS_RW_REPL_SRC_MASK\t0x1\n#define QED_DMAE_PARAMS_RW_REPL_SRC_SHIFT\t0\n#define QED_DMAE_PARAMS_SRC_VF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_SRC_VF_VALID_SHIFT\t1\n#define QED_DMAE_PARAMS_DST_VF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_DST_VF_VALID_SHIFT\t2\n#define QED_DMAE_PARAMS_COMPLETION_DST_MASK\t0x1\n#define QED_DMAE_PARAMS_COMPLETION_DST_SHIFT\t3\n#define QED_DMAE_PARAMS_PORT_VALID_MASK\t\t0x1\n#define QED_DMAE_PARAMS_PORT_VALID_SHIFT\t4\n#define QED_DMAE_PARAMS_SRC_PF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_SRC_PF_VALID_SHIFT\t5\n#define QED_DMAE_PARAMS_DST_PF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_DST_PF_VALID_SHIFT\t6\n#define QED_DMAE_PARAMS_RESERVED_MASK\t\t0x1FFFFFF\n#define QED_DMAE_PARAMS_RESERVED_SHIFT\t\t7\n\tu8 src_vfid;\n\tu8 dst_vfid;\n\tu8 port_id;\n\tu8 src_pfid;\n\tu8 dst_pfid;\n\tu8 reserved1;\n\t__le16 reserved2;\n};\n\n \nstruct igu_cleanup {\n\t__le32 sb_id_and_flags;\n#define IGU_CLEANUP_RESERVED0_MASK\t0x7FFFFFF\n#define IGU_CLEANUP_RESERVED0_SHIFT\t0\n#define IGU_CLEANUP_CLEANUP_SET_MASK\t0x1\n#define IGU_CLEANUP_CLEANUP_SET_SHIFT\t27\n#define IGU_CLEANUP_CLEANUP_TYPE_MASK\t0x7\n#define IGU_CLEANUP_CLEANUP_TYPE_SHIFT\t28\n#define IGU_CLEANUP_COMMAND_TYPE_MASK\t0x1\n#define IGU_CLEANUP_COMMAND_TYPE_SHIFT\t31\n\t__le32 reserved1;\n};\n\n \nunion igu_command {\n\tstruct igu_prod_cons_update prod_cons_update;\n\tstruct igu_cleanup cleanup;\n};\n\n \nstruct igu_command_reg_ctrl {\n\t__le16 opaque_fid;\n\t__le16 igu_command_reg_ctrl_fields;\n#define IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_MASK\t0xFFF\n#define IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_SHIFT\t0\n#define IGU_COMMAND_REG_CTRL_RESERVED_MASK\t0x7\n#define IGU_COMMAND_REG_CTRL_RESERVED_SHIFT\t12\n#define IGU_COMMAND_REG_CTRL_COMMAND_TYPE_MASK\t0x1\n#define IGU_COMMAND_REG_CTRL_COMMAND_TYPE_SHIFT\t15\n};\n\n \nstruct igu_mapping_line {\n\t__le32 igu_mapping_line_fields;\n#define IGU_MAPPING_LINE_VALID_MASK\t\t0x1\n#define IGU_MAPPING_LINE_VALID_SHIFT\t\t0\n#define IGU_MAPPING_LINE_VECTOR_NUMBER_MASK\t0xFF\n#define IGU_MAPPING_LINE_VECTOR_NUMBER_SHIFT\t1\n#define IGU_MAPPING_LINE_FUNCTION_NUMBER_MASK\t0xFF\n#define IGU_MAPPING_LINE_FUNCTION_NUMBER_SHIFT\t9\n#define IGU_MAPPING_LINE_PF_VALID_MASK\t\t0x1\n#define IGU_MAPPING_LINE_PF_VALID_SHIFT\t\t17\n#define IGU_MAPPING_LINE_IPS_GROUP_MASK\t\t0x3F\n#define IGU_MAPPING_LINE_IPS_GROUP_SHIFT\t18\n#define IGU_MAPPING_LINE_RESERVED_MASK\t\t0xFF\n#define IGU_MAPPING_LINE_RESERVED_SHIFT\t\t24\n};\n\n \nstruct igu_msix_vector {\n\tstruct regpair address;\n\t__le32 data;\n\t__le32 msix_vector_fields;\n#define IGU_MSIX_VECTOR_MASK_BIT_MASK\t\t0x1\n#define IGU_MSIX_VECTOR_MASK_BIT_SHIFT\t\t0\n#define IGU_MSIX_VECTOR_RESERVED0_MASK\t\t0x7FFF\n#define IGU_MSIX_VECTOR_RESERVED0_SHIFT\t\t1\n#define IGU_MSIX_VECTOR_STEERING_TAG_MASK\t0xFF\n#define IGU_MSIX_VECTOR_STEERING_TAG_SHIFT\t16\n#define IGU_MSIX_VECTOR_RESERVED1_MASK\t\t0xFF\n#define IGU_MSIX_VECTOR_RESERVED1_SHIFT\t\t24\n};\n\n \nstruct prs_reg_encapsulation_type_en {\n\tu8 flags;\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_MASK\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_SHIFT\t\t0\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_MASK\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_SHIFT\t\t1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_MASK\t\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_SHIFT\t\t2\n#define PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_MASK\t\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_SHIFT\t\t3\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_MASK\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_SHIFT\t4\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_MASK\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_SHIFT\t5\n#define PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_MASK\t\t\t0x3\n#define PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_SHIFT\t\t\t6\n};\n\nenum pxp_tph_st_hint {\n\tTPH_ST_HINT_BIDIR,\n\tTPH_ST_HINT_REQUESTER,\n\tTPH_ST_HINT_TARGET,\n\tTPH_ST_HINT_TARGET_PRIO,\n\tMAX_PXP_TPH_ST_HINT\n};\n\n \nstruct qm_rf_bypass_mask {\n\tu8 flags;\n#define QM_RF_BYPASS_MASK_LINEVOQ_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_LINEVOQ_SHIFT\t\t0\n#define QM_RF_BYPASS_MASK_RESERVED0_MASK\t0x1\n#define QM_RF_BYPASS_MASK_RESERVED0_SHIFT\t1\n#define QM_RF_BYPASS_MASK_PFWFQ_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_PFWFQ_SHIFT\t\t2\n#define QM_RF_BYPASS_MASK_VPWFQ_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_VPWFQ_SHIFT\t\t3\n#define QM_RF_BYPASS_MASK_PFRL_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_PFRL_SHIFT\t\t4\n#define QM_RF_BYPASS_MASK_VPQCNRL_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_VPQCNRL_SHIFT\t\t5\n#define QM_RF_BYPASS_MASK_FWPAUSE_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_FWPAUSE_SHIFT\t\t6\n#define QM_RF_BYPASS_MASK_RESERVED1_MASK\t0x1\n#define QM_RF_BYPASS_MASK_RESERVED1_SHIFT\t7\n};\n\n \nstruct qm_rf_opportunistic_mask {\n\t__le16 flags;\n#define QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_SHIFT\t\t0\n#define QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_SHIFT\t\t1\n#define QM_RF_OPPORTUNISTIC_MASK_PFWFQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_PFWFQ_SHIFT\t\t2\n#define QM_RF_OPPORTUNISTIC_MASK_VPWFQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_VPWFQ_SHIFT\t\t3\n#define QM_RF_OPPORTUNISTIC_MASK_PFRL_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_PFRL_SHIFT\t\t4\n#define QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_SHIFT\t\t5\n#define QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_SHIFT\t\t6\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED0_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED0_SHIFT\t7\n#define QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_MASK\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_SHIFT\t8\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED1_MASK\t\t0x7F\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED1_SHIFT\t9\n};\n\n \nstruct qm_rf_pq_map {\n\t__le32 reg;\n#define QM_RF_PQ_MAP_PQ_VALID_MASK\t\t0x1\n#define QM_RF_PQ_MAP_PQ_VALID_SHIFT\t\t0\n#define QM_RF_PQ_MAP_RL_ID_MASK\t\t0xFF\n#define QM_RF_PQ_MAP_RL_ID_SHIFT\t\t1\n#define QM_RF_PQ_MAP_VP_PQ_ID_MASK\t\t0x1FF\n#define QM_RF_PQ_MAP_VP_PQ_ID_SHIFT\t\t9\n#define QM_RF_PQ_MAP_VOQ_MASK\t\t0x1F\n#define QM_RF_PQ_MAP_VOQ_SHIFT\t\t18\n#define QM_RF_PQ_MAP_WRR_WEIGHT_GROUP_MASK\t0x3\n#define QM_RF_PQ_MAP_WRR_WEIGHT_GROUP_SHIFT\t23\n#define QM_RF_PQ_MAP_RL_VALID_MASK\t\t0x1\n#define QM_RF_PQ_MAP_RL_VALID_SHIFT\t\t25\n#define QM_RF_PQ_MAP_RESERVED_MASK\t\t0x3F\n#define QM_RF_PQ_MAP_RESERVED_SHIFT\t\t26\n};\n\n \nstruct sdm_agg_int_comp_params {\n\t__le16 params;\n#define SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_MASK\t0x3F\n#define SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_SHIFT\t0\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_MASK\t0x1\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_SHIFT\t6\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_MASK\t0x1FF\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_SHIFT\t7\n};\n\n \nstruct sdm_op_gen {\n\t__le32 command;\n#define SDM_OP_GEN_COMP_PARAM_MASK\t0xFFFF\n#define SDM_OP_GEN_COMP_PARAM_SHIFT\t0\n#define SDM_OP_GEN_COMP_TYPE_MASK\t0xF\n#define SDM_OP_GEN_COMP_TYPE_SHIFT\t16\n#define SDM_OP_GEN_RESERVED_MASK\t0xFFF\n#define SDM_OP_GEN_RESERVED_SHIFT\t20\n};\n\n \nstruct phys_mem_desc {\n\tdma_addr_t phys_addr;\n\tvoid *virt_addr;\n\tu32 size;\t\t \n};\n\n \nstruct virt_mem_desc {\n\tvoid *ptr;\n\tu32 size;\t\t \n};\n\n \n \n \n\n \n#define NUM_OF_VLAN_PRIORITIES\t8\n\n \nstruct init_brb_ram_req {\n\tu32 guranteed_per_tc;\n\tu32 headroom_per_tc;\n\tu32 min_pkt_size;\n\tu32 max_ports_per_engine;\n\tu8 num_active_tcs[MAX_NUM_PORTS];\n};\n\n \nstruct init_ets_tc_req {\n\tu8 use_sp;\n\tu8 use_wfq;\n\tu16 weight;\n};\n\n \nstruct init_ets_req {\n\tu32 mtu;\n\tstruct init_ets_tc_req tc_req[NUM_OF_TCS];\n};\n\n \nstruct init_nig_lb_rl_req {\n\tu16 lb_mac_rate;\n\tu16 lb_rate;\n\tu32 mtu;\n\tu16 tc_rate[NUM_OF_PHYS_TCS];\n};\n\n \nstruct init_nig_pri_tc_map_entry {\n\tu8 tc_id;\n\tu8 valid;\n};\n\n \nstruct init_nig_pri_tc_map_req {\n\tstruct init_nig_pri_tc_map_entry pri[NUM_OF_VLAN_PRIORITIES];\n};\n\n \nstruct init_qm_global_rl_params {\n\tu8 type;\n\tu8 reserved0;\n\tu16 reserved1;\n\tu32 rate_limit;\n};\n\n \nstruct init_qm_port_params {\n\tu16 active_phys_tcs;\n\tu16 num_pbf_cmd_lines;\n\tu16 num_btb_blocks;\n\tu8 active;\n\tu8 reserved;\n};\n\n \nstruct init_qm_pq_params {\n\tu16 vport_id;\n\tu16 rl_id;\n\tu8 rl_valid;\n\tu8 tc_id;\n\tu8 wrr_group;\n\tu8 port_id;\n};\n\n \nstruct init_qm_rl_params {\n\tu32 vport_rl;\n\tu8 vport_rl_type;\n\tu8 reserved[3];\n};\n\n \nenum init_qm_rl_type {\n\tQM_RL_TYPE_NORMAL,\n\tQM_RL_TYPE_QCN,\n\tMAX_INIT_QM_RL_TYPE\n};\n\n \nstruct init_qm_vport_params {\n\tu16 wfq;\n\tu16 reserved;\n\tu16 tc_wfq[NUM_OF_TCS];\n\tu16 first_tx_pq_id[NUM_OF_TCS];\n};\n\n \n \n \n\n \n#define GRC_ADDR_BITS\t23\n#define MAX_GRC_ADDR\t(BIT(GRC_ADDR_BITS) - 1)\n\n \n#define ANY_PHASE_ID\t0xffff\n\n \n#define MAX_ZIPPED_SIZE\t8192\nenum chip_ids {\n\tCHIP_BB,\n\tCHIP_K2,\n\tMAX_CHIP_IDS\n};\n\nstruct fw_asserts_ram_section {\n\t__le16 section_ram_line_offset;\n\t__le16 section_ram_line_size;\n\tu8 list_dword_offset;\n\tu8 list_element_dword_size;\n\tu8 list_num_elements;\n\tu8 list_next_index_dword_offset;\n};\n\nstruct fw_ver_num {\n\tu8 major;\n\tu8 minor;\n\tu8 rev;\n\tu8 eng;\n};\n\nstruct fw_ver_info {\n\t__le16 tools_ver;\n\tu8 image_id;\n\tu8 reserved1;\n\tstruct fw_ver_num num;\n\t__le32 timestamp;\n\t__le32 reserved2;\n};\n\nstruct fw_info {\n\tstruct fw_ver_info ver;\n\tstruct fw_asserts_ram_section fw_asserts_section;\n};\n\nstruct fw_info_location {\n\t__le32 grc_addr;\n\t__le32 size;\n};\n\nenum init_modes {\n\tMODE_BB_A0_DEPRECATED,\n\tMODE_BB,\n\tMODE_K2,\n\tMODE_ASIC,\n\tMODE_EMUL_REDUCED,\n\tMODE_EMUL_FULL,\n\tMODE_FPGA,\n\tMODE_CHIPSIM,\n\tMODE_SF,\n\tMODE_MF_SD,\n\tMODE_MF_SI,\n\tMODE_PORTS_PER_ENG_1,\n\tMODE_PORTS_PER_ENG_2,\n\tMODE_PORTS_PER_ENG_4,\n\tMODE_100G,\n\tMODE_SKIP_PRAM_INIT,\n\tMODE_EMUL_MAC,\n\tMAX_INIT_MODES\n};\n\nenum init_phases {\n\tPHASE_ENGINE,\n\tPHASE_PORT,\n\tPHASE_PF,\n\tPHASE_VF,\n\tPHASE_QM_PF,\n\tMAX_INIT_PHASES\n};\n\nenum init_split_types {\n\tSPLIT_TYPE_NONE,\n\tSPLIT_TYPE_PORT,\n\tSPLIT_TYPE_PF,\n\tSPLIT_TYPE_PORT_PF,\n\tSPLIT_TYPE_VF,\n\tMAX_INIT_SPLIT_TYPES\n};\n\n \nstruct bin_buffer_hdr {\n\tu32 offset;\n\tu32 length;\n};\n\n \nenum bin_init_buffer_type {\n\tBIN_BUF_INIT_FW_VER_INFO,\n\tBIN_BUF_INIT_CMD,\n\tBIN_BUF_INIT_VAL,\n\tBIN_BUF_INIT_MODE_TREE,\n\tBIN_BUF_INIT_IRO,\n\tBIN_BUF_INIT_OVERLAYS,\n\tMAX_BIN_INIT_BUFFER_TYPE\n};\n\n \nstruct fw_overlay_buf_hdr {\n\tu32 data;\n#define FW_OVERLAY_BUF_HDR_STORM_ID_MASK  0xFF\n#define FW_OVERLAY_BUF_HDR_STORM_ID_SHIFT 0\n#define FW_OVERLAY_BUF_HDR_BUF_SIZE_MASK  0xFFFFFF\n#define FW_OVERLAY_BUF_HDR_BUF_SIZE_SHIFT 8\n};\n\n \nstruct init_array_raw_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_RAW_HDR_TYPE_MASK\t\t\t0xF\n#define INIT_ARRAY_RAW_HDR_TYPE_SHIFT\t\t\t0\n#define INIT_ARRAY_RAW_HDR_PARAMS_MASK\t\t\t0xFFFFFFF\n#define INIT_ARRAY_RAW_HDR_PARAMS_SHIFT\t\t\t4\n};\n\n \nstruct init_array_standard_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_STANDARD_HDR_TYPE_MASK\t\t0xF\n#define INIT_ARRAY_STANDARD_HDR_TYPE_SHIFT\t\t0\n#define INIT_ARRAY_STANDARD_HDR_SIZE_MASK\t\t0xFFFFFFF\n#define INIT_ARRAY_STANDARD_HDR_SIZE_SHIFT\t\t4\n};\n\n \nstruct init_array_zipped_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_ZIPPED_HDR_TYPE_MASK\t\t\t0xF\n#define INIT_ARRAY_ZIPPED_HDR_TYPE_SHIFT\t\t0\n#define INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_MASK\t\t0xFFFFFFF\n#define INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_SHIFT\t\t4\n};\n\n \nstruct init_array_pattern_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_PATTERN_HDR_TYPE_MASK\t\t0xF\n#define INIT_ARRAY_PATTERN_HDR_TYPE_SHIFT\t\t0\n#define INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_MASK\t0xF\n#define INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_SHIFT\t4\n#define INIT_ARRAY_PATTERN_HDR_REPETITIONS_MASK\t\t0xFFFFFF\n#define INIT_ARRAY_PATTERN_HDR_REPETITIONS_SHIFT\t8\n};\n\n \nunion init_array_hdr {\n\tstruct init_array_raw_hdr\t\t\traw;\n\tstruct init_array_standard_hdr\t\t\tstandard;\n\tstruct init_array_zipped_hdr\t\t\tzipped;\n\tstruct init_array_pattern_hdr\t\t\tpattern;\n};\n\n \nenum init_array_types {\n\tINIT_ARR_STANDARD,\n\tINIT_ARR_ZIPPED,\n\tINIT_ARR_PATTERN,\n\tMAX_INIT_ARRAY_TYPES\n};\n\n \nstruct init_callback_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_CALLBACK_OP_OP_MASK\t\t\t0xF\n#define INIT_CALLBACK_OP_OP_SHIFT\t\t\t0\n#define INIT_CALLBACK_OP_RESERVED_MASK\t\t\t0xFFFFFFF\n#define INIT_CALLBACK_OP_RESERVED_SHIFT\t\t\t4\n\t__le16\t\t\t\t\t\tcallback_id;\n\t__le16\t\t\t\t\t\tblock_id;\n};\n\n \nstruct init_delay_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_DELAY_OP_OP_MASK\t\t\t\t0xF\n#define INIT_DELAY_OP_OP_SHIFT\t\t\t\t0\n#define INIT_DELAY_OP_RESERVED_MASK\t\t\t0xFFFFFFF\n#define INIT_DELAY_OP_RESERVED_SHIFT\t\t\t4\n\t__le32\t\t\t\t\t\tdelay;\n};\n\n \nstruct init_if_mode_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_IF_MODE_OP_OP_MASK\t\t\t\t0xF\n#define INIT_IF_MODE_OP_OP_SHIFT\t\t\t0\n#define INIT_IF_MODE_OP_RESERVED1_MASK\t\t\t0xFFF\n#define INIT_IF_MODE_OP_RESERVED1_SHIFT\t\t\t4\n#define INIT_IF_MODE_OP_CMD_OFFSET_MASK\t\t\t0xFFFF\n#define INIT_IF_MODE_OP_CMD_OFFSET_SHIFT\t\t16\n\t__le16\t\t\t\t\t\treserved2;\n\t__le16\t\t\t\t\t\tmodes_buf_offset;\n};\n\n \nstruct init_if_phase_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_IF_PHASE_OP_OP_MASK\t\t\t0xF\n#define INIT_IF_PHASE_OP_OP_SHIFT\t\t\t0\n#define INIT_IF_PHASE_OP_RESERVED1_MASK\t\t\t0xFFF\n#define INIT_IF_PHASE_OP_RESERVED1_SHIFT\t\t4\n#define INIT_IF_PHASE_OP_CMD_OFFSET_MASK\t\t0xFFFF\n#define INIT_IF_PHASE_OP_CMD_OFFSET_SHIFT\t\t16\n\t__le32\t\t\t\t\t\tphase_data;\n#define INIT_IF_PHASE_OP_PHASE_MASK\t\t\t0xFF\n#define INIT_IF_PHASE_OP_PHASE_SHIFT\t\t\t0\n#define INIT_IF_PHASE_OP_RESERVED2_MASK\t\t\t0xFF\n#define INIT_IF_PHASE_OP_RESERVED2_SHIFT\t\t8\n#define INIT_IF_PHASE_OP_PHASE_ID_MASK\t\t\t0xFFFF\n#define INIT_IF_PHASE_OP_PHASE_ID_SHIFT\t\t\t16\n};\n\n \nenum init_mode_ops {\n\tINIT_MODE_OP_NOT,\n\tINIT_MODE_OP_OR,\n\tINIT_MODE_OP_AND,\n\tMAX_INIT_MODE_OPS\n};\n\n \nstruct init_raw_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_RAW_OP_OP_MASK\t\t\t\t0xF\n#define INIT_RAW_OP_OP_SHIFT\t\t\t\t0\n#define INIT_RAW_OP_PARAM1_MASK\t\t\t\t0xFFFFFFF\n#define INIT_RAW_OP_PARAM1_SHIFT\t\t\t4\n\t__le32\t\t\t\t\t\tparam2;\n};\n\n \nstruct init_op_array_params {\n\t__le16\t\t\t\t\t\tsize;\n\t__le16\t\t\t\t\t\toffset;\n};\n\n \nunion init_write_args {\n\t__le32\t\t\t\t\t\tinline_val;\n\t__le32\t\t\t\t\t\tzeros_count;\n\t__le32\t\t\t\t\t\tarray_offset;\n\tstruct init_op_array_params\t\t\truntime;\n};\n\n \nstruct init_write_op {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_WRITE_OP_OP_MASK\t\t\t\t0xF\n#define INIT_WRITE_OP_OP_SHIFT\t\t\t\t0\n#define INIT_WRITE_OP_SOURCE_MASK\t\t\t0x7\n#define INIT_WRITE_OP_SOURCE_SHIFT\t\t\t4\n#define INIT_WRITE_OP_RESERVED_MASK\t\t\t0x1\n#define INIT_WRITE_OP_RESERVED_SHIFT\t\t\t7\n#define INIT_WRITE_OP_WIDE_BUS_MASK\t\t\t0x1\n#define INIT_WRITE_OP_WIDE_BUS_SHIFT\t\t\t8\n#define INIT_WRITE_OP_ADDRESS_MASK\t\t\t0x7FFFFF\n#define INIT_WRITE_OP_ADDRESS_SHIFT\t\t\t9\n\tunion init_write_args\t\t\t\targs;\n};\n\n \nstruct init_read_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_READ_OP_OP_MASK\t\t\t\t0xF\n#define INIT_READ_OP_OP_SHIFT\t\t\t\t0\n#define INIT_READ_OP_POLL_TYPE_MASK\t\t\t0xF\n#define INIT_READ_OP_POLL_TYPE_SHIFT\t\t\t4\n#define INIT_READ_OP_RESERVED_MASK\t\t\t0x1\n#define INIT_READ_OP_RESERVED_SHIFT\t\t\t8\n#define INIT_READ_OP_ADDRESS_MASK\t\t\t0x7FFFFF\n#define INIT_READ_OP_ADDRESS_SHIFT\t\t\t9\n\t__le32\t\t\t\t\t\texpected_val;\n};\n\n \nunion init_op {\n\tstruct init_raw_op\t\t\t\traw;\n\tstruct init_write_op\t\t\t\twrite;\n\tstruct init_read_op\t\t\t\tread;\n\tstruct init_if_mode_op\t\t\t\tif_mode;\n\tstruct init_if_phase_op\t\t\t\tif_phase;\n\tstruct init_callback_op\t\t\t\tcallback;\n\tstruct init_delay_op\t\t\t\tdelay;\n};\n\n \nenum init_op_types {\n\tINIT_OP_READ,\n\tINIT_OP_WRITE,\n\tINIT_OP_IF_MODE,\n\tINIT_OP_IF_PHASE,\n\tINIT_OP_DELAY,\n\tINIT_OP_CALLBACK,\n\tMAX_INIT_OP_TYPES\n};\n\n \nenum init_poll_types {\n\tINIT_POLL_NONE,\n\tINIT_POLL_EQ,\n\tINIT_POLL_OR,\n\tINIT_POLL_AND,\n\tMAX_INIT_POLL_TYPES\n};\n\n \nenum init_source_types {\n\tINIT_SRC_INLINE,\n\tINIT_SRC_ZEROS,\n\tINIT_SRC_ARRAY,\n\tINIT_SRC_RUNTIME,\n\tMAX_INIT_SOURCE_TYPES\n};\n\n \nstruct iro {\n\tu32 base;\n\tu16 m1;\n\tu16 m2;\n\tu16 m3;\n\tu16 size;\n};\n\n \n#define GTT_BAR0_MAP_REG_IGU_CMD\t0x00f000UL\n\n \n#define GTT_BAR0_MAP_REG_TSDM_RAM\t0x010000UL\n\n \n#define GTT_BAR0_MAP_REG_MSDM_RAM\t0x011000UL\n\n \n#define GTT_BAR0_MAP_REG_MSDM_RAM_1024\t0x012000UL\n\n \n#define GTT_BAR0_MAP_REG_MSDM_RAM_2048\t0x013000UL\n\n \n#define GTT_BAR0_MAP_REG_USDM_RAM\t0x014000UL\n\n \n#define GTT_BAR0_MAP_REG_USDM_RAM_1024\t0x015000UL\n\n \n#define GTT_BAR0_MAP_REG_USDM_RAM_2048\t0x016000UL\n\n \n#define GTT_BAR0_MAP_REG_XSDM_RAM\t0x017000UL\n\n \n#define GTT_BAR0_MAP_REG_XSDM_RAM_1024\t0x018000UL\n\n \n#define GTT_BAR0_MAP_REG_YSDM_RAM\t0x019000UL\n\n \n#define GTT_BAR0_MAP_REG_PSDM_RAM\t0x01a000UL\n\n \n#define VOQ(port, tc, max_phys_tcs_per_port)   ((tc) ==                       \\\n\t\t\t\t\t\tPURE_LB_TC ? NUM_OF_PHYS_TCS *\\\n\t\t\t\t\t\tMAX_NUM_PORTS_BB +            \\\n\t\t\t\t\t\t(port) : (port) *             \\\n\t\t\t\t\t\t(max_phys_tcs_per_port) + (tc))\n\nstruct init_qm_pq_params;\n\n \nu32 qed_qm_pf_mem_size(u32 num_pf_cids,\n\t\t       u32 num_vf_cids,\n\t\t       u32 num_tids, u16 num_pf_pqs, u16 num_vf_pqs);\n\nstruct qed_qm_common_rt_init_params {\n\tu8 max_ports_per_engine;\n\tu8 max_phys_tcs_per_port;\n\tbool pf_rl_en;\n\tbool pf_wfq_en;\n\tbool global_rl_en;\n\tbool vport_wfq_en;\n\tstruct init_qm_port_params *port_params;\n\tstruct init_qm_global_rl_params\n\tglobal_rl_params[COMMON_MAX_QM_GLOBAL_RLS];\n};\n\n \nint qed_qm_common_rt_init(struct qed_hwfn *p_hwfn,\n\t\t\t  struct qed_qm_common_rt_init_params *p_params);\n\nstruct qed_qm_pf_rt_init_params {\n\tu8 port_id;\n\tu8 pf_id;\n\tu8 max_phys_tcs_per_port;\n\tbool is_pf_loading;\n\tu32 num_pf_cids;\n\tu32 num_vf_cids;\n\tu32 num_tids;\n\tu16 start_pq;\n\tu16 num_pf_pqs;\n\tu16 num_vf_pqs;\n\tu16 start_vport;\n\tu16 num_vports;\n\tu16 start_rl;\n\tu16 num_rls;\n\tu16 pf_wfq;\n\tu32 pf_rl;\n\tu32 link_speed;\n\tstruct init_qm_pq_params *pq_params;\n\tstruct init_qm_vport_params *vport_params;\n\tstruct init_qm_rl_params *rl_params;\n};\n\n \nint qed_qm_pf_rt_init(struct qed_hwfn *p_hwfn,\n\t\t      struct qed_ptt *p_ptt,\n\t\t      struct qed_qm_pf_rt_init_params *p_params);\n\n \nint qed_init_pf_wfq(struct qed_hwfn *p_hwfn,\n\t\t    struct qed_ptt *p_ptt, u8 pf_id, u16 pf_wfq);\n\n \nint qed_init_pf_rl(struct qed_hwfn *p_hwfn,\n\t\t   struct qed_ptt *p_ptt, u8 pf_id, u32 pf_rl);\n\n \nint qed_init_vport_wfq(struct qed_hwfn *p_hwfn,\n\t\t       struct qed_ptt *p_ptt,\n\t\t       u16 first_tx_pq_id[NUM_OF_TCS], u16 wfq);\n\n \nint qed_init_vport_tc_wfq(struct qed_hwfn *p_hwfn,\n\t\t\t  struct qed_ptt *p_ptt,\n\t\t\t  u16 first_tx_pq_id, u16 weight);\n\n \nint qed_init_global_rl(struct qed_hwfn *p_hwfn,\n\t\t       struct qed_ptt *p_ptt,\n\t\t       u16 rl_id, u32 rate_limit,\n\t\t       enum init_qm_rl_type vport_rl_type);\n\n \nbool qed_send_qm_stop_cmd(struct qed_hwfn *p_hwfn,\n\t\t\t  struct qed_ptt *p_ptt,\n\t\t\t  bool is_release_cmd,\n\t\t\t  bool is_tx_pq, u16 start_pq, u16 num_pqs);\n\n \nvoid qed_set_vxlan_dest_port(struct qed_hwfn *p_hwfn,\n\t\t\t     struct qed_ptt *p_ptt, u16 dest_port);\n\n \nvoid qed_set_vxlan_enable(struct qed_hwfn *p_hwfn,\n\t\t\t  struct qed_ptt *p_ptt, bool vxlan_enable);\n\n \nvoid qed_set_gre_enable(struct qed_hwfn *p_hwfn,\n\t\t\tstruct qed_ptt *p_ptt,\n\t\t\tbool eth_gre_enable, bool ip_gre_enable);\n\n \nvoid qed_set_geneve_dest_port(struct qed_hwfn *p_hwfn,\n\t\t\t      struct qed_ptt *p_ptt, u16 dest_port);\n\n \nvoid qed_set_geneve_enable(struct qed_hwfn *p_hwfn,\n\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t   bool eth_geneve_enable, bool ip_geneve_enable);\n\nvoid qed_set_vxlan_no_l2_enable(struct qed_hwfn *p_hwfn,\n\t\t\t\tstruct qed_ptt *p_ptt, bool enable);\n\n \nvoid qed_gft_disable(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt, u16 pf_id);\n\n \nvoid qed_gft_config(struct qed_hwfn *p_hwfn,\n\t\t    struct qed_ptt *p_ptt,\n\t\t    u16 pf_id,\n\t\t    bool tcp,\n\t\t    bool udp,\n\t\t    bool ipv4, bool ipv6, enum gft_profile_type profile_type);\n\n \nvoid qed_enable_context_validation(struct qed_hwfn *p_hwfn,\n\t\t\t\t   struct qed_ptt *p_ptt);\n\n \nvoid qed_calc_session_ctx_validation(void *p_ctx_mem,\n\t\t\t\t     u16 ctx_size, u8 ctx_type, u32 cid);\n\n \nvoid qed_calc_task_ctx_validation(void *p_ctx_mem,\n\t\t\t\t  u16 ctx_size, u8 ctx_type, u32 tid);\n\n \nvoid qed_memset_session_ctx(void *p_ctx_mem, u32 ctx_size, u8 ctx_type);\n\n \nvoid qed_memset_task_ctx(void *p_ctx_mem, u32 ctx_size, u8 ctx_type);\n\n#define NUM_STORMS 6\n\n \nconst char *qed_get_protocol_type_str(u32 protocol_type);\n\n \nconst char *qed_get_ramrod_cmd_id_str(u32 protocol_type, u32 ramrod_cmd_id);\n\n \nvoid qed_set_rdma_error_level(struct qed_hwfn *p_hwfn,\n\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t      u8 assert_level[NUM_STORMS]);\n \nstruct phys_mem_desc *\nqed_fw_overlay_mem_alloc(struct qed_hwfn *p_hwfn,\n\t\t\t const u32 *const fw_overlay_in_buf,\n\t\t\t u32 buf_size_in_bytes);\n\n \nvoid qed_fw_overlay_init_ram(struct qed_hwfn *p_hwfn,\n\t\t\t     struct qed_ptt *p_ptt,\n\t\t\t     struct phys_mem_desc *fw_overlay_mem);\n\n \nvoid qed_fw_overlay_mem_free(struct qed_hwfn *p_hwfn,\n\t\t\t     struct phys_mem_desc **fw_overlay_mem);\n\n#define PCICFG_OFFSET\t\t\t\t\t0x2000\n#define GRC_CONFIG_REG_PF_INIT_VF\t\t\t0x624\n\n \n#define GRC_CR_PF_INIT_VF_PF_FIRST_VF_NUM_MASK\t\t0xff\n\n \n#define DORQ_REG_PF_MAX_ICID_0_RT_OFFSET\t\t\t\t0\n#define DORQ_REG_PF_MAX_ICID_1_RT_OFFSET\t\t\t\t1\n#define DORQ_REG_PF_MAX_ICID_2_RT_OFFSET\t\t\t\t2\n#define DORQ_REG_PF_MAX_ICID_3_RT_OFFSET\t\t\t\t3\n#define DORQ_REG_PF_MAX_ICID_4_RT_OFFSET\t\t\t\t4\n#define DORQ_REG_PF_MAX_ICID_5_RT_OFFSET\t\t\t\t5\n#define DORQ_REG_PF_MAX_ICID_6_RT_OFFSET\t\t\t\t6\n#define DORQ_REG_PF_MAX_ICID_7_RT_OFFSET\t\t\t\t7\n#define DORQ_REG_VF_MAX_ICID_0_RT_OFFSET\t\t\t\t8\n#define DORQ_REG_VF_MAX_ICID_1_RT_OFFSET\t\t\t\t9\n#define DORQ_REG_VF_MAX_ICID_2_RT_OFFSET\t\t\t\t10\n#define DORQ_REG_VF_MAX_ICID_3_RT_OFFSET\t\t\t\t11\n#define DORQ_REG_VF_MAX_ICID_4_RT_OFFSET\t\t\t\t12\n#define DORQ_REG_VF_MAX_ICID_5_RT_OFFSET\t\t\t\t13\n#define DORQ_REG_VF_MAX_ICID_6_RT_OFFSET\t\t\t\t14\n#define DORQ_REG_VF_MAX_ICID_7_RT_OFFSET\t\t\t\t15\n#define DORQ_REG_VF_ICID_BIT_SHIFT_NORM_RT_OFFSET\t\t\t16\n#define DORQ_REG_PF_WAKE_ALL_RT_OFFSET\t\t\t\t\t17\n#define DORQ_REG_TAG1_ETHERTYPE_RT_OFFSET\t\t\t\t18\n#define IGU_REG_PF_CONFIGURATION_RT_OFFSET\t\t\t\t19\n#define IGU_REG_VF_CONFIGURATION_RT_OFFSET\t\t\t\t20\n#define IGU_REG_ATTN_MSG_ADDR_L_RT_OFFSET\t\t\t\t21\n#define IGU_REG_ATTN_MSG_ADDR_H_RT_OFFSET\t\t\t\t22\n#define IGU_REG_LEADING_EDGE_LATCH_RT_OFFSET\t\t\t\t23\n#define IGU_REG_TRAILING_EDGE_LATCH_RT_OFFSET\t\t\t\t24\n#define CAU_REG_CQE_AGG_UNIT_SIZE_RT_OFFSET\t\t\t\t25\n#define CAU_REG_SB_VAR_MEMORY_RT_OFFSET\t\t\t\t\t26\n#define CAU_REG_SB_VAR_MEMORY_RT_SIZE\t\t\t\t\t736\n#define CAU_REG_SB_ADDR_MEMORY_RT_OFFSET\t\t\t\t762\n#define CAU_REG_SB_ADDR_MEMORY_RT_SIZE\t\t\t\t\t736\n#define CAU_REG_PI_MEMORY_RT_OFFSET\t\t\t\t\t1498\n#define CAU_REG_PI_MEMORY_RT_SIZE\t\t\t\t\t4416\n#define PRS_REG_SEARCH_RESP_INITIATOR_TYPE_RT_OFFSET\t\t\t5914\n#define PRS_REG_TASK_ID_MAX_INITIATOR_PF_RT_OFFSET\t\t\t5915\n#define PRS_REG_TASK_ID_MAX_INITIATOR_VF_RT_OFFSET\t\t\t5916\n#define PRS_REG_TASK_ID_MAX_TARGET_PF_RT_OFFSET\t\t\t\t5917\n#define PRS_REG_TASK_ID_MAX_TARGET_VF_RT_OFFSET\t\t\t\t5918\n#define PRS_REG_SEARCH_TCP_RT_OFFSET\t\t\t\t\t5919\n#define PRS_REG_SEARCH_FCOE_RT_OFFSET\t\t\t\t\t5920\n#define PRS_REG_SEARCH_ROCE_RT_OFFSET\t\t\t\t\t5921\n#define PRS_REG_ROCE_DEST_QP_MAX_VF_RT_OFFSET\t\t\t\t5922\n#define PRS_REG_ROCE_DEST_QP_MAX_PF_RT_OFFSET\t\t\t\t5923\n#define PRS_REG_SEARCH_OPENFLOW_RT_OFFSET\t\t\t\t5924\n#define PRS_REG_SEARCH_NON_IP_AS_OPENFLOW_RT_OFFSET\t\t\t5925\n#define PRS_REG_OPENFLOW_SUPPORT_ONLY_KNOWN_OVER_IP_RT_OFFSET\t\t5926\n#define PRS_REG_OPENFLOW_SEARCH_KEY_MASK_RT_OFFSET\t\t\t5927\n#define PRS_REG_TAG_ETHERTYPE_0_RT_OFFSET\t\t\t\t5928\n#define PRS_REG_LIGHT_L2_ETHERTYPE_EN_RT_OFFSET\t\t\t\t5929\n#define SRC_REG_FIRSTFREE_RT_OFFSET\t\t\t\t\t5930\n#define SRC_REG_FIRSTFREE_RT_SIZE\t\t\t\t\t2\n#define SRC_REG_LASTFREE_RT_OFFSET\t\t\t\t\t5932\n#define SRC_REG_LASTFREE_RT_SIZE\t\t\t\t\t2\n#define SRC_REG_COUNTFREE_RT_OFFSET\t\t\t\t\t5934\n#define SRC_REG_NUMBER_HASH_BITS_RT_OFFSET\t\t\t\t5935\n#define PSWRQ2_REG_CDUT_P_SIZE_RT_OFFSET\t\t\t\t5936\n#define PSWRQ2_REG_CDUC_P_SIZE_RT_OFFSET\t\t\t\t5937\n#define PSWRQ2_REG_TM_P_SIZE_RT_OFFSET\t\t\t\t\t5938\n#define PSWRQ2_REG_QM_P_SIZE_RT_OFFSET\t\t\t\t\t5939\n#define PSWRQ2_REG_SRC_P_SIZE_RT_OFFSET\t\t\t\t\t5940\n#define PSWRQ2_REG_TSDM_P_SIZE_RT_OFFSET\t\t\t\t5941\n#define PSWRQ2_REG_TM_FIRST_ILT_RT_OFFSET\t\t\t\t5942\n#define PSWRQ2_REG_TM_LAST_ILT_RT_OFFSET\t\t\t\t5943\n#define PSWRQ2_REG_QM_FIRST_ILT_RT_OFFSET\t\t\t\t5944\n#define PSWRQ2_REG_QM_LAST_ILT_RT_OFFSET\t\t\t\t5945\n#define PSWRQ2_REG_SRC_FIRST_ILT_RT_OFFSET\t\t\t\t5946\n#define PSWRQ2_REG_SRC_LAST_ILT_RT_OFFSET\t\t\t\t5947\n#define PSWRQ2_REG_CDUC_FIRST_ILT_RT_OFFSET\t\t\t\t5948\n#define PSWRQ2_REG_CDUC_LAST_ILT_RT_OFFSET\t\t\t\t5949\n#define PSWRQ2_REG_CDUT_FIRST_ILT_RT_OFFSET\t\t\t\t5950\n#define PSWRQ2_REG_CDUT_LAST_ILT_RT_OFFSET\t\t\t\t5951\n#define PSWRQ2_REG_TSDM_FIRST_ILT_RT_OFFSET\t\t\t\t5952\n#define PSWRQ2_REG_TSDM_LAST_ILT_RT_OFFSET\t\t\t\t5953\n#define PSWRQ2_REG_TM_NUMBER_OF_PF_BLOCKS_RT_OFFSET\t\t\t5954\n#define PSWRQ2_REG_CDUT_NUMBER_OF_PF_BLOCKS_RT_OFFSET\t\t\t5955\n#define PSWRQ2_REG_CDUC_NUMBER_OF_PF_BLOCKS_RT_OFFSET\t\t\t5956\n#define PSWRQ2_REG_TM_VF_BLOCKS_RT_OFFSET\t\t\t\t5957\n#define PSWRQ2_REG_CDUT_VF_BLOCKS_RT_OFFSET\t\t\t\t5958\n#define PSWRQ2_REG_CDUC_VF_BLOCKS_RT_OFFSET\t\t\t\t5959\n#define PSWRQ2_REG_TM_BLOCKS_FACTOR_RT_OFFSET\t\t\t\t5960\n#define PSWRQ2_REG_CDUT_BLOCKS_FACTOR_RT_OFFSET\t\t\t\t5961\n#define PSWRQ2_REG_CDUC_BLOCKS_FACTOR_RT_OFFSET\t\t\t\t5962\n#define PSWRQ2_REG_VF_BASE_RT_OFFSET\t\t\t\t\t5963\n#define PSWRQ2_REG_VF_LAST_ILT_RT_OFFSET\t\t\t\t5964\n#define PSWRQ2_REG_DRAM_ALIGN_WR_RT_OFFSET\t\t\t\t5965\n#define PSWRQ2_REG_DRAM_ALIGN_RD_RT_OFFSET\t\t\t\t5966\n#define PSWRQ2_REG_ILT_MEMORY_RT_OFFSET\t\t\t\t\t5967\n#define PSWRQ2_REG_ILT_MEMORY_RT_SIZE\t\t\t\t\t22000\n#define PGLUE_REG_B_VF_BASE_RT_OFFSET\t\t\t\t\t27967\n#define PGLUE_REG_B_MSDM_OFFSET_MASK_B_RT_OFFSET\t\t\t27968\n#define PGLUE_REG_B_MSDM_VF_SHIFT_B_RT_OFFSET\t\t\t\t27969\n#define PGLUE_REG_B_CACHE_LINE_SIZE_RT_OFFSET\t\t\t\t27970\n#define PGLUE_REG_B_PF_BAR0_SIZE_RT_OFFSET\t\t\t\t27971\n#define PGLUE_REG_B_PF_BAR1_SIZE_RT_OFFSET\t\t\t\t27972\n#define PGLUE_REG_B_VF_BAR1_SIZE_RT_OFFSET\t\t\t\t27973\n#define TM_REG_VF_ENABLE_CONN_RT_OFFSET\t\t\t\t\t27974\n#define TM_REG_PF_ENABLE_CONN_RT_OFFSET\t\t\t\t\t27975\n#define TM_REG_PF_ENABLE_TASK_RT_OFFSET\t\t\t\t\t27976\n#define TM_REG_GROUP_SIZE_RESOLUTION_CONN_RT_OFFSET\t\t\t27977\n#define TM_REG_GROUP_SIZE_RESOLUTION_TASK_RT_OFFSET\t\t\t27978\n#define TM_REG_CONFIG_CONN_MEM_RT_OFFSET\t\t\t\t27979\n#define TM_REG_CONFIG_CONN_MEM_RT_SIZE\t\t\t\t\t416\n#define TM_REG_CONFIG_TASK_MEM_RT_OFFSET\t\t\t\t28395\n#define TM_REG_CONFIG_TASK_MEM_RT_SIZE\t\t\t\t\t512\n#define QM_REG_MAXPQSIZE_0_RT_OFFSET\t\t\t\t\t28907\n#define QM_REG_MAXPQSIZE_1_RT_OFFSET\t\t\t\t\t28908\n#define QM_REG_MAXPQSIZE_2_RT_OFFSET\t\t\t\t\t28909\n#define QM_REG_MAXPQSIZETXSEL_0_RT_OFFSET\t\t\t\t28910\n#define QM_REG_MAXPQSIZETXSEL_1_RT_OFFSET\t\t\t\t28911\n#define QM_REG_MAXPQSIZETXSEL_2_RT_OFFSET\t\t\t\t28912\n#define QM_REG_MAXPQSIZETXSEL_3_RT_OFFSET\t\t\t\t28913\n#define QM_REG_MAXPQSIZETXSEL_4_RT_OFFSET\t\t\t\t28914\n#define QM_REG_MAXPQSIZETXSEL_5_RT_OFFSET\t\t\t\t28915\n#define QM_REG_MAXPQSIZETXSEL_6_RT_OFFSET\t\t\t\t28916\n#define QM_REG_MAXPQSIZETXSEL_7_RT_OFFSET\t\t\t\t28917\n#define QM_REG_MAXPQSIZETXSEL_8_RT_OFFSET\t\t\t\t28918\n#define QM_REG_MAXPQSIZETXSEL_9_RT_OFFSET\t\t\t\t28919\n#define QM_REG_MAXPQSIZETXSEL_10_RT_OFFSET\t\t\t\t28920\n#define QM_REG_MAXPQSIZETXSEL_11_RT_OFFSET\t\t\t\t28921\n#define QM_REG_MAXPQSIZETXSEL_12_RT_OFFSET\t\t\t\t28922\n#define QM_REG_MAXPQSIZETXSEL_13_RT_OFFSET\t\t\t\t28923\n#define QM_REG_MAXPQSIZETXSEL_14_RT_OFFSET\t\t\t\t28924\n#define QM_REG_MAXPQSIZETXSEL_15_RT_OFFSET\t\t\t\t28925\n#define QM_REG_MAXPQSIZETXSEL_16_RT_OFFSET\t\t\t\t28926\n#define QM_REG_MAXPQSIZETXSEL_17_RT_OFFSET\t\t\t\t28927\n#define QM_REG_MAXPQSIZETXSEL_18_RT_OFFSET\t\t\t\t28928\n#define QM_REG_MAXPQSIZETXSEL_19_RT_OFFSET\t\t\t\t28929\n#define QM_REG_MAXPQSIZETXSEL_20_RT_OFFSET\t\t\t\t28930\n#define QM_REG_MAXPQSIZETXSEL_21_RT_OFFSET\t\t\t\t28931\n#define QM_REG_MAXPQSIZETXSEL_22_RT_OFFSET\t\t\t\t28932\n#define QM_REG_MAXPQSIZETXSEL_23_RT_OFFSET\t\t\t\t28933\n#define QM_REG_MAXPQSIZETXSEL_24_RT_OFFSET\t\t\t\t28934\n#define QM_REG_MAXPQSIZETXSEL_25_RT_OFFSET\t\t\t\t28935\n#define QM_REG_MAXPQSIZETXSEL_26_RT_OFFSET\t\t\t\t28936\n#define QM_REG_MAXPQSIZETXSEL_27_RT_OFFSET\t\t\t\t28937\n#define QM_REG_MAXPQSIZETXSEL_28_RT_OFFSET\t\t\t\t28938\n#define QM_REG_MAXPQSIZETXSEL_29_RT_OFFSET\t\t\t\t28939\n#define QM_REG_MAXPQSIZETXSEL_30_RT_OFFSET\t\t\t\t28940\n#define QM_REG_MAXPQSIZETXSEL_31_RT_OFFSET\t\t\t\t28941\n#define QM_REG_MAXPQSIZETXSEL_32_RT_OFFSET\t\t\t\t28942\n#define QM_REG_MAXPQSIZETXSEL_33_RT_OFFSET\t\t\t\t28943\n#define QM_REG_MAXPQSIZETXSEL_34_RT_OFFSET\t\t\t\t28944\n#define QM_REG_MAXPQSIZETXSEL_35_RT_OFFSET\t\t\t\t28945\n#define QM_REG_MAXPQSIZETXSEL_36_RT_OFFSET\t\t\t\t28946\n#define QM_REG_MAXPQSIZETXSEL_37_RT_OFFSET\t\t\t\t28947\n#define QM_REG_MAXPQSIZETXSEL_38_RT_OFFSET\t\t\t\t28948\n#define QM_REG_MAXPQSIZETXSEL_39_RT_OFFSET\t\t\t\t28949\n#define QM_REG_MAXPQSIZETXSEL_40_RT_OFFSET\t\t\t\t28950\n#define QM_REG_MAXPQSIZETXSEL_41_RT_OFFSET\t\t\t\t28951\n#define QM_REG_MAXPQSIZETXSEL_42_RT_OFFSET\t\t\t\t28952\n#define QM_REG_MAXPQSIZETXSEL_43_RT_OFFSET\t\t\t\t28953\n#define QM_REG_MAXPQSIZETXSEL_44_RT_OFFSET\t\t\t\t28954\n#define QM_REG_MAXPQSIZETXSEL_45_RT_OFFSET\t\t\t\t28955\n#define QM_REG_MAXPQSIZETXSEL_46_RT_OFFSET\t\t\t\t28956\n#define QM_REG_MAXPQSIZETXSEL_47_RT_OFFSET\t\t\t\t28957\n#define QM_REG_MAXPQSIZETXSEL_48_RT_OFFSET\t\t\t\t28958\n#define QM_REG_MAXPQSIZETXSEL_49_RT_OFFSET\t\t\t\t28959\n#define QM_REG_MAXPQSIZETXSEL_50_RT_OFFSET\t\t\t\t28960\n#define QM_REG_MAXPQSIZETXSEL_51_RT_OFFSET\t\t\t\t28961\n#define QM_REG_MAXPQSIZETXSEL_52_RT_OFFSET\t\t\t\t28962\n#define QM_REG_MAXPQSIZETXSEL_53_RT_OFFSET\t\t\t\t28963\n#define QM_REG_MAXPQSIZETXSEL_54_RT_OFFSET\t\t\t\t28964\n#define QM_REG_MAXPQSIZETXSEL_55_RT_OFFSET\t\t\t\t28965\n#define QM_REG_MAXPQSIZETXSEL_56_RT_OFFSET\t\t\t\t28966\n#define QM_REG_MAXPQSIZETXSEL_57_RT_OFFSET\t\t\t\t28967\n#define QM_REG_MAXPQSIZETXSEL_58_RT_OFFSET\t\t\t\t28968\n#define QM_REG_MAXPQSIZETXSEL_59_RT_OFFSET\t\t\t\t28969\n#define QM_REG_MAXPQSIZETXSEL_60_RT_OFFSET\t\t\t\t28970\n#define QM_REG_MAXPQSIZETXSEL_61_RT_OFFSET\t\t\t\t28971\n#define QM_REG_MAXPQSIZETXSEL_62_RT_OFFSET\t\t\t\t28972\n#define QM_REG_MAXPQSIZETXSEL_63_RT_OFFSET\t\t\t\t28973\n#define QM_REG_BASEADDROTHERPQ_RT_OFFSET\t\t\t\t28974\n#define QM_REG_BASEADDROTHERPQ_RT_SIZE\t\t\t\t\t128\n#define QM_REG_PTRTBLOTHER_RT_OFFSET\t\t\t\t\t29102\n#define QM_REG_PTRTBLOTHER_RT_SIZE\t\t\t\t\t256\n#define QM_REG_VOQCRDLINE_RT_OFFSET\t\t\t\t\t29358\n#define QM_REG_VOQCRDLINE_RT_SIZE\t\t\t\t\t20\n#define QM_REG_VOQINITCRDLINE_RT_OFFSET\t\t\t\t\t29378\n#define QM_REG_VOQINITCRDLINE_RT_SIZE\t\t\t\t\t20\n#define QM_REG_AFULLQMBYPTHRPFWFQ_RT_OFFSET\t\t\t\t29398\n#define QM_REG_AFULLQMBYPTHRVPWFQ_RT_OFFSET\t\t\t\t29399\n#define QM_REG_AFULLQMBYPTHRPFRL_RT_OFFSET\t\t\t\t29400\n#define QM_REG_AFULLQMBYPTHRGLBLRL_RT_OFFSET\t\t\t\t29401\n#define QM_REG_AFULLOPRTNSTCCRDMASK_RT_OFFSET\t\t\t\t29402\n#define QM_REG_WRROTHERPQGRP_0_RT_OFFSET\t\t\t\t29403\n#define QM_REG_WRROTHERPQGRP_1_RT_OFFSET\t\t\t\t29404\n#define QM_REG_WRROTHERPQGRP_2_RT_OFFSET\t\t\t\t29405\n#define QM_REG_WRROTHERPQGRP_3_RT_OFFSET\t\t\t\t29406\n#define QM_REG_WRROTHERPQGRP_4_RT_OFFSET\t\t\t\t29407\n#define QM_REG_WRROTHERPQGRP_5_RT_OFFSET\t\t\t\t29408\n#define QM_REG_WRROTHERPQGRP_6_RT_OFFSET\t\t\t\t29409\n#define QM_REG_WRROTHERPQGRP_7_RT_OFFSET\t\t\t\t29410\n#define QM_REG_WRROTHERPQGRP_8_RT_OFFSET\t\t\t\t29411\n#define QM_REG_WRROTHERPQGRP_9_RT_OFFSET\t\t\t\t29412\n#define QM_REG_WRROTHERPQGRP_10_RT_OFFSET\t\t\t\t29413\n#define QM_REG_WRROTHERPQGRP_11_RT_OFFSET\t\t\t\t29414\n#define QM_REG_WRROTHERPQGRP_12_RT_OFFSET\t\t\t\t29415\n#define QM_REG_WRROTHERPQGRP_13_RT_OFFSET\t\t\t\t29416\n#define QM_REG_WRROTHERPQGRP_14_RT_OFFSET\t\t\t\t29417\n#define QM_REG_WRROTHERPQGRP_15_RT_OFFSET\t\t\t\t29418\n#define QM_REG_WRROTHERGRPWEIGHT_0_RT_OFFSET\t\t\t\t29419\n#define QM_REG_WRROTHERGRPWEIGHT_1_RT_OFFSET\t\t\t\t29420\n#define QM_REG_WRROTHERGRPWEIGHT_2_RT_OFFSET\t\t\t\t29421\n#define QM_REG_WRROTHERGRPWEIGHT_3_RT_OFFSET\t\t\t\t29422\n#define QM_REG_WRRTXGRPWEIGHT_0_RT_OFFSET\t\t\t\t29423\n#define QM_REG_WRRTXGRPWEIGHT_1_RT_OFFSET\t\t\t\t29424\n#define QM_REG_PQTX2PF_0_RT_OFFSET\t\t\t\t\t29425\n#define QM_REG_PQTX2PF_1_RT_OFFSET\t\t\t\t\t29426\n#define QM_REG_PQTX2PF_2_RT_OFFSET\t\t\t\t\t29427\n#define QM_REG_PQTX2PF_3_RT_OFFSET\t\t\t\t\t29428\n#define QM_REG_PQTX2PF_4_RT_OFFSET\t\t\t\t\t29429\n#define QM_REG_PQTX2PF_5_RT_OFFSET\t\t\t\t\t29430\n#define QM_REG_PQTX2PF_6_RT_OFFSET\t\t\t\t\t29431\n#define QM_REG_PQTX2PF_7_RT_OFFSET\t\t\t\t\t29432\n#define QM_REG_PQTX2PF_8_RT_OFFSET\t\t\t\t\t29433\n#define QM_REG_PQTX2PF_9_RT_OFFSET\t\t\t\t\t29434\n#define QM_REG_PQTX2PF_10_RT_OFFSET\t\t\t\t\t29435\n#define QM_REG_PQTX2PF_11_RT_OFFSET\t\t\t\t\t29436\n#define QM_REG_PQTX2PF_12_RT_OFFSET\t\t\t\t\t29437\n#define QM_REG_PQTX2PF_13_RT_OFFSET\t\t\t\t\t29438\n#define QM_REG_PQTX2PF_14_RT_OFFSET\t\t\t\t\t29439\n#define QM_REG_PQTX2PF_15_RT_OFFSET\t\t\t\t\t29440\n#define QM_REG_PQTX2PF_16_RT_OFFSET\t\t\t\t\t29441\n#define QM_REG_PQTX2PF_17_RT_OFFSET\t\t\t\t\t29442\n#define QM_REG_PQTX2PF_18_RT_OFFSET\t\t\t\t\t29443\n#define QM_REG_PQTX2PF_19_RT_OFFSET\t\t\t\t\t29444\n#define QM_REG_PQTX2PF_20_RT_OFFSET\t\t\t\t\t29445\n#define QM_REG_PQTX2PF_21_RT_OFFSET\t\t\t\t\t29446\n#define QM_REG_PQTX2PF_22_RT_OFFSET\t\t\t\t\t29447\n#define QM_REG_PQTX2PF_23_RT_OFFSET\t\t\t\t\t29448\n#define QM_REG_PQTX2PF_24_RT_OFFSET\t\t\t\t\t29449\n#define QM_REG_PQTX2PF_25_RT_OFFSET\t\t\t\t\t29450\n#define QM_REG_PQTX2PF_26_RT_OFFSET\t\t\t\t\t29451\n#define QM_REG_PQTX2PF_27_RT_OFFSET\t\t\t\t\t29452\n#define QM_REG_PQTX2PF_28_RT_OFFSET\t\t\t\t\t29453\n#define QM_REG_PQTX2PF_29_RT_OFFSET\t\t\t\t\t29454\n#define QM_REG_PQTX2PF_30_RT_OFFSET\t\t\t\t\t29455\n#define QM_REG_PQTX2PF_31_RT_OFFSET\t\t\t\t\t29456\n#define QM_REG_PQTX2PF_32_RT_OFFSET\t\t\t\t\t29457\n#define QM_REG_PQTX2PF_33_RT_OFFSET\t\t\t\t\t29458\n#define QM_REG_PQTX2PF_34_RT_OFFSET\t\t\t\t\t29459\n#define QM_REG_PQTX2PF_35_RT_OFFSET\t\t\t\t\t29460\n#define QM_REG_PQTX2PF_36_RT_OFFSET\t\t\t\t\t29461\n#define QM_REG_PQTX2PF_37_RT_OFFSET\t\t\t\t\t29462\n#define QM_REG_PQTX2PF_38_RT_OFFSET\t\t\t\t\t29463\n#define QM_REG_PQTX2PF_39_RT_OFFSET\t\t\t\t\t29464\n#define QM_REG_PQTX2PF_40_RT_OFFSET\t\t\t\t\t29465\n#define QM_REG_PQTX2PF_41_RT_OFFSET\t\t\t\t\t29466\n#define QM_REG_PQTX2PF_42_RT_OFFSET\t\t\t\t\t29467\n#define QM_REG_PQTX2PF_43_RT_OFFSET\t\t\t\t\t29468\n#define QM_REG_PQTX2PF_44_RT_OFFSET\t\t\t\t\t29469\n#define QM_REG_PQTX2PF_45_RT_OFFSET\t\t\t\t\t29470\n#define QM_REG_PQTX2PF_46_RT_OFFSET\t\t\t\t\t29471\n#define QM_REG_PQTX2PF_47_RT_OFFSET\t\t\t\t\t29472\n#define QM_REG_PQTX2PF_48_RT_OFFSET\t\t\t\t\t29473\n#define QM_REG_PQTX2PF_49_RT_OFFSET\t\t\t\t\t29474\n#define QM_REG_PQTX2PF_50_RT_OFFSET\t\t\t\t\t29475\n#define QM_REG_PQTX2PF_51_RT_OFFSET\t\t\t\t\t29476\n#define QM_REG_PQTX2PF_52_RT_OFFSET\t\t\t\t\t29477\n#define QM_REG_PQTX2PF_53_RT_OFFSET\t\t\t\t\t29478\n#define QM_REG_PQTX2PF_54_RT_OFFSET\t\t\t\t\t29479\n#define QM_REG_PQTX2PF_55_RT_OFFSET\t\t\t\t\t29480\n#define QM_REG_PQTX2PF_56_RT_OFFSET\t\t\t\t\t29481\n#define QM_REG_PQTX2PF_57_RT_OFFSET\t\t\t\t\t29482\n#define QM_REG_PQTX2PF_58_RT_OFFSET\t\t\t\t\t29483\n#define QM_REG_PQTX2PF_59_RT_OFFSET\t\t\t\t\t29484\n#define QM_REG_PQTX2PF_60_RT_OFFSET\t\t\t\t\t29485\n#define QM_REG_PQTX2PF_61_RT_OFFSET\t\t\t\t\t29486\n#define QM_REG_PQTX2PF_62_RT_OFFSET\t\t\t\t\t29487\n#define QM_REG_PQTX2PF_63_RT_OFFSET\t\t\t\t\t29488\n#define QM_REG_PQOTHER2PF_0_RT_OFFSET\t\t\t\t\t29489\n#define QM_REG_PQOTHER2PF_1_RT_OFFSET\t\t\t\t\t29490\n#define QM_REG_PQOTHER2PF_2_RT_OFFSET\t\t\t\t\t29491\n#define QM_REG_PQOTHER2PF_3_RT_OFFSET\t\t\t\t\t29492\n#define QM_REG_PQOTHER2PF_4_RT_OFFSET\t\t\t\t\t29493\n#define QM_REG_PQOTHER2PF_5_RT_OFFSET\t\t\t\t\t29494\n#define QM_REG_PQOTHER2PF_6_RT_OFFSET\t\t\t\t\t29495\n#define QM_REG_PQOTHER2PF_7_RT_OFFSET\t\t\t\t\t29496\n#define QM_REG_PQOTHER2PF_8_RT_OFFSET\t\t\t\t\t29497\n#define QM_REG_PQOTHER2PF_9_RT_OFFSET\t\t\t\t\t29498\n#define QM_REG_PQOTHER2PF_10_RT_OFFSET\t\t\t\t\t29499\n#define QM_REG_PQOTHER2PF_11_RT_OFFSET\t\t\t\t\t29500\n#define QM_REG_PQOTHER2PF_12_RT_OFFSET\t\t\t\t\t29501\n#define QM_REG_PQOTHER2PF_13_RT_OFFSET\t\t\t\t\t29502\n#define QM_REG_PQOTHER2PF_14_RT_OFFSET\t\t\t\t\t29503\n#define QM_REG_PQOTHER2PF_15_RT_OFFSET\t\t\t\t\t29504\n#define QM_REG_RLGLBLPERIOD_0_RT_OFFSET\t\t\t\t\t29505\n#define QM_REG_RLGLBLPERIOD_1_RT_OFFSET\t\t\t\t\t29506\n#define QM_REG_RLGLBLPERIODTIMER_0_RT_OFFSET\t\t\t\t29507\n#define QM_REG_RLGLBLPERIODTIMER_1_RT_OFFSET\t\t\t\t29508\n#define QM_REG_RLGLBLPERIODSEL_0_RT_OFFSET\t\t\t\t29509\n#define QM_REG_RLGLBLPERIODSEL_1_RT_OFFSET\t\t\t\t29510\n#define QM_REG_RLGLBLPERIODSEL_2_RT_OFFSET\t\t\t\t29511\n#define QM_REG_RLGLBLPERIODSEL_3_RT_OFFSET\t\t\t\t29512\n#define QM_REG_RLGLBLPERIODSEL_4_RT_OFFSET\t\t\t\t29513\n#define QM_REG_RLGLBLPERIODSEL_5_RT_OFFSET\t\t\t\t29514\n#define QM_REG_RLGLBLPERIODSEL_6_RT_OFFSET\t\t\t\t29515\n#define QM_REG_RLGLBLPERIODSEL_7_RT_OFFSET\t\t\t\t29516\n#define QM_REG_RLGLBLINCVAL_RT_OFFSET\t\t\t\t\t29517\n#define QM_REG_RLGLBLINCVAL_RT_SIZE\t\t\t\t\t256\n#define QM_REG_RLGLBLUPPERBOUND_RT_OFFSET\t\t\t\t29773\n#define QM_REG_RLGLBLUPPERBOUND_RT_SIZE\t\t\t\t\t256\n#define QM_REG_RLGLBLCRD_RT_OFFSET\t\t\t\t\t30029\n#define QM_REG_RLGLBLCRD_RT_SIZE\t\t\t\t\t256\n#define QM_REG_RLGLBLENABLE_RT_OFFSET\t\t\t\t\t30285\n#define QM_REG_RLPFPERIOD_RT_OFFSET\t\t\t\t\t30286\n#define QM_REG_RLPFPERIODTIMER_RT_OFFSET\t\t\t\t30287\n#define QM_REG_RLPFINCVAL_RT_OFFSET\t\t\t\t\t30288\n#define QM_REG_RLPFINCVAL_RT_SIZE\t\t\t\t\t16\n#define QM_REG_RLPFUPPERBOUND_RT_OFFSET\t\t\t\t\t30304\n#define QM_REG_RLPFUPPERBOUND_RT_SIZE\t\t\t\t\t16\n#define QM_REG_RLPFCRD_RT_OFFSET\t\t\t\t\t30320\n#define QM_REG_RLPFCRD_RT_SIZE\t\t\t\t\t\t16\n#define QM_REG_RLPFENABLE_RT_OFFSET\t\t\t\t\t30336\n#define QM_REG_RLPFVOQENABLE_RT_OFFSET\t\t\t\t\t30337\n#define QM_REG_WFQPFWEIGHT_RT_OFFSET\t\t\t\t\t30338\n#define QM_REG_WFQPFWEIGHT_RT_SIZE\t\t\t\t\t16\n#define QM_REG_WFQPFUPPERBOUND_RT_OFFSET\t\t\t\t30354\n#define QM_REG_WFQPFUPPERBOUND_RT_SIZE\t\t\t\t\t16\n#define QM_REG_WFQPFCRD_RT_OFFSET\t\t\t\t\t30370\n#define QM_REG_WFQPFCRD_RT_SIZE\t\t\t\t\t\t160\n#define QM_REG_WFQPFENABLE_RT_OFFSET\t\t\t\t\t30530\n#define QM_REG_WFQVPENABLE_RT_OFFSET\t\t\t\t\t30531\n#define QM_REG_BASEADDRTXPQ_RT_OFFSET\t\t\t\t\t30532\n#define QM_REG_BASEADDRTXPQ_RT_SIZE\t\t\t\t\t512\n#define QM_REG_TXPQMAP_RT_OFFSET\t\t\t\t\t31044\n#define QM_REG_TXPQMAP_RT_SIZE\t\t\t\t\t\t512\n#define QM_REG_WFQVPWEIGHT_RT_OFFSET\t\t\t\t\t31556\n#define QM_REG_WFQVPWEIGHT_RT_SIZE\t\t\t\t\t512\n#define QM_REG_WFQVPUPPERBOUND_RT_OFFSET\t\t\t\t32068\n#define QM_REG_WFQVPUPPERBOUND_RT_SIZE\t\t\t\t\t512\n#define QM_REG_WFQVPCRD_RT_OFFSET\t\t\t\t\t32580\n#define QM_REG_WFQVPCRD_RT_SIZE\t\t\t\t\t\t512\n#define QM_REG_WFQVPMAP_RT_OFFSET\t\t\t\t\t33092\n#define QM_REG_WFQVPMAP_RT_SIZE\t\t\t\t\t\t512\n#define QM_REG_PTRTBLTX_RT_OFFSET\t\t\t\t\t33604\n#define QM_REG_PTRTBLTX_RT_SIZE\t\t\t\t\t\t1024\n#define QM_REG_WFQPFCRD_MSB_RT_OFFSET\t\t\t\t\t34628\n#define QM_REG_WFQPFCRD_MSB_RT_SIZE\t\t\t\t\t160\n#define NIG_REG_TAG_ETHERTYPE_0_RT_OFFSET\t\t\t\t34788\n#define NIG_REG_BRB_GATE_DNTFWD_PORT_RT_OFFSET\t\t\t\t34789\n#define NIG_REG_OUTER_TAG_VALUE_LIST0_RT_OFFSET\t\t\t\t34790\n#define NIG_REG_OUTER_TAG_VALUE_LIST1_RT_OFFSET\t\t\t\t34791\n#define NIG_REG_OUTER_TAG_VALUE_LIST2_RT_OFFSET\t\t\t\t34792\n#define NIG_REG_OUTER_TAG_VALUE_LIST3_RT_OFFSET\t\t\t\t34793\n#define NIG_REG_LLH_FUNC_TAGMAC_CLS_TYPE_RT_OFFSET\t\t\t34794\n#define NIG_REG_LLH_FUNC_TAG_EN_RT_OFFSET\t\t\t\t34795\n#define NIG_REG_LLH_FUNC_TAG_EN_RT_SIZE\t\t\t\t\t4\n#define NIG_REG_LLH_FUNC_TAG_VALUE_RT_OFFSET\t\t\t\t34799\n#define NIG_REG_LLH_FUNC_TAG_VALUE_RT_SIZE\t\t\t\t4\n#define NIG_REG_LLH_FUNC_FILTER_VALUE_RT_OFFSET\t\t\t\t34803\n#define NIG_REG_LLH_FUNC_FILTER_VALUE_RT_SIZE\t\t\t\t32\n#define NIG_REG_LLH_FUNC_FILTER_EN_RT_OFFSET\t\t\t\t34835\n#define NIG_REG_LLH_FUNC_FILTER_EN_RT_SIZE\t\t\t\t16\n#define NIG_REG_LLH_FUNC_FILTER_MODE_RT_OFFSET\t\t\t\t34851\n#define NIG_REG_LLH_FUNC_FILTER_MODE_RT_SIZE\t\t\t\t16\n#define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET\t\t\t34867\n#define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE\t\t\t16\n#define NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_OFFSET\t\t\t34883\n#define NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_SIZE\t\t\t\t16\n#define NIG_REG_TX_EDPM_CTRL_RT_OFFSET\t\t\t\t\t34899\n#define NIG_REG_PPF_TO_ENGINE_SEL_RT_OFFSET\t\t\t\t34900\n#define NIG_REG_PPF_TO_ENGINE_SEL_RT_SIZE\t\t\t\t8\n#define CDU_REG_CID_ADDR_PARAMS_RT_OFFSET\t\t\t\t34908\n#define CDU_REG_SEGMENT0_PARAMS_RT_OFFSET\t\t\t\t34909\n#define CDU_REG_SEGMENT1_PARAMS_RT_OFFSET\t\t\t\t34910\n#define CDU_REG_PF_SEG0_TYPE_OFFSET_RT_OFFSET\t\t\t\t34911\n#define CDU_REG_PF_SEG1_TYPE_OFFSET_RT_OFFSET\t\t\t\t34912\n#define CDU_REG_PF_SEG2_TYPE_OFFSET_RT_OFFSET\t\t\t\t34913\n#define CDU_REG_PF_SEG3_TYPE_OFFSET_RT_OFFSET\t\t\t\t34914\n#define CDU_REG_PF_FL_SEG0_TYPE_OFFSET_RT_OFFSET\t\t\t34915\n#define CDU_REG_PF_FL_SEG1_TYPE_OFFSET_RT_OFFSET\t\t\t34916\n#define CDU_REG_PF_FL_SEG2_TYPE_OFFSET_RT_OFFSET\t\t\t34917\n#define CDU_REG_PF_FL_SEG3_TYPE_OFFSET_RT_OFFSET\t\t\t34918\n#define CDU_REG_VF_SEG_TYPE_OFFSET_RT_OFFSET\t\t\t\t34919\n#define CDU_REG_VF_FL_SEG_TYPE_OFFSET_RT_OFFSET\t\t\t\t34920\n#define PBF_REG_TAG_ETHERTYPE_0_RT_OFFSET\t\t\t\t34921\n#define PBF_REG_BTB_SHARED_AREA_SIZE_RT_OFFSET\t\t\t\t34922\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ0_RT_OFFSET\t\t\t34923\n#define PBF_REG_BTB_GUARANTEED_VOQ0_RT_OFFSET\t\t\t\t34924\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ0_RT_OFFSET\t\t\t34925\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ1_RT_OFFSET\t\t\t34926\n#define PBF_REG_BTB_GUARANTEED_VOQ1_RT_OFFSET\t\t\t\t34927\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ1_RT_OFFSET\t\t\t34928\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ2_RT_OFFSET\t\t\t34929\n#define PBF_REG_BTB_GUARANTEED_VOQ2_RT_OFFSET\t\t\t\t34930\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ2_RT_OFFSET\t\t\t34931\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ3_RT_OFFSET\t\t\t34932\n#define PBF_REG_BTB_GUARANTEED_VOQ3_RT_OFFSET\t\t\t\t34933\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ3_RT_OFFSET\t\t\t34934\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ4_RT_OFFSET\t\t\t34935\n#define PBF_REG_BTB_GUARANTEED_VOQ4_RT_OFFSET\t\t\t\t34936\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ4_RT_OFFSET\t\t\t34937\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ5_RT_OFFSET\t\t\t34938\n#define PBF_REG_BTB_GUARANTEED_VOQ5_RT_OFFSET\t\t\t\t34939\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ5_RT_OFFSET\t\t\t34940\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ6_RT_OFFSET\t\t\t34941\n#define PBF_REG_BTB_GUARANTEED_VOQ6_RT_OFFSET\t\t\t\t34942\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ6_RT_OFFSET\t\t\t34943\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ7_RT_OFFSET\t\t\t34944\n#define PBF_REG_BTB_GUARANTEED_VOQ7_RT_OFFSET\t\t\t\t34945\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ7_RT_OFFSET\t\t\t34946\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ8_RT_OFFSET\t\t\t34947\n#define PBF_REG_BTB_GUARANTEED_VOQ8_RT_OFFSET\t\t\t\t34948\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ8_RT_OFFSET\t\t\t34949\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ9_RT_OFFSET\t\t\t34950\n#define PBF_REG_BTB_GUARANTEED_VOQ9_RT_OFFSET\t\t\t\t34951\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ9_RT_OFFSET\t\t\t34952\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ10_RT_OFFSET\t\t\t34953\n#define PBF_REG_BTB_GUARANTEED_VOQ10_RT_OFFSET\t\t\t\t34954\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ10_RT_OFFSET\t\t\t34955\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ11_RT_OFFSET\t\t\t34956\n#define PBF_REG_BTB_GUARANTEED_VOQ11_RT_OFFSET\t\t\t\t34957\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ11_RT_OFFSET\t\t\t34958\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ12_RT_OFFSET\t\t\t34959\n#define PBF_REG_BTB_GUARANTEED_VOQ12_RT_OFFSET\t\t\t\t34960\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ12_RT_OFFSET\t\t\t34961\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ13_RT_OFFSET\t\t\t34962\n#define PBF_REG_BTB_GUARANTEED_VOQ13_RT_OFFSET\t\t\t\t34963\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ13_RT_OFFSET\t\t\t34964\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ14_RT_OFFSET\t\t\t34965\n#define PBF_REG_BTB_GUARANTEED_VOQ14_RT_OFFSET\t\t\t\t34966\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ14_RT_OFFSET\t\t\t34967\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ15_RT_OFFSET\t\t\t34968\n#define PBF_REG_BTB_GUARANTEED_VOQ15_RT_OFFSET\t\t\t\t34969\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ15_RT_OFFSET\t\t\t34970\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ16_RT_OFFSET\t\t\t34971\n#define PBF_REG_BTB_GUARANTEED_VOQ16_RT_OFFSET\t\t\t\t34972\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ16_RT_OFFSET\t\t\t34973\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ17_RT_OFFSET\t\t\t34974\n#define PBF_REG_BTB_GUARANTEED_VOQ17_RT_OFFSET\t\t\t\t34975\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ17_RT_OFFSET\t\t\t34976\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ18_RT_OFFSET\t\t\t34977\n#define PBF_REG_BTB_GUARANTEED_VOQ18_RT_OFFSET\t\t\t\t34978\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ18_RT_OFFSET\t\t\t34979\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ19_RT_OFFSET\t\t\t34980\n#define PBF_REG_BTB_GUARANTEED_VOQ19_RT_OFFSET\t\t\t\t34981\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ19_RT_OFFSET\t\t\t34982\n#define XCM_REG_CON_PHY_Q3_RT_OFFSET\t\t\t\t\t34983\n\n#define RUNTIME_ARRAY_SIZE\t\t\t\t\t\t34984\n\n \n#define DMAE_READY_CB\t0\n\n \nstruct tstorm_eth_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n \nstruct pstorm_eth_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\n \nstruct xstorm_eth_conn_st_ctx {\n\t__le32 reserved[60];\n};\n\nstruct xstorm_eth_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\t\tu8 flags1;\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED7_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED7_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED8_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED8_SHIFT\t1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED9_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED9_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define XSTORM_ETH_CONN_AG_CTX_E5_RESERVED2_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_E5_RESERVED2_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_E5_RESERVED3_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_E5_RESERVED3_SHIFT\t5\n#define XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT\t6\n#define XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT\t7\n\tu8 flags2;\n#define XSTORM_ETH_CONN_AG_CTX_CF0_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF0_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_CF1_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF1_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_CF2_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_CF3_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_ETH_CONN_AG_CTX_CF4_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF4_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_CF5_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF5_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_CF6_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF6_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_CF7_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF7_SHIFT\t6\n\t\tu8 flags4;\n#define XSTORM_ETH_CONN_AG_CTX_CF8_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF8_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_CF9_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF9_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_ETH_CONN_AG_CTX_CF12_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF12_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_CF13_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF13_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_CF14_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF14_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_CF15_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK\t\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_MASK\t\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_DQ_CF_MASK\t\t\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_DQ_CF_SHIFT\t\t\t4\n#define XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_MASK\t\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_SHIFT\t\t6\n\tu8 flags7;\n#define XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_MASK\t\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define XSTORM_ETH_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define XSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define XSTORM_ETH_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define XSTORM_ETH_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define XSTORM_ETH_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define XSTORM_ETH_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define XSTORM_ETH_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define XSTORM_ETH_CONN_AG_CTX_CF11EN_MASK\t\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define XSTORM_ETH_CONN_AG_CTX_CF12EN_MASK\t\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define XSTORM_ETH_CONN_AG_CTX_CF13EN_MASK\t\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define XSTORM_ETH_CONN_AG_CTX_CF14EN_MASK\t\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF14EN_SHIFT\t\t\t4\n#define XSTORM_ETH_CONN_AG_CTX_CF15EN_MASK\t\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_CF15EN_SHIFT\t\t\t5\n#define XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT\t6\n#define XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT\t7\n\tu8 flags10;\n#define XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_MASK\t\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_SHIFT\t\t0\n#define XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT\t\t1\n#define XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t2\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED11_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED11_SHIFT\t\t3\n#define XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t4\n#define XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT\t5\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED12_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED12_SHIFT\t\t6\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED13_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED13_SHIFT\t\t7\n\tu8 flags11;\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED14_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED14_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED15_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RESERVED15_SHIFT\t1\n#define XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define XSTORM_ETH_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define XSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define XSTORM_ETH_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define XSTORM_ETH_CONN_AG_CTX_RULE10EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE10EN_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define XSTORM_ETH_CONN_AG_CTX_RULE14EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define XSTORM_ETH_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define XSTORM_ETH_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define XSTORM_ETH_CONN_AG_CTX_RULE18EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE18EN_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_RULE19EN_SHIFT\t1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT\t0\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT\t1\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT\t2\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT\t3\n#define XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT\t\t4\n#define XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK\t\t0x1\n#define XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT\t5\n#define XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_MASK\t\t0x3\n#define XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_SHIFT\t\t6\n\tu8 edpm_event_id;\n\t__le16 physical_q0;\n\t__le16 e5_reserved1;\n\t__le16 edpm_num_bds;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le16 word7;\n\t__le16 word8;\n\t__le16 word9;\n\t__le16 word10;\n\t__le32 reg7;\n\t__le32 reg8;\n\t__le32 reg9;\n\tu8 byte7;\n\tu8 byte8;\n\tu8 byte9;\n\tu8 byte10;\n\tu8 byte11;\n\tu8 byte12;\n\tu8 byte13;\n\tu8 byte14;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 word11;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 reg12;\n\t__le32 reg13;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n\t__le32 reg18;\n\t__le32 reg19;\n\t__le16 word12;\n\t__le16 word13;\n\t__le16 word14;\n\t__le16 word15;\n};\n\n \nstruct ystorm_eth_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\nstruct ystorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 state;\n\tu8 flags0;\n#define YSTORM_ETH_CONN_AG_CTX_BIT0_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT\t\t\t0\n#define YSTORM_ETH_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK\t0x3\n#define YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT\t2\n#define YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_MASK\t\t0x3\n#define YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_SHIFT\t4\n#define YSTORM_ETH_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define YSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t\t\t6\n\tu8 flags1;\n#define YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT\t0\n#define YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_MASK\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_SHIFT\t1\n#define YSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define YSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t3\n#define YSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t\t\t4\n#define YSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t\t\t5\n#define YSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t\t\t6\n#define YSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define YSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t\t\t7\n\tu8 tx_q0_int_coallecing_timeset;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 terminate_spqe;\n\t__le32 reg1;\n\t__le16 tx_bd_cons_upd;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\nstruct tstorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define TSTORM_ETH_CONN_AG_CTX_BIT0_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT\t0\n#define TSTORM_ETH_CONN_AG_CTX_BIT1_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t1\n#define TSTORM_ETH_CONN_AG_CTX_BIT2_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_BIT2_SHIFT\t2\n#define TSTORM_ETH_CONN_AG_CTX_BIT3_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_BIT3_SHIFT\t3\n#define TSTORM_ETH_CONN_AG_CTX_BIT4_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_BIT4_SHIFT\t4\n#define TSTORM_ETH_CONN_AG_CTX_BIT5_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_BIT5_SHIFT\t5\n#define TSTORM_ETH_CONN_AG_CTX_CF0_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF0_SHIFT\t6\n\tu8 flags1;\n#define TSTORM_ETH_CONN_AG_CTX_CF1_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF1_SHIFT\t0\n#define TSTORM_ETH_CONN_AG_CTX_CF2_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t2\n#define TSTORM_ETH_CONN_AG_CTX_CF3_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF3_SHIFT\t4\n#define TSTORM_ETH_CONN_AG_CTX_CF4_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF4_SHIFT\t6\n\tu8 flags2;\n#define TSTORM_ETH_CONN_AG_CTX_CF5_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF5_SHIFT\t0\n#define TSTORM_ETH_CONN_AG_CTX_CF6_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF6_SHIFT\t2\n#define TSTORM_ETH_CONN_AG_CTX_CF7_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF7_SHIFT\t4\n#define TSTORM_ETH_CONN_AG_CTX_CF8_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_ETH_CONN_AG_CTX_CF9_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF9_SHIFT\t0\n#define TSTORM_ETH_CONN_AG_CTX_CF10_MASK\t0x3\n#define TSTORM_ETH_CONN_AG_CTX_CF10_SHIFT\t2\n#define TSTORM_ETH_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT\t4\n#define TSTORM_ETH_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT\t5\n#define TSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t6\n#define TSTORM_ETH_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT\t7\n\tu8 flags4;\n#define TSTORM_ETH_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT\t0\n#define TSTORM_ETH_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT\t1\n#define TSTORM_ETH_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT\t2\n#define TSTORM_ETH_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT\t3\n#define TSTORM_ETH_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT\t4\n#define TSTORM_ETH_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT\t5\n#define TSTORM_ETH_CONN_AG_CTX_CF10EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT\t6\n#define TSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define TSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define TSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t\t1\n#define TSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define TSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define TSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_SHIFT\t5\n#define TSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define TSTORM_ETH_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define TSTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 rx_bd_cons;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 rx_bd_prod;\n\t__le16 word2;\n\t__le16 word3;\n\t__le32 reg9;\n\t__le32 reg10;\n};\n\nstruct ustorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_ETH_CONN_AG_CTX_BIT0_MASK\t\t\t0x1\n#define USTORM_ETH_CONN_AG_CTX_BIT0_SHIFT\t\t\t0\n#define USTORM_ETH_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define USTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_MASK\t0x3\n#define USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_SHIFT\t2\n#define USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_MASK\t0x3\n#define USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_SHIFT\t4\n#define USTORM_ETH_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define USTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t\t\t6\n\tu8 flags1;\n#define USTORM_ETH_CONN_AG_CTX_CF3_MASK\t\t\t0x3\n#define USTORM_ETH_CONN_AG_CTX_CF3_SHIFT\t\t\t0\n#define USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_MASK\t\t0x3\n#define USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_SHIFT\t\t2\n#define USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_MASK\t\t0x3\n#define USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_SHIFT\t\t4\n#define USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK\t0x3\n#define USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT\t6\n\tu8 flags2;\n#define USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_SHIFT\t0\n#define USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_SHIFT\t1\n#define USTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define USTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define USTORM_ETH_CONN_AG_CTX_CF3EN_MASK\t\t\t0x1\n#define USTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT\t\t\t3\n#define USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_MASK\t\t0x1\n#define USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_SHIFT\t\t4\n#define USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_MASK\t\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_SHIFT\t\t5\n#define USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT\t6\n#define USTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags3;\n#define USTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define USTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_ETH_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_ETH_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_ETH_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_ETH_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define USTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 tx_bd_cons;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 tx_int_coallecing_timeset;\n\t__le16 tx_drv_bd_cons;\n\t__le16 rx_drv_cqe_cons;\n};\n\n \nstruct ustorm_eth_conn_st_ctx {\n\t__le32 reserved[40];\n};\n\n \nstruct mstorm_eth_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\n \nstruct eth_conn_context {\n\tstruct tstorm_eth_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct pstorm_eth_conn_st_ctx pstorm_st_context;\n\tstruct xstorm_eth_conn_st_ctx xstorm_st_context;\n\tstruct xstorm_eth_conn_ag_ctx xstorm_ag_context;\n\tstruct tstorm_eth_conn_ag_ctx tstorm_ag_context;\n\tstruct ystorm_eth_conn_st_ctx ystorm_st_context;\n\tstruct ystorm_eth_conn_ag_ctx ystorm_ag_context;\n\tstruct ustorm_eth_conn_ag_ctx ustorm_ag_context;\n\tstruct ustorm_eth_conn_st_ctx ustorm_st_context;\n\tstruct mstorm_eth_conn_st_ctx mstorm_st_context;\n};\n\n \nenum eth_error_code {\n\tETH_OK = 0x00,\n\tETH_FILTERS_MAC_ADD_FAIL_FULL,\n\tETH_FILTERS_MAC_ADD_FAIL_FULL_MTT2,\n\tETH_FILTERS_MAC_ADD_FAIL_DUP_MTT2,\n\tETH_FILTERS_MAC_ADD_FAIL_DUP_STT2,\n\tETH_FILTERS_MAC_DEL_FAIL_NOF,\n\tETH_FILTERS_MAC_DEL_FAIL_NOF_MTT2,\n\tETH_FILTERS_MAC_DEL_FAIL_NOF_STT2,\n\tETH_FILTERS_MAC_ADD_FAIL_ZERO_MAC,\n\tETH_FILTERS_VLAN_ADD_FAIL_FULL,\n\tETH_FILTERS_VLAN_ADD_FAIL_DUP,\n\tETH_FILTERS_VLAN_DEL_FAIL_NOF,\n\tETH_FILTERS_VLAN_DEL_FAIL_NOF_TT1,\n\tETH_FILTERS_PAIR_ADD_FAIL_DUP,\n\tETH_FILTERS_PAIR_ADD_FAIL_FULL,\n\tETH_FILTERS_PAIR_ADD_FAIL_FULL_MAC,\n\tETH_FILTERS_PAIR_DEL_FAIL_NOF,\n\tETH_FILTERS_PAIR_DEL_FAIL_NOF_TT1,\n\tETH_FILTERS_PAIR_ADD_FAIL_ZERO_MAC,\n\tETH_FILTERS_VNI_ADD_FAIL_FULL,\n\tETH_FILTERS_VNI_ADD_FAIL_DUP,\n\tETH_FILTERS_GFT_UPDATE_FAIL,\n\tETH_RX_QUEUE_FAIL_LOAD_VF_DATA,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_MAX_HOPS,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_NO_FREE_ENRTY,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_ALREADY_EXISTS,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_PCI_ERROR,\n\tETH_FILTERS_GFS_ADD_FINLER_FAIL_MAGIC_NUM_ERROR,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_MAX_HOPS,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_NO_MATCH_ENRTY,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_PCI_ERROR,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_MAGIC_NUM_ERROR,\n\tMAX_ETH_ERROR_CODE\n};\n\n \nenum eth_event_opcode {\n\tETH_EVENT_UNUSED,\n\tETH_EVENT_VPORT_START,\n\tETH_EVENT_VPORT_UPDATE,\n\tETH_EVENT_VPORT_STOP,\n\tETH_EVENT_TX_QUEUE_START,\n\tETH_EVENT_TX_QUEUE_STOP,\n\tETH_EVENT_RX_QUEUE_START,\n\tETH_EVENT_RX_QUEUE_UPDATE,\n\tETH_EVENT_RX_QUEUE_STOP,\n\tETH_EVENT_FILTERS_UPDATE,\n\tETH_EVENT_RX_ADD_OPENFLOW_FILTER,\n\tETH_EVENT_RX_DELETE_OPENFLOW_FILTER,\n\tETH_EVENT_RX_CREATE_OPENFLOW_ACTION,\n\tETH_EVENT_RX_ADD_UDP_FILTER,\n\tETH_EVENT_RX_DELETE_UDP_FILTER,\n\tETH_EVENT_RX_CREATE_GFT_ACTION,\n\tETH_EVENT_RX_GFT_UPDATE_FILTER,\n\tETH_EVENT_TX_QUEUE_UPDATE,\n\tETH_EVENT_RGFS_ADD_FILTER,\n\tETH_EVENT_RGFS_DEL_FILTER,\n\tETH_EVENT_TGFS_ADD_FILTER,\n\tETH_EVENT_TGFS_DEL_FILTER,\n\tETH_EVENT_GFS_COUNTERS_REPORT_REQUEST,\n\tMAX_ETH_EVENT_OPCODE\n};\n\n \nenum eth_filter_action {\n\tETH_FILTER_ACTION_UNUSED,\n\tETH_FILTER_ACTION_REMOVE,\n\tETH_FILTER_ACTION_ADD,\n\tETH_FILTER_ACTION_REMOVE_ALL,\n\tMAX_ETH_FILTER_ACTION\n};\n\n \nstruct eth_filter_cmd {\n\tu8 type;\n\tu8 vport_id;\n\tu8 action;\n\tu8 reserved0;\n\t__le32 vni;\n\t__le16 mac_lsb;\n\t__le16 mac_mid;\n\t__le16 mac_msb;\n\t__le16 vlan_id;\n};\n\n \nstruct eth_filter_cmd_header {\n\tu8 rx;\n\tu8 tx;\n\tu8 cmd_cnt;\n\tu8 assert_on_error;\n\tu8 reserved1[4];\n};\n\n \nenum eth_filter_type {\n\tETH_FILTER_TYPE_UNUSED,\n\tETH_FILTER_TYPE_MAC,\n\tETH_FILTER_TYPE_VLAN,\n\tETH_FILTER_TYPE_PAIR,\n\tETH_FILTER_TYPE_INNER_MAC,\n\tETH_FILTER_TYPE_INNER_VLAN,\n\tETH_FILTER_TYPE_INNER_PAIR,\n\tETH_FILTER_TYPE_INNER_MAC_VNI_PAIR,\n\tETH_FILTER_TYPE_MAC_VNI_PAIR,\n\tETH_FILTER_TYPE_VNI,\n\tMAX_ETH_FILTER_TYPE\n};\n\n \nstruct eth_in_to_in_pri_map_cfg {\n\tu8 inner_vlan_pri_remap_en;\n\tu8 reserved[7];\n\tu8 non_rdma_in_to_in_pri_map[8];\n\tu8 rdma_in_to_in_pri_map[8];\n};\n\n \nenum eth_ipv4_frag_type {\n\tETH_IPV4_NOT_FRAG,\n\tETH_IPV4_FIRST_FRAG,\n\tETH_IPV4_NON_FIRST_FRAG,\n\tMAX_ETH_IPV4_FRAG_TYPE\n};\n\n \nenum eth_ip_type {\n\tETH_IPV4,\n\tETH_IPV6,\n\tMAX_ETH_IP_TYPE\n};\n\n \nenum eth_ramrod_cmd_id {\n\tETH_RAMROD_UNUSED,\n\tETH_RAMROD_VPORT_START,\n\tETH_RAMROD_VPORT_UPDATE,\n\tETH_RAMROD_VPORT_STOP,\n\tETH_RAMROD_RX_QUEUE_START,\n\tETH_RAMROD_RX_QUEUE_STOP,\n\tETH_RAMROD_TX_QUEUE_START,\n\tETH_RAMROD_TX_QUEUE_STOP,\n\tETH_RAMROD_FILTERS_UPDATE,\n\tETH_RAMROD_RX_QUEUE_UPDATE,\n\tETH_RAMROD_RX_CREATE_OPENFLOW_ACTION,\n\tETH_RAMROD_RX_ADD_OPENFLOW_FILTER,\n\tETH_RAMROD_RX_DELETE_OPENFLOW_FILTER,\n\tETH_RAMROD_RX_ADD_UDP_FILTER,\n\tETH_RAMROD_RX_DELETE_UDP_FILTER,\n\tETH_RAMROD_RX_CREATE_GFT_ACTION,\n\tETH_RAMROD_RX_UPDATE_GFT_FILTER,\n\tETH_RAMROD_TX_QUEUE_UPDATE,\n\tETH_RAMROD_RGFS_FILTER_ADD,\n\tETH_RAMROD_RGFS_FILTER_DEL,\n\tETH_RAMROD_TGFS_FILTER_ADD,\n\tETH_RAMROD_TGFS_FILTER_DEL,\n\tETH_RAMROD_GFS_COUNTERS_REPORT_REQUEST,\n\tMAX_ETH_RAMROD_CMD_ID\n};\n\n \nstruct eth_return_code {\n\tu8 value;\n#define ETH_RETURN_CODE_ERR_CODE_MASK  0x3F\n#define ETH_RETURN_CODE_ERR_CODE_SHIFT 0\n#define ETH_RETURN_CODE_RESERVED_MASK  0x1\n#define ETH_RETURN_CODE_RESERVED_SHIFT 6\n#define ETH_RETURN_CODE_RX_TX_MASK     0x1\n#define ETH_RETURN_CODE_RX_TX_SHIFT    7\n};\n\n \nenum eth_tx_dst_mode_config_enum {\n\tETH_TX_DST_MODE_CONFIG_DISABLE,\n\tETH_TX_DST_MODE_CONFIG_FORWARD_DATA_IN_BD,\n\tETH_TX_DST_MODE_CONFIG_FORWARD_DATA_IN_VPORT,\n\tMAX_ETH_TX_DST_MODE_CONFIG_ENUM\n};\n\n \nenum eth_tx_err {\n\tETH_TX_ERR_DROP,\n\tETH_TX_ERR_ASSERT_MALICIOUS,\n\tMAX_ETH_TX_ERR\n};\n\n \nstruct eth_tx_err_vals {\n\t__le16 values;\n#define ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_SHIFT\t\t\t0\n#define ETH_TX_ERR_VALS_PACKET_TOO_SMALL_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_PACKET_TOO_SMALL_SHIFT\t\t\t1\n#define ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_SHIFT\t\t\t2\n#define ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_MASK\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_SHIFT\t\t3\n#define ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_MASK\t0x1\n#define ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_SHIFT\t4\n#define ETH_TX_ERR_VALS_MTU_VIOLATION_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_MTU_VIOLATION_SHIFT\t\t\t5\n#define ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_MASK\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_SHIFT\t\t6\n#define ETH_TX_ERR_VALS_ILLEGAL_BD_FLAGS_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_BD_FLAGS_SHIFT\t\t\t7\n#define ETH_TX_ERR_VALS_RESERVED_MASK\t\t\t\t0xFF\n#define ETH_TX_ERR_VALS_RESERVED_SHIFT\t\t\t\t8\n};\n\n \nstruct eth_vport_rss_config {\n\t__le16 capabilities;\n#define ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_SHIFT\t\t0\n#define ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_SHIFT\t\t1\n#define ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_SHIFT\t\t2\n#define ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_SHIFT\t\t3\n#define ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_SHIFT\t\t4\n#define ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_SHIFT\t\t5\n#define ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_SHIFT\t6\n#define ETH_VPORT_RSS_CONFIG_RESERVED0_MASK\t\t\t0x1FF\n#define ETH_VPORT_RSS_CONFIG_RESERVED0_SHIFT\t\t\t7\n\tu8 rss_id;\n\tu8 rss_mode;\n\tu8 update_rss_key;\n\tu8 update_rss_ind_table;\n\tu8 update_rss_capabilities;\n\tu8 tbl_size;\n\tu8 ind_table_mask_valid;\n\tu8 reserved2[3];\n\t__le16 indirection_table[ETH_RSS_IND_TABLE_ENTRIES_NUM];\n\t__le32 ind_table_mask[ETH_RSS_IND_TABLE_MASK_SIZE_REGS];\n\t__le32 rss_key[ETH_RSS_KEY_SIZE_REGS];\n\t__le32 reserved3;\n};\n\n \nenum eth_vport_rss_mode {\n\tETH_VPORT_RSS_MODE_DISABLED,\n\tETH_VPORT_RSS_MODE_REGULAR,\n\tMAX_ETH_VPORT_RSS_MODE\n};\n\n \nstruct eth_vport_rx_mode {\n\t__le16 state;\n#define ETH_VPORT_RX_MODE_UCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_UCAST_DROP_ALL_SHIFT\t\t0\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_SHIFT\t1\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_MASK\t0x1\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_SHIFT\t2\n#define ETH_VPORT_RX_MODE_MCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_MCAST_DROP_ALL_SHIFT\t\t3\n#define ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_SHIFT\t4\n#define ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_SHIFT\t5\n#define ETH_VPORT_RX_MODE_ACCEPT_ANY_VNI_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_ACCEPT_ANY_VNI_SHIFT\t\t6\n#define ETH_VPORT_RX_MODE_RESERVED1_MASK\t\t0x1FF\n#define ETH_VPORT_RX_MODE_RESERVED1_SHIFT\t\t7\n};\n\n \nstruct eth_vport_tpa_param {\n\tu8 tpa_ipv4_en_flg;\n\tu8 tpa_ipv6_en_flg;\n\tu8 tpa_ipv4_tunn_en_flg;\n\tu8 tpa_ipv6_tunn_en_flg;\n\tu8 tpa_pkt_split_flg;\n\tu8 tpa_hdr_data_split_flg;\n\tu8 tpa_gro_consistent_flg;\n\n\tu8 tpa_max_aggs_num;\n\n\t__le16 tpa_max_size;\n\t__le16 tpa_min_size_to_start;\n\n\t__le16 tpa_min_size_to_cont;\n\tu8 max_buff_num;\n\tu8 reserved;\n};\n\n \nstruct eth_vport_tx_mode {\n\t__le16 state;\n#define ETH_VPORT_TX_MODE_UCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_UCAST_DROP_ALL_SHIFT\t\t0\n#define ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_SHIFT\t1\n#define ETH_VPORT_TX_MODE_MCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_MCAST_DROP_ALL_SHIFT\t\t2\n#define ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_SHIFT\t3\n#define ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_SHIFT\t4\n#define ETH_VPORT_TX_MODE_RESERVED1_MASK\t\t0x7FF\n#define ETH_VPORT_TX_MODE_RESERVED1_SHIFT\t\t5\n};\n\n \nenum gft_filter_update_action {\n\tGFT_ADD_FILTER,\n\tGFT_DELETE_FILTER,\n\tMAX_GFT_FILTER_UPDATE_ACTION\n};\n\n \nstruct rx_create_gft_action_ramrod_data {\n\tu8 vport_id;\n\tu8 reserved[7];\n};\n\n \nstruct rx_create_openflow_action_ramrod_data {\n\tu8 vport_id;\n\tu8 reserved[7];\n};\n\n \nstruct rx_openflow_filter_ramrod_data {\n\t__le16 action_icid;\n\tu8 priority;\n\tu8 reserved0;\n\t__le32 tenant_id;\n\t__le16 dst_mac_hi;\n\t__le16 dst_mac_mid;\n\t__le16 dst_mac_lo;\n\t__le16 src_mac_hi;\n\t__le16 src_mac_mid;\n\t__le16 src_mac_lo;\n\t__le16 vlan_id;\n\t__le16 l2_eth_type;\n\tu8 ipv4_dscp;\n\tu8 ipv4_frag_type;\n\tu8 ipv4_over_ip;\n\tu8 tenant_id_exists;\n\t__le32 ipv4_dst_addr;\n\t__le32 ipv4_src_addr;\n\t__le16 l4_dst_port;\n\t__le16 l4_src_port;\n};\n\n \nstruct rx_queue_start_ramrod_data {\n\t__le16 rx_queue_id;\n\t__le16 num_of_pbl_pages;\n\t__le16 bd_max_bytes;\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 vport_id;\n\tu8 default_rss_queue_flg;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 stats_counter_id;\n\tu8 pin_context;\n\tu8 pxp_tph_valid_bd;\n\tu8 pxp_tph_valid_pkt;\n\tu8 pxp_st_hint;\n\n\t__le16 pxp_st_index;\n\tu8 pmd_mode;\n\n\tu8 notify_en;\n\tu8 toggle_val;\n\n\tu8 vf_rx_prod_index;\n\tu8 vf_rx_prod_use_zone_a;\n\tu8 reserved[5];\n\t__le16 reserved1;\n\tstruct regpair cqe_pbl_addr;\n\tstruct regpair bd_base;\n\tstruct regpair reserved2;\n};\n\n \nstruct rx_queue_stop_ramrod_data {\n\t__le16 rx_queue_id;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 vport_id;\n\tu8 reserved[3];\n};\n\n \nstruct rx_queue_update_ramrod_data {\n\t__le16 rx_queue_id;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 vport_id;\n\tu8 set_default_rss_queue;\n\tu8 reserved[3];\n\tu8 reserved1;\n\tu8 reserved2;\n\tu8 reserved3;\n\t__le16 reserved4;\n\t__le16 reserved5;\n\tstruct regpair reserved6;\n};\n\n \nstruct rx_udp_filter_ramrod_data {\n\t__le16 action_icid;\n\t__le16 vlan_id;\n\tu8 ip_type;\n\tu8 tenant_id_exists;\n\t__le16 reserved1;\n\t__le32 ip_dst_addr[4];\n\t__le32 ip_src_addr[4];\n\t__le16 udp_dst_port;\n\t__le16 udp_src_port;\n\t__le32 tenant_id;\n};\n\n \nstruct rx_update_gft_filter_ramrod_data {\n\tstruct regpair pkt_hdr_addr;\n\t__le16 pkt_hdr_length;\n\t__le16 action_icid;\n\t__le16 rx_qid;\n\t__le16 flow_id;\n\t__le16 vport_id;\n\tu8 action_icid_valid;\n\tu8 rx_qid_valid;\n\tu8 flow_id_valid;\n\tu8 filter_action;\n\tu8 assert_on_error;\n\tu8 inner_vlan_removal_en;\n};\n\n \nstruct tx_queue_start_ramrod_data {\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 vport_id;\n\tu8 reserved0;\n\tu8 stats_counter_id;\n\t__le16 qm_pq_id;\n\tu8 flags;\n#define TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_MASK\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_SHIFT\t0\n#define TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_MASK\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_SHIFT\t1\n#define TX_QUEUE_START_RAMROD_DATA_PMD_MODE_MASK\t\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_PMD_MODE_SHIFT\t\t2\n#define TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_MASK\t\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_SHIFT\t\t3\n#define TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_MASK\t\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_SHIFT\t\t4\n#define TX_QUEUE_START_RAMROD_DATA_RESERVED1_MASK\t\t0x7\n#define TX_QUEUE_START_RAMROD_DATA_RESERVED1_SHIFT\t\t5\n\tu8 pxp_st_hint;\n\tu8 pxp_tph_valid_bd;\n\tu8 pxp_tph_valid_pkt;\n\t__le16 pxp_st_index;\n\tu8 comp_agg_size;\n\tu8 reserved3;\n\t__le16 queue_zone_id;\n\t__le16 reserved2;\n\t__le16 pbl_size;\n\t__le16 tx_queue_id;\n\t__le16 same_as_last_id;\n\t__le16 reserved[3];\n\tstruct regpair pbl_base_addr;\n\tstruct regpair bd_cons_address;\n};\n\n \nstruct tx_queue_stop_ramrod_data {\n\t__le16 reserved[4];\n};\n\n \nstruct tx_queue_update_ramrod_data {\n\t__le16 update_qm_pq_id_flg;\n\t__le16 qm_pq_id;\n\t__le32 reserved0;\n\tstruct regpair reserved1[5];\n};\n\n \nenum update_in_to_in_pri_map_mode_enum {\n\tETH_IN_TO_IN_PRI_MAP_UPDATE_DISABLED,\n\tETH_IN_TO_IN_PRI_MAP_UPDATE_NON_RDMA_TBL,\n\tETH_IN_TO_IN_PRI_MAP_UPDATE_RDMA_TBL,\n\tMAX_UPDATE_IN_TO_IN_PRI_MAP_MODE_ENUM\n};\n\n \nstruct vport_filter_update_ramrod_data {\n\tstruct eth_filter_cmd_header filter_cmd_hdr;\n\tstruct eth_filter_cmd filter_cmds[ETH_FILTER_RULES_COUNT];\n};\n\n \nstruct vport_start_ramrod_data {\n\tu8 vport_id;\n\tu8 sw_fid;\n\t__le16 mtu;\n\tu8 drop_ttl0_en;\n\tu8 inner_vlan_removal_en;\n\tstruct eth_vport_rx_mode rx_mode;\n\tstruct eth_vport_tx_mode tx_mode;\n\tstruct eth_vport_tpa_param tpa_param;\n\t__le16 default_vlan;\n\tu8 tx_switching_en;\n\tu8 anti_spoofing_en;\n\tu8 default_vlan_en;\n\tu8 handle_ptp_pkts;\n\tu8 silent_vlan_removal_en;\n\tu8 untagged;\n\tstruct eth_tx_err_vals tx_err_behav;\n\tu8 zero_placement_offset;\n\tu8 ctl_frame_mac_check_en;\n\tu8 ctl_frame_ethtype_check_en;\n\tu8 reserved0;\n\tu8 reserved1;\n\tu8 tx_dst_port_mode_config;\n\tu8 dst_vport_id;\n\tu8 tx_dst_port_mode;\n\tu8 dst_vport_id_valid;\n\tu8 wipe_inner_vlan_pri_en;\n\tu8 reserved2[2];\n\tstruct eth_in_to_in_pri_map_cfg in_to_in_vlan_pri_map_cfg;\n};\n\n \nstruct vport_stop_ramrod_data {\n\tu8 vport_id;\n\tu8 reserved[7];\n};\n\n \nstruct vport_update_ramrod_data_cmn {\n\tu8 vport_id;\n\tu8 update_rx_active_flg;\n\tu8 rx_active_flg;\n\tu8 update_tx_active_flg;\n\tu8 tx_active_flg;\n\tu8 update_rx_mode_flg;\n\tu8 update_tx_mode_flg;\n\tu8 update_approx_mcast_flg;\n\n\tu8 update_rss_flg;\n\tu8 update_inner_vlan_removal_en_flg;\n\n\tu8 inner_vlan_removal_en;\n\tu8 update_tpa_param_flg;\n\tu8 update_tpa_en_flg;\n\tu8 update_tx_switching_en_flg;\n\n\tu8 tx_switching_en;\n\tu8 update_anti_spoofing_en_flg;\n\n\tu8 anti_spoofing_en;\n\tu8 update_handle_ptp_pkts;\n\n\tu8 handle_ptp_pkts;\n\tu8 update_default_vlan_en_flg;\n\n\tu8 default_vlan_en;\n\n\tu8 update_default_vlan_flg;\n\n\t__le16 default_vlan;\n\tu8 update_accept_any_vlan_flg;\n\n\tu8 accept_any_vlan;\n\tu8 silent_vlan_removal_en;\n\tu8 update_mtu_flg;\n\n\t__le16 mtu;\n\tu8 update_ctl_frame_checks_en_flg;\n\tu8 ctl_frame_mac_check_en;\n\tu8 ctl_frame_ethtype_check_en;\n\tu8 update_in_to_in_pri_map_mode;\n\tu8 in_to_in_pri_map[8];\n\tu8 update_tx_dst_port_mode_flg;\n\tu8 tx_dst_port_mode_config;\n\tu8 dst_vport_id;\n\tu8 tx_dst_port_mode;\n\tu8 dst_vport_id_valid;\n\tu8 reserved[1];\n};\n\nstruct vport_update_ramrod_mcast {\n\t__le32 bins[ETH_MULTICAST_MAC_BINS_IN_REGS];\n};\n\n \nstruct vport_update_ramrod_data {\n\tstruct vport_update_ramrod_data_cmn common;\n\n\tstruct eth_vport_rx_mode rx_mode;\n\tstruct eth_vport_tx_mode tx_mode;\n\t__le32 reserved[3];\n\tstruct eth_vport_tpa_param tpa_param;\n\tstruct vport_update_ramrod_mcast approx_mcast;\n\tstruct eth_vport_rss_config rss_config;\n};\n\nstruct xstorm_eth_conn_ag_ctx_dq_ext_ldpart {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_SHIFT\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_SHIFT\t\t7\n\tu8 flags1;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_SHIFT\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_SHIFT\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED2_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED2_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED3_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED3_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_SHIFT\t7\n\tu8 flags2;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_SHIFT\t6\n\tu8 flags4;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_SHIFT\t6\n\tu8 flags7;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_SHIFT\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_SHIFT\t\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_SHIFT\t\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_SHIFT\t\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_SHIFT\t\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_SHIFT\t\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_SHIFT\t\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_SHIFT\t7\n\tu8 flags10;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_SHIFT\t\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_SHIFT\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_SHIFT\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_SHIFT\t\t7\n\tu8 flags11;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_SHIFT\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_SHIFT\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_SHIFT\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_MASK\t\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_SHIFT\t\t6\n\tu8 edpm_event_id;\n\t__le16 physical_q0;\n\t__le16 e5_reserved1;\n\t__le16 edpm_num_bds;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n};\n\nstruct mstorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t 0\n#define MSTORM_ETH_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define MSTORM_ETH_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define MSTORM_ETH_CONN_AG_CTX_CF0_SHIFT\t\t2\n#define MSTORM_ETH_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define MSTORM_ETH_CONN_AG_CTX_CF1_SHIFT\t\t4\n#define MSTORM_ETH_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define MSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t\t6\n\tu8 flags1;\n#define MSTORM_ETH_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define MSTORM_ETH_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define MSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define MSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define MSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define MSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define MSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define MSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define MSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct xstorm_eth_hw_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\tu8 flags1;\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_SHIFT\t\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_SHIFT\t\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_SHIFT\t\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_BIT11_MASK\t\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED2_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED2_SHIFT\t\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED3_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED3_SHIFT\t\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT\t\t7\n\tu8 flags2;\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF0_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF0_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF1_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF1_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF2_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF2_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF3_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF4_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF4_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF5_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF5_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF6_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF6_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF7_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF8_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF8_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF9_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF9_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF12_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF12_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF13_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF13_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF14_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF14_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF15_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_MASK\t\t\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_SHIFT\t\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_MASK\t\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_SHIFT\t\t6\n\tu8 flags7;\n#define XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_SHIFT\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags8;\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_SHIFT\t\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_SHIFT\t\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_SHIFT\t\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_SHIFT\t\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_SHIFT\t\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_SHIFT\t\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT\t7\n\tu8 flags10;\n#define XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_MASK\t\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_SHIFT\t\t\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT\t\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_MASK\t\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_SHIFT\t\t\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_MASK\t\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_SHIFT\t\t\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_MASK\t\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_SHIFT\t\t\t7\n\tu8 flags11;\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_SHIFT\t\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_SHIFT\t\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_SHIFT\t\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_SHIFT\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT\t0\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT\t1\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT\t2\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT\t3\n#define XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT\t4\n#define XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK\t0x1\n#define XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT\t5\n#define XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_MASK\t\t0x3\n#define XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_SHIFT\t\t6\n\tu8 edpm_event_id;\n\t__le16 physical_q0;\n\t__le16 e5_reserved1;\n\t__le16 edpm_num_bds;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n};\n\n \nstruct gft_cam_line_mapped {\n\t__le32 camline;\n#define GFT_CAM_LINE_MAPPED_VALID_MASK\t\t\t\t0x1\n#define GFT_CAM_LINE_MAPPED_VALID_SHIFT\t\t\t\t0\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_MASK\t\t\t0x1\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_SHIFT\t\t\t1\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK\t\t0x1\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_SHIFT\t\t2\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK\t\t0xF\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_SHIFT\t\t3\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK\t\t\t0xF\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_SHIFT\t\t\t7\n#define GFT_CAM_LINE_MAPPED_PF_ID_MASK\t\t\t\t0xF\n#define GFT_CAM_LINE_MAPPED_PF_ID_SHIFT\t\t\t\t11\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_MASK\t\t0x1\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_SHIFT\t\t15\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_MASK\t\t0x1\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_SHIFT\t16\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_MASK\t0xF\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_SHIFT\t17\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_MASK\t\t0xF\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_SHIFT\t\t21\n#define GFT_CAM_LINE_MAPPED_PF_ID_MASK_MASK\t\t\t0xF\n#define GFT_CAM_LINE_MAPPED_PF_ID_MASK_SHIFT\t\t\t25\n#define GFT_CAM_LINE_MAPPED_RESERVED1_MASK\t\t\t0x7\n#define GFT_CAM_LINE_MAPPED_RESERVED1_SHIFT\t\t\t29\n};\n\n \nenum gft_profile_ip_version {\n\tGFT_PROFILE_IPV4 = 0,\n\tGFT_PROFILE_IPV6 = 1,\n\tMAX_GFT_PROFILE_IP_VERSION\n};\n\n \nstruct gft_profile_key {\n\t__le16 profile_key;\n#define GFT_PROFILE_KEY_IP_VERSION_MASK\t\t\t0x1\n#define GFT_PROFILE_KEY_IP_VERSION_SHIFT\t\t0\n#define GFT_PROFILE_KEY_TUNNEL_IP_VERSION_MASK\t\t0x1\n#define GFT_PROFILE_KEY_TUNNEL_IP_VERSION_SHIFT\t\t1\n#define GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_MASK\t0xF\n#define GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_SHIFT\t2\n#define GFT_PROFILE_KEY_TUNNEL_TYPE_MASK\t\t0xF\n#define GFT_PROFILE_KEY_TUNNEL_TYPE_SHIFT\t\t6\n#define GFT_PROFILE_KEY_PF_ID_MASK\t\t\t0xF\n#define GFT_PROFILE_KEY_PF_ID_SHIFT\t\t\t10\n#define GFT_PROFILE_KEY_RESERVED0_MASK\t\t\t0x3\n#define GFT_PROFILE_KEY_RESERVED0_SHIFT\t\t\t14\n};\n\n \nenum gft_profile_tunnel_type {\n\tGFT_PROFILE_NO_TUNNEL = 0,\n\tGFT_PROFILE_VXLAN_TUNNEL = 1,\n\tGFT_PROFILE_GRE_MAC_OR_NVGRE_TUNNEL = 2,\n\tGFT_PROFILE_GRE_IP_TUNNEL = 3,\n\tGFT_PROFILE_GENEVE_MAC_TUNNEL = 4,\n\tGFT_PROFILE_GENEVE_IP_TUNNEL = 5,\n\tMAX_GFT_PROFILE_TUNNEL_TYPE\n};\n\n \nenum gft_profile_upper_protocol_type {\n\tGFT_PROFILE_ROCE_PROTOCOL = 0,\n\tGFT_PROFILE_RROCE_PROTOCOL = 1,\n\tGFT_PROFILE_FCOE_PROTOCOL = 2,\n\tGFT_PROFILE_ICMP_PROTOCOL = 3,\n\tGFT_PROFILE_ARP_PROTOCOL = 4,\n\tGFT_PROFILE_USER_TCP_SRC_PORT_1_INNER = 5,\n\tGFT_PROFILE_USER_TCP_DST_PORT_1_INNER = 6,\n\tGFT_PROFILE_TCP_PROTOCOL = 7,\n\tGFT_PROFILE_USER_UDP_DST_PORT_1_INNER = 8,\n\tGFT_PROFILE_USER_UDP_DST_PORT_2_OUTER = 9,\n\tGFT_PROFILE_UDP_PROTOCOL = 10,\n\tGFT_PROFILE_USER_IP_1_INNER = 11,\n\tGFT_PROFILE_USER_IP_2_OUTER = 12,\n\tGFT_PROFILE_USER_ETH_1_INNER = 13,\n\tGFT_PROFILE_USER_ETH_2_OUTER = 14,\n\tGFT_PROFILE_RAW = 15,\n\tMAX_GFT_PROFILE_UPPER_PROTOCOL_TYPE\n};\n\n \nstruct gft_ram_line {\n\t__le32 lo;\n#define GFT_RAM_LINE_VLAN_SELECT_MASK\t\t\t0x3\n#define GFT_RAM_LINE_VLAN_SELECT_SHIFT\t\t\t0\n#define GFT_RAM_LINE_TUNNEL_ENTROPHY_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_ENTROPHY_SHIFT\t\t2\n#define GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_SHIFT\t\t3\n#define GFT_RAM_LINE_TUNNEL_TTL_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_TTL_SHIFT\t\t\t4\n#define GFT_RAM_LINE_TUNNEL_ETHERTYPE_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_ETHERTYPE_SHIFT\t\t5\n#define GFT_RAM_LINE_TUNNEL_DST_PORT_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DST_PORT_SHIFT\t\t6\n#define GFT_RAM_LINE_TUNNEL_SRC_PORT_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_SRC_PORT_SHIFT\t\t7\n#define GFT_RAM_LINE_TUNNEL_DSCP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DSCP_SHIFT\t\t\t8\n#define GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_MASK\t0x1\n#define GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_SHIFT\t9\n#define GFT_RAM_LINE_TUNNEL_DST_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DST_IP_SHIFT\t\t10\n#define GFT_RAM_LINE_TUNNEL_SRC_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_SRC_IP_SHIFT\t\t11\n#define GFT_RAM_LINE_TUNNEL_PRIORITY_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_PRIORITY_SHIFT\t\t12\n#define GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_SHIFT\t\t13\n#define GFT_RAM_LINE_TUNNEL_VLAN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_VLAN_SHIFT\t\t\t14\n#define GFT_RAM_LINE_TUNNEL_DST_MAC_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DST_MAC_SHIFT\t\t15\n#define GFT_RAM_LINE_TUNNEL_SRC_MAC_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_SRC_MAC_SHIFT\t\t16\n#define GFT_RAM_LINE_TTL_EQUAL_ONE_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TTL_EQUAL_ONE_SHIFT\t\t17\n#define GFT_RAM_LINE_TTL_MASK\t\t\t\t0x1\n#define GFT_RAM_LINE_TTL_SHIFT\t\t\t\t18\n#define GFT_RAM_LINE_ETHERTYPE_MASK\t\t\t0x1\n#define GFT_RAM_LINE_ETHERTYPE_SHIFT\t\t\t19\n#define GFT_RAM_LINE_RESERVED0_MASK\t\t\t0x1\n#define GFT_RAM_LINE_RESERVED0_SHIFT\t\t\t20\n#define GFT_RAM_LINE_TCP_FLAG_FIN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_FIN_SHIFT\t\t\t21\n#define GFT_RAM_LINE_TCP_FLAG_SYN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_SYN_SHIFT\t\t\t22\n#define GFT_RAM_LINE_TCP_FLAG_RST_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_RST_SHIFT\t\t\t23\n#define GFT_RAM_LINE_TCP_FLAG_PSH_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_PSH_SHIFT\t\t\t24\n#define GFT_RAM_LINE_TCP_FLAG_ACK_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_ACK_SHIFT\t\t\t25\n#define GFT_RAM_LINE_TCP_FLAG_URG_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_URG_SHIFT\t\t\t26\n#define GFT_RAM_LINE_TCP_FLAG_ECE_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_ECE_SHIFT\t\t\t27\n#define GFT_RAM_LINE_TCP_FLAG_CWR_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_CWR_SHIFT\t\t\t28\n#define GFT_RAM_LINE_TCP_FLAG_NS_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_NS_SHIFT\t\t\t29\n#define GFT_RAM_LINE_DST_PORT_MASK\t\t\t0x1\n#define GFT_RAM_LINE_DST_PORT_SHIFT\t\t\t30\n#define GFT_RAM_LINE_SRC_PORT_MASK\t\t\t0x1\n#define GFT_RAM_LINE_SRC_PORT_SHIFT\t\t\t31\n\t__le32 hi;\n#define GFT_RAM_LINE_DSCP_MASK\t\t\t\t0x1\n#define GFT_RAM_LINE_DSCP_SHIFT\t\t\t\t0\n#define GFT_RAM_LINE_OVER_IP_PROTOCOL_MASK\t\t0x1\n#define GFT_RAM_LINE_OVER_IP_PROTOCOL_SHIFT\t\t1\n#define GFT_RAM_LINE_DST_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_DST_IP_SHIFT\t\t\t2\n#define GFT_RAM_LINE_SRC_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_SRC_IP_SHIFT\t\t\t3\n#define GFT_RAM_LINE_PRIORITY_MASK\t\t\t0x1\n#define GFT_RAM_LINE_PRIORITY_SHIFT\t\t\t4\n#define GFT_RAM_LINE_PROVIDER_VLAN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_PROVIDER_VLAN_SHIFT\t\t5\n#define GFT_RAM_LINE_VLAN_MASK\t\t\t\t0x1\n#define GFT_RAM_LINE_VLAN_SHIFT\t\t\t\t6\n#define GFT_RAM_LINE_DST_MAC_MASK\t\t\t0x1\n#define GFT_RAM_LINE_DST_MAC_SHIFT\t\t\t7\n#define GFT_RAM_LINE_SRC_MAC_MASK\t\t\t0x1\n#define GFT_RAM_LINE_SRC_MAC_SHIFT\t\t\t8\n#define GFT_RAM_LINE_TENANT_ID_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TENANT_ID_SHIFT\t\t\t9\n#define GFT_RAM_LINE_RESERVED1_MASK\t\t\t0x3FFFFF\n#define GFT_RAM_LINE_RESERVED1_SHIFT\t\t\t10\n};\n\n \nenum gft_vlan_select {\n\tINNER_PROVIDER_VLAN = 0,\n\tINNER_VLAN = 1,\n\tOUTER_PROVIDER_VLAN = 2,\n\tOUTER_VLAN = 3,\n\tMAX_GFT_VLAN_SELECT\n};\n\n \nstruct ystorm_rdma_task_st_ctx {\n\tstruct regpair temp[4];\n};\n\nstruct ystorm_rdma_task_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\t__le16 msem_ctx_upd_seq;\n\tu8 flags0;\n#define YSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define YSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define YSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define YSTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define YSTORM_RDMA_TASK_AG_CTX_VALID_MASK\t\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_VALID_SHIFT\t\t\t6\n#define YSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_SHIFT\t\t7\n\tu8 flags1;\n#define YSTORM_RDMA_TASK_AG_CTX_CF0_MASK\t\t0x3\n#define YSTORM_RDMA_TASK_AG_CTX_CF0_SHIFT\t\t0\n#define YSTORM_RDMA_TASK_AG_CTX_CF1_MASK\t\t0x3\n#define YSTORM_RDMA_TASK_AG_CTX_CF1_SHIFT\t\t2\n#define YSTORM_RDMA_TASK_AG_CTX_CF2SPECIAL_MASK\t0x3\n#define YSTORM_RDMA_TASK_AG_CTX_CF2SPECIAL_SHIFT\t4\n#define YSTORM_RDMA_TASK_AG_CTX_CF0EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_CF0EN_SHIFT\t\t6\n#define YSTORM_RDMA_TASK_AG_CTX_CF1EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags2;\n#define YSTORM_RDMA_TASK_AG_CTX_BIT4_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_BIT4_SHIFT\t\t0\n#define YSTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t2\n#define YSTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t3\n#define YSTORM_RDMA_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE3EN_SHIFT\t4\n#define YSTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t5\n#define YSTORM_RDMA_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE5EN_SHIFT\t6\n#define YSTORM_RDMA_TASK_AG_CTX_RULE6EN_MASK\t\t0x1\n#define YSTORM_RDMA_TASK_AG_CTX_RULE6EN_SHIFT\t7\n\tu8 key;\n\t__le32 mw_cnt_or_qp_id;\n\tu8 ref_cnt_seq;\n\tu8 ctx_upd_seq;\n\t__le16 dif_flags;\n\t__le16 tx_ref_count;\n\t__le16 last_used_ltid;\n\t__le16 parent_mr_lo;\n\t__le16 parent_mr_hi;\n\t__le32 fbo_lo;\n\t__le32 fbo_hi;\n};\n\nstruct mstorm_rdma_task_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\t__le16 icid;\n\tu8 flags0;\n#define MSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define MSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define MSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define MSTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define MSTORM_RDMA_TASK_AG_CTX_BIT2_MASK\t\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_BIT2_SHIFT\t\t\t6\n#define MSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_SHIFT\t\t7\n\tu8 flags1;\n#define MSTORM_RDMA_TASK_AG_CTX_CF0_MASK\t0x3\n#define MSTORM_RDMA_TASK_AG_CTX_CF0_SHIFT\t0\n#define MSTORM_RDMA_TASK_AG_CTX_CF1_MASK\t0x3\n#define MSTORM_RDMA_TASK_AG_CTX_CF1_SHIFT\t2\n#define MSTORM_RDMA_TASK_AG_CTX_CF2_MASK\t0x3\n#define MSTORM_RDMA_TASK_AG_CTX_CF2_SHIFT\t4\n#define MSTORM_RDMA_TASK_AG_CTX_CF0EN_MASK\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_CF0EN_SHIFT\t6\n#define MSTORM_RDMA_TASK_AG_CTX_CF1EN_MASK\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags2;\n#define MSTORM_RDMA_TASK_AG_CTX_CF2EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_CF2EN_SHIFT\t\t0\n#define MSTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t2\n#define MSTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t3\n#define MSTORM_RDMA_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE3EN_SHIFT\t4\n#define MSTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t5\n#define MSTORM_RDMA_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE5EN_SHIFT\t6\n#define MSTORM_RDMA_TASK_AG_CTX_RULE6EN_MASK\t\t0x1\n#define MSTORM_RDMA_TASK_AG_CTX_RULE6EN_SHIFT\t7\n\tu8 key;\n\t__le32 mw_cnt_or_qp_id;\n\tu8 ref_cnt_seq;\n\tu8 ctx_upd_seq;\n\t__le16 dif_flags;\n\t__le16 tx_ref_count;\n\t__le16 last_used_ltid;\n\t__le16 parent_mr_lo;\n\t__le16 parent_mr_hi;\n\t__le32 fbo_lo;\n\t__le32 fbo_hi;\n};\n\n \nstruct mstorm_rdma_task_st_ctx {\n\tstruct regpair temp[4];\n};\n\n \nstruct ustorm_rdma_task_st_ctx {\n\tstruct regpair temp[6];\n};\n\nstruct ustorm_rdma_task_ag_ctx {\n\tu8 reserved;\n\tu8 state;\n\t__le16 icid;\n\tu8 flags0;\n#define USTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define USTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define USTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define USTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_MASK\t0x3\n#define USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_SHIFT\t6\n\tu8 flags1;\n#define USTORM_RDMA_TASK_AG_CTX_DIF_RESULT_TOGGLE_BIT_MASK\t0x3\n#define USTORM_RDMA_TASK_AG_CTX_DIF_RESULT_TOGGLE_BIT_SHIFT\t0\n#define USTORM_RDMA_TASK_AG_CTX_DIF_TX_IO_FLG_MASK\t\t0x3\n#define USTORM_RDMA_TASK_AG_CTX_DIF_TX_IO_FLG_SHIFT\t\t2\n#define USTORM_RDMA_TASK_AG_CTX_DIF_BLOCK_SIZE_MASK          0x3\n#define USTORM_RDMA_TASK_AG_CTX_DIF_BLOCK_SIZE_SHIFT         4\n#define USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_MASK\t\t0x3\n#define USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_SHIFT\t\t6\n\tu8 flags2;\n#define USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_EN_MASK\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_EN_SHIFT\t0\n#define USTORM_RDMA_TASK_AG_CTX_RESERVED2_MASK\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_RESERVED2_SHIFT\t\t1\n#define USTORM_RDMA_TASK_AG_CTX_RESERVED3_MASK\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_RESERVED3_SHIFT\t\t2\n#define USTORM_RDMA_TASK_AG_CTX_RESERVED4_MASK               0x1\n#define USTORM_RDMA_TASK_AG_CTX_RESERVED4_SHIFT              3\n#define USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_EN_MASK\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_EN_SHIFT\t4\n#define USTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t\t5\n#define USTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t\t6\n#define USTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t\t7\n\tu8 flags3;\n#define USTORM_RDMA_TASK_AG_CTX_DIF_RXMIT_PROD_CONS_EN_MASK\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_DIF_RXMIT_PROD_CONS_EN_SHIFT\t0\n#define USTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t\t1\n#define USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_PROD_CONS_EN_MASK\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_PROD_CONS_EN_SHIFT\t2\n#define USTORM_RDMA_TASK_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define USTORM_RDMA_TASK_AG_CTX_RULE6EN_SHIFT\t\t3\n#define USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_TYPE_MASK\t\t0xF\n#define USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_TYPE_SHIFT\t\t4\n\t__le32 dif_err_intervals;\n\t__le32 dif_error_1st_interval;\n\t__le32 dif_rxmit_cons;\n\t__le32 dif_rxmit_prod;\n\t__le32 sge_index;\n\t__le32 sq_cons;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 dif_write_cons;\n\t__le16 dif_write_prod;\n\t__le16 word3;\n\t__le32 dif_error_buffer_address_lo;\n\t__le32 dif_error_buffer_address_hi;\n};\n\n \nstruct rdma_task_context {\n\tstruct ystorm_rdma_task_st_ctx ystorm_st_context;\n\tstruct ystorm_rdma_task_ag_ctx ystorm_ag_context;\n\tstruct tdif_task_context tdif_context;\n\tstruct mstorm_rdma_task_ag_ctx mstorm_ag_context;\n\tstruct mstorm_rdma_task_st_ctx mstorm_st_context;\n\tstruct rdif_task_context rdif_context;\n\tstruct ustorm_rdma_task_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n\tstruct ustorm_rdma_task_ag_ctx ustorm_ag_context;\n};\n\n#define TOE_MAX_RAMROD_PER_PF\t\t\t8\n#define TOE_TX_PAGE_SIZE_BYTES\t\t\t4096\n#define TOE_GRQ_PAGE_SIZE_BYTES\t\t\t4096\n#define TOE_RX_CQ_PAGE_SIZE_BYTES\t\t4096\n\n#define TOE_RX_MAX_RSS_CHAINS\t\t\t64\n#define TOE_TX_MAX_TSS_CHAINS\t\t\t64\n#define TOE_RSS_INDIRECTION_TABLE_SIZE\t\t128\n\n \nstruct mstorm_toe_conn_st_ctx {\n\t__le32 reserved[24];\n};\n\n \nstruct pstorm_toe_conn_st_ctx {\n\t__le32 reserved[36];\n};\n\n \nstruct ystorm_toe_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\n \nstruct xstorm_toe_conn_st_ctx {\n\t__le32 reserved[44];\n};\n\nstruct ystorm_toe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define YSTORM_TOE_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define YSTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_MASK\t\t0x3\n#define YSTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_SHIFT\t\t2\n#define YSTORM_TOE_CONN_AG_CTX_RESET_RECEIVED_CF_MASK\t\t0x3\n#define YSTORM_TOE_CONN_AG_CTX_RESET_RECEIVED_CF_SHIFT\t\t4\n#define YSTORM_TOE_CONN_AG_CTX_CF2_MASK\t\t\t\t0x3\n#define YSTORM_TOE_CONN_AG_CTX_CF2_SHIFT\t\t\t6\n\tu8 flags1;\n#define YSTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_EN_MASK\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_EN_SHIFT\t\t0\n#define YSTORM_TOE_CONN_AG_CTX_RESET_RECEIVED_CF_EN_MASK\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_RESET_RECEIVED_CF_EN_SHIFT\t1\n#define YSTORM_TOE_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define YSTORM_TOE_CONN_AG_CTX_REL_SEQ_EN_MASK\t\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_REL_SEQ_EN_SHIFT\t\t\t3\n#define YSTORM_TOE_CONN_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_RULE1EN_SHIFT\t\t\t4\n#define YSTORM_TOE_CONN_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_RULE2EN_SHIFT\t\t\t5\n#define YSTORM_TOE_CONN_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_RULE3EN_SHIFT\t\t\t6\n#define YSTORM_TOE_CONN_AG_CTX_CONS_PROD_EN_MASK\t\t0x1\n#define YSTORM_TOE_CONN_AG_CTX_CONS_PROD_EN_SHIFT\t\t7\n\tu8 completion_opcode;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 rel_seq;\n\t__le32 rel_seq_threshold;\n\t__le16 app_prod;\n\t__le16 app_cons;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\nstruct xstorm_toe_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM1_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM1_SHIFT\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_RESERVED1_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RESERVED1_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM3_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_TX_DEC_RULE_RES_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_TX_DEC_RULE_RES_SHIFT\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_RESERVED2_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RESERVED2_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_BIT6_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT6_SHIFT\t\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_BIT7_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT7_SHIFT\t\t\t7\n\tu8 flags1;\n#define XSTORM_TOE_CONN_AG_CTX_BIT8_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT8_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_BIT9_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT9_SHIFT\t\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_BIT10_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT10_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_BIT11_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT11_SHIFT\t\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_BIT12_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT12_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_BIT13_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT13_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_BIT14_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT14_SHIFT\t\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_BIT15_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT15_SHIFT\t\t\t7\n\tu8 flags2;\n#define XSTORM_TOE_CONN_AG_CTX_CF0_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF0_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_CF1_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF1_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_CF2_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF2_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t\t6\n\tu8 flags3;\n#define XSTORM_TOE_CONN_AG_CTX_CF4_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF4_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_CF5_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF5_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_CF6_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF6_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_CF7_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF7_SHIFT\t\t\t6\n\tu8 flags4;\n#define XSTORM_TOE_CONN_AG_CTX_CF8_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF8_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_CF9_MASK\t\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF9_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_CF10_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF10_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_CF11_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF11_SHIFT\t\t\t6\n\tu8 flags5;\n#define XSTORM_TOE_CONN_AG_CTX_CF12_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF12_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_CF13_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF13_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_CF14_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF14_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_CF15_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF15_SHIFT\t\t\t6\n\tu8 flags6;\n#define XSTORM_TOE_CONN_AG_CTX_CF16_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF16_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_CF17_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF17_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_CF18_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF18_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_DQ_FLUSH_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_DQ_FLUSH_SHIFT\t\t\t6\n\tu8 flags7;\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q1_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q1_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_SLOW_PATH_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_SLOW_PATH_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF0EN_SHIFT\t\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF1EN_SHIFT\t\t\t7\n\tu8 flags8;\n#define XSTORM_TOE_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF2EN_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_CF4EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF4EN_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_CF5EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF5EN_SHIFT\t\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF6EN_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF7EN_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF8EN_SHIFT\t\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_CF9EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF9EN_SHIFT\t\t\t7\n\tu8 flags9;\n#define XSTORM_TOE_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_CF11EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_CF12EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_CF13EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_CF14EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF14EN_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_CF15EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF15EN_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_CF16EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF16EN_SHIFT\t\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_CF17EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF17EN_SHIFT\t\t\t7\n\tu8 flags10;\n#define XSTORM_TOE_CONN_AG_CTX_CF18EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF18EN_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_DQ_FLUSH_EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_DQ_FLUSH_EN_SHIFT\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q1_EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_FLUSH_Q1_EN_SHIFT\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_CF23EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_CF23EN_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_MORE_TO_SEND_RULE_EN_MASK\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_MORE_TO_SEND_RULE_EN_SHIFT\t7\n\tu8 flags11;\n#define XSTORM_TOE_CONN_AG_CTX_TX_BLOCKED_EN_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_TX_BLOCKED_EN_SHIFT\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE3EN_SHIFT\t\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_RESERVED3_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RESERVED3_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_RULE5EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE5EN_SHIFT\t\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE6EN_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_RULE7EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE7EN_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED1_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED1_SHIFT\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_RULE9EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE9EN_SHIFT\t\t\t7\n\tu8 flags12;\n#define XSTORM_TOE_CONN_AG_CTX_RULE10EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE10EN_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_RULE11EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE11EN_SHIFT\t\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED2_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED2_SHIFT\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED3_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED3_SHIFT\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_RULE14EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE14EN_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_RULE15EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE15EN_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_RULE16EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE16EN_SHIFT\t\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_RULE17EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE17EN_SHIFT\t\t\t7\n\tu8 flags13;\n#define XSTORM_TOE_CONN_AG_CTX_RULE18EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE18EN_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_RULE19EN_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_RULE19EN_SHIFT\t\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED4_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED4_SHIFT\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED5_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED5_SHIFT\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED6_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED6_SHIFT\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED7_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED7_SHIFT\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED8_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED8_SHIFT\t\t6\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED9_MASK\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_A0_RESERVED9_SHIFT\t\t7\n\tu8 flags14;\n#define XSTORM_TOE_CONN_AG_CTX_BIT16_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT16_SHIFT\t\t\t0\n#define XSTORM_TOE_CONN_AG_CTX_BIT17_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT17_SHIFT\t\t\t1\n#define XSTORM_TOE_CONN_AG_CTX_BIT18_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT18_SHIFT\t\t\t2\n#define XSTORM_TOE_CONN_AG_CTX_BIT19_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT19_SHIFT\t\t\t3\n#define XSTORM_TOE_CONN_AG_CTX_BIT20_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT20_SHIFT\t\t\t4\n#define XSTORM_TOE_CONN_AG_CTX_BIT21_MASK\t\t\t0x1\n#define XSTORM_TOE_CONN_AG_CTX_BIT21_SHIFT\t\t\t5\n#define XSTORM_TOE_CONN_AG_CTX_CF23_MASK\t\t\t0x3\n#define XSTORM_TOE_CONN_AG_CTX_CF23_SHIFT\t\t\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 bd_prod;\n\t__le16 word5;\n\t__le16 word6;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 more_to_send_seq;\n\t__le32 local_adv_wnd_seq;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le16 word7;\n\t__le16 word8;\n\t__le16 word9;\n\t__le16 word10;\n\t__le32 reg7;\n\t__le32 reg8;\n\t__le32 reg9;\n\tu8 byte7;\n\tu8 byte8;\n\tu8 byte9;\n\tu8 byte10;\n\tu8 byte11;\n\tu8 byte12;\n\tu8 byte13;\n\tu8 byte14;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 word11;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 reg12;\n\t__le32 reg13;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n};\n\nstruct tstorm_toe_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 byte1;\n\tu8 flags0;\n#define TSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define TSTORM_TOE_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define TSTORM_TOE_CONN_AG_CTX_BIT2_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_BIT2_SHIFT\t\t\t2\n#define TSTORM_TOE_CONN_AG_CTX_BIT3_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_BIT3_SHIFT\t\t\t3\n#define TSTORM_TOE_CONN_AG_CTX_BIT4_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_BIT4_SHIFT\t\t\t4\n#define TSTORM_TOE_CONN_AG_CTX_BIT5_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_BIT5_SHIFT\t\t\t5\n#define TSTORM_TOE_CONN_AG_CTX_TIMEOUT_CF_MASK\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_TIMEOUT_CF_SHIFT\t\t\t6\n\tu8 flags1;\n#define TSTORM_TOE_CONN_AG_CTX_CF1_MASK\t\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF1_SHIFT\t\t\t0\n#define TSTORM_TOE_CONN_AG_CTX_CF2_MASK\t\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF2_SHIFT\t\t\t2\n#define TSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t\t4\n#define TSTORM_TOE_CONN_AG_CTX_CF4_MASK\t\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF4_SHIFT\t\t\t6\n\tu8 flags2;\n#define TSTORM_TOE_CONN_AG_CTX_CF5_MASK\t\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF5_SHIFT\t\t\t0\n#define TSTORM_TOE_CONN_AG_CTX_CF6_MASK\t\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF6_SHIFT\t\t\t2\n#define TSTORM_TOE_CONN_AG_CTX_CF7_MASK\t\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF7_SHIFT\t\t\t4\n#define TSTORM_TOE_CONN_AG_CTX_CF8_MASK\t\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF8_SHIFT\t\t\t6\n\tu8 flags3;\n#define TSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_MASK\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_SHIFT\t\t\t0\n#define TSTORM_TOE_CONN_AG_CTX_CF10_MASK\t\t\t0x3\n#define TSTORM_TOE_CONN_AG_CTX_CF10_SHIFT\t\t\t2\n#define TSTORM_TOE_CONN_AG_CTX_TIMEOUT_CF_EN_MASK\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_TIMEOUT_CF_EN_SHIFT\t\t4\n#define TSTORM_TOE_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF1EN_SHIFT\t\t\t5\n#define TSTORM_TOE_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF2EN_SHIFT\t\t\t6\n#define TSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t\t7\n\tu8 flags4;\n#define TSTORM_TOE_CONN_AG_CTX_CF4EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF4EN_SHIFT\t\t\t0\n#define TSTORM_TOE_CONN_AG_CTX_CF5EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF5EN_SHIFT\t\t\t1\n#define TSTORM_TOE_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF6EN_SHIFT\t\t\t2\n#define TSTORM_TOE_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF7EN_SHIFT\t\t\t3\n#define TSTORM_TOE_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF8EN_SHIFT\t\t\t4\n#define TSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t5\n#define TSTORM_TOE_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_CF10EN_SHIFT\t\t\t6\n#define TSTORM_TOE_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags5;\n#define TSTORM_TOE_CONN_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE1EN_SHIFT\t\t\t0\n#define TSTORM_TOE_CONN_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE2EN_SHIFT\t\t\t1\n#define TSTORM_TOE_CONN_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE3EN_SHIFT\t\t\t2\n#define TSTORM_TOE_CONN_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE4EN_SHIFT\t\t\t3\n#define TSTORM_TOE_CONN_AG_CTX_RULE5EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE5EN_SHIFT\t\t\t4\n#define TSTORM_TOE_CONN_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE6EN_SHIFT\t\t\t5\n#define TSTORM_TOE_CONN_AG_CTX_RULE7EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE7EN_SHIFT\t\t\t6\n#define TSTORM_TOE_CONN_AG_CTX_RULE8EN_MASK\t\t\t0x1\n#define TSTORM_TOE_CONN_AG_CTX_RULE8EN_SHIFT\t\t\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n};\n\nstruct ustorm_toe_conn_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define USTORM_TOE_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define USTORM_TOE_CONN_AG_CTX_CF0_MASK\t\t\t\t0x3\n#define USTORM_TOE_CONN_AG_CTX_CF0_SHIFT\t\t\t2\n#define USTORM_TOE_CONN_AG_CTX_CF1_MASK\t\t\t\t0x3\n#define USTORM_TOE_CONN_AG_CTX_CF1_SHIFT\t\t\t4\n#define USTORM_TOE_CONN_AG_CTX_PUSH_TIMER_CF_MASK\t\t0x3\n#define USTORM_TOE_CONN_AG_CTX_PUSH_TIMER_CF_SHIFT\t\t6\n\tu8 flags1;\n#define USTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define USTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t\t0\n#define USTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_MASK\t\t0x3\n#define USTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_SHIFT\t\t2\n#define USTORM_TOE_CONN_AG_CTX_DQ_CF_MASK\t\t\t0x3\n#define USTORM_TOE_CONN_AG_CTX_DQ_CF_SHIFT\t\t\t4\n#define USTORM_TOE_CONN_AG_CTX_CF6_MASK\t\t\t\t0x3\n#define USTORM_TOE_CONN_AG_CTX_CF6_SHIFT\t\t\t6\n\tu8 flags2;\n#define USTORM_TOE_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_CF0EN_SHIFT\t\t\t0\n#define USTORM_TOE_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define USTORM_TOE_CONN_AG_CTX_PUSH_TIMER_CF_EN_MASK\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_PUSH_TIMER_CF_EN_SHIFT\t\t2\n#define USTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t\t3\n#define USTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_EN_MASK\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_SLOW_PATH_CF_EN_SHIFT\t\t4\n#define USTORM_TOE_CONN_AG_CTX_DQ_CF_EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_DQ_CF_EN_SHIFT\t\t\t5\n#define USTORM_TOE_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_CF6EN_SHIFT\t\t\t6\n#define USTORM_TOE_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags3;\n#define USTORM_TOE_CONN_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE1EN_SHIFT\t\t\t0\n#define USTORM_TOE_CONN_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE2EN_SHIFT\t\t\t1\n#define USTORM_TOE_CONN_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE3EN_SHIFT\t\t\t2\n#define USTORM_TOE_CONN_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE4EN_SHIFT\t\t\t3\n#define USTORM_TOE_CONN_AG_CTX_RULE5EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE5EN_SHIFT\t\t\t4\n#define USTORM_TOE_CONN_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE6EN_SHIFT\t\t\t5\n#define USTORM_TOE_CONN_AG_CTX_RULE7EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE7EN_SHIFT\t\t\t6\n#define USTORM_TOE_CONN_AG_CTX_RULE8EN_MASK\t\t\t0x1\n#define USTORM_TOE_CONN_AG_CTX_RULE8EN_SHIFT\t\t\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\n \nstruct tstorm_toe_conn_st_ctx {\n\t__le32 reserved[16];\n};\n\n \nstruct ustorm_toe_conn_st_ctx {\n\t__le32 reserved[52];\n};\n\n \nstruct toe_conn_context {\n\tstruct ystorm_toe_conn_st_ctx ystorm_st_context;\n\tstruct pstorm_toe_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct xstorm_toe_conn_st_ctx xstorm_st_context;\n\tstruct regpair xstorm_st_padding[2];\n\tstruct ystorm_toe_conn_ag_ctx ystorm_ag_context;\n\tstruct xstorm_toe_conn_ag_ctx xstorm_ag_context;\n\tstruct tstorm_toe_conn_ag_ctx tstorm_ag_context;\n\tstruct regpair tstorm_ag_padding[2];\n\tstruct timers_context timer_context;\n\tstruct ustorm_toe_conn_ag_ctx ustorm_ag_context;\n\tstruct tstorm_toe_conn_st_ctx tstorm_st_context;\n\tstruct mstorm_toe_conn_st_ctx mstorm_st_context;\n\tstruct ustorm_toe_conn_st_ctx ustorm_st_context;\n};\n\n \nstruct toe_init_ramrod_header {\n\tu8 first_rss;\n\tu8 num_rss;\n\tu8 reserved[6];\n};\n\n \nstruct toe_pf_init_params {\n\t__le32 push_timeout;\n\t__le16 grq_buffer_size;\n\t__le16 grq_sb_id;\n\tu8 grq_sb_index;\n\tu8 max_seg_retransmit;\n\tu8 doubt_reachability;\n\tu8 ll2_rx_queue_id;\n\t__le16 grq_fetch_threshold;\n\tu8 reserved1[2];\n\tstruct regpair grq_page_addr;\n};\n\n \nstruct toe_tss_params {\n\tstruct regpair curr_page_addr;\n\tstruct regpair next_page_addr;\n\tu8 reserved0;\n\tu8 status_block_index;\n\t__le16 status_block_id;\n\t__le16 reserved1[2];\n};\n\n \nstruct toe_rss_params {\n\tstruct regpair curr_page_addr;\n\tstruct regpair next_page_addr;\n\tu8 reserved0;\n\tu8 status_block_index;\n\t__le16 status_block_id;\n\t__le16 reserved1[2];\n};\n\n \nstruct toe_init_ramrod_data {\n\tstruct toe_init_ramrod_header hdr;\n\tstruct tcp_init_params tcp_params;\n\tstruct toe_pf_init_params pf_params;\n\tstruct toe_tss_params tss_params[TOE_TX_MAX_TSS_CHAINS];\n\tstruct toe_rss_params rss_params[TOE_RX_MAX_RSS_CHAINS];\n};\n\n \nstruct toe_offload_params {\n\tstruct regpair tx_bd_page_addr;\n\tstruct regpair tx_app_page_addr;\n\t__le32 more_to_send_seq;\n\t__le16 rcv_indication_size;\n\tu8 rss_tss_id;\n\tu8 ignore_grq_push;\n\tstruct regpair rx_db_data_ptr;\n};\n\n \nstruct toe_offload_ramrod_data {\n\tstruct tcp_offload_params tcp_ofld_params;\n\tstruct toe_offload_params toe_ofld_params;\n};\n\n \nenum toe_ramrod_cmd_id {\n\tTOE_RAMROD_UNUSED,\n\tTOE_RAMROD_FUNC_INIT,\n\tTOE_RAMROD_INITATE_OFFLOAD,\n\tTOE_RAMROD_FUNC_CLOSE,\n\tTOE_RAMROD_SEARCHER_DELETE,\n\tTOE_RAMROD_TERMINATE,\n\tTOE_RAMROD_QUERY,\n\tTOE_RAMROD_UPDATE,\n\tTOE_RAMROD_EMPTY,\n\tTOE_RAMROD_RESET_SEND,\n\tTOE_RAMROD_INVALIDATE,\n\tMAX_TOE_RAMROD_CMD_ID\n};\n\n \nstruct toe_rx_bd {\n\tstruct regpair addr;\n\t__le16 size;\n\t__le16 flags;\n#define TOE_RX_BD_START_MASK\t\t0x1\n#define TOE_RX_BD_START_SHIFT\t\t0\n#define TOE_RX_BD_END_MASK\t\t0x1\n#define TOE_RX_BD_END_SHIFT\t\t1\n#define TOE_RX_BD_NO_PUSH_MASK\t\t0x1\n#define TOE_RX_BD_NO_PUSH_SHIFT\t\t2\n#define TOE_RX_BD_SPLIT_MASK\t\t0x1\n#define TOE_RX_BD_SPLIT_SHIFT\t\t3\n#define TOE_RX_BD_RESERVED0_MASK\t0xFFF\n#define TOE_RX_BD_RESERVED0_SHIFT\t4\n\t__le32 reserved1;\n};\n\n \nenum toe_rx_cmp_opcode {\n\tTOE_RX_CMP_OPCODE_GA = 1,\n\tTOE_RX_CMP_OPCODE_GR = 2,\n\tTOE_RX_CMP_OPCODE_GNI = 3,\n\tTOE_RX_CMP_OPCODE_GAIR = 4,\n\tTOE_RX_CMP_OPCODE_GAIL = 5,\n\tTOE_RX_CMP_OPCODE_GRI = 6,\n\tTOE_RX_CMP_OPCODE_GJ = 7,\n\tTOE_RX_CMP_OPCODE_DGI = 8,\n\tTOE_RX_CMP_OPCODE_CMP = 9,\n\tTOE_RX_CMP_OPCODE_REL = 10,\n\tTOE_RX_CMP_OPCODE_SKP = 11,\n\tTOE_RX_CMP_OPCODE_URG = 12,\n\tTOE_RX_CMP_OPCODE_RT_TO = 13,\n\tTOE_RX_CMP_OPCODE_KA_TO = 14,\n\tTOE_RX_CMP_OPCODE_MAX_RT = 15,\n\tTOE_RX_CMP_OPCODE_DBT_RE = 16,\n\tTOE_RX_CMP_OPCODE_SYN = 17,\n\tTOE_RX_CMP_OPCODE_OPT_ERR = 18,\n\tTOE_RX_CMP_OPCODE_FW2_TO = 19,\n\tTOE_RX_CMP_OPCODE_2WY_CLS = 20,\n\tTOE_RX_CMP_OPCODE_RST_RCV = 21,\n\tTOE_RX_CMP_OPCODE_FIN_RCV = 22,\n\tTOE_RX_CMP_OPCODE_FIN_UPL = 23,\n\tTOE_RX_CMP_OPCODE_INIT = 32,\n\tTOE_RX_CMP_OPCODE_RSS_UPDATE = 33,\n\tTOE_RX_CMP_OPCODE_CLOSE = 34,\n\tTOE_RX_CMP_OPCODE_INITIATE_OFFLOAD = 80,\n\tTOE_RX_CMP_OPCODE_SEARCHER_DELETE = 81,\n\tTOE_RX_CMP_OPCODE_TERMINATE = 82,\n\tTOE_RX_CMP_OPCODE_QUERY = 83,\n\tTOE_RX_CMP_OPCODE_RESET_SEND = 84,\n\tTOE_RX_CMP_OPCODE_INVALIDATE = 85,\n\tTOE_RX_CMP_OPCODE_EMPTY = 86,\n\tTOE_RX_CMP_OPCODE_UPDATE = 87,\n\tMAX_TOE_RX_CMP_OPCODE\n};\n\n \nstruct toe_rx_cqe_ooo_params {\n\t__le32 nbytes;\n\t__le16 grq_buff_id;\n\tu8 isle_num;\n\tu8 reserved0;\n};\n\n \nstruct toe_rx_cqe_in_order_params {\n\t__le32 nbytes;\n\t__le16 grq_buff_id;\n\t__le16 reserved1;\n};\n\n \nunion toe_rx_cqe_data_union {\n\tstruct toe_rx_cqe_ooo_params ooo_params;\n\tstruct toe_rx_cqe_in_order_params in_order_params;\n\tstruct regpair raw_data;\n};\n\n \nstruct toe_rx_cqe {\n\t__le16 icid;\n\tu8 completion_opcode;\n\tu8 reserved0;\n\t__le32 reserved1;\n\tunion toe_rx_cqe_data_union data;\n};\n\n \nstruct toe_rx_db_data {\n\t__le32 local_adv_wnd_seq;\n\t__le32 reserved[3];\n};\n\n \nstruct toe_rx_grq_bd {\n\tstruct regpair addr;\n\t__le16 buff_id;\n\t__le16 reserved0;\n\t__le32 reserved1;\n};\n\n \nstruct toe_tx_app_buff_desc {\n\t__le32 next_buffer_start_seq;\n\t__le32 reserved;\n};\n\n \nstruct toe_tx_app_buff_page_pointer {\n\tstruct regpair next_page_addr;\n};\n\n \nstruct toe_tx_bd {\n\tstruct regpair addr;\n\t__le16 size;\n\t__le16 flags;\n#define TOE_TX_BD_PUSH_MASK\t\t0x1\n#define TOE_TX_BD_PUSH_SHIFT\t\t0\n#define TOE_TX_BD_NOTIFY_MASK\t\t0x1\n#define TOE_TX_BD_NOTIFY_SHIFT\t\t1\n#define TOE_TX_BD_LARGE_IO_MASK\t\t0x1\n#define TOE_TX_BD_LARGE_IO_SHIFT\t2\n#define TOE_TX_BD_BD_CONS_MASK\t\t0x1FFF\n#define TOE_TX_BD_BD_CONS_SHIFT\t\t3\n\t__le32 next_bd_start_seq;\n};\n\n \nenum toe_tx_cmp_opcode {\n\tTOE_TX_CMP_OPCODE_DATA,\n\tTOE_TX_CMP_OPCODE_TERMINATE,\n\tTOE_TX_CMP_OPCODE_EMPTY,\n\tTOE_TX_CMP_OPCODE_RESET_SEND,\n\tTOE_TX_CMP_OPCODE_INVALIDATE,\n\tTOE_TX_CMP_OPCODE_RST_RCV,\n\tMAX_TOE_TX_CMP_OPCODE\n};\n\n \nstruct toe_tx_cqe {\n\t__le16 icid;\n\tu8 opcode;\n\tu8 reserved;\n\t__le32 size;\n};\n\n \nstruct toe_tx_page_pointer_bd {\n\tstruct regpair next_page_addr;\n\tstruct regpair prev_page_addr;\n};\n\n \nstruct toe_tx_page_pointer_cqe {\n\tstruct regpair next_page_addr;\n};\n\n \nstruct toe_update_params {\n\t__le16 flags;\n#define TOE_UPDATE_PARAMS_RCV_INDICATION_SIZE_CHANGED_MASK\t0x1\n#define TOE_UPDATE_PARAMS_RCV_INDICATION_SIZE_CHANGED_SHIFT\t0\n#define TOE_UPDATE_PARAMS_RESERVED_MASK\t\t\t\t0x7FFF\n#define TOE_UPDATE_PARAMS_RESERVED_SHIFT\t\t\t1\n\t__le16 rcv_indication_size;\n\t__le16 reserved1[2];\n};\n\n \nstruct toe_update_ramrod_data {\n\tstruct tcp_update_params tcp_upd_params;\n\tstruct toe_update_params toe_upd_params;\n};\n\nstruct mstorm_toe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define MSTORM_TOE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define MSTORM_TOE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define MSTORM_TOE_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define MSTORM_TOE_CONN_AG_CTX_CF0_SHIFT\t2\n#define MSTORM_TOE_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define MSTORM_TOE_CONN_AG_CTX_CF1_SHIFT\t4\n#define MSTORM_TOE_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define MSTORM_TOE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define MSTORM_TOE_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define MSTORM_TOE_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define MSTORM_TOE_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define MSTORM_TOE_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define MSTORM_TOE_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define MSTORM_TOE_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define MSTORM_TOE_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define MSTORM_TOE_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define MSTORM_TOE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\n \nstruct toe_db_data {\n\tu8 params;\n#define TOE_DB_DATA_DEST_MASK\t\t\t0x3\n#define TOE_DB_DATA_DEST_SHIFT\t\t\t0\n#define TOE_DB_DATA_AGG_CMD_MASK\t\t0x3\n#define TOE_DB_DATA_AGG_CMD_SHIFT\t\t2\n#define TOE_DB_DATA_BYPASS_EN_MASK\t\t0x1\n#define TOE_DB_DATA_BYPASS_EN_SHIFT\t\t4\n#define TOE_DB_DATA_RESERVED_MASK\t\t0x1\n#define TOE_DB_DATA_RESERVED_SHIFT\t\t5\n#define TOE_DB_DATA_AGG_VAL_SEL_MASK\t\t0x3\n#define TOE_DB_DATA_AGG_VAL_SEL_SHIFT\t\t6\n\tu8 agg_flags;\n\t__le16 bd_prod;\n};\n\n \nstruct rdma_close_func_ramrod_data {\n\tu8 cnq_start_offset;\n\tu8 num_cnqs;\n\tu8 vf_id;\n\tu8 vf_valid;\n\tu8 reserved[4];\n};\n\n \nstruct rdma_cnq_params {\n\t__le16 sb_num;\n\tu8 sb_index;\n\tu8 num_pbl_pages;\n\t__le32 reserved;\n\tstruct regpair pbl_base_addr;\n\t__le16 queue_zone_num;\n\tu8 reserved1[6];\n};\n\n \nstruct rdma_create_cq_ramrod_data {\n\tstruct regpair cq_handle;\n\tstruct regpair pbl_addr;\n\t__le32 max_cqes;\n\t__le16 pbl_num_pages;\n\t__le16 dpi;\n\tu8 is_two_level_pbl;\n\tu8 cnq_id;\n\tu8 pbl_log_page_size;\n\tu8 toggle_bit;\n\t__le16 int_timeout;\n\tu8 vf_id;\n\tu8 flags;\n#define RDMA_CREATE_CQ_RAMROD_DATA_VF_ID_VALID_MASK  0x1\n#define RDMA_CREATE_CQ_RAMROD_DATA_VF_ID_VALID_SHIFT 0\n#define RDMA_CREATE_CQ_RAMROD_DATA_RESERVED1_MASK    0x7F\n#define RDMA_CREATE_CQ_RAMROD_DATA_RESERVED1_SHIFT   1\n};\n\n \nstruct rdma_deregister_tid_ramrod_data {\n\t__le32 itid;\n\t__le32 reserved;\n};\n\n \nstruct rdma_destroy_cq_output_params {\n\t__le16 cnq_num;\n\t__le16 reserved0;\n\t__le32 reserved1;\n};\n\n \nstruct rdma_destroy_cq_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n \nenum rdma_event_opcode {\n\tRDMA_EVENT_UNUSED,\n\tRDMA_EVENT_FUNC_INIT,\n\tRDMA_EVENT_FUNC_CLOSE,\n\tRDMA_EVENT_REGISTER_MR,\n\tRDMA_EVENT_DEREGISTER_MR,\n\tRDMA_EVENT_CREATE_CQ,\n\tRDMA_EVENT_RESIZE_CQ,\n\tRDMA_EVENT_DESTROY_CQ,\n\tRDMA_EVENT_CREATE_SRQ,\n\tRDMA_EVENT_MODIFY_SRQ,\n\tRDMA_EVENT_DESTROY_SRQ,\n\tRDMA_EVENT_START_NAMESPACE_TRACKING,\n\tRDMA_EVENT_STOP_NAMESPACE_TRACKING,\n\tMAX_RDMA_EVENT_OPCODE\n};\n\n \nenum rdma_fw_return_code {\n\tRDMA_RETURN_OK = 0,\n\tRDMA_RETURN_REGISTER_MR_BAD_STATE_ERR,\n\tRDMA_RETURN_DEREGISTER_MR_BAD_STATE_ERR,\n\tRDMA_RETURN_RESIZE_CQ_ERR,\n\tRDMA_RETURN_NIG_DRAIN_REQ,\n\tRDMA_RETURN_GENERAL_ERR,\n\tMAX_RDMA_FW_RETURN_CODE\n};\n\n \nstruct rdma_init_func_hdr {\n\tu8 cnq_start_offset;\n\tu8 num_cnqs;\n\tu8 cq_ring_mode;\n\tu8 vf_id;\n\tu8 vf_valid;\n\tu8 relaxed_ordering;\n\t__le16 first_reg_srq_id;\n\t__le32 reg_srq_base_addr;\n\tu8 flags;\n#define RDMA_INIT_FUNC_HDR_SEARCHER_MODE_MASK\t\t0x1\n#define RDMA_INIT_FUNC_HDR_SEARCHER_MODE_SHIFT\t\t0\n#define RDMA_INIT_FUNC_HDR_PVRDMA_MODE_MASK\t\t0x1\n#define RDMA_INIT_FUNC_HDR_PVRDMA_MODE_SHIFT\t\t1\n#define RDMA_INIT_FUNC_HDR_DPT_MODE_MASK\t\t0x1\n#define RDMA_INIT_FUNC_HDR_DPT_MODE_SHIFT\t\t2\n#define RDMA_INIT_FUNC_HDR_RESERVED0_MASK\t\t0x1F\n#define RDMA_INIT_FUNC_HDR_RESERVED0_SHIFT\t\t3\n\tu8 dpt_byte_threshold_log;\n\tu8 dpt_common_queue_id;\n\tu8 max_num_ns_log;\n};\n\n \nstruct rdma_init_func_ramrod_data {\n\tstruct rdma_init_func_hdr params_header;\n\tstruct rdma_cnq_params dptq_params;\n\tstruct rdma_cnq_params cnq_params[NUM_OF_GLOBAL_QUEUES];\n};\n\n \nstruct rdma_namespace_tracking_ramrod_data {\n\tu8 name_space;\n\tu8 reserved[7];\n};\n\n \nenum rdma_ramrod_cmd_id {\n\tRDMA_RAMROD_UNUSED,\n\tRDMA_RAMROD_FUNC_INIT,\n\tRDMA_RAMROD_FUNC_CLOSE,\n\tRDMA_RAMROD_REGISTER_MR,\n\tRDMA_RAMROD_DEREGISTER_MR,\n\tRDMA_RAMROD_CREATE_CQ,\n\tRDMA_RAMROD_RESIZE_CQ,\n\tRDMA_RAMROD_DESTROY_CQ,\n\tRDMA_RAMROD_CREATE_SRQ,\n\tRDMA_RAMROD_MODIFY_SRQ,\n\tRDMA_RAMROD_DESTROY_SRQ,\n\tRDMA_RAMROD_START_NS_TRACKING,\n\tRDMA_RAMROD_STOP_NS_TRACKING,\n\tMAX_RDMA_RAMROD_CMD_ID\n};\n\n \nstruct rdma_register_tid_ramrod_data {\n\t__le16 flags;\n#define RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG_MASK\t0x1F\n#define RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG_SHIFT\t0\n#define RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL_SHIFT\t5\n#define RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED_SHIFT\t\t6\n#define RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR_SHIFT\t\t7\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ_SHIFT\t\t8\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE_SHIFT\t9\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC_SHIFT\t10\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE_SHIFT\t\t11\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ_SHIFT\t\t12\n#define RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND_SHIFT\t13\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED_MASK\t\t0x3\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED_SHIFT\t\t14\n\tu8 flags1;\n#define RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG_MASK\t0x1F\n#define RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG_SHIFT\t0\n#define RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE_MASK\t\t0x7\n#define RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE_SHIFT\t\t5\n\tu8 flags2;\n#define RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR_SHIFT\t\t0\n#define RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG_SHIFT\t1\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED1_MASK\t\t0x3F\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED1_SHIFT\t\t2\n\tu8 key;\n\tu8 length_hi;\n\tu8 vf_id;\n\tu8 vf_valid;\n\t__le16 pd;\n\t__le16 reserved2;\n\t__le32 length_lo;\n\t__le32 itid;\n\t__le32 reserved3;\n\tstruct regpair va;\n\tstruct regpair pbl_base;\n\tstruct regpair dif_error_addr;\n\t__le32 reserved4[4];\n};\n\n \nstruct rdma_resize_cq_output_params {\n\t__le32 old_cq_cons;\n\t__le32 old_cq_prod;\n};\n\n \nstruct rdma_resize_cq_ramrod_data {\n\tu8 flags;\n#define RDMA_RESIZE_CQ_RAMROD_DATA_TOGGLE_BIT_MASK\t\t0x1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_TOGGLE_BIT_SHIFT\t\t0\n#define RDMA_RESIZE_CQ_RAMROD_DATA_IS_TWO_LEVEL_PBL_MASK\t0x1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_IS_TWO_LEVEL_PBL_SHIFT\t1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_VF_ID_VALID_MASK\t\t0x1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_VF_ID_VALID_SHIFT\t\t2\n#define RDMA_RESIZE_CQ_RAMROD_DATA_RESERVED_MASK\t\t0x1F\n#define RDMA_RESIZE_CQ_RAMROD_DATA_RESERVED_SHIFT\t\t3\n\tu8 pbl_log_page_size;\n\t__le16 pbl_num_pages;\n\t__le32 max_cqes;\n\tstruct regpair pbl_addr;\n\tstruct regpair output_params_addr;\n\tu8 vf_id;\n\tu8 reserved1[7];\n};\n\n \nstruct rdma_srq_context {\n\tstruct regpair temp[8];\n};\n\n \nstruct rdma_srq_create_ramrod_data {\n\tu8 flags;\n#define RDMA_SRQ_CREATE_RAMROD_DATA_XRC_FLAG_MASK         0x1\n#define RDMA_SRQ_CREATE_RAMROD_DATA_XRC_FLAG_SHIFT        0\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED_KEY_EN_MASK  0x1\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED_KEY_EN_SHIFT 1\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED1_MASK        0x3F\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED1_SHIFT       2\n\tu8 reserved2;\n\t__le16 xrc_domain;\n\t__le32 xrc_srq_cq_cid;\n\tstruct regpair pbl_base_addr;\n\t__le16 pages_in_srq_pbl;\n\t__le16 pd_id;\n\tstruct rdma_srq_id srq_id;\n\t__le16 page_size;\n\t__le16 reserved3;\n\t__le32 reserved4;\n\tstruct regpair producers_addr;\n};\n\n \nstruct rdma_srq_destroy_ramrod_data {\n\tstruct rdma_srq_id srq_id;\n\t__le32 reserved;\n};\n\n \nstruct rdma_srq_modify_ramrod_data {\n\tstruct rdma_srq_id srq_id;\n\t__le32 wqe_limit;\n};\n\n \nenum rdma_tid_type {\n\tRDMA_TID_REGISTERED_MR,\n\tRDMA_TID_FMR,\n\tRDMA_TID_MW,\n\tMAX_RDMA_TID_TYPE\n};\n\n \nstruct rdma_xrc_srq_context {\n\tstruct regpair temp[9];\n};\n\nstruct tstorm_rdma_task_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\t__le16 word0;\n\tu8 flags0;\n#define TSTORM_RDMA_TASK_AG_CTX_NIBBLE0_MASK\t\t0xF\n#define TSTORM_RDMA_TASK_AG_CTX_NIBBLE0_SHIFT\t0\n#define TSTORM_RDMA_TASK_AG_CTX_BIT0_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_BIT0_SHIFT\t\t4\n#define TSTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t5\n#define TSTORM_RDMA_TASK_AG_CTX_BIT2_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_BIT2_SHIFT\t\t6\n#define TSTORM_RDMA_TASK_AG_CTX_BIT3_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_BIT3_SHIFT\t\t7\n\tu8 flags1;\n#define TSTORM_RDMA_TASK_AG_CTX_BIT4_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_BIT4_SHIFT\t0\n#define TSTORM_RDMA_TASK_AG_CTX_BIT5_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_BIT5_SHIFT\t1\n#define TSTORM_RDMA_TASK_AG_CTX_CF0_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF0_SHIFT\t2\n#define TSTORM_RDMA_TASK_AG_CTX_CF1_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF1_SHIFT\t4\n#define TSTORM_RDMA_TASK_AG_CTX_CF2_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF2_SHIFT\t6\n\tu8 flags2;\n#define TSTORM_RDMA_TASK_AG_CTX_CF3_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF3_SHIFT\t0\n#define TSTORM_RDMA_TASK_AG_CTX_CF4_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF4_SHIFT\t2\n#define TSTORM_RDMA_TASK_AG_CTX_CF5_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF5_SHIFT\t4\n#define TSTORM_RDMA_TASK_AG_CTX_CF6_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF6_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_RDMA_TASK_AG_CTX_CF7_MASK\t0x3\n#define TSTORM_RDMA_TASK_AG_CTX_CF7_SHIFT\t0\n#define TSTORM_RDMA_TASK_AG_CTX_CF0EN_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF0EN_SHIFT\t2\n#define TSTORM_RDMA_TASK_AG_CTX_CF1EN_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF1EN_SHIFT\t3\n#define TSTORM_RDMA_TASK_AG_CTX_CF2EN_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF2EN_SHIFT\t4\n#define TSTORM_RDMA_TASK_AG_CTX_CF3EN_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF3EN_SHIFT\t5\n#define TSTORM_RDMA_TASK_AG_CTX_CF4EN_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF4EN_SHIFT\t6\n#define TSTORM_RDMA_TASK_AG_CTX_CF5EN_MASK\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF5EN_SHIFT\t7\n\tu8 flags4;\n#define TSTORM_RDMA_TASK_AG_CTX_CF6EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF6EN_SHIFT\t\t0\n#define TSTORM_RDMA_TASK_AG_CTX_CF7EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_CF7EN_SHIFT\t\t1\n#define TSTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t2\n#define TSTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t3\n#define TSTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t4\n#define TSTORM_RDMA_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_RULE3EN_SHIFT\t5\n#define TSTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t6\n#define TSTORM_RDMA_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define TSTORM_RDMA_TASK_AG_CTX_RULE5EN_SHIFT\t7\n\tu8 byte2;\n\t__le16 word1;\n\t__le32 reg0;\n\tu8 byte3;\n\tu8 byte4;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg1;\n\t__le32 reg2;\n};\n\nstruct ustorm_rdma_conn_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_RDMA_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define USTORM_RDMA_CONN_AG_CTX_DIF_ERROR_REPORTED_MASK  0x1\n#define USTORM_RDMA_CONN_AG_CTX_DIF_ERROR_REPORTED_SHIFT 1\n#define USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t0x3\n#define USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t2\n#define USTORM_RDMA_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define USTORM_RDMA_CONN_AG_CTX_CF1_SHIFT\t\t4\n#define USTORM_RDMA_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define USTORM_RDMA_CONN_AG_CTX_CF2_SHIFT\t\t6\n\tu8 flags1;\n#define USTORM_RDMA_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define USTORM_RDMA_CONN_AG_CTX_CF3_SHIFT\t\t0\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_MASK\t0x3\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_SHIFT\t2\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_MASK\t0x3\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_SHIFT\t4\n#define USTORM_RDMA_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define USTORM_RDMA_CONN_AG_CTX_CF6_SHIFT\t\t6\n\tu8 flags2;\n#define USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t0\n#define USTORM_RDMA_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define USTORM_RDMA_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define USTORM_RDMA_CONN_AG_CTX_CF3EN_MASK\t\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CF3EN_SHIFT\t\t\t3\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_EN_SHIFT\t4\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_EN_SHIFT\t\t5\n#define USTORM_RDMA_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CF6EN_SHIFT\t\t\t6\n#define USTORM_RDMA_CONN_AG_CTX_CQ_SE_EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CQ_SE_EN_SHIFT\t\t7\n\tu8 flags3;\n#define USTORM_RDMA_CONN_AG_CTX_CQ_EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_CQ_EN_SHIFT\t\t0\n#define USTORM_RDMA_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_RDMA_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_RDMA_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_RDMA_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_RDMA_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_RDMA_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_RDMA_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define USTORM_RDMA_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 nvmf_only;\n\t__le16 conn_dpi;\n\t__le16 word1;\n\t__le32 cq_cons;\n\t__le32 cq_se_prod;\n\t__le32 cq_prod;\n\t__le32 reg3;\n\t__le16 int_timeout;\n\t__le16 word3;\n};\n\nstruct xstorm_roce_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT     0\n#define XSTORM_ROCE_CONN_AG_CTX_BIT1_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT             1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT2_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT2_SHIFT             2\n#define XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM3_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT     3\n#define XSTORM_ROCE_CONN_AG_CTX_BIT4_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT4_SHIFT             4\n#define XSTORM_ROCE_CONN_AG_CTX_BIT5_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT5_SHIFT             5\n#define XSTORM_ROCE_CONN_AG_CTX_BIT6_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT6_SHIFT             6\n#define XSTORM_ROCE_CONN_AG_CTX_BIT7_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT7_SHIFT             7\n\tu8 flags1;\n#define XSTORM_ROCE_CONN_AG_CTX_BIT8_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT8_SHIFT             0\n#define XSTORM_ROCE_CONN_AG_CTX_BIT9_MASK              0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT9_SHIFT             1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT10_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT10_SHIFT            2\n#define XSTORM_ROCE_CONN_AG_CTX_BIT11_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT11_SHIFT            3\n#define XSTORM_ROCE_CONN_AG_CTX_MSDM_FLUSH_MASK        0x1\n#define XSTORM_ROCE_CONN_AG_CTX_MSDM_FLUSH_SHIFT       4\n#define XSTORM_ROCE_CONN_AG_CTX_MSEM_FLUSH_MASK        0x1\n#define XSTORM_ROCE_CONN_AG_CTX_MSEM_FLUSH_SHIFT       5\n#define XSTORM_ROCE_CONN_AG_CTX_BIT14_MASK\t       0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT14_SHIFT\t       6\n#define XSTORM_ROCE_CONN_AG_CTX_YSTORM_FLUSH_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_YSTORM_FLUSH_SHIFT     7\n\tu8 flags2;\n#define XSTORM_ROCE_CONN_AG_CTX_CF0_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT              0\n#define XSTORM_ROCE_CONN_AG_CTX_CF1_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF1_SHIFT              2\n#define XSTORM_ROCE_CONN_AG_CTX_CF2_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT              4\n#define XSTORM_ROCE_CONN_AG_CTX_CF3_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF3_SHIFT              6\n\tu8 flags3;\n#define XSTORM_ROCE_CONN_AG_CTX_CF4_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF4_SHIFT              0\n#define XSTORM_ROCE_CONN_AG_CTX_CF5_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF5_SHIFT              2\n#define XSTORM_ROCE_CONN_AG_CTX_CF6_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF6_SHIFT              4\n#define XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_MASK       0x3\n#define XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT      6\n\tu8 flags4;\n#define XSTORM_ROCE_CONN_AG_CTX_CF8_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF8_SHIFT              0\n#define XSTORM_ROCE_CONN_AG_CTX_CF9_MASK               0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF9_SHIFT              2\n#define XSTORM_ROCE_CONN_AG_CTX_CF10_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF10_SHIFT             4\n#define XSTORM_ROCE_CONN_AG_CTX_CF11_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF11_SHIFT             6\n\tu8 flags5;\n#define XSTORM_ROCE_CONN_AG_CTX_CF12_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF12_SHIFT             0\n#define XSTORM_ROCE_CONN_AG_CTX_CF13_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF13_SHIFT             2\n#define XSTORM_ROCE_CONN_AG_CTX_CF14_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF14_SHIFT             4\n#define XSTORM_ROCE_CONN_AG_CTX_CF15_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF15_SHIFT             6\n\tu8 flags6;\n#define XSTORM_ROCE_CONN_AG_CTX_CF16_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF16_SHIFT             0\n#define XSTORM_ROCE_CONN_AG_CTX_CF17_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF17_SHIFT             2\n#define XSTORM_ROCE_CONN_AG_CTX_CF18_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF18_SHIFT             4\n#define XSTORM_ROCE_CONN_AG_CTX_CF19_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF19_SHIFT             6\n\tu8 flags7;\n#define XSTORM_ROCE_CONN_AG_CTX_CF20_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF20_SHIFT             0\n#define XSTORM_ROCE_CONN_AG_CTX_CF21_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF21_SHIFT             2\n#define XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_MASK         0x3\n#define XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_SHIFT        4\n#define XSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT            6\n#define XSTORM_ROCE_CONN_AG_CTX_CF1EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF1EN_SHIFT            7\n\tu8 flags8;\n#define XSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT            0\n#define XSTORM_ROCE_CONN_AG_CTX_CF3EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF3EN_SHIFT            1\n#define XSTORM_ROCE_CONN_AG_CTX_CF4EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF4EN_SHIFT            2\n#define XSTORM_ROCE_CONN_AG_CTX_CF5EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF5EN_SHIFT            3\n#define XSTORM_ROCE_CONN_AG_CTX_CF6EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF6EN_SHIFT            4\n#define XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK    0x1\n#define XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT   5\n#define XSTORM_ROCE_CONN_AG_CTX_CF8EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF8EN_SHIFT            6\n#define XSTORM_ROCE_CONN_AG_CTX_CF9EN_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF9EN_SHIFT            7\n\tu8 flags9;\n#define XSTORM_ROCE_CONN_AG_CTX_CF10EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF10EN_SHIFT           0\n#define XSTORM_ROCE_CONN_AG_CTX_CF11EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF11EN_SHIFT           1\n#define XSTORM_ROCE_CONN_AG_CTX_CF12EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF12EN_SHIFT           2\n#define XSTORM_ROCE_CONN_AG_CTX_CF13EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF13EN_SHIFT           3\n#define XSTORM_ROCE_CONN_AG_CTX_CF14EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF14EN_SHIFT           4\n#define XSTORM_ROCE_CONN_AG_CTX_CF15EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF15EN_SHIFT           5\n#define XSTORM_ROCE_CONN_AG_CTX_CF16EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF16EN_SHIFT           6\n#define XSTORM_ROCE_CONN_AG_CTX_CF17EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF17EN_SHIFT           7\n\tu8 flags10;\n#define XSTORM_ROCE_CONN_AG_CTX_CF18EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF18EN_SHIFT           0\n#define XSTORM_ROCE_CONN_AG_CTX_CF19EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF19EN_SHIFT           1\n#define XSTORM_ROCE_CONN_AG_CTX_CF20EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF20EN_SHIFT           2\n#define XSTORM_ROCE_CONN_AG_CTX_CF21EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF21EN_SHIFT           3\n#define XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_EN_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT     4\n#define XSTORM_ROCE_CONN_AG_CTX_CF23EN_MASK            0x1\n#define XSTORM_ROCE_CONN_AG_CTX_CF23EN_SHIFT           5\n#define XSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT          6\n#define XSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT          7\n\tu8 flags11;\n#define XSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT          0\n#define XSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT          1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT          2\n#define XSTORM_ROCE_CONN_AG_CTX_RULE5EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE5EN_SHIFT          3\n#define XSTORM_ROCE_CONN_AG_CTX_RULE6EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE6EN_SHIFT          4\n#define XSTORM_ROCE_CONN_AG_CTX_RULE7EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE7EN_SHIFT          5\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED1_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED1_SHIFT     6\n#define XSTORM_ROCE_CONN_AG_CTX_RULE9EN_MASK           0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE9EN_SHIFT          7\n\tu8 flags12;\n#define XSTORM_ROCE_CONN_AG_CTX_RULE10EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE10EN_SHIFT         0\n#define XSTORM_ROCE_CONN_AG_CTX_RULE11EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE11EN_SHIFT         1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED2_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED2_SHIFT     2\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED3_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED3_SHIFT     3\n#define XSTORM_ROCE_CONN_AG_CTX_RULE14EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE14EN_SHIFT         4\n#define XSTORM_ROCE_CONN_AG_CTX_RULE15EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE15EN_SHIFT         5\n#define XSTORM_ROCE_CONN_AG_CTX_RULE16EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE16EN_SHIFT         6\n#define XSTORM_ROCE_CONN_AG_CTX_RULE17EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE17EN_SHIFT         7\n\tu8 flags13;\n#define XSTORM_ROCE_CONN_AG_CTX_RULE18EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE18EN_SHIFT         0\n#define XSTORM_ROCE_CONN_AG_CTX_RULE19EN_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RULE19EN_SHIFT         1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED4_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED4_SHIFT     2\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED5_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED5_SHIFT     3\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED6_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED6_SHIFT     4\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED7_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED7_SHIFT     5\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED8_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED8_SHIFT     6\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED9_MASK      0x1\n#define XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED9_SHIFT     7\n\tu8 flags14;\n#define XSTORM_ROCE_CONN_AG_CTX_MIGRATION_MASK         0x1\n#define XSTORM_ROCE_CONN_AG_CTX_MIGRATION_SHIFT        0\n#define XSTORM_ROCE_CONN_AG_CTX_BIT17_MASK             0x1\n#define XSTORM_ROCE_CONN_AG_CTX_BIT17_SHIFT            1\n#define XSTORM_ROCE_CONN_AG_CTX_DPM_PORT_NUM_MASK      0x3\n#define XSTORM_ROCE_CONN_AG_CTX_DPM_PORT_NUM_SHIFT     2\n#define XSTORM_ROCE_CONN_AG_CTX_RESERVED_MASK          0x1\n#define XSTORM_ROCE_CONN_AG_CTX_RESERVED_SHIFT         4\n#define XSTORM_ROCE_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK  0x1\n#define XSTORM_ROCE_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT 5\n#define XSTORM_ROCE_CONN_AG_CTX_CF23_MASK              0x3\n#define XSTORM_ROCE_CONN_AG_CTX_CF23_SHIFT             6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le16 word5;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 snd_nxt_psn;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n};\n\nstruct tstorm_roce_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 byte1;\n\tu8 flags0;\n#define TSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_MASK          0x1\n#define TSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT         0\n#define TSTORM_ROCE_CONN_AG_CTX_BIT1_MASK                  0x1\n#define TSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT                 1\n#define TSTORM_ROCE_CONN_AG_CTX_BIT2_MASK                  0x1\n#define TSTORM_ROCE_CONN_AG_CTX_BIT2_SHIFT                 2\n#define TSTORM_ROCE_CONN_AG_CTX_BIT3_MASK                  0x1\n#define TSTORM_ROCE_CONN_AG_CTX_BIT3_SHIFT                 3\n#define TSTORM_ROCE_CONN_AG_CTX_BIT4_MASK                  0x1\n#define TSTORM_ROCE_CONN_AG_CTX_BIT4_SHIFT                 4\n#define TSTORM_ROCE_CONN_AG_CTX_BIT5_MASK                  0x1\n#define TSTORM_ROCE_CONN_AG_CTX_BIT5_SHIFT                 5\n#define TSTORM_ROCE_CONN_AG_CTX_CF0_MASK                   0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT                  6\n\tu8 flags1;\n#define TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK       0x3\n#define TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT      0\n#define TSTORM_ROCE_CONN_AG_CTX_CF2_MASK                   0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT                  2\n#define TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK     0x3\n#define TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT    4\n#define TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_MASK           0x3\n#define TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT          6\n\tu8 flags2;\n#define TSTORM_ROCE_CONN_AG_CTX_CF5_MASK                   0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF5_SHIFT                  0\n#define TSTORM_ROCE_CONN_AG_CTX_CF6_MASK                   0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF6_SHIFT                  2\n#define TSTORM_ROCE_CONN_AG_CTX_CF7_MASK                   0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF7_SHIFT                  4\n#define TSTORM_ROCE_CONN_AG_CTX_CF8_MASK                   0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF8_SHIFT                  6\n\tu8 flags3;\n#define TSTORM_ROCE_CONN_AG_CTX_CF9_MASK                   0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF9_SHIFT                  0\n#define TSTORM_ROCE_CONN_AG_CTX_CF10_MASK                  0x3\n#define TSTORM_ROCE_CONN_AG_CTX_CF10_SHIFT                 2\n#define TSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK                 0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT                4\n#define TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK    0x1\n#define TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT   5\n#define TSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK                 0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT                6\n#define TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK  0x1\n#define TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT 7\n\tu8 flags4;\n#define TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK        0x1\n#define TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT       0\n#define TSTORM_ROCE_CONN_AG_CTX_CF5EN_MASK                 0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF5EN_SHIFT                1\n#define TSTORM_ROCE_CONN_AG_CTX_CF6EN_MASK                 0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF6EN_SHIFT                2\n#define TSTORM_ROCE_CONN_AG_CTX_CF7EN_MASK                 0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF7EN_SHIFT                3\n#define TSTORM_ROCE_CONN_AG_CTX_CF8EN_MASK                 0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF8EN_SHIFT                4\n#define TSTORM_ROCE_CONN_AG_CTX_CF9EN_MASK                 0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF9EN_SHIFT                5\n#define TSTORM_ROCE_CONN_AG_CTX_CF10EN_MASK                0x1\n#define TSTORM_ROCE_CONN_AG_CTX_CF10EN_SHIFT               6\n#define TSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT              7\n\tu8 flags5;\n#define TSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT              0\n#define TSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT              1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT              2\n#define TSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT              3\n#define TSTORM_ROCE_CONN_AG_CTX_RULE5EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE5EN_SHIFT              4\n#define TSTORM_ROCE_CONN_AG_CTX_RULE6EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE6EN_SHIFT              5\n#define TSTORM_ROCE_CONN_AG_CTX_RULE7EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE7EN_SHIFT              6\n#define TSTORM_ROCE_CONN_AG_CTX_RULE8EN_MASK               0x1\n#define TSTORM_ROCE_CONN_AG_CTX_RULE8EN_SHIFT              7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le32 reg9;\n\t__le32 reg10;\n};\n\n \nstruct ystorm_roce_conn_st_ctx {\n\tstruct regpair temp[2];\n};\n\n \nstruct pstorm_roce_conn_st_ctx {\n\tstruct regpair temp[16];\n};\n\n \nstruct xstorm_roce_conn_st_ctx {\n\tstruct regpair temp[24];\n};\n\n \nstruct tstorm_roce_conn_st_ctx {\n\tstruct regpair temp[30];\n};\n\n \nstruct mstorm_roce_conn_st_ctx {\n\tstruct regpair temp[6];\n};\n\n \nstruct ustorm_roce_conn_st_ctx {\n\tstruct regpair temp[14];\n};\n\n \nstruct roce_conn_context {\n\tstruct ystorm_roce_conn_st_ctx ystorm_st_context;\n\tstruct regpair ystorm_st_padding[2];\n\tstruct pstorm_roce_conn_st_ctx pstorm_st_context;\n\tstruct xstorm_roce_conn_st_ctx xstorm_st_context;\n\tstruct xstorm_roce_conn_ag_ctx xstorm_ag_context;\n\tstruct tstorm_roce_conn_ag_ctx tstorm_ag_context;\n\tstruct timers_context timer_context;\n\tstruct ustorm_rdma_conn_ag_ctx ustorm_ag_context;\n\tstruct tstorm_roce_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct mstorm_roce_conn_st_ctx mstorm_st_context;\n\tstruct regpair mstorm_st_padding[2];\n\tstruct ustorm_roce_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n};\n\n \nstruct roce_cqe_stats {\n\t__le32 req_cqe_error;\n\t__le32 req_remote_access_errors;\n\t__le32 req_remote_invalid_request;\n\t__le32 resp_cqe_error;\n\t__le32 resp_local_length_error;\n\t__le32 reserved;\n};\n\n \nstruct roce_create_qp_req_ramrod_data {\n\t__le16 flags;\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR_MASK\t\t\t0x3\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR_SHIFT\t\t0\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN_MASK\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN_SHIFT\t2\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP_MASK\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP_SHIFT\t\t3\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_PRI_MASK\t\t\t\t0x7\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_PRI_SHIFT\t\t\t4\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_XRC_FLAG_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_XRC_FLAG_SHIFT\t\t\t7\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_MASK\t\t0xF\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_SHIFT\t\t8\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_MASK\t\t\t0xF\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_SHIFT\t\t12\n\tu8 max_ord;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\tu8 orq_num_pages;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le32 dst_qp_id;\n\t__le32 ack_timeout_val;\n\t__le32 initial_psn;\n\t__le16 mtu;\n\t__le16 pd;\n\t__le16 sq_num_pages;\n\t__le16 low_latency_phy_queue;\n\tstruct regpair sq_pbl_addr;\n\tstruct regpair orq_pbl_addr;\n\t__le16 local_mac_addr[3];\n\t__le16 remote_mac_addr[3];\n\t__le16 vlan_id;\n\t__le16 udp_src_port;\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n\t__le32 cq_cid;\n\tstruct regpair qp_handle_for_cqe;\n\tstruct regpair qp_handle_for_async;\n\tu8 stats_counter_id;\n\tu8 vf_id;\n\tu8 vport_id;\n\tu8 flags2;\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_EDPM_MODE_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_EDPM_MODE_SHIFT\t\t\t0\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_VF_ID_VALID_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_VF_ID_VALID_SHIFT\t\t1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_FORCE_LB_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_FORCE_LB_SHIFT\t\t\t2\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RESERVED_MASK\t\t\t0x1F\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RESERVED_SHIFT\t\t\t3\n\tu8 name_space;\n\tu8 reserved3[3];\n\t__le16 regular_latency_phy_queue;\n\t__le16 dpi;\n};\n\n \nstruct roce_create_qp_resp_ramrod_data {\n\t__le32 flags;\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR_MASK\t\t0x3\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR_SHIFT\t\t0\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t2\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t3\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t\t4\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG_SHIFT\t\t\t5\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN_MASK\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN_SHIFT\t6\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN_MASK\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN_SHIFT\t\t7\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_PRI_MASK\t\t\t0x7\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_PRI_SHIFT\t\t\t8\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_MASK\t\t0x1F\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_SHIFT\t\t11\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_XRC_FLAG_MASK             0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_XRC_FLAG_SHIFT            16\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_VF_ID_VALID_MASK\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_VF_ID_VALID_SHIFT\t17\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_FORCE_LB_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_FORCE_LB_SHIFT\t\t\t18\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_MASK\t\t\t0x1FFF\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_SHIFT\t\t\t19\n\t__le16 xrc_domain;\n\tu8 max_ird;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\tu8 irq_num_pages;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le32 dst_qp_id;\n\tu8 stats_counter_id;\n\tu8 reserved1;\n\t__le16 mtu;\n\t__le32 initial_psn;\n\t__le16 pd;\n\t__le16 rq_num_pages;\n\tstruct rdma_srq_id srq_id;\n\tstruct regpair rq_pbl_addr;\n\tstruct regpair irq_pbl_addr;\n\t__le16 local_mac_addr[3];\n\t__le16 remote_mac_addr[3];\n\t__le16 vlan_id;\n\t__le16 udp_src_port;\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n\tstruct regpair qp_handle_for_cqe;\n\tstruct regpair qp_handle_for_async;\n\t__le16 low_latency_phy_queue;\n\tu8 vf_id;\n\tu8 vport_id;\n\t__le32 cq_cid;\n\t__le16 regular_latency_phy_queue;\n\t__le16 dpi;\n\t__le32 src_qp_id;\n\tu8 name_space;\n\tu8 reserved3[3];\n};\n\n \nstruct roce_create_suspended_qp_req_runtime_ramrod_data {\n\t__le32 flags;\n#define ROCE_CREATE_SUSPENDED_QP_REQ_RUNTIME_RAMROD_DATA_ERR_FLG_MASK 0x1\n#define ROCE_CREATE_SUSPENDED_QP_REQ_RUNTIME_RAMROD_DATA_ERR_FLG_SHIFT 0\n#define ROCE_CREATE_SUSPENDED_QP_REQ_RUNTIME_RAMROD_DATA_RESERVED0_MASK \\\n\t\t\t\t\t\t\t\t 0x7FFFFFFF\n#define ROCE_CREATE_SUSPENDED_QP_REQ_RUNTIME_RAMROD_DATA_RESERVED0_SHIFT 1\n\t__le32 send_msg_psn;\n\t__le32 inflight_sends;\n\t__le32 ssn;\n};\n\n \nstruct roce_create_suspended_qp_req_ramrod_data {\n\tstruct roce_create_qp_req_ramrod_data qp_params;\n\tstruct roce_create_suspended_qp_req_runtime_ramrod_data\n\t qp_runtime_params;\n};\n\n \nstruct roce_create_suspended_qp_resp_runtime_params {\n\t__le32 flags;\n#define ROCE_CREATE_SUSPENDED_QP_RESP_RUNTIME_PARAMS_ERR_FLG_MASK 0x1\n#define ROCE_CREATE_SUSPENDED_QP_RESP_RUNTIME_PARAMS_ERR_FLG_SHIFT 0\n#define ROCE_CREATE_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RDMA_ACTIVE_MASK 0x1\n#define ROCE_CREATE_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RDMA_ACTIVE_SHIFT 1\n#define ROCE_CREATE_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RESERVED0_MASK 0x3FFFFFFF\n#define ROCE_CREATE_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RESERVED0_SHIFT 2\n\t__le32 receive_msg_psn;\n\t__le32 inflight_receives;\n\t__le32 rmsn;\n\t__le32 rdma_key;\n\tstruct regpair rdma_va;\n\t__le32 rdma_length;\n\t__le32 num_rdb_entries;\n\t__le32 resreved;\n};\n\n \nstruct roce_resp_qp_rdb_entry {\n\tstruct regpair atomic_data;\n\tstruct regpair va;\n\t__le32 psn;\n\t__le32 rkey;\n\t__le32 byte_count;\n\tu8 op_type;\n\tu8 reserved[3];\n};\n\n \nstruct roce_create_suspended_qp_resp_runtime_ramrod_data {\n\tstruct roce_create_suspended_qp_resp_runtime_params params;\n\tstruct roce_resp_qp_rdb_entry\n\t rdb_array_entries[RDMA_MAX_IRQ_ELEMS_IN_PAGE];\n};\n\n \nstruct roce_create_suspended_qp_resp_ramrod_data {\n\tstruct roce_create_qp_resp_ramrod_data\n\t qp_params;\n\tstruct roce_create_suspended_qp_resp_runtime_ramrod_data\n\t qp_runtime_params;\n};\n\n \nstruct roce_create_ud_qp_ramrod_data {\n\t__le16 local_mac_addr[3];\n\t__le16 vlan_id;\n\t__le32 src_qp_id;\n\tu8 name_space;\n\tu8 reserved[3];\n};\n\n \nstruct roce_dcqcn_received_stats {\n\tstruct regpair ecn_pkt_rcv;\n\tstruct regpair cnp_pkt_rcv;\n\tstruct regpair cnp_pkt_reject;\n};\n\n \nstruct roce_dcqcn_sent_stats {\n\tstruct regpair cnp_pkt_sent;\n};\n\n \nstruct roce_destroy_qp_req_output_params {\n\t__le32 cq_prod;\n\t__le32 reserved;\n};\n\n \nstruct roce_destroy_qp_req_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n \nstruct roce_destroy_qp_resp_output_params {\n\t__le32 cq_prod;\n\t__le32 reserved;\n};\n\n \nstruct roce_destroy_qp_resp_ramrod_data {\n\tstruct regpair output_params_addr;\n\t__le32 src_qp_id;\n\t__le32 reserved;\n};\n\n \nstruct roce_destroy_ud_qp_ramrod_data {\n\t__le32 src_qp_id;\n\t__le32 reserved;\n};\n\n \nstruct roce_error_stats {\n\t__le32 resp_remote_access_errors;\n\t__le32 reserved;\n};\n\n \nstruct roce_events_stats {\n\t__le32 silent_drops;\n\t__le32 rnr_naks_sent;\n\t__le32 retransmit_count;\n\t__le32 icrc_error_count;\n\t__le32 implied_nak_seq_err;\n\t__le32 duplicate_request;\n\t__le32 local_ack_timeout_err;\n\t__le32 out_of_sequence;\n\t__le32 packet_seq_err;\n\t__le32 rnr_nak_retry_err;\n};\n\n \nenum roce_event_opcode {\n\tROCE_EVENT_CREATE_QP = 13,\n\tROCE_EVENT_MODIFY_QP,\n\tROCE_EVENT_QUERY_QP,\n\tROCE_EVENT_DESTROY_QP,\n\tROCE_EVENT_CREATE_UD_QP,\n\tROCE_EVENT_DESTROY_UD_QP,\n\tROCE_EVENT_FUNC_UPDATE,\n\tROCE_EVENT_SUSPEND_QP,\n\tROCE_EVENT_QUERY_SUSPENDED_QP,\n\tROCE_EVENT_CREATE_SUSPENDED_QP,\n\tROCE_EVENT_RESUME_QP,\n\tROCE_EVENT_SUSPEND_UD_QP,\n\tROCE_EVENT_RESUME_UD_QP,\n\tROCE_EVENT_CREATE_SUSPENDED_UD_QP,\n\tROCE_EVENT_FLUSH_DPT_QP,\n\tMAX_ROCE_EVENT_OPCODE\n};\n\n \nstruct roce_init_func_params {\n\tu8 ll2_queue_id;\n\tu8 cnp_vlan_priority;\n\tu8 cnp_dscp;\n\tu8 flags;\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_NP_EN_MASK\t\t0x1\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_NP_EN_SHIFT\t\t0\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_RP_EN_MASK\t\t0x1\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_RP_EN_SHIFT\t\t1\n#define ROCE_INIT_FUNC_PARAMS_RESERVED0_MASK\t\t0x3F\n#define ROCE_INIT_FUNC_PARAMS_RESERVED0_SHIFT\t\t2\n\t__le32 cnp_send_timeout;\n\t__le16 rl_offset;\n\tu8 rl_count_log;\n\tu8 reserved1[5];\n};\n\n \nstruct roce_init_func_ramrod_data {\n\tstruct rdma_init_func_ramrod_data rdma;\n\tstruct roce_init_func_params roce;\n};\n\n \nstruct roce_ll2_cqe_data {\n\tu8 name_space;\n\tu8 flags;\n#define ROCE_LL2_CQE_DATA_QP_SUSPENDED_MASK\t0x1\n#define ROCE_LL2_CQE_DATA_QP_SUSPENDED_SHIFT\t0\n#define ROCE_LL2_CQE_DATA_RESERVED0_MASK\t0x7F\n#define ROCE_LL2_CQE_DATA_RESERVED0_SHIFT\t1\n\tu8 reserved1[2];\n\t__le32 cid;\n};\n\n \nstruct roce_modify_qp_req_ramrod_data {\n\t__le16 flags;\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG_SHIFT\t\t0\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG_SHIFT\t\t1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY_SHIFT\t2\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG_SHIFT\t\t\t3\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG_SHIFT\t\t4\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG_SHIFT\t\t5\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG_SHIFT\t\t6\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG_SHIFT\t\t7\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG_SHIFT\t\t8\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_FLG_SHIFT\t\t\t9\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_MASK\t\t\t\t0x7\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_SHIFT\t\t\t10\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PHYSICAL_QUEUE_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PHYSICAL_QUEUE_FLG_SHIFT\t\t13\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_FORCE_LB_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_FORCE_LB_SHIFT\t\t\t14\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RESERVED1_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RESERVED1_SHIFT\t\t\t15\n\tu8 fields;\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_MASK\t0xF\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_SHIFT\t0\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_MASK\t\t0xF\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_SHIFT\t4\n\tu8 max_ord;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le32 ack_timeout_val;\n\t__le16 mtu;\n\t__le16 reserved2;\n\t__le32 reserved3[2];\n\t__le16 low_latency_phy_queue;\n\t__le16 regular_latency_phy_queue;\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n};\n\n \nstruct roce_modify_qp_resp_ramrod_data {\n\t__le16 flags;\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG_SHIFT\t\t0\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t2\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t\t3\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG_SHIFT\t\t\t4\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG_SHIFT\t5\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG_SHIFT\t\t6\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_FLG_SHIFT\t\t\t7\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG_MASK\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG_SHIFT\t8\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG_SHIFT\t\t9\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_SHIFT\t10\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_FORCE_LB_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_FORCE_LB_SHIFT\t\t\t11\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RESERVED1_MASK\t\t\t0xF\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RESERVED1_SHIFT\t\t\t12\n\tu8 fields;\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_MASK\t\t0x7\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_SHIFT\t\t0\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_MASK\t0x1F\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_SHIFT\t3\n\tu8 max_ird;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le16 mtu;\n\t__le16 low_latency_phy_queue;\n\t__le16 regular_latency_phy_queue;\n\tu8 reserved2[6];\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n};\n\n \nstruct roce_query_qp_req_output_params {\n\t__le32 psn;\n\t__le32 flags;\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG_MASK\t\t0x1\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG_SHIFT\t\t0\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG_MASK\t0x1\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG_SHIFT\t1\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_RESERVED0_MASK\t\t0x3FFFFFFF\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_RESERVED0_SHIFT\t\t2\n};\n\n \nstruct roce_query_qp_req_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n \nstruct roce_query_qp_resp_output_params {\n\t__le32 psn;\n\t__le32 flags;\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG_MASK  0x1\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG_SHIFT 0\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_RESERVED0_MASK  0x7FFFFFFF\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_RESERVED0_SHIFT 1\n};\n\n \nstruct roce_query_qp_resp_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n \nstruct roce_query_suspended_qp_req_output_params {\n\t__le32 psn;\n\t__le32 flags;\n#define ROCE_QUERY_SUSPENDED_QP_REQ_OUTPUT_PARAMS_ERR_FLG_MASK\t\t0x1\n#define ROCE_QUERY_SUSPENDED_QP_REQ_OUTPUT_PARAMS_ERR_FLG_SHIFT\t\t0\n#define ROCE_QUERY_SUSPENDED_QP_REQ_OUTPUT_PARAMS_RESERVED0_MASK 0x7FFFFFFF\n#define ROCE_QUERY_SUSPENDED_QP_REQ_OUTPUT_PARAMS_RESERVED0_SHIFT\t1\n\t__le32 send_msg_psn;\n\t__le32 inflight_sends;\n\t__le32 ssn;\n\t__le32 reserved;\n};\n\n \nstruct roce_query_suspended_qp_req_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n \nstruct roce_query_suspended_qp_resp_runtime_params {\n\t__le32 psn;\n\t__le32 flags;\n#define ROCE_QUERY_SUSPENDED_QP_RESP_RUNTIME_PARAMS_ERR_FLG_MASK 0x1\n#define ROCE_QUERY_SUSPENDED_QP_RESP_RUNTIME_PARAMS_ERR_FLG_SHIFT 0\n#define ROCE_QUERY_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RDMA_ACTIVE_MASK 0x1\n#define ROCE_QUERY_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RDMA_ACTIVE_SHIFT 1\n#define ROCE_QUERY_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RESERVED0_MASK 0x3FFFFFFF\n#define ROCE_QUERY_SUSPENDED_QP_RESP_RUNTIME_PARAMS_RESERVED0_SHIFT 2\n\t__le32 receive_msg_psn;\n\t__le32 inflight_receives;\n\t__le32 rmsn;\n\t__le32 rdma_key;\n\tstruct regpair rdma_va;\n\t__le32 rdma_length;\n\t__le32 num_rdb_entries;\n};\n\n \nstruct roce_query_suspended_qp_resp_output_params {\n\tstruct roce_query_suspended_qp_resp_runtime_params runtime_params;\n\tstruct roce_resp_qp_rdb_entry\n\t rdb_array_entries[RDMA_MAX_IRQ_ELEMS_IN_PAGE];\n};\n\n \nstruct roce_query_suspended_qp_resp_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n \nenum roce_ramrod_cmd_id {\n\tROCE_RAMROD_CREATE_QP = 13,\n\tROCE_RAMROD_MODIFY_QP,\n\tROCE_RAMROD_QUERY_QP,\n\tROCE_RAMROD_DESTROY_QP,\n\tROCE_RAMROD_CREATE_UD_QP,\n\tROCE_RAMROD_DESTROY_UD_QP,\n\tROCE_RAMROD_FUNC_UPDATE,\n\tROCE_RAMROD_SUSPEND_QP,\n\tROCE_RAMROD_QUERY_SUSPENDED_QP,\n\tROCE_RAMROD_CREATE_SUSPENDED_QP,\n\tROCE_RAMROD_RESUME_QP,\n\tROCE_RAMROD_SUSPEND_UD_QP,\n\tROCE_RAMROD_RESUME_UD_QP,\n\tROCE_RAMROD_CREATE_SUSPENDED_UD_QP,\n\tROCE_RAMROD_FLUSH_DPT_QP,\n\tMAX_ROCE_RAMROD_CMD_ID\n};\n\n \nenum roce_resp_qp_rdb_entry_type {\n\tROCE_QP_RDB_ENTRY_RDMA_RESPONSE = 0,\n\tROCE_QP_RDB_ENTRY_ATOMIC_RESPONSE = 1,\n\tROCE_QP_RDB_ENTRY_INVALID = 2,\n\tMAX_ROCE_RESP_QP_RDB_ENTRY_TYPE\n};\n\n \nstruct roce_update_func_params {\n\tu8 cnp_vlan_priority;\n\tu8 cnp_dscp;\n\t__le16 flags;\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_NP_EN_MASK\t0x1\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_NP_EN_SHIFT\t0\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_RP_EN_MASK\t0x1\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_RP_EN_SHIFT\t1\n#define ROCE_UPDATE_FUNC_PARAMS_RESERVED0_MASK\t\t0x3FFF\n#define ROCE_UPDATE_FUNC_PARAMS_RESERVED0_SHIFT\t\t2\n\t__le32 cnp_send_timeout;\n};\n\nstruct xstorm_roce_conn_ag_ctx_dq_ext_ld_part {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT1_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT1_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT2_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT2_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT4_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT4_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT5_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT5_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT6_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT6_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT7_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT7_SHIFT\t\t7\n\tu8 flags1;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT8_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT8_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT9_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT9_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT10_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT10_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT11_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT11_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSDM_FLUSH_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSDM_FLUSH_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSEM_FLUSH_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSEM_FLUSH_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT14_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT14_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_YSTORM_FLUSH_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_YSTORM_FLUSH_SHIFT\t7\n\tu8 flags2;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags4;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19_SHIFT\t6\n\tu8 flags7;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4EN_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5EN_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6EN_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_EN_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9EN_SHIFT\t\t7\n\tu8 flags9;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10EN_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11EN_SHIFT\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12EN_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13EN_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14EN_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15EN_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16EN_SHIFT\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17EN_SHIFT\t7\n\tu8 flags10;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20EN_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21EN_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23EN_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE0EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE0EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE1EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE1EN_SHIFT\t\t7\n\tu8 flags11;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE2EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE2EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE3EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE3EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE4EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE4EN_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE5EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE5EN_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE6EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE6EN_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE7EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE7EN_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE9EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE10EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE10EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE11EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE11EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE14EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE14EN_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE15EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE15EN_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE16EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE16EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE17EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE18EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE18EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE19EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE19EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MIGRATION_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MIGRATION_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT17_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT17_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_DPM_PORT_NUM_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_DPM_PORT_NUM_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23_SHIFT\t\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le16 word5;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 snd_nxt_psn;\n\t__le32 reg4;\n};\n\nstruct mstorm_roce_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define MSTORM_ROCE_CONN_AG_CTX_BIT0_MASK     0x1\n#define MSTORM_ROCE_CONN_AG_CTX_BIT0_SHIFT    0\n#define MSTORM_ROCE_CONN_AG_CTX_BIT1_MASK     0x1\n#define MSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT    1\n#define MSTORM_ROCE_CONN_AG_CTX_CF0_MASK      0x3\n#define MSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT     2\n#define MSTORM_ROCE_CONN_AG_CTX_CF1_MASK      0x3\n#define MSTORM_ROCE_CONN_AG_CTX_CF1_SHIFT     4\n#define MSTORM_ROCE_CONN_AG_CTX_CF2_MASK      0x3\n#define MSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT     6\n\tu8 flags1;\n#define MSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK    0x1\n#define MSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT   0\n#define MSTORM_ROCE_CONN_AG_CTX_CF1EN_MASK    0x1\n#define MSTORM_ROCE_CONN_AG_CTX_CF1EN_SHIFT   1\n#define MSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK    0x1\n#define MSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT   2\n#define MSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK  0x1\n#define MSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT 3\n#define MSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK  0x1\n#define MSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT 4\n#define MSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK  0x1\n#define MSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT 5\n#define MSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK  0x1\n#define MSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT 6\n#define MSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK  0x1\n#define MSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT 7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct mstorm_roce_req_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT\t0\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT\t1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t2\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t4\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct mstorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t2\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t4\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct tstorm_roce_req_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURRED_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURRED_SHIFT\t\t1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURRED_MASK\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURRED_SHIFT\t2\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_MASK\t\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_SHIFT\t\t\t3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_SHIFT\t\t4\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_MASK\t\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_SHIFT\t\t\t5\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_MASK\t\t\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_SHIFT\t\t\t6\n\tu8 flags1;\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK             0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT            0\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_MASK\t\t\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_SHIFT\t\t2\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK\t\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT\t\t4\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t\t\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t\t6\n\tu8 flags2;\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_MASK               0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_SHIFT              0\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_MASK\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_SHIFT\t2\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_MASK\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_SHIFT\t4\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_MASK\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_MASK\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_SHIFT\t0\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_MASK\t0x3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_SHIFT\t2\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_SHIFT\t\t4\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK          0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT         5\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_SHIFT\t\t6\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT\t7\n\tu8 flags4;\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t0\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_EN_MASK            0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_EN_SHIFT           1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_SHIFT\t\t2\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_MASK\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_SHIFT\t3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_SHIFT\t\t4\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_MASK\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_SHIFT\t5\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_MASK\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_SHIFT\t6\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags5;\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_DIF_CNT_EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_DIF_CNT_EN_SHIFT\t\t1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_MASK\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_SHIFT\t5\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 dif_rxmit_cnt;\n\t__le32 snd_nxt_psn;\n\t__le32 snd_max_psn;\n\t__le32 orq_prod;\n\t__le32 reg4;\n\t__le32 dif_acked_cnt;\n\t__le32 dif_cnt;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 tx_cqe_error_type;\n\tu8 orq_cache_idx;\n\t__le16 snd_sq_cons_th;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 snd_sq_cons;\n\t__le16 conn_dpi;\n\t__le16 force_comp_cons;\n\t__le32 dif_rxmit_acked_cnt;\n\t__le32 reg10;\n};\n\nstruct tstorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 state;\n\tu8 flags0;\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_NOTIFY_REQUESTER_MASK\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_NOTIFY_REQUESTER_SHIFT\t1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_SHIFT\t\t\t2\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_SHIFT\t\t\t3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_SHIFT\t\t4\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_SHIFT\t\t\t5\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t\t\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t\t\t6\n\tu8 flags1;\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK            0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT           0\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_MASK\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_SHIFT\t2\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT\t\t4\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags2;\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK                0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT               0\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT\t\t2\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_MASK\t\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_SHIFT\t\t4\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK\t\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT\t\t6\n\tu8 flags3;\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK\t\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT\t\t0\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK\t\t0x3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT\t\t2\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t\t4\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK         0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT        5\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_MASK\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_SHIFT\t6\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT\t\t7\n\tu8 flags4;\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t0\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK             0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT            1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t2\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_SHIFT\t\t\t3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT\t\t\t4\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT\t\t\t5\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT\t\t\t6\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags5;\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t\t1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_SHIFT\t5\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 psn_and_rxmit_id_echo;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 tx_async_error_type;\n\tu8 byte3;\n\t__le16 rq_cons;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 rq_prod;\n\t__le16 conn_dpi;\n\t__le16 irq_cons;\n\t__le32 reg9;\n\t__le32 reg10;\n};\n\nstruct ustorm_roce_req_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT\t0\n#define USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT\t1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t2\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t4\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT\t0\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF4_MASK\t\t0x3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF4_SHIFT\t2\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF5_MASK\t\t0x3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF5_SHIFT\t4\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT\t3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_SHIFT\t4\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_SHIFT\t5\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_SHIFT\t6\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\nstruct ustorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t2\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t4\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK\t0x3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT\t0\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF4_MASK\t0x3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF4_SHIFT\t2\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF5_MASK\t0x3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF5_SHIFT\t4\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK\t0x3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT\t3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_SHIFT\t4\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_SHIFT\t5\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT\t6\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\nstruct xstorm_roce_req_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_SHIFT\t\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_SHIFT\t\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_SHIFT\t\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_SHIFT\t\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_SHIFT\t\t7\n\tu8 flags1;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_SHIFT\t\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MSDM_FLUSH_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MSDM_FLUSH_SHIFT\t\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MSEM_FLUSH_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MSEM_FLUSH_SHIFT\t\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_SHIFT\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_SHIFT\t7\n\tu8 flags2;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_SHIFT\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags4;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_MASK        0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_SHIFT       0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_MASK     0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_SHIFT    2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_SHIFT\t\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_SHIFT\t\t6\n\tu8 flags6;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_SHIFT\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_SHIFT\t6\n\tu8 flags7;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_SHIFT\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags8;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_EN_MASK     0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_EN_SHIFT    6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_EN_MASK  0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_EN_SHIFT 7\n\tu8 flags9;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_SHIFT\t\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_SHIFT\t\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_SHIFT\t\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_SHIFT\t\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_SHIFT\t\t7\n\tu8 flags10;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_SHIFT\t\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_SHIFT\t\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_SHIFT\t\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t\t7\n\tu8 flags11;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_SHIFT\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_SHIFT\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_SHIFT\t7\n\tu8 flags13;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_SHIFT\t\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_SHIFT\t0\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_SHIFT\t\t1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_MASK\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_SHIFT\t2\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_MASK\t\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_SHIFT\t\t4\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK\t0x1\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT\t5\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_MASK\t\t0x3\n#define XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_SHIFT\t\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 sq_cmp_cons;\n\t__le16 sq_cons;\n\t__le16 sq_prod;\n\t__le16 dif_error_first_sq_cons;\n\t__le16 conn_dpi;\n\tu8 dif_error_sge_index;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 lsn;\n\t__le32 ssn;\n\t__le32 snd_una_psn;\n\t__le32 snd_nxt_psn;\n\t__le32 dif_error_offset;\n\t__le32 orq_cons_th;\n\t__le32 orq_cons;\n};\n\nstruct xstorm_roce_resp_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_SHIFT\t\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_SHIFT\t\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_SHIFT\t\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_SHIFT\t\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_SHIFT\t\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_SHIFT\t\t7\n\tu8 flags1;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_SHIFT\t\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_SHIFT\t\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_SHIFT\t\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_MSDM_FLUSH_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_MSDM_FLUSH_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_MSEM_FLUSH_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_MSEM_FLUSH_SHIFT\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_SHIFT\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_SHIFT\t7\n\tu8 flags2;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_MASK\t\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_SHIFT\t\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags4;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_SHIFT\t6\n\tu8 flags7;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags8;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT\t\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT\t\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT\t\t7\n\tu8 flags9;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_SHIFT\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_SHIFT\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_SHIFT\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_SHIFT\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_SHIFT\t7\n\tu8 flags10;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_SHIFT\t\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_SHIFT\t\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_SHIFT\t\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_SHIFT\t\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t\t7\n\tu8 flags11;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_SHIFT\t\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_SHIFT\t\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_SHIFT\t\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_SHIFT\t\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_SHIFT\t0\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_SHIFT\t1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_SHIFT\t2\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_SHIFT\t3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_SHIFT\t4\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_MASK\t0x1\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_SHIFT\t5\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_MASK\t0x3\n#define XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 irq_prod_shadow;\n\t__le16 word2;\n\t__le16 irq_cons;\n\t__le16 irq_prod;\n\t__le16 e5_reserved1;\n\t__le16 conn_dpi;\n\tu8 rxmit_opcode;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 rxmit_psn_and_id;\n\t__le32 rxmit_bytes_length;\n\t__le32 psn;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 msn_and_syndrome;\n};\n\nstruct ystorm_roce_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_ROCE_CONN_AG_CTX_BIT0_MASK     0x1\n#define YSTORM_ROCE_CONN_AG_CTX_BIT0_SHIFT    0\n#define YSTORM_ROCE_CONN_AG_CTX_BIT1_MASK     0x1\n#define YSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT    1\n#define YSTORM_ROCE_CONN_AG_CTX_CF0_MASK      0x3\n#define YSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT     2\n#define YSTORM_ROCE_CONN_AG_CTX_CF1_MASK      0x3\n#define YSTORM_ROCE_CONN_AG_CTX_CF1_SHIFT     4\n#define YSTORM_ROCE_CONN_AG_CTX_CF2_MASK      0x3\n#define YSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT     6\n\tu8 flags1;\n#define YSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK    0x1\n#define YSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT   0\n#define YSTORM_ROCE_CONN_AG_CTX_CF1EN_MASK    0x1\n#define YSTORM_ROCE_CONN_AG_CTX_CF1EN_SHIFT   1\n#define YSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK    0x1\n#define YSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT   2\n#define YSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK  0x1\n#define YSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT 3\n#define YSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK  0x1\n#define YSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT 4\n#define YSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK  0x1\n#define YSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT 5\n#define YSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK  0x1\n#define YSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT 6\n#define YSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK  0x1\n#define YSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT 7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\nstruct ystorm_roce_req_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT\t0\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT\t1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t2\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t4\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\nstruct ystorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t2\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t4\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n \nenum roce_flavor {\n\tPLAIN_ROCE,\n\tRROCE_IPV4,\n\tRROCE_IPV6,\n\tMAX_ROCE_FLAVOR\n};\n\n \nstruct ystorm_iwarp_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n \nstruct pstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[36];\n};\n\n \nstruct xstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[48];\n};\n\nstruct xstorm_iwarp_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM1_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM1_SHIFT\t1\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM2_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM2_SHIFT\t2\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_IWARP_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RESERVED2_SHIFT\t5\n#define XSTORM_IWARP_CONN_AG_CTX_BIT6_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT6_SHIFT\t\t6\n#define XSTORM_IWARP_CONN_AG_CTX_BIT7_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT7_SHIFT\t\t7\n\tu8 flags1;\n#define XSTORM_IWARP_CONN_AG_CTX_BIT8_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT8_SHIFT\t\t\t\t0\n#define XSTORM_IWARP_CONN_AG_CTX_BIT9_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT9_SHIFT\t\t\t\t1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT10_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT10_SHIFT\t\t\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_BIT11_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT11_SHIFT\t\t\t\t3\n#define XSTORM_IWARP_CONN_AG_CTX_BIT12_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT12_SHIFT\t\t\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_BIT13_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT13_SHIFT\t\t\t\t5\n#define XSTORM_IWARP_CONN_AG_CTX_BIT14_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT14_SHIFT\t\t\t\t6\n#define XSTORM_IWARP_CONN_AG_CTX_YSTORM_FLUSH_OR_REWIND_SND_MAX_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_YSTORM_FLUSH_OR_REWIND_SND_MAX_SHIFT 7\n\tu8 flags2;\n#define XSTORM_IWARP_CONN_AG_CTX_CF0_MASK\t\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t\t\t0\n#define XSTORM_IWARP_CONN_AG_CTX_CF1_MASK\t\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_IWARP_CONN_AG_CTX_CF4_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF4_SHIFT\t0\n#define XSTORM_IWARP_CONN_AG_CTX_CF5_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF5_SHIFT\t2\n#define XSTORM_IWARP_CONN_AG_CTX_CF6_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF6_SHIFT\t4\n#define XSTORM_IWARP_CONN_AG_CTX_CF7_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define XSTORM_IWARP_CONN_AG_CTX_CF8_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF8_SHIFT\t0\n#define XSTORM_IWARP_CONN_AG_CTX_CF9_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF9_SHIFT\t2\n#define XSTORM_IWARP_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_IWARP_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_IWARP_CONN_AG_CTX_CF12_MASK\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF12_SHIFT\t\t0\n#define XSTORM_IWARP_CONN_AG_CTX_CF13_MASK\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF13_SHIFT\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_SHIFT\t4\n#define XSTORM_IWARP_CONN_AG_CTX_CF15_MASK\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF15_SHIFT\t\t6\n\tu8 flags6;\n#define XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_SHIFT 0\n#define XSTORM_IWARP_CONN_AG_CTX_CF17_MASK\t\t\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF17_SHIFT\t\t\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_CF18_MASK\t\t\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_CF18_SHIFT\t\t\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_MASK\t\t\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_SHIFT\t\t\t6\n\tu8 flags7;\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_SHIFT\t2\n#define XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define XSTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define XSTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define XSTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t\t0\n#define XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t1\n#define XSTORM_IWARP_CONN_AG_CTX_CF4EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF4EN_SHIFT\t\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_CF5EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF5EN_SHIFT\t\t\t3\n#define XSTORM_IWARP_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF7EN_SHIFT\t\t\t5\n#define XSTORM_IWARP_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF8EN_SHIFT\t\t\t6\n#define XSTORM_IWARP_CONN_AG_CTX_CF9EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF9EN_SHIFT\t\t\t7\n\tu8 flags9;\n#define XSTORM_IWARP_CONN_AG_CTX_CF10EN_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define XSTORM_IWARP_CONN_AG_CTX_CF11EN_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define XSTORM_IWARP_CONN_AG_CTX_CF12EN_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_CF13EN_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_EN_SHIFT\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_CF15EN_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF15EN_SHIFT\t\t\t5\n#define XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_EN_MASK 0x1\n#define XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_EN_SHIFT 6\n#define XSTORM_IWARP_CONN_AG_CTX_CF17EN_MASK\t\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF17EN_SHIFT\t\t\t7\n\tu8 flags10;\n#define XSTORM_IWARP_CONN_AG_CTX_CF18EN_MASK\t\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_EN_SHIFT\t\t1\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_EN_SHIFT\t\t3\n#define XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_EN_MASK               0x1\n#define XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_EN_SHIFT              5\n#define XSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t\t6\n#define XSTORM_IWARP_CONN_AG_CTX_MORE_TO_SEND_RULE_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_MORE_TO_SEND_RULE_EN_SHIFT\t7\n\tu8 flags11;\n#define XSTORM_IWARP_CONN_AG_CTX_TX_BLOCKED_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_TX_BLOCKED_EN_SHIFT\t0\n#define XSTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t1\n#define XSTORM_IWARP_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RESERVED3_SHIFT\t2\n#define XSTORM_IWARP_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE5EN_SHIFT\t3\n#define XSTORM_IWARP_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE6EN_SHIFT\t4\n#define XSTORM_IWARP_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE7EN_SHIFT\t5\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define XSTORM_IWARP_CONN_AG_CTX_RULE9EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE9EN_SHIFT\t7\n\tu8 flags12;\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_NOT_EMPTY_RULE_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_NOT_EMPTY_RULE_EN_SHIFT\t0\n#define XSTORM_IWARP_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED2_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED2_SHIFT\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED3_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED3_SHIFT\t\t3\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_FENCE_RULE_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_SQ_FENCE_RULE_EN_SHIFT\t4\n#define XSTORM_IWARP_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define XSTORM_IWARP_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE16EN_SHIFT\t\t6\n#define XSTORM_IWARP_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define XSTORM_IWARP_CONN_AG_CTX_IRQ_NOT_EMPTY_RULE_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_IRQ_NOT_EMPTY_RULE_EN_SHIFT\t0\n#define XSTORM_IWARP_CONN_AG_CTX_HQ_NOT_FULL_RULE_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_HQ_NOT_FULL_RULE_EN_SHIFT\t1\n#define XSTORM_IWARP_CONN_AG_CTX_ORQ_RD_FENCE_RULE_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_ORQ_RD_FENCE_RULE_EN_SHIFT\t2\n#define XSTORM_IWARP_CONN_AG_CTX_RULE21EN_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_RULE21EN_SHIFT\t\t3\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED6_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED6_SHIFT\t\t4\n#define XSTORM_IWARP_CONN_AG_CTX_ORQ_NOT_FULL_RULE_EN_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_ORQ_NOT_FULL_RULE_EN_SHIFT\t5\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED8_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED8_SHIFT\t\t6\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED9_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED9_SHIFT\t\t7\n\tu8 flags14;\n#define XSTORM_IWARP_CONN_AG_CTX_BIT16_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT16_SHIFT\t\t0\n#define XSTORM_IWARP_CONN_AG_CTX_BIT17_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT17_SHIFT\t\t1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT18_MASK\t\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_BIT18_SHIFT\t\t2\n#define XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED1_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED1_SHIFT\t3\n#define XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED2_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED2_SHIFT\t4\n#define XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED3_MASK\t0x1\n#define XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED3_SHIFT\t5\n#define XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_MASK\t0x3\n#define XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\t__le16 sq_comp_cons;\n\t__le16 sq_tx_cons;\n\t__le16 sq_prod;\n\t__le16 word5;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 more_to_send_seq;\n\t__le32 reg4;\n\t__le32 rewinded_snd_max_or_term_opcode;\n\t__le32 rd_msn;\n\t__le16 irq_prod_via_msdm;\n\t__le16 irq_cons;\n\t__le16 hq_cons_th_or_mpa_data;\n\t__le16 hq_cons;\n\t__le32 atom_msn;\n\t__le32 orq_cons;\n\t__le32 orq_cons_th;\n\tu8 byte7;\n\tu8 wqe_data_pad_bytes;\n\tu8 max_ord;\n\tu8 former_hq_prod;\n\tu8 irq_prod_via_msem;\n\tu8 byte12;\n\tu8 max_pkt_pdu_size_lo;\n\tu8 max_pkt_pdu_size_hi;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 e5_reserved4;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 shared_queue_page_addr_lo;\n\t__le32 shared_queue_page_addr_hi;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n};\n\nstruct tstorm_iwarp_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define TSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define TSTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define TSTORM_IWARP_CONN_AG_CTX_BIT2_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_BIT2_SHIFT\t\t2\n#define TSTORM_IWARP_CONN_AG_CTX_MSTORM_FLUSH_OR_TERMINATE_SENT_MASK  0x1\n#define TSTORM_IWARP_CONN_AG_CTX_MSTORM_FLUSH_OR_TERMINATE_SENT_SHIFT 3\n#define TSTORM_IWARP_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define TSTORM_IWARP_CONN_AG_CTX_CACHED_ORQ_MASK\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_CACHED_ORQ_SHIFT\t5\n#define TSTORM_IWARP_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t\t6\n\tu8 flags1;\n#define TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_MASK\t\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_SHIFT\t\t0\n#define TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_MASK\t\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_SHIFT\t2\n#define TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t4\n#define TSTORM_IWARP_CONN_AG_CTX_CF4_MASK\t\t\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_CF4_SHIFT\t\t\t6\n\tu8 flags2;\n#define TSTORM_IWARP_CONN_AG_CTX_CF5_MASK\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_CF5_SHIFT\t0\n#define TSTORM_IWARP_CONN_AG_CTX_CF6_MASK\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_CF6_SHIFT\t2\n#define TSTORM_IWARP_CONN_AG_CTX_CF7_MASK\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_CF7_SHIFT\t4\n#define TSTORM_IWARP_CONN_AG_CTX_CF8_MASK\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPLETE_MASK 0x3\n#define TSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPLETE_SHIFT 0\n#define TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_MASK\t0x3\n#define TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_SHIFT\t2\n#define TSTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t\t\t4\n#define TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_EN_MASK\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_EN_SHIFT\t\t\t5\n#define TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_EN_SHIFT\t\t6\n#define TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t\t7\n\tu8 flags4;\n#define TSTORM_IWARP_CONN_AG_CTX_CF4EN_MASK\t\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_CF4EN_SHIFT\t\t\t\t0\n#define TSTORM_IWARP_CONN_AG_CTX_CF5EN_MASK\t\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_CF5EN_SHIFT\t\t\t\t1\n#define TSTORM_IWARP_CONN_AG_CTX_CF6EN_MASK\t\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t\t2\n#define TSTORM_IWARP_CONN_AG_CTX_CF7EN_MASK\t\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_CF7EN_SHIFT\t\t\t\t3\n#define TSTORM_IWARP_CONN_AG_CTX_CF8EN_MASK\t\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_CF8EN_SHIFT\t\t\t\t4\n#define TSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPL_EN_MASK 0x1\n#define\tTSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPL_EN_SHIFT 5\n#define TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_EN_MASK\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_EN_SHIFT\t6\n#define TSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags5;\n#define TSTORM_IWARP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define TSTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t\t1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define TSTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define TSTORM_IWARP_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define TSTORM_IWARP_CONN_AG_CTX_SND_SQ_CONS_RULE_MASK\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_SND_SQ_CONS_RULE_SHIFT\t5\n#define TSTORM_IWARP_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define TSTORM_IWARP_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define TSTORM_IWARP_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 unaligned_nxt_seq;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 orq_cache_idx;\n\tu8 hq_prod;\n\t__le16 sq_tx_cons_th;\n\tu8 orq_prod;\n\tu8 irq_cons;\n\t__le16 sq_tx_cons;\n\t__le16 conn_dpi;\n\t__le16 rq_prod;\n\t__le32 snd_seq;\n\t__le32 last_hq_sequence;\n};\n\n \nstruct tstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[60];\n};\n\n \nstruct mstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[32];\n};\n\n \nstruct ustorm_iwarp_conn_st_ctx {\n\tstruct regpair reserved[14];\n};\n\n \nstruct iwarp_conn_context {\n\tstruct ystorm_iwarp_conn_st_ctx ystorm_st_context;\n\tstruct regpair ystorm_st_padding[2];\n\tstruct pstorm_iwarp_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct xstorm_iwarp_conn_st_ctx xstorm_st_context;\n\tstruct xstorm_iwarp_conn_ag_ctx xstorm_ag_context;\n\tstruct tstorm_iwarp_conn_ag_ctx tstorm_ag_context;\n\tstruct timers_context timer_context;\n\tstruct ustorm_rdma_conn_ag_ctx ustorm_ag_context;\n\tstruct tstorm_iwarp_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct mstorm_iwarp_conn_st_ctx mstorm_st_context;\n\tstruct ustorm_iwarp_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n};\n\n \nstruct iwarp_create_qp_ramrod_data {\n\tu8 flags;\n#define IWARP_CREATE_QP_RAMROD_DATA_FMR_AND_RESERVED_EN_MASK\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_FMR_AND_RESERVED_EN_SHIFT\t0\n#define IWARP_CREATE_QP_RAMROD_DATA_SIGNALED_COMP_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_SIGNALED_COMP_SHIFT\t\t1\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t2\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t3\n#define IWARP_CREATE_QP_RAMROD_DATA_ATOMIC_EN_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t4\n#define IWARP_CREATE_QP_RAMROD_DATA_SRQ_FLG_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_SRQ_FLG_SHIFT\t\t5\n#define IWARP_CREATE_QP_RAMROD_DATA_LOW_LATENCY_QUEUE_EN_MASK\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_LOW_LATENCY_QUEUE_EN_SHIFT\t6\n#define IWARP_CREATE_QP_RAMROD_DATA_RESERVED0_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_RESERVED0_SHIFT\t\t7\n\tu8 reserved1;\n\t__le16 pd;\n\t__le16 sq_num_pages;\n\t__le16 rq_num_pages;\n\t__le32 reserved3[2];\n\tstruct regpair qp_handle_for_cqe;\n\tstruct rdma_srq_id srq_id;\n\t__le32 cq_cid_for_sq;\n\t__le32 cq_cid_for_rq;\n\t__le16 dpi;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\tu8 reserved2[6];\n};\n\n \nenum iwarp_eqe_async_opcode {\n\tIWARP_EVENT_TYPE_ASYNC_CONNECT_COMPLETE,\n\tIWARP_EVENT_TYPE_ASYNC_ENHANCED_MPA_REPLY_ARRIVED,\n\tIWARP_EVENT_TYPE_ASYNC_MPA_HANDSHAKE_COMPLETE,\n\tIWARP_EVENT_TYPE_ASYNC_CID_CLEANED,\n\tIWARP_EVENT_TYPE_ASYNC_EXCEPTION_DETECTED,\n\tIWARP_EVENT_TYPE_ASYNC_QP_IN_ERROR_STATE,\n\tIWARP_EVENT_TYPE_ASYNC_CQ_OVERFLOW,\n\tIWARP_EVENT_TYPE_ASYNC_SRQ_LIMIT,\n\tIWARP_EVENT_TYPE_ASYNC_SRQ_EMPTY,\n\tMAX_IWARP_EQE_ASYNC_OPCODE\n};\n\nstruct iwarp_eqe_data_mpa_async_completion {\n\t__le16 ulp_data_len;\n\tu8 rtr_type_sent;\n\tu8 reserved[5];\n};\n\nstruct iwarp_eqe_data_tcp_async_completion {\n\t__le16 ulp_data_len;\n\tu8 mpa_handshake_mode;\n\tu8 reserved[5];\n};\n\n \nenum iwarp_eqe_sync_opcode {\n\tIWARP_EVENT_TYPE_TCP_OFFLOAD = 13,\n\tIWARP_EVENT_TYPE_MPA_OFFLOAD,\n\tIWARP_EVENT_TYPE_MPA_OFFLOAD_SEND_RTR,\n\tIWARP_EVENT_TYPE_CREATE_QP,\n\tIWARP_EVENT_TYPE_QUERY_QP,\n\tIWARP_EVENT_TYPE_MODIFY_QP,\n\tIWARP_EVENT_TYPE_DESTROY_QP,\n\tIWARP_EVENT_TYPE_ABORT_TCP_OFFLOAD,\n\tMAX_IWARP_EQE_SYNC_OPCODE\n};\n\n \nenum iwarp_fw_return_code {\n\tIWARP_CONN_ERROR_TCP_CONNECT_INVALID_PACKET = 6,\n\tIWARP_CONN_ERROR_TCP_CONNECTION_RST,\n\tIWARP_CONN_ERROR_TCP_CONNECT_TIMEOUT,\n\tIWARP_CONN_ERROR_MPA_ERROR_REJECT,\n\tIWARP_CONN_ERROR_MPA_NOT_SUPPORTED_VER,\n\tIWARP_CONN_ERROR_MPA_RST,\n\tIWARP_CONN_ERROR_MPA_FIN,\n\tIWARP_CONN_ERROR_MPA_RTR_MISMATCH,\n\tIWARP_CONN_ERROR_MPA_INSUF_IRD,\n\tIWARP_CONN_ERROR_MPA_INVALID_PACKET,\n\tIWARP_CONN_ERROR_MPA_LOCAL_ERROR,\n\tIWARP_CONN_ERROR_MPA_TIMEOUT,\n\tIWARP_CONN_ERROR_MPA_TERMINATE,\n\tIWARP_QP_IN_ERROR_GOOD_CLOSE,\n\tIWARP_QP_IN_ERROR_BAD_CLOSE,\n\tIWARP_EXCEPTION_DETECTED_LLP_CLOSED,\n\tIWARP_EXCEPTION_DETECTED_LLP_RESET,\n\tIWARP_EXCEPTION_DETECTED_IRQ_FULL,\n\tIWARP_EXCEPTION_DETECTED_RQ_EMPTY,\n\tIWARP_EXCEPTION_DETECTED_LLP_TIMEOUT,\n\tIWARP_EXCEPTION_DETECTED_REMOTE_PROTECTION_ERROR,\n\tIWARP_EXCEPTION_DETECTED_CQ_OVERFLOW,\n\tIWARP_EXCEPTION_DETECTED_LOCAL_CATASTROPHIC,\n\tIWARP_EXCEPTION_DETECTED_LOCAL_ACCESS_ERROR,\n\tIWARP_EXCEPTION_DETECTED_REMOTE_OPERATION_ERROR,\n\tIWARP_EXCEPTION_DETECTED_TERMINATE_RECEIVED,\n\tMAX_IWARP_FW_RETURN_CODE\n};\n\n \nstruct iwarp_init_func_params {\n\tu8 ll2_ooo_q_index;\n\tu8 reserved1[7];\n};\n\n \nstruct iwarp_init_func_ramrod_data {\n\tstruct rdma_init_func_ramrod_data rdma;\n\tstruct tcp_init_params tcp;\n\tstruct iwarp_init_func_params iwarp;\n};\n\n \nenum iwarp_modify_qp_new_state_type {\n\tIWARP_MODIFY_QP_STATE_CLOSING = 1,\n\tIWARP_MODIFY_QP_STATE_ERROR = 2,\n\tMAX_IWARP_MODIFY_QP_NEW_STATE_TYPE\n};\n\n \nstruct iwarp_modify_qp_ramrod_data {\n\t__le16 transition_to_state;\n\t__le16 flags;\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t0\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t1\n#define IWARP_MODIFY_QP_RAMROD_DATA_ATOMIC_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t2\n#define IWARP_MODIFY_QP_RAMROD_DATA_STATE_TRANS_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_STATE_TRANS_EN_SHIFT\t3\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_OPS_EN_FLG_MASK\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_OPS_EN_FLG_SHIFT\t4\n#define IWARP_MODIFY_QP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_MASK\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_SHIFT\t5\n#define IWARP_MODIFY_QP_RAMROD_DATA_RESERVED_MASK\t\t0x3FF\n#define IWARP_MODIFY_QP_RAMROD_DATA_RESERVED_SHIFT\t\t6\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\t__le32 reserved1[10];\n};\n\n \nstruct mpa_rq_params {\n\t__le32 ird;\n\t__le32 ord;\n};\n\n \nstruct mpa_ulp_buffer {\n\tstruct regpair addr;\n\t__le16 len;\n\t__le16 reserved[3];\n};\n\n \nstruct mpa_outgoing_params {\n\tu8 crc_needed;\n\tu8 reject;\n\tu8 reserved[6];\n\tstruct mpa_rq_params out_rq;\n\tstruct mpa_ulp_buffer outgoing_ulp_buffer;\n};\n\n \nstruct iwarp_mpa_offload_ramrod_data {\n\tstruct mpa_outgoing_params common;\n\t__le32 tcp_cid;\n\tu8 mode;\n\tu8 tcp_connect_side;\n\tu8 rtr_pref;\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RTR_SUPPORTED_MASK\t0x7\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RTR_SUPPORTED_SHIFT\t0\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RESERVED1_MASK\t\t0x1F\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RESERVED1_SHIFT\t\t3\n\tu8 reserved2;\n\tstruct mpa_ulp_buffer incoming_ulp_buffer;\n\tstruct regpair async_eqe_output_buf;\n\tstruct regpair handle_for_async;\n\tstruct regpair shared_queue_addr;\n\t__le32 additional_setup_time;\n\t__le16 rcv_wnd;\n\tu8 stats_counter_id;\n\tu8 reserved3[9];\n};\n\n \nstruct iwarp_offload_params {\n\tstruct mpa_ulp_buffer incoming_ulp_buffer;\n\tstruct regpair async_eqe_output_buf;\n\tstruct regpair handle_for_async;\n\t__le32 additional_setup_time;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\tu8 stats_counter_id;\n\tu8 mpa_mode;\n\tu8 src_vport_id;\n\tu8 reserved[5];\n};\n\n \nstruct iwarp_query_qp_output_params {\n\t__le32 flags;\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_ERROR_FLG_MASK\t0x1\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_ERROR_FLG_SHIFT\t0\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_RESERVED0_MASK\t0x7FFFFFFF\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_RESERVED0_SHIFT\t1\n\tu8 reserved1[4];\n};\n\n \nstruct iwarp_query_qp_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n \nenum iwarp_ramrod_cmd_id {\n\tIWARP_RAMROD_CMD_ID_TCP_OFFLOAD = 13,\n\tIWARP_RAMROD_CMD_ID_MPA_OFFLOAD,\n\tIWARP_RAMROD_CMD_ID_MPA_OFFLOAD_SEND_RTR,\n\tIWARP_RAMROD_CMD_ID_CREATE_QP,\n\tIWARP_RAMROD_CMD_ID_QUERY_QP,\n\tIWARP_RAMROD_CMD_ID_MODIFY_QP,\n\tIWARP_RAMROD_CMD_ID_DESTROY_QP,\n\tIWARP_RAMROD_CMD_ID_ABORT_TCP_OFFLOAD,\n\tMAX_IWARP_RAMROD_CMD_ID\n};\n\n \nstruct iwarp_rxmit_stats_drv {\n\tstruct regpair tx_go_to_slow_start_event_cnt;\n\tstruct regpair tx_fast_retransmit_event_cnt;\n};\n\n \nstruct iwarp_tcp_offload_ramrod_data {\n\tstruct tcp_offload_params_opt2 tcp;\n\tstruct iwarp_offload_params iwarp;\n};\n\n \nenum mpa_negotiation_mode {\n\tMPA_NEGOTIATION_TYPE_BASIC = 1,\n\tMPA_NEGOTIATION_TYPE_ENHANCED = 2,\n\tMAX_MPA_NEGOTIATION_MODE\n};\n\n \nenum mpa_rtr_type {\n\tMPA_RTR_TYPE_NONE = 0,\n\tMPA_RTR_TYPE_ZERO_SEND = 1,\n\tMPA_RTR_TYPE_ZERO_WRITE = 2,\n\tMPA_RTR_TYPE_ZERO_SEND_AND_WRITE = 3,\n\tMPA_RTR_TYPE_ZERO_READ = 4,\n\tMPA_RTR_TYPE_ZERO_SEND_AND_READ = 5,\n\tMPA_RTR_TYPE_ZERO_WRITE_AND_READ = 6,\n\tMPA_RTR_TYPE_ZERO_SEND_AND_WRITE_AND_READ = 7,\n\tMAX_MPA_RTR_TYPE\n};\n\n \nstruct unaligned_opaque_data {\n\t__le16 first_mpa_offset;\n\tu8 tcp_payload_offset;\n\tu8 flags;\n#define UNALIGNED_OPAQUE_DATA_PKT_REACHED_WIN_RIGHT_EDGE_MASK\t0x1\n#define UNALIGNED_OPAQUE_DATA_PKT_REACHED_WIN_RIGHT_EDGE_SHIFT\t0\n#define UNALIGNED_OPAQUE_DATA_CONNECTION_CLOSED_MASK\t\t0x1\n#define UNALIGNED_OPAQUE_DATA_CONNECTION_CLOSED_SHIFT\t\t1\n#define UNALIGNED_OPAQUE_DATA_RESERVED_MASK\t\t\t0x3F\n#define UNALIGNED_OPAQUE_DATA_RESERVED_SHIFT\t\t\t2\n\t__le32 cid;\n};\n\nstruct mstorm_iwarp_conn_ag_ctx {\n\tu8 reserved;\n\tu8 state;\n\tu8 flags0;\n#define MSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define MSTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_MASK\t0x3\n#define MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_SHIFT\t2\n#define MSTORM_IWARP_CONN_AG_CTX_CF1_MASK\t\t\t0x3\n#define MSTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t\t\t4\n#define MSTORM_IWARP_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define MSTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t\t\t6\n\tu8 flags1;\n#define MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_EN_MASK\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_EN_SHIFT\t0\n#define MSTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define MSTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define MSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t\t3\n#define MSTORM_IWARP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_RULE1EN_SHIFT\t\t4\n#define MSTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t\t5\n#define MSTORM_IWARP_CONN_AG_CTX_RCQ_CONS_EN_MASK\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_RCQ_CONS_EN_SHIFT\t\t6\n#define MSTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define MSTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t\t7\n\t__le16 rcq_cons;\n\t__le16 rcq_cons_th;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct ustorm_iwarp_conn_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define USTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define USTORM_IWARP_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define USTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t\t2\n#define USTORM_IWARP_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define USTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t\t4\n#define USTORM_IWARP_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define USTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t\t6\n\tu8 flags1;\n#define USTORM_IWARP_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define USTORM_IWARP_CONN_AG_CTX_CF3_SHIFT\t\t0\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_MASK\t0x3\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_SHIFT\t2\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_MASK\t0x3\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_SHIFT\t4\n#define USTORM_IWARP_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define USTORM_IWARP_CONN_AG_CTX_CF6_SHIFT\t\t6\n\tu8 flags2;\n#define USTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t\t0\n#define USTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define USTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define USTORM_IWARP_CONN_AG_CTX_CF3EN_MASK\t\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CF3EN_SHIFT\t\t\t3\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_EN_SHIFT\t4\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_EN_MASK\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_EN_SHIFT\t\t5\n#define USTORM_IWARP_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t6\n#define USTORM_IWARP_CONN_AG_CTX_CQ_SE_EN_MASK\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CQ_SE_EN_SHIFT\t\t7\n\tu8 flags3;\n#define USTORM_IWARP_CONN_AG_CTX_CQ_EN_MASK\t\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_CQ_EN_SHIFT\t\t0\n#define USTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_IWARP_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_IWARP_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_IWARP_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_IWARP_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define USTORM_IWARP_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 cq_cons;\n\t__le32 cq_se_prod;\n\t__le32 cq_prod;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\nstruct ystorm_iwarp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_IWARP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define YSTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define YSTORM_IWARP_CONN_AG_CTX_CF0_MASK\t0x3\n#define YSTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t2\n#define YSTORM_IWARP_CONN_AG_CTX_CF1_MASK\t0x3\n#define YSTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t4\n#define YSTORM_IWARP_CONN_AG_CTX_CF2_MASK\t0x3\n#define YSTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define YSTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define YSTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define YSTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define YSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define YSTORM_IWARP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define YSTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define YSTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define YSTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define YSTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n \nstruct ystorm_fcoe_conn_st_ctx {\n\tu8 func_mode;\n\tu8 cos;\n\tu8 conf_version;\n\tu8 eth_hdr_size;\n\t__le16 stat_ram_addr;\n\t__le16 mtu;\n\t__le16 max_fc_payload_len;\n\t__le16 tx_max_fc_pay_len;\n\tu8 fcp_cmd_size;\n\tu8 fcp_rsp_size;\n\t__le16 mss;\n\tstruct regpair reserved;\n\t__le16 min_frame_size;\n\tu8 protection_info_flags;\n#define YSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_SHIFT\t0\n#define YSTORM_FCOE_CONN_ST_CTX_VALID_MASK\t\t\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_VALID_SHIFT\t\t\t1\n#define YSTORM_FCOE_CONN_ST_CTX_RESERVED1_MASK\t\t\t0x3F\n#define YSTORM_FCOE_CONN_ST_CTX_RESERVED1_SHIFT\t\t\t2\n\tu8 dst_protection_per_mss;\n\tu8 src_protection_per_mss;\n\tu8 ptu_log_page_size;\n\tu8 flags;\n#define YSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT\t0\n#define YSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_MASK\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_SHIFT\t1\n#define YSTORM_FCOE_CONN_ST_CTX_RSRV_MASK\t\t0x3F\n#define YSTORM_FCOE_CONN_ST_CTX_RSRV_SHIFT\t\t2\n\tu8 fcp_xfer_size;\n};\n\n \nstruct fcoe_vlan_fields {\n\t__le16 fields;\n#define FCOE_VLAN_FIELDS_VID_MASK\t0xFFF\n#define FCOE_VLAN_FIELDS_VID_SHIFT\t0\n#define FCOE_VLAN_FIELDS_CLI_MASK\t0x1\n#define FCOE_VLAN_FIELDS_CLI_SHIFT\t12\n#define FCOE_VLAN_FIELDS_PRI_MASK\t0x7\n#define FCOE_VLAN_FIELDS_PRI_SHIFT\t13\n};\n\n \nunion fcoe_vlan_field_union {\n\tstruct fcoe_vlan_fields fields;\n\t__le16 val;\n};\n\n \nunion fcoe_vlan_vif_field_union {\n\tunion fcoe_vlan_field_union vlan;\n\t__le16 vif;\n};\n\n \nstruct pstorm_fcoe_eth_context_section {\n\tu8 remote_addr_3;\n\tu8 remote_addr_2;\n\tu8 remote_addr_1;\n\tu8 remote_addr_0;\n\tu8 local_addr_1;\n\tu8 local_addr_0;\n\tu8 remote_addr_5;\n\tu8 remote_addr_4;\n\tu8 local_addr_5;\n\tu8 local_addr_4;\n\tu8 local_addr_3;\n\tu8 local_addr_2;\n\tunion fcoe_vlan_vif_field_union vif_outer_vlan;\n\t__le16 vif_outer_eth_type;\n\tunion fcoe_vlan_vif_field_union inner_vlan;\n\t__le16 inner_eth_type;\n};\n\n \nstruct pstorm_fcoe_conn_st_ctx {\n\tu8 func_mode;\n\tu8 cos;\n\tu8 conf_version;\n\tu8 rsrv;\n\t__le16 stat_ram_addr;\n\t__le16 mss;\n\tstruct regpair abts_cleanup_addr;\n\tstruct pstorm_fcoe_eth_context_section eth;\n\tu8 sid_2;\n\tu8 sid_1;\n\tu8 sid_0;\n\tu8 flags;\n#define PSTORM_FCOE_CONN_ST_CTX_VNTAG_VLAN_MASK\t\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_VNTAG_VLAN_SHIFT\t\t0\n#define PSTORM_FCOE_CONN_ST_CTX_SUPPORT_REC_RR_TOV_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_SUPPORT_REC_RR_TOV_SHIFT\t1\n#define PSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT\t\t2\n#define PSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_SHIFT\t\t3\n#define PSTORM_FCOE_CONN_ST_CTX_SINGLE_VLAN_FLAG_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_SINGLE_VLAN_FLAG_SHIFT\t\t4\n#define PSTORM_FCOE_CONN_ST_CTX_RESERVED_MASK\t\t\t0x7\n#define PSTORM_FCOE_CONN_ST_CTX_RESERVED_SHIFT\t\t\t5\n\tu8 did_2;\n\tu8 did_1;\n\tu8 did_0;\n\tu8 src_mac_index;\n\t__le16 rec_rr_tov_val;\n\tu8 q_relative_offset;\n\tu8 reserved1;\n};\n\n \nstruct xstorm_fcoe_conn_st_ctx {\n\tu8 func_mode;\n\tu8 src_mac_index;\n\tu8 conf_version;\n\tu8 cached_wqes_avail;\n\t__le16 stat_ram_addr;\n\tu8 flags;\n#define XSTORM_FCOE_CONN_ST_CTX_SQ_DEFERRED_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_SQ_DEFERRED_SHIFT\t\t0\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT\t\t1\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_ORIG_MASK\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_ORIG_SHIFT\t2\n#define XSTORM_FCOE_CONN_ST_CTX_LAST_QUEUE_HANDLED_MASK\t\t0x3\n#define XSTORM_FCOE_CONN_ST_CTX_LAST_QUEUE_HANDLED_SHIFT\t3\n#define XSTORM_FCOE_CONN_ST_CTX_RSRV_MASK\t\t\t0x7\n#define XSTORM_FCOE_CONN_ST_CTX_RSRV_SHIFT\t\t\t5\n\tu8 cached_wqes_offset;\n\tu8 reserved2;\n\tu8 eth_hdr_size;\n\tu8 seq_id;\n\tu8 max_conc_seqs;\n\t__le16 num_pages_in_pbl;\n\t__le16 reserved;\n\tstruct regpair sq_pbl_addr;\n\tstruct regpair sq_curr_page_addr;\n\tstruct regpair sq_next_page_addr;\n\tstruct regpair xferq_pbl_addr;\n\tstruct regpair xferq_curr_page_addr;\n\tstruct regpair xferq_next_page_addr;\n\tstruct regpair respq_pbl_addr;\n\tstruct regpair respq_curr_page_addr;\n\tstruct regpair respq_next_page_addr;\n\t__le16 mtu;\n\t__le16 tx_max_fc_pay_len;\n\t__le16 max_fc_payload_len;\n\t__le16 min_frame_size;\n\t__le16 sq_pbl_next_index;\n\t__le16 respq_pbl_next_index;\n\tu8 fcp_cmd_byte_credit;\n\tu8 fcp_rsp_byte_credit;\n\t__le16 protection_info;\n#define XSTORM_FCOE_CONN_ST_CTX_PROTECTION_PERF_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_PROTECTION_PERF_SHIFT\t\t0\n#define XSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_SHIFT\t1\n#define XSTORM_FCOE_CONN_ST_CTX_VALID_MASK\t\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_VALID_SHIFT\t\t\t2\n#define XSTORM_FCOE_CONN_ST_CTX_FRAME_PROT_ALIGNED_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_FRAME_PROT_ALIGNED_SHIFT\t3\n#define XSTORM_FCOE_CONN_ST_CTX_RESERVED3_MASK\t\t\t0xF\n#define XSTORM_FCOE_CONN_ST_CTX_RESERVED3_SHIFT\t\t\t4\n#define XSTORM_FCOE_CONN_ST_CTX_DST_PROTECTION_PER_MSS_MASK\t0xFF\n#define XSTORM_FCOE_CONN_ST_CTX_DST_PROTECTION_PER_MSS_SHIFT\t8\n\t__le16 xferq_pbl_next_index;\n\t__le16 page_size;\n\tu8 mid_seq;\n\tu8 fcp_xfer_byte_credit;\n\tu8 reserved1[2];\n\tstruct fcoe_wqe cached_wqes[16];\n};\n\nstruct xstorm_fcoe_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\tu8 flags1;\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED7_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED7_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED8_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED8_SHIFT\t1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED9_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED9_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define XSTORM_FCOE_CONN_AG_CTX_BIT12_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT12_SHIFT\t\t4\n#define XSTORM_FCOE_CONN_AG_CTX_BIT13_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT13_SHIFT\t\t5\n#define XSTORM_FCOE_CONN_AG_CTX_BIT14_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT14_SHIFT\t\t6\n#define XSTORM_FCOE_CONN_AG_CTX_BIT15_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT15_SHIFT\t\t7\n\tu8 flags2;\n#define XSTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF3_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_FCOE_CONN_AG_CTX_CF4_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_CF5_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_CF6_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF7_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define XSTORM_FCOE_CONN_AG_CTX_CF8_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_CF9_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_FCOE_CONN_AG_CTX_CF12_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF12_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_CF13_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF13_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_CF14_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF14_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF15_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define XSTORM_FCOE_CONN_AG_CTX_CF16_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF16_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_CF17_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF17_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_CF18_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF18_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_DQ_CF_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_DQ_CF_SHIFT\t6\n\tu8 flags7;\n#define XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define XSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define XSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define XSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define XSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define XSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define XSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define XSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_CF11EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF11EN_SHIFT\t1\n#define XSTORM_FCOE_CONN_AG_CTX_CF12EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF12EN_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_CF13EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF13EN_SHIFT\t3\n#define XSTORM_FCOE_CONN_AG_CTX_CF14EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF14EN_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF15EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF15EN_SHIFT\t5\n#define XSTORM_FCOE_CONN_AG_CTX_CF16EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF16EN_SHIFT\t6\n#define XSTORM_FCOE_CONN_AG_CTX_CF17EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF17EN_SHIFT\t7\n\tu8 flags10;\n#define XSTORM_FCOE_CONN_AG_CTX_CF18EN_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_SHIFT\t1\n#define XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED11_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED11_SHIFT\t3\n#define XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_CF23EN_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_CF23EN_SHIFT\t\t5\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED12_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED12_SHIFT\t6\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED13_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED13_SHIFT\t7\n\tu8 flags11;\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED14_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED14_SHIFT\t\t0\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED15_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED15_SHIFT\t\t1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED16_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESERVED16_SHIFT\t\t2\n#define XSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK\t\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define XSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define XSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK\t\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_SHIFT\t\t6\n#define XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_SHIFT\t7\n\tu8 flags12;\n#define XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_RULE11EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define XSTORM_FCOE_CONN_AG_CTX_RULE14EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_RULE15EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define XSTORM_FCOE_CONN_AG_CTX_RULE16EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define XSTORM_FCOE_CONN_AG_CTX_RULE17EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_RULE19EN_SHIFT\t\t1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_SHIFT\t\t2\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_SHIFT\t\t3\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_SHIFT\t\t4\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_SHIFT\t\t5\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_SHIFT\t\t6\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_SHIFT\t\t7\n\tu8 flags14;\n#define XSTORM_FCOE_CONN_AG_CTX_BIT16_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT16_SHIFT\t0\n#define XSTORM_FCOE_CONN_AG_CTX_BIT17_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT17_SHIFT\t1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT18_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT18_SHIFT\t2\n#define XSTORM_FCOE_CONN_AG_CTX_BIT19_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT19_SHIFT\t3\n#define XSTORM_FCOE_CONN_AG_CTX_BIT20_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT20_SHIFT\t4\n#define XSTORM_FCOE_CONN_AG_CTX_BIT21_MASK\t0x1\n#define XSTORM_FCOE_CONN_AG_CTX_BIT21_SHIFT\t5\n#define XSTORM_FCOE_CONN_AG_CTX_CF23_MASK\t0x3\n#define XSTORM_FCOE_CONN_AG_CTX_CF23_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 sq_cons;\n\t__le16 sq_prod;\n\t__le16 xferq_prod;\n\t__le16 xferq_cons;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 remain_io;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le16 respq_prod;\n\t__le16 respq_cons;\n\t__le16 word9;\n\t__le16 word10;\n\t__le32 reg7;\n\t__le32 reg8;\n};\n\n \nstruct ustorm_fcoe_conn_st_ctx {\n\tstruct regpair respq_pbl_addr;\n\t__le16 num_pages_in_pbl;\n\tu8 ptu_log_page_size;\n\tu8 log_page_size;\n\t__le16 respq_prod;\n\tu8 reserved[2];\n};\n\nstruct tstorm_fcoe_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define TSTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define TSTORM_FCOE_CONN_AG_CTX_BIT2_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_BIT2_SHIFT\t\t2\n#define TSTORM_FCOE_CONN_AG_CTX_BIT3_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_BIT3_SHIFT\t\t3\n#define TSTORM_FCOE_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define TSTORM_FCOE_CONN_AG_CTX_BIT5_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_BIT5_SHIFT\t\t5\n#define TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_MASK\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_SHIFT\t6\n\tu8 flags1;\n#define TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t\t0\n#define TSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t\t\t2\n#define TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT\t4\n#define TSTORM_FCOE_CONN_AG_CTX_CF4_MASK\t\t\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT\t\t\t6\n\tu8 flags2;\n#define TSTORM_FCOE_CONN_AG_CTX_CF5_MASK\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT\t0\n#define TSTORM_FCOE_CONN_AG_CTX_CF6_MASK\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT\t2\n#define TSTORM_FCOE_CONN_AG_CTX_CF7_MASK\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT\t4\n#define TSTORM_FCOE_CONN_AG_CTX_CF8_MASK\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_FCOE_CONN_AG_CTX_CF9_MASK\t\t\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT\t\t\t0\n#define TSTORM_FCOE_CONN_AG_CTX_CF10_MASK\t\t\t0x3\n#define TSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT\t\t\t2\n#define TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_MASK\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_SHIFT\t4\n#define TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t5\n#define TSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t\t6\n#define TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT\t7\n\tu8 flags4;\n#define TSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT\t\t0\n#define TSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT\t\t1\n#define TSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT\t\t2\n#define TSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT\t\t3\n#define TSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT\t\t4\n#define TSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT\t\t5\n#define TSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT\t\t6\n#define TSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define TSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define TSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define TSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define TSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define TSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define TSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define TSTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define TSTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct ustorm_fcoe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_FCOE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define USTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define USTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define USTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t2\n#define USTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define USTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t4\n#define USTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define USTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define USTORM_FCOE_CONN_AG_CTX_CF3_MASK\t0x3\n#define USTORM_FCOE_CONN_AG_CTX_CF3_SHIFT\t0\n#define USTORM_FCOE_CONN_AG_CTX_CF4_MASK\t0x3\n#define USTORM_FCOE_CONN_AG_CTX_CF4_SHIFT\t2\n#define USTORM_FCOE_CONN_AG_CTX_CF5_MASK\t0x3\n#define USTORM_FCOE_CONN_AG_CTX_CF5_SHIFT\t4\n#define USTORM_FCOE_CONN_AG_CTX_CF6_MASK\t0x3\n#define USTORM_FCOE_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define USTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define USTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define USTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define USTORM_FCOE_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT\t\t3\n#define USTORM_FCOE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT\t\t4\n#define USTORM_FCOE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT\t\t5\n#define USTORM_FCOE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT\t\t6\n#define USTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define USTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define USTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define USTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\n \nstruct tstorm_fcoe_conn_st_ctx {\n\t__le16 stat_ram_addr;\n\t__le16 rx_max_fc_payload_len;\n\t__le16 e_d_tov_val;\n\tu8 flags;\n#define TSTORM_FCOE_CONN_ST_CTX_INC_SEQ_CNT_MASK\t0x1\n#define TSTORM_FCOE_CONN_ST_CTX_INC_SEQ_CNT_SHIFT\t0\n#define TSTORM_FCOE_CONN_ST_CTX_SUPPORT_CONF_MASK\t0x1\n#define TSTORM_FCOE_CONN_ST_CTX_SUPPORT_CONF_SHIFT\t1\n#define TSTORM_FCOE_CONN_ST_CTX_DEF_Q_IDX_MASK\t\t0x3F\n#define TSTORM_FCOE_CONN_ST_CTX_DEF_Q_IDX_SHIFT\t\t2\n\tu8 timers_cleanup_invocation_cnt;\n\t__le32 reserved1[2];\n\t__le32 dst_mac_address_bytes_0_to_3;\n\t__le16 dst_mac_address_bytes_4_to_5;\n\t__le16 ramrod_echo;\n\tu8 flags1;\n#define TSTORM_FCOE_CONN_ST_CTX_MODE_MASK\t0x3\n#define TSTORM_FCOE_CONN_ST_CTX_MODE_SHIFT\t0\n#define TSTORM_FCOE_CONN_ST_CTX_RESERVED_MASK\t0x3F\n#define TSTORM_FCOE_CONN_ST_CTX_RESERVED_SHIFT\t2\n\tu8 cq_relative_offset;\n\tu8 cmdq_relative_offset;\n\tu8 bdq_resource_id;\n\tu8 reserved0[4];\n};\n\nstruct mstorm_fcoe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define MSTORM_FCOE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define MSTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define MSTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define MSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t2\n#define MSTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define MSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t4\n#define MSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define MSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define MSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define MSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define MSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define MSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define MSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define MSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define MSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define MSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define MSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\n \nstruct fcoe_mstorm_fcoe_conn_st_ctx_fp {\n\t__le16 xfer_prod;\n\tu8 num_cqs;\n\tu8 reserved1;\n\tu8 protection_info;\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_SUPPORT_PROTECTION_MASK  0x1\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_SUPPORT_PROTECTION_SHIFT 0\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_VALID_MASK               0x1\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_VALID_SHIFT              1\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_RESERVED0_MASK           0x3F\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_RESERVED0_SHIFT          2\n\tu8 q_relative_offset;\n\tu8 reserved2[2];\n};\n\n \nstruct fcoe_mstorm_fcoe_conn_st_ctx_non_fp {\n\t__le16 conn_id;\n\t__le16 stat_ram_addr;\n\t__le16 num_pages_in_pbl;\n\tu8 ptu_log_page_size;\n\tu8 log_page_size;\n\t__le16 unsolicited_cq_count;\n\t__le16 cmdq_count;\n\tu8 bdq_resource_id;\n\tu8 reserved0[3];\n\tstruct regpair xferq_pbl_addr;\n\tstruct regpair reserved1;\n\tstruct regpair reserved2[3];\n};\n\n \nstruct mstorm_fcoe_conn_st_ctx {\n\tstruct fcoe_mstorm_fcoe_conn_st_ctx_fp fp;\n\tstruct fcoe_mstorm_fcoe_conn_st_ctx_non_fp non_fp;\n};\n\n \nstruct fcoe_conn_context {\n\tstruct ystorm_fcoe_conn_st_ctx ystorm_st_context;\n\tstruct pstorm_fcoe_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct xstorm_fcoe_conn_st_ctx xstorm_st_context;\n\tstruct xstorm_fcoe_conn_ag_ctx xstorm_ag_context;\n\tstruct regpair xstorm_ag_padding[6];\n\tstruct ustorm_fcoe_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n\tstruct tstorm_fcoe_conn_ag_ctx tstorm_ag_context;\n\tstruct regpair tstorm_ag_padding[2];\n\tstruct timers_context timer_context;\n\tstruct ustorm_fcoe_conn_ag_ctx ustorm_ag_context;\n\tstruct tstorm_fcoe_conn_st_ctx tstorm_st_context;\n\tstruct mstorm_fcoe_conn_ag_ctx mstorm_ag_context;\n\tstruct mstorm_fcoe_conn_st_ctx mstorm_st_context;\n};\n\n \nstruct fcoe_conn_offload_ramrod_params {\n\tstruct fcoe_conn_offload_ramrod_data offload_ramrod_data;\n};\n\n \nstruct fcoe_conn_terminate_ramrod_params {\n\tstruct fcoe_conn_terminate_ramrod_data terminate_ramrod_data;\n};\n\n \nenum fcoe_event_type {\n\tFCOE_EVENT_INIT_FUNC,\n\tFCOE_EVENT_DESTROY_FUNC,\n\tFCOE_EVENT_STAT_FUNC,\n\tFCOE_EVENT_OFFLOAD_CONN,\n\tFCOE_EVENT_TERMINATE_CONN,\n\tFCOE_EVENT_ERROR,\n\tMAX_FCOE_EVENT_TYPE\n};\n\n \nstruct fcoe_init_ramrod_params {\n\tstruct fcoe_init_func_ramrod_data init_ramrod_data;\n};\n\n \nenum fcoe_ramrod_cmd_id {\n\tFCOE_RAMROD_CMD_ID_INIT_FUNC,\n\tFCOE_RAMROD_CMD_ID_DESTROY_FUNC,\n\tFCOE_RAMROD_CMD_ID_STAT_FUNC,\n\tFCOE_RAMROD_CMD_ID_OFFLOAD_CONN,\n\tFCOE_RAMROD_CMD_ID_TERMINATE_CONN,\n\tMAX_FCOE_RAMROD_CMD_ID\n};\n\n \nstruct fcoe_stat_ramrod_params {\n\tstruct fcoe_stat_ramrod_data stat_ramrod_data;\n};\n\nstruct ystorm_fcoe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_FCOE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define YSTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define YSTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define YSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t2\n#define YSTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define YSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t4\n#define YSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define YSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define YSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define YSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define YSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define YSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define YSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define YSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define YSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define YSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n \nstruct ystorm_iscsi_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\n \nstruct pstorm_iscsi_tcp_conn_st_ctx {\n\t__le32 tcp[32];\n\t__le32 iscsi[4];\n};\n\n \nstruct xstorm_iscsi_tcp_conn_st_ctx {\n\t__le32 reserved_tcp[4];\n\t__le32 reserved_iscsi[44];\n};\n\nstruct xstorm_iscsi_conn_ag_ctx {\n\tu8 cdu_validation;\n\tu8 state;\n\tu8 flags0;\n#define XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM1_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM1_SHIFT\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RESERVED1_SHIFT\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RESERVED2_SHIFT\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT6_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT6_SHIFT\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT7_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT7_SHIFT\t\t7\n\tu8 flags1;\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT8_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT8_SHIFT\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT9_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT9_SHIFT\t\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT10_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT10_SHIFT\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT12_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT12_SHIFT\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT13_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT13_SHIFT\t\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT14_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT14_SHIFT\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_TX_TRUNCATE_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_TX_TRUNCATE_SHIFT\t7\n\tu8 flags2;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t6\n\tu8 flags3;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF4_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF4_SHIFT\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_CF5_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF5_SHIFT\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_CF6_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF6_SHIFT\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_CF7_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF8_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF8_SHIFT\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_CF9_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF9_SHIFT\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_CF10_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF10_SHIFT\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_CF11_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF12_MASK\t\t\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF12_SHIFT\t\t\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_CF13_MASK\t\t\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF13_SHIFT\t\t\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_CF14_MASK\t\t\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF14_SHIFT\t\t\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_SHIFT\t6\n\tu8 flags6;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF16_MASK\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF16_SHIFT\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_CF17_MASK\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF17_SHIFT\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_CF18_MASK\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF18_SHIFT\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_SHIFT\t6\n\tu8 flags7;\n#define XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_SHIFT\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_SHIFT\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_MASK\t\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_SHIFT\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t\t7\n\tu8 flags8;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF4EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF4EN_SHIFT\t\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_CF5EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF5EN_SHIFT\t\t\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF6EN_SHIFT\t\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF7EN_SHIFT\t\t\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF8EN_SHIFT\t\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_CF9EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF9EN_SHIFT\t\t\t7\n\tu8 flags9;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF10EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_CF11EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF12EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_CF13EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_CF14EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF14EN_SHIFT\t\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_EN_SHIFT\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_CF16EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF16EN_SHIFT\t\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_CF17EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF17EN_SHIFT\t\t\t7\n\tu8 flags10;\n#define XSTORM_ISCSI_CONN_AG_CTX_CF18EN_MASK\t\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_CF18EN_SHIFT\t\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_EN_SHIFT\t\t\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_EN_SHIFT\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_EN_SHIFT\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_EN_SHIFT\t\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_MORE_TO_SEND_DEC_RULE_EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_MORE_TO_SEND_DEC_RULE_EN_SHIFT\t7\n\tu8 flags11;\n#define XSTORM_ISCSI_CONN_AG_CTX_TX_BLOCKED_EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_TX_BLOCKED_EN_SHIFT\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RESERVED3_SHIFT\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE5EN_SHIFT\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE6EN_SHIFT\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE7EN_SHIFT\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE9EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE9EN_SHIFT\t7\n\tu8 flags12;\n#define XSTORM_ISCSI_CONN_AG_CTX_SQ_DEC_RULE_EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_SQ_DEC_RULE_EN_SHIFT\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED2_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED2_SHIFT\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED3_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED3_SHIFT\t\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE14EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE14EN_SHIFT\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE16EN_SHIFT\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define XSTORM_ISCSI_CONN_AG_CTX_R2TQ_DEC_RULE_EN_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_R2TQ_DEC_RULE_EN_SHIFT\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_HQ_DEC_RULE_EN_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_HQ_DEC_RULE_EN_SHIFT\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED4_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED4_SHIFT\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED5_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED5_SHIFT\t\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED6_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED6_SHIFT\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED7_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED7_SHIFT\t\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED8_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED8_SHIFT\t\t6\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED9_MASK\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED9_SHIFT\t\t7\n\tu8 flags14;\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT16_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT16_SHIFT\t\t\t0\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT17_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT17_SHIFT\t\t\t1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT18_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT18_SHIFT\t\t\t2\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT19_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT19_SHIFT\t\t\t3\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT20_MASK\t\t\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_BIT20_SHIFT\t\t\t4\n#define XSTORM_ISCSI_CONN_AG_CTX_DUMMY_READ_DONE_MASK\t0x1\n#define XSTORM_ISCSI_CONN_AG_CTX_DUMMY_READ_DONE_SHIFT\t5\n#define XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_MASK\t0x3\n#define XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\t__le16 dummy_dorq_var;\n\t__le16 sq_cons;\n\t__le16 sq_prod;\n\t__le16 word5;\n\t__le16 slow_io_total_data_tx_update;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 more_to_send_seq;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 hq_scan_next_relevant_ack;\n\t__le16 r2tq_prod;\n\t__le16 r2tq_cons;\n\t__le16 hq_prod;\n\t__le16 hq_cons;\n\t__le32 remain_seq;\n\t__le32 bytes_to_next_pdu;\n\t__le32 hq_tcp_seq;\n\tu8 byte7;\n\tu8 byte8;\n\tu8 byte9;\n\tu8 byte10;\n\tu8 byte11;\n\tu8 byte12;\n\tu8 byte13;\n\tu8 byte14;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 word11;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 exp_stat_sn;\n\t__le32 ongoing_fast_rxmit_seq;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n};\n\nstruct tstorm_iscsi_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define TSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT2_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT2_SHIFT\t\t2\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT3_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT3_SHIFT\t\t3\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT5_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_BIT5_SHIFT\t\t5\n#define TSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t\t6\n\tu8 flags1;\n#define TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_MASK\t\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_SHIFT\t\t0\n#define TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_MASK\t\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_SHIFT\t\t2\n#define TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t4\n#define TSTORM_ISCSI_CONN_AG_CTX_CF4_MASK\t\t\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_CF4_SHIFT\t\t\t6\n\tu8 flags2;\n#define TSTORM_ISCSI_CONN_AG_CTX_CF5_MASK\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_CF5_SHIFT\t0\n#define TSTORM_ISCSI_CONN_AG_CTX_CF6_MASK\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_CF6_SHIFT\t2\n#define TSTORM_ISCSI_CONN_AG_CTX_CF7_MASK\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_CF7_SHIFT\t4\n#define TSTORM_ISCSI_CONN_AG_CTX_CF8_MASK\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_MASK\t\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_SHIFT\t\t0\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_MASK\t0x3\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_SHIFT\t2\n#define TSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t\t4\n#define TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_EN_SHIFT\t5\n#define TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_EN_SHIFT\t6\n#define TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t7\n\tu8 flags4;\n#define TSTORM_ISCSI_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_CF4EN_SHIFT\t\t0\n#define TSTORM_ISCSI_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_CF5EN_SHIFT\t\t1\n#define TSTORM_ISCSI_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_CF6EN_SHIFT\t\t2\n#define TSTORM_ISCSI_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_CF7EN_SHIFT\t\t3\n#define TSTORM_ISCSI_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_CF8EN_SHIFT\t\t4\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t5\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_EN_SHIFT\t6\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define TSTORM_ISCSI_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 rx_tcp_checksum_err_cnt;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 cid_offload_cnt;\n\tu8 byte3;\n\t__le16 word0;\n};\n\nstruct ustorm_iscsi_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define USTORM_ISCSI_CONN_AG_CTX_BIT0_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_BIT0_SHIFT\t0\n#define USTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t1\n#define USTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t0x3\n#define USTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t2\n#define USTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t0x3\n#define USTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t4\n#define USTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t0x3\n#define USTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define USTORM_ISCSI_CONN_AG_CTX_CF3_MASK\t0x3\n#define USTORM_ISCSI_CONN_AG_CTX_CF3_SHIFT\t0\n#define USTORM_ISCSI_CONN_AG_CTX_CF4_MASK\t0x3\n#define USTORM_ISCSI_CONN_AG_CTX_CF4_SHIFT\t2\n#define USTORM_ISCSI_CONN_AG_CTX_CF5_MASK\t0x3\n#define USTORM_ISCSI_CONN_AG_CTX_CF5_SHIFT\t4\n#define USTORM_ISCSI_CONN_AG_CTX_CF6_MASK\t0x3\n#define USTORM_ISCSI_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define USTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define USTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define USTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define USTORM_ISCSI_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_CF3EN_SHIFT\t\t3\n#define USTORM_ISCSI_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_CF4EN_SHIFT\t\t4\n#define USTORM_ISCSI_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_CF5EN_SHIFT\t\t5\n#define USTORM_ISCSI_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_CF6EN_SHIFT\t\t6\n#define USTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define USTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define USTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define USTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define USTORM_ISCSI_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define USTORM_ISCSI_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define USTORM_ISCSI_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define USTORM_ISCSI_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define USTORM_ISCSI_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\n \nstruct tstorm_iscsi_conn_st_ctx {\n\t__le32 reserved[44];\n};\n\nstruct mstorm_iscsi_conn_ag_ctx {\n\tu8 reserved;\n\tu8 state;\n\tu8 flags0;\n#define MSTORM_ISCSI_CONN_AG_CTX_BIT0_MASK\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_BIT0_SHIFT\t0\n#define MSTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t1\n#define MSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t0x3\n#define MSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t2\n#define MSTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t0x3\n#define MSTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t4\n#define MSTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t0x3\n#define MSTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define MSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define MSTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define MSTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define MSTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\n \nstruct mstorm_iscsi_tcp_conn_st_ctx {\n\t__le32 reserved_tcp[20];\n\t__le32 reserved_iscsi[12];\n};\n\n \nstruct ustorm_iscsi_conn_st_ctx {\n\t__le32 reserved[52];\n};\n\n \nstruct iscsi_conn_context {\n\tstruct ystorm_iscsi_conn_st_ctx ystorm_st_context;\n\tstruct pstorm_iscsi_tcp_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct pb_context xpb2_context;\n\tstruct xstorm_iscsi_tcp_conn_st_ctx xstorm_st_context;\n\tstruct regpair xstorm_st_padding[2];\n\tstruct xstorm_iscsi_conn_ag_ctx xstorm_ag_context;\n\tstruct tstorm_iscsi_conn_ag_ctx tstorm_ag_context;\n\tstruct regpair tstorm_ag_padding[2];\n\tstruct timers_context timer_context;\n\tstruct ustorm_iscsi_conn_ag_ctx ustorm_ag_context;\n\tstruct pb_context upb_context;\n\tstruct tstorm_iscsi_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct mstorm_iscsi_conn_ag_ctx mstorm_ag_context;\n\tstruct mstorm_iscsi_tcp_conn_st_ctx mstorm_st_context;\n\tstruct ustorm_iscsi_conn_st_ctx ustorm_st_context;\n};\n\n \nstruct iscsi_init_ramrod_params {\n\tstruct iscsi_spe_func_init iscsi_init_spe;\n\tstruct tcp_init_params tcp_init;\n};\n\nstruct ystorm_iscsi_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define YSTORM_ISCSI_CONN_AG_CTX_BIT0_MASK\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_BIT0_SHIFT\t0\n#define YSTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t1\n#define YSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t0x3\n#define YSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t2\n#define YSTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t0x3\n#define YSTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t4\n#define YSTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t0x3\n#define YSTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define YSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define YSTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define YSTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define YSTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}