#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e6276a0030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e627690220 .scope module, "tb_alu_bin" "tb_alu_bin" 3 3;
 .timescale -9 -12;
v000001e627744a10_0 .net "ALUFlags", 4 0, v000001e6277420d0_0;  1 drivers
v000001e627744ab0_0 .var "a", 15 0;
v000001e6277454b0_0 .var "b", 15 0;
v000001e627745550_0 .var "expected", 15 0;
v000001e6277455f0_0 .var "expectedFlags", 4 0;
v000001e627745730_0 .var "op", 1 0;
v000001e6277457d0_0 .net "y", 15 0, v000001e627746ef0_0;  1 drivers
S_000001e6276a2290 .scope module, "DUT" "alu" 3 14, 4 8 0, S_000001e627690220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 16 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000001e6276a3e00 .param/l "BS" 1 4 31, +C4<00000000000000000000000000001111>;
P_000001e6276a3e38 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000100>;
P_000001e6276a3e70 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000000101>;
P_000001e6276a3ea8 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000001010>;
P_000001e6276a3ee0 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000001001>;
P_000001e6276a3f18 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000001111>;
P_000001e6276a3f50 .param/l "system" 0 4 8, +C4<00000000000000000000000000010000>;
L_000001e6278284c0 .functor NOT 1, L_000001e6277eda40, C4<0>, C4<0>, C4<0>;
L_000001e627828b50 .functor AND 1, L_000001e6277f5740, L_000001e6277f5a60, C4<1>, C4<1>;
L_000001e627828bc0 .functor AND 1, L_000001e6277f57e0, L_000001e6277f5880, C4<1>, C4<1>;
L_000001e627829e90 .functor OR 1, L_000001e6278271f0, L_000001e627829db0, C4<0>, C4<0>;
L_000001e62782a830 .functor OR 1, L_000001e627827340, L_000001e627829170, C4<0>, C4<0>;
v000001e6277420d0_0 .var "ALUFlags", 4 0;
v000001e6277423f0_0 .net *"_ivl_1", 0 0, L_000001e6277eda40;  1 drivers
L_000001e627782f28 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e627742530_0 .net/2u *"_ivl_12", 4 0, L_000001e627782f28;  1 drivers
v000001e627742670_0 .net *"_ivl_14", 0 0, L_000001e6277f5740;  1 drivers
L_000001e627782f70 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627742850_0 .net/2u *"_ivl_16", 9 0, L_000001e627782f70;  1 drivers
v000001e627742710_0 .net *"_ivl_18", 0 0, L_000001e6277f5a60;  1 drivers
v000001e6277427b0_0 .net *"_ivl_2", 0 0, L_000001e6278284c0;  1 drivers
L_000001e627782fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627742b70_0 .net/2u *"_ivl_22", 4 0, L_000001e627782fb8;  1 drivers
v000001e627742ad0_0 .net *"_ivl_24", 0 0, L_000001e6277f57e0;  1 drivers
L_000001e627783000 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627742cb0_0 .net/2u *"_ivl_26", 9 0, L_000001e627783000;  1 drivers
v000001e627743750_0 .net *"_ivl_28", 0 0, L_000001e6277f5880;  1 drivers
v000001e627742df0_0 .net *"_ivl_5", 14 0, L_000001e6277ed360;  1 drivers
v000001e627743430_0 .net "a", 15 0, v000001e627744ab0_0;  1 drivers
v000001e627743070_0 .var "a_exp", 4 0;
v000001e627743110_0 .var "a_frac", 9 0;
v000001e6277431b0_0 .var "a_is_zero", 0 0;
v000001e627743250_0 .net "add_y", 15 0, L_000001e6277e4440;  1 drivers
v000001e6277432f0_0 .net "any_neg_inf", 0 0, L_000001e62782a830;  1 drivers
v000001e627743390_0 .net "any_pos_inf", 0 0, L_000001e627829e90;  1 drivers
v000001e6277437f0_0 .net "b", 15 0, v000001e6277454b0_0;  1 drivers
v000001e627746270_0 .var "b_exp", 4 0;
v000001e627746b30_0 .var "b_frac", 9 0;
v000001e627745ff0_0 .var "b_is_zero", 0 0;
v000001e627744e70_0 .net "div_y", 15 0, L_000001e6277f4a20;  1 drivers
v000001e627746f90_0 .var "inx", 0 0;
v000001e627744fb0_0 .net "is_inv_a", 0 0, L_000001e627829e20;  1 drivers
v000001e627745eb0_0 .net "is_inv_b", 0 0, L_000001e627829f00;  1 drivers
v000001e627745190_0 .net "is_neg_inf_a", 0 0, L_000001e627827340;  1 drivers
v000001e6277464f0_0 .net "is_neg_inf_b", 0 0, L_000001e627829170;  1 drivers
v000001e627746310_0 .net "is_pos_inf_a", 0 0, L_000001e6278271f0;  1 drivers
v000001e6277463b0_0 .net "is_pos_inf_b", 0 0, L_000001e627829db0;  1 drivers
v000001e627744b50_0 .net "is_special", 0 0, L_000001e6276593c0;  1 drivers
v000001e627746450_0 .net "iv_div", 0 0, L_000001e6278279d0;  1 drivers
v000001e627744dd0_0 .net "iv_mul", 0 0, L_000001e627828680;  1 drivers
v000001e6277466d0_0 .var "iv_sel", 0 0;
v000001e6277450f0_0 .net "ix_add", 0 0, L_000001e6277fbb40;  1 drivers
v000001e627747030_0 .net "ix_div", 0 0, L_000001e6277f4de0;  1 drivers
v000001e627746590_0 .net "ix_mul", 0 0, L_000001e6277f2360;  1 drivers
v000001e627745690_0 .var "ix_sel", 0 0;
v000001e627746770_0 .net "ix_sub", 0 0, L_000001e62782f060;  1 drivers
v000001e627746bd0_0 .net "mul_y", 15 0, L_000001e6277f2860;  1 drivers
v000001e627744f10_0 .net "op", 1 0, v000001e627745730_0;  1 drivers
v000001e627745e10_0 .net "ov_add", 0 0, L_000001e6277e2320;  1 drivers
v000001e627745f50_0 .net "ov_div", 0 0, L_000001e6277f52e0;  1 drivers
v000001e627745050_0 .net "ov_mul", 0 0, L_000001e6277f18c0;  1 drivers
v000001e627746810_0 .var "ov_raw", 0 0;
v000001e627744c90_0 .net "ov_sub", 0 0, L_000001e6277edc20;  1 drivers
v000001e627744d30_0 .var "ovf", 0 0;
v000001e627745370_0 .var "r_exp", 4 0;
v000001e627744bf0_0 .var "r_frac", 9 0;
v000001e627746630_0 .var "r_is_inf", 0 0;
v000001e6277461d0_0 .var "r_is_sub", 0 0;
v000001e627745410_0 .var "r_is_zero", 0 0;
v000001e627745d70_0 .var "sign_res", 0 0;
v000001e6277468b0_0 .net "sp_exp", 4 0, L_000001e6277f4fc0;  1 drivers
v000001e627746090_0 .net "sp_frac", 9 0, L_000001e6277f54c0;  1 drivers
v000001e627746130_0 .net "special_div_zero", 0 0, L_000001e627659f90;  1 drivers
v000001e6277469f0_0 .net "special_invalid", 0 0, L_000001e627659270;  1 drivers
v000001e627745cd0_0 .net "special_is_denorm", 0 0, L_000001e627828bc0;  1 drivers
v000001e627746950_0 .net "special_is_inf", 0 0, L_000001e627828b50;  1 drivers
v000001e627746a90_0 .net "special_result", 15 0, v000001e627744290_0;  1 drivers
v000001e627746c70_0 .net "sub_y", 15 0, L_000001e6277ed180;  1 drivers
v000001e6277448d0_0 .net "un_add", 0 0, L_000001e6277fcd30;  1 drivers
v000001e627746d10_0 .net "un_div", 0 0, L_000001e6277f4ac0;  1 drivers
v000001e627745230_0 .net "un_mul", 0 0, L_000001e6277f15a0;  1 drivers
v000001e627746db0_0 .var "un_raw", 0 0;
v000001e627746e50_0 .net "un_sub", 0 0, L_000001e627827c70;  1 drivers
v000001e6277452d0_0 .var "unf", 0 0;
v000001e627746ef0_0 .var "y", 15 0;
v000001e627744970_0 .var "y_pre", 15 0;
v000001e6277459b0_0 .var "y_sel", 15 0;
E_000001e6275d2760/0 .event anyedge, v000001e62770c720_0, v000001e62770c5e0_0, v000001e627743070_0, v000001e627743110_0;
E_000001e6275d2760/1 .event anyedge, v000001e627746270_0, v000001e627746b30_0, v000001e627744010_0, v000001e627743570_0;
E_000001e6275d2760/2 .event anyedge, v000001e627743f70_0, v000001e6277434d0_0, v000001e62775eff0_0, v000001e62775dd30_0;
E_000001e6275d2760/3 .event anyedge, v000001e627746950_0, v000001e6277432f0_0, v000001e627743390_0, v000001e627745cd0_0;
E_000001e6275d2760/4 .event anyedge, v000001e627743c50_0, v000001e62770bc80_0, v000001e62770e8e0_0, v000001e62770e700_0;
E_000001e6275d2760/5 .event anyedge, v000001e62770e840_0, v000001e627759cd0_0, v000001e62775bdf0_0, v000001e62775c6b0_0;
E_000001e6275d2760/6 .event anyedge, v000001e62775dfb0_0, v000001e627727a90_0, v000001e627726f50_0, v000001e627716fe0_0;
E_000001e6275d2760/7 .event anyedge, v000001e627729430_0, v000001e62772a0b0_0, v000001e627714b00_0, v000001e627716b80_0;
E_000001e6275d2760/8 .event anyedge, v000001e627714a60_0, v000001e627716cc0_0, v000001e627718020_0, v000001e6277459b0_0;
E_000001e6275d2760/9 .event anyedge, v000001e627746810_0, v000001e627745d70_0, v000001e627744970_0, v000001e627745370_0;
E_000001e6275d2760/10 .event anyedge, v000001e627744bf0_0, v000001e627746630_0, v000001e6277461d0_0, v000001e627746db0_0;
E_000001e6275d2760/11 .event anyedge, v000001e627745410_0, v000001e6277431b0_0, v000001e627745ff0_0, v000001e627745690_0;
E_000001e6275d2760/12 .event anyedge, v000001e627744d30_0, v000001e6277452d0_0, v000001e6277466d0_0, v000001e627746f90_0;
E_000001e6275d2760 .event/or E_000001e6275d2760/0, E_000001e6275d2760/1, E_000001e6275d2760/2, E_000001e6275d2760/3, E_000001e6275d2760/4, E_000001e6275d2760/5, E_000001e6275d2760/6, E_000001e6275d2760/7, E_000001e6275d2760/8, E_000001e6275d2760/9, E_000001e6275d2760/10, E_000001e6275d2760/11, E_000001e6275d2760/12;
L_000001e6277eda40 .part v000001e6277454b0_0, 15, 1;
L_000001e6277ed360 .part v000001e6277454b0_0, 0, 15;
L_000001e6277ee080 .concat [ 15 1 0 0], L_000001e6277ed360, L_000001e6278284c0;
L_000001e6277f4fc0 .part v000001e627744290_0, 10, 5;
L_000001e6277f54c0 .part v000001e627744290_0, 0, 10;
L_000001e6277f5740 .cmp/eq 5, L_000001e6277f4fc0, L_000001e627782f28;
L_000001e6277f5a60 .cmp/eq 10, L_000001e6277f54c0, L_000001e627782f70;
L_000001e6277f57e0 .cmp/eq 5, L_000001e6277f4fc0, L_000001e627782fb8;
L_000001e6277f5880 .cmp/ne 10, L_000001e6277f54c0, L_000001e627783000;
S_000001e627695ac0 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 219 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001e627692cc0 .param/l "BS" 0 5 219, +C4<00000000000000000000000000001111>;
P_000001e627692cf8 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000100>;
P_000001e627692d30 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000001001>;
L_000001e62765bea0 .functor OR 1, L_000001e6277dcb00, L_000001e6277dd000, C4<0>, C4<0>;
L_000001e62765c300 .functor OR 1, L_000001e6277db660, L_000001e6277dc9c0, C4<0>, C4<0>;
L_000001e62765c370 .functor XOR 1, L_000001e6277dc420, L_000001e6277dbf20, C4<0>, C4<0>;
L_000001e62765c450 .functor AND 1, L_000001e62765c370, L_000001e6277da940, C4<1>, C4<1>;
L_000001e62765a8c0 .functor AND 1, L_000001e62765c450, L_000001e6277db160, C4<1>, C4<1>;
L_000001e62765a930 .functor NOT 10, L_000001e627747990, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e62765a9a0 .functor AND 1, L_000001e6277dae40, L_000001e6277db200, C4<1>, C4<1>;
L_000001e62765aa10 .functor NOT 10, L_000001e627748c50, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e62765cca0 .functor AND 1, L_000001e62765a9a0, L_000001e6277db7a0, C4<1>, C4<1>;
L_000001e62765cc30 .functor NOT 5, L_000001e6277482f0, C4<00000>, C4<00000>, C4<00000>;
L_000001e62765d020 .functor AND 1, L_000001e62765cca0, L_000001e6277dc6a0, C4<1>, C4<1>;
L_000001e62765c8b0 .functor NOT 5, L_000001e627747170, C4<00000>, C4<00000>, C4<00000>;
L_000001e62765cbc0 .functor AND 1, L_000001e62765d020, L_000001e6277dbc00, C4<1>, C4<1>;
L_000001e62765d3a0 .functor OR 1, L_000001e62765a8c0, L_000001e62765cbc0, C4<0>, C4<0>;
L_000001e6277fc0f0 .functor AND 1, L_000001e62765c370, L_000001e62765d3a0, C4<1>, C4<1>;
L_000001e6277fc1d0 .functor BUFZ 5, L_000001e6277e4120, C4<00000>, C4<00000>, C4<00000>;
L_000001e6277fbec0 .functor BUFZ 10, L_000001e6277e32c0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e6277fbb40 .functor BUFZ 1, L_000001e62765c300, C4<0>, C4<0>, C4<0>;
L_000001e6277fcd30 .functor AND 1, L_000001e6277e3540, L_000001e6277fbb40, C4<1>, C4<1>;
v000001e62770bc80_0 .net "F", 15 0, L_000001e6277e4440;  alias, 1 drivers
v000001e62770c5e0_0 .net "R", 15 0, v000001e6277454b0_0;  alias, 1 drivers
v000001e62770c720_0 .net "S", 15 0, v000001e627744ab0_0;  alias, 1 drivers
v000001e62770c360_0 .net *"_ivl_109", 0 0, L_000001e6277fc0f0;  1 drivers
L_000001e627780fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62770de40_0 .net/2u *"_ivl_110", 0 0, L_000001e627780fa8;  1 drivers
v000001e62770d3a0_0 .net *"_ivl_112", 0 0, L_000001e6277e2960;  1 drivers
v000001e62770ccc0_0 .net *"_ivl_117", 4 0, L_000001e6277fc1d0;  1 drivers
v000001e62770c4a0_0 .net *"_ivl_122", 9 0, L_000001e6277fbec0;  1 drivers
L_000001e627780ff0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e62770d760_0 .net/2u *"_ivl_125", 4 0, L_000001e627780ff0;  1 drivers
L_000001e627781038 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e62770d1c0_0 .net/2u *"_ivl_129", 4 0, L_000001e627781038;  1 drivers
v000001e62770dd00_0 .net *"_ivl_131", 0 0, L_000001e6277e3540;  1 drivers
L_000001e6277809c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e62770b8c0_0 .net/2u *"_ivl_16", 0 0, L_000001e6277809c0;  1 drivers
v000001e62770c2c0_0 .net *"_ivl_18", 10 0, L_000001e6277dad00;  1 drivers
L_000001e627780a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e62770c040_0 .net/2u *"_ivl_22", 0 0, L_000001e627780a08;  1 drivers
v000001e62770bd20_0 .net *"_ivl_24", 10 0, L_000001e6277db0c0;  1 drivers
L_000001e627780a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62770c180_0 .net/2u *"_ivl_28", 0 0, L_000001e627780a50;  1 drivers
L_000001e627780a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62770cfe0_0 .net/2u *"_ivl_32", 0 0, L_000001e627780a98;  1 drivers
v000001e62770c400_0 .net *"_ivl_41", 9 0, L_000001e6277db980;  1 drivers
v000001e62770ba00_0 .net *"_ivl_45", 9 0, L_000001e6277dc060;  1 drivers
v000001e62770d8a0_0 .net *"_ivl_52", 0 0, L_000001e6277dbac0;  1 drivers
v000001e62770dee0_0 .net *"_ivl_54", 0 0, L_000001e6277dc100;  1 drivers
v000001e62770db20_0 .net *"_ivl_56", 0 0, L_000001e6277dada0;  1 drivers
v000001e62770d940_0 .net *"_ivl_58", 0 0, L_000001e6277dc1a0;  1 drivers
v000001e62770c7c0_0 .net *"_ivl_60", 0 0, L_000001e6277dbb60;  1 drivers
v000001e62770c860_0 .net *"_ivl_62", 0 0, L_000001e6277dc380;  1 drivers
v000001e62770d120_0 .net *"_ivl_66", 0 0, L_000001e6277da940;  1 drivers
v000001e62770d300_0 .net *"_ivl_69", 0 0, L_000001e62765c450;  1 drivers
v000001e62770c900_0 .net *"_ivl_70", 0 0, L_000001e6277db160;  1 drivers
v000001e62770c9a0_0 .net *"_ivl_73", 0 0, L_000001e62765a8c0;  1 drivers
v000001e62770d9e0_0 .net *"_ivl_75", 0 0, L_000001e6277dae40;  1 drivers
v000001e62770cae0_0 .net *"_ivl_76", 9 0, L_000001e62765a930;  1 drivers
v000001e62770cb80_0 .net *"_ivl_79", 0 0, L_000001e6277db200;  1 drivers
v000001e627710820_0 .net *"_ivl_81", 0 0, L_000001e62765a9a0;  1 drivers
v000001e627710500_0 .net *"_ivl_82", 9 0, L_000001e62765aa10;  1 drivers
v000001e62770e200_0 .net *"_ivl_85", 0 0, L_000001e6277db7a0;  1 drivers
v000001e62770eb60_0 .net *"_ivl_87", 0 0, L_000001e62765cca0;  1 drivers
v000001e62770fc40_0 .net *"_ivl_88", 4 0, L_000001e62765cc30;  1 drivers
v000001e62770ec00_0 .net *"_ivl_91", 0 0, L_000001e6277dc6a0;  1 drivers
v000001e62770f380_0 .net *"_ivl_93", 0 0, L_000001e62765d020;  1 drivers
v000001e62770e980_0 .net *"_ivl_94", 4 0, L_000001e62765c8b0;  1 drivers
v000001e627710460_0 .net *"_ivl_97", 0 0, L_000001e6277dbc00;  1 drivers
v000001e62770e340_0 .net *"_ivl_99", 0 0, L_000001e62765cbc0;  1 drivers
v000001e62770ef20_0 .net "boolean1", 0 0, L_000001e6277db3e0;  1 drivers
v000001e62770efc0_0 .net "boolean2", 0 0, L_000001e62765c370;  1 drivers
v000001e62770fce0_0 .net "diff_exp1", 4 0, L_000001e6277484d0;  1 drivers
v000001e62770f100_0 .net "diff_exp2", 4 0, L_000001e6277dbca0;  1 drivers
v000001e62770f880_0 .net "e1", 4 0, L_000001e6277482f0;  1 drivers
v000001e62770e520_0 .net "e2", 4 0, L_000001e627747170;  1 drivers
v000001e62770fa60_0 .net "exp_aux", 4 0, L_000001e6277dbfc0;  1 drivers
v000001e62770fd80_0 .net "exp_sum_add", 4 0, L_000001e6276565d0;  1 drivers
v000001e62770eca0_0 .net "exp_sum_sub", 4 0, L_000001e6277fc7f0;  1 drivers
v000001e62770fec0_0 .net "final_exp", 4 0, L_000001e6277e4120;  1 drivers
v000001e62770ff60_0 .net "g1", 0 0, L_000001e6277db520;  1 drivers
v000001e62770f600_0 .net "g1_shift", 0 0, L_000001e6277db020;  1 drivers
v000001e62770fe20_0 .net "g2", 0 0, L_000001e6277db5c0;  1 drivers
v000001e627710000_0 .net "g2_shift", 0 0, L_000001e6277daee0;  1 drivers
v000001e62770e8e0_0 .net "inexact", 0 0, L_000001e6277fbb40;  alias, 1 drivers
v000001e62770f920_0 .net "inexact_m1", 0 0, L_000001e6277db660;  1 drivers
v000001e62770f1a0_0 .net "inexact_m2", 0 0, L_000001e6277dc9c0;  1 drivers
v000001e62770e660_0 .net "is_same_exp", 0 0, L_000001e6277dca60;  1 drivers
v000001e62770f9c0_0 .net "is_zero_result", 0 0, L_000001e62765d3a0;  1 drivers
v000001e62770e5c0_0 .net "lost_align", 0 0, L_000001e62765c300;  1 drivers
v000001e62770f6a0_0 .net "m1_10", 9 0, L_000001e6277daa80;  1 drivers
v000001e6277100a0_0 .net "m1_11", 10 0, L_000001e6277dc560;  1 drivers
v000001e62770ed40_0 .net "m1_init", 9 0, L_000001e627747990;  1 drivers
v000001e627710140_0 .net "m1_shift", 10 0, L_000001e6277dc600;  1 drivers
v000001e6277101e0_0 .net "m2_10", 9 0, L_000001e6277daf80;  1 drivers
v000001e627710640_0 .net "m2_11", 10 0, L_000001e6277db340;  1 drivers
v000001e627710280_0 .net "m2_init", 9 0, L_000001e627748c50;  1 drivers
v000001e627710780_0 .net "m2_shift", 10 0, L_000001e6277dbe80;  1 drivers
v000001e62770f420_0 .net "op_sum", 9 0, L_000001e6277e32c0;  1 drivers
v000001e6277105a0_0 .net "op_sum_add", 9 0, L_000001e6276561e0;  1 drivers
v000001e62770f740_0 .net "op_sum_sub", 9 0, L_000001e6277fc400;  1 drivers
v000001e62770e700_0 .net "overflow", 0 0, L_000001e6277e2320;  alias, 1 drivers
v000001e627710320_0 .net "s1", 0 0, L_000001e6277dc420;  1 drivers
v000001e6277106e0_0 .net "s2", 0 0, L_000001e6277dbf20;  1 drivers
v000001e62770ea20_0 .net "sign", 0 0, L_000001e6277dd0a0;  1 drivers
v000001e62770eac0_0 .net "sticky_for_round", 0 0, L_000001e62765bea0;  1 drivers
v000001e6277103c0_0 .net "sticky_m1", 0 0, L_000001e6277dcb00;  1 drivers
v000001e62770f7e0_0 .net "sticky_m2", 0 0, L_000001e6277dd000;  1 drivers
v000001e62770e840_0 .net "underflow", 0 0, L_000001e6277fcd30;  alias, 1 drivers
L_000001e627747990 .part v000001e627744ab0_0, 0, 10;
L_000001e627748c50 .part v000001e6277454b0_0, 0, 10;
L_000001e6277482f0 .part v000001e627744ab0_0, 10, 5;
L_000001e627747170 .part v000001e6277454b0_0, 10, 5;
L_000001e6277dc420 .part v000001e627744ab0_0, 15, 1;
L_000001e6277dbf20 .part v000001e6277454b0_0, 15, 1;
L_000001e6277db3e0 .cmp/gt 5, L_000001e6277482f0, L_000001e627747170;
L_000001e6277dca60 .cmp/eq 5, L_000001e6277482f0, L_000001e627747170;
L_000001e6277dad00 .concat [ 10 1 0 0], L_000001e627747990, L_000001e6277809c0;
L_000001e6277dc560 .functor MUXZ 11, L_000001e6277dc600, L_000001e6277dad00, L_000001e6277db3e0, C4<>;
L_000001e6277db0c0 .concat [ 10 1 0 0], L_000001e627748c50, L_000001e627780a08;
L_000001e6277db340 .functor MUXZ 11, L_000001e6277db0c0, L_000001e6277dbe80, L_000001e6277db3e0, C4<>;
L_000001e6277db520 .functor MUXZ 1, L_000001e6277db020, L_000001e627780a50, L_000001e6277db3e0, C4<>;
L_000001e6277db5c0 .functor MUXZ 1, L_000001e627780a98, L_000001e6277daee0, L_000001e6277db3e0, C4<>;
L_000001e6277db980 .part L_000001e6277dc600, 0, 10;
L_000001e6277daa80 .functor MUXZ 10, L_000001e6277db980, L_000001e627747990, L_000001e6277db3e0, C4<>;
L_000001e6277dc060 .part L_000001e6277dbe80, 0, 10;
L_000001e6277daf80 .functor MUXZ 10, L_000001e627748c50, L_000001e6277dc060, L_000001e6277db3e0, C4<>;
L_000001e6277dbfc0 .functor MUXZ 5, L_000001e627747170, L_000001e6277482f0, L_000001e6277db3e0, C4<>;
L_000001e6277dbac0 .cmp/gt 5, L_000001e6277482f0, L_000001e627747170;
L_000001e6277dc100 .cmp/gt 5, L_000001e627747170, L_000001e6277482f0;
L_000001e6277dada0 .cmp/ge 10, L_000001e627747990, L_000001e627748c50;
L_000001e6277dc1a0 .functor MUXZ 1, L_000001e6277dbf20, L_000001e6277dc420, L_000001e6277dada0, C4<>;
L_000001e6277dbb60 .functor MUXZ 1, L_000001e6277dc1a0, L_000001e6277dbf20, L_000001e6277dc100, C4<>;
L_000001e6277dc380 .functor MUXZ 1, L_000001e6277dbb60, L_000001e6277dc420, L_000001e6277dbac0, C4<>;
L_000001e6277dd0a0 .functor MUXZ 1, L_000001e6277dc420, L_000001e6277dc380, L_000001e62765c370, C4<>;
L_000001e6277da940 .cmp/eq 10, L_000001e627747990, L_000001e627748c50;
L_000001e6277db160 .cmp/eq 5, L_000001e6277482f0, L_000001e627747170;
L_000001e6277dae40 .reduce/nor L_000001e62765c370;
L_000001e6277db200 .reduce/and L_000001e62765a930;
L_000001e6277db7a0 .reduce/and L_000001e62765aa10;
L_000001e6277dc6a0 .reduce/and L_000001e62765cc30;
L_000001e6277dbc00 .reduce/and L_000001e62765c8b0;
L_000001e6277e32c0 .functor MUXZ 10, L_000001e6276561e0, L_000001e6277fc400, L_000001e62765c370, C4<>;
L_000001e6277e4120 .functor MUXZ 5, L_000001e6276565d0, L_000001e6277fc7f0, L_000001e62765c370, C4<>;
L_000001e6277e2960 .functor MUXZ 1, L_000001e6277dd0a0, L_000001e627780fa8, L_000001e6277fc0f0, C4<>;
L_000001e6277e4440 .concat8 [ 10 5 1 0], L_000001e6277fbec0, L_000001e6277fc1d0, L_000001e6277e2960;
L_000001e6277e2320 .cmp/eq 5, L_000001e6277e4120, L_000001e627780ff0;
L_000001e6277e3540 .cmp/eq 5, L_000001e6277e4120, L_000001e627781038;
S_000001e627689020 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000001e627695ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e6276a1770 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001e6276a17a8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001e6276a17e0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001e627629b80_0 .net "F", 10 0, L_000001e6277dc600;  alias, 1 drivers
L_000001e6277808a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e627630ac0_0 .net/2u *"_ivl_0", 0 0, L_000001e6277808a0;  1 drivers
v000001e627630de0_0 .net *"_ivl_13", 8 0, L_000001e6277dac60;  1 drivers
v000001e627631e20_0 .net *"_ivl_17", 9 0, L_000001e6277dba20;  1 drivers
L_000001e6277808e8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e6276314c0_0 .net/2u *"_ivl_2", 9 0, L_000001e6277808e8;  1 drivers
v000001e62762fbc0_0 .net "full_value", 20 0, L_000001e6277dc920;  1 drivers
v000001e627631380_0 .net "guard_bit", 0 0, L_000001e6277db020;  alias, 1 drivers
v000001e627631ec0_0 .net "inexact_flag", 0 0, L_000001e6277db660;  alias, 1 drivers
v000001e627630b60_0 .net "mantisa", 9 0, L_000001e627747990;  alias, 1 drivers
v000001e62762fda0_0 .net "shifted", 20 0, L_000001e6277db700;  1 drivers
v000001e62762fb20_0 .net "shifts", 4 0, L_000001e6277dbca0;  alias, 1 drivers
v000001e627630200_0 .net "sticky_bits", 0 0, L_000001e6277dcb00;  alias, 1 drivers
L_000001e6277dc920 .concat [ 10 10 1 0], L_000001e6277808e8, L_000001e627747990, L_000001e6277808a0;
L_000001e6277db700 .shift/r 21, L_000001e6277dc920, L_000001e6277dbca0;
L_000001e6277dc600 .part L_000001e6277db700, 10, 11;
L_000001e6277db020 .part L_000001e6277db700, 9, 1;
L_000001e6277dac60 .part L_000001e6277db700, 0, 9;
L_000001e6277dcb00 .reduce/or L_000001e6277dac60;
L_000001e6277dba20 .part L_000001e6277db700, 0, 10;
L_000001e6277db660 .reduce/or L_000001e6277dba20;
S_000001e62769e730 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000001e627695ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e6276a1820 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001e6276a1858 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001e6276a1890 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001e627630f20_0 .net "F", 10 0, L_000001e6277dbe80;  alias, 1 drivers
L_000001e627780930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e62762fee0_0 .net/2u *"_ivl_0", 0 0, L_000001e627780930;  1 drivers
v000001e627630fc0_0 .net *"_ivl_13", 8 0, L_000001e6277dc4c0;  1 drivers
v000001e62762fa80_0 .net *"_ivl_17", 9 0, L_000001e6277db2a0;  1 drivers
L_000001e627780978 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627632000_0 .net/2u *"_ivl_2", 9 0, L_000001e627780978;  1 drivers
v000001e6276302a0_0 .net "full_value", 20 0, L_000001e6277dcd80;  1 drivers
v000001e627631060_0 .net "guard_bit", 0 0, L_000001e6277daee0;  alias, 1 drivers
v000001e627631880_0 .net "inexact_flag", 0 0, L_000001e6277dc9c0;  alias, 1 drivers
v000001e627630c00_0 .net "mantisa", 9 0, L_000001e627748c50;  alias, 1 drivers
v000001e627631420_0 .net "shifted", 20 0, L_000001e6277db8e0;  1 drivers
v000001e627630ca0_0 .net "shifts", 4 0, L_000001e6277484d0;  alias, 1 drivers
v000001e62762f940_0 .net "sticky_bits", 0 0, L_000001e6277dd000;  alias, 1 drivers
L_000001e6277dcd80 .concat [ 10 10 1 0], L_000001e627780978, L_000001e627748c50, L_000001e627780930;
L_000001e6277db8e0 .shift/r 21, L_000001e6277dcd80, L_000001e6277484d0;
L_000001e6277dbe80 .part L_000001e6277db8e0, 10, 11;
L_000001e6277daee0 .part L_000001e6277db8e0, 9, 1;
L_000001e6277dc4c0 .part L_000001e6277db8e0, 0, 9;
L_000001e6277dd000 .reduce/or L_000001e6277dc4c0;
L_000001e6277db2a0 .part L_000001e6277db8e0, 0, 10;
L_000001e6277dc9c0 .reduce/or L_000001e6277db2a0;
S_000001e627694e20 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000001e627695ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001e627694300 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_000001e627694338 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001e627694370 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001e6277fafe0 .functor AND 1, L_000001e6277e0480, L_000001e6277e0520, C4<1>, C4<1>;
L_000001e6277fa6b0 .functor AND 1, L_000001e6277dca60, L_000001e6277e1ce0, C4<1>, C4<1>;
L_000001e6277fb830 .functor OR 1, L_000001e6277fafe0, L_000001e6277fa6b0, C4<0>, C4<0>;
L_000001e6277fb0c0 .functor AND 1, L_000001e6277e05c0, L_000001e6277e07a0, C4<1>, C4<1>;
L_000001e6277fb1a0 .functor OR 1, L_000001e6277fb0c0, L_000001e6277dca60, C4<0>, C4<0>;
L_000001e6277fb440 .functor AND 1, L_000001e6277db3e0, L_000001e6277e0840, C4<1>, C4<1>;
L_000001e6277facd0 .functor OR 1, L_000001e6277fb1a0, L_000001e6277fb440, C4<0>, C4<0>;
L_000001e6277fc7f0 .functor BUFZ 5, L_000001e6277e4080, C4<00000>, C4<00000>, C4<00000>;
L_000001e6277fc400 .functor BUFZ 10, L_000001e6277e3cc0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001e6276f0cf0_0 .net "Debe", 10 0, L_000001e6277e1b00;  1 drivers
v000001e6276f04d0_0 .net "Debe_e", 10 0, L_000001e6277e1ec0;  1 drivers
v000001e6276f2690_0 .net "ExpAux", 4 0, L_000001e6277e23c0;  1 drivers
v000001e6276f09d0_0 .net "ExpFinal", 4 0, L_000001e6277e4080;  1 drivers
v000001e6276f07f0_0 .net "ExpIn", 4 0, L_000001e6277dbfc0;  alias, 1 drivers
v000001e6276f1510_0 .net "ExpOut", 4 0, L_000001e6277fc7f0;  alias, 1 drivers
v000001e6276f1150_0 .net "ExpOutTemp", 4 0, L_000001e6277e41c0;  1 drivers
v000001e6276f0890_0 .net "F", 9 0, L_000001e6277fc400;  alias, 1 drivers
v000001e6276f22d0_0 .net "FFinal", 9 0, L_000001e6277e3cc0;  1 drivers
v000001e6276f15b0_0 .net "FTemp", 9 0, L_000001e6277e3900;  1 drivers
v000001e6276f0070_0 .net "FToRound", 14 0, L_000001e6277e2820;  1 drivers
v000001e6276f1470_0 .net "F_aux", 9 0, L_000001e6277e1920;  1 drivers
v000001e6276f1650_0 .net "F_aux_e", 9 0, L_000001e6277e0160;  1 drivers
v000001e6276f0250_0 .net "F_to_use", 9 0, L_000001e6277e1d80;  1 drivers
v000001e6276f0110_0 .net "R", 9 0, L_000001e6277daf80;  alias, 1 drivers
v000001e6276f1970_0 .net "S", 9 0, L_000001e6277daa80;  alias, 1 drivers
L_000001e627780d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6276f0a70_0 .net/2u *"_ivl_145", 0 0, L_000001e627780d20;  1 drivers
L_000001e627780d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6276f1bf0_0 .net/2u *"_ivl_150", 0 0, L_000001e627780d68;  1 drivers
v000001e6276f0b10_0 .net *"_ivl_157", 0 0, L_000001e6277e0480;  1 drivers
v000001e6276f1ab0_0 .net *"_ivl_159", 0 0, L_000001e6277e0520;  1 drivers
v000001e6276f0d90_0 .net *"_ivl_161", 0 0, L_000001e6277fafe0;  1 drivers
v000001e6276f02f0_0 .net *"_ivl_163", 0 0, L_000001e6277e1ce0;  1 drivers
v000001e6276f1010_0 .net *"_ivl_165", 0 0, L_000001e6277fa6b0;  1 drivers
v000001e6276f20f0_0 .net *"_ivl_169", 0 0, L_000001e6277e05c0;  1 drivers
v000001e6276f10b0_0 .net *"_ivl_171", 0 0, L_000001e6277e07a0;  1 drivers
v000001e6276f1290_0 .net *"_ivl_173", 0 0, L_000001e6277fb0c0;  1 drivers
v000001e6276f2370_0 .net *"_ivl_175", 0 0, L_000001e6277fb1a0;  1 drivers
v000001e6276f16f0_0 .net *"_ivl_177", 0 0, L_000001e6277e0840;  1 drivers
v000001e6276f1830_0 .net *"_ivl_179", 0 0, L_000001e6277fb440;  1 drivers
v000001e6276f18d0_0 .net *"_ivl_185", 0 0, L_000001e6277e0980;  1 drivers
v000001e6276f1f10_0 .net *"_ivl_190", 9 0, L_000001e6277e4580;  1 drivers
L_000001e627780df8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001e6276f1fb0_0 .net/2u *"_ivl_194", 31 0, L_000001e627780df8;  1 drivers
v000001e6276f2190_0 .net *"_ivl_196", 31 0, L_000001e6277e4260;  1 drivers
L_000001e627780e40 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e6276f45d0_0 .net *"_ivl_199", 26 0, L_000001e627780e40;  1 drivers
v000001e6276f4ad0_0 .net *"_ivl_200", 31 0, L_000001e6277e2460;  1 drivers
v000001e6276f3590_0 .net *"_ivl_205", 4 0, L_000001e6277e3e00;  1 drivers
v000001e6276f4530_0 .net "cond_F_shift", 0 0, L_000001e6277facd0;  1 drivers
v000001e6276f4850_0 .net "cond_idx", 0 0, L_000001e6277fb830;  1 drivers
v000001e6276f38b0_0 .net "idx", 4 0, L_000001e6277e1ba0;  1 drivers
v000001e6276f4df0_0 .net "idx_e", 4 0, L_000001e6277e03e0;  1 drivers
v000001e6276f4c10_0 .net "idx_to_use", 4 0, L_000001e6277e08e0;  1 drivers
v000001e6276f4cb0_0 .net "is_mayus_exp", 0 0, L_000001e6277db3e0;  alias, 1 drivers
v000001e6276f2af0_0 .net "is_same_exp", 0 0, L_000001e6277dca60;  alias, 1 drivers
v000001e6276f3450_0 .net "lost_bits", 9 0, L_000001e6277e39a0;  1 drivers
L_000001e6277df260 .part L_000001e6277daa80, 0, 1;
L_000001e6277df300 .part L_000001e6277daf80, 0, 1;
L_000001e6277df440 .part L_000001e6277e1b00, 0, 1;
L_000001e6277ddb40 .part L_000001e6277daf80, 0, 1;
L_000001e6277df4e0 .part L_000001e6277daa80, 0, 1;
L_000001e6277de7c0 .part L_000001e6277e1ec0, 0, 1;
L_000001e6277ddbe0 .part L_000001e6277daa80, 1, 1;
L_000001e6277df620 .part L_000001e6277daf80, 1, 1;
L_000001e6277ddc80 .part L_000001e6277e1b00, 1, 1;
L_000001e6277df8a0 .part L_000001e6277daf80, 1, 1;
L_000001e6277dd1e0 .part L_000001e6277daa80, 1, 1;
L_000001e6277dd320 .part L_000001e6277e1ec0, 1, 1;
L_000001e6277ddd20 .part L_000001e6277daa80, 2, 1;
L_000001e6277dddc0 .part L_000001e6277daf80, 2, 1;
L_000001e6277de220 .part L_000001e6277e1b00, 2, 1;
L_000001e6277de2c0 .part L_000001e6277daf80, 2, 1;
L_000001e6277de360 .part L_000001e6277daa80, 2, 1;
L_000001e6277e0340 .part L_000001e6277e1ec0, 2, 1;
L_000001e6277e00c0 .part L_000001e6277daa80, 3, 1;
L_000001e6277e1420 .part L_000001e6277daf80, 3, 1;
L_000001e6277dfda0 .part L_000001e6277e1b00, 3, 1;
L_000001e6277e1240 .part L_000001e6277daf80, 3, 1;
L_000001e6277dfd00 .part L_000001e6277daa80, 3, 1;
L_000001e6277e0660 .part L_000001e6277e1ec0, 3, 1;
L_000001e6277e0020 .part L_000001e6277daa80, 4, 1;
L_000001e6277e0f20 .part L_000001e6277daf80, 4, 1;
L_000001e6277e0200 .part L_000001e6277e1b00, 4, 1;
L_000001e6277dfbc0 .part L_000001e6277daf80, 4, 1;
L_000001e6277e1560 .part L_000001e6277daa80, 4, 1;
L_000001e6277e12e0 .part L_000001e6277e1ec0, 4, 1;
L_000001e6277e1380 .part L_000001e6277daa80, 5, 1;
L_000001e6277e2000 .part L_000001e6277daf80, 5, 1;
L_000001e6277e0fc0 .part L_000001e6277e1b00, 5, 1;
L_000001e6277e0ca0 .part L_000001e6277daf80, 5, 1;
L_000001e6277e0d40 .part L_000001e6277daa80, 5, 1;
L_000001e6277e1a60 .part L_000001e6277e1ec0, 5, 1;
L_000001e6277e16a0 .part L_000001e6277daa80, 6, 1;
L_000001e6277e11a0 .part L_000001e6277daf80, 6, 1;
L_000001e6277e0e80 .part L_000001e6277e1b00, 6, 1;
L_000001e6277e1060 .part L_000001e6277daf80, 6, 1;
L_000001e6277e1f60 .part L_000001e6277daa80, 6, 1;
L_000001e6277e02a0 .part L_000001e6277e1ec0, 6, 1;
L_000001e6277e0ac0 .part L_000001e6277daa80, 7, 1;
L_000001e6277df9e0 .part L_000001e6277daf80, 7, 1;
L_000001e6277dfa80 .part L_000001e6277e1b00, 7, 1;
L_000001e6277e1740 .part L_000001e6277daf80, 7, 1;
L_000001e6277e1c40 .part L_000001e6277daa80, 7, 1;
L_000001e6277e20a0 .part L_000001e6277e1ec0, 7, 1;
L_000001e6277e1600 .part L_000001e6277daa80, 8, 1;
L_000001e6277dfee0 .part L_000001e6277daf80, 8, 1;
L_000001e6277e17e0 .part L_000001e6277e1b00, 8, 1;
L_000001e6277e14c0 .part L_000001e6277daf80, 8, 1;
L_000001e6277df940 .part L_000001e6277daa80, 8, 1;
L_000001e6277dfc60 .part L_000001e6277e1ec0, 8, 1;
L_000001e6277dfe40 .part L_000001e6277daa80, 9, 1;
L_000001e6277e1880 .part L_000001e6277daf80, 9, 1;
L_000001e6277dff80 .part L_000001e6277e1b00, 9, 1;
LS_000001e6277e1920_0_0 .concat8 [ 1 1 1 1], L_000001e6277fdba0, L_000001e6277fe700, L_000001e6277fe460, L_000001e6277fe4d0;
LS_000001e6277e1920_0_4 .concat8 [ 1 1 1 1], L_000001e6277ff340, L_000001e6277ffea0, L_000001e6277f9760, L_000001e6277f9a00;
LS_000001e6277e1920_0_8 .concat8 [ 1 1 0 0], L_000001e6277f9610, L_000001e6277fa3a0;
L_000001e6277e1920 .concat8 [ 4 4 2 0], LS_000001e6277e1920_0_0, LS_000001e6277e1920_0_4, LS_000001e6277e1920_0_8;
L_000001e6277e0700 .part L_000001e6277daf80, 9, 1;
L_000001e6277dfb20 .part L_000001e6277daa80, 9, 1;
L_000001e6277e19c0 .part L_000001e6277e1ec0, 9, 1;
LS_000001e6277e0160_0_0 .concat8 [ 1 1 1 1], L_000001e6277fdc80, L_000001e6277fd9e0, L_000001e6277fd820, L_000001e6277fff80;
LS_000001e6277e0160_0_4 .concat8 [ 1 1 1 1], L_000001e6277ffa40, L_000001e6277f9a70, L_000001e6277f8960, L_000001e6277f95a0;
LS_000001e6277e0160_0_8 .concat8 [ 1 1 0 0], L_000001e6277f8d50, L_000001e6277fa090;
L_000001e6277e0160 .concat8 [ 4 4 2 0], LS_000001e6277e0160_0_0, LS_000001e6277e0160_0_4, LS_000001e6277e0160_0_8;
LS_000001e6277e1b00_0_0 .concat8 [ 1 1 1 1], L_000001e627780d20, L_000001e6277fd900, L_000001e6277fdcf0, L_000001e6277fe070;
LS_000001e6277e1b00_0_4 .concat8 [ 1 1 1 1], L_000001e6277fd740, L_000001e6277ff260, L_000001e6277ff5e0, L_000001e6277f96f0;
LS_000001e6277e1b00_0_8 .concat8 [ 1 1 1 0], L_000001e6277f94c0, L_000001e6277f9990, L_000001e6277fa330;
L_000001e6277e1b00 .concat8 [ 4 4 3 0], LS_000001e6277e1b00_0_0, LS_000001e6277e1b00_0_4, LS_000001e6277e1b00_0_8;
LS_000001e6277e1ec0_0_0 .concat8 [ 1 1 1 1], L_000001e627780d68, L_000001e6277fdeb0, L_000001e6277fe7e0, L_000001e6277fe2a0;
LS_000001e6277e1ec0_0_4 .concat8 [ 1 1 1 1], L_000001e6277ffc00, L_000001e6277ffff0, L_000001e6277f9290, L_000001e6277f8b20;
LS_000001e6277e1ec0_0_8 .concat8 [ 1 1 1 0], L_000001e6277f9530, L_000001e6277f8a40, L_000001e6277fac60;
L_000001e6277e1ec0 .concat8 [ 4 4 3 0], LS_000001e6277e1ec0_0_0, LS_000001e6277e1ec0_0_4, LS_000001e6277e1ec0_0_8;
L_000001e6277e1ba0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_000001e6277e1920 (v000001e6276319c0_0) S_000001e62768f3e0;
L_000001e6277e03e0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_000001e6277e0160 (v000001e6276319c0_0) S_000001e62768f3e0;
L_000001e6277e0480 .reduce/nor L_000001e6277db3e0;
L_000001e6277e0520 .reduce/nor L_000001e6277dca60;
L_000001e6277e1ce0 .part L_000001e6277e1b00, 10, 1;
L_000001e6277e05c0 .reduce/nor L_000001e6277db3e0;
L_000001e6277e07a0 .part L_000001e6277e1ec0, 10, 1;
L_000001e6277e0840 .part L_000001e6277e1b00, 10, 1;
L_000001e6277e08e0 .functor MUXZ 5, L_000001e6277e1ba0, L_000001e6277e03e0, L_000001e6277fb830, C4<>;
L_000001e6277e0980 .reduce/nor L_000001e6277db3e0;
L_000001e6277e1d80 .functor MUXZ 10, L_000001e6277e1920, L_000001e6277e0160, L_000001e6277e0980, C4<>;
L_000001e6277e41c0 .functor MUXZ 5, L_000001e6277dbfc0, L_000001e6277e23c0, L_000001e6277facd0, C4<>;
L_000001e6277e4580 .shift/l 10, L_000001e6277e1d80, L_000001e6277e08e0;
L_000001e6277e3900 .functor MUXZ 10, L_000001e6277e1d80, L_000001e6277e4580, L_000001e6277facd0, C4<>;
L_000001e6277e4260 .concat [ 5 27 0 0], L_000001e6277e08e0, L_000001e627780e40;
L_000001e6277e2460 .arith/sub 32, L_000001e627780df8, L_000001e6277e4260;
L_000001e6277e39a0 .shift/r 10, L_000001e6277e1d80, L_000001e6277e2460;
L_000001e6277e3e00 .part L_000001e6277e39a0, 0, 5;
L_000001e6277e2820 .concat [ 5 10 0 0], L_000001e6277e3e00, L_000001e6277e3900;
S_000001e62768f3e0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001e627694e20;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001e62768f3e0
v000001e627631600_0 .var "found", 0 0;
v000001e627631b00_0 .var/i "idx", 31 0;
v000001e6276319c0_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627631600_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001e627631b00_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e627631b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001e6276319c0_0;
    %load/vec4 v000001e627631b00_0;
    %part/s 1;
    %load/vec4 v000001e627631600_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001e627631b00_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e627631600_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001e627631b00_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e627631b00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001e627689cd0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d2c20 .param/l "i" 0 5 168, +C4<00>;
S_000001e62768e680 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e627689cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627656330 .functor NOT 1, L_000001e6277df260, C4<0>, C4<0>, C4<0>;
L_000001e62765d250 .functor AND 1, L_000001e627656330, L_000001e6277df300, C4<1>, C4<1>;
L_000001e6275c8fc0 .functor NOT 1, L_000001e6277df260, C4<0>, C4<0>, C4<0>;
L_000001e6277fe9a0 .functor AND 1, L_000001e6275c8fc0, L_000001e6277df440, C4<1>, C4<1>;
L_000001e6277fef50 .functor OR 1, L_000001e62765d250, L_000001e6277fe9a0, C4<0>, C4<0>;
L_000001e6277fec40 .functor AND 1, L_000001e6277df300, L_000001e6277df440, C4<1>, C4<1>;
L_000001e6277fd900 .functor OR 1, L_000001e6277fef50, L_000001e6277fec40, C4<0>, C4<0>;
L_000001e6277fda50 .functor XOR 1, L_000001e6277df260, L_000001e6277df300, C4<0>, C4<0>;
L_000001e6277fdba0 .functor XOR 1, L_000001e6277fda50, L_000001e6277df440, C4<0>, C4<0>;
v000001e627631a60_0 .net "Debe", 0 0, L_000001e6277fd900;  1 drivers
v000001e62762fc60_0 .net "Din", 0 0, L_000001e6277df440;  1 drivers
v000001e62762fe40_0 .net "Dout", 0 0, L_000001e6277fdba0;  1 drivers
v000001e627631ba0_0 .net "Ri", 0 0, L_000001e6277df300;  1 drivers
v000001e627632280_0 .net "Si", 0 0, L_000001e6277df260;  1 drivers
v000001e627632500_0 .net *"_ivl_0", 0 0, L_000001e627656330;  1 drivers
v000001e627632780_0 .net *"_ivl_10", 0 0, L_000001e6277fec40;  1 drivers
v000001e6276325a0_0 .net *"_ivl_14", 0 0, L_000001e6277fda50;  1 drivers
v000001e627632820_0 .net *"_ivl_2", 0 0, L_000001e62765d250;  1 drivers
v000001e627632b40_0 .net *"_ivl_4", 0 0, L_000001e6275c8fc0;  1 drivers
v000001e627632aa0_0 .net *"_ivl_6", 0 0, L_000001e6277fe9a0;  1 drivers
v000001e627632640_0 .net *"_ivl_8", 0 0, L_000001e6277fef50;  1 drivers
S_000001e62768d920 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e627689cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fe8c0 .functor NOT 1, L_000001e6277ddb40, C4<0>, C4<0>, C4<0>;
L_000001e6277fea80 .functor AND 1, L_000001e6277fe8c0, L_000001e6277df4e0, C4<1>, C4<1>;
L_000001e6277fecb0 .functor NOT 1, L_000001e6277ddb40, C4<0>, C4<0>, C4<0>;
L_000001e6277fd970 .functor AND 1, L_000001e6277fecb0, L_000001e6277de7c0, C4<1>, C4<1>;
L_000001e6277fe620 .functor OR 1, L_000001e6277fea80, L_000001e6277fd970, C4<0>, C4<0>;
L_000001e6277fdb30 .functor AND 1, L_000001e6277df4e0, L_000001e6277de7c0, C4<1>, C4<1>;
L_000001e6277fdeb0 .functor OR 1, L_000001e6277fe620, L_000001e6277fdb30, C4<0>, C4<0>;
L_000001e6277fefc0 .functor XOR 1, L_000001e6277ddb40, L_000001e6277df4e0, C4<0>, C4<0>;
L_000001e6277fdc80 .functor XOR 1, L_000001e6277fefc0, L_000001e6277de7c0, C4<0>, C4<0>;
v000001e6276326e0_0 .net "Debe", 0 0, L_000001e6277fdeb0;  1 drivers
v000001e6276328c0_0 .net "Din", 0 0, L_000001e6277de7c0;  1 drivers
v000001e627632960_0 .net "Dout", 0 0, L_000001e6277fdc80;  1 drivers
v000001e627632e60_0 .net "Ri", 0 0, L_000001e6277df4e0;  1 drivers
v000001e627632320_0 .net "Si", 0 0, L_000001e6277ddb40;  1 drivers
v000001e627632a00_0 .net *"_ivl_0", 0 0, L_000001e6277fe8c0;  1 drivers
v000001e627632140_0 .net *"_ivl_10", 0 0, L_000001e6277fdb30;  1 drivers
v000001e627632be0_0 .net *"_ivl_14", 0 0, L_000001e6277fefc0;  1 drivers
v000001e6276321e0_0 .net *"_ivl_2", 0 0, L_000001e6277fea80;  1 drivers
v000001e627632f00_0 .net *"_ivl_4", 0 0, L_000001e6277fecb0;  1 drivers
v000001e627632c80_0 .net *"_ivl_6", 0 0, L_000001e6277fd970;  1 drivers
v000001e627632d20_0 .net *"_ivl_8", 0 0, L_000001e6277fe620;  1 drivers
S_000001e62768a9b0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d2da0 .param/l "i" 0 5 168, +C4<01>;
S_000001e6276e8660 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62768a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fea10 .functor NOT 1, L_000001e6277ddbe0, C4<0>, C4<0>, C4<0>;
L_000001e6277feb60 .functor AND 1, L_000001e6277fea10, L_000001e6277df620, C4<1>, C4<1>;
L_000001e6277fe230 .functor NOT 1, L_000001e6277ddbe0, C4<0>, C4<0>, C4<0>;
L_000001e6277fdd60 .functor AND 1, L_000001e6277fe230, L_000001e6277ddc80, C4<1>, C4<1>;
L_000001e6277fd5f0 .functor OR 1, L_000001e6277feb60, L_000001e6277fdd60, C4<0>, C4<0>;
L_000001e6277fdc10 .functor AND 1, L_000001e6277df620, L_000001e6277ddc80, C4<1>, C4<1>;
L_000001e6277fdcf0 .functor OR 1, L_000001e6277fd5f0, L_000001e6277fdc10, C4<0>, C4<0>;
L_000001e6277feaf0 .functor XOR 1, L_000001e6277ddbe0, L_000001e6277df620, C4<0>, C4<0>;
L_000001e6277fe700 .functor XOR 1, L_000001e6277feaf0, L_000001e6277ddc80, C4<0>, C4<0>;
v000001e627632dc0_0 .net "Debe", 0 0, L_000001e6277fdcf0;  1 drivers
v000001e6276323c0_0 .net "Din", 0 0, L_000001e6277ddc80;  1 drivers
v000001e6276320a0_0 .net "Dout", 0 0, L_000001e6277fe700;  1 drivers
v000001e627632460_0 .net "Ri", 0 0, L_000001e6277df620;  1 drivers
v000001e627624d60_0 .net "Si", 0 0, L_000001e6277ddbe0;  1 drivers
v000001e627624ea0_0 .net *"_ivl_0", 0 0, L_000001e6277fea10;  1 drivers
v000001e6276245e0_0 .net *"_ivl_10", 0 0, L_000001e6277fdc10;  1 drivers
v000001e627623780_0 .net *"_ivl_14", 0 0, L_000001e6277feaf0;  1 drivers
v000001e627624720_0 .net *"_ivl_2", 0 0, L_000001e6277feb60;  1 drivers
v000001e627624360_0 .net *"_ivl_4", 0 0, L_000001e6277fe230;  1 drivers
v000001e627623b40_0 .net *"_ivl_6", 0 0, L_000001e6277fdd60;  1 drivers
v000001e627623820_0 .net *"_ivl_8", 0 0, L_000001e6277fd5f0;  1 drivers
S_000001e6276e81b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62768a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fe770 .functor NOT 1, L_000001e6277df8a0, C4<0>, C4<0>, C4<0>;
L_000001e6277febd0 .functor AND 1, L_000001e6277fe770, L_000001e6277dd1e0, C4<1>, C4<1>;
L_000001e6277fe930 .functor NOT 1, L_000001e6277df8a0, C4<0>, C4<0>, C4<0>;
L_000001e6277fe380 .functor AND 1, L_000001e6277fe930, L_000001e6277dd320, C4<1>, C4<1>;
L_000001e6277fe310 .functor OR 1, L_000001e6277febd0, L_000001e6277fe380, C4<0>, C4<0>;
L_000001e6277fd660 .functor AND 1, L_000001e6277dd1e0, L_000001e6277dd320, C4<1>, C4<1>;
L_000001e6277fe7e0 .functor OR 1, L_000001e6277fe310, L_000001e6277fd660, C4<0>, C4<0>;
L_000001e6277fed20 .functor XOR 1, L_000001e6277df8a0, L_000001e6277dd1e0, C4<0>, C4<0>;
L_000001e6277fd9e0 .functor XOR 1, L_000001e6277fed20, L_000001e6277dd320, C4<0>, C4<0>;
v000001e6276253a0_0 .net "Debe", 0 0, L_000001e6277fe7e0;  1 drivers
v000001e627623f00_0 .net "Din", 0 0, L_000001e6277dd320;  1 drivers
v000001e627623960_0 .net "Dout", 0 0, L_000001e6277fd9e0;  1 drivers
v000001e627623fa0_0 .net "Ri", 0 0, L_000001e6277dd1e0;  1 drivers
v000001e627623500_0 .net "Si", 0 0, L_000001e6277df8a0;  1 drivers
v000001e6276238c0_0 .net *"_ivl_0", 0 0, L_000001e6277fe770;  1 drivers
v000001e6276235a0_0 .net *"_ivl_10", 0 0, L_000001e6277fd660;  1 drivers
v000001e627623320_0 .net *"_ivl_14", 0 0, L_000001e6277fed20;  1 drivers
v000001e627623460_0 .net *"_ivl_2", 0 0, L_000001e6277febd0;  1 drivers
v000001e627623a00_0 .net *"_ivl_4", 0 0, L_000001e6277fe930;  1 drivers
v000001e627624e00_0 .net *"_ivl_6", 0 0, L_000001e6277fe380;  1 drivers
v000001e627624040_0 .net *"_ivl_8", 0 0, L_000001e6277fe310;  1 drivers
S_000001e6276e8020 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d3020 .param/l "i" 0 5 168, +C4<010>;
S_000001e6276e8340 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e8020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fe3f0 .functor NOT 1, L_000001e6277ddd20, C4<0>, C4<0>, C4<0>;
L_000001e6277fee70 .functor AND 1, L_000001e6277fe3f0, L_000001e6277dddc0, C4<1>, C4<1>;
L_000001e6277ff0a0 .functor NOT 1, L_000001e6277ddd20, C4<0>, C4<0>, C4<0>;
L_000001e6277fee00 .functor AND 1, L_000001e6277ff0a0, L_000001e6277de220, C4<1>, C4<1>;
L_000001e6277ff030 .functor OR 1, L_000001e6277fee70, L_000001e6277fee00, C4<0>, C4<0>;
L_000001e6277fe0e0 .functor AND 1, L_000001e6277dddc0, L_000001e6277de220, C4<1>, C4<1>;
L_000001e6277fe070 .functor OR 1, L_000001e6277ff030, L_000001e6277fe0e0, C4<0>, C4<0>;
L_000001e6277feee0 .functor XOR 1, L_000001e6277ddd20, L_000001e6277dddc0, C4<0>, C4<0>;
L_000001e6277fe460 .functor XOR 1, L_000001e6277feee0, L_000001e6277de220, C4<0>, C4<0>;
v000001e627623aa0_0 .net "Debe", 0 0, L_000001e6277fe070;  1 drivers
v000001e627624f40_0 .net "Din", 0 0, L_000001e6277de220;  1 drivers
v000001e627623be0_0 .net "Dout", 0 0, L_000001e6277fe460;  1 drivers
v000001e627625120_0 .net "Ri", 0 0, L_000001e6277dddc0;  1 drivers
v000001e6276233c0_0 .net "Si", 0 0, L_000001e6277ddd20;  1 drivers
v000001e627623640_0 .net *"_ivl_0", 0 0, L_000001e6277fe3f0;  1 drivers
v000001e6276247c0_0 .net *"_ivl_10", 0 0, L_000001e6277fe0e0;  1 drivers
v000001e627624cc0_0 .net *"_ivl_14", 0 0, L_000001e6277feee0;  1 drivers
v000001e627624fe0_0 .net *"_ivl_2", 0 0, L_000001e6277fee70;  1 drivers
v000001e627625080_0 .net *"_ivl_4", 0 0, L_000001e6277ff0a0;  1 drivers
v000001e627623c80_0 .net *"_ivl_6", 0 0, L_000001e6277fee00;  1 drivers
v000001e6276251c0_0 .net *"_ivl_8", 0 0, L_000001e6277ff030;  1 drivers
S_000001e6276e8e30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e8020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fe000 .functor NOT 1, L_000001e6277de2c0, C4<0>, C4<0>, C4<0>;
L_000001e6277fe540 .functor AND 1, L_000001e6277fe000, L_000001e6277de360, C4<1>, C4<1>;
L_000001e6277fddd0 .functor NOT 1, L_000001e6277de2c0, C4<0>, C4<0>, C4<0>;
L_000001e6277fe850 .functor AND 1, L_000001e6277fddd0, L_000001e6277e0340, C4<1>, C4<1>;
L_000001e6277fdf20 .functor OR 1, L_000001e6277fe540, L_000001e6277fe850, C4<0>, C4<0>;
L_000001e6277fed90 .functor AND 1, L_000001e6277de360, L_000001e6277e0340, C4<1>, C4<1>;
L_000001e6277fe2a0 .functor OR 1, L_000001e6277fdf20, L_000001e6277fed90, C4<0>, C4<0>;
L_000001e6277fd510 .functor XOR 1, L_000001e6277de2c0, L_000001e6277de360, C4<0>, C4<0>;
L_000001e6277fd820 .functor XOR 1, L_000001e6277fd510, L_000001e6277e0340, C4<0>, C4<0>;
v000001e6276236e0_0 .net "Debe", 0 0, L_000001e6277fe2a0;  1 drivers
v000001e627623d20_0 .net "Din", 0 0, L_000001e6277e0340;  1 drivers
v000001e627624400_0 .net "Dout", 0 0, L_000001e6277fd820;  1 drivers
v000001e627625260_0 .net "Ri", 0 0, L_000001e6277de360;  1 drivers
v000001e627624900_0 .net "Si", 0 0, L_000001e6277de2c0;  1 drivers
v000001e6276249a0_0 .net *"_ivl_0", 0 0, L_000001e6277fe000;  1 drivers
v000001e627623dc0_0 .net *"_ivl_10", 0 0, L_000001e6277fed90;  1 drivers
v000001e627624680_0 .net *"_ivl_14", 0 0, L_000001e6277fd510;  1 drivers
v000001e627623e60_0 .net *"_ivl_2", 0 0, L_000001e6277fe540;  1 drivers
v000001e6276240e0_0 .net *"_ivl_4", 0 0, L_000001e6277fddd0;  1 drivers
v000001e627624ae0_0 .net *"_ivl_6", 0 0, L_000001e6277fe850;  1 drivers
v000001e627624180_0 .net *"_ivl_8", 0 0, L_000001e6277fdf20;  1 drivers
S_000001e6276e87f0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d3060 .param/l "i" 0 5 168, +C4<011>;
S_000001e6276e84d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e87f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fe150 .functor NOT 1, L_000001e6277e00c0, C4<0>, C4<0>, C4<0>;
L_000001e6277fdac0 .functor AND 1, L_000001e6277fe150, L_000001e6277e1420, C4<1>, C4<1>;
L_000001e6277fd580 .functor NOT 1, L_000001e6277e00c0, C4<0>, C4<0>, C4<0>;
L_000001e6277fde40 .functor AND 1, L_000001e6277fd580, L_000001e6277dfda0, C4<1>, C4<1>;
L_000001e6277fd6d0 .functor OR 1, L_000001e6277fdac0, L_000001e6277fde40, C4<0>, C4<0>;
L_000001e6277fd890 .functor AND 1, L_000001e6277e1420, L_000001e6277dfda0, C4<1>, C4<1>;
L_000001e6277fd740 .functor OR 1, L_000001e6277fd6d0, L_000001e6277fd890, C4<0>, C4<0>;
L_000001e6277fd7b0 .functor XOR 1, L_000001e6277e00c0, L_000001e6277e1420, C4<0>, C4<0>;
L_000001e6277fe4d0 .functor XOR 1, L_000001e6277fd7b0, L_000001e6277dfda0, C4<0>, C4<0>;
v000001e627625300_0 .net "Debe", 0 0, L_000001e6277fd740;  1 drivers
v000001e627624220_0 .net "Din", 0 0, L_000001e6277dfda0;  1 drivers
v000001e6276244a0_0 .net "Dout", 0 0, L_000001e6277fe4d0;  1 drivers
v000001e627624860_0 .net "Ri", 0 0, L_000001e6277e1420;  1 drivers
v000001e6276242c0_0 .net "Si", 0 0, L_000001e6277e00c0;  1 drivers
v000001e627624540_0 .net *"_ivl_0", 0 0, L_000001e6277fe150;  1 drivers
v000001e627624a40_0 .net *"_ivl_10", 0 0, L_000001e6277fd890;  1 drivers
v000001e627624b80_0 .net *"_ivl_14", 0 0, L_000001e6277fd7b0;  1 drivers
v000001e627625620_0 .net *"_ivl_2", 0 0, L_000001e6277fdac0;  1 drivers
v000001e627625440_0 .net *"_ivl_4", 0 0, L_000001e6277fd580;  1 drivers
v000001e627625760_0 .net *"_ivl_6", 0 0, L_000001e6277fde40;  1 drivers
v000001e627624c20_0 .net *"_ivl_8", 0 0, L_000001e6277fd6d0;  1 drivers
S_000001e6276e8b10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e87f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fdf90 .functor NOT 1, L_000001e6277e1240, C4<0>, C4<0>, C4<0>;
L_000001e6277fe5b0 .functor AND 1, L_000001e6277fdf90, L_000001e6277dfd00, C4<1>, C4<1>;
L_000001e6277fe1c0 .functor NOT 1, L_000001e6277e1240, C4<0>, C4<0>, C4<0>;
L_000001e6277fe690 .functor AND 1, L_000001e6277fe1c0, L_000001e6277e0660, C4<1>, C4<1>;
L_000001e6277ff880 .functor OR 1, L_000001e6277fe5b0, L_000001e6277fe690, C4<0>, C4<0>;
L_000001e6277ff650 .functor AND 1, L_000001e6277dfd00, L_000001e6277e0660, C4<1>, C4<1>;
L_000001e6277ffc00 .functor OR 1, L_000001e6277ff880, L_000001e6277ff650, C4<0>, C4<0>;
L_000001e6277ffd50 .functor XOR 1, L_000001e6277e1240, L_000001e6277dfd00, C4<0>, C4<0>;
L_000001e6277fff80 .functor XOR 1, L_000001e6277ffd50, L_000001e6277e0660, C4<0>, C4<0>;
v000001e6276254e0_0 .net "Debe", 0 0, L_000001e6277ffc00;  1 drivers
v000001e627625580_0 .net "Din", 0 0, L_000001e6277e0660;  1 drivers
v000001e6276256c0_0 .net "Dout", 0 0, L_000001e6277fff80;  1 drivers
v000001e627625800_0 .net "Ri", 0 0, L_000001e6277dfd00;  1 drivers
v000001e6276230a0_0 .net "Si", 0 0, L_000001e6277e1240;  1 drivers
v000001e627623140_0 .net *"_ivl_0", 0 0, L_000001e6277fdf90;  1 drivers
v000001e6276231e0_0 .net *"_ivl_10", 0 0, L_000001e6277ff650;  1 drivers
v000001e627623280_0 .net *"_ivl_14", 0 0, L_000001e6277ffd50;  1 drivers
v000001e627626d40_0 .net *"_ivl_2", 0 0, L_000001e6277fe5b0;  1 drivers
v000001e627625ee0_0 .net *"_ivl_4", 0 0, L_000001e6277fe1c0;  1 drivers
v000001e627626de0_0 .net *"_ivl_6", 0 0, L_000001e6277fe690;  1 drivers
v000001e627627560_0 .net *"_ivl_8", 0 0, L_000001e6277ff880;  1 drivers
S_000001e6276e8ca0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d30a0 .param/l "i" 0 5 168, +C4<0100>;
S_000001e6276e8980 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e8ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277ff730 .functor NOT 1, L_000001e6277e0020, C4<0>, C4<0>, C4<0>;
L_000001e6277ff180 .functor AND 1, L_000001e6277ff730, L_000001e6277e0f20, C4<1>, C4<1>;
L_000001e6277ff1f0 .functor NOT 1, L_000001e6277e0020, C4<0>, C4<0>, C4<0>;
L_000001e6277ffc70 .functor AND 1, L_000001e6277ff1f0, L_000001e6277e0200, C4<1>, C4<1>;
L_000001e6277ff6c0 .functor OR 1, L_000001e6277ff180, L_000001e6277ffc70, C4<0>, C4<0>;
L_000001e6277ff490 .functor AND 1, L_000001e6277e0f20, L_000001e6277e0200, C4<1>, C4<1>;
L_000001e6277ff260 .functor OR 1, L_000001e6277ff6c0, L_000001e6277ff490, C4<0>, C4<0>;
L_000001e6277ff9d0 .functor XOR 1, L_000001e6277e0020, L_000001e6277e0f20, C4<0>, C4<0>;
L_000001e6277ff340 .functor XOR 1, L_000001e6277ff9d0, L_000001e6277e0200, C4<0>, C4<0>;
v000001e6276271a0_0 .net "Debe", 0 0, L_000001e6277ff260;  1 drivers
v000001e627625b20_0 .net "Din", 0 0, L_000001e6277e0200;  1 drivers
v000001e627625940_0 .net "Dout", 0 0, L_000001e6277ff340;  1 drivers
v000001e627626020_0 .net "Ri", 0 0, L_000001e6277e0f20;  1 drivers
v000001e627627ec0_0 .net "Si", 0 0, L_000001e6277e0020;  1 drivers
v000001e6276265c0_0 .net *"_ivl_0", 0 0, L_000001e6277ff730;  1 drivers
v000001e627627ce0_0 .net *"_ivl_10", 0 0, L_000001e6277ff490;  1 drivers
v000001e627626660_0 .net *"_ivl_14", 0 0, L_000001e6277ff9d0;  1 drivers
v000001e627628000_0 .net *"_ivl_2", 0 0, L_000001e6277ff180;  1 drivers
v000001e627626700_0 .net *"_ivl_4", 0 0, L_000001e6277ff1f0;  1 drivers
v000001e627627920_0 .net *"_ivl_6", 0 0, L_000001e6277ffc70;  1 drivers
v000001e627627600_0 .net *"_ivl_8", 0 0, L_000001e6277ff6c0;  1 drivers
S_000001e6276e9990 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e8ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277ff500 .functor NOT 1, L_000001e6277dfbc0, C4<0>, C4<0>, C4<0>;
L_000001e6277ff8f0 .functor AND 1, L_000001e6277ff500, L_000001e6277e1560, C4<1>, C4<1>;
L_000001e6277ff2d0 .functor NOT 1, L_000001e6277dfbc0, C4<0>, C4<0>, C4<0>;
L_000001e6277ffb90 .functor AND 1, L_000001e6277ff2d0, L_000001e6277e12e0, C4<1>, C4<1>;
L_000001e6277ffce0 .functor OR 1, L_000001e6277ff8f0, L_000001e6277ffb90, C4<0>, C4<0>;
L_000001e6277ff960 .functor AND 1, L_000001e6277e1560, L_000001e6277e12e0, C4<1>, C4<1>;
L_000001e6277ffff0 .functor OR 1, L_000001e6277ffce0, L_000001e6277ff960, C4<0>, C4<0>;
L_000001e6277fff10 .functor XOR 1, L_000001e6277dfbc0, L_000001e6277e1560, C4<0>, C4<0>;
L_000001e6277ffa40 .functor XOR 1, L_000001e6277fff10, L_000001e6277e12e0, C4<0>, C4<0>;
v000001e6276267a0_0 .net "Debe", 0 0, L_000001e6277ffff0;  1 drivers
v000001e6276263e0_0 .net "Din", 0 0, L_000001e6277e12e0;  1 drivers
v000001e6276259e0_0 .net "Dout", 0 0, L_000001e6277ffa40;  1 drivers
v000001e627625bc0_0 .net "Ri", 0 0, L_000001e6277e1560;  1 drivers
v000001e627626480_0 .net "Si", 0 0, L_000001e6277dfbc0;  1 drivers
v000001e6276276a0_0 .net *"_ivl_0", 0 0, L_000001e6277ff500;  1 drivers
v000001e627627420_0 .net *"_ivl_10", 0 0, L_000001e6277ff960;  1 drivers
v000001e627626840_0 .net *"_ivl_14", 0 0, L_000001e6277fff10;  1 drivers
v000001e627625f80_0 .net *"_ivl_2", 0 0, L_000001e6277ff8f0;  1 drivers
v000001e627626200_0 .net *"_ivl_4", 0 0, L_000001e6277ff2d0;  1 drivers
v000001e6276279c0_0 .net *"_ivl_6", 0 0, L_000001e6277ffb90;  1 drivers
v000001e6276258a0_0 .net *"_ivl_8", 0 0, L_000001e6277ffce0;  1 drivers
S_000001e6276e9350 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d31e0 .param/l "i" 0 5 168, +C4<0101>;
S_000001e6276ea160 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e9350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277ffab0 .functor NOT 1, L_000001e6277e1380, C4<0>, C4<0>, C4<0>;
L_000001e6277ff570 .functor AND 1, L_000001e6277ffab0, L_000001e6277e2000, C4<1>, C4<1>;
L_000001e6277ffdc0 .functor NOT 1, L_000001e6277e1380, C4<0>, C4<0>, C4<0>;
L_000001e6277ff7a0 .functor AND 1, L_000001e6277ffdc0, L_000001e6277e0fc0, C4<1>, C4<1>;
L_000001e6277ff110 .functor OR 1, L_000001e6277ff570, L_000001e6277ff7a0, C4<0>, C4<0>;
L_000001e6277ffe30 .functor AND 1, L_000001e6277e2000, L_000001e6277e0fc0, C4<1>, C4<1>;
L_000001e6277ff5e0 .functor OR 1, L_000001e6277ff110, L_000001e6277ffe30, C4<0>, C4<0>;
L_000001e6277ff3b0 .functor XOR 1, L_000001e6277e1380, L_000001e6277e2000, C4<0>, C4<0>;
L_000001e6277ffea0 .functor XOR 1, L_000001e6277ff3b0, L_000001e6277e0fc0, C4<0>, C4<0>;
v000001e627627880_0 .net "Debe", 0 0, L_000001e6277ff5e0;  1 drivers
v000001e627625e40_0 .net "Din", 0 0, L_000001e6277e0fc0;  1 drivers
v000001e627626a20_0 .net "Dout", 0 0, L_000001e6277ffea0;  1 drivers
v000001e627625da0_0 .net "Ri", 0 0, L_000001e6277e2000;  1 drivers
v000001e6276274c0_0 .net "Si", 0 0, L_000001e6277e1380;  1 drivers
v000001e627627f60_0 .net *"_ivl_0", 0 0, L_000001e6277ffab0;  1 drivers
v000001e627626c00_0 .net *"_ivl_10", 0 0, L_000001e6277ffe30;  1 drivers
v000001e627627d80_0 .net *"_ivl_14", 0 0, L_000001e6277ff3b0;  1 drivers
v000001e627626e80_0 .net *"_ivl_2", 0 0, L_000001e6277ff570;  1 drivers
v000001e627625a80_0 .net *"_ivl_4", 0 0, L_000001e6277ffdc0;  1 drivers
v000001e627627c40_0 .net *"_ivl_6", 0 0, L_000001e6277ff7a0;  1 drivers
v000001e627627240_0 .net *"_ivl_8", 0 0, L_000001e6277ff110;  1 drivers
S_000001e6276ea2f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e9350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277ff420 .functor NOT 1, L_000001e6277e0ca0, C4<0>, C4<0>, C4<0>;
L_000001e6277ff810 .functor AND 1, L_000001e6277ff420, L_000001e6277e0d40, C4<1>, C4<1>;
L_000001e6277ffb20 .functor NOT 1, L_000001e6277e0ca0, C4<0>, C4<0>, C4<0>;
L_000001e6277f8730 .functor AND 1, L_000001e6277ffb20, L_000001e6277e1a60, C4<1>, C4<1>;
L_000001e6277f86c0 .functor OR 1, L_000001e6277ff810, L_000001e6277f8730, C4<0>, C4<0>;
L_000001e6277f9ca0 .functor AND 1, L_000001e6277e0d40, L_000001e6277e1a60, C4<1>, C4<1>;
L_000001e6277f9290 .functor OR 1, L_000001e6277f86c0, L_000001e6277f9ca0, C4<0>, C4<0>;
L_000001e6277f9680 .functor XOR 1, L_000001e6277e0ca0, L_000001e6277e0d40, C4<0>, C4<0>;
L_000001e6277f9a70 .functor XOR 1, L_000001e6277f9680, L_000001e6277e1a60, C4<0>, C4<0>;
v000001e6276260c0_0 .net "Debe", 0 0, L_000001e6277f9290;  1 drivers
v000001e627627a60_0 .net "Din", 0 0, L_000001e6277e1a60;  1 drivers
v000001e627627740_0 .net "Dout", 0 0, L_000001e6277f9a70;  1 drivers
v000001e627625c60_0 .net "Ri", 0 0, L_000001e6277e0d40;  1 drivers
v000001e627626160_0 .net "Si", 0 0, L_000001e6277e0ca0;  1 drivers
v000001e627626f20_0 .net *"_ivl_0", 0 0, L_000001e6277ff420;  1 drivers
v000001e6276277e0_0 .net *"_ivl_10", 0 0, L_000001e6277f9ca0;  1 drivers
v000001e627627b00_0 .net *"_ivl_14", 0 0, L_000001e6277f9680;  1 drivers
v000001e627626fc0_0 .net *"_ivl_2", 0 0, L_000001e6277ff810;  1 drivers
v000001e627627ba0_0 .net *"_ivl_4", 0 0, L_000001e6277ffb20;  1 drivers
v000001e627626ac0_0 .net *"_ivl_6", 0 0, L_000001e6277f8730;  1 drivers
v000001e627626b60_0 .net *"_ivl_8", 0 0, L_000001e6277f86c0;  1 drivers
S_000001e6276e9030 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d28e0 .param/l "i" 0 5 168, +C4<0110>;
S_000001e6276e91c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e9030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f8ff0 .functor NOT 1, L_000001e6277e16a0, C4<0>, C4<0>, C4<0>;
L_000001e6277f97d0 .functor AND 1, L_000001e6277f8ff0, L_000001e6277e11a0, C4<1>, C4<1>;
L_000001e6277f9c30 .functor NOT 1, L_000001e6277e16a0, C4<0>, C4<0>, C4<0>;
L_000001e6277f8490 .functor AND 1, L_000001e6277f9c30, L_000001e6277e0e80, C4<1>, C4<1>;
L_000001e6277f9300 .functor OR 1, L_000001e6277f97d0, L_000001e6277f8490, C4<0>, C4<0>;
L_000001e6277f9140 .functor AND 1, L_000001e6277e11a0, L_000001e6277e0e80, C4<1>, C4<1>;
L_000001e6277f96f0 .functor OR 1, L_000001e6277f9300, L_000001e6277f9140, C4<0>, C4<0>;
L_000001e6277f98b0 .functor XOR 1, L_000001e6277e16a0, L_000001e6277e11a0, C4<0>, C4<0>;
L_000001e6277f9760 .functor XOR 1, L_000001e6277f98b0, L_000001e6277e0e80, C4<0>, C4<0>;
v000001e627627060_0 .net "Debe", 0 0, L_000001e6277f96f0;  1 drivers
v000001e627627100_0 .net "Din", 0 0, L_000001e6277e0e80;  1 drivers
v000001e627625d00_0 .net "Dout", 0 0, L_000001e6277f9760;  1 drivers
v000001e6276262a0_0 .net "Ri", 0 0, L_000001e6277e11a0;  1 drivers
v000001e6276268e0_0 .net "Si", 0 0, L_000001e6277e16a0;  1 drivers
v000001e627627e20_0 .net *"_ivl_0", 0 0, L_000001e6277f8ff0;  1 drivers
v000001e627626340_0 .net *"_ivl_10", 0 0, L_000001e6277f9140;  1 drivers
v000001e627626520_0 .net *"_ivl_14", 0 0, L_000001e6277f98b0;  1 drivers
v000001e627626980_0 .net *"_ivl_2", 0 0, L_000001e6277f97d0;  1 drivers
v000001e627626ca0_0 .net *"_ivl_4", 0 0, L_000001e6277f9c30;  1 drivers
v000001e6276272e0_0 .net *"_ivl_6", 0 0, L_000001e6277f8490;  1 drivers
v000001e627627380_0 .net *"_ivl_8", 0 0, L_000001e6277f9300;  1 drivers
S_000001e6276eade0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e9030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f9bc0 .functor NOT 1, L_000001e6277e1060, C4<0>, C4<0>, C4<0>;
L_000001e6277f9060 .functor AND 1, L_000001e6277f9bc0, L_000001e6277e1f60, C4<1>, C4<1>;
L_000001e6277f8110 .functor NOT 1, L_000001e6277e1060, C4<0>, C4<0>, C4<0>;
L_000001e6277f81f0 .functor AND 1, L_000001e6277f8110, L_000001e6277e02a0, C4<1>, C4<1>;
L_000001e6277f8ab0 .functor OR 1, L_000001e6277f9060, L_000001e6277f81f0, C4<0>, C4<0>;
L_000001e6277f9370 .functor AND 1, L_000001e6277e1f60, L_000001e6277e02a0, C4<1>, C4<1>;
L_000001e6277f8b20 .functor OR 1, L_000001e6277f8ab0, L_000001e6277f9370, C4<0>, C4<0>;
L_000001e6277f9840 .functor XOR 1, L_000001e6277e1060, L_000001e6277e1f60, C4<0>, C4<0>;
L_000001e6277f8960 .functor XOR 1, L_000001e6277f9840, L_000001e6277e02a0, C4<0>, C4<0>;
v000001e6273a2b20_0 .net "Debe", 0 0, L_000001e6277f8b20;  1 drivers
v000001e6273a2c60_0 .net "Din", 0 0, L_000001e6277e02a0;  1 drivers
v000001e6273a0fa0_0 .net "Dout", 0 0, L_000001e6277f8960;  1 drivers
v000001e6273a1220_0 .net "Ri", 0 0, L_000001e6277e1f60;  1 drivers
v000001e6273a12c0_0 .net "Si", 0 0, L_000001e6277e1060;  1 drivers
v000001e6273a1360_0 .net *"_ivl_0", 0 0, L_000001e6277f9bc0;  1 drivers
v000001e627465a00_0 .net *"_ivl_10", 0 0, L_000001e6277f9370;  1 drivers
v000001e627466ae0_0 .net *"_ivl_14", 0 0, L_000001e6277f9840;  1 drivers
v000001e627465460_0 .net *"_ivl_2", 0 0, L_000001e6277f9060;  1 drivers
v000001e627465640_0 .net *"_ivl_4", 0 0, L_000001e6277f8110;  1 drivers
v000001e627338820_0 .net *"_ivl_6", 0 0, L_000001e6277f81f0;  1 drivers
v000001e627338960_0 .net *"_ivl_8", 0 0, L_000001e6277f8ab0;  1 drivers
S_000001e6276e9800 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d30e0 .param/l "i" 0 5 168, +C4<0111>;
S_000001e6276e9670 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e9800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f9920 .functor NOT 1, L_000001e6277e0ac0, C4<0>, C4<0>, C4<0>;
L_000001e6277f8b90 .functor AND 1, L_000001e6277f9920, L_000001e6277df9e0, C4<1>, C4<1>;
L_000001e6277f93e0 .functor NOT 1, L_000001e6277e0ac0, C4<0>, C4<0>, C4<0>;
L_000001e6277f9450 .functor AND 1, L_000001e6277f93e0, L_000001e6277dfa80, C4<1>, C4<1>;
L_000001e6277f8650 .functor OR 1, L_000001e6277f8b90, L_000001e6277f9450, C4<0>, C4<0>;
L_000001e6277f82d0 .functor AND 1, L_000001e6277df9e0, L_000001e6277dfa80, C4<1>, C4<1>;
L_000001e6277f94c0 .functor OR 1, L_000001e6277f8650, L_000001e6277f82d0, C4<0>, C4<0>;
L_000001e6277f91b0 .functor XOR 1, L_000001e6277e0ac0, L_000001e6277df9e0, C4<0>, C4<0>;
L_000001e6277f9a00 .functor XOR 1, L_000001e6277f91b0, L_000001e6277dfa80, C4<0>, C4<0>;
v000001e6276ecf10_0 .net "Debe", 0 0, L_000001e6277f94c0;  1 drivers
v000001e6276eb930_0 .net "Din", 0 0, L_000001e6277dfa80;  1 drivers
v000001e6276eb250_0 .net "Dout", 0 0, L_000001e6277f9a00;  1 drivers
v000001e6276ed4b0_0 .net "Ri", 0 0, L_000001e6277df9e0;  1 drivers
v000001e6276ecab0_0 .net "Si", 0 0, L_000001e6277e0ac0;  1 drivers
v000001e6276ebb10_0 .net *"_ivl_0", 0 0, L_000001e6277f9920;  1 drivers
v000001e6276eb070_0 .net *"_ivl_10", 0 0, L_000001e6277f82d0;  1 drivers
v000001e6276ec1f0_0 .net *"_ivl_14", 0 0, L_000001e6277f91b0;  1 drivers
v000001e6276eb9d0_0 .net *"_ivl_2", 0 0, L_000001e6277f8b90;  1 drivers
v000001e6276ec5b0_0 .net *"_ivl_4", 0 0, L_000001e6277f93e0;  1 drivers
v000001e6276ebed0_0 .net *"_ivl_6", 0 0, L_000001e6277f9450;  1 drivers
v000001e6276eb890_0 .net *"_ivl_8", 0 0, L_000001e6277f8650;  1 drivers
S_000001e6276ea480 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e9800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f9220 .functor NOT 1, L_000001e6277e1740, C4<0>, C4<0>, C4<0>;
L_000001e6277f89d0 .functor AND 1, L_000001e6277f9220, L_000001e6277e1c40, C4<1>, C4<1>;
L_000001e6277f8340 .functor NOT 1, L_000001e6277e1740, C4<0>, C4<0>, C4<0>;
L_000001e6277f9ae0 .functor AND 1, L_000001e6277f8340, L_000001e6277e20a0, C4<1>, C4<1>;
L_000001e6277f8c00 .functor OR 1, L_000001e6277f89d0, L_000001e6277f9ae0, C4<0>, C4<0>;
L_000001e6277f87a0 .functor AND 1, L_000001e6277e1c40, L_000001e6277e20a0, C4<1>, C4<1>;
L_000001e6277f9530 .functor OR 1, L_000001e6277f8c00, L_000001e6277f87a0, C4<0>, C4<0>;
L_000001e6277f8420 .functor XOR 1, L_000001e6277e1740, L_000001e6277e1c40, C4<0>, C4<0>;
L_000001e6277f95a0 .functor XOR 1, L_000001e6277f8420, L_000001e6277e20a0, C4<0>, C4<0>;
v000001e6276ebc50_0 .net "Debe", 0 0, L_000001e6277f9530;  1 drivers
v000001e6276ebd90_0 .net "Din", 0 0, L_000001e6277e20a0;  1 drivers
v000001e6276ec010_0 .net "Dout", 0 0, L_000001e6277f95a0;  1 drivers
v000001e6276ec290_0 .net "Ri", 0 0, L_000001e6277e1c40;  1 drivers
v000001e6276ece70_0 .net "Si", 0 0, L_000001e6277e1740;  1 drivers
v000001e6276ecfb0_0 .net *"_ivl_0", 0 0, L_000001e6277f9220;  1 drivers
v000001e6276eb2f0_0 .net *"_ivl_10", 0 0, L_000001e6277f87a0;  1 drivers
v000001e6276ecdd0_0 .net *"_ivl_14", 0 0, L_000001e6277f8420;  1 drivers
v000001e6276ecbf0_0 .net *"_ivl_2", 0 0, L_000001e6277f89d0;  1 drivers
v000001e6276ecb50_0 .net *"_ivl_4", 0 0, L_000001e6277f8340;  1 drivers
v000001e6276ec830_0 .net *"_ivl_6", 0 0, L_000001e6277f9ae0;  1 drivers
v000001e6276ed410_0 .net *"_ivl_8", 0 0, L_000001e6277f8c00;  1 drivers
S_000001e6276e9fd0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d3160 .param/l "i" 0 5 168, +C4<01000>;
S_000001e6276e94e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e9fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f8f10 .functor NOT 1, L_000001e6277e1600, C4<0>, C4<0>, C4<0>;
L_000001e6277f8810 .functor AND 1, L_000001e6277f8f10, L_000001e6277dfee0, C4<1>, C4<1>;
L_000001e6277f8500 .functor NOT 1, L_000001e6277e1600, C4<0>, C4<0>, C4<0>;
L_000001e6277f83b0 .functor AND 1, L_000001e6277f8500, L_000001e6277e17e0, C4<1>, C4<1>;
L_000001e6277f8570 .functor OR 1, L_000001e6277f8810, L_000001e6277f83b0, C4<0>, C4<0>;
L_000001e6277f90d0 .functor AND 1, L_000001e6277dfee0, L_000001e6277e17e0, C4<1>, C4<1>;
L_000001e6277f9990 .functor OR 1, L_000001e6277f8570, L_000001e6277f90d0, C4<0>, C4<0>;
L_000001e6277f85e0 .functor XOR 1, L_000001e6277e1600, L_000001e6277dfee0, C4<0>, C4<0>;
L_000001e6277f9610 .functor XOR 1, L_000001e6277f85e0, L_000001e6277e17e0, C4<0>, C4<0>;
v000001e6276eba70_0 .net "Debe", 0 0, L_000001e6277f9990;  1 drivers
v000001e6276ec330_0 .net "Din", 0 0, L_000001e6277e17e0;  1 drivers
v000001e6276ed050_0 .net "Dout", 0 0, L_000001e6277f9610;  1 drivers
v000001e6276ebbb0_0 .net "Ri", 0 0, L_000001e6277dfee0;  1 drivers
v000001e6276ec0b0_0 .net "Si", 0 0, L_000001e6277e1600;  1 drivers
v000001e6276eb110_0 .net *"_ivl_0", 0 0, L_000001e6277f8f10;  1 drivers
v000001e6276ed550_0 .net *"_ivl_10", 0 0, L_000001e6277f90d0;  1 drivers
v000001e6276eca10_0 .net *"_ivl_14", 0 0, L_000001e6277f85e0;  1 drivers
v000001e6276ed0f0_0 .net *"_ivl_2", 0 0, L_000001e6277f8810;  1 drivers
v000001e6276eb7f0_0 .net *"_ivl_4", 0 0, L_000001e6277f8500;  1 drivers
v000001e6276ec650_0 .net *"_ivl_6", 0 0, L_000001e6277f83b0;  1 drivers
v000001e6276ec3d0_0 .net *"_ivl_8", 0 0, L_000001e6277f8570;  1 drivers
S_000001e6276e9b20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e9fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f9b50 .functor NOT 1, L_000001e6277e14c0, C4<0>, C4<0>, C4<0>;
L_000001e6277f8180 .functor AND 1, L_000001e6277f9b50, L_000001e6277df940, C4<1>, C4<1>;
L_000001e6277f8880 .functor NOT 1, L_000001e6277e14c0, C4<0>, C4<0>, C4<0>;
L_000001e6277f8c70 .functor AND 1, L_000001e6277f8880, L_000001e6277dfc60, C4<1>, C4<1>;
L_000001e6277f8260 .functor OR 1, L_000001e6277f8180, L_000001e6277f8c70, C4<0>, C4<0>;
L_000001e6277f88f0 .functor AND 1, L_000001e6277df940, L_000001e6277dfc60, C4<1>, C4<1>;
L_000001e6277f8a40 .functor OR 1, L_000001e6277f8260, L_000001e6277f88f0, C4<0>, C4<0>;
L_000001e6277f8ce0 .functor XOR 1, L_000001e6277e14c0, L_000001e6277df940, C4<0>, C4<0>;
L_000001e6277f8d50 .functor XOR 1, L_000001e6277f8ce0, L_000001e6277dfc60, C4<0>, C4<0>;
v000001e6276ec470_0 .net "Debe", 0 0, L_000001e6277f8a40;  1 drivers
v000001e6276ec6f0_0 .net "Din", 0 0, L_000001e6277dfc60;  1 drivers
v000001e6276eb390_0 .net "Dout", 0 0, L_000001e6277f8d50;  1 drivers
v000001e6276ed5f0_0 .net "Ri", 0 0, L_000001e6277df940;  1 drivers
v000001e6276ebe30_0 .net "Si", 0 0, L_000001e6277e14c0;  1 drivers
v000001e6276ed190_0 .net *"_ivl_0", 0 0, L_000001e6277f9b50;  1 drivers
v000001e6276ec510_0 .net *"_ivl_10", 0 0, L_000001e6277f88f0;  1 drivers
v000001e6276ec790_0 .net *"_ivl_14", 0 0, L_000001e6277f8ce0;  1 drivers
v000001e6276ebcf0_0 .net *"_ivl_2", 0 0, L_000001e6277f8180;  1 drivers
v000001e6276ebf70_0 .net *"_ivl_4", 0 0, L_000001e6277f8880;  1 drivers
v000001e6276ed690_0 .net *"_ivl_6", 0 0, L_000001e6277f8c70;  1 drivers
v000001e6276ed230_0 .net *"_ivl_8", 0 0, L_000001e6277f8260;  1 drivers
S_000001e6276e9cb0 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001e627694e20;
 .timescale -9 -12;
P_000001e6275d2920 .param/l "i" 0 5 168, +C4<01001>;
S_000001e6276ea930 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6276e9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f8dc0 .functor NOT 1, L_000001e6277dfe40, C4<0>, C4<0>, C4<0>;
L_000001e6277f8e30 .functor AND 1, L_000001e6277f8dc0, L_000001e6277e1880, C4<1>, C4<1>;
L_000001e6277f8ea0 .functor NOT 1, L_000001e6277dfe40, C4<0>, C4<0>, C4<0>;
L_000001e6277f8f80 .functor AND 1, L_000001e6277f8ea0, L_000001e6277dff80, C4<1>, C4<1>;
L_000001e6277fa100 .functor OR 1, L_000001e6277f8e30, L_000001e6277f8f80, C4<0>, C4<0>;
L_000001e6277fa950 .functor AND 1, L_000001e6277e1880, L_000001e6277dff80, C4<1>, C4<1>;
L_000001e6277fa330 .functor OR 1, L_000001e6277fa100, L_000001e6277fa950, C4<0>, C4<0>;
L_000001e6277fa170 .functor XOR 1, L_000001e6277dfe40, L_000001e6277e1880, C4<0>, C4<0>;
L_000001e6277fa3a0 .functor XOR 1, L_000001e6277fa170, L_000001e6277dff80, C4<0>, C4<0>;
v000001e6276ec150_0 .net "Debe", 0 0, L_000001e6277fa330;  1 drivers
v000001e6276eb4d0_0 .net "Din", 0 0, L_000001e6277dff80;  1 drivers
v000001e6276eb430_0 .net "Dout", 0 0, L_000001e6277fa3a0;  1 drivers
v000001e6276eb570_0 .net "Ri", 0 0, L_000001e6277e1880;  1 drivers
v000001e6276ec8d0_0 .net "Si", 0 0, L_000001e6277dfe40;  1 drivers
v000001e6276ec970_0 .net *"_ivl_0", 0 0, L_000001e6277f8dc0;  1 drivers
v000001e6276ecc90_0 .net *"_ivl_10", 0 0, L_000001e6277fa950;  1 drivers
v000001e6276ed730_0 .net *"_ivl_14", 0 0, L_000001e6277fa170;  1 drivers
v000001e6276ed7d0_0 .net *"_ivl_2", 0 0, L_000001e6277f8e30;  1 drivers
v000001e6276ecd30_0 .net *"_ivl_4", 0 0, L_000001e6277f8ea0;  1 drivers
v000001e6276ed2d0_0 .net *"_ivl_6", 0 0, L_000001e6277f8f80;  1 drivers
v000001e6276ed370_0 .net *"_ivl_8", 0 0, L_000001e6277fa100;  1 drivers
S_000001e6276ea610 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6276e9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f9e60 .functor NOT 1, L_000001e6277e0700, C4<0>, C4<0>, C4<0>;
L_000001e6277fabf0 .functor AND 1, L_000001e6277f9e60, L_000001e6277dfb20, C4<1>, C4<1>;
L_000001e6277fb210 .functor NOT 1, L_000001e6277e0700, C4<0>, C4<0>, C4<0>;
L_000001e6277faf70 .functor AND 1, L_000001e6277fb210, L_000001e6277e19c0, C4<1>, C4<1>;
L_000001e6277fb280 .functor OR 1, L_000001e6277fabf0, L_000001e6277faf70, C4<0>, C4<0>;
L_000001e6277faf00 .functor AND 1, L_000001e6277dfb20, L_000001e6277e19c0, C4<1>, C4<1>;
L_000001e6277fac60 .functor OR 1, L_000001e6277fb280, L_000001e6277faf00, C4<0>, C4<0>;
L_000001e6277fb3d0 .functor XOR 1, L_000001e6277e0700, L_000001e6277dfb20, C4<0>, C4<0>;
L_000001e6277fa090 .functor XOR 1, L_000001e6277fb3d0, L_000001e6277e19c0, C4<0>, C4<0>;
v000001e6276eb610_0 .net "Debe", 0 0, L_000001e6277fac60;  1 drivers
v000001e6276eb1b0_0 .net "Din", 0 0, L_000001e6277e19c0;  1 drivers
v000001e6276eb6b0_0 .net "Dout", 0 0, L_000001e6277fa090;  1 drivers
v000001e6276eb750_0 .net "Ri", 0 0, L_000001e6277dfb20;  1 drivers
v000001e6276ee630_0 .net "Si", 0 0, L_000001e6277e0700;  1 drivers
v000001e6276ede10_0 .net *"_ivl_0", 0 0, L_000001e6277f9e60;  1 drivers
v000001e6276eff30_0 .net *"_ivl_10", 0 0, L_000001e6277faf00;  1 drivers
v000001e6276ef5d0_0 .net *"_ivl_14", 0 0, L_000001e6277fb3d0;  1 drivers
v000001e6276ee130_0 .net *"_ivl_2", 0 0, L_000001e6277fabf0;  1 drivers
v000001e6276ef490_0 .net *"_ivl_4", 0 0, L_000001e6277fb210;  1 drivers
v000001e6276eebd0_0 .net *"_ivl_6", 0 0, L_000001e6277faf70;  1 drivers
v000001e6276ef670_0 .net *"_ivl_8", 0 0, L_000001e6277fb280;  1 drivers
S_000001e6276e9e40 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000001e627694e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001e62768dab0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001e62768dae8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001e62768db20 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001e62768db58 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001e6277fc160 .functor NOT 1, L_000001e6277e3a40, C4<0>, C4<0>, C4<0>;
L_000001e6277fc080 .functor OR 1, L_000001e6277e28c0, L_000001e6277e46c0, C4<0>, C4<0>;
L_000001e6277fc6a0 .functor AND 1, L_000001e6277e4300, L_000001e6277fc080, C4<1>, C4<1>;
v000001e6276edd70_0 .net *"_ivl_11", 9 0, L_000001e6277e3fe0;  1 drivers
v000001e6276ee3b0_0 .net *"_ivl_12", 10 0, L_000001e6277e2a00;  1 drivers
L_000001e627780e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6276ee590_0 .net *"_ivl_15", 0 0, L_000001e627780e88;  1 drivers
v000001e6276ee310_0 .net *"_ivl_17", 0 0, L_000001e6277e46c0;  1 drivers
v000001e6276efdf0_0 .net *"_ivl_19", 0 0, L_000001e6277fc080;  1 drivers
v000001e6276efc10_0 .net *"_ivl_21", 0 0, L_000001e6277fc6a0;  1 drivers
L_000001e627780ed0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001e6276ed9b0_0 .net/2u *"_ivl_22", 10 0, L_000001e627780ed0;  1 drivers
L_000001e627780f18 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e6276edaf0_0 .net/2u *"_ivl_24", 10 0, L_000001e627780f18;  1 drivers
v000001e6276eedb0_0 .net *"_ivl_26", 10 0, L_000001e6277e2500;  1 drivers
v000001e6276efcb0_0 .net *"_ivl_3", 3 0, L_000001e6277e3ea0;  1 drivers
v000001e6276eda50_0 .net *"_ivl_33", 0 0, L_000001e6277e3720;  1 drivers
v000001e6276effd0_0 .net *"_ivl_34", 4 0, L_000001e6277e3f40;  1 drivers
L_000001e627780f60 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e6276eef90_0 .net *"_ivl_37", 3 0, L_000001e627780f60;  1 drivers
v000001e6276edeb0_0 .net *"_ivl_7", 0 0, L_000001e6277e3a40;  1 drivers
v000001e6276ef350_0 .net "boolean", 0 0, L_000001e6277e28c0;  1 drivers
v000001e6276ed870_0 .net "exp", 4 0, L_000001e6277e41c0;  alias, 1 drivers
v000001e6276edc30_0 .net "exp_round", 4 0, L_000001e6277e4080;  alias, 1 drivers
v000001e6276ef030_0 .net "guard", 0 0, L_000001e6277e4300;  1 drivers
v000001e6276edf50_0 .net "is_even", 0 0, L_000001e6277fc160;  1 drivers
v000001e6276ef530_0 .net "ms", 14 0, L_000001e6277e2820;  alias, 1 drivers
v000001e6276edff0_0 .net "ms_round", 9 0, L_000001e6277e3cc0;  alias, 1 drivers
v000001e6276efd50_0 .net "temp", 10 0, L_000001e6277e3c20;  1 drivers
L_000001e6277e4300 .part L_000001e6277e2820, 4, 1;
L_000001e6277e3ea0 .part L_000001e6277e2820, 0, 4;
L_000001e6277e28c0 .reduce/or L_000001e6277e3ea0;
L_000001e6277e3a40 .part L_000001e6277e2820, 5, 1;
L_000001e6277e3fe0 .part L_000001e6277e2820, 5, 10;
L_000001e6277e2a00 .concat [ 10 1 0 0], L_000001e6277e3fe0, L_000001e627780e88;
L_000001e6277e46c0 .reduce/nor L_000001e6277fc160;
L_000001e6277e2500 .functor MUXZ 11, L_000001e627780f18, L_000001e627780ed0, L_000001e6277fc6a0, C4<>;
L_000001e6277e3c20 .arith/sum 11, L_000001e6277e2a00, L_000001e6277e2500;
L_000001e6277e3cc0 .part L_000001e6277e3c20, 0, 10;
L_000001e6277e3720 .part L_000001e6277e3c20, 10, 1;
L_000001e6277e3f40 .concat [ 1 4 0 0], L_000001e6277e3720, L_000001e627780f60;
L_000001e6277e4080 .arith/sum 5, L_000001e6277e41c0, L_000001e6277e3f40;
S_000001e6276ea7a0 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000001e627694e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001e6276943b0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001e6276943e8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001e627694420 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001e6276f0c50_0 .net "Debe", 5 0, L_000001e6277e30e0;  1 drivers
v000001e6276f0390_0 .net "F", 4 0, L_000001e6277e23c0;  alias, 1 drivers
v000001e6276f25f0_0 .net "R", 4 0, L_000001e6277e08e0;  alias, 1 drivers
v000001e6276f1e70_0 .net "S", 4 0, L_000001e6277dbfc0;  alias, 1 drivers
L_000001e627780db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6276f27d0_0 .net/2u *"_ivl_39", 0 0, L_000001e627780db0;  1 drivers
L_000001e6277e0a20 .part L_000001e6277dbfc0, 0, 1;
L_000001e6277e0b60 .part L_000001e6277e08e0, 0, 1;
L_000001e6277e1e20 .part L_000001e6277e30e0, 0, 1;
L_000001e6277e0c00 .part L_000001e6277dbfc0, 1, 1;
L_000001e6277e0de0 .part L_000001e6277e08e0, 1, 1;
L_000001e6277e1100 .part L_000001e6277e30e0, 1, 1;
L_000001e6277e3ae0 .part L_000001e6277dbfc0, 2, 1;
L_000001e6277e43a0 .part L_000001e6277e08e0, 2, 1;
L_000001e6277e3860 .part L_000001e6277e30e0, 2, 1;
L_000001e6277e26e0 .part L_000001e6277dbfc0, 3, 1;
L_000001e6277e3b80 .part L_000001e6277e08e0, 3, 1;
L_000001e6277e3680 .part L_000001e6277e30e0, 3, 1;
L_000001e6277e2780 .part L_000001e6277dbfc0, 4, 1;
L_000001e6277e3d60 .part L_000001e6277e08e0, 4, 1;
L_000001e6277e2aa0 .part L_000001e6277e30e0, 4, 1;
LS_000001e6277e23c0_0_0 .concat8 [ 1 1 1 1], L_000001e6277fab80, L_000001e6277fb600, L_000001e6277fa1e0, L_000001e6277fa560;
LS_000001e6277e23c0_0_4 .concat8 [ 1 0 0 0], L_000001e6277fcb00;
L_000001e6277e23c0 .concat8 [ 4 1 0 0], LS_000001e6277e23c0_0_0, LS_000001e6277e23c0_0_4;
LS_000001e6277e30e0_0_0 .concat8 [ 1 1 1 1], L_000001e627780db0, L_000001e6277fb050, L_000001e6277fa4f0, L_000001e6277fb7c0;
LS_000001e6277e30e0_0_4 .concat8 [ 1 1 0 0], L_000001e6277fa020, L_000001e6277fc010;
L_000001e6277e30e0 .concat8 [ 4 2 0 0], LS_000001e6277e30e0_0_0, LS_000001e6277e30e0_0_4;
S_000001e6276eaac0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e6276ea7a0;
 .timescale -9 -12;
P_000001e6275d38a0 .param/l "i" 0 5 28, +C4<00>;
S_000001e6276eac50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276eaac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fab10 .functor NOT 1, L_000001e6277e0a20, C4<0>, C4<0>, C4<0>;
L_000001e6277fb2f0 .functor AND 1, L_000001e6277fab10, L_000001e6277e0b60, C4<1>, C4<1>;
L_000001e6277fb360 .functor NOT 1, L_000001e6277e0a20, C4<0>, C4<0>, C4<0>;
L_000001e6277fb4b0 .functor AND 1, L_000001e6277fb360, L_000001e6277e1e20, C4<1>, C4<1>;
L_000001e6277faa30 .functor OR 1, L_000001e6277fb2f0, L_000001e6277fb4b0, C4<0>, C4<0>;
L_000001e6277fb130 .functor AND 1, L_000001e6277e0b60, L_000001e6277e1e20, C4<1>, C4<1>;
L_000001e6277fb050 .functor OR 1, L_000001e6277faa30, L_000001e6277fb130, C4<0>, C4<0>;
L_000001e6277fad40 .functor XOR 1, L_000001e6277e0a20, L_000001e6277e0b60, C4<0>, C4<0>;
L_000001e6277fab80 .functor XOR 1, L_000001e6277fad40, L_000001e6277e1e20, C4<0>, C4<0>;
v000001e6276ef0d0_0 .net "Debe", 0 0, L_000001e6277fb050;  1 drivers
v000001e6276ef3f0_0 .net "Din", 0 0, L_000001e6277e1e20;  1 drivers
v000001e6276ee450_0 .net "Dout", 0 0, L_000001e6277fab80;  1 drivers
v000001e6276ef710_0 .net "Ri", 0 0, L_000001e6277e0b60;  1 drivers
v000001e6276ee4f0_0 .net "Si", 0 0, L_000001e6277e0a20;  1 drivers
v000001e6276eee50_0 .net *"_ivl_0", 0 0, L_000001e6277fab10;  1 drivers
v000001e6276ee6d0_0 .net *"_ivl_10", 0 0, L_000001e6277fb130;  1 drivers
v000001e6276ee090_0 .net *"_ivl_14", 0 0, L_000001e6277fad40;  1 drivers
v000001e6276ef850_0 .net *"_ivl_2", 0 0, L_000001e6277fb2f0;  1 drivers
v000001e6276ef170_0 .net *"_ivl_4", 0 0, L_000001e6277fb360;  1 drivers
v000001e6276edcd0_0 .net *"_ivl_6", 0 0, L_000001e6277fb4b0;  1 drivers
v000001e6276ef210_0 .net *"_ivl_8", 0 0, L_000001e6277faa30;  1 drivers
S_000001e6276fc310 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e6276ea7a0;
 .timescale -9 -12;
P_000001e6275d4160 .param/l "i" 0 5 28, +C4<01>;
S_000001e6276fbff0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276fc310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fb8a0 .functor NOT 1, L_000001e6277e0c00, C4<0>, C4<0>, C4<0>;
L_000001e6277fadb0 .functor AND 1, L_000001e6277fb8a0, L_000001e6277e0de0, C4<1>, C4<1>;
L_000001e6277fb520 .functor NOT 1, L_000001e6277e0c00, C4<0>, C4<0>, C4<0>;
L_000001e6277fa480 .functor AND 1, L_000001e6277fb520, L_000001e6277e1100, C4<1>, C4<1>;
L_000001e6277fb590 .functor OR 1, L_000001e6277fadb0, L_000001e6277fa480, C4<0>, C4<0>;
L_000001e6277fae20 .functor AND 1, L_000001e6277e0de0, L_000001e6277e1100, C4<1>, C4<1>;
L_000001e6277fa4f0 .functor OR 1, L_000001e6277fb590, L_000001e6277fae20, C4<0>, C4<0>;
L_000001e6277fae90 .functor XOR 1, L_000001e6277e0c00, L_000001e6277e0de0, C4<0>, C4<0>;
L_000001e6277fb600 .functor XOR 1, L_000001e6277fae90, L_000001e6277e1100, C4<0>, C4<0>;
v000001e6276eec70_0 .net "Debe", 0 0, L_000001e6277fa4f0;  1 drivers
v000001e6276efe90_0 .net "Din", 0 0, L_000001e6277e1100;  1 drivers
v000001e6276eeef0_0 .net "Dout", 0 0, L_000001e6277fb600;  1 drivers
v000001e6276ee1d0_0 .net "Ri", 0 0, L_000001e6277e0de0;  1 drivers
v000001e6276ef7b0_0 .net "Si", 0 0, L_000001e6277e0c00;  1 drivers
v000001e6276ef8f0_0 .net *"_ivl_0", 0 0, L_000001e6277fb8a0;  1 drivers
v000001e6276ee270_0 .net *"_ivl_10", 0 0, L_000001e6277fae20;  1 drivers
v000001e6276ee770_0 .net *"_ivl_14", 0 0, L_000001e6277fae90;  1 drivers
v000001e6276ee810_0 .net *"_ivl_2", 0 0, L_000001e6277fadb0;  1 drivers
v000001e6276ee950_0 .net *"_ivl_4", 0 0, L_000001e6277fb520;  1 drivers
v000001e6276ee8b0_0 .net *"_ivl_6", 0 0, L_000001e6277fa480;  1 drivers
v000001e6276efa30_0 .net *"_ivl_8", 0 0, L_000001e6277fb590;  1 drivers
S_000001e6276fbcd0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e6276ea7a0;
 .timescale -9 -12;
P_000001e6275d3ce0 .param/l "i" 0 5 28, +C4<010>;
S_000001e6276fc7c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276fbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277f9d10 .functor NOT 1, L_000001e6277e3ae0, C4<0>, C4<0>, C4<0>;
L_000001e6277fa250 .functor AND 1, L_000001e6277f9d10, L_000001e6277e43a0, C4<1>, C4<1>;
L_000001e6277fb670 .functor NOT 1, L_000001e6277e3ae0, C4<0>, C4<0>, C4<0>;
L_000001e6277fb6e0 .functor AND 1, L_000001e6277fb670, L_000001e6277e3860, C4<1>, C4<1>;
L_000001e6277fa800 .functor OR 1, L_000001e6277fa250, L_000001e6277fb6e0, C4<0>, C4<0>;
L_000001e6277fb750 .functor AND 1, L_000001e6277e43a0, L_000001e6277e3860, C4<1>, C4<1>;
L_000001e6277fb7c0 .functor OR 1, L_000001e6277fa800, L_000001e6277fb750, C4<0>, C4<0>;
L_000001e6277f9d80 .functor XOR 1, L_000001e6277e3ae0, L_000001e6277e43a0, C4<0>, C4<0>;
L_000001e6277fa1e0 .functor XOR 1, L_000001e6277f9d80, L_000001e6277e3860, C4<0>, C4<0>;
v000001e6276ef2b0_0 .net "Debe", 0 0, L_000001e6277fb7c0;  1 drivers
v000001e6276ee9f0_0 .net "Din", 0 0, L_000001e6277e3860;  1 drivers
v000001e6276ef990_0 .net "Dout", 0 0, L_000001e6277fa1e0;  1 drivers
v000001e6276efad0_0 .net "Ri", 0 0, L_000001e6277e43a0;  1 drivers
v000001e6276eea90_0 .net "Si", 0 0, L_000001e6277e3ae0;  1 drivers
v000001e6276eeb30_0 .net *"_ivl_0", 0 0, L_000001e6277f9d10;  1 drivers
v000001e6276ed910_0 .net *"_ivl_10", 0 0, L_000001e6277fb750;  1 drivers
v000001e6276edb90_0 .net *"_ivl_14", 0 0, L_000001e6277f9d80;  1 drivers
v000001e6276eed10_0 .net *"_ivl_2", 0 0, L_000001e6277fa250;  1 drivers
v000001e6276efb70_0 .net *"_ivl_4", 0 0, L_000001e6277fb670;  1 drivers
v000001e6276f24b0_0 .net *"_ivl_6", 0 0, L_000001e6277fb6e0;  1 drivers
v000001e6276f0e30_0 .net *"_ivl_8", 0 0, L_000001e6277fa800;  1 drivers
S_000001e6276fb500 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e6276ea7a0;
 .timescale -9 -12;
P_000001e6275d3560 .param/l "i" 0 5 28, +C4<011>;
S_000001e6276fcae0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276fb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fa5d0 .functor NOT 1, L_000001e6277e26e0, C4<0>, C4<0>, C4<0>;
L_000001e6277f9df0 .functor AND 1, L_000001e6277fa5d0, L_000001e6277e3b80, C4<1>, C4<1>;
L_000001e6277f9ed0 .functor NOT 1, L_000001e6277e26e0, C4<0>, C4<0>, C4<0>;
L_000001e6277fa2c0 .functor AND 1, L_000001e6277f9ed0, L_000001e6277e3680, C4<1>, C4<1>;
L_000001e6277f9f40 .functor OR 1, L_000001e6277f9df0, L_000001e6277fa2c0, C4<0>, C4<0>;
L_000001e6277f9fb0 .functor AND 1, L_000001e6277e3b80, L_000001e6277e3680, C4<1>, C4<1>;
L_000001e6277fa020 .functor OR 1, L_000001e6277f9f40, L_000001e6277f9fb0, C4<0>, C4<0>;
L_000001e6277fa410 .functor XOR 1, L_000001e6277e26e0, L_000001e6277e3b80, C4<0>, C4<0>;
L_000001e6277fa560 .functor XOR 1, L_000001e6277fa410, L_000001e6277e3680, C4<0>, C4<0>;
v000001e6276f1790_0 .net "Debe", 0 0, L_000001e6277fa020;  1 drivers
v000001e6276f0570_0 .net "Din", 0 0, L_000001e6277e3680;  1 drivers
v000001e6276f1b50_0 .net "Dout", 0 0, L_000001e6277fa560;  1 drivers
v000001e6276f1a10_0 .net "Ri", 0 0, L_000001e6277e3b80;  1 drivers
v000001e6276f0430_0 .net "Si", 0 0, L_000001e6277e26e0;  1 drivers
v000001e6276f0ed0_0 .net *"_ivl_0", 0 0, L_000001e6277fa5d0;  1 drivers
v000001e6276f0610_0 .net *"_ivl_10", 0 0, L_000001e6277f9fb0;  1 drivers
v000001e6276f2730_0 .net *"_ivl_14", 0 0, L_000001e6277fa410;  1 drivers
v000001e6276f1dd0_0 .net *"_ivl_2", 0 0, L_000001e6277f9df0;  1 drivers
v000001e6276f2230_0 .net *"_ivl_4", 0 0, L_000001e6277f9ed0;  1 drivers
v000001e6276f1c90_0 .net *"_ivl_6", 0 0, L_000001e6277fa2c0;  1 drivers
v000001e6276f13d0_0 .net *"_ivl_8", 0 0, L_000001e6277f9f40;  1 drivers
S_000001e6276fce00 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e6276ea7a0;
 .timescale -9 -12;
P_000001e6275d3ee0 .param/l "i" 0 5 28, +C4<0100>;
S_000001e6276fbb40 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276fce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fa640 .functor NOT 1, L_000001e6277e2780, C4<0>, C4<0>, C4<0>;
L_000001e6277fa790 .functor AND 1, L_000001e6277fa640, L_000001e6277e3d60, C4<1>, C4<1>;
L_000001e6277fa870 .functor NOT 1, L_000001e6277e2780, C4<0>, C4<0>, C4<0>;
L_000001e6277fa9c0 .functor AND 1, L_000001e6277fa870, L_000001e6277e2aa0, C4<1>, C4<1>;
L_000001e6277fb9f0 .functor OR 1, L_000001e6277fa790, L_000001e6277fa9c0, C4<0>, C4<0>;
L_000001e6277fbf30 .functor AND 1, L_000001e6277e3d60, L_000001e6277e2aa0, C4<1>, C4<1>;
L_000001e6277fc010 .functor OR 1, L_000001e6277fb9f0, L_000001e6277fbf30, C4<0>, C4<0>;
L_000001e6277fce10 .functor XOR 1, L_000001e6277e2780, L_000001e6277e3d60, C4<0>, C4<0>;
L_000001e6277fcb00 .functor XOR 1, L_000001e6277fce10, L_000001e6277e2aa0, C4<0>, C4<0>;
v000001e6276f2550_0 .net "Debe", 0 0, L_000001e6277fc010;  1 drivers
v000001e6276f01b0_0 .net "Din", 0 0, L_000001e6277e2aa0;  1 drivers
v000001e6276f06b0_0 .net "Dout", 0 0, L_000001e6277fcb00;  1 drivers
v000001e6276f0bb0_0 .net "Ri", 0 0, L_000001e6277e3d60;  1 drivers
v000001e6276f11f0_0 .net "Si", 0 0, L_000001e6277e2780;  1 drivers
v000001e6276f0930_0 .net *"_ivl_0", 0 0, L_000001e6277fa640;  1 drivers
v000001e6276f2410_0 .net *"_ivl_10", 0 0, L_000001e6277fbf30;  1 drivers
v000001e6276f1d30_0 .net *"_ivl_14", 0 0, L_000001e6277fce10;  1 drivers
v000001e6276f0f70_0 .net *"_ivl_2", 0 0, L_000001e6277fa790;  1 drivers
v000001e6276f2050_0 .net *"_ivl_4", 0 0, L_000001e6277fa870;  1 drivers
v000001e6276f0750_0 .net *"_ivl_6", 0 0, L_000001e6277fa9c0;  1 drivers
v000001e6276f1330_0 .net *"_ivl_8", 0 0, L_000001e6277fb9f0;  1 drivers
S_000001e6276fb050 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000001e627695ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001e6272a9550 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_000001e6272a9588 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001e6272a95c0 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001e6276561e0 .functor BUFZ 10, L_000001e6277ddfa0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e6276565d0 .functor BUFZ 5, L_000001e6277de180, C4<00000>, C4<00000>, C4<00000>;
v000001e6276f79b0_0 .net "A", 11 0, L_000001e6277de5e0;  1 drivers
v000001e6276f9990_0 .net "B", 11 0, L_000001e6277df120;  1 drivers
v000001e6276f9710_0 .net "C", 12 0, L_000001e6277de900;  1 drivers
v000001e6276f9210_0 .net "ExpIn", 4 0, L_000001e6277dbfc0;  alias, 1 drivers
v000001e6276f9cb0_0 .net "ExpOut", 4 0, L_000001e6276565d0;  alias, 1 drivers
v000001e6276f8f90_0 .net "F", 9 0, L_000001e6276561e0;  alias, 1 drivers
v000001e6276f7d70_0 .net "R", 10 0, L_000001e6277db340;  alias, 1 drivers
v000001e6276f9490_0 .net "S", 10 0, L_000001e6277dc560;  alias, 1 drivers
v000001e6276f92b0_0 .net *"_ivl_101", 0 0, L_000001e6277dec20;  1 drivers
L_000001e627780b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6276f9030_0 .net/2u *"_ivl_102", 1 0, L_000001e627780b28;  1 drivers
v000001e6276f95d0_0 .net *"_ivl_104", 14 0, L_000001e6277dde60;  1 drivers
v000001e6276f97b0_0 .net *"_ivl_107", 9 0, L_000001e6277df3a0;  1 drivers
v000001e6276f7f50_0 .net *"_ivl_109", 0 0, L_000001e6277df6c0;  1 drivers
L_000001e627780b70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e6276f9c10_0 .net/2u *"_ivl_110", 2 0, L_000001e627780b70;  1 drivers
v000001e6276f81d0_0 .net *"_ivl_112", 14 0, L_000001e6277de0e0;  1 drivers
L_000001e627780bb8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001e6276f9a30_0 .net/2u *"_ivl_116", 4 0, L_000001e627780bb8;  1 drivers
v000001e6276f7eb0_0 .net *"_ivl_118", 4 0, L_000001e6277df580;  1 drivers
L_000001e627780ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6276f90d0_0 .net/2u *"_ivl_92", 0 0, L_000001e627780ae0;  1 drivers
v000001e6276f8450_0 .net *"_ivl_97", 9 0, L_000001e6277df760;  1 drivers
v000001e6276f8270_0 .net *"_ivl_99", 0 0, L_000001e6277de720;  1 drivers
v000001e6276f9d50_0 .net "carry", 0 0, L_000001e6277dd5a0;  1 drivers
v000001e6276f8310_0 .net "exp_for_round", 4 0, L_000001e6277de860;  1 drivers
v000001e6276f7a50_0 .net "exp_rounded", 4 0, L_000001e6277de180;  1 drivers
v000001e6276f9df0_0 .net "frac_rounded", 9 0, L_000001e6277ddfa0;  1 drivers
v000001e6276f7af0_0 .net "guard_R", 0 0, L_000001e6277db5c0;  alias, 1 drivers
v000001e6276f83b0_0 .net "guard_S", 0 0, L_000001e6277db520;  alias, 1 drivers
v000001e6276f9e90_0 .net "ms_for_round", 14 0, L_000001e6277defe0;  1 drivers
v000001e6276f84f0_0 .net "sticky_for_round", 0 0, L_000001e62765bea0;  alias, 1 drivers
v000001e6276f8bd0_0 .net "sum_bits", 11 0, L_000001e6277dd6e0;  1 drivers
L_000001e6277dc740 .part L_000001e6277de5e0, 0, 1;
L_000001e6277dc7e0 .part L_000001e6277df120, 0, 1;
L_000001e6277db480 .part L_000001e6277de900, 0, 1;
L_000001e6277dcf60 .part L_000001e6277de5e0, 1, 1;
L_000001e6277db840 .part L_000001e6277df120, 1, 1;
L_000001e6277dc880 .part L_000001e6277de900, 1, 1;
L_000001e6277dcba0 .part L_000001e6277de5e0, 2, 1;
L_000001e6277dc240 .part L_000001e6277df120, 2, 1;
L_000001e6277dbd40 .part L_000001e6277de900, 2, 1;
L_000001e6277dbde0 .part L_000001e6277de5e0, 3, 1;
L_000001e6277dc2e0 .part L_000001e6277df120, 3, 1;
L_000001e6277dcc40 .part L_000001e6277de900, 3, 1;
L_000001e6277dcce0 .part L_000001e6277de5e0, 4, 1;
L_000001e6277dce20 .part L_000001e6277df120, 4, 1;
L_000001e6277dcec0 .part L_000001e6277de900, 4, 1;
L_000001e6277da9e0 .part L_000001e6277de5e0, 5, 1;
L_000001e6277dab20 .part L_000001e6277df120, 5, 1;
L_000001e6277df800 .part L_000001e6277de900, 5, 1;
L_000001e6277decc0 .part L_000001e6277de5e0, 6, 1;
L_000001e6277dda00 .part L_000001e6277df120, 6, 1;
L_000001e6277dd8c0 .part L_000001e6277de900, 6, 1;
L_000001e6277dd500 .part L_000001e6277de5e0, 7, 1;
L_000001e6277dd460 .part L_000001e6277df120, 7, 1;
L_000001e6277dea40 .part L_000001e6277de900, 7, 1;
L_000001e6277de540 .part L_000001e6277de5e0, 8, 1;
L_000001e6277de680 .part L_000001e6277df120, 8, 1;
L_000001e6277dee00 .part L_000001e6277de900, 8, 1;
L_000001e6277ddf00 .part L_000001e6277de5e0, 9, 1;
L_000001e6277dd140 .part L_000001e6277df120, 9, 1;
L_000001e6277ded60 .part L_000001e6277de900, 9, 1;
L_000001e6277deea0 .part L_000001e6277de5e0, 10, 1;
L_000001e6277deae0 .part L_000001e6277df120, 10, 1;
L_000001e6277deb80 .part L_000001e6277de900, 10, 1;
L_000001e6277dd3c0 .part L_000001e6277de5e0, 11, 1;
L_000001e6277def40 .part L_000001e6277df120, 11, 1;
L_000001e6277de400 .part L_000001e6277de900, 11, 1;
LS_000001e6277dd6e0_0_0 .concat8 [ 1 1 1 1], L_000001e62765cd10, L_000001e62765c7d0, L_000001e62765c760, L_000001e62765c6f0;
LS_000001e6277dd6e0_0_4 .concat8 [ 1 1 1 1], L_000001e6276566b0, L_000001e627656720, L_000001e627656800, L_000001e627656e90;
LS_000001e6277dd6e0_0_8 .concat8 [ 1 1 1 1], L_000001e627656d40, L_000001e6276558b0, L_000001e627655ed0, L_000001e627655c30;
L_000001e6277dd6e0 .concat8 [ 4 4 4 0], LS_000001e6277dd6e0_0_0, LS_000001e6277dd6e0_0_4, LS_000001e6277dd6e0_0_8;
L_000001e6277de5e0 .concat [ 1 11 0 0], L_000001e6277db520, L_000001e6277dc560;
L_000001e6277df120 .concat [ 1 11 0 0], L_000001e6277db5c0, L_000001e6277db340;
LS_000001e6277de900_0_0 .concat8 [ 1 1 1 1], L_000001e627780ae0, L_000001e62765d090, L_000001e62765ced0, L_000001e62765c920;
LS_000001e6277de900_0_4 .concat8 [ 1 1 1 1], L_000001e62765d1e0, L_000001e627655840, L_000001e627656950, L_000001e627656410;
LS_000001e6277de900_0_8 .concat8 [ 1 1 1 1], L_000001e627656100, L_000001e627655a70, L_000001e627656480, L_000001e627656170;
LS_000001e6277de900_0_12 .concat8 [ 1 0 0 0], L_000001e6276564f0;
L_000001e6277de900 .concat8 [ 4 4 4 1], LS_000001e6277de900_0_0, LS_000001e6277de900_0_4, LS_000001e6277de900_0_8, LS_000001e6277de900_0_12;
L_000001e6277dd5a0 .part L_000001e6277de900, 12, 1;
L_000001e6277df760 .part L_000001e6277dd6e0, 2, 10;
L_000001e6277de720 .part L_000001e6277dd6e0, 1, 1;
L_000001e6277dec20 .part L_000001e6277dd6e0, 0, 1;
LS_000001e6277dde60_0_0 .concat [ 1 2 1 1], L_000001e62765bea0, L_000001e627780b28, L_000001e6277dec20, L_000001e6277de720;
LS_000001e6277dde60_0_4 .concat [ 10 0 0 0], L_000001e6277df760;
L_000001e6277dde60 .concat [ 5 10 0 0], LS_000001e6277dde60_0_0, LS_000001e6277dde60_0_4;
L_000001e6277df3a0 .part L_000001e6277dd6e0, 1, 10;
L_000001e6277df6c0 .part L_000001e6277dd6e0, 0, 1;
L_000001e6277de0e0 .concat [ 1 3 1 10], L_000001e62765bea0, L_000001e627780b70, L_000001e6277df6c0, L_000001e6277df3a0;
L_000001e6277defe0 .functor MUXZ 15, L_000001e6277de0e0, L_000001e6277dde60, L_000001e6277dd5a0, C4<>;
L_000001e6277df580 .arith/sum 5, L_000001e6277dbfc0, L_000001e627780bb8;
L_000001e6277de860 .functor MUXZ 5, L_000001e6277dbfc0, L_000001e6277df580, L_000001e6277dd5a0, C4<>;
S_000001e6276fc950 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d28a0 .param/l "i" 0 5 102, +C4<00>;
S_000001e6276fb690 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fc950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765c5a0 .functor AND 1, L_000001e6277dc740, L_000001e6277dc7e0, C4<1>, C4<1>;
L_000001e62765ce60 .functor AND 1, L_000001e6277dc7e0, L_000001e6277db480, C4<1>, C4<1>;
L_000001e62765c680 .functor OR 1, L_000001e62765c5a0, L_000001e62765ce60, C4<0>, C4<0>;
L_000001e62765d330 .functor AND 1, L_000001e6277dc740, L_000001e6277db480, C4<1>, C4<1>;
L_000001e62765d090 .functor OR 1, L_000001e62765c680, L_000001e62765d330, C4<0>, C4<0>;
L_000001e62765cae0 .functor XOR 1, L_000001e6277dc740, L_000001e6277dc7e0, C4<0>, C4<0>;
L_000001e62765cd10 .functor XOR 1, L_000001e62765cae0, L_000001e6277db480, C4<0>, C4<0>;
v000001e6276f4d50_0 .net "Debe", 0 0, L_000001e62765d090;  1 drivers
v000001e6276f34f0_0 .net "Din", 0 0, L_000001e6277db480;  1 drivers
v000001e6276f4e90_0 .net "Dout", 0 0, L_000001e62765cd10;  1 drivers
v000001e6276f2870_0 .net "Ri", 0 0, L_000001e6277dc7e0;  1 drivers
v000001e6276f2b90_0 .net "Si", 0 0, L_000001e6277dc740;  1 drivers
v000001e6276f39f0_0 .net *"_ivl_0", 0 0, L_000001e62765c5a0;  1 drivers
v000001e6276f2d70_0 .net *"_ivl_10", 0 0, L_000001e62765cae0;  1 drivers
v000001e6276f3c70_0 .net *"_ivl_2", 0 0, L_000001e62765ce60;  1 drivers
v000001e6276f2c30_0 .net *"_ivl_4", 0 0, L_000001e62765c680;  1 drivers
v000001e6276f4670_0 .net *"_ivl_6", 0 0, L_000001e62765d330;  1 drivers
S_000001e6276fcc70 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d3aa0 .param/l "i" 0 5 102, +C4<01>;
S_000001e6276fb1e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fcc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765cd80 .functor AND 1, L_000001e6277dcf60, L_000001e6277db840, C4<1>, C4<1>;
L_000001e62765c4c0 .functor AND 1, L_000001e6277db840, L_000001e6277dc880, C4<1>, C4<1>;
L_000001e62765ca00 .functor OR 1, L_000001e62765cd80, L_000001e62765c4c0, C4<0>, C4<0>;
L_000001e62765cdf0 .functor AND 1, L_000001e6277dcf60, L_000001e6277dc880, C4<1>, C4<1>;
L_000001e62765ced0 .functor OR 1, L_000001e62765ca00, L_000001e62765cdf0, C4<0>, C4<0>;
L_000001e62765d100 .functor XOR 1, L_000001e6277dcf60, L_000001e6277db840, C4<0>, C4<0>;
L_000001e62765c7d0 .functor XOR 1, L_000001e62765d100, L_000001e6277dc880, C4<0>, C4<0>;
v000001e6276f3d10_0 .net "Debe", 0 0, L_000001e62765ced0;  1 drivers
v000001e6276f3950_0 .net "Din", 0 0, L_000001e6277dc880;  1 drivers
v000001e6276f2f50_0 .net "Dout", 0 0, L_000001e62765c7d0;  1 drivers
v000001e6276f4a30_0 .net "Ri", 0 0, L_000001e6277db840;  1 drivers
v000001e6276f3a90_0 .net "Si", 0 0, L_000001e6277dcf60;  1 drivers
v000001e6276f4b70_0 .net *"_ivl_0", 0 0, L_000001e62765cd80;  1 drivers
v000001e6276f2eb0_0 .net *"_ivl_10", 0 0, L_000001e62765d100;  1 drivers
v000001e6276f3db0_0 .net *"_ivl_2", 0 0, L_000001e62765c4c0;  1 drivers
v000001e6276f4710_0 .net *"_ivl_4", 0 0, L_000001e62765ca00;  1 drivers
v000001e6276f4350_0 .net *"_ivl_6", 0 0, L_000001e62765cdf0;  1 drivers
S_000001e6276fc180 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d3e20 .param/l "i" 0 5 102, +C4<010>;
S_000001e6276fc630 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fc180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765cb50 .functor AND 1, L_000001e6277dcba0, L_000001e6277dc240, C4<1>, C4<1>;
L_000001e62765c530 .functor AND 1, L_000001e6277dc240, L_000001e6277dbd40, C4<1>, C4<1>;
L_000001e62765d2c0 .functor OR 1, L_000001e62765cb50, L_000001e62765c530, C4<0>, C4<0>;
L_000001e62765c840 .functor AND 1, L_000001e6277dcba0, L_000001e6277dbd40, C4<1>, C4<1>;
L_000001e62765c920 .functor OR 1, L_000001e62765d2c0, L_000001e62765c840, C4<0>, C4<0>;
L_000001e62765c990 .functor XOR 1, L_000001e6277dcba0, L_000001e6277dc240, C4<0>, C4<0>;
L_000001e62765c760 .functor XOR 1, L_000001e62765c990, L_000001e6277dbd40, C4<0>, C4<0>;
v000001e6276f4f30_0 .net "Debe", 0 0, L_000001e62765c920;  1 drivers
v000001e6276f48f0_0 .net "Din", 0 0, L_000001e6277dbd40;  1 drivers
v000001e6276f4fd0_0 .net "Dout", 0 0, L_000001e62765c760;  1 drivers
v000001e6276f3630_0 .net "Ri", 0 0, L_000001e6277dc240;  1 drivers
v000001e6276f4030_0 .net "Si", 0 0, L_000001e6277dcba0;  1 drivers
v000001e6276f3ef0_0 .net *"_ivl_0", 0 0, L_000001e62765cb50;  1 drivers
v000001e6276f2910_0 .net *"_ivl_10", 0 0, L_000001e62765c990;  1 drivers
v000001e6276f29b0_0 .net *"_ivl_2", 0 0, L_000001e62765c530;  1 drivers
v000001e6276f2a50_0 .net *"_ivl_4", 0 0, L_000001e62765d2c0;  1 drivers
v000001e6276f2cd0_0 .net *"_ivl_6", 0 0, L_000001e62765c840;  1 drivers
S_000001e6276fb820 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d5060 .param/l "i" 0 5 102, +C4<011>;
S_000001e6276fbe60 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fb820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765d170 .functor AND 1, L_000001e6277dbde0, L_000001e6277dc2e0, C4<1>, C4<1>;
L_000001e62765c610 .functor AND 1, L_000001e6277dc2e0, L_000001e6277dcc40, C4<1>, C4<1>;
L_000001e62765cf40 .functor OR 1, L_000001e62765d170, L_000001e62765c610, C4<0>, C4<0>;
L_000001e62765ca70 .functor AND 1, L_000001e6277dbde0, L_000001e6277dcc40, C4<1>, C4<1>;
L_000001e62765d1e0 .functor OR 1, L_000001e62765cf40, L_000001e62765ca70, C4<0>, C4<0>;
L_000001e62765cfb0 .functor XOR 1, L_000001e6277dbde0, L_000001e6277dc2e0, C4<0>, C4<0>;
L_000001e62765c6f0 .functor XOR 1, L_000001e62765cfb0, L_000001e6277dcc40, C4<0>, C4<0>;
v000001e6276f43f0_0 .net "Debe", 0 0, L_000001e62765d1e0;  1 drivers
v000001e6276f3e50_0 .net "Din", 0 0, L_000001e6277dcc40;  1 drivers
v000001e6276f36d0_0 .net "Dout", 0 0, L_000001e62765c6f0;  1 drivers
v000001e6276f47b0_0 .net "Ri", 0 0, L_000001e6277dc2e0;  1 drivers
v000001e6276f2e10_0 .net "Si", 0 0, L_000001e6277dbde0;  1 drivers
v000001e6276f2ff0_0 .net *"_ivl_0", 0 0, L_000001e62765d170;  1 drivers
v000001e6276f3090_0 .net *"_ivl_10", 0 0, L_000001e62765cfb0;  1 drivers
v000001e6276f3f90_0 .net *"_ivl_2", 0 0, L_000001e62765c610;  1 drivers
v000001e6276f3130_0 .net *"_ivl_4", 0 0, L_000001e62765cf40;  1 drivers
v000001e6276f31d0_0 .net *"_ivl_6", 0 0, L_000001e62765ca70;  1 drivers
S_000001e6276fb370 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d4260 .param/l "i" 0 5 102, +C4<0100>;
S_000001e6276fb9b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fb370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627656db0 .functor AND 1, L_000001e6277dcce0, L_000001e6277dce20, C4<1>, C4<1>;
L_000001e627655f40 .functor AND 1, L_000001e6277dce20, L_000001e6277dcec0, C4<1>, C4<1>;
L_000001e627656790 .functor OR 1, L_000001e627656db0, L_000001e627655f40, C4<0>, C4<0>;
L_000001e627656e20 .functor AND 1, L_000001e6277dcce0, L_000001e6277dcec0, C4<1>, C4<1>;
L_000001e627655840 .functor OR 1, L_000001e627656790, L_000001e627656e20, C4<0>, C4<0>;
L_000001e627656560 .functor XOR 1, L_000001e6277dcce0, L_000001e6277dce20, C4<0>, C4<0>;
L_000001e6276566b0 .functor XOR 1, L_000001e627656560, L_000001e6277dcec0, C4<0>, C4<0>;
v000001e6276f4990_0 .net "Debe", 0 0, L_000001e627655840;  1 drivers
v000001e6276f3270_0 .net "Din", 0 0, L_000001e6277dcec0;  1 drivers
v000001e6276f3770_0 .net "Dout", 0 0, L_000001e6276566b0;  1 drivers
v000001e6276f40d0_0 .net "Ri", 0 0, L_000001e6277dce20;  1 drivers
v000001e6276f4170_0 .net "Si", 0 0, L_000001e6277dcce0;  1 drivers
v000001e6276f3310_0 .net *"_ivl_0", 0 0, L_000001e627656db0;  1 drivers
v000001e6276f33b0_0 .net *"_ivl_10", 0 0, L_000001e627656560;  1 drivers
v000001e6276f3810_0 .net *"_ivl_2", 0 0, L_000001e627655f40;  1 drivers
v000001e6276f3b30_0 .net *"_ivl_4", 0 0, L_000001e627656790;  1 drivers
v000001e6276f3bd0_0 .net *"_ivl_6", 0 0, L_000001e627656e20;  1 drivers
S_000001e6276fc4a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d44e0 .param/l "i" 0 5 102, +C4<0101>;
S_000001e6276fee10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fc4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627655ae0 .functor AND 1, L_000001e6277da9e0, L_000001e6277dab20, C4<1>, C4<1>;
L_000001e627656250 .functor AND 1, L_000001e6277dab20, L_000001e6277df800, C4<1>, C4<1>;
L_000001e6276563a0 .functor OR 1, L_000001e627655ae0, L_000001e627656250, C4<0>, C4<0>;
L_000001e627656640 .functor AND 1, L_000001e6277da9e0, L_000001e6277df800, C4<1>, C4<1>;
L_000001e627656950 .functor OR 1, L_000001e6276563a0, L_000001e627656640, C4<0>, C4<0>;
L_000001e627656b80 .functor XOR 1, L_000001e6277da9e0, L_000001e6277dab20, C4<0>, C4<0>;
L_000001e627656720 .functor XOR 1, L_000001e627656b80, L_000001e6277df800, C4<0>, C4<0>;
v000001e6276f4210_0 .net "Debe", 0 0, L_000001e627656950;  1 drivers
v000001e6276f4490_0 .net "Din", 0 0, L_000001e6277df800;  1 drivers
v000001e6276f42b0_0 .net "Dout", 0 0, L_000001e627656720;  1 drivers
v000001e6276f72d0_0 .net "Ri", 0 0, L_000001e6277dab20;  1 drivers
v000001e6276f5e30_0 .net "Si", 0 0, L_000001e6277da9e0;  1 drivers
v000001e6276f5610_0 .net *"_ivl_0", 0 0, L_000001e627655ae0;  1 drivers
v000001e6276f7730_0 .net *"_ivl_10", 0 0, L_000001e627656b80;  1 drivers
v000001e6276f6dd0_0 .net *"_ivl_2", 0 0, L_000001e627656250;  1 drivers
v000001e6276f5930_0 .net *"_ivl_4", 0 0, L_000001e6276563a0;  1 drivers
v000001e6276f6c90_0 .net *"_ivl_6", 0 0, L_000001e627656640;  1 drivers
S_000001e6276fd380 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d4360 .param/l "i" 0 5 102, +C4<0110>;
S_000001e6276fe7d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fd380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6276569c0 .functor AND 1, L_000001e6277decc0, L_000001e6277dda00, C4<1>, C4<1>;
L_000001e627656b10 .functor AND 1, L_000001e6277dda00, L_000001e6277dd8c0, C4<1>, C4<1>;
L_000001e627655d10 .functor OR 1, L_000001e6276569c0, L_000001e627656b10, C4<0>, C4<0>;
L_000001e627655d80 .functor AND 1, L_000001e6277decc0, L_000001e6277dd8c0, C4<1>, C4<1>;
L_000001e627656410 .functor OR 1, L_000001e627655d10, L_000001e627655d80, C4<0>, C4<0>;
L_000001e627657050 .functor XOR 1, L_000001e6277decc0, L_000001e6277dda00, C4<0>, C4<0>;
L_000001e627656800 .functor XOR 1, L_000001e627657050, L_000001e6277dd8c0, C4<0>, C4<0>;
v000001e6276f5f70_0 .net "Debe", 0 0, L_000001e627656410;  1 drivers
v000001e6276f6010_0 .net "Din", 0 0, L_000001e6277dd8c0;  1 drivers
v000001e6276f6ab0_0 .net "Dout", 0 0, L_000001e627656800;  1 drivers
v000001e6276f5b10_0 .net "Ri", 0 0, L_000001e6277dda00;  1 drivers
v000001e6276f6bf0_0 .net "Si", 0 0, L_000001e6277decc0;  1 drivers
v000001e6276f5bb0_0 .net *"_ivl_0", 0 0, L_000001e6276569c0;  1 drivers
v000001e6276f6e70_0 .net *"_ivl_10", 0 0, L_000001e627657050;  1 drivers
v000001e6276f6f10_0 .net *"_ivl_2", 0 0, L_000001e627656b10;  1 drivers
v000001e6276f52f0_0 .net *"_ivl_4", 0 0, L_000001e627655d10;  1 drivers
v000001e6276f60b0_0 .net *"_ivl_6", 0 0, L_000001e627655d80;  1 drivers
S_000001e6276fe190 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d5120 .param/l "i" 0 5 102, +C4<0111>;
S_000001e6276fe640 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fe190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627656a30 .functor AND 1, L_000001e6277dd500, L_000001e6277dd460, C4<1>, C4<1>;
L_000001e627656aa0 .functor AND 1, L_000001e6277dd460, L_000001e6277dea40, C4<1>, C4<1>;
L_000001e627656020 .functor OR 1, L_000001e627656a30, L_000001e627656aa0, C4<0>, C4<0>;
L_000001e6276557d0 .functor AND 1, L_000001e6277dd500, L_000001e6277dea40, C4<1>, C4<1>;
L_000001e627656100 .functor OR 1, L_000001e627656020, L_000001e6276557d0, C4<0>, C4<0>;
L_000001e627656870 .functor XOR 1, L_000001e6277dd500, L_000001e6277dd460, C4<0>, C4<0>;
L_000001e627656e90 .functor XOR 1, L_000001e627656870, L_000001e6277dea40, C4<0>, C4<0>;
v000001e6276f5070_0 .net "Debe", 0 0, L_000001e627656100;  1 drivers
v000001e6276f68d0_0 .net "Din", 0 0, L_000001e6277dea40;  1 drivers
v000001e6276f75f0_0 .net "Dout", 0 0, L_000001e627656e90;  1 drivers
v000001e6276f5570_0 .net "Ri", 0 0, L_000001e6277dd460;  1 drivers
v000001e6276f6470_0 .net "Si", 0 0, L_000001e6277dd500;  1 drivers
v000001e6276f5390_0 .net *"_ivl_0", 0 0, L_000001e627656a30;  1 drivers
v000001e6276f6970_0 .net *"_ivl_10", 0 0, L_000001e627656870;  1 drivers
v000001e6276f5430_0 .net *"_ivl_2", 0 0, L_000001e627656aa0;  1 drivers
v000001e6276f6150_0 .net *"_ivl_4", 0 0, L_000001e627656020;  1 drivers
v000001e6276f6fb0_0 .net *"_ivl_6", 0 0, L_000001e6276557d0;  1 drivers
S_000001e6276fd510 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d4ae0 .param/l "i" 0 5 102, +C4<01000>;
S_000001e6276fe000 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fd510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627655990 .functor AND 1, L_000001e6277de540, L_000001e6277de680, C4<1>, C4<1>;
L_000001e627656f00 .functor AND 1, L_000001e6277de680, L_000001e6277dee00, C4<1>, C4<1>;
L_000001e6276568e0 .functor OR 1, L_000001e627655990, L_000001e627656f00, C4<0>, C4<0>;
L_000001e627656bf0 .functor AND 1, L_000001e6277de540, L_000001e6277dee00, C4<1>, C4<1>;
L_000001e627655a70 .functor OR 1, L_000001e6276568e0, L_000001e627656bf0, C4<0>, C4<0>;
L_000001e627655e60 .functor XOR 1, L_000001e6277de540, L_000001e6277de680, C4<0>, C4<0>;
L_000001e627656d40 .functor XOR 1, L_000001e627655e60, L_000001e6277dee00, C4<0>, C4<0>;
v000001e6276f7230_0 .net "Debe", 0 0, L_000001e627655a70;  1 drivers
v000001e6276f7050_0 .net "Din", 0 0, L_000001e6277dee00;  1 drivers
v000001e6276f5250_0 .net "Dout", 0 0, L_000001e627656d40;  1 drivers
v000001e6276f61f0_0 .net "Ri", 0 0, L_000001e6277de680;  1 drivers
v000001e6276f65b0_0 .net "Si", 0 0, L_000001e6277de540;  1 drivers
v000001e6276f6d30_0 .net *"_ivl_0", 0 0, L_000001e627655990;  1 drivers
v000001e6276f70f0_0 .net *"_ivl_10", 0 0, L_000001e627655e60;  1 drivers
v000001e6276f6650_0 .net *"_ivl_2", 0 0, L_000001e627656f00;  1 drivers
v000001e6276f5750_0 .net *"_ivl_4", 0 0, L_000001e6276568e0;  1 drivers
v000001e6276f6290_0 .net *"_ivl_6", 0 0, L_000001e627656bf0;  1 drivers
S_000001e6276fe960 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d4b60 .param/l "i" 0 5 102, +C4<01001>;
S_000001e6276fd6a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fe960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627655610 .functor AND 1, L_000001e6277ddf00, L_000001e6277dd140, C4<1>, C4<1>;
L_000001e627656c60 .functor AND 1, L_000001e6277dd140, L_000001e6277ded60, C4<1>, C4<1>;
L_000001e627656cd0 .functor OR 1, L_000001e627655610, L_000001e627656c60, C4<0>, C4<0>;
L_000001e627656f70 .functor AND 1, L_000001e6277ddf00, L_000001e6277ded60, C4<1>, C4<1>;
L_000001e627656480 .functor OR 1, L_000001e627656cd0, L_000001e627656f70, C4<0>, C4<0>;
L_000001e627656fe0 .functor XOR 1, L_000001e6277ddf00, L_000001e6277dd140, C4<0>, C4<0>;
L_000001e6276558b0 .functor XOR 1, L_000001e627656fe0, L_000001e6277ded60, C4<0>, C4<0>;
v000001e6276f5d90_0 .net "Debe", 0 0, L_000001e627656480;  1 drivers
v000001e6276f74b0_0 .net "Din", 0 0, L_000001e6277ded60;  1 drivers
v000001e6276f5ed0_0 .net "Dout", 0 0, L_000001e6276558b0;  1 drivers
v000001e6276f77d0_0 .net "Ri", 0 0, L_000001e6277dd140;  1 drivers
v000001e6276f51b0_0 .net "Si", 0 0, L_000001e6277ddf00;  1 drivers
v000001e6276f5110_0 .net *"_ivl_0", 0 0, L_000001e627655610;  1 drivers
v000001e6276f7550_0 .net *"_ivl_10", 0 0, L_000001e627656fe0;  1 drivers
v000001e6276f7410_0 .net *"_ivl_2", 0 0, L_000001e627656c60;  1 drivers
v000001e6276f6330_0 .net *"_ivl_4", 0 0, L_000001e627656cd0;  1 drivers
v000001e6276f54d0_0 .net *"_ivl_6", 0 0, L_000001e627656f70;  1 drivers
S_000001e6276feaf0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d4da0 .param/l "i" 0 5 102, +C4<01010>;
S_000001e6276fd1f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276feaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627655920 .functor AND 1, L_000001e6277deea0, L_000001e6277deae0, C4<1>, C4<1>;
L_000001e6276556f0 .functor AND 1, L_000001e6277deae0, L_000001e6277deb80, C4<1>, C4<1>;
L_000001e627655a00 .functor OR 1, L_000001e627655920, L_000001e6276556f0, C4<0>, C4<0>;
L_000001e6276554c0 .functor AND 1, L_000001e6277deea0, L_000001e6277deb80, C4<1>, C4<1>;
L_000001e627656170 .functor OR 1, L_000001e627655a00, L_000001e6276554c0, C4<0>, C4<0>;
L_000001e627655b50 .functor XOR 1, L_000001e6277deea0, L_000001e6277deae0, C4<0>, C4<0>;
L_000001e627655ed0 .functor XOR 1, L_000001e627655b50, L_000001e6277deb80, C4<0>, C4<0>;
v000001e6276f7190_0 .net "Debe", 0 0, L_000001e627656170;  1 drivers
v000001e6276f59d0_0 .net "Din", 0 0, L_000001e6277deb80;  1 drivers
v000001e6276f7690_0 .net "Dout", 0 0, L_000001e627655ed0;  1 drivers
v000001e6276f7370_0 .net "Ri", 0 0, L_000001e6277deae0;  1 drivers
v000001e6276f56b0_0 .net "Si", 0 0, L_000001e6277deea0;  1 drivers
v000001e6276f57f0_0 .net *"_ivl_0", 0 0, L_000001e627655920;  1 drivers
v000001e6276f63d0_0 .net *"_ivl_10", 0 0, L_000001e627655b50;  1 drivers
v000001e6276f6830_0 .net *"_ivl_2", 0 0, L_000001e6276556f0;  1 drivers
v000001e6276f5890_0 .net *"_ivl_4", 0 0, L_000001e627655a00;  1 drivers
v000001e6276f5c50_0 .net *"_ivl_6", 0 0, L_000001e6276554c0;  1 drivers
S_000001e6276fe320 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001e6276fb050;
 .timescale -9 -12;
P_000001e6275d4460 .param/l "i" 0 5 102, +C4<01011>;
S_000001e6276fec80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6276fe320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627655680 .functor AND 1, L_000001e6277dd3c0, L_000001e6277def40, C4<1>, C4<1>;
L_000001e627655530 .functor AND 1, L_000001e6277def40, L_000001e6277de400, C4<1>, C4<1>;
L_000001e6276555a0 .functor OR 1, L_000001e627655680, L_000001e627655530, C4<0>, C4<0>;
L_000001e627655760 .functor AND 1, L_000001e6277dd3c0, L_000001e6277de400, C4<1>, C4<1>;
L_000001e6276564f0 .functor OR 1, L_000001e6276555a0, L_000001e627655760, C4<0>, C4<0>;
L_000001e627655bc0 .functor XOR 1, L_000001e6277dd3c0, L_000001e6277def40, C4<0>, C4<0>;
L_000001e627655c30 .functor XOR 1, L_000001e627655bc0, L_000001e6277de400, C4<0>, C4<0>;
v000001e6276f6510_0 .net "Debe", 0 0, L_000001e6276564f0;  1 drivers
v000001e6276f5a70_0 .net "Din", 0 0, L_000001e6277de400;  1 drivers
v000001e6276f5cf0_0 .net "Dout", 0 0, L_000001e627655c30;  1 drivers
v000001e6276f66f0_0 .net "Ri", 0 0, L_000001e6277def40;  1 drivers
v000001e6276f6790_0 .net "Si", 0 0, L_000001e6277dd3c0;  1 drivers
v000001e6276f6a10_0 .net *"_ivl_0", 0 0, L_000001e627655680;  1 drivers
v000001e6276f6b50_0 .net *"_ivl_10", 0 0, L_000001e627655bc0;  1 drivers
v000001e6276f9850_0 .net *"_ivl_2", 0 0, L_000001e627655530;  1 drivers
v000001e6276f9530_0 .net *"_ivl_4", 0 0, L_000001e6276555a0;  1 drivers
v000001e6276f8db0_0 .net *"_ivl_6", 0 0, L_000001e627655760;  1 drivers
S_000001e6276fdce0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001e6276fb050;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001e62768ab40 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001e62768ab78 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001e62768abb0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001e62768abe8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001e627655df0 .functor NOT 1, L_000001e6277de9a0, C4<0>, C4<0>, C4<0>;
L_000001e627655fb0 .functor OR 1, L_000001e6277dd780, L_000001e6277de4a0, C4<0>, C4<0>;
L_000001e627656090 .functor AND 1, L_000001e6277dd820, L_000001e627655fb0, C4<1>, C4<1>;
v000001e6276f9350_0 .net *"_ivl_11", 9 0, L_000001e6277df080;  1 drivers
v000001e6276f9170_0 .net *"_ivl_12", 10 0, L_000001e6277ddaa0;  1 drivers
L_000001e627780c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6276f8ef0_0 .net *"_ivl_15", 0 0, L_000001e627780c00;  1 drivers
v000001e6276f8b30_0 .net *"_ivl_17", 0 0, L_000001e6277de4a0;  1 drivers
v000001e6276f7e10_0 .net *"_ivl_19", 0 0, L_000001e627655fb0;  1 drivers
v000001e6276f8d10_0 .net *"_ivl_21", 0 0, L_000001e627656090;  1 drivers
L_000001e627780c48 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001e6276f9670_0 .net/2u *"_ivl_22", 10 0, L_000001e627780c48;  1 drivers
L_000001e627780c90 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e6276f8e50_0 .net/2u *"_ivl_24", 10 0, L_000001e627780c90;  1 drivers
v000001e6276f98f0_0 .net *"_ivl_26", 10 0, L_000001e6277de040;  1 drivers
v000001e6276f93f0_0 .net *"_ivl_3", 3 0, L_000001e6277dd640;  1 drivers
v000001e6276f9b70_0 .net *"_ivl_33", 0 0, L_000001e6277dd960;  1 drivers
v000001e6276f86d0_0 .net *"_ivl_34", 4 0, L_000001e6277df1c0;  1 drivers
L_000001e627780cd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e6276f8130_0 .net *"_ivl_37", 3 0, L_000001e627780cd8;  1 drivers
v000001e6276f8770_0 .net *"_ivl_7", 0 0, L_000001e6277de9a0;  1 drivers
v000001e6276f8810_0 .net "boolean", 0 0, L_000001e6277dd780;  1 drivers
v000001e6276f7ff0_0 .net "exp", 4 0, L_000001e6277de860;  alias, 1 drivers
v000001e6276f7cd0_0 .net "exp_round", 4 0, L_000001e6277de180;  alias, 1 drivers
v000001e6276f9ad0_0 .net "guard", 0 0, L_000001e6277dd820;  1 drivers
v000001e6276f7c30_0 .net "is_even", 0 0, L_000001e627655df0;  1 drivers
v000001e6276f8950_0 .net "ms", 14 0, L_000001e6277defe0;  alias, 1 drivers
v000001e6276f8590_0 .net "ms_round", 9 0, L_000001e6277ddfa0;  alias, 1 drivers
v000001e6276f88b0_0 .net "temp", 10 0, L_000001e6277dd280;  1 drivers
L_000001e6277dd820 .part L_000001e6277defe0, 4, 1;
L_000001e6277dd640 .part L_000001e6277defe0, 0, 4;
L_000001e6277dd780 .reduce/or L_000001e6277dd640;
L_000001e6277de9a0 .part L_000001e6277defe0, 5, 1;
L_000001e6277df080 .part L_000001e6277defe0, 5, 10;
L_000001e6277ddaa0 .concat [ 10 1 0 0], L_000001e6277df080, L_000001e627780c00;
L_000001e6277de4a0 .reduce/nor L_000001e627655df0;
L_000001e6277de040 .functor MUXZ 11, L_000001e627780c90, L_000001e627780c48, L_000001e627656090, C4<>;
L_000001e6277dd280 .arith/sum 11, L_000001e6277ddaa0, L_000001e6277de040;
L_000001e6277ddfa0 .part L_000001e6277dd280, 0, 10;
L_000001e6277dd960 .part L_000001e6277dd280, 10, 1;
L_000001e6277df1c0 .concat [ 1 4 0 0], L_000001e6277dd960, L_000001e627780cd8;
L_000001e6277de180 .arith/sum 5, L_000001e6277de860, L_000001e6277df1c0;
S_000001e6276fe4b0 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000001e627695ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001e62768e810 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001e62768e848 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001e62768e880 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001e62770aec0_0 .net "Debe", 5 0, L_000001e6277481b0;  1 drivers
v000001e62770b460_0 .net "F", 4 0, L_000001e6277484d0;  alias, 1 drivers
v000001e627709f20_0 .net "R", 4 0, L_000001e627747170;  alias, 1 drivers
v000001e62770ace0_0 .net "S", 4 0, L_000001e6277482f0;  alias, 1 drivers
L_000001e627780810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62770a100_0 .net/2u *"_ivl_39", 0 0, L_000001e627780810;  1 drivers
L_000001e6277473f0 .part L_000001e6277482f0, 0, 1;
L_000001e627748570 .part L_000001e627747170, 0, 1;
L_000001e627747a30 .part L_000001e6277481b0, 0, 1;
L_000001e627747ad0 .part L_000001e6277482f0, 1, 1;
L_000001e627747cb0 .part L_000001e627747170, 1, 1;
L_000001e627747490 .part L_000001e6277481b0, 1, 1;
L_000001e6277493d0 .part L_000001e6277482f0, 2, 1;
L_000001e6277487f0 .part L_000001e627747170, 2, 1;
L_000001e627747df0 .part L_000001e6277481b0, 2, 1;
L_000001e627747f30 .part L_000001e6277482f0, 3, 1;
L_000001e627748610 .part L_000001e627747170, 3, 1;
L_000001e627747fd0 .part L_000001e6277481b0, 3, 1;
L_000001e627748cf0 .part L_000001e6277482f0, 4, 1;
L_000001e627748d90 .part L_000001e627747170, 4, 1;
L_000001e627748ed0 .part L_000001e6277481b0, 4, 1;
LS_000001e6277484d0_0_0 .concat8 [ 1 1 1 1], L_000001e627659740, L_000001e627659900, L_000001e627659e40, L_000001e62765b0a0;
LS_000001e6277484d0_0_4 .concat8 [ 1 0 0 0], L_000001e62765b260;
L_000001e6277484d0 .concat8 [ 4 1 0 0], LS_000001e6277484d0_0_0, LS_000001e6277484d0_0_4;
LS_000001e6277481b0_0_0 .concat8 [ 1 1 1 1], L_000001e627780810, L_000001e62765a070, L_000001e62765a3f0, L_000001e627659b30;
LS_000001e6277481b0_0_4 .concat8 [ 1 1 0 0], L_000001e627658d30, L_000001e62765b500;
L_000001e6277481b0 .concat8 [ 4 2 0 0], LS_000001e6277481b0_0_0, LS_000001e6277481b0_0_4;
S_000001e6276fdb50 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e6276fe4b0;
 .timescale -9 -12;
P_000001e6275d46e0 .param/l "i" 0 5 28, +C4<00>;
S_000001e6276fd060 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276fdb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627659040 .functor NOT 1, L_000001e6277473f0, C4<0>, C4<0>, C4<0>;
L_000001e627659f20 .functor AND 1, L_000001e627659040, L_000001e627748570, C4<1>, C4<1>;
L_000001e627659200 .functor NOT 1, L_000001e6277473f0, C4<0>, C4<0>, C4<0>;
L_000001e627659a50 .functor AND 1, L_000001e627659200, L_000001e627747a30, C4<1>, C4<1>;
L_000001e62765a000 .functor OR 1, L_000001e627659f20, L_000001e627659a50, C4<0>, C4<0>;
L_000001e627659430 .functor AND 1, L_000001e627748570, L_000001e627747a30, C4<1>, C4<1>;
L_000001e62765a070 .functor OR 1, L_000001e62765a000, L_000001e627659430, C4<0>, C4<0>;
L_000001e6276596d0 .functor XOR 1, L_000001e6277473f0, L_000001e627748570, C4<0>, C4<0>;
L_000001e627659740 .functor XOR 1, L_000001e6276596d0, L_000001e627747a30, C4<0>, C4<0>;
v000001e6276f8c70_0 .net "Debe", 0 0, L_000001e62765a070;  1 drivers
v000001e6276f8630_0 .net "Din", 0 0, L_000001e627747a30;  1 drivers
v000001e6276f9f30_0 .net "Dout", 0 0, L_000001e627659740;  1 drivers
v000001e6276f89f0_0 .net "Ri", 0 0, L_000001e627748570;  1 drivers
v000001e6276f8a90_0 .net "Si", 0 0, L_000001e6277473f0;  1 drivers
v000001e6276f9fd0_0 .net *"_ivl_0", 0 0, L_000001e627659040;  1 drivers
v000001e6276f7870_0 .net *"_ivl_10", 0 0, L_000001e627659430;  1 drivers
v000001e6276f7910_0 .net *"_ivl_14", 0 0, L_000001e6276596d0;  1 drivers
v000001e6276f7b90_0 .net *"_ivl_2", 0 0, L_000001e627659f20;  1 drivers
v000001e6276f8090_0 .net *"_ivl_4", 0 0, L_000001e627659200;  1 drivers
v000001e6276fa430_0 .net *"_ivl_6", 0 0, L_000001e627659a50;  1 drivers
v000001e6276faa70_0 .net *"_ivl_8", 0 0, L_000001e62765a000;  1 drivers
S_000001e6276fd830 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e6276fe4b0;
 .timescale -9 -12;
P_000001e6275d4ca0 .param/l "i" 0 5 28, +C4<01>;
S_000001e6276fd9c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276fd830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627659cf0 .functor NOT 1, L_000001e627747ad0, C4<0>, C4<0>, C4<0>;
L_000001e62765a230 .functor AND 1, L_000001e627659cf0, L_000001e627747cb0, C4<1>, C4<1>;
L_000001e6276597b0 .functor NOT 1, L_000001e627747ad0, C4<0>, C4<0>, C4<0>;
L_000001e62765a310 .functor AND 1, L_000001e6276597b0, L_000001e627747490, C4<1>, C4<1>;
L_000001e62765a380 .functor OR 1, L_000001e62765a230, L_000001e62765a310, C4<0>, C4<0>;
L_000001e627659d60 .functor AND 1, L_000001e627747cb0, L_000001e627747490, C4<1>, C4<1>;
L_000001e62765a3f0 .functor OR 1, L_000001e62765a380, L_000001e627659d60, C4<0>, C4<0>;
L_000001e62765a620 .functor XOR 1, L_000001e627747ad0, L_000001e627747cb0, C4<0>, C4<0>;
L_000001e627659900 .functor XOR 1, L_000001e62765a620, L_000001e627747490, C4<0>, C4<0>;
v000001e6276fa6b0_0 .net "Debe", 0 0, L_000001e62765a3f0;  1 drivers
v000001e6276fa070_0 .net "Din", 0 0, L_000001e627747490;  1 drivers
v000001e6276fae30_0 .net "Dout", 0 0, L_000001e627659900;  1 drivers
v000001e6276fab10_0 .net "Ri", 0 0, L_000001e627747cb0;  1 drivers
v000001e6276fabb0_0 .net "Si", 0 0, L_000001e627747ad0;  1 drivers
v000001e6276fa930_0 .net *"_ivl_0", 0 0, L_000001e627659cf0;  1 drivers
v000001e6276fa890_0 .net *"_ivl_10", 0 0, L_000001e627659d60;  1 drivers
v000001e6276fa750_0 .net *"_ivl_14", 0 0, L_000001e62765a620;  1 drivers
v000001e6276fa390_0 .net *"_ivl_2", 0 0, L_000001e62765a230;  1 drivers
v000001e6276fa250_0 .net *"_ivl_4", 0 0, L_000001e6276597b0;  1 drivers
v000001e6276fa9d0_0 .net *"_ivl_6", 0 0, L_000001e62765a310;  1 drivers
v000001e6276fa110_0 .net *"_ivl_8", 0 0, L_000001e62765a380;  1 drivers
S_000001e6276fde70 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e6276fe4b0;
 .timescale -9 -12;
P_000001e6275d4ce0 .param/l "i" 0 5 28, +C4<010>;
S_000001e627708980 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6276fde70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765a460 .functor NOT 1, L_000001e6277493d0, C4<0>, C4<0>, C4<0>;
L_000001e627659970 .functor AND 1, L_000001e62765a460, L_000001e6277487f0, C4<1>, C4<1>;
L_000001e6276599e0 .functor NOT 1, L_000001e6277493d0, C4<0>, C4<0>, C4<0>;
L_000001e62765a700 .functor AND 1, L_000001e6276599e0, L_000001e627747df0, C4<1>, C4<1>;
L_000001e62765a4d0 .functor OR 1, L_000001e627659970, L_000001e62765a700, C4<0>, C4<0>;
L_000001e627659ac0 .functor AND 1, L_000001e6277487f0, L_000001e627747df0, C4<1>, C4<1>;
L_000001e627659b30 .functor OR 1, L_000001e62765a4d0, L_000001e627659ac0, C4<0>, C4<0>;
L_000001e627659dd0 .functor XOR 1, L_000001e6277493d0, L_000001e6277487f0, C4<0>, C4<0>;
L_000001e627659e40 .functor XOR 1, L_000001e627659dd0, L_000001e627747df0, C4<0>, C4<0>;
v000001e6276fac50_0 .net "Debe", 0 0, L_000001e627659b30;  1 drivers
v000001e6276fa570_0 .net "Din", 0 0, L_000001e627747df0;  1 drivers
v000001e6276fa1b0_0 .net "Dout", 0 0, L_000001e627659e40;  1 drivers
v000001e6276fa4d0_0 .net "Ri", 0 0, L_000001e6277487f0;  1 drivers
v000001e6276fa7f0_0 .net "Si", 0 0, L_000001e6277493d0;  1 drivers
v000001e6276fa610_0 .net *"_ivl_0", 0 0, L_000001e62765a460;  1 drivers
v000001e6276facf0_0 .net *"_ivl_10", 0 0, L_000001e627659ac0;  1 drivers
v000001e6276fa2f0_0 .net *"_ivl_14", 0 0, L_000001e627659dd0;  1 drivers
v000001e6276fad90_0 .net *"_ivl_2", 0 0, L_000001e627659970;  1 drivers
v000001e6276faed0_0 .net *"_ivl_4", 0 0, L_000001e6276599e0;  1 drivers
v000001e627709660_0 .net *"_ivl_6", 0 0, L_000001e62765a700;  1 drivers
v000001e6277097a0_0 .net *"_ivl_8", 0 0, L_000001e62765a4d0;  1 drivers
S_000001e627707210 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e6276fe4b0;
 .timescale -9 -12;
P_000001e6275d4de0 .param/l "i" 0 5 28, +C4<011>;
S_000001e6277087f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627707210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765a540 .functor NOT 1, L_000001e627747f30, C4<0>, C4<0>, C4<0>;
L_000001e62765a5b0 .functor AND 1, L_000001e62765a540, L_000001e627748610, C4<1>, C4<1>;
L_000001e62765a690 .functor NOT 1, L_000001e627747f30, C4<0>, C4<0>, C4<0>;
L_000001e62765a7e0 .functor AND 1, L_000001e62765a690, L_000001e627747fd0, C4<1>, C4<1>;
L_000001e62765a850 .functor OR 1, L_000001e62765a5b0, L_000001e62765a7e0, C4<0>, C4<0>;
L_000001e627658cc0 .functor AND 1, L_000001e627748610, L_000001e627747fd0, C4<1>, C4<1>;
L_000001e627658d30 .functor OR 1, L_000001e62765a850, L_000001e627658cc0, C4<0>, C4<0>;
L_000001e62765ac40 .functor XOR 1, L_000001e627747f30, L_000001e627748610, C4<0>, C4<0>;
L_000001e62765b0a0 .functor XOR 1, L_000001e62765ac40, L_000001e627747fd0, C4<0>, C4<0>;
v000001e62770af60_0 .net "Debe", 0 0, L_000001e627658d30;  1 drivers
v000001e62770aba0_0 .net "Din", 0 0, L_000001e627747fd0;  1 drivers
v000001e62770a4c0_0 .net "Dout", 0 0, L_000001e62765b0a0;  1 drivers
v000001e627709ca0_0 .net "Ri", 0 0, L_000001e627748610;  1 drivers
v000001e62770a420_0 .net "Si", 0 0, L_000001e627747f30;  1 drivers
v000001e627709700_0 .net *"_ivl_0", 0 0, L_000001e62765a540;  1 drivers
v000001e62770ac40_0 .net *"_ivl_10", 0 0, L_000001e627658cc0;  1 drivers
v000001e627709840_0 .net *"_ivl_14", 0 0, L_000001e62765ac40;  1 drivers
v000001e62770a7e0_0 .net *"_ivl_2", 0 0, L_000001e62765a5b0;  1 drivers
v000001e6277098e0_0 .net *"_ivl_4", 0 0, L_000001e62765a690;  1 drivers
v000001e6277093e0_0 .net *"_ivl_6", 0 0, L_000001e62765a7e0;  1 drivers
v000001e627709480_0 .net *"_ivl_8", 0 0, L_000001e62765a850;  1 drivers
S_000001e627708660 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e6276fe4b0;
 .timescale -9 -12;
P_000001e6275d5e60 .param/l "i" 0 5 28, +C4<0100>;
S_000001e627708b10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627708660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765bc00 .functor NOT 1, L_000001e627748cf0, C4<0>, C4<0>, C4<0>;
L_000001e62765acb0 .functor AND 1, L_000001e62765bc00, L_000001e627748d90, C4<1>, C4<1>;
L_000001e62765b7a0 .functor NOT 1, L_000001e627748cf0, C4<0>, C4<0>, C4<0>;
L_000001e62765ad20 .functor AND 1, L_000001e62765b7a0, L_000001e627748ed0, C4<1>, C4<1>;
L_000001e62765b960 .functor OR 1, L_000001e62765acb0, L_000001e62765ad20, C4<0>, C4<0>;
L_000001e62765ad90 .functor AND 1, L_000001e627748d90, L_000001e627748ed0, C4<1>, C4<1>;
L_000001e62765b500 .functor OR 1, L_000001e62765b960, L_000001e62765ad90, C4<0>, C4<0>;
L_000001e62765aee0 .functor XOR 1, L_000001e627748cf0, L_000001e627748d90, C4<0>, C4<0>;
L_000001e62765b260 .functor XOR 1, L_000001e62765aee0, L_000001e627748ed0, C4<0>, C4<0>;
v000001e627709980_0 .net "Debe", 0 0, L_000001e62765b500;  1 drivers
v000001e62770b0a0_0 .net "Din", 0 0, L_000001e627748ed0;  1 drivers
v000001e627709a20_0 .net "Dout", 0 0, L_000001e62765b260;  1 drivers
v000001e627709d40_0 .net "Ri", 0 0, L_000001e627748d90;  1 drivers
v000001e6277095c0_0 .net "Si", 0 0, L_000001e627748cf0;  1 drivers
v000001e62770a600_0 .net *"_ivl_0", 0 0, L_000001e62765bc00;  1 drivers
v000001e62770b140_0 .net *"_ivl_10", 0 0, L_000001e62765ad90;  1 drivers
v000001e62770b000_0 .net *"_ivl_14", 0 0, L_000001e62765aee0;  1 drivers
v000001e627709ac0_0 .net *"_ivl_2", 0 0, L_000001e62765acb0;  1 drivers
v000001e62770b820_0 .net *"_ivl_4", 0 0, L_000001e62765b7a0;  1 drivers
v000001e62770b640_0 .net *"_ivl_6", 0 0, L_000001e62765ad20;  1 drivers
v000001e62770a880_0 .net *"_ivl_8", 0 0, L_000001e62765b960;  1 drivers
S_000001e627708020 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000001e627695ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001e627689e60 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001e627689e98 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001e627689ed0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001e62770d440_0 .net "Debe", 5 0, L_000001e6277dabc0;  1 drivers
v000001e62770d080_0 .net "F", 4 0, L_000001e6277dbca0;  alias, 1 drivers
v000001e62770c680_0 .net "R", 4 0, L_000001e6277482f0;  alias, 1 drivers
v000001e62770d620_0 .net "S", 4 0, L_000001e627747170;  alias, 1 drivers
L_000001e627780858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62770c0e0_0 .net/2u *"_ivl_39", 0 0, L_000001e627780858;  1 drivers
L_000001e627748f70 .part L_000001e627747170, 0, 1;
L_000001e627748430 .part L_000001e6277482f0, 0, 1;
L_000001e6277491f0 .part L_000001e6277dabc0, 0, 1;
L_000001e627749010 .part L_000001e627747170, 1, 1;
L_000001e627748890 .part L_000001e6277482f0, 1, 1;
L_000001e627748930 .part L_000001e6277dabc0, 1, 1;
L_000001e6277489d0 .part L_000001e627747170, 2, 1;
L_000001e6277490b0 .part L_000001e6277482f0, 2, 1;
L_000001e627749470 .part L_000001e6277dabc0, 2, 1;
L_000001e627749510 .part L_000001e627747170, 3, 1;
L_000001e6277495b0 .part L_000001e6277482f0, 3, 1;
L_000001e627749830 .part L_000001e6277dabc0, 3, 1;
L_000001e6277470d0 .part L_000001e627747170, 4, 1;
L_000001e627747210 .part L_000001e6277482f0, 4, 1;
L_000001e627747350 .part L_000001e6277dabc0, 4, 1;
LS_000001e6277dbca0_0_0 .concat8 [ 1 1 1 1], L_000001e62765b880, L_000001e62765bb90, L_000001e62765b180, L_000001e62765bf80;
LS_000001e6277dbca0_0_4 .concat8 [ 1 0 0 0], L_000001e62765c290;
L_000001e6277dbca0 .concat8 [ 4 1 0 0], LS_000001e6277dbca0_0_0, LS_000001e6277dbca0_0_4;
LS_000001e6277dabc0_0_0 .concat8 [ 1 1 1 1], L_000001e627780858, L_000001e62765bff0, L_000001e62765bb20, L_000001e62765b030;
LS_000001e6277dabc0_0_4 .concat8 [ 1 1 0 0], L_000001e62765b3b0, L_000001e62765c140;
L_000001e6277dabc0 .concat8 [ 4 2 0 0], LS_000001e6277dabc0_0_0, LS_000001e6277dabc0_0_4;
S_000001e627707d00 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e627708020;
 .timescale -9 -12;
P_000001e6275d54a0 .param/l "i" 0 5 28, +C4<00>;
S_000001e627708e30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627707d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765b6c0 .functor NOT 1, L_000001e627748f70, C4<0>, C4<0>, C4<0>;
L_000001e62765ae00 .functor AND 1, L_000001e62765b6c0, L_000001e627748430, C4<1>, C4<1>;
L_000001e62765abd0 .functor NOT 1, L_000001e627748f70, C4<0>, C4<0>, C4<0>;
L_000001e62765aa80 .functor AND 1, L_000001e62765abd0, L_000001e6277491f0, C4<1>, C4<1>;
L_000001e62765ae70 .functor OR 1, L_000001e62765ae00, L_000001e62765aa80, C4<0>, C4<0>;
L_000001e62765b810 .functor AND 1, L_000001e627748430, L_000001e6277491f0, C4<1>, C4<1>;
L_000001e62765bff0 .functor OR 1, L_000001e62765ae70, L_000001e62765b810, C4<0>, C4<0>;
L_000001e62765af50 .functor XOR 1, L_000001e627748f70, L_000001e627748430, C4<0>, C4<0>;
L_000001e62765b880 .functor XOR 1, L_000001e62765af50, L_000001e6277491f0, C4<0>, C4<0>;
v000001e62770b1e0_0 .net "Debe", 0 0, L_000001e62765bff0;  1 drivers
v000001e627709c00_0 .net "Din", 0 0, L_000001e6277491f0;  1 drivers
v000001e62770b780_0 .net "Dout", 0 0, L_000001e62765b880;  1 drivers
v000001e62770b280_0 .net "Ri", 0 0, L_000001e627748430;  1 drivers
v000001e62770b500_0 .net "Si", 0 0, L_000001e627748f70;  1 drivers
v000001e62770aa60_0 .net *"_ivl_0", 0 0, L_000001e62765b6c0;  1 drivers
v000001e62770b320_0 .net *"_ivl_10", 0 0, L_000001e62765b810;  1 drivers
v000001e62770ad80_0 .net *"_ivl_14", 0 0, L_000001e62765af50;  1 drivers
v000001e62770ab00_0 .net *"_ivl_2", 0 0, L_000001e62765ae00;  1 drivers
v000001e62770a2e0_0 .net *"_ivl_4", 0 0, L_000001e62765abd0;  1 drivers
v000001e62770ae20_0 .net *"_ivl_6", 0 0, L_000001e62765aa80;  1 drivers
v000001e62770a1a0_0 .net *"_ivl_8", 0 0, L_000001e62765ae70;  1 drivers
S_000001e6277081b0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e627708020;
 .timescale -9 -12;
P_000001e6275d5560 .param/l "i" 0 5 28, +C4<01>;
S_000001e6277079e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6277081b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765b9d0 .functor NOT 1, L_000001e627749010, C4<0>, C4<0>, C4<0>;
L_000001e62765bab0 .functor AND 1, L_000001e62765b9d0, L_000001e627748890, C4<1>, C4<1>;
L_000001e62765afc0 .functor NOT 1, L_000001e627749010, C4<0>, C4<0>, C4<0>;
L_000001e62765c3e0 .functor AND 1, L_000001e62765afc0, L_000001e627748930, C4<1>, C4<1>;
L_000001e62765b730 .functor OR 1, L_000001e62765bab0, L_000001e62765c3e0, C4<0>, C4<0>;
L_000001e62765b650 .functor AND 1, L_000001e627748890, L_000001e627748930, C4<1>, C4<1>;
L_000001e62765bb20 .functor OR 1, L_000001e62765b730, L_000001e62765b650, C4<0>, C4<0>;
L_000001e62765aaf0 .functor XOR 1, L_000001e627749010, L_000001e627748890, C4<0>, C4<0>;
L_000001e62765bb90 .functor XOR 1, L_000001e62765aaf0, L_000001e627748930, C4<0>, C4<0>;
v000001e627709520_0 .net "Debe", 0 0, L_000001e62765bb20;  1 drivers
v000001e62770a380_0 .net "Din", 0 0, L_000001e627748930;  1 drivers
v000001e62770a560_0 .net "Dout", 0 0, L_000001e62765bb90;  1 drivers
v000001e627709b60_0 .net "Ri", 0 0, L_000001e627748890;  1 drivers
v000001e62770a6a0_0 .net "Si", 0 0, L_000001e627749010;  1 drivers
v000001e62770a740_0 .net *"_ivl_0", 0 0, L_000001e62765b9d0;  1 drivers
v000001e627709de0_0 .net *"_ivl_10", 0 0, L_000001e62765b650;  1 drivers
v000001e627709e80_0 .net *"_ivl_14", 0 0, L_000001e62765aaf0;  1 drivers
v000001e62770b3c0_0 .net *"_ivl_2", 0 0, L_000001e62765bab0;  1 drivers
v000001e62770a920_0 .net *"_ivl_4", 0 0, L_000001e62765afc0;  1 drivers
v000001e62770a9c0_0 .net *"_ivl_6", 0 0, L_000001e62765c3e0;  1 drivers
v000001e6277090c0_0 .net *"_ivl_8", 0 0, L_000001e62765b730;  1 drivers
S_000001e627708ca0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e627708020;
 .timescale -9 -12;
P_000001e6275d53a0 .param/l "i" 0 5 28, +C4<010>;
S_000001e627707b70 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627708ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765ba40 .functor NOT 1, L_000001e6277489d0, C4<0>, C4<0>, C4<0>;
L_000001e62765bdc0 .functor AND 1, L_000001e62765ba40, L_000001e6277490b0, C4<1>, C4<1>;
L_000001e62765b490 .functor NOT 1, L_000001e6277489d0, C4<0>, C4<0>, C4<0>;
L_000001e62765bce0 .functor AND 1, L_000001e62765b490, L_000001e627749470, C4<1>, C4<1>;
L_000001e62765bc70 .functor OR 1, L_000001e62765bdc0, L_000001e62765bce0, C4<0>, C4<0>;
L_000001e62765ab60 .functor AND 1, L_000001e6277490b0, L_000001e627749470, C4<1>, C4<1>;
L_000001e62765b030 .functor OR 1, L_000001e62765bc70, L_000001e62765ab60, C4<0>, C4<0>;
L_000001e62765b8f0 .functor XOR 1, L_000001e6277489d0, L_000001e6277490b0, C4<0>, C4<0>;
L_000001e62765b180 .functor XOR 1, L_000001e62765b8f0, L_000001e627749470, C4<0>, C4<0>;
v000001e62770b5a0_0 .net "Debe", 0 0, L_000001e62765b030;  1 drivers
v000001e627709fc0_0 .net "Din", 0 0, L_000001e627749470;  1 drivers
v000001e62770b6e0_0 .net "Dout", 0 0, L_000001e62765b180;  1 drivers
v000001e627709160_0 .net "Ri", 0 0, L_000001e6277490b0;  1 drivers
v000001e627709200_0 .net "Si", 0 0, L_000001e6277489d0;  1 drivers
v000001e6277092a0_0 .net *"_ivl_0", 0 0, L_000001e62765ba40;  1 drivers
v000001e627709340_0 .net *"_ivl_10", 0 0, L_000001e62765ab60;  1 drivers
v000001e62770a060_0 .net *"_ivl_14", 0 0, L_000001e62765b8f0;  1 drivers
v000001e62770a240_0 .net *"_ivl_2", 0 0, L_000001e62765bdc0;  1 drivers
v000001e62770df80_0 .net *"_ivl_4", 0 0, L_000001e62765b490;  1 drivers
v000001e62770c220_0 .net *"_ivl_6", 0 0, L_000001e62765bce0;  1 drivers
v000001e62770bfa0_0 .net *"_ivl_8", 0 0, L_000001e62765bc70;  1 drivers
S_000001e627708340 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e627708020;
 .timescale -9 -12;
P_000001e6275d6060 .param/l "i" 0 5 28, +C4<011>;
S_000001e627707080 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627708340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765b110 .functor NOT 1, L_000001e627749510, C4<0>, C4<0>, C4<0>;
L_000001e62765b1f0 .functor AND 1, L_000001e62765b110, L_000001e6277495b0, C4<1>, C4<1>;
L_000001e62765b2d0 .functor NOT 1, L_000001e627749510, C4<0>, C4<0>, C4<0>;
L_000001e62765bd50 .functor AND 1, L_000001e62765b2d0, L_000001e627749830, C4<1>, C4<1>;
L_000001e62765b340 .functor OR 1, L_000001e62765b1f0, L_000001e62765bd50, C4<0>, C4<0>;
L_000001e62765c220 .functor AND 1, L_000001e6277495b0, L_000001e627749830, C4<1>, C4<1>;
L_000001e62765b3b0 .functor OR 1, L_000001e62765b340, L_000001e62765c220, C4<0>, C4<0>;
L_000001e62765be30 .functor XOR 1, L_000001e627749510, L_000001e6277495b0, C4<0>, C4<0>;
L_000001e62765bf80 .functor XOR 1, L_000001e62765be30, L_000001e627749830, C4<0>, C4<0>;
v000001e62770d800_0 .net "Debe", 0 0, L_000001e62765b3b0;  1 drivers
v000001e62770bbe0_0 .net "Din", 0 0, L_000001e627749830;  1 drivers
v000001e62770ca40_0 .net "Dout", 0 0, L_000001e62765bf80;  1 drivers
v000001e62770bdc0_0 .net "Ri", 0 0, L_000001e6277495b0;  1 drivers
v000001e62770d4e0_0 .net "Si", 0 0, L_000001e627749510;  1 drivers
v000001e62770e020_0 .net *"_ivl_0", 0 0, L_000001e62765b110;  1 drivers
v000001e62770cc20_0 .net *"_ivl_10", 0 0, L_000001e62765c220;  1 drivers
v000001e62770dda0_0 .net *"_ivl_14", 0 0, L_000001e62765be30;  1 drivers
v000001e62770ce00_0 .net *"_ivl_2", 0 0, L_000001e62765b1f0;  1 drivers
v000001e62770b960_0 .net *"_ivl_4", 0 0, L_000001e62765b2d0;  1 drivers
v000001e62770dc60_0 .net *"_ivl_6", 0 0, L_000001e62765bd50;  1 drivers
v000001e62770d260_0 .net *"_ivl_8", 0 0, L_000001e62765b340;  1 drivers
S_000001e6277073a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e627708020;
 .timescale -9 -12;
P_000001e6275d5a20 .param/l "i" 0 5 28, +C4<0100>;
S_000001e627707530 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6277073a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62765b420 .functor NOT 1, L_000001e6277470d0, C4<0>, C4<0>, C4<0>;
L_000001e62765c0d0 .functor AND 1, L_000001e62765b420, L_000001e627747210, C4<1>, C4<1>;
L_000001e62765b570 .functor NOT 1, L_000001e6277470d0, C4<0>, C4<0>, C4<0>;
L_000001e62765bf10 .functor AND 1, L_000001e62765b570, L_000001e627747350, C4<1>, C4<1>;
L_000001e62765c060 .functor OR 1, L_000001e62765c0d0, L_000001e62765bf10, C4<0>, C4<0>;
L_000001e62765b5e0 .functor AND 1, L_000001e627747210, L_000001e627747350, C4<1>, C4<1>;
L_000001e62765c140 .functor OR 1, L_000001e62765c060, L_000001e62765b5e0, C4<0>, C4<0>;
L_000001e62765c1b0 .functor XOR 1, L_000001e6277470d0, L_000001e627747210, C4<0>, C4<0>;
L_000001e62765c290 .functor XOR 1, L_000001e62765c1b0, L_000001e627747350, C4<0>, C4<0>;
v000001e62770dbc0_0 .net "Debe", 0 0, L_000001e62765c140;  1 drivers
v000001e62770bf00_0 .net "Din", 0 0, L_000001e627747350;  1 drivers
v000001e62770cea0_0 .net "Dout", 0 0, L_000001e62765c290;  1 drivers
v000001e62770d580_0 .net "Ri", 0 0, L_000001e627747210;  1 drivers
v000001e62770baa0_0 .net "Si", 0 0, L_000001e6277470d0;  1 drivers
v000001e62770c540_0 .net *"_ivl_0", 0 0, L_000001e62765b420;  1 drivers
v000001e62770bb40_0 .net *"_ivl_10", 0 0, L_000001e62765b5e0;  1 drivers
v000001e62770da80_0 .net *"_ivl_14", 0 0, L_000001e62765c1b0;  1 drivers
v000001e62770d6c0_0 .net *"_ivl_2", 0 0, L_000001e62765c0d0;  1 drivers
v000001e62770be60_0 .net *"_ivl_4", 0 0, L_000001e62765b570;  1 drivers
v000001e62770cd60_0 .net *"_ivl_6", 0 0, L_000001e62765bf10;  1 drivers
v000001e62770cf40_0 .net *"_ivl_8", 0 0, L_000001e62765c060;  1 drivers
S_000001e6277076c0 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e6272b2410 .param/l "BS" 0 7 70, +C4<00000000000000000000000000001111>;
P_000001e6272b2448 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000100>;
P_000001e6272b2480 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000001001>;
L_000001e6278273b0 .functor XOR 1, L_000001e6277f36c0, L_000001e6277f22c0, C4<0>, C4<0>;
L_000001e627828c30 .functor AND 1, L_000001e6277f1140, L_000001e6277f2400, C4<1>, C4<1>;
L_000001e6278278f0 .functor AND 1, L_000001e6277f1960, L_000001e6277f1e60, C4<1>, C4<1>;
L_000001e6278283e0 .functor AND 1, L_000001e627828c30, L_000001e6277f4ca0, C4<1>, C4<1>;
L_000001e627827420 .functor AND 1, L_000001e627828c30, L_000001e6277f3a80, C4<1>, C4<1>;
L_000001e627828920 .functor AND 1, L_000001e627828c30, L_000001e6277f3bc0, C4<1>, C4<1>;
L_000001e627828450 .functor AND 1, L_000001e6277f4f20, L_000001e6277f47a0, C4<1>, C4<1>;
L_000001e627828300 .functor AND 1, L_000001e627828c30, L_000001e6277f48e0, C4<1>, C4<1>;
L_000001e627782e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e627828a00 .functor OR 1, L_000001e627782e50, L_000001e627828450, C4<0>, C4<0>;
L_000001e627828a70 .functor AND 1, L_000001e627828c30, L_000001e6277f5380, C4<1>, C4<1>;
L_000001e627827180 .functor OR 1, L_000001e627828d10, L_000001e6277f4840, C4<0>, C4<0>;
L_000001e627827a40 .functor AND 1, L_000001e627828c30, L_000001e6277f4b60, C4<1>, C4<1>;
v000001e627714b00_0 .net "F", 15 0, L_000001e6277f4a20;  alias, 1 drivers
v000001e6277147e0_0 .net "R", 15 0, v000001e6277454b0_0;  alias, 1 drivers
v000001e6277135c0_0 .net "S", 15 0, v000001e627744ab0_0;  alias, 1 drivers
v000001e627715140_0 .net *"_ivl_104", 0 0, L_000001e6277f3bc0;  1 drivers
v000001e627713700_0 .net *"_ivl_106", 0 0, L_000001e627828920;  1 drivers
L_000001e627782ce8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627713520_0 .net/2u *"_ivl_107", 9 0, L_000001e627782ce8;  1 drivers
v000001e627714920_0 .net *"_ivl_109", 9 0, L_000001e6277f4660;  1 drivers
v000001e627714ce0_0 .net *"_ivl_111", 5 0, L_000001e6277f4700;  1 drivers
L_000001e627782d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6277130c0_0 .net *"_ivl_114", 0 0, L_000001e627782d30;  1 drivers
v000001e627713840_0 .net *"_ivl_115", 0 0, L_000001e6277f4f20;  1 drivers
L_000001e627782d78 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001e627714ec0_0 .net/2u *"_ivl_117", 5 0, L_000001e627782d78;  1 drivers
v000001e627715320_0 .net *"_ivl_119", 0 0, L_000001e6277f47a0;  1 drivers
v000001e627714f60_0 .net *"_ivl_123", 5 0, L_000001e6277f5240;  1 drivers
L_000001e627782dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627715280_0 .net *"_ivl_126", 0 0, L_000001e627782dc0;  1 drivers
v000001e6277153c0_0 .net *"_ivl_130", 0 0, L_000001e6277f48e0;  1 drivers
v000001e627713160_0 .net *"_ivl_132", 0 0, L_000001e627828300;  1 drivers
L_000001e627782e08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627715500_0 .net/2u *"_ivl_133", 0 0, L_000001e627782e08;  1 drivers
v000001e627713d40_0 .net/2u *"_ivl_135", 0 0, L_000001e627782e50;  1 drivers
v000001e627713980_0 .net *"_ivl_138", 0 0, L_000001e627828a00;  1 drivers
L_000001e627782430 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e6277155a0_0 .net/2u *"_ivl_14", 4 0, L_000001e627782430;  1 drivers
v000001e6277156e0_0 .net *"_ivl_142", 0 0, L_000001e6277f5380;  1 drivers
v000001e627713200_0 .net *"_ivl_144", 0 0, L_000001e627828a70;  1 drivers
L_000001e627782e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6277133e0_0 .net/2u *"_ivl_145", 0 0, L_000001e627782e98;  1 drivers
v000001e627713480_0 .net *"_ivl_148", 0 0, L_000001e627827180;  1 drivers
v000001e627713a20_0 .net *"_ivl_152", 0 0, L_000001e6277f4b60;  1 drivers
v000001e627713ac0_0 .net *"_ivl_154", 0 0, L_000001e627827a40;  1 drivers
L_000001e627782ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627713b60_0 .net/2u *"_ivl_155", 0 0, L_000001e627782ee0;  1 drivers
v000001e627713c00_0 .net *"_ivl_16", 0 0, L_000001e6277f1140;  1 drivers
L_000001e627782478 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627713de0_0 .net/2u *"_ivl_18", 9 0, L_000001e627782478;  1 drivers
v000001e627713e80_0 .net *"_ivl_20", 0 0, L_000001e6277f2400;  1 drivers
L_000001e6277824c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627713f20_0 .net/2u *"_ivl_24", 4 0, L_000001e6277824c0;  1 drivers
v000001e627713fc0_0 .net *"_ivl_26", 0 0, L_000001e6277f1960;  1 drivers
L_000001e627782508 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627714060_0 .net/2u *"_ivl_28", 9 0, L_000001e627782508;  1 drivers
v000001e627714240_0 .net *"_ivl_30", 0 0, L_000001e6277f1e60;  1 drivers
v000001e6277142e0_0 .net *"_ivl_36", 7 0, L_000001e6277f24a0;  1 drivers
L_000001e627782598 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627714420_0 .net *"_ivl_39", 2 0, L_000001e627782598;  1 drivers
v000001e627715a00_0 .net *"_ivl_40", 7 0, L_000001e6277f29a0;  1 drivers
L_000001e6277825e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627715b40_0 .net *"_ivl_43", 2 0, L_000001e6277825e0;  1 drivers
v000001e627716e00_0 .net *"_ivl_44", 7 0, L_000001e6277f33a0;  1 drivers
v000001e6277178a0_0 .net *"_ivl_46", 7 0, L_000001e6277f1aa0;  1 drivers
v000001e6277171c0_0 .net *"_ivl_50", 7 0, L_000001e6277f1500;  1 drivers
L_000001e627782628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627717d00_0 .net *"_ivl_53", 2 0, L_000001e627782628;  1 drivers
v000001e627717620_0 .net *"_ivl_54", 7 0, L_000001e6277f1780;  1 drivers
v000001e627716220_0 .net *"_ivl_58", 7 0, L_000001e6277f3580;  1 drivers
L_000001e627782670 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627717940_0 .net *"_ivl_61", 2 0, L_000001e627782670;  1 drivers
v000001e6277158c0_0 .net *"_ivl_62", 7 0, L_000001e6277f1c80;  1 drivers
L_000001e6277826b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627715c80_0 .net *"_ivl_65", 2 0, L_000001e6277826b8;  1 drivers
v000001e627716680_0 .net *"_ivl_66", 7 0, L_000001e6277f2a40;  1 drivers
v000001e627715e60_0 .net *"_ivl_68", 7 0, L_000001e6277f1d20;  1 drivers
L_000001e627782700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e627717f80_0 .net/2u *"_ivl_72", 0 0, L_000001e627782700;  1 drivers
L_000001e627782748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e6277176c0_0 .net/2u *"_ivl_76", 0 0, L_000001e627782748;  1 drivers
v000001e627716180_0 .net *"_ivl_83", 0 0, L_000001e6277f4ca0;  1 drivers
v000001e6277162c0_0 .net *"_ivl_85", 0 0, L_000001e6278283e0;  1 drivers
L_000001e627782c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6277174e0_0 .net/2u *"_ivl_86", 0 0, L_000001e627782c58;  1 drivers
v000001e627716c20_0 .net *"_ivl_88", 0 0, L_000001e6277f43e0;  1 drivers
v000001e627717760_0 .net *"_ivl_93", 0 0, L_000001e6277f3a80;  1 drivers
v000001e627717120_0 .net *"_ivl_95", 0 0, L_000001e627827420;  1 drivers
L_000001e627782ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627716ea0_0 .net/2u *"_ivl_96", 4 0, L_000001e627782ca0;  1 drivers
v000001e6277179e0_0 .net *"_ivl_98", 4 0, L_000001e6277f42a0;  1 drivers
L_000001e627782550 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001e627717800_0 .net "bias", 7 0, L_000001e627782550;  1 drivers
v000001e627716360_0 .net "despues_la_borro", 5 0, L_000001e6277f1f00;  1 drivers
v000001e627715aa0_0 .net "e1", 4 0, L_000001e6277f27c0;  1 drivers
v000001e627717da0_0 .net "e2", 4 0, L_000001e6277f1be0;  1 drivers
v000001e627715be0_0 .net "evaluate_flags", 5 0, L_000001e6277f1820;  1 drivers
v000001e627715dc0_0 .net "exp_final", 4 0, L_000001e6277f5f60;  1 drivers
v000001e627716400_0 .net "exp_to_use", 4 0, L_000001e6277f1460;  1 drivers
v000001e627716b80_0 .net "inexact", 0 0, L_000001e6277f4de0;  alias, 1 drivers
v000001e6277164a0_0 .net "inv_op", 0 0, L_000001e6278279d0;  alias, 1 drivers
v000001e627717a80_0 .net "is_zero_dividend", 0 0, L_000001e627828c30;  1 drivers
v000001e627716f40_0 .net "is_zero_divisor", 0 0, L_000001e6278278f0;  1 drivers
v000001e627717580_0 .net "ix_core", 0 0, L_000001e627828610;  1 drivers
v000001e627717b20_0 .net "m1", 9 0, L_000001e6277f16e0;  1 drivers
v000001e627717440_0 .net "m2", 9 0, L_000001e6277f2720;  1 drivers
v000001e627716900_0 .net "m_final", 9 0, L_000001e6277f4e80;  1 drivers
v000001e627717080_0 .net "over_op_handle", 0 0, L_000001e627828450;  1 drivers
v000001e627716cc0_0 .net "overflow", 0 0, L_000001e6277f52e0;  alias, 1 drivers
v000001e627717c60_0 .net "param_m1", 10 0, L_000001e6277f3760;  1 drivers
v000001e627716540_0 .net "param_m2", 10 0, L_000001e6277f2cc0;  1 drivers
v000001e627717e40_0 .net "s1", 0 0, L_000001e6277f36c0;  1 drivers
v000001e627717bc0_0 .net "s2", 0 0, L_000001e6277f22c0;  1 drivers
v000001e627717ee0_0 .net "sign", 0 0, L_000001e6278273b0;  1 drivers
v000001e627717260_0 .net "uf_core", 0 0, L_000001e627828d10;  1 drivers
v000001e627716d60_0 .net "under_op_handle", 0 0, L_000001e6277f4840;  1 drivers
v000001e627718020_0 .net "underflow", 0 0, L_000001e6277f4ac0;  alias, 1 drivers
L_000001e6277f16e0 .part v000001e627744ab0_0, 0, 10;
L_000001e6277f2720 .part v000001e6277454b0_0, 0, 10;
L_000001e6277f27c0 .part v000001e627744ab0_0, 10, 5;
L_000001e6277f1be0 .part v000001e6277454b0_0, 10, 5;
L_000001e6277f36c0 .part v000001e627744ab0_0, 15, 1;
L_000001e6277f22c0 .part v000001e6277454b0_0, 15, 1;
L_000001e6277f1140 .cmp/eq 5, L_000001e6277f27c0, L_000001e627782430;
L_000001e6277f2400 .cmp/eq 10, L_000001e6277f16e0, L_000001e627782478;
L_000001e6277f1960 .cmp/eq 5, L_000001e6277f1be0, L_000001e6277824c0;
L_000001e6277f1e60 .cmp/eq 10, L_000001e6277f2720, L_000001e627782508;
L_000001e6277f24a0 .concat [ 5 3 0 0], L_000001e6277f27c0, L_000001e627782598;
L_000001e6277f29a0 .concat [ 5 3 0 0], L_000001e6277f1be0, L_000001e6277825e0;
L_000001e6277f33a0 .arith/sub 8, L_000001e6277f24a0, L_000001e6277f29a0;
L_000001e6277f1aa0 .arith/sum 8, L_000001e6277f33a0, L_000001e627782550;
L_000001e6277f1460 .part L_000001e6277f1aa0, 0, 5;
L_000001e6277f1500 .concat [ 5 3 0 0], L_000001e6277f27c0, L_000001e627782628;
L_000001e6277f1780 .arith/sum 8, L_000001e6277f1500, L_000001e627782550;
L_000001e6277f1820 .part L_000001e6277f1780, 0, 6;
L_000001e6277f3580 .concat [ 5 3 0 0], L_000001e6277f27c0, L_000001e627782670;
L_000001e6277f1c80 .concat [ 5 3 0 0], L_000001e6277f1be0, L_000001e6277826b8;
L_000001e6277f2a40 .arith/sub 8, L_000001e6277f3580, L_000001e6277f1c80;
L_000001e6277f1d20 .arith/sum 8, L_000001e6277f2a40, L_000001e627782550;
L_000001e6277f1f00 .part L_000001e6277f1d20, 0, 6;
L_000001e6277f3760 .concat [ 10 1 0 0], L_000001e6277f16e0, L_000001e627782700;
L_000001e6277f2cc0 .concat [ 10 1 0 0], L_000001e6277f2720, L_000001e627782748;
L_000001e6277f4ca0 .reduce/nor L_000001e6278278f0;
L_000001e6277f43e0 .functor MUXZ 1, L_000001e6278273b0, L_000001e627782c58, L_000001e6278283e0, C4<>;
L_000001e6277f3a80 .reduce/nor L_000001e6278278f0;
L_000001e6277f42a0 .functor MUXZ 5, L_000001e6277f5f60, L_000001e627782ca0, L_000001e627827420, C4<>;
L_000001e6277f4a20 .concat8 [ 10 5 1 0], L_000001e6277f4660, L_000001e6277f42a0, L_000001e6277f43e0;
L_000001e6277f3bc0 .reduce/nor L_000001e6278278f0;
L_000001e6277f4660 .functor MUXZ 10, L_000001e6277f4e80, L_000001e627782ce8, L_000001e627828920, C4<>;
L_000001e6277f4700 .concat [ 5 1 0 0], L_000001e6277f1be0, L_000001e627782d30;
L_000001e6277f4f20 .cmp/ge 6, L_000001e6277f1820, L_000001e6277f4700;
L_000001e6277f47a0 .cmp/ge 6, L_000001e6277f1f00, L_000001e627782d78;
L_000001e6277f5240 .concat [ 5 1 0 0], L_000001e6277f1be0, L_000001e627782dc0;
L_000001e6277f4840 .cmp/gt 6, L_000001e6277f5240, L_000001e6277f1820;
L_000001e6277f48e0 .reduce/nor L_000001e6278278f0;
L_000001e6277f52e0 .functor MUXZ 1, L_000001e627828a00, L_000001e627782e08, L_000001e627828300, C4<>;
L_000001e6277f5380 .reduce/nor L_000001e6278278f0;
L_000001e6277f4ac0 .functor MUXZ 1, L_000001e627827180, L_000001e627782e98, L_000001e627828a70, C4<>;
L_000001e6277f4b60 .reduce/nor L_000001e6278278f0;
L_000001e6277f4de0 .functor MUXZ 1, L_000001e627828610, L_000001e627782ee0, L_000001e627827a40, C4<>;
S_000001e627707850 .scope module, "div" "Division" 7 108, 7 3 0, S_000001e6277076c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e62768cc50 .param/l "BS" 0 7 3, +C4<00000000000000000000000000001111>;
P_000001e62768cc88 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000100>;
P_000001e62768ccc0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000001110>;
P_000001e62768ccf8 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000001001>;
L_000001e6278286f0 .functor AND 1, L_000001e6277f2040, L_000001e6277f38a0, C4<1>, C4<1>;
L_000001e6278280d0 .functor AND 1, L_000001e6277f5920, L_000001e6277f5ec0, C4<1>, C4<1>;
L_000001e6278287d0 .functor AND 17, L_000001e6277f2f40, L_000001e6277f4160, C4<11111111111111111>, C4<11111111111111111>;
L_000001e627828290 .functor OR 1, L_000001e6277f59c0, L_000001e6277f3e40, C4<0>, C4<0>;
L_000001e627828ca0 .functor OR 1, L_000001e627828290, L_000001e6277f5c40, C4<0>, C4<0>;
L_000001e627827960 .functor OR 1, L_000001e627828ca0, L_000001e6277f56a0, C4<0>, C4<0>;
L_000001e627828610 .functor OR 1, L_000001e627827960, L_000001e6277f5d80, C4<0>, C4<0>;
L_000001e627828d10 .functor AND 1, L_000001e6277f3ee0, L_000001e627828610, C4<1>, C4<1>;
v000001e627712a80_0 .net "Debe", 0 0, L_000001e6277f3080;  1 drivers
v000001e627712620_0 .net "ExpIn", 4 0, L_000001e6277f1460;  alias, 1 drivers
v000001e627710f00_0 .net "ExpOut", 4 0, L_000001e6277f5f60;  alias, 1 drivers
v000001e627712120_0 .net "ExpOut_temp", 4 0, L_000001e6277f13c0;  1 drivers
v000001e6277114a0_0 .net "Faux", 16 0, L_000001e6277f2f40;  1 drivers
v000001e627712300_0 .net "Fm", 9 0, L_000001e6277f4e80;  alias, 1 drivers
v000001e627711ea0_0 .net "Fm_out", 14 0, L_000001e6277f3260;  1 drivers
v000001e6277117c0_0 .net "Result", 24 0, L_000001e6277f2ea0;  1 drivers
v000001e627711860_0 .net "Rm", 10 0, L_000001e6277f2cc0;  alias, 1 drivers
v000001e627710a00_0 .net "ShiftCondition", 0 0, L_000001e6278286f0;  1 drivers
v000001e627711360_0 .net "Sm", 10 0, L_000001e6277f3760;  alias, 1 drivers
L_000001e627782790 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e6277108c0_0 .net/2u *"_ivl_0", 14 0, L_000001e627782790;  1 drivers
v000001e627712b20_0 .net *"_ivl_100", 0 0, L_000001e627828290;  1 drivers
v000001e6277115e0_0 .net *"_ivl_102", 0 0, L_000001e627828ca0;  1 drivers
v000001e6277126c0_0 .net *"_ivl_104", 0 0, L_000001e627827960;  1 drivers
L_000001e627782c10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627712760_0 .net/2u *"_ivl_108", 4 0, L_000001e627782c10;  1 drivers
v000001e627711720_0 .net *"_ivl_110", 0 0, L_000001e6277f3ee0;  1 drivers
v000001e627711400_0 .net *"_ivl_17", 0 0, L_000001e6277f2040;  1 drivers
v000001e627712440_0 .net *"_ivl_19", 0 0, L_000001e6277f1640;  1 drivers
v000001e627711cc0_0 .net *"_ivl_2", 25 0, L_000001e6277f2e00;  1 drivers
v000001e627711540_0 .net *"_ivl_21", 0 0, L_000001e6277f38a0;  1 drivers
v000001e627711c20_0 .net *"_ivl_25", 4 0, L_000001e6277f1320;  1 drivers
L_000001e627782820 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627710fa0_0 .net/2u *"_ivl_26", 4 0, L_000001e627782820;  1 drivers
v000001e627712800_0 .net *"_ivl_31", 14 0, L_000001e6277f2220;  1 drivers
v000001e6277110e0_0 .net *"_ivl_33", 14 0, L_000001e6277f2fe0;  1 drivers
v000001e6277121c0_0 .net *"_ivl_34", 14 0, L_000001e6277f31c0;  1 drivers
L_000001e627782868 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001e627710dc0_0 .net/2u *"_ivl_38", 4 0, L_000001e627782868;  1 drivers
v000001e6277128a0_0 .net *"_ivl_4", 25 0, L_000001e6277f1fa0;  1 drivers
v000001e6277129e0_0 .net *"_ivl_40", 4 0, L_000001e6277f3300;  1 drivers
v000001e627712bc0_0 .net *"_ivl_42", 4 0, L_000001e6277f3440;  1 drivers
L_000001e6277829d0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e627712c60_0 .net/2u *"_ivl_46", 14 0, L_000001e6277829d0;  1 drivers
v000001e627711680_0 .net *"_ivl_48", 25 0, L_000001e6277f4c00;  1 drivers
v000001e627712d00_0 .net *"_ivl_50", 25 0, L_000001e6277f6000;  1 drivers
L_000001e627782a18 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e627711f40_0 .net *"_ivl_53", 14 0, L_000001e627782a18;  1 drivers
v000001e627712da0_0 .net *"_ivl_54", 25 0, L_000001e6277f5ba0;  1 drivers
v000001e627712e40_0 .net *"_ivl_61", 0 0, L_000001e6277f4200;  1 drivers
L_000001e627782a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627711d60_0 .net/2u *"_ivl_62", 0 0, L_000001e627782a60;  1 drivers
L_000001e627782aa8 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e627712ee0_0 .net/2s *"_ivl_66", 16 0, L_000001e627782aa8;  1 drivers
v000001e627710d20_0 .net *"_ivl_68", 16 0, L_000001e6277f3c60;  1 drivers
L_000001e6277827d8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e627712f80_0 .net *"_ivl_7", 14 0, L_000001e6277827d8;  1 drivers
L_000001e627782af0 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e627713020_0 .net/2s *"_ivl_70", 16 0, L_000001e627782af0;  1 drivers
v000001e627710960_0 .net *"_ivl_75", 0 0, L_000001e6277f5920;  1 drivers
v000001e627711900_0 .net *"_ivl_76", 31 0, L_000001e6277f4980;  1 drivers
L_000001e627782b38 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e627710aa0_0 .net *"_ivl_79", 26 0, L_000001e627782b38;  1 drivers
v000001e627710b40_0 .net *"_ivl_8", 25 0, L_000001e6277f1dc0;  1 drivers
L_000001e627782b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e627710be0_0 .net/2u *"_ivl_80", 31 0, L_000001e627782b80;  1 drivers
v000001e627711180_0 .net *"_ivl_82", 0 0, L_000001e6277f5ec0;  1 drivers
v000001e6277119a0_0 .net *"_ivl_85", 0 0, L_000001e6278280d0;  1 drivers
v000001e627711a40_0 .net *"_ivl_86", 16 0, L_000001e6278287d0;  1 drivers
v000001e6277112c0_0 .net *"_ivl_89", 0 0, L_000001e6277f5ce0;  1 drivers
L_000001e627782bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627711ae0_0 .net/2u *"_ivl_90", 0 0, L_000001e627782bc8;  1 drivers
v000001e627711b80_0 .net *"_ivl_97", 3 0, L_000001e6277f3da0;  1 drivers
v000001e627711e00_0 .net "guard_bit", 0 0, L_000001e6277f59c0;  1 drivers
v000001e6277138e0_0 .net "inexact", 0 0, L_000001e627828610;  alias, 1 drivers
v000001e627714880_0 .net "lost_pre_bit", 0 0, L_000001e6277f5c40;  1 drivers
v000001e627714100_0 .net "lost_shift_bits", 0 0, L_000001e6277f56a0;  1 drivers
v000001e627713660_0 .net "low_mask", 16 0, L_000001e6277f4160;  1 drivers
v000001e627714380_0 .net "rem_nz", 0 0, L_000001e6277f5d80;  1 drivers
v000001e627715460_0 .net "remainder", 10 0, L_000001e6277f3940;  1 drivers
v000001e627713ca0_0 .net "shifts", 4 0, L_000001e6277f1280;  1 drivers
v000001e627715640_0 .net "tail_bits_nz", 0 0, L_000001e6277f3e40;  1 drivers
v000001e627715000_0 .net "underflow", 0 0, L_000001e627828d10;  alias, 1 drivers
L_000001e6277f2e00 .concat [ 15 11 0 0], L_000001e627782790, L_000001e6277f3760;
L_000001e6277f1fa0 .concat [ 11 15 0 0], L_000001e6277f2cc0, L_000001e6277827d8;
L_000001e6277f1dc0 .arith/div 26, L_000001e6277f2e00, L_000001e6277f1fa0;
L_000001e6277f2ea0 .part L_000001e6277f1dc0, 0, 25;
L_000001e6277f2f40 .part L_000001e6277f2ea0, 0, 17;
L_000001e6277f3080 .part L_000001e6277f2f40, 16, 1;
L_000001e6277f2040 .reduce/nor L_000001e6277f3080;
L_000001e6277f1640 .part L_000001e6277f2f40, 15, 1;
L_000001e6277f38a0 .reduce/nor L_000001e6277f1640;
L_000001e6277f1320 .ufunc/vec4 TD_tb_alu_bin.DUT.U_DIV.div.first_one_div, 5, L_000001e6277f2f40 (v000001e62770ede0_0) S_000001e627707e90;
L_000001e6277f1280 .functor MUXZ 5, L_000001e627782820, L_000001e6277f1320, L_000001e6278286f0, C4<>;
L_000001e6277f2220 .part L_000001e6277f2f40, 1, 15;
L_000001e6277f2fe0 .part L_000001e6277f2f40, 0, 15;
L_000001e6277f31c0 .shift/l 15, L_000001e6277f2fe0, L_000001e6277f1280;
L_000001e6277f3260 .functor MUXZ 15, L_000001e6277f31c0, L_000001e6277f2220, L_000001e6277f3080, C4<>;
L_000001e6277f3300 .arith/sum 5, L_000001e6277f1460, L_000001e627782868;
L_000001e6277f3440 .arith/sub 5, L_000001e6277f1460, L_000001e6277f1280;
L_000001e6277f13c0 .functor MUXZ 5, L_000001e6277f3440, L_000001e6277f3300, L_000001e6277f3080, C4<>;
L_000001e6277f4c00 .concat [ 15 11 0 0], L_000001e6277829d0, L_000001e6277f3760;
L_000001e6277f6000 .concat [ 11 15 0 0], L_000001e6277f2cc0, L_000001e627782a18;
L_000001e6277f5ba0 .arith/mod 26, L_000001e6277f4c00, L_000001e6277f6000;
L_000001e6277f3940 .part L_000001e6277f5ba0, 0, 11;
L_000001e6277f5d80 .reduce/or L_000001e6277f3940;
L_000001e6277f4200 .part L_000001e6277f2f40, 0, 1;
L_000001e6277f5c40 .functor MUXZ 1, L_000001e627782a60, L_000001e6277f4200, L_000001e6277f3080, C4<>;
L_000001e6277f3c60 .shift/l 17, L_000001e627782aa8, L_000001e6277f1280;
L_000001e6277f4160 .arith/sub 17, L_000001e6277f3c60, L_000001e627782af0;
L_000001e6277f5920 .reduce/nor L_000001e6277f3080;
L_000001e6277f4980 .concat [ 5 27 0 0], L_000001e6277f1280, L_000001e627782b38;
L_000001e6277f5ec0 .cmp/ne 32, L_000001e6277f4980, L_000001e627782b80;
L_000001e6277f5ce0 .reduce/or L_000001e6278287d0;
L_000001e6277f56a0 .functor MUXZ 1, L_000001e627782bc8, L_000001e6277f5ce0, L_000001e6278280d0, C4<>;
L_000001e6277f59c0 .part L_000001e6277f3260, 4, 1;
L_000001e6277f3da0 .part L_000001e6277f3260, 0, 4;
L_000001e6277f3e40 .reduce/or L_000001e6277f3da0;
L_000001e6277f3ee0 .cmp/eq 5, L_000001e6277f5f60, L_000001e627782c10;
S_000001e627707e90 .scope function.vec4.s5, "first_one_div" "first_one_div" 7 14, 7 14 0, S_000001e627707850;
 .timescale -9 -12;
v000001e62770ede0_0 .var "bits", 16 0;
; Variable first_one_div is vec4 return value of scope S_000001e627707e90
v000001e62770ee80_0 .var "found", 0 0;
v000001e62770f060_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e62770ee80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001e62770f060_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e62770f060_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e62770ee80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000001e62770ede0_0;
    %load/vec4 v000001e62770f060_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 15, 0, 33;
    %load/vec4 v000001e62770f060_0;
    %pad/s 33;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e62770ee80_0, 0, 1;
T_1.6 ;
    %load/vec4 v000001e62770f060_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e62770f060_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001e6277084d0 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_000001e627707850;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001e6276921a0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001e6276921d8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001e627692210 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001e627692248 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001e627827e30 .functor NOT 1, L_000001e6277f4340, C4<0>, C4<0>, C4<0>;
L_000001e627828370 .functor OR 1, L_000001e6277f4520, L_000001e6277f5600, C4<0>, C4<0>;
L_000001e6278288b0 .functor AND 1, L_000001e6277f60a0, L_000001e627828370, C4<1>, C4<1>;
v000001e62770e7a0_0 .net *"_ivl_11", 9 0, L_000001e6277f4020;  1 drivers
v000001e62770e160_0 .net *"_ivl_12", 10 0, L_000001e6277f5060;  1 drivers
L_000001e6277828b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62770f4c0_0 .net *"_ivl_15", 0 0, L_000001e6277828b0;  1 drivers
v000001e62770e480_0 .net *"_ivl_17", 0 0, L_000001e6277f5600;  1 drivers
v000001e62770f240_0 .net *"_ivl_19", 0 0, L_000001e627828370;  1 drivers
v000001e62770f2e0_0 .net *"_ivl_21", 0 0, L_000001e6278288b0;  1 drivers
L_000001e6277828f8 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001e62770f560_0 .net/2u *"_ivl_22", 10 0, L_000001e6277828f8;  1 drivers
L_000001e627782940 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e62770fb00_0 .net/2u *"_ivl_24", 10 0, L_000001e627782940;  1 drivers
v000001e62770e2a0_0 .net *"_ivl_26", 10 0, L_000001e6277f3d00;  1 drivers
v000001e62770e3e0_0 .net *"_ivl_3", 3 0, L_000001e6277f39e0;  1 drivers
v000001e62770fba0_0 .net *"_ivl_33", 0 0, L_000001e6277f40c0;  1 drivers
v000001e627710e60_0 .net *"_ivl_34", 4 0, L_000001e6277f5420;  1 drivers
L_000001e627782988 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e6277123a0_0 .net *"_ivl_37", 3 0, L_000001e627782988;  1 drivers
v000001e627711040_0 .net *"_ivl_7", 0 0, L_000001e6277f4340;  1 drivers
v000001e627711fe0_0 .net "boolean", 0 0, L_000001e6277f4520;  1 drivers
v000001e627711220_0 .net "exp", 4 0, L_000001e6277f13c0;  alias, 1 drivers
v000001e627712940_0 .net "exp_round", 4 0, L_000001e6277f5f60;  alias, 1 drivers
v000001e627712260_0 .net "guard", 0 0, L_000001e6277f60a0;  1 drivers
v000001e627710c80_0 .net "is_even", 0 0, L_000001e627827e30;  1 drivers
v000001e627712080_0 .net "ms", 14 0, L_000001e6277f3260;  alias, 1 drivers
v000001e6277124e0_0 .net "ms_round", 9 0, L_000001e6277f4e80;  alias, 1 drivers
v000001e627712580_0 .net "temp", 10 0, L_000001e6277f3b20;  1 drivers
L_000001e6277f60a0 .part L_000001e6277f3260, 4, 1;
L_000001e6277f39e0 .part L_000001e6277f3260, 0, 4;
L_000001e6277f4520 .reduce/or L_000001e6277f39e0;
L_000001e6277f4340 .part L_000001e6277f3260, 5, 1;
L_000001e6277f4020 .part L_000001e6277f3260, 5, 10;
L_000001e6277f5060 .concat [ 10 1 0 0], L_000001e6277f4020, L_000001e6277828b0;
L_000001e6277f5600 .reduce/nor L_000001e627827e30;
L_000001e6277f3d00 .functor MUXZ 11, L_000001e627782940, L_000001e6277828f8, L_000001e6278288b0, C4<>;
L_000001e6277f3b20 .arith/sum 11, L_000001e6277f5060, L_000001e6277f3d00;
L_000001e6277f4e80 .part L_000001e6277f3b20, 0, 10;
L_000001e6277f40c0 .part L_000001e6277f3b20, 10, 1;
L_000001e6277f5420 .concat [ 1 4 0 0], L_000001e6277f40c0, L_000001e627782988;
L_000001e6277f5f60 .arith/sum 5, L_000001e6277f13c0, L_000001e6277f5420;
S_000001e62771a9a0 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_000001e6277076c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001e62768f570 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_000001e62768f5a8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001e62768f5e0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001e627827ea0 .functor AND 1, L_000001e6277f5e20, L_000001e6277f3f80, C4<1>, C4<1>;
L_000001e627827b20 .functor AND 1, L_000001e6277f4d40, L_000001e6277f4480, C4<1>, C4<1>;
L_000001e627827490 .functor AND 1, L_000001e6277f5100, L_000001e6277f45c0, C4<1>, C4<1>;
L_000001e627828840 .functor AND 1, L_000001e6277f51a0, L_000001e6277f5560, C4<1>, C4<1>;
L_000001e627828140 .functor OR 1, L_000001e627827ea0, L_000001e627827b20, C4<0>, C4<0>;
L_000001e627828990 .functor OR 1, L_000001e627828140, L_000001e627827490, C4<0>, C4<0>;
L_000001e6278279d0 .functor OR 1, L_000001e627828990, L_000001e627828840, C4<0>, C4<0>;
v000001e627715780_0 .net "Exp1", 4 0, L_000001e6277f27c0;  alias, 1 drivers
v000001e627713340_0 .net "Exp2", 4 0, L_000001e6277f1be0;  alias, 1 drivers
v000001e627714a60_0 .net "InvalidOp", 0 0, L_000001e6278279d0;  alias, 1 drivers
v000001e6277150a0_0 .net "Man1", 9 0, L_000001e6277f16e0;  alias, 1 drivers
v000001e627714d80_0 .net "Man2", 9 0, L_000001e6277f2720;  alias, 1 drivers
v000001e627714600_0 .net *"_ivl_1", 0 0, L_000001e6277f5e20;  1 drivers
v000001e6277144c0_0 .net *"_ivl_13", 0 0, L_000001e6277f5100;  1 drivers
v000001e6277137a0_0 .net *"_ivl_15", 0 0, L_000001e6277f45c0;  1 drivers
v000001e627714ba0_0 .net *"_ivl_19", 0 0, L_000001e6277f51a0;  1 drivers
v000001e6277141a0_0 .net *"_ivl_21", 0 0, L_000001e6277f5560;  1 drivers
v000001e627714560_0 .net *"_ivl_24", 0 0, L_000001e627828140;  1 drivers
v000001e627715820_0 .net *"_ivl_26", 0 0, L_000001e627828990;  1 drivers
v000001e6277146a0_0 .net *"_ivl_3", 0 0, L_000001e6277f3f80;  1 drivers
v000001e627714740_0 .net *"_ivl_7", 0 0, L_000001e6277f4d40;  1 drivers
v000001e627714e20_0 .net *"_ivl_9", 0 0, L_000001e6277f4480;  1 drivers
v000001e6277132a0_0 .net "is_inf_Val1", 0 0, L_000001e627827ea0;  1 drivers
v000001e627714c40_0 .net "is_inf_Val2", 0 0, L_000001e627827b20;  1 drivers
v000001e6277151e0_0 .net "is_invalid_Val1", 0 0, L_000001e627827490;  1 drivers
v000001e6277149c0_0 .net "is_invalid_Val2", 0 0, L_000001e627828840;  1 drivers
L_000001e6277f5e20 .reduce/and L_000001e6277f27c0;
L_000001e6277f3f80 .reduce/nor L_000001e6277f16e0;
L_000001e6277f4d40 .reduce/and L_000001e6277f1be0;
L_000001e6277f4480 .reduce/nor L_000001e6277f2720;
L_000001e6277f5100 .reduce/and L_000001e6277f27c0;
L_000001e6277f45c0 .reduce/or L_000001e6277f16e0;
L_000001e6277f51a0 .reduce/and L_000001e6277f1be0;
L_000001e6277f5560 .reduce/or L_000001e6277f2720;
S_000001e62771a360 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e6272bf8a0 .param/l "BS" 0 9 90, +C4<00000000000000000000000000001111>;
P_000001e6272bf8d8 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000100>;
P_000001e6272bf910 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000001001>;
L_000001e627828530 .functor XOR 1, L_000001e6277ee440, L_000001e6277ee4e0, C4<0>, C4<0>;
L_000001e627827ce0 .functor AND 1, L_000001e6277ee6c0, L_000001e6277ee760, C4<1>, C4<1>;
L_000001e627827570 .functor AND 1, L_000001e6277ee800, L_000001e6277ec140, C4<1>, C4<1>;
L_000001e627827810 .functor OR 1, L_000001e627827ce0, L_000001e627827570, C4<0>, C4<0>;
L_000001e627827f80 .functor AND 1, L_000001e6277f34e0, L_000001e6277f2b80, C4<1>, C4<1>;
L_000001e627828060 .functor OR 1, L_000001e627827f80, L_000001e6277f2680, C4<0>, C4<0>;
L_000001e627827dc0 .functor OR 1, L_000001e627828060, L_000001e627828680, C4<0>, C4<0>;
v000001e627727a90_0 .net "F", 15 0, L_000001e6277f2860;  alias, 1 drivers
v000001e627727db0_0 .net "R", 15 0, v000001e6277454b0_0;  alias, 1 drivers
v000001e627727630_0 .net "S", 15 0, v000001e627744ab0_0;  alias, 1 drivers
v000001e6277267d0_0 .net *"_ivl_101", 9 0, L_000001e6277f2d60;  1 drivers
v000001e6277282b0_0 .net *"_ivl_103", 7 0, L_000001e6277f2900;  1 drivers
L_000001e627782280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e627727590_0 .net *"_ivl_106", 1 0, L_000001e627782280;  1 drivers
v000001e6277287b0_0 .net *"_ivl_107", 0 0, L_000001e6277f34e0;  1 drivers
L_000001e6277822c8 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001e6277271d0_0 .net/2u *"_ivl_109", 5 0, L_000001e6277822c8;  1 drivers
v000001e6277276d0_0 .net *"_ivl_111", 0 0, L_000001e6277f2b80;  1 drivers
v000001e627726870_0 .net *"_ivl_115", 7 0, L_000001e6277f1a00;  1 drivers
L_000001e627782310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e627727c70_0 .net *"_ivl_118", 1 0, L_000001e627782310;  1 drivers
L_000001e627782358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627726550_0 .net/2u *"_ivl_121", 0 0, L_000001e627782358;  1 drivers
v000001e627728030_0 .net *"_ivl_123", 0 0, L_000001e627828060;  1 drivers
v000001e627727310_0 .net *"_ivl_125", 0 0, L_000001e627827dc0;  1 drivers
L_000001e6277823a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6277273b0_0 .net/2u *"_ivl_129", 0 0, L_000001e6277823a0;  1 drivers
L_000001e6277823e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627726b90_0 .net/2u *"_ivl_133", 0 0, L_000001e6277823e8;  1 drivers
L_000001e6277818f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627728850_0 .net/2u *"_ivl_14", 4 0, L_000001e6277818f0;  1 drivers
v000001e627727770_0 .net *"_ivl_16", 0 0, L_000001e6277ee6c0;  1 drivers
L_000001e627781938 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627726d70_0 .net/2u *"_ivl_18", 9 0, L_000001e627781938;  1 drivers
v000001e627726730_0 .net *"_ivl_20", 0 0, L_000001e6277ee760;  1 drivers
L_000001e627781980 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627727d10_0 .net/2u *"_ivl_24", 4 0, L_000001e627781980;  1 drivers
v000001e6277283f0_0 .net *"_ivl_26", 0 0, L_000001e6277ee800;  1 drivers
L_000001e6277819c8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627728530_0 .net/2u *"_ivl_28", 9 0, L_000001e6277819c8;  1 drivers
v000001e627726eb0_0 .net *"_ivl_30", 0 0, L_000001e6277ec140;  1 drivers
v000001e6277260f0_0 .net *"_ivl_38", 7 0, L_000001e6277ec1e0;  1 drivers
L_000001e627781a58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627727e50_0 .net *"_ivl_41", 2 0, L_000001e627781a58;  1 drivers
v000001e627727ef0_0 .net *"_ivl_42", 7 0, L_000001e6277ee9e0;  1 drivers
L_000001e627781aa0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627728350_0 .net *"_ivl_45", 2 0, L_000001e627781aa0;  1 drivers
v000001e627728490_0 .net *"_ivl_46", 7 0, L_000001e6277f0c40;  1 drivers
v000001e627727450_0 .net *"_ivl_48", 7 0, L_000001e6277efe80;  1 drivers
v000001e627727270_0 .net *"_ivl_52", 5 0, L_000001e6277f0380;  1 drivers
L_000001e627781ae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627726e10_0 .net *"_ivl_55", 0 0, L_000001e627781ae8;  1 drivers
v000001e6277274f0_0 .net *"_ivl_56", 5 0, L_000001e6277eebc0;  1 drivers
L_000001e627781b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627728670_0 .net *"_ivl_59", 0 0, L_000001e627781b30;  1 drivers
v000001e6277285d0_0 .net *"_ivl_62", 7 0, L_000001e6277eff20;  1 drivers
L_000001e627781b78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627728710_0 .net *"_ivl_65", 2 0, L_000001e627781b78;  1 drivers
v000001e627726190_0 .net *"_ivl_66", 7 0, L_000001e6277f0e20;  1 drivers
L_000001e627781bc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e627727810_0 .net *"_ivl_69", 2 0, L_000001e627781bc0;  1 drivers
v000001e627726690_0 .net *"_ivl_70", 7 0, L_000001e6277eec60;  1 drivers
v000001e6277265f0_0 .net *"_ivl_72", 7 0, L_000001e6277ef200;  1 drivers
L_000001e627781c08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e627727b30_0 .net/2u *"_ivl_76", 0 0, L_000001e627781c08;  1 drivers
L_000001e627781c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e627726910_0 .net/2u *"_ivl_80", 0 0, L_000001e627781c50;  1 drivers
L_000001e6277821a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6277278b0_0 .net/2u *"_ivl_86", 0 0, L_000001e6277821a8;  1 drivers
v000001e627726230_0 .net *"_ivl_88", 0 0, L_000001e6277f1b40;  1 drivers
L_000001e6277821f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e6277262d0_0 .net/2u *"_ivl_92", 4 0, L_000001e6277821f0;  1 drivers
v000001e627727f90_0 .net *"_ivl_94", 4 0, L_000001e6277f3620;  1 drivers
L_000001e627782238 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e6277280d0_0 .net/2u *"_ivl_99", 9 0, L_000001e627782238;  1 drivers
L_000001e627781a10 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001e627728170_0 .net "bias", 7 0, L_000001e627781a10;  1 drivers
v000001e627726370_0 .net "despues_la_borro", 5 0, L_000001e6277eef80;  1 drivers
v000001e627727950_0 .net "e1", 4 0, L_000001e6277ee300;  1 drivers
v000001e6277269b0_0 .net "e2", 4 0, L_000001e6277ed5e0;  1 drivers
v000001e627726a50_0 .net "evaluate_flags", 5 0, L_000001e6277eeee0;  1 drivers
v000001e627726c30_0 .net "exp_final", 4 0, L_000001e6278275e0;  1 drivers
v000001e627726cd0_0 .net "exp_to_use", 4 0, L_000001e6277f0740;  1 drivers
v000001e627726f50_0 .net "inexact", 0 0, L_000001e6277f2360;  alias, 1 drivers
v000001e627726ff0_0 .net "inexact_core", 0 0, L_000001e6278285a0;  1 drivers
v000001e627727090_0 .net "inv_op", 0 0, L_000001e627828680;  alias, 1 drivers
v000001e627728ad0_0 .net "is_zero_r", 0 0, L_000001e627827570;  1 drivers
v000001e62772a3d0_0 .net "is_zero_s", 0 0, L_000001e627827ce0;  1 drivers
v000001e62772a330_0 .net "m1", 9 0, L_000001e6277ed400;  1 drivers
v000001e627729390_0 .net "m2", 9 0, L_000001e6277ed4a0;  1 drivers
v000001e627728b70_0 .net "m_final", 9 0, L_000001e627827730;  1 drivers
v000001e62772a470_0 .net "over_t1", 0 0, L_000001e627827f80;  1 drivers
v000001e62772a1f0_0 .net "over_t2", 0 0, L_000001e6277f2680;  1 drivers
v000001e627729430_0 .net "overflow", 0 0, L_000001e6277f18c0;  alias, 1 drivers
v000001e627729d90_0 .net "param_m1", 10 0, L_000001e6277f0ba0;  1 drivers
v000001e627729ed0_0 .net "param_m2", 10 0, L_000001e6277efde0;  1 drivers
v000001e6277294d0_0 .net "result_is_zero", 0 0, L_000001e627827810;  1 drivers
v000001e62772a970_0 .net "s1", 0 0, L_000001e6277ee440;  1 drivers
v000001e627728f30_0 .net "s2", 0 0, L_000001e6277ee4e0;  1 drivers
v000001e62772a510_0 .net "sign", 0 0, L_000001e627828530;  1 drivers
v000001e627729610_0 .net "under_t1", 0 0, L_000001e6277f2c20;  1 drivers
v000001e62772a0b0_0 .net "underflow", 0 0, L_000001e6277f15a0;  alias, 1 drivers
L_000001e6277ed400 .part v000001e627744ab0_0, 0, 10;
L_000001e6277ed4a0 .part v000001e6277454b0_0, 0, 10;
L_000001e6277ee300 .part v000001e627744ab0_0, 10, 5;
L_000001e6277ed5e0 .part v000001e6277454b0_0, 10, 5;
L_000001e6277ee440 .part v000001e627744ab0_0, 15, 1;
L_000001e6277ee4e0 .part v000001e6277454b0_0, 15, 1;
L_000001e6277ee6c0 .cmp/eq 5, L_000001e6277ee300, L_000001e6277818f0;
L_000001e6277ee760 .cmp/eq 10, L_000001e6277ed400, L_000001e627781938;
L_000001e6277ee800 .cmp/eq 5, L_000001e6277ed5e0, L_000001e627781980;
L_000001e6277ec140 .cmp/eq 10, L_000001e6277ed4a0, L_000001e6277819c8;
L_000001e6277ec1e0 .concat [ 5 3 0 0], L_000001e6277ee300, L_000001e627781a58;
L_000001e6277ee9e0 .concat [ 5 3 0 0], L_000001e6277ed5e0, L_000001e627781aa0;
L_000001e6277f0c40 .arith/sum 8, L_000001e6277ec1e0, L_000001e6277ee9e0;
L_000001e6277efe80 .arith/sub 8, L_000001e6277f0c40, L_000001e627781a10;
L_000001e6277f0740 .part L_000001e6277efe80, 0, 5;
L_000001e6277f0380 .concat [ 5 1 0 0], L_000001e6277ee300, L_000001e627781ae8;
L_000001e6277eebc0 .concat [ 5 1 0 0], L_000001e6277ed5e0, L_000001e627781b30;
L_000001e6277eeee0 .arith/sum 6, L_000001e6277f0380, L_000001e6277eebc0;
L_000001e6277eff20 .concat [ 5 3 0 0], L_000001e6277ee300, L_000001e627781b78;
L_000001e6277f0e20 .concat [ 5 3 0 0], L_000001e6277ed5e0, L_000001e627781bc0;
L_000001e6277eec60 .arith/sum 8, L_000001e6277eff20, L_000001e6277f0e20;
L_000001e6277ef200 .arith/sub 8, L_000001e6277eec60, L_000001e627781a10;
L_000001e6277eef80 .part L_000001e6277ef200, 0, 6;
L_000001e6277f0ba0 .concat [ 10 1 0 0], L_000001e6277ed400, L_000001e627781c08;
L_000001e6277efde0 .concat [ 10 1 0 0], L_000001e6277ed4a0, L_000001e627781c50;
L_000001e6277f1b40 .functor MUXZ 1, L_000001e627828530, L_000001e6277821a8, L_000001e627827810, C4<>;
L_000001e6277f3620 .functor MUXZ 5, L_000001e6278275e0, L_000001e6277821f0, L_000001e627827810, C4<>;
L_000001e6277f2860 .concat8 [ 10 5 1 0], L_000001e6277f2d60, L_000001e6277f3620, L_000001e6277f1b40;
L_000001e6277f2d60 .functor MUXZ 10, L_000001e627827730, L_000001e627782238, L_000001e627827810, C4<>;
L_000001e6277f2900 .concat [ 6 2 0 0], L_000001e6277eeee0, L_000001e627782280;
L_000001e6277f34e0 .cmp/ge 8, L_000001e6277f2900, L_000001e627781a10;
L_000001e6277f2b80 .cmp/ge 6, L_000001e6277eef80, L_000001e6277822c8;
L_000001e6277f1a00 .concat [ 6 2 0 0], L_000001e6277eeee0, L_000001e627782310;
L_000001e6277f2c20 .cmp/gt 8, L_000001e627781a10, L_000001e6277f1a00;
L_000001e6277f18c0 .functor MUXZ 1, L_000001e627827dc0, L_000001e627782358, L_000001e627827810, C4<>;
L_000001e6277f15a0 .functor MUXZ 1, L_000001e6277f2c20, L_000001e6277823a0, L_000001e627827810, C4<>;
L_000001e6277f2360 .functor MUXZ 1, L_000001e6278285a0, L_000001e6277823e8, L_000001e627827810, C4<>;
S_000001e6277196e0 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000001e62771a360;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001e62768bd70 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_000001e62768bda8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001e62768bde0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001e627827d50 .functor AND 1, L_000001e6277f3120, L_000001e6277f2540, C4<1>, C4<1>;
L_000001e627827ff0 .functor AND 1, L_000001e6277f11e0, L_000001e6277f3800, C4<1>, C4<1>;
L_000001e627828220 .functor AND 1, L_000001e6277f25e0, L_000001e6277f2180, C4<1>, C4<1>;
L_000001e6278272d0 .functor AND 1, L_000001e6277f2ae0, L_000001e6277f20e0, C4<1>, C4<1>;
L_000001e6278277a0 .functor OR 1, L_000001e627827d50, L_000001e627827ff0, C4<0>, C4<0>;
L_000001e627827880 .functor OR 1, L_000001e6278277a0, L_000001e627828220, C4<0>, C4<0>;
L_000001e627828680 .functor OR 1, L_000001e627827880, L_000001e6278272d0, C4<0>, C4<0>;
v000001e627716ae0_0 .net "Exp1", 4 0, L_000001e6277ee300;  alias, 1 drivers
v000001e627715960_0 .net "Exp2", 4 0, L_000001e6277ed5e0;  alias, 1 drivers
v000001e627716fe0_0 .net "InvalidOp", 0 0, L_000001e627828680;  alias, 1 drivers
v000001e627715d20_0 .net "Man1", 9 0, L_000001e6277ed400;  alias, 1 drivers
v000001e627717300_0 .net "Man2", 9 0, L_000001e6277ed4a0;  alias, 1 drivers
v000001e627715f00_0 .net *"_ivl_1", 0 0, L_000001e6277f3120;  1 drivers
v000001e627715fa0_0 .net *"_ivl_13", 0 0, L_000001e6277f25e0;  1 drivers
v000001e6277173a0_0 .net *"_ivl_15", 0 0, L_000001e6277f2180;  1 drivers
v000001e627716040_0 .net *"_ivl_19", 0 0, L_000001e6277f2ae0;  1 drivers
v000001e6277160e0_0 .net *"_ivl_21", 0 0, L_000001e6277f20e0;  1 drivers
v000001e6277165e0_0 .net *"_ivl_24", 0 0, L_000001e6278277a0;  1 drivers
v000001e627716720_0 .net *"_ivl_26", 0 0, L_000001e627827880;  1 drivers
v000001e6277167c0_0 .net *"_ivl_3", 0 0, L_000001e6277f2540;  1 drivers
v000001e627716860_0 .net *"_ivl_7", 0 0, L_000001e6277f11e0;  1 drivers
v000001e6277169a0_0 .net *"_ivl_9", 0 0, L_000001e6277f3800;  1 drivers
v000001e627716a40_0 .net "is_inf_Val1", 0 0, L_000001e627827d50;  1 drivers
v000001e627718a20_0 .net "is_inf_Val2", 0 0, L_000001e627827ff0;  1 drivers
v000001e627718d40_0 .net "is_invalid_Val1", 0 0, L_000001e627828220;  1 drivers
v000001e6277185c0_0 .net "is_invalid_Val2", 0 0, L_000001e6278272d0;  1 drivers
L_000001e6277f3120 .reduce/and L_000001e6277ee300;
L_000001e6277f2540 .reduce/nor L_000001e6277ed400;
L_000001e6277f11e0 .reduce/and L_000001e6277ed5e0;
L_000001e6277f3800 .reduce/nor L_000001e6277ed4a0;
L_000001e6277f25e0 .reduce/and L_000001e6277ee300;
L_000001e6277f2180 .reduce/or L_000001e6277ed400;
L_000001e6277f2ae0 .reduce/and L_000001e6277ed5e0;
L_000001e6277f20e0 .reduce/or L_000001e6277ed4a0;
S_000001e627719550 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000001e62771a360;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e6276a0bd0 .param/l "BS" 0 9 3, +C4<00000000000000000000000000001111>;
P_000001e6276a0c08 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000100>;
P_000001e6276a0c40 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000001110>;
P_000001e6276a0c78 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000001001>;
P_000001e6276a0cb0 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000010101>;
P_000001e6276a0ce8 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000011011>;
L_000001e6278281b0 .functor AND 1, L_000001e6277f0920, L_000001e6277ef020, C4<1>, C4<1>;
L_000001e627827730 .functor BUFZ 10, L_000001e6277ef3e0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e6278275e0 .functor BUFZ 5, L_000001e6277eeb20, C4<00000>, C4<00000>, C4<00000>;
v000001e627725790_0 .net "Debe", 0 0, L_000001e6277ef520;  1 drivers
v000001e6277247f0_0 .net "ExpIn", 4 0, L_000001e6277f0740;  alias, 1 drivers
v000001e627725d30_0 .net "ExpOut", 4 0, L_000001e6278275e0;  alias, 1 drivers
v000001e627724cf0_0 .net "Fm", 9 0, L_000001e627827730;  alias, 1 drivers
v000001e6277244d0_0 .net "Result", 21 0, L_000001e6277efca0;  1 drivers
v000001e6277258d0_0 .net "Rm", 10 0, L_000001e6277efde0;  alias, 1 drivers
v000001e627725330_0 .net "ShiftCondition", 0 0, L_000001e6278281b0;  1 drivers
v000001e627724890_0 .net "Sm", 10 0, L_000001e6277f0ba0;  alias, 1 drivers
v000001e627725fb0_0 .net *"_ivl_0", 21 0, L_000001e6277f0600;  1 drivers
v000001e627725dd0_0 .net *"_ivl_13", 0 0, L_000001e6277f0920;  1 drivers
v000001e6277238f0_0 .net *"_ivl_15", 0 0, L_000001e6277ef2a0;  1 drivers
v000001e627724250_0 .net *"_ivl_17", 0 0, L_000001e6277ef020;  1 drivers
v000001e627723df0_0 .net *"_ivl_21", 4 0, L_000001e6277f04c0;  1 drivers
v000001e6277253d0_0 .net *"_ivl_23", 20 0, L_000001e6277eed00;  1 drivers
v000001e627725510_0 .net *"_ivl_24", 9 0, L_000001e6277f0060;  1 drivers
L_000001e627781d28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627725e70_0 .net *"_ivl_27", 4 0, L_000001e627781d28;  1 drivers
L_000001e627781d70 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627725010_0 .net/2u *"_ivl_28", 9 0, L_000001e627781d70;  1 drivers
L_000001e627781c98 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e6277255b0_0 .net *"_ivl_3", 10 0, L_000001e627781c98;  1 drivers
v000001e6277241b0_0 .net *"_ivl_32", 9 0, L_000001e6277ef5c0;  1 drivers
L_000001e627781db8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627725f10_0 .net *"_ivl_35", 4 0, L_000001e627781db8;  1 drivers
L_000001e627781e00 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001e6277242f0_0 .net/2u *"_ivl_36", 9 0, L_000001e627781e00;  1 drivers
v000001e627725830_0 .net *"_ivl_38", 9 0, L_000001e6277f01a0;  1 drivers
v000001e627723e90_0 .net *"_ivl_4", 21 0, L_000001e6277f0420;  1 drivers
v000001e627723f30_0 .net *"_ivl_40", 9 0, L_000001e6277ef340;  1 drivers
L_000001e627781e48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627724e30_0 .net *"_ivl_43", 4 0, L_000001e627781e48;  1 drivers
v000001e627725970_0 .net *"_ivl_44", 9 0, L_000001e6277effc0;  1 drivers
v000001e627725a10_0 .net *"_ivl_46", 9 0, L_000001e6277f07e0;  1 drivers
L_000001e627781e90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e627724430_0 .net/2u *"_ivl_50", 5 0, L_000001e627781e90;  1 drivers
v000001e627723ad0_0 .net *"_ivl_54", 27 0, L_000001e6277eee40;  1 drivers
v000001e627723990_0 .net *"_ivl_56", 16 0, L_000001e6277f02e0;  1 drivers
L_000001e627781ed8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e627723a30_0 .net *"_ivl_58", 10 0, L_000001e627781ed8;  1 drivers
v000001e627724570_0 .net *"_ivl_60", 27 0, L_000001e6277ef660;  1 drivers
v000001e627724610_0 .net *"_ivl_62", 17 0, L_000001e6277efd40;  1 drivers
L_000001e627781f20 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627724c50_0 .net *"_ivl_64", 9 0, L_000001e627781f20;  1 drivers
v000001e627724930_0 .net *"_ivl_68", 27 0, L_000001e6277ef0c0;  1 drivers
L_000001e627781ce0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e627724f70_0 .net *"_ivl_7", 10 0, L_000001e627781ce0;  1 drivers
v000001e6277249d0_0 .net *"_ivl_79", 1 0, L_000001e6277ef980;  1 drivers
L_000001e627782160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627724a70_0 .net/2u *"_ivl_94", 0 0, L_000001e627782160;  1 drivers
v000001e627725ab0_0 .net "exp_pre", 4 0, L_000001e6277f0880;  1 drivers
v000001e627724b10_0 .net "exp_rnd", 4 0, L_000001e6277eeb20;  1 drivers
v000001e627724d90_0 .net "frac_rnd", 9 0, L_000001e6277ef3e0;  1 drivers
v000001e6277250b0_0 .net "guard", 0 0, L_000001e6277efa20;  1 drivers
v000001e627725150_0 .net "h_overflow", 0 0, L_000001e6277efc00;  1 drivers
v000001e627725650_0 .net "inexact", 0 0, L_000001e6278285a0;  alias, 1 drivers
v000001e627723c10_0 .net "ms15", 14 0, L_000001e6277f0240;  1 drivers
v000001e627723cb0_0 .net "overflow", 0 0, L_000001e6277f2680;  alias, 1 drivers
v000001e627723d50_0 .net "rest3", 2 0, L_000001e6277ef7a0;  1 drivers
v000001e627728210_0 .net "rest4", 3 0, L_000001e6277eea80;  1 drivers
v000001e627727bd0_0 .net "shifts", 9 0, L_000001e6277f0100;  1 drivers
v000001e627726af0_0 .net "sticky", 0 0, L_000001e6277f06a0;  1 drivers
v000001e627726410_0 .net "stream0", 27 0, L_000001e6277f0560;  1 drivers
v000001e6277279f0_0 .net "stream1", 27 0, L_000001e6277ef700;  1 drivers
v000001e6277264b0_0 .net "stream2", 27 0, L_000001e6277f0f60;  1 drivers
v000001e627727130_0 .net "top10", 9 0, L_000001e6277f0b00;  1 drivers
L_000001e6277f0600 .concat [ 11 11 0 0], L_000001e6277f0ba0, L_000001e627781c98;
L_000001e6277f0420 .concat [ 11 11 0 0], L_000001e6277efde0, L_000001e627781ce0;
L_000001e6277efca0 .arith/mult 22, L_000001e6277f0600, L_000001e6277f0420;
L_000001e6277ef520 .part L_000001e6277efca0, 21, 1;
L_000001e6277f0920 .reduce/nor L_000001e6277ef520;
L_000001e6277ef2a0 .part L_000001e6277efca0, 20, 1;
L_000001e6277ef020 .reduce/nor L_000001e6277ef2a0;
L_000001e6277f04c0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one, 5, L_000001e6277eed00 (v000001e6277188e0_0) S_000001e62771a4f0;
L_000001e6277eed00 .part L_000001e6277efca0, 0, 21;
L_000001e6277f0060 .concat [ 5 5 0 0], L_000001e6277f04c0, L_000001e627781d28;
L_000001e6277f0100 .functor MUXZ 10, L_000001e627781d70, L_000001e6277f0060, L_000001e6278281b0, C4<>;
L_000001e6277ef5c0 .concat [ 5 5 0 0], L_000001e6277f0740, L_000001e627781db8;
L_000001e6277f01a0 .arith/sum 10, L_000001e6277ef5c0, L_000001e627781e00;
L_000001e6277ef340 .concat [ 5 5 0 0], L_000001e6277f0740, L_000001e627781e48;
L_000001e6277effc0 .arith/sub 10, L_000001e6277ef340, L_000001e6277f0100;
L_000001e6277f07e0 .functor MUXZ 10, L_000001e6277effc0, L_000001e6277f01a0, L_000001e6277ef520, C4<>;
L_000001e6277f0880 .part L_000001e6277f07e0, 0, 5;
L_000001e6277f0560 .concat [ 6 22 0 0], L_000001e627781e90, L_000001e6277efca0;
L_000001e6277f02e0 .part L_000001e6277f0560, 11, 17;
L_000001e6277eee40 .concat [ 17 11 0 0], L_000001e6277f02e0, L_000001e627781ed8;
L_000001e6277efd40 .part L_000001e6277f0560, 10, 18;
L_000001e6277ef660 .concat [ 18 10 0 0], L_000001e6277efd40, L_000001e627781f20;
L_000001e6277ef700 .functor MUXZ 28, L_000001e6277ef660, L_000001e6277eee40, L_000001e6277ef520, C4<>;
L_000001e6277ef0c0 .shift/l 28, L_000001e6277ef700, L_000001e6277f0100;
L_000001e6277f0f60 .functor MUXZ 28, L_000001e6277ef700, L_000001e6277ef0c0, L_000001e6278281b0, C4<>;
L_000001e6277f0b00 .part L_000001e6277f0f60, 6, 10;
L_000001e6277efa20 .part L_000001e6277f0f60, 5, 1;
L_000001e6277ef7a0 .part L_000001e6277f0f60, 2, 3;
L_000001e6277ef980 .part L_000001e6277f0f60, 0, 2;
L_000001e6277f06a0 .reduce/or L_000001e6277ef980;
L_000001e6277eea80 .concat [ 1 3 0 0], L_000001e6277f06a0, L_000001e6277ef7a0;
L_000001e6277f0240 .concat [ 4 1 10 0], L_000001e6277eea80, L_000001e6277efa20, L_000001e6277f0b00;
L_000001e6277ef8e0 .part L_000001e6277efca0, 10, 10;
L_000001e6277f2680 .functor MUXZ 1, L_000001e627782160, L_000001e6277efc00, L_000001e6277ef520, C4<>;
S_000001e62771a4f0 .scope function.vec4.s5, "first_one" "first_one" 9 17, 9 17 0, S_000001e627719550;
 .timescale -9 -12;
v000001e6277188e0_0 .var "bits", 20 0;
; Variable first_one is vec4 return value of scope S_000001e62771a4f0
v000001e627718e80_0 .var "found", 0 0;
v000001e627718980_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627718e80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001e627718980_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001e627718980_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e627718e80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000001e6277188e0_0;
    %load/vec4 v000001e627718980_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v000001e627718980_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e627718e80_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001e627718980_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e627718980_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000001e62771a680 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_000001e627719550;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_000001e6276937a0 .param/l "BS" 0 8 24, +C4<00000000000000000000000000001111>;
P_000001e6276937d8 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000100>;
P_000001e627693810 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000001001>;
L_000001e6278285a0 .functor AND 1, L_000001e6277ef480, L_000001e6277ef520, C4<1>, C4<1>;
v000001e627718660_0 .net "CarryOut", 0 0, L_000001e6277ef520;  alias, 1 drivers
v000001e6277183e0_0 .net "Man", 9 0, L_000001e6277ef8e0;  1 drivers
v000001e627718700_0 .net *"_ivl_1", 0 0, L_000001e6277ef480;  1 drivers
v000001e627718ac0_0 .net "inexact", 0 0, L_000001e6278285a0;  alias, 1 drivers
L_000001e6277ef480 .part L_000001e6277ef8e0, 0, 1;
S_000001e627719a00 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_000001e627719550;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp";
    .port_info 1 /INPUT 5 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000001e62771b0b0 .param/l "BS" 0 8 1, +C4<00000000000000000000000000001111>;
P_000001e62771b0e8 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000100>;
P_000001e62771b120 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000001001>;
L_000001e627782118 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001e627718de0_0 .net "AddExp", 4 0, L_000001e627782118;  1 drivers
v000001e627718200_0 .net "Exp", 4 0, L_000001e6277f0740;  alias, 1 drivers
v000001e627718c00_0 .net "NewExp", 5 0, L_000001e6277efb60;  1 drivers
v000001e627718840_0 .net "OverFlow", 0 0, L_000001e6277efc00;  alias, 1 drivers
v000001e627718f20_0 .net *"_ivl_0", 5 0, L_000001e6277efac0;  1 drivers
L_000001e6277820d0 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001e6277182a0_0 .net/2u *"_ivl_10", 5 0, L_000001e6277820d0;  1 drivers
L_000001e627782088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627718480_0 .net *"_ivl_3", 0 0, L_000001e627782088;  1 drivers
L_000001e627783048 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001e627718b60_0 .net *"_ivl_4", 5 0, L_000001e627783048;  1 drivers
L_000001e6277efac0 .concat [ 5 1 0 0], L_000001e6277f0740, L_000001e627782088;
L_000001e6277efb60 .arith/sum 6, L_000001e6277efac0, L_000001e627783048;
L_000001e6277efc00 .cmp/ge 6, L_000001e6277efb60, L_000001e6277820d0;
S_000001e62771a810 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000001e627719550;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001e6272bdbb0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001e6272bdbe8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001e6272bdc20 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001e6272bdc58 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001e627827500 .functor NOT 1, L_000001e6277f0a60, C4<0>, C4<0>, C4<0>;
L_000001e627827650 .functor OR 1, L_000001e6277ef160, L_000001e6277ef840, C4<0>, C4<0>;
L_000001e627827f10 .functor AND 1, L_000001e6277f09c0, L_000001e627827650, C4<1>, C4<1>;
v000001e627718340_0 .net *"_ivl_11", 9 0, L_000001e6277ee940;  1 drivers
v000001e627718ca0_0 .net *"_ivl_12", 10 0, L_000001e6277eeda0;  1 drivers
L_000001e627781f68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627718520_0 .net *"_ivl_15", 0 0, L_000001e627781f68;  1 drivers
v000001e6277180c0_0 .net *"_ivl_17", 0 0, L_000001e6277ef840;  1 drivers
v000001e6277187a0_0 .net *"_ivl_19", 0 0, L_000001e627827650;  1 drivers
v000001e627723b70_0 .net *"_ivl_21", 0 0, L_000001e627827f10;  1 drivers
L_000001e627781fb0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001e6277256f0_0 .net/2u *"_ivl_22", 10 0, L_000001e627781fb0;  1 drivers
L_000001e627781ff8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e6277251f0_0 .net/2u *"_ivl_24", 10 0, L_000001e627781ff8;  1 drivers
v000001e627725290_0 .net *"_ivl_26", 10 0, L_000001e6277f0ce0;  1 drivers
v000001e627724ed0_0 .net *"_ivl_3", 3 0, L_000001e6277f0ec0;  1 drivers
v000001e627724390_0 .net *"_ivl_33", 0 0, L_000001e6277f10a0;  1 drivers
v000001e627724070_0 .net *"_ivl_34", 4 0, L_000001e6277f1000;  1 drivers
L_000001e627782040 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e627725470_0 .net *"_ivl_37", 3 0, L_000001e627782040;  1 drivers
v000001e627725bf0_0 .net *"_ivl_7", 0 0, L_000001e6277f0a60;  1 drivers
v000001e627724750_0 .net "boolean", 0 0, L_000001e6277ef160;  1 drivers
v000001e6277246b0_0 .net "exp", 4 0, L_000001e6277f0880;  alias, 1 drivers
v000001e627726050_0 .net "exp_round", 4 0, L_000001e6277eeb20;  alias, 1 drivers
v000001e627724110_0 .net "guard", 0 0, L_000001e6277f09c0;  1 drivers
v000001e627723fd0_0 .net "is_even", 0 0, L_000001e627827500;  1 drivers
v000001e627725b50_0 .net "ms", 14 0, L_000001e6277f0240;  alias, 1 drivers
v000001e627725c90_0 .net "ms_round", 9 0, L_000001e6277ef3e0;  alias, 1 drivers
v000001e627724bb0_0 .net "temp", 10 0, L_000001e6277f0d80;  1 drivers
L_000001e6277f09c0 .part L_000001e6277f0240, 4, 1;
L_000001e6277f0ec0 .part L_000001e6277f0240, 0, 4;
L_000001e6277ef160 .reduce/or L_000001e6277f0ec0;
L_000001e6277f0a60 .part L_000001e6277f0240, 5, 1;
L_000001e6277ee940 .part L_000001e6277f0240, 5, 10;
L_000001e6277eeda0 .concat [ 10 1 0 0], L_000001e6277ee940, L_000001e627781f68;
L_000001e6277ef840 .reduce/nor L_000001e627827500;
L_000001e6277f0ce0 .functor MUXZ 11, L_000001e627781ff8, L_000001e627781fb0, L_000001e627827f10, C4<>;
L_000001e6277f0d80 .arith/sum 11, L_000001e6277eeda0, L_000001e6277f0ce0;
L_000001e6277ef3e0 .part L_000001e6277f0d80, 0, 10;
L_000001e6277f10a0 .part L_000001e6277f0d80, 10, 1;
L_000001e6277f1000 .concat [ 1 4 0 0], L_000001e6277f10a0, L_000001e627782040;
L_000001e6277eeb20 .arith/sum 5, L_000001e6277f0880, L_000001e6277f1000;
S_000001e627719870 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 219 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001e62771bc60 .param/l "BS" 0 5 219, +C4<00000000000000000000000000001111>;
P_000001e62771bc98 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000100>;
P_000001e62771bcd0 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000001001>;
L_000001e627812ca0 .functor OR 1, L_000001e6277e66a0, L_000001e6277e5020, C4<0>, C4<0>;
L_000001e627812290 .functor OR 1, L_000001e6277e6d80, L_000001e6277e4d00, C4<0>, C4<0>;
L_000001e6278125a0 .functor XOR 1, L_000001e6277e5480, L_000001e6277e6e20, C4<0>, C4<0>;
L_000001e627813b80 .functor AND 1, L_000001e6278125a0, L_000001e6277e6b00, C4<1>, C4<1>;
L_000001e6278128b0 .functor AND 1, L_000001e627813b80, L_000001e6277e6c40, C4<1>, C4<1>;
L_000001e627812f40 .functor NOT 10, L_000001e6277e25a0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e627813aa0 .functor AND 1, L_000001e6277e6f60, L_000001e6277e5de0, C4<1>, C4<1>;
L_000001e6278138e0 .functor NOT 10, L_000001e6277e4620, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e627813950 .functor AND 1, L_000001e627813aa0, L_000001e6277e5c00, C4<1>, C4<1>;
L_000001e627812450 .functor NOT 5, L_000001e6277e2640, C4<00000>, C4<00000>, C4<00000>;
L_000001e627812a00 .functor AND 1, L_000001e627813950, L_000001e6277e70a0, C4<1>, C4<1>;
L_000001e6278124c0 .functor NOT 5, L_000001e6277e4760, C4<00000>, C4<00000>, C4<00000>;
L_000001e627813bf0 .functor AND 1, L_000001e627812a00, L_000001e6277e5fc0, C4<1>, C4<1>;
L_000001e627812840 .functor OR 1, L_000001e6278128b0, L_000001e627813bf0, C4<0>, C4<0>;
L_000001e62782eb90 .functor AND 1, L_000001e6278125a0, L_000001e627812840, C4<1>, C4<1>;
L_000001e62782ea40 .functor BUFZ 5, L_000001e6277ee620, C4<00000>, C4<00000>, C4<00000>;
L_000001e62782eff0 .functor BUFZ 10, L_000001e6277ecd20, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e62782f060 .functor BUFZ 1, L_000001e627812290, C4<0>, C4<0>, C4<0>;
L_000001e627827c70 .functor AND 1, L_000001e6277ed2c0, L_000001e62782f060, C4<1>, C4<1>;
v000001e627759cd0_0 .net "F", 15 0, L_000001e6277ed180;  alias, 1 drivers
v000001e627759d70_0 .net "R", 15 0, L_000001e6277ee080;  1 drivers
v000001e62775a310_0 .net "S", 15 0, v000001e627744ab0_0;  alias, 1 drivers
v000001e62775adb0_0 .net *"_ivl_109", 0 0, L_000001e62782eb90;  1 drivers
L_000001e627781818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62775a3b0_0 .net/2u *"_ivl_110", 0 0, L_000001e627781818;  1 drivers
v000001e62775a4f0_0 .net *"_ivl_112", 0 0, L_000001e6277ed040;  1 drivers
v000001e627758a10_0 .net *"_ivl_117", 4 0, L_000001e62782ea40;  1 drivers
v000001e62775a590_0 .net *"_ivl_122", 9 0, L_000001e62782eff0;  1 drivers
L_000001e627781860 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e6277588d0_0 .net/2u *"_ivl_125", 4 0, L_000001e627781860;  1 drivers
L_000001e6277818a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627758970_0 .net/2u *"_ivl_129", 4 0, L_000001e6277818a8;  1 drivers
v000001e627758ab0_0 .net *"_ivl_131", 0 0, L_000001e6277ed2c0;  1 drivers
L_000001e627781230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e627758b50_0 .net/2u *"_ivl_16", 0 0, L_000001e627781230;  1 drivers
v000001e62775ced0_0 .net *"_ivl_18", 10 0, L_000001e6277e67e0;  1 drivers
L_000001e627781278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e62775b990_0 .net/2u *"_ivl_22", 0 0, L_000001e627781278;  1 drivers
v000001e62775cc50_0 .net *"_ivl_24", 10 0, L_000001e6277e55c0;  1 drivers
L_000001e6277812c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62775b670_0 .net/2u *"_ivl_28", 0 0, L_000001e6277812c0;  1 drivers
L_000001e627781308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62775ccf0_0 .net/2u *"_ivl_32", 0 0, L_000001e627781308;  1 drivers
v000001e62775ca70_0 .net *"_ivl_41", 9 0, L_000001e6277e64c0;  1 drivers
v000001e62775cb10_0 .net *"_ivl_45", 9 0, L_000001e6277e5660;  1 drivers
v000001e62775b5d0_0 .net *"_ivl_52", 0 0, L_000001e6277e5e80;  1 drivers
v000001e62775cf70_0 .net *"_ivl_54", 0 0, L_000001e6277e6a60;  1 drivers
v000001e62775b8f0_0 .net *"_ivl_56", 0 0, L_000001e6277e49e0;  1 drivers
v000001e62775d790_0 .net *"_ivl_58", 0 0, L_000001e6277e5b60;  1 drivers
v000001e62775b3f0_0 .net *"_ivl_60", 0 0, L_000001e6277e5f20;  1 drivers
v000001e62775d010_0 .net *"_ivl_62", 0 0, L_000001e6277e7000;  1 drivers
v000001e62775b2b0_0 .net *"_ivl_66", 0 0, L_000001e6277e6b00;  1 drivers
v000001e62775b710_0 .net *"_ivl_69", 0 0, L_000001e627813b80;  1 drivers
v000001e62775c4d0_0 .net *"_ivl_70", 0 0, L_000001e6277e6c40;  1 drivers
v000001e62775c610_0 .net *"_ivl_73", 0 0, L_000001e6278128b0;  1 drivers
v000001e62775cd90_0 .net *"_ivl_75", 0 0, L_000001e6277e6f60;  1 drivers
v000001e62775b350_0 .net *"_ivl_76", 9 0, L_000001e627812f40;  1 drivers
v000001e62775b490_0 .net *"_ivl_79", 0 0, L_000001e6277e5de0;  1 drivers
v000001e62775b530_0 .net *"_ivl_81", 0 0, L_000001e627813aa0;  1 drivers
v000001e62775bb70_0 .net *"_ivl_82", 9 0, L_000001e6278138e0;  1 drivers
v000001e62775b7b0_0 .net *"_ivl_85", 0 0, L_000001e6277e5c00;  1 drivers
v000001e62775d0b0_0 .net *"_ivl_87", 0 0, L_000001e627813950;  1 drivers
v000001e62775c390_0 .net *"_ivl_88", 4 0, L_000001e627812450;  1 drivers
v000001e62775bc10_0 .net *"_ivl_91", 0 0, L_000001e6277e70a0;  1 drivers
v000001e62775c570_0 .net *"_ivl_93", 0 0, L_000001e627812a00;  1 drivers
v000001e62775d150_0 .net *"_ivl_94", 4 0, L_000001e6278124c0;  1 drivers
v000001e62775d1f0_0 .net *"_ivl_97", 0 0, L_000001e6277e5fc0;  1 drivers
v000001e62775ce30_0 .net *"_ivl_99", 0 0, L_000001e627813bf0;  1 drivers
v000001e62775d470_0 .net "boolean1", 0 0, L_000001e6277e5ac0;  1 drivers
v000001e62775d290_0 .net "boolean2", 0 0, L_000001e6278125a0;  1 drivers
v000001e62775d330_0 .net "diff_exp1", 4 0, L_000001e6277e3040;  1 drivers
v000001e62775b850_0 .net "diff_exp2", 4 0, L_000001e6277e53e0;  1 drivers
v000001e62775bcb0_0 .net "e1", 4 0, L_000001e6277e2640;  1 drivers
v000001e62775c930_0 .net "e2", 4 0, L_000001e6277e4760;  1 drivers
v000001e62775bd50_0 .net "exp_aux", 4 0, L_000001e6277e6420;  1 drivers
v000001e62775d3d0_0 .net "exp_sum_add", 4 0, L_000001e627816900;  1 drivers
v000001e62775d510_0 .net "exp_sum_sub", 4 0, L_000001e62782ef10;  1 drivers
v000001e62775ba30_0 .net "final_exp", 4 0, L_000001e6277ee620;  1 drivers
v000001e62775bad0_0 .net "g1", 0 0, L_000001e6277e69c0;  1 drivers
v000001e62775c070_0 .net "g1_shift", 0 0, L_000001e6277e6060;  1 drivers
v000001e62775d650_0 .net "g2", 0 0, L_000001e6277e5520;  1 drivers
v000001e62775b210_0 .net "g2_shift", 0 0, L_000001e6277e6920;  1 drivers
v000001e62775bdf0_0 .net "inexact", 0 0, L_000001e62782f060;  alias, 1 drivers
v000001e62775d5b0_0 .net "inexact_m1", 0 0, L_000001e6277e6d80;  1 drivers
v000001e62775be90_0 .net "inexact_m2", 0 0, L_000001e6277e4d00;  1 drivers
v000001e62775c250_0 .net "is_same_exp", 0 0, L_000001e6277e4c60;  1 drivers
v000001e62775d6f0_0 .net "is_zero_result", 0 0, L_000001e627812840;  1 drivers
v000001e62775bf30_0 .net "lost_align", 0 0, L_000001e627812290;  1 drivers
v000001e62775d830_0 .net "m1_10", 9 0, L_000001e6277e5d40;  1 drivers
v000001e62775b0d0_0 .net "m1_11", 10 0, L_000001e6277e5340;  1 drivers
v000001e62775bfd0_0 .net "m1_init", 9 0, L_000001e6277e25a0;  1 drivers
v000001e62775c890_0 .net "m1_shift", 10 0, L_000001e6277e6ba0;  1 drivers
v000001e62775cbb0_0 .net "m2_10", 9 0, L_000001e6277e5a20;  1 drivers
v000001e62775c9d0_0 .net "m2_11", 10 0, L_000001e6277e6880;  1 drivers
v000001e62775b170_0 .net "m2_init", 9 0, L_000001e6277e4620;  1 drivers
v000001e62775c110_0 .net "m2_shift", 10 0, L_000001e6277e52a0;  1 drivers
v000001e62775c1b0_0 .net "op_sum", 9 0, L_000001e6277ecd20;  1 drivers
v000001e62775c2f0_0 .net "op_sum_add", 9 0, L_000001e627816c80;  1 drivers
v000001e62775c430_0 .net "op_sum_sub", 9 0, L_000001e62782e9d0;  1 drivers
v000001e62775c6b0_0 .net "overflow", 0 0, L_000001e6277edc20;  alias, 1 drivers
v000001e62775c750_0 .net "s1", 0 0, L_000001e6277e5480;  1 drivers
v000001e62775c7f0_0 .net "s2", 0 0, L_000001e6277e6e20;  1 drivers
v000001e62775e2d0_0 .net "sign", 0 0, L_000001e6277e6ec0;  1 drivers
v000001e62775dbf0_0 .net "sticky_for_round", 0 0, L_000001e627812ca0;  1 drivers
v000001e62775ec30_0 .net "sticky_m1", 0 0, L_000001e6277e66a0;  1 drivers
v000001e62775f6d0_0 .net "sticky_m2", 0 0, L_000001e6277e5020;  1 drivers
v000001e62775dfb0_0 .net "underflow", 0 0, L_000001e627827c70;  alias, 1 drivers
L_000001e6277e25a0 .part v000001e627744ab0_0, 0, 10;
L_000001e6277e4620 .part L_000001e6277ee080, 0, 10;
L_000001e6277e2640 .part v000001e627744ab0_0, 10, 5;
L_000001e6277e4760 .part L_000001e6277ee080, 10, 5;
L_000001e6277e5480 .part v000001e627744ab0_0, 15, 1;
L_000001e6277e6e20 .part L_000001e6277ee080, 15, 1;
L_000001e6277e5ac0 .cmp/gt 5, L_000001e6277e2640, L_000001e6277e4760;
L_000001e6277e4c60 .cmp/eq 5, L_000001e6277e2640, L_000001e6277e4760;
L_000001e6277e67e0 .concat [ 10 1 0 0], L_000001e6277e25a0, L_000001e627781230;
L_000001e6277e5340 .functor MUXZ 11, L_000001e6277e6ba0, L_000001e6277e67e0, L_000001e6277e5ac0, C4<>;
L_000001e6277e55c0 .concat [ 10 1 0 0], L_000001e6277e4620, L_000001e627781278;
L_000001e6277e6880 .functor MUXZ 11, L_000001e6277e55c0, L_000001e6277e52a0, L_000001e6277e5ac0, C4<>;
L_000001e6277e69c0 .functor MUXZ 1, L_000001e6277e6060, L_000001e6277812c0, L_000001e6277e5ac0, C4<>;
L_000001e6277e5520 .functor MUXZ 1, L_000001e627781308, L_000001e6277e6920, L_000001e6277e5ac0, C4<>;
L_000001e6277e64c0 .part L_000001e6277e6ba0, 0, 10;
L_000001e6277e5d40 .functor MUXZ 10, L_000001e6277e64c0, L_000001e6277e25a0, L_000001e6277e5ac0, C4<>;
L_000001e6277e5660 .part L_000001e6277e52a0, 0, 10;
L_000001e6277e5a20 .functor MUXZ 10, L_000001e6277e4620, L_000001e6277e5660, L_000001e6277e5ac0, C4<>;
L_000001e6277e6420 .functor MUXZ 5, L_000001e6277e4760, L_000001e6277e2640, L_000001e6277e5ac0, C4<>;
L_000001e6277e5e80 .cmp/gt 5, L_000001e6277e2640, L_000001e6277e4760;
L_000001e6277e6a60 .cmp/gt 5, L_000001e6277e4760, L_000001e6277e2640;
L_000001e6277e49e0 .cmp/ge 10, L_000001e6277e25a0, L_000001e6277e4620;
L_000001e6277e5b60 .functor MUXZ 1, L_000001e6277e6e20, L_000001e6277e5480, L_000001e6277e49e0, C4<>;
L_000001e6277e5f20 .functor MUXZ 1, L_000001e6277e5b60, L_000001e6277e6e20, L_000001e6277e6a60, C4<>;
L_000001e6277e7000 .functor MUXZ 1, L_000001e6277e5f20, L_000001e6277e5480, L_000001e6277e5e80, C4<>;
L_000001e6277e6ec0 .functor MUXZ 1, L_000001e6277e5480, L_000001e6277e7000, L_000001e6278125a0, C4<>;
L_000001e6277e6b00 .cmp/eq 10, L_000001e6277e25a0, L_000001e6277e4620;
L_000001e6277e6c40 .cmp/eq 5, L_000001e6277e2640, L_000001e6277e4760;
L_000001e6277e6f60 .reduce/nor L_000001e6278125a0;
L_000001e6277e5de0 .reduce/and L_000001e627812f40;
L_000001e6277e5c00 .reduce/and L_000001e6278138e0;
L_000001e6277e70a0 .reduce/and L_000001e627812450;
L_000001e6277e5fc0 .reduce/and L_000001e6278124c0;
L_000001e6277ecd20 .functor MUXZ 10, L_000001e627816c80, L_000001e62782e9d0, L_000001e6278125a0, C4<>;
L_000001e6277ee620 .functor MUXZ 5, L_000001e627816900, L_000001e62782ef10, L_000001e6278125a0, C4<>;
L_000001e6277ed040 .functor MUXZ 1, L_000001e6277e6ec0, L_000001e627781818, L_000001e62782eb90, C4<>;
L_000001e6277ed180 .concat8 [ 10 5 1 0], L_000001e62782eff0, L_000001e62782ea40, L_000001e6277ed040;
L_000001e6277edc20 .cmp/eq 5, L_000001e6277ee620, L_000001e627781860;
L_000001e6277ed2c0 .cmp/eq 5, L_000001e6277ee620, L_000001e6277818a8;
S_000001e627719d20 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000001e627719870;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e62771b630 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001e62771b668 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001e62771b6a0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001e62772ad30_0 .net "F", 10 0, L_000001e6277e6ba0;  alias, 1 drivers
L_000001e627781110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e627729570_0 .net/2u *"_ivl_0", 0 0, L_000001e627781110;  1 drivers
v000001e62772a8d0_0 .net *"_ivl_13", 8 0, L_000001e6277e50c0;  1 drivers
v000001e62772a5b0_0 .net *"_ivl_17", 9 0, L_000001e6277e5980;  1 drivers
L_000001e627781158 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627729070_0 .net/2u *"_ivl_2", 9 0, L_000001e627781158;  1 drivers
v000001e627729250_0 .net "full_value", 20 0, L_000001e6277e5840;  1 drivers
v000001e627728fd0_0 .net "guard_bit", 0 0, L_000001e6277e6060;  alias, 1 drivers
v000001e62772a650_0 .net "inexact_flag", 0 0, L_000001e6277e6d80;  alias, 1 drivers
v000001e6277288f0_0 .net "mantisa", 9 0, L_000001e6277e25a0;  alias, 1 drivers
v000001e62772ab50_0 .net "shifted", 20 0, L_000001e6277e4ee0;  1 drivers
v000001e62772a010_0 .net "shifts", 4 0, L_000001e6277e53e0;  alias, 1 drivers
v000001e6277296b0_0 .net "sticky_bits", 0 0, L_000001e6277e66a0;  alias, 1 drivers
L_000001e6277e5840 .concat [ 10 10 1 0], L_000001e627781158, L_000001e6277e25a0, L_000001e627781110;
L_000001e6277e4ee0 .shift/r 21, L_000001e6277e5840, L_000001e6277e53e0;
L_000001e6277e6ba0 .part L_000001e6277e4ee0, 10, 11;
L_000001e6277e6060 .part L_000001e6277e4ee0, 9, 1;
L_000001e6277e50c0 .part L_000001e6277e4ee0, 0, 9;
L_000001e6277e66a0 .reduce/or L_000001e6277e50c0;
L_000001e6277e5980 .part L_000001e6277e4ee0, 0, 10;
L_000001e6277e6d80 .reduce/or L_000001e6277e5980;
S_000001e62771ab30 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000001e627719870;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e62771bbb0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001e62771bbe8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001e62771bc20 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001e62772af10_0 .net "F", 10 0, L_000001e6277e52a0;  alias, 1 drivers
L_000001e6277811a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e62772a790_0 .net/2u *"_ivl_0", 0 0, L_000001e6277811a0;  1 drivers
v000001e627729750_0 .net *"_ivl_13", 8 0, L_000001e6277e61a0;  1 drivers
v000001e627729890_0 .net *"_ivl_17", 9 0, L_000001e6277e4940;  1 drivers
L_000001e6277811e8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e62772a6f0_0 .net/2u *"_ivl_2", 9 0, L_000001e6277811e8;  1 drivers
v000001e627728df0_0 .net "full_value", 20 0, L_000001e6277e58e0;  1 drivers
v000001e6277297f0_0 .net "guard_bit", 0 0, L_000001e6277e6920;  alias, 1 drivers
v000001e627729a70_0 .net "inexact_flag", 0 0, L_000001e6277e4d00;  alias, 1 drivers
v000001e62772a830_0 .net "mantisa", 9 0, L_000001e6277e4620;  alias, 1 drivers
v000001e62772ac90_0 .net "shifted", 20 0, L_000001e6277e5ca0;  1 drivers
v000001e62772aa10_0 .net "shifts", 4 0, L_000001e6277e3040;  alias, 1 drivers
v000001e627729930_0 .net "sticky_bits", 0 0, L_000001e6277e5020;  alias, 1 drivers
L_000001e6277e58e0 .concat [ 10 10 1 0], L_000001e6277811e8, L_000001e6277e4620, L_000001e6277811a0;
L_000001e6277e5ca0 .shift/r 21, L_000001e6277e58e0, L_000001e6277e3040;
L_000001e6277e52a0 .part L_000001e6277e5ca0, 10, 11;
L_000001e6277e6920 .part L_000001e6277e5ca0, 9, 1;
L_000001e6277e61a0 .part L_000001e6277e5ca0, 0, 9;
L_000001e6277e5020 .reduce/or L_000001e6277e61a0;
L_000001e6277e4940 .part L_000001e6277e5ca0, 0, 10;
L_000001e6277e4d00 .reduce/or L_000001e6277e4940;
S_000001e62771a1d0 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000001e627719870;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001e62771be70 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_000001e62771bea8 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001e62771bee0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001e62782d930 .functor AND 1, L_000001e6277e9a80, L_000001e6277e9d00, C4<1>, C4<1>;
L_000001e62782dbd0 .functor AND 1, L_000001e6277e4c60, L_000001e6277e9da0, C4<1>, C4<1>;
L_000001e62782d380 .functor OR 1, L_000001e62782d930, L_000001e62782dbd0, C4<0>, C4<0>;
L_000001e62782c820 .functor AND 1, L_000001e6277e9f80, L_000001e6277ec320, C4<1>, C4<1>;
L_000001e62782cc10 .functor OR 1, L_000001e62782c820, L_000001e6277e4c60, C4<0>, C4<0>;
L_000001e62782d000 .functor AND 1, L_000001e6277e5ac0, L_000001e6277eca00, C4<1>, C4<1>;
L_000001e62782c580 .functor OR 1, L_000001e62782cc10, L_000001e62782d000, C4<0>, C4<0>;
L_000001e62782ef10 .functor BUFZ 5, L_000001e6277ecc80, C4<00000>, C4<00000>, C4<00000>;
L_000001e62782e9d0 .functor BUFZ 10, L_000001e6277ed220, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001e62774cb70_0 .net "Debe", 10 0, L_000001e6277ebc40;  1 drivers
v000001e62774cc10_0 .net "Debe_e", 10 0, L_000001e6277ebce0;  1 drivers
v000001e62774ded0_0 .net "ExpAux", 4 0, L_000001e6277ec500;  1 drivers
v000001e62774e510_0 .net "ExpFinal", 4 0, L_000001e6277ecc80;  1 drivers
v000001e62774dd90_0 .net "ExpIn", 4 0, L_000001e6277e6420;  alias, 1 drivers
v000001e62774ce90_0 .net "ExpOut", 4 0, L_000001e62782ef10;  alias, 1 drivers
v000001e62774e0b0_0 .net "ExpOutTemp", 4 0, L_000001e6277ed860;  1 drivers
v000001e62774c670_0 .net "F", 9 0, L_000001e62782e9d0;  alias, 1 drivers
v000001e62774d390_0 .net "FFinal", 9 0, L_000001e6277ed220;  1 drivers
v000001e62774dc50_0 .net "FTemp", 9 0, L_000001e6277ecf00;  1 drivers
v000001e62774d250_0 .net "FToRound", 14 0, L_000001e6277ee8a0;  1 drivers
v000001e62774c530_0 .net "F_aux", 9 0, L_000001e6277eb240;  1 drivers
v000001e62774df70_0 .net "F_aux_e", 9 0, L_000001e6277ebb00;  1 drivers
v000001e62774d430_0 .net "F_to_use", 9 0, L_000001e6277edb80;  1 drivers
v000001e62774cf30_0 .net "R", 9 0, L_000001e6277e5a20;  alias, 1 drivers
v000001e62774e010_0 .net "S", 9 0, L_000001e6277e5d40;  alias, 1 drivers
L_000001e627781590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62774c3f0_0 .net/2u *"_ivl_145", 0 0, L_000001e627781590;  1 drivers
L_000001e6277815d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62774e1f0_0 .net/2u *"_ivl_150", 0 0, L_000001e6277815d8;  1 drivers
v000001e62774d070_0 .net *"_ivl_157", 0 0, L_000001e6277e9a80;  1 drivers
v000001e62774d890_0 .net *"_ivl_159", 0 0, L_000001e6277e9d00;  1 drivers
v000001e62774d2f0_0 .net *"_ivl_161", 0 0, L_000001e62782d930;  1 drivers
v000001e62774c710_0 .net *"_ivl_163", 0 0, L_000001e6277e9da0;  1 drivers
v000001e62774e290_0 .net *"_ivl_165", 0 0, L_000001e62782dbd0;  1 drivers
v000001e62774e5b0_0 .net *"_ivl_169", 0 0, L_000001e6277e9f80;  1 drivers
v000001e62774e650_0 .net *"_ivl_171", 0 0, L_000001e6277ec320;  1 drivers
v000001e62774d610_0 .net *"_ivl_173", 0 0, L_000001e62782c820;  1 drivers
v000001e62774d4d0_0 .net *"_ivl_175", 0 0, L_000001e62782cc10;  1 drivers
v000001e62774e6f0_0 .net *"_ivl_177", 0 0, L_000001e6277eca00;  1 drivers
v000001e62774d570_0 .net *"_ivl_179", 0 0, L_000001e62782d000;  1 drivers
v000001e62774e830_0 .net *"_ivl_185", 0 0, L_000001e6277ec8c0;  1 drivers
v000001e62774c170_0 .net *"_ivl_190", 9 0, L_000001e6277ece60;  1 drivers
L_000001e627781668 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001e62774d6b0_0 .net/2u *"_ivl_194", 31 0, L_000001e627781668;  1 drivers
v000001e62774c210_0 .net *"_ivl_196", 31 0, L_000001e6277ed900;  1 drivers
L_000001e6277816b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e62774d930_0 .net *"_ivl_199", 26 0, L_000001e6277816b0;  1 drivers
v000001e62774d9d0_0 .net *"_ivl_200", 31 0, L_000001e6277ecbe0;  1 drivers
v000001e62774c350_0 .net *"_ivl_205", 4 0, L_000001e6277ee1c0;  1 drivers
v000001e62774c490_0 .net "cond_F_shift", 0 0, L_000001e62782c580;  1 drivers
v000001e62774ec90_0 .net "cond_idx", 0 0, L_000001e62782d380;  1 drivers
v000001e62774ed30_0 .net "idx", 4 0, L_000001e6277e9940;  1 drivers
v000001e62774f370_0 .net "idx_e", 4 0, L_000001e6277e99e0;  1 drivers
v000001e627750b30_0 .net "idx_to_use", 4 0, L_000001e6277edcc0;  1 drivers
v000001e627750e50_0 .net "is_mayus_exp", 0 0, L_000001e6277e5ac0;  alias, 1 drivers
v000001e62774f870_0 .net "is_same_exp", 0 0, L_000001e6277e4c60;  alias, 1 drivers
v000001e62774eb50_0 .net "lost_bits", 9 0, L_000001e6277ec780;  1 drivers
L_000001e6277e8180 .part L_000001e6277e5d40, 0, 1;
L_000001e6277e7960 .part L_000001e6277e5a20, 0, 1;
L_000001e6277e7b40 .part L_000001e6277ebc40, 0, 1;
L_000001e6277e7c80 .part L_000001e6277e5a20, 0, 1;
L_000001e6277e7d20 .part L_000001e6277e5d40, 0, 1;
L_000001e6277e8220 .part L_000001e6277ebce0, 0, 1;
L_000001e6277ea8e0 .part L_000001e6277e5d40, 1, 1;
L_000001e6277eb380 .part L_000001e6277e5a20, 1, 1;
L_000001e6277ea3e0 .part L_000001e6277ebc40, 1, 1;
L_000001e6277ea200 .part L_000001e6277e5a20, 1, 1;
L_000001e6277ea0c0 .part L_000001e6277e5d40, 1, 1;
L_000001e6277ea2a0 .part L_000001e6277ebce0, 1, 1;
L_000001e6277ea700 .part L_000001e6277e5d40, 2, 1;
L_000001e6277e9bc0 .part L_000001e6277e5a20, 2, 1;
L_000001e6277ea340 .part L_000001e6277ebc40, 2, 1;
L_000001e6277eb2e0 .part L_000001e6277e5a20, 2, 1;
L_000001e6277eaf20 .part L_000001e6277e5d40, 2, 1;
L_000001e6277ea5c0 .part L_000001e6277ebce0, 2, 1;
L_000001e6277ea520 .part L_000001e6277e5d40, 3, 1;
L_000001e6277eb740 .part L_000001e6277e5a20, 3, 1;
L_000001e6277ebe20 .part L_000001e6277ebc40, 3, 1;
L_000001e6277e9ee0 .part L_000001e6277e5a20, 3, 1;
L_000001e6277eac00 .part L_000001e6277e5d40, 3, 1;
L_000001e6277eae80 .part L_000001e6277ebce0, 3, 1;
L_000001e6277ea160 .part L_000001e6277e5d40, 4, 1;
L_000001e6277ec000 .part L_000001e6277e5a20, 4, 1;
L_000001e6277eb560 .part L_000001e6277ebc40, 4, 1;
L_000001e6277e9c60 .part L_000001e6277e5a20, 4, 1;
L_000001e6277ebd80 .part L_000001e6277e5d40, 4, 1;
L_000001e6277eafc0 .part L_000001e6277ebce0, 4, 1;
L_000001e6277eb920 .part L_000001e6277e5d40, 5, 1;
L_000001e6277eb6a0 .part L_000001e6277e5a20, 5, 1;
L_000001e6277ea480 .part L_000001e6277ebc40, 5, 1;
L_000001e6277e9b20 .part L_000001e6277e5a20, 5, 1;
L_000001e6277ea980 .part L_000001e6277e5d40, 5, 1;
L_000001e6277ebec0 .part L_000001e6277ebce0, 5, 1;
L_000001e6277eaa20 .part L_000001e6277e5d40, 6, 1;
L_000001e6277eb600 .part L_000001e6277e5a20, 6, 1;
L_000001e6277eb9c0 .part L_000001e6277ebc40, 6, 1;
L_000001e6277ea020 .part L_000001e6277e5a20, 6, 1;
L_000001e6277e9e40 .part L_000001e6277e5d40, 6, 1;
L_000001e6277ebf60 .part L_000001e6277ebce0, 6, 1;
L_000001e6277eb7e0 .part L_000001e6277e5d40, 7, 1;
L_000001e6277ea660 .part L_000001e6277e5a20, 7, 1;
L_000001e6277eb100 .part L_000001e6277ebc40, 7, 1;
L_000001e6277eb420 .part L_000001e6277e5a20, 7, 1;
L_000001e6277ebba0 .part L_000001e6277e5d40, 7, 1;
L_000001e6277ead40 .part L_000001e6277ebce0, 7, 1;
L_000001e6277ea7a0 .part L_000001e6277e5d40, 8, 1;
L_000001e6277ec0a0 .part L_000001e6277e5a20, 8, 1;
L_000001e6277ea840 .part L_000001e6277ebc40, 8, 1;
L_000001e6277eaac0 .part L_000001e6277e5a20, 8, 1;
L_000001e6277eb1a0 .part L_000001e6277e5d40, 8, 1;
L_000001e6277eab60 .part L_000001e6277ebce0, 8, 1;
L_000001e6277eaca0 .part L_000001e6277e5d40, 9, 1;
L_000001e6277eade0 .part L_000001e6277e5a20, 9, 1;
L_000001e6277eb060 .part L_000001e6277ebc40, 9, 1;
LS_000001e6277eb240_0_0 .concat8 [ 1 1 1 1], L_000001e627816eb0, L_000001e627815f60, L_000001e627816660, L_000001e6278182d0;
LS_000001e6277eb240_0_4 .concat8 [ 1 1 1 1], L_000001e627818500, L_000001e627818f10, L_000001e627819a70, L_000001e627819530;
LS_000001e6277eb240_0_8 .concat8 [ 1 1 0 0], L_000001e62782da80, L_000001e62782dee0;
L_000001e6277eb240 .concat8 [ 4 4 2 0], LS_000001e6277eb240_0_0, LS_000001e6277eb240_0_4, LS_000001e6277eb240_0_8;
L_000001e6277eb4c0 .part L_000001e6277e5a20, 9, 1;
L_000001e6277eb880 .part L_000001e6277e5d40, 9, 1;
L_000001e6277eba60 .part L_000001e6277ebce0, 9, 1;
LS_000001e6277ebb00_0_0 .concat8 [ 1 1 1 1], L_000001e6278166d0, L_000001e627816120, L_000001e627818880, L_000001e627818420;
LS_000001e6277ebb00_0_4 .concat8 [ 1 1 1 1], L_000001e6278187a0, L_000001e6278175b0, L_000001e627819370, L_000001e627819840;
LS_000001e6277ebb00_0_8 .concat8 [ 1 1 0 0], L_000001e62782df50, L_000001e62782d620;
L_000001e6277ebb00 .concat8 [ 4 4 2 0], LS_000001e6277ebb00_0_0, LS_000001e6277ebb00_0_4, LS_000001e6277ebb00_0_8;
LS_000001e6277ebc40_0_0 .concat8 [ 1 1 1 1], L_000001e627781590, L_000001e6278165f0, L_000001e627815cc0, L_000001e6278164a0;
LS_000001e6277ebc40_0_4 .concat8 [ 1 1 1 1], L_000001e627818b90, L_000001e627818e30, L_000001e627818110, L_000001e627819ca0;
LS_000001e6277ebc40_0_8 .concat8 [ 1 1 1 0], L_000001e627819d80, L_000001e62782d230, L_000001e62782d310;
L_000001e6277ebc40 .concat8 [ 4 4 3 0], LS_000001e6277ebc40_0_0, LS_000001e6277ebc40_0_4, LS_000001e6277ebc40_0_8;
LS_000001e6277ebce0_0_0 .concat8 [ 1 1 1 1], L_000001e6277815d8, L_000001e627815a20, L_000001e627816350, L_000001e6278177e0;
LS_000001e6277ebce0_0_4 .concat8 [ 1 1 1 1], L_000001e627817e70, L_000001e627818650, L_000001e627818f80, L_000001e627819290;
LS_000001e6277ebce0_0_8 .concat8 [ 1 1 1 0], L_000001e627819610, L_000001e62782d770, L_000001e62782cba0;
L_000001e6277ebce0 .concat8 [ 4 4 3 0], LS_000001e6277ebce0_0_0, LS_000001e6277ebce0_0_4, LS_000001e6277ebce0_0_8;
L_000001e6277e9940 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_000001e6277eb240 (v000001e62772ae70_0) S_000001e62771acc0;
L_000001e6277e99e0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_000001e6277ebb00 (v000001e62772ae70_0) S_000001e62771acc0;
L_000001e6277e9a80 .reduce/nor L_000001e6277e5ac0;
L_000001e6277e9d00 .reduce/nor L_000001e6277e4c60;
L_000001e6277e9da0 .part L_000001e6277ebc40, 10, 1;
L_000001e6277e9f80 .reduce/nor L_000001e6277e5ac0;
L_000001e6277ec320 .part L_000001e6277ebce0, 10, 1;
L_000001e6277eca00 .part L_000001e6277ebc40, 10, 1;
L_000001e6277edcc0 .functor MUXZ 5, L_000001e6277e9940, L_000001e6277e99e0, L_000001e62782d380, C4<>;
L_000001e6277ec8c0 .reduce/nor L_000001e6277e5ac0;
L_000001e6277edb80 .functor MUXZ 10, L_000001e6277eb240, L_000001e6277ebb00, L_000001e6277ec8c0, C4<>;
L_000001e6277ed860 .functor MUXZ 5, L_000001e6277e6420, L_000001e6277ec500, L_000001e62782c580, C4<>;
L_000001e6277ece60 .shift/l 10, L_000001e6277edb80, L_000001e6277edcc0;
L_000001e6277ecf00 .functor MUXZ 10, L_000001e6277edb80, L_000001e6277ece60, L_000001e62782c580, C4<>;
L_000001e6277ed900 .concat [ 5 27 0 0], L_000001e6277edcc0, L_000001e6277816b0;
L_000001e6277ecbe0 .arith/sub 32, L_000001e627781668, L_000001e6277ed900;
L_000001e6277ec780 .shift/r 10, L_000001e6277edb80, L_000001e6277ecbe0;
L_000001e6277ee1c0 .part L_000001e6277ec780, 0, 5;
L_000001e6277ee8a0 .concat [ 5 10 0 0], L_000001e6277ee1c0, L_000001e6277ecf00;
S_000001e62771acc0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001e62771a1d0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001e62771acc0
v000001e62772abf0_0 .var "found", 0 0;
v000001e62772add0_0 .var/i "idx", 31 0;
v000001e62772ae70_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e62772abf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001e62772add0_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001e62772add0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001e62772ae70_0;
    %load/vec4 v000001e62772add0_0;
    %part/s 1;
    %load/vec4 v000001e62772abf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001e62772add0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e62772abf0_0, 0, 1;
T_3.14 ;
    %load/vec4 v000001e62772add0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e62772add0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001e627719b90 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6ee0 .param/l "i" 0 5 168, +C4<00>;
S_000001e6277193c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e627719b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278172a0 .functor NOT 1, L_000001e6277e8180, C4<0>, C4<0>, C4<0>;
L_000001e627816ac0 .functor AND 1, L_000001e6278172a0, L_000001e6277e7960, C4<1>, C4<1>;
L_000001e627816970 .functor NOT 1, L_000001e6277e8180, C4<0>, C4<0>, C4<0>;
L_000001e627816510 .functor AND 1, L_000001e627816970, L_000001e6277e7b40, C4<1>, C4<1>;
L_000001e627815e80 .functor OR 1, L_000001e627816ac0, L_000001e627816510, C4<0>, C4<0>;
L_000001e627815c50 .functor AND 1, L_000001e6277e7960, L_000001e6277e7b40, C4<1>, C4<1>;
L_000001e6278165f0 .functor OR 1, L_000001e627815e80, L_000001e627815c50, C4<0>, C4<0>;
L_000001e6278160b0 .functor XOR 1, L_000001e6277e8180, L_000001e6277e7960, C4<0>, C4<0>;
L_000001e627816eb0 .functor XOR 1, L_000001e6278160b0, L_000001e6277e7b40, C4<0>, C4<0>;
v000001e627728cb0_0 .net "Debe", 0 0, L_000001e6278165f0;  1 drivers
v000001e62772afb0_0 .net "Din", 0 0, L_000001e6277e7b40;  1 drivers
v000001e62772b050_0 .net "Dout", 0 0, L_000001e627816eb0;  1 drivers
v000001e627729f70_0 .net "Ri", 0 0, L_000001e6277e7960;  1 drivers
v000001e6277299d0_0 .net "Si", 0 0, L_000001e6277e8180;  1 drivers
v000001e627728990_0 .net *"_ivl_0", 0 0, L_000001e6278172a0;  1 drivers
v000001e627728a30_0 .net *"_ivl_10", 0 0, L_000001e627815c50;  1 drivers
v000001e62772a150_0 .net *"_ivl_14", 0 0, L_000001e6278160b0;  1 drivers
v000001e627728c10_0 .net *"_ivl_2", 0 0, L_000001e627816ac0;  1 drivers
v000001e627729b10_0 .net *"_ivl_4", 0 0, L_000001e627816970;  1 drivers
v000001e6277291b0_0 .net *"_ivl_6", 0 0, L_000001e627816510;  1 drivers
v000001e627728d50_0 .net *"_ivl_8", 0 0, L_000001e627815e80;  1 drivers
S_000001e62771ae50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e627719b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627817310 .functor NOT 1, L_000001e6277e7c80, C4<0>, C4<0>, C4<0>;
L_000001e627815940 .functor AND 1, L_000001e627817310, L_000001e6277e7d20, C4<1>, C4<1>;
L_000001e627816dd0 .functor NOT 1, L_000001e6277e7c80, C4<0>, C4<0>, C4<0>;
L_000001e6278174d0 .functor AND 1, L_000001e627816dd0, L_000001e6277e8220, C4<1>, C4<1>;
L_000001e627816cf0 .functor OR 1, L_000001e627815940, L_000001e6278174d0, C4<0>, C4<0>;
L_000001e627816f20 .functor AND 1, L_000001e6277e7d20, L_000001e6277e8220, C4<1>, C4<1>;
L_000001e627815a20 .functor OR 1, L_000001e627816cf0, L_000001e627816f20, C4<0>, C4<0>;
L_000001e627815b00 .functor XOR 1, L_000001e6277e7c80, L_000001e6277e7d20, C4<0>, C4<0>;
L_000001e6278166d0 .functor XOR 1, L_000001e627815b00, L_000001e6277e8220, C4<0>, C4<0>;
v000001e62772a290_0 .net "Debe", 0 0, L_000001e627815a20;  1 drivers
v000001e627728e90_0 .net "Din", 0 0, L_000001e6277e8220;  1 drivers
v000001e627729110_0 .net "Dout", 0 0, L_000001e6278166d0;  1 drivers
v000001e627729bb0_0 .net "Ri", 0 0, L_000001e6277e7d20;  1 drivers
v000001e6277292f0_0 .net "Si", 0 0, L_000001e6277e7c80;  1 drivers
v000001e627729c50_0 .net *"_ivl_0", 0 0, L_000001e627817310;  1 drivers
v000001e627729cf0_0 .net *"_ivl_10", 0 0, L_000001e627816f20;  1 drivers
v000001e627729e30_0 .net *"_ivl_14", 0 0, L_000001e627815b00;  1 drivers
v000001e62772bd70_0 .net *"_ivl_2", 0 0, L_000001e627815940;  1 drivers
v000001e62772b190_0 .net *"_ivl_4", 0 0, L_000001e627816dd0;  1 drivers
v000001e62772ba50_0 .net *"_ivl_6", 0 0, L_000001e6278174d0;  1 drivers
v000001e62772b230_0 .net *"_ivl_8", 0 0, L_000001e627816cf0;  1 drivers
S_000001e6277190a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6660 .param/l "i" 0 5 168, +C4<01>;
S_000001e627719230 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6277190a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627817000 .functor NOT 1, L_000001e6277ea8e0, C4<0>, C4<0>, C4<0>;
L_000001e627815be0 .functor AND 1, L_000001e627817000, L_000001e6277eb380, C4<1>, C4<1>;
L_000001e627816d60 .functor NOT 1, L_000001e6277ea8e0, C4<0>, C4<0>, C4<0>;
L_000001e627816f90 .functor AND 1, L_000001e627816d60, L_000001e6277ea3e0, C4<1>, C4<1>;
L_000001e6278169e0 .functor OR 1, L_000001e627815be0, L_000001e627816f90, C4<0>, C4<0>;
L_000001e627816a50 .functor AND 1, L_000001e6277eb380, L_000001e6277ea3e0, C4<1>, C4<1>;
L_000001e627815cc0 .functor OR 1, L_000001e6278169e0, L_000001e627816a50, C4<0>, C4<0>;
L_000001e627817070 .functor XOR 1, L_000001e6277ea8e0, L_000001e6277eb380, C4<0>, C4<0>;
L_000001e627815f60 .functor XOR 1, L_000001e627817070, L_000001e6277ea3e0, C4<0>, C4<0>;
v000001e62772b870_0 .net "Debe", 0 0, L_000001e627815cc0;  1 drivers
v000001e62772b7d0_0 .net "Din", 0 0, L_000001e6277ea3e0;  1 drivers
v000001e62772baf0_0 .net "Dout", 0 0, L_000001e627815f60;  1 drivers
v000001e62772b690_0 .net "Ri", 0 0, L_000001e6277eb380;  1 drivers
v000001e62772b910_0 .net "Si", 0 0, L_000001e6277ea8e0;  1 drivers
v000001e62772bf50_0 .net *"_ivl_0", 0 0, L_000001e627817000;  1 drivers
v000001e62772b9b0_0 .net *"_ivl_10", 0 0, L_000001e627816a50;  1 drivers
v000001e62772bb90_0 .net *"_ivl_14", 0 0, L_000001e627817070;  1 drivers
v000001e62772b2d0_0 .net *"_ivl_2", 0 0, L_000001e627815be0;  1 drivers
v000001e62772bc30_0 .net *"_ivl_4", 0 0, L_000001e627816d60;  1 drivers
v000001e62772b4b0_0 .net *"_ivl_6", 0 0, L_000001e627816f90;  1 drivers
v000001e62772b370_0 .net *"_ivl_8", 0 0, L_000001e6278169e0;  1 drivers
S_000001e627719eb0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6277190a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278162e0 .functor NOT 1, L_000001e6277ea200, C4<0>, C4<0>, C4<0>;
L_000001e6278170e0 .functor AND 1, L_000001e6278162e0, L_000001e6277ea0c0, C4<1>, C4<1>;
L_000001e627815e10 .functor NOT 1, L_000001e6277ea200, C4<0>, C4<0>, C4<0>;
L_000001e627817150 .functor AND 1, L_000001e627815e10, L_000001e6277ea2a0, C4<1>, C4<1>;
L_000001e6278171c0 .functor OR 1, L_000001e6278170e0, L_000001e627817150, C4<0>, C4<0>;
L_000001e627816040 .functor AND 1, L_000001e6277ea0c0, L_000001e6277ea2a0, C4<1>, C4<1>;
L_000001e627816350 .functor OR 1, L_000001e6278171c0, L_000001e627816040, C4<0>, C4<0>;
L_000001e6278173f0 .functor XOR 1, L_000001e6277ea200, L_000001e6277ea0c0, C4<0>, C4<0>;
L_000001e627816120 .functor XOR 1, L_000001e6278173f0, L_000001e6277ea2a0, C4<0>, C4<0>;
v000001e62772bcd0_0 .net "Debe", 0 0, L_000001e627816350;  1 drivers
v000001e62772be10_0 .net "Din", 0 0, L_000001e6277ea2a0;  1 drivers
v000001e62772b0f0_0 .net "Dout", 0 0, L_000001e627816120;  1 drivers
v000001e62772beb0_0 .net "Ri", 0 0, L_000001e6277ea0c0;  1 drivers
v000001e62772b410_0 .net "Si", 0 0, L_000001e6277ea200;  1 drivers
v000001e62772b550_0 .net *"_ivl_0", 0 0, L_000001e6278162e0;  1 drivers
v000001e62772b5f0_0 .net *"_ivl_10", 0 0, L_000001e627816040;  1 drivers
v000001e62772b730_0 .net *"_ivl_14", 0 0, L_000001e6278173f0;  1 drivers
v000001e62771de50_0 .net *"_ivl_2", 0 0, L_000001e6278170e0;  1 drivers
v000001e62771c550_0 .net *"_ivl_4", 0 0, L_000001e627815e10;  1 drivers
v000001e62771c370_0 .net *"_ivl_6", 0 0, L_000001e627817150;  1 drivers
v000001e62771c4b0_0 .net *"_ivl_8", 0 0, L_000001e6278171c0;  1 drivers
S_000001e62771a040 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6fa0 .param/l "i" 0 5 168, +C4<010>;
S_000001e62772c8a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62771a040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627815ef0 .functor NOT 1, L_000001e6277ea700, C4<0>, C4<0>, C4<0>;
L_000001e627817460 .functor AND 1, L_000001e627815ef0, L_000001e6277e9bc0, C4<1>, C4<1>;
L_000001e6278159b0 .functor NOT 1, L_000001e6277ea700, C4<0>, C4<0>, C4<0>;
L_000001e627815d30 .functor AND 1, L_000001e6278159b0, L_000001e6277ea340, C4<1>, C4<1>;
L_000001e627815da0 .functor OR 1, L_000001e627817460, L_000001e627815d30, C4<0>, C4<0>;
L_000001e627816270 .functor AND 1, L_000001e6277e9bc0, L_000001e6277ea340, C4<1>, C4<1>;
L_000001e6278164a0 .functor OR 1, L_000001e627815da0, L_000001e627816270, C4<0>, C4<0>;
L_000001e627816580 .functor XOR 1, L_000001e6277ea700, L_000001e6277e9bc0, C4<0>, C4<0>;
L_000001e627816660 .functor XOR 1, L_000001e627816580, L_000001e6277ea340, C4<0>, C4<0>;
v000001e62771d630_0 .net "Debe", 0 0, L_000001e6278164a0;  1 drivers
v000001e62771e0d0_0 .net "Din", 0 0, L_000001e6277ea340;  1 drivers
v000001e62771d9f0_0 .net "Dout", 0 0, L_000001e627816660;  1 drivers
v000001e62771e530_0 .net "Ri", 0 0, L_000001e6277e9bc0;  1 drivers
v000001e62771e7b0_0 .net "Si", 0 0, L_000001e6277ea700;  1 drivers
v000001e62771ca50_0 .net *"_ivl_0", 0 0, L_000001e627815ef0;  1 drivers
v000001e62771c7d0_0 .net *"_ivl_10", 0 0, L_000001e627816270;  1 drivers
v000001e62771c410_0 .net *"_ivl_14", 0 0, L_000001e627816580;  1 drivers
v000001e62771c5f0_0 .net *"_ivl_2", 0 0, L_000001e627817460;  1 drivers
v000001e62771ceb0_0 .net *"_ivl_4", 0 0, L_000001e6278159b0;  1 drivers
v000001e62771c690_0 .net *"_ivl_6", 0 0, L_000001e627815d30;  1 drivers
v000001e62771d130_0 .net *"_ivl_8", 0 0, L_000001e627815da0;  1 drivers
S_000001e62772d390 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62771a040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627818730 .functor NOT 1, L_000001e6277eb2e0, C4<0>, C4<0>, C4<0>;
L_000001e627818340 .functor AND 1, L_000001e627818730, L_000001e6277eaf20, C4<1>, C4<1>;
L_000001e627818c70 .functor NOT 1, L_000001e6277eb2e0, C4<0>, C4<0>, C4<0>;
L_000001e627817ee0 .functor AND 1, L_000001e627818c70, L_000001e6277ea5c0, C4<1>, C4<1>;
L_000001e627819060 .functor OR 1, L_000001e627818340, L_000001e627817ee0, C4<0>, C4<0>;
L_000001e627818490 .functor AND 1, L_000001e6277eaf20, L_000001e6277ea5c0, C4<1>, C4<1>;
L_000001e6278177e0 .functor OR 1, L_000001e627819060, L_000001e627818490, C4<0>, C4<0>;
L_000001e627818ff0 .functor XOR 1, L_000001e6277eb2e0, L_000001e6277eaf20, C4<0>, C4<0>;
L_000001e627818880 .functor XOR 1, L_000001e627818ff0, L_000001e6277ea5c0, C4<0>, C4<0>;
v000001e62771c190_0 .net "Debe", 0 0, L_000001e6278177e0;  1 drivers
v000001e62771dc70_0 .net "Din", 0 0, L_000001e6277ea5c0;  1 drivers
v000001e62771e5d0_0 .net "Dout", 0 0, L_000001e627818880;  1 drivers
v000001e62771def0_0 .net "Ri", 0 0, L_000001e6277eaf20;  1 drivers
v000001e62771dbd0_0 .net "Si", 0 0, L_000001e6277eb2e0;  1 drivers
v000001e62771caf0_0 .net *"_ivl_0", 0 0, L_000001e627818730;  1 drivers
v000001e62771d270_0 .net *"_ivl_10", 0 0, L_000001e627818490;  1 drivers
v000001e62771df90_0 .net *"_ivl_14", 0 0, L_000001e627818ff0;  1 drivers
v000001e62771cc30_0 .net *"_ivl_2", 0 0, L_000001e627818340;  1 drivers
v000001e62771c730_0 .net *"_ivl_4", 0 0, L_000001e627818c70;  1 drivers
v000001e62771c870_0 .net *"_ivl_6", 0 0, L_000001e627817ee0;  1 drivers
v000001e62771cb90_0 .net *"_ivl_8", 0 0, L_000001e627819060;  1 drivers
S_000001e62772d070 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6d20 .param/l "i" 0 5 168, +C4<011>;
S_000001e62772d520 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62772d070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278183b0 .functor NOT 1, L_000001e6277ea520, C4<0>, C4<0>, C4<0>;
L_000001e627817770 .functor AND 1, L_000001e6278183b0, L_000001e6277eb740, C4<1>, C4<1>;
L_000001e627817b60 .functor NOT 1, L_000001e6277ea520, C4<0>, C4<0>, C4<0>;
L_000001e627817930 .functor AND 1, L_000001e627817b60, L_000001e6277ebe20, C4<1>, C4<1>;
L_000001e627817850 .functor OR 1, L_000001e627817770, L_000001e627817930, C4<0>, C4<0>;
L_000001e627817a80 .functor AND 1, L_000001e6277eb740, L_000001e6277ebe20, C4<1>, C4<1>;
L_000001e627818b90 .functor OR 1, L_000001e627817850, L_000001e627817a80, C4<0>, C4<0>;
L_000001e627818d50 .functor XOR 1, L_000001e6277ea520, L_000001e6277eb740, C4<0>, C4<0>;
L_000001e6278182d0 .functor XOR 1, L_000001e627818d50, L_000001e6277ebe20, C4<0>, C4<0>;
v000001e62771d590_0 .net "Debe", 0 0, L_000001e627818b90;  1 drivers
v000001e62771e850_0 .net "Din", 0 0, L_000001e6277ebe20;  1 drivers
v000001e62771d4f0_0 .net "Dout", 0 0, L_000001e6278182d0;  1 drivers
v000001e62771d6d0_0 .net "Ri", 0 0, L_000001e6277eb740;  1 drivers
v000001e62771c910_0 .net "Si", 0 0, L_000001e6277ea520;  1 drivers
v000001e62771dd10_0 .net *"_ivl_0", 0 0, L_000001e6278183b0;  1 drivers
v000001e62771c9b0_0 .net *"_ivl_10", 0 0, L_000001e627817a80;  1 drivers
v000001e62771e030_0 .net *"_ivl_14", 0 0, L_000001e627818d50;  1 drivers
v000001e62771d310_0 .net *"_ivl_2", 0 0, L_000001e627817770;  1 drivers
v000001e62771da90_0 .net *"_ivl_4", 0 0, L_000001e627817b60;  1 drivers
v000001e62771db30_0 .net *"_ivl_6", 0 0, L_000001e627817930;  1 drivers
v000001e62771e170_0 .net *"_ivl_8", 0 0, L_000001e627817850;  1 drivers
S_000001e62772de80 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62772d070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627817a10 .functor NOT 1, L_000001e6277e9ee0, C4<0>, C4<0>, C4<0>;
L_000001e627817bd0 .functor AND 1, L_000001e627817a10, L_000001e6277eac00, C4<1>, C4<1>;
L_000001e6278178c0 .functor NOT 1, L_000001e6277e9ee0, C4<0>, C4<0>, C4<0>;
L_000001e627818dc0 .functor AND 1, L_000001e6278178c0, L_000001e6277eae80, C4<1>, C4<1>;
L_000001e627817e00 .functor OR 1, L_000001e627817bd0, L_000001e627818dc0, C4<0>, C4<0>;
L_000001e6278179a0 .functor AND 1, L_000001e6277eac00, L_000001e6277eae80, C4<1>, C4<1>;
L_000001e627817e70 .functor OR 1, L_000001e627817e00, L_000001e6278179a0, C4<0>, C4<0>;
L_000001e6278189d0 .functor XOR 1, L_000001e6277e9ee0, L_000001e6277eac00, C4<0>, C4<0>;
L_000001e627818420 .functor XOR 1, L_000001e6278189d0, L_000001e6277eae80, C4<0>, C4<0>;
v000001e62771d8b0_0 .net "Debe", 0 0, L_000001e627817e70;  1 drivers
v000001e62771d770_0 .net "Din", 0 0, L_000001e6277eae80;  1 drivers
v000001e62771c0f0_0 .net "Dout", 0 0, L_000001e627818420;  1 drivers
v000001e62771ddb0_0 .net "Ri", 0 0, L_000001e6277eac00;  1 drivers
v000001e62771ccd0_0 .net "Si", 0 0, L_000001e6277e9ee0;  1 drivers
v000001e62771e210_0 .net *"_ivl_0", 0 0, L_000001e627817a10;  1 drivers
v000001e62771e2b0_0 .net *"_ivl_10", 0 0, L_000001e6278179a0;  1 drivers
v000001e62771e350_0 .net *"_ivl_14", 0 0, L_000001e6278189d0;  1 drivers
v000001e62771ce10_0 .net *"_ivl_2", 0 0, L_000001e627817bd0;  1 drivers
v000001e62771cf50_0 .net *"_ivl_4", 0 0, L_000001e6278178c0;  1 drivers
v000001e62771d1d0_0 .net *"_ivl_6", 0 0, L_000001e627818dc0;  1 drivers
v000001e62771c2d0_0 .net *"_ivl_8", 0 0, L_000001e627817e00;  1 drivers
S_000001e62772d9d0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6a20 .param/l "i" 0 5 168, +C4<0100>;
S_000001e62772db60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62772d9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278188f0 .functor NOT 1, L_000001e6277ea160, C4<0>, C4<0>, C4<0>;
L_000001e627817690 .functor AND 1, L_000001e6278188f0, L_000001e6277ec000, C4<1>, C4<1>;
L_000001e627817c40 .functor NOT 1, L_000001e6277ea160, C4<0>, C4<0>, C4<0>;
L_000001e627818030 .functor AND 1, L_000001e627817c40, L_000001e6277eb560, C4<1>, C4<1>;
L_000001e6278186c0 .functor OR 1, L_000001e627817690, L_000001e627818030, C4<0>, C4<0>;
L_000001e627818570 .functor AND 1, L_000001e6277ec000, L_000001e6277eb560, C4<1>, C4<1>;
L_000001e627818e30 .functor OR 1, L_000001e6278186c0, L_000001e627818570, C4<0>, C4<0>;
L_000001e627818c00 .functor XOR 1, L_000001e6277ea160, L_000001e6277ec000, C4<0>, C4<0>;
L_000001e627818500 .functor XOR 1, L_000001e627818c00, L_000001e6277eb560, C4<0>, C4<0>;
v000001e62771cd70_0 .net "Debe", 0 0, L_000001e627818e30;  1 drivers
v000001e62771d810_0 .net "Din", 0 0, L_000001e6277eb560;  1 drivers
v000001e62771cff0_0 .net "Dout", 0 0, L_000001e627818500;  1 drivers
v000001e62771e3f0_0 .net "Ri", 0 0, L_000001e6277ec000;  1 drivers
v000001e62771c230_0 .net "Si", 0 0, L_000001e6277ea160;  1 drivers
v000001e62771d090_0 .net *"_ivl_0", 0 0, L_000001e6278188f0;  1 drivers
v000001e62771d3b0_0 .net *"_ivl_10", 0 0, L_000001e627818570;  1 drivers
v000001e62771d450_0 .net *"_ivl_14", 0 0, L_000001e627818c00;  1 drivers
v000001e62771d950_0 .net *"_ivl_2", 0 0, L_000001e627817690;  1 drivers
v000001e62771e490_0 .net *"_ivl_4", 0 0, L_000001e627817c40;  1 drivers
v000001e62771e670_0 .net *"_ivl_6", 0 0, L_000001e627818030;  1 drivers
v000001e62771e710_0 .net *"_ivl_8", 0 0, L_000001e6278186c0;  1 drivers
S_000001e62772c3f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62772d9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627817f50 .functor NOT 1, L_000001e6277e9c60, C4<0>, C4<0>, C4<0>;
L_000001e627817700 .functor AND 1, L_000001e627817f50, L_000001e6277ebd80, C4<1>, C4<1>;
L_000001e6278185e0 .functor NOT 1, L_000001e6277e9c60, C4<0>, C4<0>, C4<0>;
L_000001e627818a40 .functor AND 1, L_000001e6278185e0, L_000001e6277eafc0, C4<1>, C4<1>;
L_000001e627817cb0 .functor OR 1, L_000001e627817700, L_000001e627818a40, C4<0>, C4<0>;
L_000001e627818960 .functor AND 1, L_000001e6277ebd80, L_000001e6277eafc0, C4<1>, C4<1>;
L_000001e627818650 .functor OR 1, L_000001e627817cb0, L_000001e627818960, C4<0>, C4<0>;
L_000001e627817d20 .functor XOR 1, L_000001e6277e9c60, L_000001e6277ebd80, C4<0>, C4<0>;
L_000001e6278187a0 .functor XOR 1, L_000001e627817d20, L_000001e6277eafc0, C4<0>, C4<0>;
v000001e62771f1b0_0 .net "Debe", 0 0, L_000001e627818650;  1 drivers
v000001e62771fed0_0 .net "Din", 0 0, L_000001e6277eafc0;  1 drivers
v000001e62771f6b0_0 .net "Dout", 0 0, L_000001e6278187a0;  1 drivers
v000001e627721050_0 .net "Ri", 0 0, L_000001e6277ebd80;  1 drivers
v000001e627720d30_0 .net "Si", 0 0, L_000001e6277e9c60;  1 drivers
v000001e62771ea30_0 .net *"_ivl_0", 0 0, L_000001e627817f50;  1 drivers
v000001e62771edf0_0 .net *"_ivl_10", 0 0, L_000001e627818960;  1 drivers
v000001e62771f430_0 .net *"_ivl_14", 0 0, L_000001e627817d20;  1 drivers
v000001e62771fbb0_0 .net *"_ivl_2", 0 0, L_000001e627817700;  1 drivers
v000001e627720790_0 .net *"_ivl_4", 0 0, L_000001e6278185e0;  1 drivers
v000001e62771eb70_0 .net *"_ivl_6", 0 0, L_000001e627818a40;  1 drivers
v000001e627720650_0 .net *"_ivl_8", 0 0, L_000001e627817cb0;  1 drivers
S_000001e62772dcf0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6fe0 .param/l "i" 0 5 168, +C4<0101>;
S_000001e62772c710 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62772dcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627817d90 .functor NOT 1, L_000001e6277eb920, C4<0>, C4<0>, C4<0>;
L_000001e627817af0 .functor AND 1, L_000001e627817d90, L_000001e6277eb6a0, C4<1>, C4<1>;
L_000001e627817fc0 .functor NOT 1, L_000001e6277eb920, C4<0>, C4<0>, C4<0>;
L_000001e627818810 .functor AND 1, L_000001e627817fc0, L_000001e6277ea480, C4<1>, C4<1>;
L_000001e6278180a0 .functor OR 1, L_000001e627817af0, L_000001e627818810, C4<0>, C4<0>;
L_000001e627818ea0 .functor AND 1, L_000001e6277eb6a0, L_000001e6277ea480, C4<1>, C4<1>;
L_000001e627818110 .functor OR 1, L_000001e6278180a0, L_000001e627818ea0, C4<0>, C4<0>;
L_000001e627818ab0 .functor XOR 1, L_000001e6277eb920, L_000001e6277eb6a0, C4<0>, C4<0>;
L_000001e627818f10 .functor XOR 1, L_000001e627818ab0, L_000001e6277ea480, C4<0>, C4<0>;
v000001e6277203d0_0 .net "Debe", 0 0, L_000001e627818110;  1 drivers
v000001e6277200b0_0 .net "Din", 0 0, L_000001e6277ea480;  1 drivers
v000001e627720c90_0 .net "Dout", 0 0, L_000001e627818f10;  1 drivers
v000001e62771f4d0_0 .net "Ri", 0 0, L_000001e6277eb6a0;  1 drivers
v000001e62771fa70_0 .net "Si", 0 0, L_000001e6277eb920;  1 drivers
v000001e62771ed50_0 .net *"_ivl_0", 0 0, L_000001e627817d90;  1 drivers
v000001e627720330_0 .net *"_ivl_10", 0 0, L_000001e627818ea0;  1 drivers
v000001e62771fc50_0 .net *"_ivl_14", 0 0, L_000001e627818ab0;  1 drivers
v000001e62771f250_0 .net *"_ivl_2", 0 0, L_000001e627817af0;  1 drivers
v000001e62771f2f0_0 .net *"_ivl_4", 0 0, L_000001e627817fc0;  1 drivers
v000001e62771fb10_0 .net *"_ivl_6", 0 0, L_000001e627818810;  1 drivers
v000001e6277206f0_0 .net *"_ivl_8", 0 0, L_000001e6278180a0;  1 drivers
S_000001e62772d840 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62772dcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627818180 .functor NOT 1, L_000001e6277e9b20, C4<0>, C4<0>, C4<0>;
L_000001e627817540 .functor AND 1, L_000001e627818180, L_000001e6277ea980, C4<1>, C4<1>;
L_000001e6278181f0 .functor NOT 1, L_000001e6277e9b20, C4<0>, C4<0>, C4<0>;
L_000001e627818b20 .functor AND 1, L_000001e6278181f0, L_000001e6277ebec0, C4<1>, C4<1>;
L_000001e627818260 .functor OR 1, L_000001e627817540, L_000001e627818b20, C4<0>, C4<0>;
L_000001e627818ce0 .functor AND 1, L_000001e6277ea980, L_000001e6277ebec0, C4<1>, C4<1>;
L_000001e627818f80 .functor OR 1, L_000001e627818260, L_000001e627818ce0, C4<0>, C4<0>;
L_000001e6278190d0 .functor XOR 1, L_000001e6277e9b20, L_000001e6277ea980, C4<0>, C4<0>;
L_000001e6278175b0 .functor XOR 1, L_000001e6278190d0, L_000001e6277ebec0, C4<0>, C4<0>;
v000001e627720290_0 .net "Debe", 0 0, L_000001e627818f80;  1 drivers
v000001e6277208d0_0 .net "Din", 0 0, L_000001e6277ebec0;  1 drivers
v000001e6277205b0_0 .net "Dout", 0 0, L_000001e6278175b0;  1 drivers
v000001e627720470_0 .net "Ri", 0 0, L_000001e6277ea980;  1 drivers
v000001e62771f9d0_0 .net "Si", 0 0, L_000001e6277e9b20;  1 drivers
v000001e62771efd0_0 .net *"_ivl_0", 0 0, L_000001e627818180;  1 drivers
v000001e627720ab0_0 .net *"_ivl_10", 0 0, L_000001e627818ce0;  1 drivers
v000001e627720830_0 .net *"_ivl_14", 0 0, L_000001e6278190d0;  1 drivers
v000001e62771ead0_0 .net *"_ivl_2", 0 0, L_000001e627817540;  1 drivers
v000001e62771fcf0_0 .net *"_ivl_4", 0 0, L_000001e6278181f0;  1 drivers
v000001e62771ff70_0 .net *"_ivl_6", 0 0, L_000001e627818b20;  1 drivers
v000001e62771ec10_0 .net *"_ivl_8", 0 0, L_000001e627818260;  1 drivers
S_000001e62772c0d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d7120 .param/l "i" 0 5 168, +C4<0110>;
S_000001e62772ca30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62772c0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627817620 .functor NOT 1, L_000001e6277eaa20, C4<0>, C4<0>, C4<0>;
L_000001e627819a00 .functor AND 1, L_000001e627817620, L_000001e6277eb600, C4<1>, C4<1>;
L_000001e627819bc0 .functor NOT 1, L_000001e6277eaa20, C4<0>, C4<0>, C4<0>;
L_000001e627819680 .functor AND 1, L_000001e627819bc0, L_000001e6277eb9c0, C4<1>, C4<1>;
L_000001e627819c30 .functor OR 1, L_000001e627819a00, L_000001e627819680, C4<0>, C4<0>;
L_000001e627819990 .functor AND 1, L_000001e6277eb600, L_000001e6277eb9c0, C4<1>, C4<1>;
L_000001e627819ca0 .functor OR 1, L_000001e627819c30, L_000001e627819990, C4<0>, C4<0>;
L_000001e627819e60 .functor XOR 1, L_000001e6277eaa20, L_000001e6277eb600, C4<0>, C4<0>;
L_000001e627819a70 .functor XOR 1, L_000001e627819e60, L_000001e6277eb9c0, C4<0>, C4<0>;
v000001e627720970_0 .net "Debe", 0 0, L_000001e627819ca0;  1 drivers
v000001e62771fe30_0 .net "Din", 0 0, L_000001e6277eb9c0;  1 drivers
v000001e627720a10_0 .net "Dout", 0 0, L_000001e627819a70;  1 drivers
v000001e627720f10_0 .net "Ri", 0 0, L_000001e6277eb600;  1 drivers
v000001e62771ee90_0 .net "Si", 0 0, L_000001e6277eaa20;  1 drivers
v000001e627720150_0 .net *"_ivl_0", 0 0, L_000001e627817620;  1 drivers
v000001e627720010_0 .net *"_ivl_10", 0 0, L_000001e627819990;  1 drivers
v000001e62771e8f0_0 .net *"_ivl_14", 0 0, L_000001e627819e60;  1 drivers
v000001e627720b50_0 .net *"_ivl_2", 0 0, L_000001e627819a00;  1 drivers
v000001e62771f070_0 .net *"_ivl_4", 0 0, L_000001e627819bc0;  1 drivers
v000001e62771ef30_0 .net *"_ivl_6", 0 0, L_000001e627819680;  1 drivers
v000001e62771ecb0_0 .net *"_ivl_8", 0 0, L_000001e627819c30;  1 drivers
S_000001e62772c260 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62772c0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627819760 .functor NOT 1, L_000001e6277ea020, C4<0>, C4<0>, C4<0>;
L_000001e6278191b0 .functor AND 1, L_000001e627819760, L_000001e6277e9e40, C4<1>, C4<1>;
L_000001e627819220 .functor NOT 1, L_000001e6277ea020, C4<0>, C4<0>, C4<0>;
L_000001e627819d10 .functor AND 1, L_000001e627819220, L_000001e6277ebf60, C4<1>, C4<1>;
L_000001e627819ed0 .functor OR 1, L_000001e6278191b0, L_000001e627819d10, C4<0>, C4<0>;
L_000001e6278194c0 .functor AND 1, L_000001e6277e9e40, L_000001e6277ebf60, C4<1>, C4<1>;
L_000001e627819290 .functor OR 1, L_000001e627819ed0, L_000001e6278194c0, C4<0>, C4<0>;
L_000001e627819ae0 .functor XOR 1, L_000001e6277ea020, L_000001e6277e9e40, C4<0>, C4<0>;
L_000001e627819370 .functor XOR 1, L_000001e627819ae0, L_000001e6277ebf60, C4<0>, C4<0>;
v000001e62771f110_0 .net "Debe", 0 0, L_000001e627819290;  1 drivers
v000001e62771fd90_0 .net "Din", 0 0, L_000001e6277ebf60;  1 drivers
v000001e62771f570_0 .net "Dout", 0 0, L_000001e627819370;  1 drivers
v000001e627720bf0_0 .net "Ri", 0 0, L_000001e6277e9e40;  1 drivers
v000001e6277201f0_0 .net "Si", 0 0, L_000001e6277ea020;  1 drivers
v000001e627720dd0_0 .net *"_ivl_0", 0 0, L_000001e627819760;  1 drivers
v000001e627720510_0 .net *"_ivl_10", 0 0, L_000001e6278194c0;  1 drivers
v000001e627720e70_0 .net *"_ivl_14", 0 0, L_000001e627819ae0;  1 drivers
v000001e627720fb0_0 .net *"_ivl_2", 0 0, L_000001e6278191b0;  1 drivers
v000001e62771f390_0 .net *"_ivl_4", 0 0, L_000001e627819220;  1 drivers
v000001e62771e990_0 .net *"_ivl_6", 0 0, L_000001e627819d10;  1 drivers
v000001e62771f610_0 .net *"_ivl_8", 0 0, L_000001e627819ed0;  1 drivers
S_000001e62772cee0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6720 .param/l "i" 0 5 168, +C4<0111>;
S_000001e62772cbc0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62772cee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278198b0 .functor NOT 1, L_000001e6277eb7e0, C4<0>, C4<0>, C4<0>;
L_000001e627819920 .functor AND 1, L_000001e6278198b0, L_000001e6277ea660, C4<1>, C4<1>;
L_000001e627819300 .functor NOT 1, L_000001e6277eb7e0, C4<0>, C4<0>, C4<0>;
L_000001e627819450 .functor AND 1, L_000001e627819300, L_000001e6277eb100, C4<1>, C4<1>;
L_000001e6278196f0 .functor OR 1, L_000001e627819920, L_000001e627819450, C4<0>, C4<0>;
L_000001e627819f40 .functor AND 1, L_000001e6277ea660, L_000001e6277eb100, C4<1>, C4<1>;
L_000001e627819d80 .functor OR 1, L_000001e6278196f0, L_000001e627819f40, C4<0>, C4<0>;
L_000001e6278193e0 .functor XOR 1, L_000001e6277eb7e0, L_000001e6277ea660, C4<0>, C4<0>;
L_000001e627819530 .functor XOR 1, L_000001e6278193e0, L_000001e6277eb100, C4<0>, C4<0>;
v000001e62771f750_0 .net "Debe", 0 0, L_000001e627819d80;  1 drivers
v000001e62771f7f0_0 .net "Din", 0 0, L_000001e6277eb100;  1 drivers
v000001e62771f890_0 .net "Dout", 0 0, L_000001e627819530;  1 drivers
v000001e62771f930_0 .net "Ri", 0 0, L_000001e6277ea660;  1 drivers
v000001e627723710_0 .net "Si", 0 0, L_000001e6277eb7e0;  1 drivers
v000001e627722b30_0 .net *"_ivl_0", 0 0, L_000001e6278198b0;  1 drivers
v000001e6277226d0_0 .net *"_ivl_10", 0 0, L_000001e627819f40;  1 drivers
v000001e627721ff0_0 .net *"_ivl_14", 0 0, L_000001e6278193e0;  1 drivers
v000001e627722090_0 .net *"_ivl_2", 0 0, L_000001e627819920;  1 drivers
v000001e627721230_0 .net *"_ivl_4", 0 0, L_000001e627819300;  1 drivers
v000001e6277215f0_0 .net *"_ivl_6", 0 0, L_000001e627819450;  1 drivers
v000001e627721c30_0 .net *"_ivl_8", 0 0, L_000001e6278196f0;  1 drivers
S_000001e62772c580 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62772cee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627819b50 .functor NOT 1, L_000001e6277eb420, C4<0>, C4<0>, C4<0>;
L_000001e6278195a0 .functor AND 1, L_000001e627819b50, L_000001e6277ebba0, C4<1>, C4<1>;
L_000001e627819df0 .functor NOT 1, L_000001e6277eb420, C4<0>, C4<0>, C4<0>;
L_000001e62781a020 .functor AND 1, L_000001e627819df0, L_000001e6277ead40, C4<1>, C4<1>;
L_000001e627819fb0 .functor OR 1, L_000001e6278195a0, L_000001e62781a020, C4<0>, C4<0>;
L_000001e627819140 .functor AND 1, L_000001e6277ebba0, L_000001e6277ead40, C4<1>, C4<1>;
L_000001e627819610 .functor OR 1, L_000001e627819fb0, L_000001e627819140, C4<0>, C4<0>;
L_000001e6278197d0 .functor XOR 1, L_000001e6277eb420, L_000001e6277ebba0, C4<0>, C4<0>;
L_000001e627819840 .functor XOR 1, L_000001e6278197d0, L_000001e6277ead40, C4<0>, C4<0>;
v000001e6277217d0_0 .net "Debe", 0 0, L_000001e627819610;  1 drivers
v000001e627721410_0 .net "Din", 0 0, L_000001e6277ead40;  1 drivers
v000001e6277214b0_0 .net "Dout", 0 0, L_000001e627819840;  1 drivers
v000001e627722810_0 .net "Ri", 0 0, L_000001e6277ebba0;  1 drivers
v000001e6277228b0_0 .net "Si", 0 0, L_000001e6277eb420;  1 drivers
v000001e627721d70_0 .net *"_ivl_0", 0 0, L_000001e627819b50;  1 drivers
v000001e627722f90_0 .net *"_ivl_10", 0 0, L_000001e627819140;  1 drivers
v000001e627722770_0 .net *"_ivl_14", 0 0, L_000001e6278197d0;  1 drivers
v000001e6277232b0_0 .net *"_ivl_2", 0 0, L_000001e6278195a0;  1 drivers
v000001e627723030_0 .net *"_ivl_4", 0 0, L_000001e627819df0;  1 drivers
v000001e627721690_0 .net *"_ivl_6", 0 0, L_000001e62781a020;  1 drivers
v000001e627721730_0 .net *"_ivl_8", 0 0, L_000001e627819fb0;  1 drivers
S_000001e62772cd50 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d67a0 .param/l "i" 0 5 168, +C4<01000>;
S_000001e62772d200 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e62772cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278163c0 .functor NOT 1, L_000001e6277ea7a0, C4<0>, C4<0>, C4<0>;
L_000001e62782c5f0 .functor AND 1, L_000001e6278163c0, L_000001e6277ec0a0, C4<1>, C4<1>;
L_000001e62782d3f0 .functor NOT 1, L_000001e6277ea7a0, C4<0>, C4<0>, C4<0>;
L_000001e62782d150 .functor AND 1, L_000001e62782d3f0, L_000001e6277ea840, C4<1>, C4<1>;
L_000001e62782cac0 .functor OR 1, L_000001e62782c5f0, L_000001e62782d150, C4<0>, C4<0>;
L_000001e62782c890 .functor AND 1, L_000001e6277ec0a0, L_000001e6277ea840, C4<1>, C4<1>;
L_000001e62782d230 .functor OR 1, L_000001e62782cac0, L_000001e62782c890, C4<0>, C4<0>;
L_000001e62782ccf0 .functor XOR 1, L_000001e6277ea7a0, L_000001e6277ec0a0, C4<0>, C4<0>;
L_000001e62782da80 .functor XOR 1, L_000001e62782ccf0, L_000001e6277ea840, C4<0>, C4<0>;
v000001e6277212d0_0 .net "Debe", 0 0, L_000001e62782d230;  1 drivers
v000001e627721870_0 .net "Din", 0 0, L_000001e6277ea840;  1 drivers
v000001e627721cd0_0 .net "Dout", 0 0, L_000001e62782da80;  1 drivers
v000001e6277223b0_0 .net "Ri", 0 0, L_000001e6277ec0a0;  1 drivers
v000001e6277219b0_0 .net "Si", 0 0, L_000001e6277ea7a0;  1 drivers
v000001e627723490_0 .net *"_ivl_0", 0 0, L_000001e6278163c0;  1 drivers
v000001e627722db0_0 .net *"_ivl_10", 0 0, L_000001e62782c890;  1 drivers
v000001e627722130_0 .net *"_ivl_14", 0 0, L_000001e62782ccf0;  1 drivers
v000001e627722950_0 .net *"_ivl_2", 0 0, L_000001e62782c5f0;  1 drivers
v000001e627721910_0 .net *"_ivl_4", 0 0, L_000001e62782d3f0;  1 drivers
v000001e627722450_0 .net *"_ivl_6", 0 0, L_000001e62782d150;  1 drivers
v000001e627722630_0 .net *"_ivl_8", 0 0, L_000001e62782cac0;  1 drivers
S_000001e62772d6b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e62772cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782e0a0 .functor NOT 1, L_000001e6277eaac0, C4<0>, C4<0>, C4<0>;
L_000001e62782de00 .functor AND 1, L_000001e62782e0a0, L_000001e6277eb1a0, C4<1>, C4<1>;
L_000001e62782d460 .functor NOT 1, L_000001e6277eaac0, C4<0>, C4<0>, C4<0>;
L_000001e62782c6d0 .functor AND 1, L_000001e62782d460, L_000001e6277eab60, C4<1>, C4<1>;
L_000001e62782d7e0 .functor OR 1, L_000001e62782de00, L_000001e62782c6d0, C4<0>, C4<0>;
L_000001e62782daf0 .functor AND 1, L_000001e6277eb1a0, L_000001e6277eab60, C4<1>, C4<1>;
L_000001e62782d770 .functor OR 1, L_000001e62782d7e0, L_000001e62782daf0, C4<0>, C4<0>;
L_000001e62782d4d0 .functor XOR 1, L_000001e6277eaac0, L_000001e6277eb1a0, C4<0>, C4<0>;
L_000001e62782df50 .functor XOR 1, L_000001e62782d4d0, L_000001e6277eab60, C4<0>, C4<0>;
v000001e627723210_0 .net "Debe", 0 0, L_000001e62782d770;  1 drivers
v000001e627722bd0_0 .net "Din", 0 0, L_000001e6277eab60;  1 drivers
v000001e627721af0_0 .net "Dout", 0 0, L_000001e62782df50;  1 drivers
v000001e627722270_0 .net "Ri", 0 0, L_000001e6277eb1a0;  1 drivers
v000001e6277229f0_0 .net "Si", 0 0, L_000001e6277eaac0;  1 drivers
v000001e627721550_0 .net *"_ivl_0", 0 0, L_000001e62782e0a0;  1 drivers
v000001e627722c70_0 .net *"_ivl_10", 0 0, L_000001e62782daf0;  1 drivers
v000001e627721a50_0 .net *"_ivl_14", 0 0, L_000001e62782d4d0;  1 drivers
v000001e627722d10_0 .net *"_ivl_2", 0 0, L_000001e62782de00;  1 drivers
v000001e627722a90_0 .net *"_ivl_4", 0 0, L_000001e62782d460;  1 drivers
v000001e627722e50_0 .net *"_ivl_6", 0 0, L_000001e62782c6d0;  1 drivers
v000001e627722590_0 .net *"_ivl_8", 0 0, L_000001e62782d7e0;  1 drivers
S_000001e6277409c0 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001e62771a1d0;
 .timescale -9 -12;
P_000001e6275d6820 .param/l "i" 0 5 168, +C4<01001>;
S_000001e627740510 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e6277409c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782cf20 .functor NOT 1, L_000001e6277eaca0, C4<0>, C4<0>, C4<0>;
L_000001e62782d9a0 .functor AND 1, L_000001e62782cf20, L_000001e6277eade0, C4<1>, C4<1>;
L_000001e62782dd90 .functor NOT 1, L_000001e6277eaca0, C4<0>, C4<0>, C4<0>;
L_000001e62782dd20 .functor AND 1, L_000001e62782dd90, L_000001e6277eb060, C4<1>, C4<1>;
L_000001e62782da10 .functor OR 1, L_000001e62782d9a0, L_000001e62782dd20, C4<0>, C4<0>;
L_000001e62782d850 .functor AND 1, L_000001e6277eade0, L_000001e6277eb060, C4<1>, C4<1>;
L_000001e62782d310 .functor OR 1, L_000001e62782da10, L_000001e62782d850, C4<0>, C4<0>;
L_000001e62782d540 .functor XOR 1, L_000001e6277eaca0, L_000001e6277eade0, C4<0>, C4<0>;
L_000001e62782dee0 .functor XOR 1, L_000001e62782d540, L_000001e6277eb060, C4<0>, C4<0>;
v000001e627722ef0_0 .net "Debe", 0 0, L_000001e62782d310;  1 drivers
v000001e627721370_0 .net "Din", 0 0, L_000001e6277eb060;  1 drivers
v000001e627721b90_0 .net "Dout", 0 0, L_000001e62782dee0;  1 drivers
v000001e6277230d0_0 .net "Ri", 0 0, L_000001e6277eade0;  1 drivers
v000001e627723170_0 .net "Si", 0 0, L_000001e6277eaca0;  1 drivers
v000001e627722310_0 .net *"_ivl_0", 0 0, L_000001e62782cf20;  1 drivers
v000001e6277224f0_0 .net *"_ivl_10", 0 0, L_000001e62782d850;  1 drivers
v000001e627721e10_0 .net *"_ivl_14", 0 0, L_000001e62782d540;  1 drivers
v000001e6277237b0_0 .net *"_ivl_2", 0 0, L_000001e62782d9a0;  1 drivers
v000001e627723350_0 .net *"_ivl_4", 0 0, L_000001e62782dd90;  1 drivers
v000001e6277233f0_0 .net *"_ivl_6", 0 0, L_000001e62782dd20;  1 drivers
v000001e627723850_0 .net *"_ivl_8", 0 0, L_000001e62782da10;  1 drivers
S_000001e627740b50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e6277409c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782d5b0 .functor NOT 1, L_000001e6277eb4c0, C4<0>, C4<0>, C4<0>;
L_000001e62782e110 .functor AND 1, L_000001e62782d5b0, L_000001e6277eb880, C4<1>, C4<1>;
L_000001e62782dfc0 .functor NOT 1, L_000001e6277eb4c0, C4<0>, C4<0>, C4<0>;
L_000001e62782db60 .functor AND 1, L_000001e62782dfc0, L_000001e6277eba60, C4<1>, C4<1>;
L_000001e62782c900 .functor OR 1, L_000001e62782e110, L_000001e62782db60, C4<0>, C4<0>;
L_000001e62782dc40 .functor AND 1, L_000001e6277eb880, L_000001e6277eba60, C4<1>, C4<1>;
L_000001e62782cba0 .functor OR 1, L_000001e62782c900, L_000001e62782dc40, C4<0>, C4<0>;
L_000001e62782e030 .functor XOR 1, L_000001e6277eb4c0, L_000001e6277eb880, C4<0>, C4<0>;
L_000001e62782d620 .functor XOR 1, L_000001e62782e030, L_000001e6277eba60, C4<0>, C4<0>;
v000001e627723530_0 .net "Debe", 0 0, L_000001e62782cba0;  1 drivers
v000001e6277235d0_0 .net "Din", 0 0, L_000001e6277eba60;  1 drivers
v000001e627723670_0 .net "Dout", 0 0, L_000001e62782d620;  1 drivers
v000001e6277210f0_0 .net "Ri", 0 0, L_000001e6277eb880;  1 drivers
v000001e627721190_0 .net "Si", 0 0, L_000001e6277eb4c0;  1 drivers
v000001e627721eb0_0 .net *"_ivl_0", 0 0, L_000001e62782d5b0;  1 drivers
v000001e627721f50_0 .net *"_ivl_10", 0 0, L_000001e62782dc40;  1 drivers
v000001e6277221d0_0 .net *"_ivl_14", 0 0, L_000001e62782e030;  1 drivers
v000001e62774bd10_0 .net *"_ivl_2", 0 0, L_000001e62782e110;  1 drivers
v000001e62774be50_0 .net *"_ivl_4", 0 0, L_000001e62782dfc0;  1 drivers
v000001e62774acd0_0 .net *"_ivl_6", 0 0, L_000001e62782db60;  1 drivers
v000001e62774a4b0_0 .net *"_ivl_8", 0 0, L_000001e62782c900;  1 drivers
S_000001e627741320 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000001e62771a1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001e6272bdeb0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001e6272bdee8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001e6272bdf20 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001e6272bdf58 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001e62782e880 .functor NOT 1, L_000001e6277ee580, C4<0>, C4<0>, C4<0>;
L_000001e62782eea0 .functor OR 1, L_000001e6277edfe0, L_000001e6277ecfa0, C4<0>, C4<0>;
L_000001e62782edc0 .functor AND 1, L_000001e6277ec960, L_000001e62782eea0, C4<1>, C4<1>;
v000001e62774b3b0_0 .net *"_ivl_11", 9 0, L_000001e6277ec640;  1 drivers
v000001e62774bf90_0 .net *"_ivl_12", 10 0, L_000001e6277ed9a0;  1 drivers
L_000001e6277816f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62774b1d0_0 .net *"_ivl_15", 0 0, L_000001e6277816f8;  1 drivers
v000001e62774a190_0 .net *"_ivl_17", 0 0, L_000001e6277ecfa0;  1 drivers
v000001e62774aff0_0 .net *"_ivl_19", 0 0, L_000001e62782eea0;  1 drivers
v000001e62774bef0_0 .net *"_ivl_21", 0 0, L_000001e62782edc0;  1 drivers
L_000001e627781740 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001e627749b50_0 .net/2u *"_ivl_22", 10 0, L_000001e627781740;  1 drivers
L_000001e627781788 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e62774a230_0 .net/2u *"_ivl_24", 10 0, L_000001e627781788;  1 drivers
v000001e62774b270_0 .net *"_ivl_26", 10 0, L_000001e6277ee3a0;  1 drivers
v000001e62774b590_0 .net *"_ivl_3", 3 0, L_000001e6277ec5a0;  1 drivers
v000001e62774b310_0 .net *"_ivl_33", 0 0, L_000001e6277ee260;  1 drivers
v000001e62774a0f0_0 .net *"_ivl_34", 4 0, L_000001e6277ec820;  1 drivers
L_000001e6277817d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e62774b450_0 .net *"_ivl_37", 3 0, L_000001e6277817d0;  1 drivers
v000001e62774a690_0 .net *"_ivl_7", 0 0, L_000001e6277ee580;  1 drivers
v000001e62774ad70_0 .net "boolean", 0 0, L_000001e6277edfe0;  1 drivers
v000001e627749ab0_0 .net "exp", 4 0, L_000001e6277ed860;  alias, 1 drivers
v000001e62774a9b0_0 .net "exp_round", 4 0, L_000001e6277ecc80;  alias, 1 drivers
v000001e62774aeb0_0 .net "guard", 0 0, L_000001e6277ec960;  1 drivers
v000001e62774a050_0 .net "is_even", 0 0, L_000001e62782e880;  1 drivers
v000001e62774b6d0_0 .net "ms", 14 0, L_000001e6277ee8a0;  alias, 1 drivers
v000001e62774b4f0_0 .net "ms_round", 9 0, L_000001e6277ed220;  alias, 1 drivers
v000001e62774a370_0 .net "temp", 10 0, L_000001e6277edea0;  1 drivers
L_000001e6277ec960 .part L_000001e6277ee8a0, 4, 1;
L_000001e6277ec5a0 .part L_000001e6277ee8a0, 0, 4;
L_000001e6277edfe0 .reduce/or L_000001e6277ec5a0;
L_000001e6277ee580 .part L_000001e6277ee8a0, 5, 1;
L_000001e6277ec640 .part L_000001e6277ee8a0, 5, 10;
L_000001e6277ed9a0 .concat [ 10 1 0 0], L_000001e6277ec640, L_000001e6277816f8;
L_000001e6277ecfa0 .reduce/nor L_000001e62782e880;
L_000001e6277ee3a0 .functor MUXZ 11, L_000001e627781788, L_000001e627781740, L_000001e62782edc0, C4<>;
L_000001e6277edea0 .arith/sum 11, L_000001e6277ed9a0, L_000001e6277ee3a0;
L_000001e6277ed220 .part L_000001e6277edea0, 0, 10;
L_000001e6277ee260 .part L_000001e6277edea0, 10, 1;
L_000001e6277ec820 .concat [ 1 4 0 0], L_000001e6277ee260, L_000001e6277817d0;
L_000001e6277ecc80 .arith/sum 5, L_000001e6277ed860, L_000001e6277ec820;
S_000001e6277414b0 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000001e62771a1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001e62771b580 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001e62771b5b8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001e62771b5f0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001e62774c5d0_0 .net "Debe", 5 0, L_000001e6277edf40;  1 drivers
v000001e62774ccb0_0 .net "F", 4 0, L_000001e6277ec500;  alias, 1 drivers
v000001e62774db10_0 .net "R", 4 0, L_000001e6277edcc0;  alias, 1 drivers
v000001e62774c990_0 .net "S", 4 0, L_000001e6277e6420;  alias, 1 drivers
L_000001e627781620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62774c2b0_0 .net/2u *"_ivl_39", 0 0, L_000001e627781620;  1 drivers
L_000001e6277edd60 .part L_000001e6277e6420, 0, 1;
L_000001e6277ec6e0 .part L_000001e6277edcc0, 0, 1;
L_000001e6277ede00 .part L_000001e6277edf40, 0, 1;
L_000001e6277edae0 .part L_000001e6277e6420, 1, 1;
L_000001e6277ed720 .part L_000001e6277edcc0, 1, 1;
L_000001e6277ecdc0 .part L_000001e6277edf40, 1, 1;
L_000001e6277ed680 .part L_000001e6277e6420, 2, 1;
L_000001e6277ee120 .part L_000001e6277edcc0, 2, 1;
L_000001e6277ecaa0 .part L_000001e6277edf40, 2, 1;
L_000001e6277ec3c0 .part L_000001e6277e6420, 3, 1;
L_000001e6277ed0e0 .part L_000001e6277edcc0, 3, 1;
L_000001e6277ecb40 .part L_000001e6277edf40, 3, 1;
L_000001e6277ed540 .part L_000001e6277e6420, 4, 1;
L_000001e6277ed7c0 .part L_000001e6277edcc0, 4, 1;
L_000001e6277ec460 .part L_000001e6277edf40, 4, 1;
LS_000001e6277ec500_0_0 .concat8 [ 1 1 1 1], L_000001e62782c660, L_000001e62782cdd0, L_000001e62782e810, L_000001e62782eab0;
LS_000001e6277ec500_0_4 .concat8 [ 1 0 0 0], L_000001e62782e490;
L_000001e6277ec500 .concat8 [ 4 1 0 0], LS_000001e6277ec500_0_0, LS_000001e6277ec500_0_4;
LS_000001e6277edf40_0_0 .concat8 [ 1 1 1 1], L_000001e627781620, L_000001e62782dcb0, L_000001e62782cc80, L_000001e62782ee30;
LS_000001e6277edf40_0_4 .concat8 [ 1 1 0 0], L_000001e62782e6c0, L_000001e62782e7a0;
L_000001e6277edf40 .concat8 [ 4 2 0 0], LS_000001e6277edf40_0_0, LS_000001e6277edf40_0_4;
S_000001e6277406a0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e6277414b0;
 .timescale -9 -12;
P_000001e6275d77e0 .param/l "i" 0 5 28, +C4<00>;
S_000001e627740ce0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6277406a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782cf90 .functor NOT 1, L_000001e6277edd60, C4<0>, C4<0>, C4<0>;
L_000001e62782cb30 .functor AND 1, L_000001e62782cf90, L_000001e6277ec6e0, C4<1>, C4<1>;
L_000001e62782c970 .functor NOT 1, L_000001e6277edd60, C4<0>, C4<0>, C4<0>;
L_000001e62782de70 .functor AND 1, L_000001e62782c970, L_000001e6277ede00, C4<1>, C4<1>;
L_000001e62782d070 .functor OR 1, L_000001e62782cb30, L_000001e62782de70, C4<0>, C4<0>;
L_000001e62782d0e0 .functor AND 1, L_000001e6277ec6e0, L_000001e6277ede00, C4<1>, C4<1>;
L_000001e62782dcb0 .functor OR 1, L_000001e62782d070, L_000001e62782d0e0, C4<0>, C4<0>;
L_000001e62782d1c0 .functor XOR 1, L_000001e6277edd60, L_000001e6277ec6e0, C4<0>, C4<0>;
L_000001e62782c660 .functor XOR 1, L_000001e62782d1c0, L_000001e6277ede00, C4<0>, C4<0>;
v000001e62774c030_0 .net "Debe", 0 0, L_000001e62782dcb0;  1 drivers
v000001e627749e70_0 .net "Din", 0 0, L_000001e6277ede00;  1 drivers
v000001e627749fb0_0 .net "Dout", 0 0, L_000001e62782c660;  1 drivers
v000001e627749d30_0 .net "Ri", 0 0, L_000001e6277ec6e0;  1 drivers
v000001e62774bc70_0 .net "Si", 0 0, L_000001e6277edd60;  1 drivers
v000001e62774ab90_0 .net *"_ivl_0", 0 0, L_000001e62782cf90;  1 drivers
v000001e62774aa50_0 .net *"_ivl_10", 0 0, L_000001e62782d0e0;  1 drivers
v000001e62774a5f0_0 .net *"_ivl_14", 0 0, L_000001e62782d1c0;  1 drivers
v000001e62774a910_0 .net *"_ivl_2", 0 0, L_000001e62782cb30;  1 drivers
v000001e62774bb30_0 .net *"_ivl_4", 0 0, L_000001e62782c970;  1 drivers
v000001e6277498d0_0 .net *"_ivl_6", 0 0, L_000001e62782de70;  1 drivers
v000001e62774ae10_0 .net *"_ivl_8", 0 0, L_000001e62782d070;  1 drivers
S_000001e627741960 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e6277414b0;
 .timescale -9 -12;
P_000001e6275d80e0 .param/l "i" 0 5 28, +C4<01>;
S_000001e627741190 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627741960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782c740 .functor NOT 1, L_000001e6277edae0, C4<0>, C4<0>, C4<0>;
L_000001e62782d690 .functor AND 1, L_000001e62782c740, L_000001e6277ed720, C4<1>, C4<1>;
L_000001e62782d2a0 .functor NOT 1, L_000001e6277edae0, C4<0>, C4<0>, C4<0>;
L_000001e62782c9e0 .functor AND 1, L_000001e62782d2a0, L_000001e6277ecdc0, C4<1>, C4<1>;
L_000001e62782ca50 .functor OR 1, L_000001e62782d690, L_000001e62782c9e0, C4<0>, C4<0>;
L_000001e62782d700 .functor AND 1, L_000001e6277ed720, L_000001e6277ecdc0, C4<1>, C4<1>;
L_000001e62782cc80 .functor OR 1, L_000001e62782ca50, L_000001e62782d700, C4<0>, C4<0>;
L_000001e62782cd60 .functor XOR 1, L_000001e6277edae0, L_000001e6277ed720, C4<0>, C4<0>;
L_000001e62782cdd0 .functor XOR 1, L_000001e62782cd60, L_000001e6277ecdc0, C4<0>, C4<0>;
v000001e62774b950_0 .net "Debe", 0 0, L_000001e62782cc80;  1 drivers
v000001e627749970_0 .net "Din", 0 0, L_000001e6277ecdc0;  1 drivers
v000001e627749c90_0 .net "Dout", 0 0, L_000001e62782cdd0;  1 drivers
v000001e62774a730_0 .net "Ri", 0 0, L_000001e6277ed720;  1 drivers
v000001e62774b630_0 .net "Si", 0 0, L_000001e6277edae0;  1 drivers
v000001e62774b770_0 .net *"_ivl_0", 0 0, L_000001e62782c740;  1 drivers
v000001e62774a2d0_0 .net *"_ivl_10", 0 0, L_000001e62782d700;  1 drivers
v000001e62774bdb0_0 .net *"_ivl_14", 0 0, L_000001e62782cd60;  1 drivers
v000001e62774a410_0 .net *"_ivl_2", 0 0, L_000001e62782d690;  1 drivers
v000001e627749f10_0 .net *"_ivl_4", 0 0, L_000001e62782d2a0;  1 drivers
v000001e62774a550_0 .net *"_ivl_6", 0 0, L_000001e62782c9e0;  1 drivers
v000001e62774b130_0 .net *"_ivl_8", 0 0, L_000001e62782ca50;  1 drivers
S_000001e627741640 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e6277414b0;
 .timescale -9 -12;
P_000001e6275d78a0 .param/l "i" 0 5 28, +C4<010>;
S_000001e627741c80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627741640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782ceb0 .functor NOT 1, L_000001e6277ed680, C4<0>, C4<0>, C4<0>;
L_000001e62782ce40 .functor AND 1, L_000001e62782ceb0, L_000001e6277ee120, C4<1>, C4<1>;
L_000001e62782e180 .functor NOT 1, L_000001e6277ed680, C4<0>, C4<0>, C4<0>;
L_000001e62782e500 .functor AND 1, L_000001e62782e180, L_000001e6277ecaa0, C4<1>, C4<1>;
L_000001e62782e1f0 .functor OR 1, L_000001e62782ce40, L_000001e62782e500, C4<0>, C4<0>;
L_000001e62782ec00 .functor AND 1, L_000001e6277ee120, L_000001e6277ecaa0, C4<1>, C4<1>;
L_000001e62782ee30 .functor OR 1, L_000001e62782e1f0, L_000001e62782ec00, C4<0>, C4<0>;
L_000001e62782e2d0 .functor XOR 1, L_000001e6277ed680, L_000001e6277ee120, C4<0>, C4<0>;
L_000001e62782e810 .functor XOR 1, L_000001e62782e2d0, L_000001e6277ecaa0, C4<0>, C4<0>;
v000001e62774a7d0_0 .net "Debe", 0 0, L_000001e62782ee30;  1 drivers
v000001e627749a10_0 .net "Din", 0 0, L_000001e6277ecaa0;  1 drivers
v000001e62774aaf0_0 .net "Dout", 0 0, L_000001e62782e810;  1 drivers
v000001e62774a870_0 .net "Ri", 0 0, L_000001e6277ee120;  1 drivers
v000001e62774b810_0 .net "Si", 0 0, L_000001e6277ed680;  1 drivers
v000001e627749bf0_0 .net *"_ivl_0", 0 0, L_000001e62782ceb0;  1 drivers
v000001e62774b8b0_0 .net *"_ivl_10", 0 0, L_000001e62782ec00;  1 drivers
v000001e62774b9f0_0 .net *"_ivl_14", 0 0, L_000001e62782e2d0;  1 drivers
v000001e62774ac30_0 .net *"_ivl_2", 0 0, L_000001e62782ce40;  1 drivers
v000001e62774b090_0 .net *"_ivl_4", 0 0, L_000001e62782e180;  1 drivers
v000001e627749dd0_0 .net *"_ivl_6", 0 0, L_000001e62782e500;  1 drivers
v000001e62774af50_0 .net *"_ivl_8", 0 0, L_000001e62782e1f0;  1 drivers
S_000001e627741000 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e6277414b0;
 .timescale -9 -12;
P_000001e6275d7c60 .param/l "i" 0 5 28, +C4<011>;
S_000001e627740e70 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627741000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782e570 .functor NOT 1, L_000001e6277ec3c0, C4<0>, C4<0>, C4<0>;
L_000001e62782e5e0 .functor AND 1, L_000001e62782e570, L_000001e6277ed0e0, C4<1>, C4<1>;
L_000001e62782e3b0 .functor NOT 1, L_000001e6277ec3c0, C4<0>, C4<0>, C4<0>;
L_000001e62782ef80 .functor AND 1, L_000001e62782e3b0, L_000001e6277ecb40, C4<1>, C4<1>;
L_000001e62782e730 .functor OR 1, L_000001e62782e5e0, L_000001e62782ef80, C4<0>, C4<0>;
L_000001e62782e420 .functor AND 1, L_000001e6277ed0e0, L_000001e6277ecb40, C4<1>, C4<1>;
L_000001e62782e6c0 .functor OR 1, L_000001e62782e730, L_000001e62782e420, C4<0>, C4<0>;
L_000001e62782ed50 .functor XOR 1, L_000001e6277ec3c0, L_000001e6277ed0e0, C4<0>, C4<0>;
L_000001e62782eab0 .functor XOR 1, L_000001e62782ed50, L_000001e6277ecb40, C4<0>, C4<0>;
v000001e62774ba90_0 .net "Debe", 0 0, L_000001e62782e6c0;  1 drivers
v000001e62774bbd0_0 .net "Din", 0 0, L_000001e6277ecb40;  1 drivers
v000001e62774d750_0 .net "Dout", 0 0, L_000001e62782eab0;  1 drivers
v000001e62774c0d0_0 .net "Ri", 0 0, L_000001e6277ed0e0;  1 drivers
v000001e62774dcf0_0 .net "Si", 0 0, L_000001e6277ec3c0;  1 drivers
v000001e62774c8f0_0 .net *"_ivl_0", 0 0, L_000001e62782e570;  1 drivers
v000001e62774e150_0 .net *"_ivl_10", 0 0, L_000001e62782e420;  1 drivers
v000001e62774de30_0 .net *"_ivl_14", 0 0, L_000001e62782ed50;  1 drivers
v000001e62774e330_0 .net *"_ivl_2", 0 0, L_000001e62782e5e0;  1 drivers
v000001e62774d1b0_0 .net *"_ivl_4", 0 0, L_000001e62782e3b0;  1 drivers
v000001e62774cdf0_0 .net *"_ivl_6", 0 0, L_000001e62782ef80;  1 drivers
v000001e62774d110_0 .net *"_ivl_8", 0 0, L_000001e62782e730;  1 drivers
S_000001e6277417d0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e6277414b0;
 .timescale -9 -12;
P_000001e6275d7d60 .param/l "i" 0 5 28, +C4<0100>;
S_000001e627741af0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6277417d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e62782ec70 .functor NOT 1, L_000001e6277ed540, C4<0>, C4<0>, C4<0>;
L_000001e62782e8f0 .functor AND 1, L_000001e62782ec70, L_000001e6277ed7c0, C4<1>, C4<1>;
L_000001e62782e650 .functor NOT 1, L_000001e6277ed540, C4<0>, C4<0>, C4<0>;
L_000001e62782e260 .functor AND 1, L_000001e62782e650, L_000001e6277ec460, C4<1>, C4<1>;
L_000001e62782ece0 .functor OR 1, L_000001e62782e8f0, L_000001e62782e260, C4<0>, C4<0>;
L_000001e62782eb20 .functor AND 1, L_000001e6277ed7c0, L_000001e6277ec460, C4<1>, C4<1>;
L_000001e62782e7a0 .functor OR 1, L_000001e62782ece0, L_000001e62782eb20, C4<0>, C4<0>;
L_000001e62782e340 .functor XOR 1, L_000001e6277ed540, L_000001e6277ed7c0, C4<0>, C4<0>;
L_000001e62782e490 .functor XOR 1, L_000001e62782e340, L_000001e6277ec460, C4<0>, C4<0>;
v000001e62774cfd0_0 .net "Debe", 0 0, L_000001e62782e7a0;  1 drivers
v000001e62774e790_0 .net "Din", 0 0, L_000001e6277ec460;  1 drivers
v000001e62774ca30_0 .net "Dout", 0 0, L_000001e62782e490;  1 drivers
v000001e62774c7b0_0 .net "Ri", 0 0, L_000001e6277ed7c0;  1 drivers
v000001e62774dbb0_0 .net "Si", 0 0, L_000001e6277ed540;  1 drivers
v000001e62774da70_0 .net *"_ivl_0", 0 0, L_000001e62782ec70;  1 drivers
v000001e62774e3d0_0 .net *"_ivl_10", 0 0, L_000001e62782eb20;  1 drivers
v000001e62774d7f0_0 .net *"_ivl_14", 0 0, L_000001e62782e340;  1 drivers
v000001e62774cd50_0 .net *"_ivl_2", 0 0, L_000001e62782e8f0;  1 drivers
v000001e62774c850_0 .net *"_ivl_4", 0 0, L_000001e62782e650;  1 drivers
v000001e62774e470_0 .net *"_ivl_6", 0 0, L_000001e62782e260;  1 drivers
v000001e62774cad0_0 .net *"_ivl_8", 0 0, L_000001e62782ece0;  1 drivers
S_000001e627741e10 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000001e627719870;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001e62771b420 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_000001e62771b458 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001e62771b490 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001e627816c80 .functor BUFZ 10, L_000001e6277e8360, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e627816900 .functor BUFZ 5, L_000001e6277e75a0, C4<00000>, C4<00000>, C4<00000>;
v000001e627754730_0 .net "A", 11 0, L_000001e6277e7820;  1 drivers
v000001e627754870_0 .net "B", 11 0, L_000001e6277e94e0;  1 drivers
v000001e627753a10_0 .net "C", 12 0, L_000001e6277e98a0;  1 drivers
v000001e627755450_0 .net "ExpIn", 4 0, L_000001e6277e6420;  alias, 1 drivers
v000001e627754410_0 .net "ExpOut", 4 0, L_000001e627816900;  alias, 1 drivers
v000001e627754190_0 .net "F", 9 0, L_000001e627816c80;  alias, 1 drivers
v000001e627755db0_0 .net "R", 10 0, L_000001e6277e6880;  alias, 1 drivers
v000001e627755590_0 .net "S", 10 0, L_000001e6277e5340;  alias, 1 drivers
v000001e6277547d0_0 .net *"_ivl_101", 0 0, L_000001e6277e8900;  1 drivers
L_000001e627781398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6277558b0_0 .net/2u *"_ivl_102", 1 0, L_000001e627781398;  1 drivers
v000001e627754370_0 .net *"_ivl_104", 14 0, L_000001e6277e89a0;  1 drivers
v000001e627754b90_0 .net *"_ivl_107", 9 0, L_000001e6277e7fa0;  1 drivers
v000001e627754eb0_0 .net *"_ivl_109", 0 0, L_000001e6277e78c0;  1 drivers
L_000001e6277813e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e6277554f0_0 .net/2u *"_ivl_110", 2 0, L_000001e6277813e0;  1 drivers
v000001e627753970_0 .net *"_ivl_112", 14 0, L_000001e6277e8ea0;  1 drivers
L_000001e627781428 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001e627755770_0 .net/2u *"_ivl_116", 4 0, L_000001e627781428;  1 drivers
v000001e627753ab0_0 .net *"_ivl_118", 4 0, L_000001e6277e8ae0;  1 drivers
L_000001e627781350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627753b50_0 .net/2u *"_ivl_92", 0 0, L_000001e627781350;  1 drivers
v000001e627753dd0_0 .net *"_ivl_97", 9 0, L_000001e6277e7500;  1 drivers
v000001e627754f50_0 .net *"_ivl_99", 0 0, L_000001e6277e85e0;  1 drivers
v000001e6277559f0_0 .net "carry", 0 0, L_000001e6277e9580;  1 drivers
v000001e627755270_0 .net "exp_for_round", 4 0, L_000001e6277e76e0;  1 drivers
v000001e627754910_0 .net "exp_rounded", 4 0, L_000001e6277e75a0;  1 drivers
v000001e627754d70_0 .net "frac_rounded", 9 0, L_000001e6277e8360;  1 drivers
v000001e627753bf0_0 .net "guard_R", 0 0, L_000001e6277e5520;  alias, 1 drivers
v000001e6277549b0_0 .net "guard_S", 0 0, L_000001e6277e69c0;  alias, 1 drivers
v000001e627754ff0_0 .net "ms_for_round", 14 0, L_000001e6277e8c20;  1 drivers
v000001e627755810_0 .net "sticky_for_round", 0 0, L_000001e627812ca0;  alias, 1 drivers
v000001e6277544b0_0 .net "sum_bits", 11 0, L_000001e6277e7e60;  1 drivers
L_000001e6277e4a80 .part L_000001e6277e7820, 0, 1;
L_000001e6277e4b20 .part L_000001e6277e94e0, 0, 1;
L_000001e6277e4bc0 .part L_000001e6277e98a0, 0, 1;
L_000001e6277e4da0 .part L_000001e6277e7820, 1, 1;
L_000001e6277e4e40 .part L_000001e6277e94e0, 1, 1;
L_000001e6277e4f80 .part L_000001e6277e98a0, 1, 1;
L_000001e6277e8f40 .part L_000001e6277e7820, 2, 1;
L_000001e6277e8680 .part L_000001e6277e94e0, 2, 1;
L_000001e6277e93a0 .part L_000001e6277e98a0, 2, 1;
L_000001e6277e8fe0 .part L_000001e6277e7820, 3, 1;
L_000001e6277e7aa0 .part L_000001e6277e94e0, 3, 1;
L_000001e6277e9120 .part L_000001e6277e98a0, 3, 1;
L_000001e6277e8720 .part L_000001e6277e7820, 4, 1;
L_000001e6277e91c0 .part L_000001e6277e94e0, 4, 1;
L_000001e6277e9080 .part L_000001e6277e98a0, 4, 1;
L_000001e6277e8400 .part L_000001e6277e7820, 5, 1;
L_000001e6277e87c0 .part L_000001e6277e94e0, 5, 1;
L_000001e6277e8d60 .part L_000001e6277e98a0, 5, 1;
L_000001e6277e71e0 .part L_000001e6277e7820, 6, 1;
L_000001e6277e9260 .part L_000001e6277e94e0, 6, 1;
L_000001e6277e84a0 .part L_000001e6277e98a0, 6, 1;
L_000001e6277e9800 .part L_000001e6277e7820, 7, 1;
L_000001e6277e8860 .part L_000001e6277e94e0, 7, 1;
L_000001e6277e9620 .part L_000001e6277e98a0, 7, 1;
L_000001e6277e7280 .part L_000001e6277e7820, 8, 1;
L_000001e6277e7320 .part L_000001e6277e94e0, 8, 1;
L_000001e6277e7be0 .part L_000001e6277e98a0, 8, 1;
L_000001e6277e7f00 .part L_000001e6277e7820, 9, 1;
L_000001e6277e73c0 .part L_000001e6277e94e0, 9, 1;
L_000001e6277e7a00 .part L_000001e6277e98a0, 9, 1;
L_000001e6277e8a40 .part L_000001e6277e7820, 10, 1;
L_000001e6277e7460 .part L_000001e6277e94e0, 10, 1;
L_000001e6277e7dc0 .part L_000001e6277e98a0, 10, 1;
L_000001e6277e9440 .part L_000001e6277e7820, 11, 1;
L_000001e6277e8540 .part L_000001e6277e94e0, 11, 1;
L_000001e6277e82c0 .part L_000001e6277e98a0, 11, 1;
LS_000001e6277e7e60_0_0 .concat8 [ 1 1 1 1], L_000001e627813100, L_000001e627815630, L_000001e627814130, L_000001e627813f00;
LS_000001e6277e7e60_0_4 .concat8 [ 1 1 1 1], L_000001e627814590, L_000001e6278148a0, L_000001e627815080, L_000001e6278150f0;
LS_000001e6277e7e60_0_8 .concat8 [ 1 1 1 1], L_000001e627814de0, L_000001e627814830, L_000001e627817230, L_000001e627816890;
L_000001e6277e7e60 .concat8 [ 4 4 4 0], LS_000001e6277e7e60_0_0, LS_000001e6277e7e60_0_4, LS_000001e6277e7e60_0_8;
L_000001e6277e7820 .concat [ 1 11 0 0], L_000001e6277e69c0, L_000001e6277e5340;
L_000001e6277e94e0 .concat [ 1 11 0 0], L_000001e6277e5520, L_000001e6277e6880;
LS_000001e6277e98a0_0_0 .concat8 [ 1 1 1 1], L_000001e627781350, L_000001e627812e60, L_000001e627815710, L_000001e627814fa0;
LS_000001e6277e98a0_0_4 .concat8 [ 1 1 1 1], L_000001e627814d70, L_000001e627814910, L_000001e6278149f0, L_000001e627815010;
LS_000001e6277e98a0_0_8 .concat8 [ 1 1 1 1], L_000001e627814050, L_000001e6278154e0, L_000001e6278155c0, L_000001e627816b30;
LS_000001e6277e98a0_0_12 .concat8 [ 1 0 0 0], L_000001e627816e40;
L_000001e6277e98a0 .concat8 [ 4 4 4 1], LS_000001e6277e98a0_0_0, LS_000001e6277e98a0_0_4, LS_000001e6277e98a0_0_8, LS_000001e6277e98a0_0_12;
L_000001e6277e9580 .part L_000001e6277e98a0, 12, 1;
L_000001e6277e7500 .part L_000001e6277e7e60, 2, 10;
L_000001e6277e85e0 .part L_000001e6277e7e60, 1, 1;
L_000001e6277e8900 .part L_000001e6277e7e60, 0, 1;
LS_000001e6277e89a0_0_0 .concat [ 1 2 1 1], L_000001e627812ca0, L_000001e627781398, L_000001e6277e8900, L_000001e6277e85e0;
LS_000001e6277e89a0_0_4 .concat [ 10 0 0 0], L_000001e6277e7500;
L_000001e6277e89a0 .concat [ 5 10 0 0], LS_000001e6277e89a0_0_0, LS_000001e6277e89a0_0_4;
L_000001e6277e7fa0 .part L_000001e6277e7e60, 1, 10;
L_000001e6277e78c0 .part L_000001e6277e7e60, 0, 1;
L_000001e6277e8ea0 .concat [ 1 3 1 10], L_000001e627812ca0, L_000001e6277813e0, L_000001e6277e78c0, L_000001e6277e7fa0;
L_000001e6277e8c20 .functor MUXZ 15, L_000001e6277e8ea0, L_000001e6277e89a0, L_000001e6277e9580, C4<>;
L_000001e6277e8ae0 .arith/sum 5, L_000001e6277e6420, L_000001e627781428;
L_000001e6277e76e0 .functor MUXZ 5, L_000001e6277e6420, L_000001e6277e8ae0, L_000001e6277e9580, C4<>;
S_000001e627740060 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d6e60 .param/l "i" 0 5 102, +C4<00>;
S_000001e627740830 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627740060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278121b0 .functor AND 1, L_000001e6277e4a80, L_000001e6277e4b20, C4<1>, C4<1>;
L_000001e627812a70 .functor AND 1, L_000001e6277e4b20, L_000001e6277e4bc0, C4<1>, C4<1>;
L_000001e627812ae0 .functor OR 1, L_000001e6278121b0, L_000001e627812a70, C4<0>, C4<0>;
L_000001e627812df0 .functor AND 1, L_000001e6277e4a80, L_000001e6277e4bc0, C4<1>, C4<1>;
L_000001e627812e60 .functor OR 1, L_000001e627812ae0, L_000001e627812df0, C4<0>, C4<0>;
L_000001e627812ed0 .functor XOR 1, L_000001e6277e4a80, L_000001e6277e4b20, C4<0>, C4<0>;
L_000001e627813100 .functor XOR 1, L_000001e627812ed0, L_000001e6277e4bc0, C4<0>, C4<0>;
v000001e62774efb0_0 .net "Debe", 0 0, L_000001e627812e60;  1 drivers
v000001e627750c70_0 .net "Din", 0 0, L_000001e6277e4bc0;  1 drivers
v000001e62774f230_0 .net "Dout", 0 0, L_000001e627813100;  1 drivers
v000001e627750810_0 .net "Ri", 0 0, L_000001e6277e4b20;  1 drivers
v000001e62774fc30_0 .net "Si", 0 0, L_000001e6277e4a80;  1 drivers
v000001e627750630_0 .net *"_ivl_0", 0 0, L_000001e6278121b0;  1 drivers
v000001e62774edd0_0 .net *"_ivl_10", 0 0, L_000001e627812ed0;  1 drivers
v000001e627750ef0_0 .net *"_ivl_2", 0 0, L_000001e627812a70;  1 drivers
v000001e627750310_0 .net *"_ivl_4", 0 0, L_000001e627812ae0;  1 drivers
v000001e62774f190_0 .net *"_ivl_6", 0 0, L_000001e627812df0;  1 drivers
S_000001e6277401f0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d80a0 .param/l "i" 0 5 102, +C4<01>;
S_000001e627740380 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6277401f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627813250 .functor AND 1, L_000001e6277e4da0, L_000001e6277e4e40, C4<1>, C4<1>;
L_000001e627813480 .functor AND 1, L_000001e6277e4e40, L_000001e6277e4f80, C4<1>, C4<1>;
L_000001e627814c20 .functor OR 1, L_000001e627813250, L_000001e627813480, C4<0>, C4<0>;
L_000001e627815860 .functor AND 1, L_000001e6277e4da0, L_000001e6277e4f80, C4<1>, C4<1>;
L_000001e627815710 .functor OR 1, L_000001e627814c20, L_000001e627815860, C4<0>, C4<0>;
L_000001e6278146e0 .functor XOR 1, L_000001e6277e4da0, L_000001e6277e4e40, C4<0>, C4<0>;
L_000001e627815630 .functor XOR 1, L_000001e6278146e0, L_000001e6277e4f80, C4<0>, C4<0>;
v000001e627750770_0 .net "Debe", 0 0, L_000001e627815710;  1 drivers
v000001e62774ebf0_0 .net "Din", 0 0, L_000001e6277e4f80;  1 drivers
v000001e6277506d0_0 .net "Dout", 0 0, L_000001e627815630;  1 drivers
v000001e627750450_0 .net "Ri", 0 0, L_000001e6277e4e40;  1 drivers
v000001e6277508b0_0 .net "Si", 0 0, L_000001e6277e4da0;  1 drivers
v000001e62774ee70_0 .net *"_ivl_0", 0 0, L_000001e627813250;  1 drivers
v000001e62774fb90_0 .net *"_ivl_10", 0 0, L_000001e6278146e0;  1 drivers
v000001e62774fe10_0 .net *"_ivl_2", 0 0, L_000001e627813480;  1 drivers
v000001e6277504f0_0 .net *"_ivl_4", 0 0, L_000001e627814c20;  1 drivers
v000001e62774ef10_0 .net *"_ivl_6", 0 0, L_000001e627815860;  1 drivers
S_000001e6277723b0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d7360 .param/l "i" 0 5 102, +C4<010>;
S_000001e627773350 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6277723b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627814ec0 .functor AND 1, L_000001e6277e8f40, L_000001e6277e8680, C4<1>, C4<1>;
L_000001e627814bb0 .functor AND 1, L_000001e6277e8680, L_000001e6277e93a0, C4<1>, C4<1>;
L_000001e627814b40 .functor OR 1, L_000001e627814ec0, L_000001e627814bb0, C4<0>, C4<0>;
L_000001e627813e90 .functor AND 1, L_000001e6277e8f40, L_000001e6277e93a0, C4<1>, C4<1>;
L_000001e627814fa0 .functor OR 1, L_000001e627814b40, L_000001e627813e90, C4<0>, C4<0>;
L_000001e627815240 .functor XOR 1, L_000001e6277e8f40, L_000001e6277e8680, C4<0>, C4<0>;
L_000001e627814130 .functor XOR 1, L_000001e627815240, L_000001e6277e93a0, C4<0>, C4<0>;
v000001e627750270_0 .net "Debe", 0 0, L_000001e627814fa0;  1 drivers
v000001e62774f690_0 .net "Din", 0 0, L_000001e6277e93a0;  1 drivers
v000001e62774f050_0 .net "Dout", 0 0, L_000001e627814130;  1 drivers
v000001e62774f2d0_0 .net "Ri", 0 0, L_000001e6277e8680;  1 drivers
v000001e62774f410_0 .net "Si", 0 0, L_000001e6277e8f40;  1 drivers
v000001e62774f0f0_0 .net *"_ivl_0", 0 0, L_000001e627814ec0;  1 drivers
v000001e62774f4b0_0 .net *"_ivl_10", 0 0, L_000001e627815240;  1 drivers
v000001e62774feb0_0 .net *"_ivl_2", 0 0, L_000001e627814bb0;  1 drivers
v000001e6277509f0_0 .net *"_ivl_4", 0 0, L_000001e627814b40;  1 drivers
v000001e62774f550_0 .net *"_ivl_6", 0 0, L_000001e627813e90;  1 drivers
S_000001e627772d10 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d75e0 .param/l "i" 0 5 102, +C4<011>;
S_000001e627772220 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627772d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627814670 .functor AND 1, L_000001e6277e8fe0, L_000001e6277e7aa0, C4<1>, C4<1>;
L_000001e6278156a0 .functor AND 1, L_000001e6277e7aa0, L_000001e6277e9120, C4<1>, C4<1>;
L_000001e6278158d0 .functor OR 1, L_000001e627814670, L_000001e6278156a0, C4<0>, C4<0>;
L_000001e627814210 .functor AND 1, L_000001e6277e8fe0, L_000001e6277e9120, C4<1>, C4<1>;
L_000001e627814d70 .functor OR 1, L_000001e6278158d0, L_000001e627814210, C4<0>, C4<0>;
L_000001e627815780 .functor XOR 1, L_000001e6277e8fe0, L_000001e6277e7aa0, C4<0>, C4<0>;
L_000001e627813f00 .functor XOR 1, L_000001e627815780, L_000001e6277e9120, C4<0>, C4<0>;
v000001e62774f5f0_0 .net "Debe", 0 0, L_000001e627814d70;  1 drivers
v000001e627750950_0 .net "Din", 0 0, L_000001e6277e9120;  1 drivers
v000001e62774faf0_0 .net "Dout", 0 0, L_000001e627813f00;  1 drivers
v000001e62774fcd0_0 .net "Ri", 0 0, L_000001e6277e7aa0;  1 drivers
v000001e62774f730_0 .net "Si", 0 0, L_000001e6277e8fe0;  1 drivers
v000001e62774fd70_0 .net *"_ivl_0", 0 0, L_000001e627814670;  1 drivers
v000001e62774ff50_0 .net *"_ivl_10", 0 0, L_000001e627815780;  1 drivers
v000001e62774f7d0_0 .net *"_ivl_2", 0 0, L_000001e6278156a0;  1 drivers
v000001e627750a90_0 .net *"_ivl_4", 0 0, L_000001e6278158d0;  1 drivers
v000001e62774fff0_0 .net *"_ivl_6", 0 0, L_000001e627814210;  1 drivers
S_000001e627772090 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d85a0 .param/l "i" 0 5 102, +C4<0100>;
S_000001e627773e40 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627772090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278143d0 .functor AND 1, L_000001e6277e8720, L_000001e6277e91c0, C4<1>, C4<1>;
L_000001e627813f70 .functor AND 1, L_000001e6277e91c0, L_000001e6277e9080, C4<1>, C4<1>;
L_000001e627814e50 .functor OR 1, L_000001e6278143d0, L_000001e627813f70, C4<0>, C4<0>;
L_000001e627815160 .functor AND 1, L_000001e6277e8720, L_000001e6277e9080, C4<1>, C4<1>;
L_000001e627814910 .functor OR 1, L_000001e627814e50, L_000001e627815160, C4<0>, C4<0>;
L_000001e627815320 .functor XOR 1, L_000001e6277e8720, L_000001e6277e91c0, C4<0>, C4<0>;
L_000001e627814590 .functor XOR 1, L_000001e627815320, L_000001e6277e9080, C4<0>, C4<0>;
v000001e62774f910_0 .net "Debe", 0 0, L_000001e627814910;  1 drivers
v000001e62774f9b0_0 .net "Din", 0 0, L_000001e6277e9080;  1 drivers
v000001e62774fa50_0 .net "Dout", 0 0, L_000001e627814590;  1 drivers
v000001e627750bd0_0 .net "Ri", 0 0, L_000001e6277e91c0;  1 drivers
v000001e627750090_0 .net "Si", 0 0, L_000001e6277e8720;  1 drivers
v000001e62774eab0_0 .net *"_ivl_0", 0 0, L_000001e6278143d0;  1 drivers
v000001e627750130_0 .net *"_ivl_10", 0 0, L_000001e627815320;  1 drivers
v000001e6277503b0_0 .net *"_ivl_2", 0 0, L_000001e627813f70;  1 drivers
v000001e627750f90_0 .net *"_ivl_4", 0 0, L_000001e627814e50;  1 drivers
v000001e627750590_0 .net *"_ivl_6", 0 0, L_000001e627815160;  1 drivers
S_000001e627773670 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d87a0 .param/l "i" 0 5 102, +C4<0101>;
S_000001e627772540 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627773670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627814360 .functor AND 1, L_000001e6277e8400, L_000001e6277e87c0, C4<1>, C4<1>;
L_000001e6278157f0 .functor AND 1, L_000001e6277e87c0, L_000001e6277e8d60, C4<1>, C4<1>;
L_000001e6278140c0 .functor OR 1, L_000001e627814360, L_000001e6278157f0, C4<0>, C4<0>;
L_000001e6278141a0 .functor AND 1, L_000001e6277e8400, L_000001e6277e8d60, C4<1>, C4<1>;
L_000001e6278149f0 .functor OR 1, L_000001e6278140c0, L_000001e6278141a0, C4<0>, C4<0>;
L_000001e6278142f0 .functor XOR 1, L_000001e6277e8400, L_000001e6277e87c0, C4<0>, C4<0>;
L_000001e6278148a0 .functor XOR 1, L_000001e6278142f0, L_000001e6277e8d60, C4<0>, C4<0>;
v000001e6277501d0_0 .net "Debe", 0 0, L_000001e6278149f0;  1 drivers
v000001e627750d10_0 .net "Din", 0 0, L_000001e6277e8d60;  1 drivers
v000001e627750db0_0 .net "Dout", 0 0, L_000001e6278148a0;  1 drivers
v000001e627751030_0 .net "Ri", 0 0, L_000001e6277e87c0;  1 drivers
v000001e62774e8d0_0 .net "Si", 0 0, L_000001e6277e8400;  1 drivers
v000001e62774e970_0 .net *"_ivl_0", 0 0, L_000001e627814360;  1 drivers
v000001e62774ea10_0 .net *"_ivl_10", 0 0, L_000001e6278142f0;  1 drivers
v000001e627751350_0 .net *"_ivl_2", 0 0, L_000001e6278157f0;  1 drivers
v000001e627751490_0 .net *"_ivl_4", 0 0, L_000001e6278140c0;  1 drivers
v000001e627752d90_0 .net *"_ivl_6", 0 0, L_000001e6278141a0;  1 drivers
S_000001e6277726d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d8ee0 .param/l "i" 0 5 102, +C4<0110>;
S_000001e627772860 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6277726d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627814c90 .functor AND 1, L_000001e6277e71e0, L_000001e6277e9260, C4<1>, C4<1>;
L_000001e627813db0 .functor AND 1, L_000001e6277e9260, L_000001e6277e84a0, C4<1>, C4<1>;
L_000001e627814f30 .functor OR 1, L_000001e627814c90, L_000001e627813db0, C4<0>, C4<0>;
L_000001e627814ad0 .functor AND 1, L_000001e6277e71e0, L_000001e6277e84a0, C4<1>, C4<1>;
L_000001e627815010 .functor OR 1, L_000001e627814f30, L_000001e627814ad0, C4<0>, C4<0>;
L_000001e627813fe0 .functor XOR 1, L_000001e6277e71e0, L_000001e6277e9260, C4<0>, C4<0>;
L_000001e627815080 .functor XOR 1, L_000001e627813fe0, L_000001e6277e84a0, C4<0>, C4<0>;
v000001e6277530b0_0 .net "Debe", 0 0, L_000001e627815010;  1 drivers
v000001e6277529d0_0 .net "Din", 0 0, L_000001e6277e84a0;  1 drivers
v000001e627753510_0 .net "Dout", 0 0, L_000001e627815080;  1 drivers
v000001e627752e30_0 .net "Ri", 0 0, L_000001e6277e9260;  1 drivers
v000001e627751a30_0 .net "Si", 0 0, L_000001e6277e71e0;  1 drivers
v000001e6277517b0_0 .net *"_ivl_0", 0 0, L_000001e627814c90;  1 drivers
v000001e6277513f0_0 .net *"_ivl_10", 0 0, L_000001e627813fe0;  1 drivers
v000001e627751530_0 .net *"_ivl_2", 0 0, L_000001e627813db0;  1 drivers
v000001e6277527f0_0 .net *"_ivl_4", 0 0, L_000001e627814f30;  1 drivers
v000001e627751670_0 .net *"_ivl_6", 0 0, L_000001e627814ad0;  1 drivers
S_000001e627773030 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d8f60 .param/l "i" 0 5 102, +C4<0111>;
S_000001e627773800 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627773030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627813d40 .functor AND 1, L_000001e6277e9800, L_000001e6277e8860, C4<1>, C4<1>;
L_000001e6278152b0 .functor AND 1, L_000001e6277e8860, L_000001e6277e9620, C4<1>, C4<1>;
L_000001e627814980 .functor OR 1, L_000001e627813d40, L_000001e6278152b0, C4<0>, C4<0>;
L_000001e627814280 .functor AND 1, L_000001e6277e9800, L_000001e6277e9620, C4<1>, C4<1>;
L_000001e627814050 .functor OR 1, L_000001e627814980, L_000001e627814280, C4<0>, C4<0>;
L_000001e627814a60 .functor XOR 1, L_000001e6277e9800, L_000001e6277e8860, C4<0>, C4<0>;
L_000001e6278150f0 .functor XOR 1, L_000001e627814a60, L_000001e6277e9620, C4<0>, C4<0>;
v000001e627752930_0 .net "Debe", 0 0, L_000001e627814050;  1 drivers
v000001e627751cb0_0 .net "Din", 0 0, L_000001e6277e9620;  1 drivers
v000001e627751990_0 .net "Dout", 0 0, L_000001e6278150f0;  1 drivers
v000001e6277526b0_0 .net "Ri", 0 0, L_000001e6277e8860;  1 drivers
v000001e627751ad0_0 .net "Si", 0 0, L_000001e6277e9800;  1 drivers
v000001e6277512b0_0 .net *"_ivl_0", 0 0, L_000001e627813d40;  1 drivers
v000001e6277535b0_0 .net *"_ivl_10", 0 0, L_000001e627814a60;  1 drivers
v000001e627751210_0 .net *"_ivl_2", 0 0, L_000001e6278152b0;  1 drivers
v000001e6277515d0_0 .net *"_ivl_4", 0 0, L_000001e627814980;  1 drivers
v000001e627751c10_0 .net *"_ivl_6", 0 0, L_000001e627814280;  1 drivers
S_000001e627772b80 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d88a0 .param/l "i" 0 5 102, +C4<01000>;
S_000001e6277729f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627772b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627814d00 .functor AND 1, L_000001e6277e7280, L_000001e6277e7320, C4<1>, C4<1>;
L_000001e627814750 .functor AND 1, L_000001e6277e7320, L_000001e6277e7be0, C4<1>, C4<1>;
L_000001e6278151d0 .functor OR 1, L_000001e627814d00, L_000001e627814750, C4<0>, C4<0>;
L_000001e627815400 .functor AND 1, L_000001e6277e7280, L_000001e6277e7be0, C4<1>, C4<1>;
L_000001e6278154e0 .functor OR 1, L_000001e6278151d0, L_000001e627815400, C4<0>, C4<0>;
L_000001e627815390 .functor XOR 1, L_000001e6277e7280, L_000001e6277e7320, C4<0>, C4<0>;
L_000001e627814de0 .functor XOR 1, L_000001e627815390, L_000001e6277e7be0, C4<0>, C4<0>;
v000001e627752890_0 .net "Debe", 0 0, L_000001e6278154e0;  1 drivers
v000001e627753470_0 .net "Din", 0 0, L_000001e6277e7be0;  1 drivers
v000001e627751d50_0 .net "Dout", 0 0, L_000001e627814de0;  1 drivers
v000001e627751710_0 .net "Ri", 0 0, L_000001e6277e7320;  1 drivers
v000001e627751850_0 .net "Si", 0 0, L_000001e6277e7280;  1 drivers
v000001e627752b10_0 .net *"_ivl_0", 0 0, L_000001e627814d00;  1 drivers
v000001e627752bb0_0 .net *"_ivl_10", 0 0, L_000001e627815390;  1 drivers
v000001e627753830_0 .net *"_ivl_2", 0 0, L_000001e627814750;  1 drivers
v000001e6277518f0_0 .net *"_ivl_4", 0 0, L_000001e6278151d0;  1 drivers
v000001e627752250_0 .net *"_ivl_6", 0 0, L_000001e627815400;  1 drivers
S_000001e627772ea0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d85e0 .param/l "i" 0 5 102, +C4<01001>;
S_000001e627773990 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627772ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627815470 .functor AND 1, L_000001e6277e7f00, L_000001e6277e73c0, C4<1>, C4<1>;
L_000001e627814440 .functor AND 1, L_000001e6277e73c0, L_000001e6277e7a00, C4<1>, C4<1>;
L_000001e6278147c0 .functor OR 1, L_000001e627815470, L_000001e627814440, C4<0>, C4<0>;
L_000001e627815550 .functor AND 1, L_000001e6277e7f00, L_000001e6277e7a00, C4<1>, C4<1>;
L_000001e6278155c0 .functor OR 1, L_000001e6278147c0, L_000001e627815550, C4<0>, C4<0>;
L_000001e627813e20 .functor XOR 1, L_000001e6277e7f00, L_000001e6277e73c0, C4<0>, C4<0>;
L_000001e627814830 .functor XOR 1, L_000001e627813e20, L_000001e6277e7a00, C4<0>, C4<0>;
v000001e627751b70_0 .net "Debe", 0 0, L_000001e6278155c0;  1 drivers
v000001e627751df0_0 .net "Din", 0 0, L_000001e6277e7a00;  1 drivers
v000001e627752610_0 .net "Dout", 0 0, L_000001e627814830;  1 drivers
v000001e6277531f0_0 .net "Ri", 0 0, L_000001e6277e73c0;  1 drivers
v000001e627752a70_0 .net "Si", 0 0, L_000001e6277e7f00;  1 drivers
v000001e627751e90_0 .net *"_ivl_0", 0 0, L_000001e627815470;  1 drivers
v000001e627752570_0 .net *"_ivl_10", 0 0, L_000001e627813e20;  1 drivers
v000001e627753790_0 .net *"_ivl_2", 0 0, L_000001e627814440;  1 drivers
v000001e6277524d0_0 .net *"_ivl_4", 0 0, L_000001e6278147c0;  1 drivers
v000001e627751f30_0 .net *"_ivl_6", 0 0, L_000001e627815550;  1 drivers
S_000001e6277731c0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d91e0 .param/l "i" 0 5 102, +C4<01010>;
S_000001e6277734e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e6277731c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627814600 .functor AND 1, L_000001e6277e8a40, L_000001e6277e7460, C4<1>, C4<1>;
L_000001e6278144b0 .functor AND 1, L_000001e6277e7460, L_000001e6277e7dc0, C4<1>, C4<1>;
L_000001e627814520 .functor OR 1, L_000001e627814600, L_000001e6278144b0, C4<0>, C4<0>;
L_000001e627817380 .functor AND 1, L_000001e6277e8a40, L_000001e6277e7dc0, C4<1>, C4<1>;
L_000001e627816b30 .functor OR 1, L_000001e627814520, L_000001e627817380, C4<0>, C4<0>;
L_000001e627816740 .functor XOR 1, L_000001e6277e8a40, L_000001e6277e7460, C4<0>, C4<0>;
L_000001e627817230 .functor XOR 1, L_000001e627816740, L_000001e6277e7dc0, C4<0>, C4<0>;
v000001e627753150_0 .net "Debe", 0 0, L_000001e627816b30;  1 drivers
v000001e627752ed0_0 .net "Din", 0 0, L_000001e6277e7dc0;  1 drivers
v000001e627752c50_0 .net "Dout", 0 0, L_000001e627817230;  1 drivers
v000001e627751fd0_0 .net "Ri", 0 0, L_000001e6277e7460;  1 drivers
v000001e6277510d0_0 .net "Si", 0 0, L_000001e6277e8a40;  1 drivers
v000001e627752070_0 .net *"_ivl_0", 0 0, L_000001e627814600;  1 drivers
v000001e627752f70_0 .net *"_ivl_10", 0 0, L_000001e627816740;  1 drivers
v000001e627752110_0 .net *"_ivl_2", 0 0, L_000001e6278144b0;  1 drivers
v000001e6277521b0_0 .net *"_ivl_4", 0 0, L_000001e627814520;  1 drivers
v000001e627752750_0 .net *"_ivl_6", 0 0, L_000001e627817380;  1 drivers
S_000001e627773b20 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001e627741e10;
 .timescale -9 -12;
P_000001e6275d82e0 .param/l "i" 0 5 102, +C4<01011>;
S_000001e627773cb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e627773b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278167b0 .functor AND 1, L_000001e6277e9440, L_000001e6277e8540, C4<1>, C4<1>;
L_000001e627816820 .functor AND 1, L_000001e6277e8540, L_000001e6277e82c0, C4<1>, C4<1>;
L_000001e627815a90 .functor OR 1, L_000001e6278167b0, L_000001e627816820, C4<0>, C4<0>;
L_000001e627816ba0 .functor AND 1, L_000001e6277e9440, L_000001e6277e82c0, C4<1>, C4<1>;
L_000001e627816e40 .functor OR 1, L_000001e627815a90, L_000001e627816ba0, C4<0>, C4<0>;
L_000001e627816c10 .functor XOR 1, L_000001e6277e9440, L_000001e6277e8540, C4<0>, C4<0>;
L_000001e627816890 .functor XOR 1, L_000001e627816c10, L_000001e6277e82c0, C4<0>, C4<0>;
v000001e627752cf0_0 .net "Debe", 0 0, L_000001e627816e40;  1 drivers
v000001e627753010_0 .net "Din", 0 0, L_000001e6277e82c0;  1 drivers
v000001e627753290_0 .net "Dout", 0 0, L_000001e627816890;  1 drivers
v000001e627753330_0 .net "Ri", 0 0, L_000001e6277e8540;  1 drivers
v000001e6277533d0_0 .net "Si", 0 0, L_000001e6277e9440;  1 drivers
v000001e627753650_0 .net *"_ivl_0", 0 0, L_000001e6278167b0;  1 drivers
v000001e6277536f0_0 .net *"_ivl_10", 0 0, L_000001e627816c10;  1 drivers
v000001e627751170_0 .net *"_ivl_2", 0 0, L_000001e627816820;  1 drivers
v000001e6277522f0_0 .net *"_ivl_4", 0 0, L_000001e627815a90;  1 drivers
v000001e627752390_0 .net *"_ivl_6", 0 0, L_000001e627816ba0;  1 drivers
S_000001e627777430 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001e627741e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001e6272d73f0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001e6272d7428 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001e6272d7460 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001e6272d7498 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001e627816190 .functor NOT 1, L_000001e6277e7780, C4<0>, C4<0>, C4<0>;
L_000001e627816430 .functor OR 1, L_000001e6277e8b80, L_000001e6277e8040, C4<0>, C4<0>;
L_000001e627816200 .functor AND 1, L_000001e6277e9300, L_000001e627816430, C4<1>, C4<1>;
v000001e627752430_0 .net *"_ivl_11", 9 0, L_000001e6277e8cc0;  1 drivers
v000001e627754cd0_0 .net *"_ivl_12", 10 0, L_000001e6277e96c0;  1 drivers
L_000001e627781470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627754e10_0 .net *"_ivl_15", 0 0, L_000001e627781470;  1 drivers
v000001e627753e70_0 .net *"_ivl_17", 0 0, L_000001e6277e8040;  1 drivers
v000001e6277551d0_0 .net *"_ivl_19", 0 0, L_000001e627816430;  1 drivers
v000001e627755d10_0 .net *"_ivl_21", 0 0, L_000001e627816200;  1 drivers
L_000001e6277814b8 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001e627755f90_0 .net/2u *"_ivl_22", 10 0, L_000001e6277814b8;  1 drivers
L_000001e627781500 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001e627754230_0 .net/2u *"_ivl_24", 10 0, L_000001e627781500;  1 drivers
v000001e627753fb0_0 .net *"_ivl_26", 10 0, L_000001e6277e80e0;  1 drivers
v000001e6277538d0_0 .net *"_ivl_3", 3 0, L_000001e6277e7640;  1 drivers
v000001e627753c90_0 .net *"_ivl_33", 0 0, L_000001e6277e7140;  1 drivers
v000001e627754690_0 .net *"_ivl_34", 4 0, L_000001e6277e8e00;  1 drivers
L_000001e627781548 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e627753f10_0 .net *"_ivl_37", 3 0, L_000001e627781548;  1 drivers
v000001e627756030_0 .net *"_ivl_7", 0 0, L_000001e6277e7780;  1 drivers
v000001e627755630_0 .net "boolean", 0 0, L_000001e6277e8b80;  1 drivers
v000001e627755c70_0 .net "exp", 4 0, L_000001e6277e76e0;  alias, 1 drivers
v000001e6277542d0_0 .net "exp_round", 4 0, L_000001e6277e75a0;  alias, 1 drivers
v000001e627754050_0 .net "guard", 0 0, L_000001e6277e9300;  1 drivers
v000001e6277540f0_0 .net "is_even", 0 0, L_000001e627816190;  1 drivers
v000001e6277556d0_0 .net "ms", 14 0, L_000001e6277e8c20;  alias, 1 drivers
v000001e627753d30_0 .net "ms_round", 9 0, L_000001e6277e8360;  alias, 1 drivers
v000001e627755ef0_0 .net "temp", 10 0, L_000001e6277e9760;  1 drivers
L_000001e6277e9300 .part L_000001e6277e8c20, 4, 1;
L_000001e6277e7640 .part L_000001e6277e8c20, 0, 4;
L_000001e6277e8b80 .reduce/or L_000001e6277e7640;
L_000001e6277e7780 .part L_000001e6277e8c20, 5, 1;
L_000001e6277e8cc0 .part L_000001e6277e8c20, 5, 10;
L_000001e6277e96c0 .concat [ 10 1 0 0], L_000001e6277e8cc0, L_000001e627781470;
L_000001e6277e8040 .reduce/nor L_000001e627816190;
L_000001e6277e80e0 .functor MUXZ 11, L_000001e627781500, L_000001e6277814b8, L_000001e627816200, C4<>;
L_000001e6277e9760 .arith/sum 11, L_000001e6277e96c0, L_000001e6277e80e0;
L_000001e6277e8360 .part L_000001e6277e9760, 0, 10;
L_000001e6277e7140 .part L_000001e6277e9760, 10, 1;
L_000001e6277e8e00 .concat [ 1 4 0 0], L_000001e6277e7140, L_000001e627781548;
L_000001e6277e75a0 .arith/sum 5, L_000001e6277e76e0, L_000001e6277e8e00;
S_000001e627776f80 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000001e627719870;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001e62771ba50 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001e62771ba88 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001e62771bac0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001e627757930_0 .net "Debe", 5 0, L_000001e6277e3180;  1 drivers
v000001e627756df0_0 .net "F", 4 0, L_000001e6277e3040;  alias, 1 drivers
v000001e627758150_0 .net "R", 4 0, L_000001e6277e4760;  alias, 1 drivers
v000001e6277562b0_0 .net "S", 4 0, L_000001e6277e2640;  alias, 1 drivers
L_000001e627781080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e627756530_0 .net/2u *"_ivl_39", 0 0, L_000001e627781080;  1 drivers
L_000001e6277e4800 .part L_000001e6277e2640, 0, 1;
L_000001e6277e48a0 .part L_000001e6277e4760, 0, 1;
L_000001e6277e3360 .part L_000001e6277e3180, 0, 1;
L_000001e6277e2b40 .part L_000001e6277e2640, 1, 1;
L_000001e6277e2140 .part L_000001e6277e4760, 1, 1;
L_000001e6277e2be0 .part L_000001e6277e3180, 1, 1;
L_000001e6277e21e0 .part L_000001e6277e2640, 2, 1;
L_000001e6277e2280 .part L_000001e6277e4760, 2, 1;
L_000001e6277e2c80 .part L_000001e6277e3180, 2, 1;
L_000001e6277e2d20 .part L_000001e6277e2640, 3, 1;
L_000001e6277e2dc0 .part L_000001e6277e4760, 3, 1;
L_000001e6277e2e60 .part L_000001e6277e3180, 3, 1;
L_000001e6277e2f00 .part L_000001e6277e2640, 4, 1;
L_000001e6277e37c0 .part L_000001e6277e4760, 4, 1;
L_000001e6277e2fa0 .part L_000001e6277e3180, 4, 1;
LS_000001e6277e3040_0_0 .concat8 [ 1 1 1 1], L_000001e6277fc4e0, L_000001e6277fc2b0, L_000001e6277fc390, L_000001e6277fd190;
LS_000001e6277e3040_0_4 .concat8 [ 1 0 0 0], L_000001e6277fb980;
L_000001e6277e3040 .concat8 [ 4 1 0 0], LS_000001e6277e3040_0_0, LS_000001e6277e3040_0_4;
LS_000001e6277e3180_0_0 .concat8 [ 1 1 1 1], L_000001e627781080, L_000001e6277fcfd0, L_000001e6277fcbe0, L_000001e6277fd040;
LS_000001e6277e3180_0_4 .concat8 [ 1 1 0 0], L_000001e6277fc550, L_000001e6277fc630;
L_000001e6277e3180 .concat8 [ 4 2 0 0], LS_000001e6277e3180_0_0, LS_000001e6277e3180_0_4;
S_000001e627776620 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e627776f80;
 .timescale -9 -12;
P_000001e6275d8620 .param/l "i" 0 5 28, +C4<00>;
S_000001e627776490 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627776620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fca90 .functor NOT 1, L_000001e6277e4800, C4<0>, C4<0>, C4<0>;
L_000001e6277fd430 .functor AND 1, L_000001e6277fca90, L_000001e6277e48a0, C4<1>, C4<1>;
L_000001e6277fc240 .functor NOT 1, L_000001e6277e4800, C4<0>, C4<0>, C4<0>;
L_000001e6277fc710 .functor AND 1, L_000001e6277fc240, L_000001e6277e3360, C4<1>, C4<1>;
L_000001e6277fc320 .functor OR 1, L_000001e6277fd430, L_000001e6277fc710, C4<0>, C4<0>;
L_000001e6277fccc0 .functor AND 1, L_000001e6277e48a0, L_000001e6277e3360, C4<1>, C4<1>;
L_000001e6277fcfd0 .functor OR 1, L_000001e6277fc320, L_000001e6277fccc0, C4<0>, C4<0>;
L_000001e6277fd0b0 .functor XOR 1, L_000001e6277e4800, L_000001e6277e48a0, C4<0>, C4<0>;
L_000001e6277fc4e0 .functor XOR 1, L_000001e6277fd0b0, L_000001e6277e3360, C4<0>, C4<0>;
v000001e627754550_0 .net "Debe", 0 0, L_000001e6277fcfd0;  1 drivers
v000001e627755950_0 .net "Din", 0 0, L_000001e6277e3360;  1 drivers
v000001e6277545f0_0 .net "Dout", 0 0, L_000001e6277fc4e0;  1 drivers
v000001e627755a90_0 .net "Ri", 0 0, L_000001e6277e48a0;  1 drivers
v000001e627754a50_0 .net "Si", 0 0, L_000001e6277e4800;  1 drivers
v000001e627755090_0 .net *"_ivl_0", 0 0, L_000001e6277fca90;  1 drivers
v000001e627754af0_0 .net *"_ivl_10", 0 0, L_000001e6277fccc0;  1 drivers
v000001e627754c30_0 .net *"_ivl_14", 0 0, L_000001e6277fd0b0;  1 drivers
v000001e627755b30_0 .net *"_ivl_2", 0 0, L_000001e6277fd430;  1 drivers
v000001e6277553b0_0 .net *"_ivl_4", 0 0, L_000001e6277fc240;  1 drivers
v000001e627755130_0 .net *"_ivl_6", 0 0, L_000001e6277fc710;  1 drivers
v000001e627755310_0 .net *"_ivl_8", 0 0, L_000001e6277fc320;  1 drivers
S_000001e627777110 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e627776f80;
 .timescale -9 -12;
P_000001e6275d9f20 .param/l "i" 0 5 28, +C4<01>;
S_000001e627777c00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627777110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fba60 .functor NOT 1, L_000001e6277e2b40, C4<0>, C4<0>, C4<0>;
L_000001e6277fc940 .functor AND 1, L_000001e6277fba60, L_000001e6277e2140, C4<1>, C4<1>;
L_000001e6277fc470 .functor NOT 1, L_000001e6277e2b40, C4<0>, C4<0>, C4<0>;
L_000001e6277fc780 .functor AND 1, L_000001e6277fc470, L_000001e6277e2be0, C4<1>, C4<1>;
L_000001e6277fcb70 .functor OR 1, L_000001e6277fc940, L_000001e6277fc780, C4<0>, C4<0>;
L_000001e6277fbad0 .functor AND 1, L_000001e6277e2140, L_000001e6277e2be0, C4<1>, C4<1>;
L_000001e6277fcbe0 .functor OR 1, L_000001e6277fcb70, L_000001e6277fbad0, C4<0>, C4<0>;
L_000001e6277fbc90 .functor XOR 1, L_000001e6277e2b40, L_000001e6277e2140, C4<0>, C4<0>;
L_000001e6277fc2b0 .functor XOR 1, L_000001e6277fbc90, L_000001e6277e2be0, C4<0>, C4<0>;
v000001e627755bd0_0 .net "Debe", 0 0, L_000001e6277fcbe0;  1 drivers
v000001e627755e50_0 .net "Din", 0 0, L_000001e6277e2be0;  1 drivers
v000001e627757a70_0 .net "Dout", 0 0, L_000001e6277fc2b0;  1 drivers
v000001e627758330_0 .net "Ri", 0 0, L_000001e6277e2140;  1 drivers
v000001e627756e90_0 .net "Si", 0 0, L_000001e6277e2b40;  1 drivers
v000001e627756670_0 .net *"_ivl_0", 0 0, L_000001e6277fba60;  1 drivers
v000001e627758790_0 .net *"_ivl_10", 0 0, L_000001e6277fbad0;  1 drivers
v000001e627757e30_0 .net *"_ivl_14", 0 0, L_000001e6277fbc90;  1 drivers
v000001e627756990_0 .net *"_ivl_2", 0 0, L_000001e6277fc940;  1 drivers
v000001e627757cf0_0 .net *"_ivl_4", 0 0, L_000001e6277fc470;  1 drivers
v000001e627757430_0 .net *"_ivl_6", 0 0, L_000001e6277fc780;  1 drivers
v000001e627757ed0_0 .net *"_ivl_8", 0 0, L_000001e6277fcb70;  1 drivers
S_000001e627776940 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e627776f80;
 .timescale -9 -12;
P_000001e6275d9be0 .param/l "i" 0 5 28, +C4<010>;
S_000001e627777d90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627776940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fc860 .functor NOT 1, L_000001e6277e21e0, C4<0>, C4<0>, C4<0>;
L_000001e6277fbe50 .functor AND 1, L_000001e6277fc860, L_000001e6277e2280, C4<1>, C4<1>;
L_000001e6277fbc20 .functor NOT 1, L_000001e6277e21e0, C4<0>, C4<0>, C4<0>;
L_000001e6277fbbb0 .functor AND 1, L_000001e6277fbc20, L_000001e6277e2c80, C4<1>, C4<1>;
L_000001e6277fbd00 .functor OR 1, L_000001e6277fbe50, L_000001e6277fbbb0, C4<0>, C4<0>;
L_000001e6277fc8d0 .functor AND 1, L_000001e6277e2280, L_000001e6277e2c80, C4<1>, C4<1>;
L_000001e6277fd040 .functor OR 1, L_000001e6277fbd00, L_000001e6277fc8d0, C4<0>, C4<0>;
L_000001e6277fc9b0 .functor XOR 1, L_000001e6277e21e0, L_000001e6277e2280, C4<0>, C4<0>;
L_000001e6277fc390 .functor XOR 1, L_000001e6277fc9b0, L_000001e6277e2c80, C4<0>, C4<0>;
v000001e627756210_0 .net "Debe", 0 0, L_000001e6277fd040;  1 drivers
v000001e6277565d0_0 .net "Din", 0 0, L_000001e6277e2c80;  1 drivers
v000001e627756c10_0 .net "Dout", 0 0, L_000001e6277fc390;  1 drivers
v000001e627757390_0 .net "Ri", 0 0, L_000001e6277e2280;  1 drivers
v000001e627756a30_0 .net "Si", 0 0, L_000001e6277e21e0;  1 drivers
v000001e627758470_0 .net *"_ivl_0", 0 0, L_000001e6277fc860;  1 drivers
v000001e627757d90_0 .net *"_ivl_10", 0 0, L_000001e6277fc8d0;  1 drivers
v000001e627756fd0_0 .net *"_ivl_14", 0 0, L_000001e6277fc9b0;  1 drivers
v000001e627757890_0 .net *"_ivl_2", 0 0, L_000001e6277fbe50;  1 drivers
v000001e627756710_0 .net *"_ivl_4", 0 0, L_000001e6277fbc20;  1 drivers
v000001e6277574d0_0 .net *"_ivl_6", 0 0, L_000001e6277fbbb0;  1 drivers
v000001e627757610_0 .net *"_ivl_8", 0 0, L_000001e6277fbd00;  1 drivers
S_000001e627776ad0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e627776f80;
 .timescale -9 -12;
P_000001e6275da220 .param/l "i" 0 5 28, +C4<011>;
S_000001e6277740a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627776ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fd3c0 .functor NOT 1, L_000001e6277e2d20, C4<0>, C4<0>, C4<0>;
L_000001e6277fcc50 .functor AND 1, L_000001e6277fd3c0, L_000001e6277e2dc0, C4<1>, C4<1>;
L_000001e6277fce80 .functor NOT 1, L_000001e6277e2d20, C4<0>, C4<0>, C4<0>;
L_000001e6277fd120 .functor AND 1, L_000001e6277fce80, L_000001e6277e2e60, C4<1>, C4<1>;
L_000001e6277fca20 .functor OR 1, L_000001e6277fcc50, L_000001e6277fd120, C4<0>, C4<0>;
L_000001e6277fcef0 .functor AND 1, L_000001e6277e2dc0, L_000001e6277e2e60, C4<1>, C4<1>;
L_000001e6277fc550 .functor OR 1, L_000001e6277fca20, L_000001e6277fcef0, C4<0>, C4<0>;
L_000001e6277fc5c0 .functor XOR 1, L_000001e6277e2d20, L_000001e6277e2dc0, C4<0>, C4<0>;
L_000001e6277fd190 .functor XOR 1, L_000001e6277fc5c0, L_000001e6277e2e60, C4<0>, C4<0>;
v000001e627758830_0 .net "Debe", 0 0, L_000001e6277fc550;  1 drivers
v000001e627757570_0 .net "Din", 0 0, L_000001e6277e2e60;  1 drivers
v000001e6277585b0_0 .net "Dout", 0 0, L_000001e6277fd190;  1 drivers
v000001e627757b10_0 .net "Ri", 0 0, L_000001e6277e2dc0;  1 drivers
v000001e627757c50_0 .net "Si", 0 0, L_000001e6277e2d20;  1 drivers
v000001e6277567b0_0 .net *"_ivl_0", 0 0, L_000001e6277fd3c0;  1 drivers
v000001e627757f70_0 .net *"_ivl_10", 0 0, L_000001e6277fcef0;  1 drivers
v000001e627756ad0_0 .net *"_ivl_14", 0 0, L_000001e6277fc5c0;  1 drivers
v000001e627756850_0 .net *"_ivl_2", 0 0, L_000001e6277fcc50;  1 drivers
v000001e6277576b0_0 .net *"_ivl_4", 0 0, L_000001e6277fce80;  1 drivers
v000001e6277568f0_0 .net *"_ivl_6", 0 0, L_000001e6277fd120;  1 drivers
v000001e627757750_0 .net *"_ivl_8", 0 0, L_000001e6277fca20;  1 drivers
S_000001e627774230 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e627776f80;
 .timescale -9 -12;
P_000001e6275d9ce0 .param/l "i" 0 5 28, +C4<0100>;
S_000001e6277743c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627774230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fd4a0 .functor NOT 1, L_000001e6277e2f00, C4<0>, C4<0>, C4<0>;
L_000001e6277fd200 .functor AND 1, L_000001e6277fd4a0, L_000001e6277e37c0, C4<1>, C4<1>;
L_000001e6277fcf60 .functor NOT 1, L_000001e6277e2f00, C4<0>, C4<0>, C4<0>;
L_000001e6277fd270 .functor AND 1, L_000001e6277fcf60, L_000001e6277e2fa0, C4<1>, C4<1>;
L_000001e6277fb910 .functor OR 1, L_000001e6277fd200, L_000001e6277fd270, C4<0>, C4<0>;
L_000001e6277fd2e0 .functor AND 1, L_000001e6277e37c0, L_000001e6277e2fa0, C4<1>, C4<1>;
L_000001e6277fc630 .functor OR 1, L_000001e6277fb910, L_000001e6277fd2e0, C4<0>, C4<0>;
L_000001e6277fd350 .functor XOR 1, L_000001e6277e2f00, L_000001e6277e37c0, C4<0>, C4<0>;
L_000001e6277fb980 .functor XOR 1, L_000001e6277fd350, L_000001e6277e2fa0, C4<0>, C4<0>;
v000001e627756490_0 .net "Debe", 0 0, L_000001e6277fc630;  1 drivers
v000001e6277563f0_0 .net "Din", 0 0, L_000001e6277e2fa0;  1 drivers
v000001e6277579d0_0 .net "Dout", 0 0, L_000001e6277fb980;  1 drivers
v000001e627756b70_0 .net "Ri", 0 0, L_000001e6277e37c0;  1 drivers
v000001e627757bb0_0 .net "Si", 0 0, L_000001e6277e2f00;  1 drivers
v000001e627756f30_0 .net *"_ivl_0", 0 0, L_000001e6277fd4a0;  1 drivers
v000001e627756350_0 .net *"_ivl_10", 0 0, L_000001e6277fd2e0;  1 drivers
v000001e627756cb0_0 .net *"_ivl_14", 0 0, L_000001e6277fd350;  1 drivers
v000001e627758010_0 .net *"_ivl_2", 0 0, L_000001e6277fd200;  1 drivers
v000001e6277580b0_0 .net *"_ivl_4", 0 0, L_000001e6277fcf60;  1 drivers
v000001e6277577f0_0 .net *"_ivl_6", 0 0, L_000001e6277fd270;  1 drivers
v000001e627756d50_0 .net *"_ivl_8", 0 0, L_000001e6277fb910;  1 drivers
S_000001e627776170 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000001e627719870;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001e62771bd10 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001e62771bd48 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001e62771bd80 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001e62775b030_0 .net "Debe", 5 0, L_000001e6277e62e0;  1 drivers
v000001e627759af0_0 .net "F", 4 0, L_000001e6277e53e0;  alias, 1 drivers
v000001e627759c30_0 .net "R", 4 0, L_000001e6277e2640;  alias, 1 drivers
v000001e62775aa90_0 .net "S", 4 0, L_000001e6277e4760;  alias, 1 drivers
L_000001e6277810c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e62775abd0_0 .net/2u *"_ivl_39", 0 0, L_000001e6277810c8;  1 drivers
L_000001e6277e3220 .part L_000001e6277e4760, 0, 1;
L_000001e6277e3400 .part L_000001e6277e2640, 0, 1;
L_000001e6277e34a0 .part L_000001e6277e62e0, 0, 1;
L_000001e6277e35e0 .part L_000001e6277e4760, 1, 1;
L_000001e6277e6100 .part L_000001e6277e2640, 1, 1;
L_000001e6277e6ce0 .part L_000001e6277e62e0, 1, 1;
L_000001e6277e5160 .part L_000001e6277e4760, 2, 1;
L_000001e6277e6240 .part L_000001e6277e2640, 2, 1;
L_000001e6277e5700 .part L_000001e6277e62e0, 2, 1;
L_000001e6277e57a0 .part L_000001e6277e4760, 3, 1;
L_000001e6277e5200 .part L_000001e6277e2640, 3, 1;
L_000001e6277e6560 .part L_000001e6277e62e0, 3, 1;
L_000001e6277e6600 .part L_000001e6277e4760, 4, 1;
L_000001e6277e6740 .part L_000001e6277e2640, 4, 1;
L_000001e6277e6380 .part L_000001e6277e62e0, 4, 1;
LS_000001e6277e53e0_0_0 .concat8 [ 1 1 1 1], L_000001e627813c60, L_000001e6278126f0, L_000001e627812920, L_000001e627813cd0;
LS_000001e6277e53e0_0_4 .concat8 [ 1 0 0 0], L_000001e627812d80;
L_000001e6277e53e0 .concat8 [ 4 1 0 0], LS_000001e6277e53e0_0_0, LS_000001e6277e53e0_0_4;
LS_000001e6277e62e0_0_0 .concat8 [ 1 1 1 1], L_000001e6277810c8, L_000001e627812370, L_000001e627813560, L_000001e627813a30;
LS_000001e6277e62e0_0_4 .concat8 [ 1 1 0 0], L_000001e627813090, L_000001e627813870;
L_000001e6277e62e0 .concat8 [ 4 2 0 0], LS_000001e6277e62e0_0_0, LS_000001e6277e62e0_0_4;
S_000001e6277754f0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e627776170;
 .timescale -9 -12;
P_000001e6275d9560 .param/l "i" 0 5 28, +C4<00>;
S_000001e627777750 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6277754f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6277fcda0 .functor NOT 1, L_000001e6277e3220, C4<0>, C4<0>, C4<0>;
L_000001e6277fbd70 .functor AND 1, L_000001e6277fcda0, L_000001e6277e3400, C4<1>, C4<1>;
L_000001e6277fbde0 .functor NOT 1, L_000001e6277e3220, C4<0>, C4<0>, C4<0>;
L_000001e6277fa720 .functor AND 1, L_000001e6277fbde0, L_000001e6277e34a0, C4<1>, C4<1>;
L_000001e627812b50 .functor OR 1, L_000001e6277fbd70, L_000001e6277fa720, C4<0>, C4<0>;
L_000001e627812610 .functor AND 1, L_000001e6277e3400, L_000001e6277e34a0, C4<1>, C4<1>;
L_000001e627812370 .functor OR 1, L_000001e627812b50, L_000001e627812610, C4<0>, C4<0>;
L_000001e6278134f0 .functor XOR 1, L_000001e6277e3220, L_000001e6277e3400, C4<0>, C4<0>;
L_000001e627813c60 .functor XOR 1, L_000001e6278134f0, L_000001e6277e34a0, C4<0>, C4<0>;
v000001e6277581f0_0 .net "Debe", 0 0, L_000001e627812370;  1 drivers
v000001e6277560d0_0 .net "Din", 0 0, L_000001e6277e34a0;  1 drivers
v000001e627758290_0 .net "Dout", 0 0, L_000001e627813c60;  1 drivers
v000001e6277583d0_0 .net "Ri", 0 0, L_000001e6277e3400;  1 drivers
v000001e627758510_0 .net "Si", 0 0, L_000001e6277e3220;  1 drivers
v000001e627756170_0 .net *"_ivl_0", 0 0, L_000001e6277fcda0;  1 drivers
v000001e627758650_0 .net *"_ivl_10", 0 0, L_000001e627812610;  1 drivers
v000001e6277586f0_0 .net *"_ivl_14", 0 0, L_000001e6278134f0;  1 drivers
v000001e627757070_0 .net *"_ivl_2", 0 0, L_000001e6277fbd70;  1 drivers
v000001e627757110_0 .net *"_ivl_4", 0 0, L_000001e6277fbde0;  1 drivers
v000001e6277571b0_0 .net *"_ivl_6", 0 0, L_000001e6277fa720;  1 drivers
v000001e627757250_0 .net *"_ivl_8", 0 0, L_000001e627812b50;  1 drivers
S_000001e627776300 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e627776170;
 .timescale -9 -12;
P_000001e6275d95a0 .param/l "i" 0 5 28, +C4<01>;
S_000001e627774550 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627776300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627812990 .functor NOT 1, L_000001e6277e35e0, C4<0>, C4<0>, C4<0>;
L_000001e627813020 .functor AND 1, L_000001e627812990, L_000001e6277e6100, C4<1>, C4<1>;
L_000001e6278136b0 .functor NOT 1, L_000001e6277e35e0, C4<0>, C4<0>, C4<0>;
L_000001e627812bc0 .functor AND 1, L_000001e6278136b0, L_000001e6277e6ce0, C4<1>, C4<1>;
L_000001e6278133a0 .functor OR 1, L_000001e627813020, L_000001e627812bc0, C4<0>, C4<0>;
L_000001e627813170 .functor AND 1, L_000001e6277e6100, L_000001e6277e6ce0, C4<1>, C4<1>;
L_000001e627813560 .functor OR 1, L_000001e6278133a0, L_000001e627813170, C4<0>, C4<0>;
L_000001e627812680 .functor XOR 1, L_000001e6277e35e0, L_000001e6277e6100, C4<0>, C4<0>;
L_000001e6278126f0 .functor XOR 1, L_000001e627812680, L_000001e6277e6ce0, C4<0>, C4<0>;
v000001e6277572f0_0 .net "Debe", 0 0, L_000001e627813560;  1 drivers
v000001e627758fb0_0 .net "Din", 0 0, L_000001e6277e6ce0;  1 drivers
v000001e627758bf0_0 .net "Dout", 0 0, L_000001e6278126f0;  1 drivers
v000001e627758c90_0 .net "Ri", 0 0, L_000001e6277e6100;  1 drivers
v000001e62775ab30_0 .net "Si", 0 0, L_000001e6277e35e0;  1 drivers
v000001e627759ff0_0 .net *"_ivl_0", 0 0, L_000001e627812990;  1 drivers
v000001e627759550_0 .net *"_ivl_10", 0 0, L_000001e627813170;  1 drivers
v000001e62775a770_0 .net *"_ivl_14", 0 0, L_000001e627812680;  1 drivers
v000001e627759eb0_0 .net *"_ivl_2", 0 0, L_000001e627813020;  1 drivers
v000001e627759230_0 .net *"_ivl_4", 0 0, L_000001e6278136b0;  1 drivers
v000001e62775a810_0 .net *"_ivl_6", 0 0, L_000001e627812bc0;  1 drivers
v000001e627758e70_0 .net *"_ivl_8", 0 0, L_000001e6278133a0;  1 drivers
S_000001e6277778e0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e627776170;
 .timescale -9 -12;
P_000001e6275dad20 .param/l "i" 0 5 28, +C4<010>;
S_000001e627775e50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e6277778e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e6278135d0 .functor NOT 1, L_000001e6277e5160, C4<0>, C4<0>, C4<0>;
L_000001e627812220 .functor AND 1, L_000001e6278135d0, L_000001e6277e6240, C4<1>, C4<1>;
L_000001e627812760 .functor NOT 1, L_000001e6277e5160, C4<0>, C4<0>, C4<0>;
L_000001e627812c30 .functor AND 1, L_000001e627812760, L_000001e6277e5700, C4<1>, C4<1>;
L_000001e6278132c0 .functor OR 1, L_000001e627812220, L_000001e627812c30, C4<0>, C4<0>;
L_000001e6278131e0 .functor AND 1, L_000001e6277e6240, L_000001e6277e5700, C4<1>, C4<1>;
L_000001e627813a30 .functor OR 1, L_000001e6278132c0, L_000001e6278131e0, C4<0>, C4<0>;
L_000001e627813790 .functor XOR 1, L_000001e6277e5160, L_000001e6277e6240, C4<0>, C4<0>;
L_000001e627812920 .functor XOR 1, L_000001e627813790, L_000001e6277e5700, C4<0>, C4<0>;
v000001e62775ae50_0 .net "Debe", 0 0, L_000001e627813a30;  1 drivers
v000001e62775a090_0 .net "Din", 0 0, L_000001e6277e5700;  1 drivers
v000001e62775a450_0 .net "Dout", 0 0, L_000001e627812920;  1 drivers
v000001e627759410_0 .net "Ri", 0 0, L_000001e6277e6240;  1 drivers
v000001e627759b90_0 .net "Si", 0 0, L_000001e6277e5160;  1 drivers
v000001e6277595f0_0 .net *"_ivl_0", 0 0, L_000001e6278135d0;  1 drivers
v000001e627759e10_0 .net *"_ivl_10", 0 0, L_000001e6278131e0;  1 drivers
v000001e627759730_0 .net *"_ivl_14", 0 0, L_000001e627813790;  1 drivers
v000001e6277590f0_0 .net *"_ivl_2", 0 0, L_000001e627812220;  1 drivers
v000001e627759f50_0 .net *"_ivl_4", 0 0, L_000001e627812760;  1 drivers
v000001e62775a130_0 .net *"_ivl_6", 0 0, L_000001e627812c30;  1 drivers
v000001e62775a950_0 .net *"_ivl_8", 0 0, L_000001e6278132c0;  1 drivers
S_000001e627775cc0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e627776170;
 .timescale -9 -12;
P_000001e6275db220 .param/l "i" 0 5 28, +C4<011>;
S_000001e627775360 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627775cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627812fb0 .functor NOT 1, L_000001e6277e57a0, C4<0>, C4<0>, C4<0>;
L_000001e627812d10 .functor AND 1, L_000001e627812fb0, L_000001e6277e5200, C4<1>, C4<1>;
L_000001e6278127d0 .functor NOT 1, L_000001e6277e57a0, C4<0>, C4<0>, C4<0>;
L_000001e627813410 .functor AND 1, L_000001e6278127d0, L_000001e6277e6560, C4<1>, C4<1>;
L_000001e627812300 .functor OR 1, L_000001e627812d10, L_000001e627813410, C4<0>, C4<0>;
L_000001e627812530 .functor AND 1, L_000001e6277e5200, L_000001e6277e6560, C4<1>, C4<1>;
L_000001e627813090 .functor OR 1, L_000001e627812300, L_000001e627812530, C4<0>, C4<0>;
L_000001e627813b10 .functor XOR 1, L_000001e6277e57a0, L_000001e6277e5200, C4<0>, C4<0>;
L_000001e627813cd0 .functor XOR 1, L_000001e627813b10, L_000001e6277e6560, C4<0>, C4<0>;
v000001e627758d30_0 .net "Debe", 0 0, L_000001e627813090;  1 drivers
v000001e62775a1d0_0 .net "Din", 0 0, L_000001e6277e6560;  1 drivers
v000001e627759050_0 .net "Dout", 0 0, L_000001e627813cd0;  1 drivers
v000001e627758dd0_0 .net "Ri", 0 0, L_000001e6277e5200;  1 drivers
v000001e627759690_0 .net "Si", 0 0, L_000001e6277e57a0;  1 drivers
v000001e627759910_0 .net *"_ivl_0", 0 0, L_000001e627812fb0;  1 drivers
v000001e62775ad10_0 .net *"_ivl_10", 0 0, L_000001e627812530;  1 drivers
v000001e62775aef0_0 .net *"_ivl_14", 0 0, L_000001e627813b10;  1 drivers
v000001e627759870_0 .net *"_ivl_2", 0 0, L_000001e627812d10;  1 drivers
v000001e6277594b0_0 .net *"_ivl_4", 0 0, L_000001e6278127d0;  1 drivers
v000001e62775a6d0_0 .net *"_ivl_6", 0 0, L_000001e627813410;  1 drivers
v000001e62775a9f0_0 .net *"_ivl_8", 0 0, L_000001e627812300;  1 drivers
S_000001e627775680 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e627776170;
 .timescale -9 -12;
P_000001e6275da360 .param/l "i" 0 5 28, +C4<0100>;
S_000001e627776df0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e627775680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e627813640 .functor NOT 1, L_000001e6277e6600, C4<0>, C4<0>, C4<0>;
L_000001e627812140 .functor AND 1, L_000001e627813640, L_000001e6277e6740, C4<1>, C4<1>;
L_000001e627813330 .functor NOT 1, L_000001e6277e6600, C4<0>, C4<0>, C4<0>;
L_000001e627813720 .functor AND 1, L_000001e627813330, L_000001e6277e6380, C4<1>, C4<1>;
L_000001e6278123e0 .functor OR 1, L_000001e627812140, L_000001e627813720, C4<0>, C4<0>;
L_000001e627813800 .functor AND 1, L_000001e6277e6740, L_000001e6277e6380, C4<1>, C4<1>;
L_000001e627813870 .functor OR 1, L_000001e6278123e0, L_000001e627813800, C4<0>, C4<0>;
L_000001e6278139c0 .functor XOR 1, L_000001e6277e6600, L_000001e6277e6740, C4<0>, C4<0>;
L_000001e627812d80 .functor XOR 1, L_000001e6278139c0, L_000001e6277e6380, C4<0>, C4<0>;
v000001e6277597d0_0 .net "Debe", 0 0, L_000001e627813870;  1 drivers
v000001e627758f10_0 .net "Din", 0 0, L_000001e6277e6380;  1 drivers
v000001e62775af90_0 .net "Dout", 0 0, L_000001e627812d80;  1 drivers
v000001e62775a630_0 .net "Ri", 0 0, L_000001e6277e6740;  1 drivers
v000001e62775ac70_0 .net "Si", 0 0, L_000001e6277e6600;  1 drivers
v000001e6277592d0_0 .net *"_ivl_0", 0 0, L_000001e627813640;  1 drivers
v000001e62775a8b0_0 .net *"_ivl_10", 0 0, L_000001e627813800;  1 drivers
v000001e627759190_0 .net *"_ivl_14", 0 0, L_000001e6278139c0;  1 drivers
v000001e627759370_0 .net *"_ivl_2", 0 0, L_000001e627812140;  1 drivers
v000001e6277599b0_0 .net *"_ivl_4", 0 0, L_000001e627813330;  1 drivers
v000001e627759a50_0 .net *"_ivl_6", 0 0, L_000001e627813720;  1 drivers
v000001e62775a270_0 .net *"_ivl_8", 0 0, L_000001e6278123e0;  1 drivers
S_000001e6277746e0 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001e62771bb00 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001e62771bb38 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001e62771bb70 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001e627827ab0 .functor NOT 1, L_000001e6277f7220, C4<0>, C4<0>, C4<0>;
L_000001e62782a440 .functor AND 1, L_000001e627827ab0, L_000001e6277f6960, C4<1>, C4<1>;
L_000001e627829db0 .functor AND 1, L_000001e62782a440, L_000001e6277f6460, C4<1>, C4<1>;
L_000001e627829100 .functor AND 1, L_000001e6277f7220, L_000001e6277f79a0, C4<1>, C4<1>;
L_000001e627829170 .functor AND 1, L_000001e627829100, L_000001e6277f7ae0, C4<1>, C4<1>;
v000001e62775e0f0_0 .net "Exp", 4 0, L_000001e6277f7a40;  1 drivers
v000001e62775f4f0_0 .net "Man", 9 0, L_000001e6277f68c0;  1 drivers
v000001e62775f770_0 .net *"_ivl_10", 0 0, L_000001e62782a440;  1 drivers
v000001e62775ff90_0 .net *"_ivl_13", 0 0, L_000001e6277f6460;  1 drivers
v000001e62775e9b0_0 .net *"_ivl_17", 0 0, L_000001e6277f79a0;  1 drivers
v000001e62775ee10_0 .net *"_ivl_18", 0 0, L_000001e627829100;  1 drivers
v000001e62775e050_0 .net *"_ivl_21", 0 0, L_000001e6277f7ae0;  1 drivers
v000001e62775f810_0 .net *"_ivl_6", 0 0, L_000001e627827ab0;  1 drivers
v000001e62775f310_0 .net *"_ivl_9", 0 0, L_000001e6277f6960;  1 drivers
v000001e62775e370_0 .net "is_negInf", 0 0, L_000001e627829170;  alias, 1 drivers
v000001e62775fef0_0 .net "is_posInf", 0 0, L_000001e627829db0;  alias, 1 drivers
v000001e62775eaf0_0 .net "sign", 0 0, L_000001e6277f7220;  1 drivers
v000001e62775f450_0 .net "value", 15 0, v000001e6277454b0_0;  alias, 1 drivers
L_000001e6277f7220 .part v000001e6277454b0_0, 15, 1;
L_000001e6277f7a40 .part v000001e6277454b0_0, 10, 5;
L_000001e6277f68c0 .part v000001e6277454b0_0, 0, 10;
L_000001e6277f6960 .reduce/and L_000001e6277f7a40;
L_000001e6277f6460 .reduce/nor L_000001e6277f68c0;
L_000001e6277f79a0 .reduce/and L_000001e6277f7a40;
L_000001e6277f7ae0 .reduce/nor L_000001e6277f68c0;
S_000001e6277767b0 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001e62771bdc0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001e62771bdf8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001e62771be30 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001e627827b90 .functor NOT 1, L_000001e6277f5b00, C4<0>, C4<0>, C4<0>;
L_000001e627827c00 .functor AND 1, L_000001e627827b90, L_000001e6277f7fe0, C4<1>, C4<1>;
L_000001e6278271f0 .functor AND 1, L_000001e627827c00, L_000001e6277f6140, C4<1>, C4<1>;
L_000001e627827260 .functor AND 1, L_000001e6277f5b00, L_000001e6277f6be0, C4<1>, C4<1>;
L_000001e627827340 .functor AND 1, L_000001e627827260, L_000001e6277f6280, C4<1>, C4<1>;
v000001e62775f8b0_0 .net "Exp", 4 0, L_000001e6277f6f00;  1 drivers
v000001e62775e730_0 .net "Man", 9 0, L_000001e6277f63c0;  1 drivers
v000001e62775d8d0_0 .net *"_ivl_10", 0 0, L_000001e627827c00;  1 drivers
v000001e62775de70_0 .net *"_ivl_13", 0 0, L_000001e6277f6140;  1 drivers
v000001e62775f630_0 .net *"_ivl_17", 0 0, L_000001e6277f6be0;  1 drivers
v000001e62775fb30_0 .net *"_ivl_18", 0 0, L_000001e627827260;  1 drivers
v000001e627760030_0 .net *"_ivl_21", 0 0, L_000001e6277f6280;  1 drivers
v000001e62775fa90_0 .net *"_ivl_6", 0 0, L_000001e627827b90;  1 drivers
v000001e62775f1d0_0 .net *"_ivl_9", 0 0, L_000001e6277f7fe0;  1 drivers
v000001e62775f590_0 .net "is_negInf", 0 0, L_000001e627827340;  alias, 1 drivers
v000001e62775f950_0 .net "is_posInf", 0 0, L_000001e6278271f0;  alias, 1 drivers
v000001e62775e910_0 .net "sign", 0 0, L_000001e6277f5b00;  1 drivers
v000001e62775f3b0_0 .net "value", 15 0, v000001e627744ab0_0;  alias, 1 drivers
L_000001e6277f5b00 .part v000001e627744ab0_0, 15, 1;
L_000001e6277f6f00 .part v000001e627744ab0_0, 10, 5;
L_000001e6277f63c0 .part v000001e627744ab0_0, 0, 10;
L_000001e6277f7fe0 .reduce/and L_000001e6277f6f00;
L_000001e6277f6140 .reduce/nor L_000001e6277f63c0;
L_000001e6277f6be0 .reduce/and L_000001e6277f6f00;
L_000001e6277f6280 .reduce/nor L_000001e6277f63c0;
S_000001e627775fe0 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001e62771b210 .param/l "BS" 0 8 54, +C4<00000000000000000000000000001111>;
P_000001e62771b248 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000100>;
P_000001e62771b280 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000001001>;
L_000001e627829e20 .functor AND 1, L_000001e6277f7e00, L_000001e6277f7400, C4<1>, C4<1>;
v000001e62775fd10_0 .net "Exp", 4 0, L_000001e6277f6820;  1 drivers
v000001e62775eff0_0 .net "InvalidVal", 0 0, L_000001e627829e20;  alias, 1 drivers
v000001e62775ddd0_0 .net "Man", 9 0, L_000001e6277f6320;  1 drivers
v000001e62775dc90_0 .net *"_ivl_7", 0 0, L_000001e6277f7e00;  1 drivers
v000001e62775f270_0 .net *"_ivl_9", 0 0, L_000001e6277f7400;  1 drivers
v000001e62775fbd0_0 .net "sign", 0 0, L_000001e6277f7b80;  1 drivers
v000001e62775e690_0 .net "value", 15 0, v000001e627744ab0_0;  alias, 1 drivers
L_000001e6277f7b80 .part v000001e627744ab0_0, 15, 1;
L_000001e6277f6820 .part v000001e627744ab0_0, 10, 5;
L_000001e6277f6320 .part v000001e627744ab0_0, 0, 10;
L_000001e6277f7e00 .reduce/and L_000001e6277f6820;
L_000001e6277f7400 .reduce/or L_000001e6277f6320;
S_000001e6277775c0 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001e62771bf20 .param/l "BS" 0 8 54, +C4<00000000000000000000000000001111>;
P_000001e62771bf58 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000100>;
P_000001e62771bf90 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000001001>;
L_000001e627829f00 .functor AND 1, L_000001e6277f6c80, L_000001e6277f7c20, C4<1>, C4<1>;
v000001e62775f9f0_0 .net "Exp", 4 0, L_000001e6277f6640;  1 drivers
v000001e62775dd30_0 .net "InvalidVal", 0 0, L_000001e627829f00;  alias, 1 drivers
v000001e62775df10_0 .net "Man", 9 0, L_000001e6277f6780;  1 drivers
v000001e62775fc70_0 .net *"_ivl_7", 0 0, L_000001e6277f6c80;  1 drivers
v000001e62775e190_0 .net *"_ivl_9", 0 0, L_000001e6277f7c20;  1 drivers
v000001e62775f090_0 .net "sign", 0 0, L_000001e6277f77c0;  1 drivers
v000001e62775e7d0_0 .net "value", 15 0, v000001e6277454b0_0;  alias, 1 drivers
L_000001e6277f77c0 .part v000001e6277454b0_0, 15, 1;
L_000001e6277f6640 .part v000001e6277454b0_0, 10, 5;
L_000001e6277f6780 .part v000001e6277454b0_0, 0, 10;
L_000001e6277f6c80 .reduce/and L_000001e6277f6640;
L_000001e6277f7c20 .reduce/or L_000001e6277f6780;
S_000001e627775810 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_000001e6276a2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 16 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000001e62771b160 .param/l "BS" 0 10 76, +C4<00000000000000000000000000001111>;
P_000001e62771b198 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000100>;
P_000001e62771b1d0 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000001001>;
L_000001e6276594a0 .functor XOR 1, L_000001e627745a50, L_000001e627748bb0, C4<0>, C4<0>;
L_000001e6276593c0 .functor BUFZ 1, v000001e6277436b0_0, C4<0>, C4<0>, C4<0>;
L_000001e627659270 .functor BUFZ 1, v000001e627744830_0, C4<0>, C4<0>, C4<0>;
L_000001e627659f90 .functor BUFZ 1, v000001e6277443d0_0, C4<0>, C4<0>, C4<0>;
v000001e627744650_0 .net "a", 15 0, v000001e627744ab0_0;  alias, 1 drivers
v000001e627743a70_0 .net "a_denorm", 0 0, L_000001e627659c10;  1 drivers
v000001e627742e90_0 .net "a_inf", 0 0, L_000001e62765a0e0;  1 drivers
v000001e627742350_0 .net "a_nan", 0 0, L_000001e627659eb0;  1 drivers
v000001e627743d90_0 .net "a_normal", 0 0, L_000001e627658e80;  1 drivers
v000001e627742a30_0 .net "a_sign", 0 0, L_000001e627745a50;  1 drivers
v000001e6277440b0_0 .net "a_zero", 0 0, L_000001e62765a150;  1 drivers
v000001e627743b10_0 .net "b", 15 0, v000001e6277454b0_0;  alias, 1 drivers
v000001e627742c10_0 .net "b_denorm", 0 0, L_000001e627659890;  1 drivers
v000001e627743ed0_0 .net "b_inf", 0 0, L_000001e627659350;  1 drivers
v000001e627742990_0 .net "b_nan", 0 0, L_000001e627659660;  1 drivers
v000001e627744790_0 .net "b_normal", 0 0, L_000001e627658f60;  1 drivers
v000001e627743e30_0 .net "b_sign", 0 0, L_000001e627748bb0;  1 drivers
v000001e627742fd0_0 .net "b_zero", 0 0, L_000001e627659190;  1 drivers
v000001e627743f70_0 .net "div_by_zero", 0 0, L_000001e627659f90;  alias, 1 drivers
v000001e6277443d0_0 .var "div_zero", 0 0;
v000001e627744830_0 .var "invalid", 0 0;
v000001e6277434d0_0 .net "invalid_op", 0 0, L_000001e627659270;  alias, 1 drivers
v000001e6277436b0_0 .var "is_special", 0 0;
v000001e627744010_0 .net "is_special_case", 0 0, L_000001e6276593c0;  alias, 1 drivers
v000001e6277422b0_0 .net "neg_inf", 15 0, L_000001e6277496f0;  1 drivers
v000001e627742490_0 .net "neg_zero", 15 0, L_000001e627747710;  1 drivers
v000001e627743c50_0 .net "op", 1 0, v000001e627745730_0;  alias, 1 drivers
v000001e6277446f0_0 .net "pos_inf", 15 0, L_000001e6277477b0;  1 drivers
v000001e627744150_0 .net "pos_zero", 15 0, L_000001e627749330;  1 drivers
v000001e6277441f0_0 .net "qnan", 15 0, L_000001e627748750;  1 drivers
v000001e627744290_0 .var "result", 15 0;
v000001e627744330_0 .net "result_sign", 0 0, L_000001e6276594a0;  1 drivers
v000001e6277425d0_0 .net "signed_inf_a", 15 0, L_000001e627749790;  1 drivers
v000001e627742d50_0 .net "signed_zero_a", 15 0, L_000001e6277478f0;  1 drivers
v000001e627744510_0 .net "snan", 15 0, L_000001e6277472b0;  1 drivers
v000001e627743570_0 .net "special_result", 15 0, v000001e627744290_0;  alias, 1 drivers
E_000001e6275da9a0/0 .event anyedge, v000001e627760ad0_0, v000001e627760c10_0, v000001e627743cf0_0, v000001e627743c50_0;
E_000001e6275da9a0/1 .event anyedge, v000001e6277603f0_0, v000001e627761070_0, v000001e627761d90_0, v000001e627760d50_0;
E_000001e6275da9a0/2 .event anyedge, v000001e627742210_0, v000001e62770c720_0, v000001e62770c5e0_0, v000001e6277608f0_0;
E_000001e6275da9a0/3 .event anyedge, v000001e627761110_0, v000001e627743bb0_0, v000001e627744470_0, v000001e627761430_0;
E_000001e6275da9a0/4 .event anyedge, v000001e627760b70_0, v000001e627744330_0, v000001e627743890_0, v000001e627743930_0;
E_000001e6275da9a0 .event/or E_000001e6275da9a0/0, E_000001e6275da9a0/1, E_000001e6275da9a0/2, E_000001e6275da9a0/3, E_000001e6275da9a0/4;
S_000001e627774d20 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000001e627775810;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001e62771b370 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_000001e62771b3a8 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001e62771b3e0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001e62765a150 .functor AND 1, L_000001e627745af0, L_000001e627745b90, C4<1>, C4<1>;
L_000001e627659c10 .functor AND 1, L_000001e627745c30, L_000001e627748e30, C4<1>, C4<1>;
L_000001e627658e80 .functor AND 1, L_000001e6277486b0, L_000001e627748070, C4<1>, C4<1>;
L_000001e62765a0e0 .functor AND 1, L_000001e627747c10, L_000001e627747d50, C4<1>, C4<1>;
L_000001e627659eb0 .functor AND 1, L_000001e627748110, L_000001e627748390, C4<1>, C4<1>;
L_000001e6277800c0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e62775e230_0 .net/2u *"_ivl_10", 9 0, L_000001e6277800c0;  1 drivers
v000001e62775e410_0 .net *"_ivl_12", 0 0, L_000001e627745b90;  1 drivers
L_000001e627780108 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e62775fdb0_0 .net/2u *"_ivl_16", 4 0, L_000001e627780108;  1 drivers
v000001e62775db50_0 .net *"_ivl_18", 0 0, L_000001e627745c30;  1 drivers
L_000001e627780150 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e62775fe50_0 .net/2u *"_ivl_20", 9 0, L_000001e627780150;  1 drivers
v000001e62775e4b0_0 .net *"_ivl_22", 0 0, L_000001e627748e30;  1 drivers
L_000001e627780198 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e62775d970_0 .net/2u *"_ivl_26", 4 0, L_000001e627780198;  1 drivers
v000001e62775da10_0 .net *"_ivl_28", 0 0, L_000001e6277486b0;  1 drivers
L_000001e6277801e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e62775e550_0 .net/2u *"_ivl_30", 4 0, L_000001e6277801e0;  1 drivers
v000001e62775f130_0 .net *"_ivl_32", 0 0, L_000001e627748070;  1 drivers
L_000001e627780228 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e62775dab0_0 .net/2u *"_ivl_36", 4 0, L_000001e627780228;  1 drivers
v000001e62775ecd0_0 .net *"_ivl_38", 0 0, L_000001e627747c10;  1 drivers
L_000001e627780270 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e62775e5f0_0 .net/2u *"_ivl_40", 9 0, L_000001e627780270;  1 drivers
v000001e62775e870_0 .net *"_ivl_42", 0 0, L_000001e627747d50;  1 drivers
L_000001e6277802b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e62775ea50_0 .net/2u *"_ivl_46", 4 0, L_000001e6277802b8;  1 drivers
v000001e62775eb90_0 .net *"_ivl_48", 0 0, L_000001e627748110;  1 drivers
L_000001e627780300 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e62775ed70_0 .net/2u *"_ivl_50", 9 0, L_000001e627780300;  1 drivers
v000001e62775eeb0_0 .net *"_ivl_52", 0 0, L_000001e627748390;  1 drivers
L_000001e627780078 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e62775ef50_0 .net/2u *"_ivl_6", 4 0, L_000001e627780078;  1 drivers
v000001e627761ed0_0 .net *"_ivl_8", 0 0, L_000001e627745af0;  1 drivers
v000001e627761b10_0 .net "exp", 4 0, L_000001e627745870;  1 drivers
v000001e627761430_0 .net "is_denorm", 0 0, L_000001e627659c10;  alias, 1 drivers
v000001e6277603f0_0 .net "is_inf", 0 0, L_000001e62765a0e0;  alias, 1 drivers
v000001e627760ad0_0 .net "is_nan", 0 0, L_000001e627659eb0;  alias, 1 drivers
v000001e627761890_0 .net "is_normal", 0 0, L_000001e627658e80;  alias, 1 drivers
v000001e6277608f0_0 .net "is_zero", 0 0, L_000001e62765a150;  alias, 1 drivers
v000001e627761cf0_0 .net "man", 9 0, L_000001e627745910;  1 drivers
v000001e627761d90_0 .net "sign", 0 0, L_000001e627745a50;  alias, 1 drivers
v000001e627760fd0_0 .net "val", 15 0, v000001e627744ab0_0;  alias, 1 drivers
L_000001e627745870 .part v000001e627744ab0_0, 10, 5;
L_000001e627745910 .part v000001e627744ab0_0, 0, 10;
L_000001e627745a50 .part v000001e627744ab0_0, 15, 1;
L_000001e627745af0 .cmp/eq 5, L_000001e627745870, L_000001e627780078;
L_000001e627745b90 .cmp/eq 10, L_000001e627745910, L_000001e6277800c0;
L_000001e627745c30 .cmp/eq 5, L_000001e627745870, L_000001e627780108;
L_000001e627748e30 .cmp/ne 10, L_000001e627745910, L_000001e627780150;
L_000001e6277486b0 .cmp/ne 5, L_000001e627745870, L_000001e627780198;
L_000001e627748070 .cmp/ne 5, L_000001e627745870, L_000001e6277801e0;
L_000001e627747c10 .cmp/eq 5, L_000001e627745870, L_000001e627780228;
L_000001e627747d50 .cmp/eq 10, L_000001e627745910, L_000001e627780270;
L_000001e627748110 .cmp/eq 5, L_000001e627745870, L_000001e6277802b8;
L_000001e627748390 .cmp/ne 10, L_000001e627745910, L_000001e627780300;
S_000001e627775040 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000001e627775810;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001e62771b4d0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_000001e62771b508 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001e62771b540 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001e627659190 .functor AND 1, L_000001e6277475d0, L_000001e627748250, C4<1>, C4<1>;
L_000001e627659890 .functor AND 1, L_000001e627747670, L_000001e627749290, C4<1>, C4<1>;
L_000001e627658f60 .functor AND 1, L_000001e627747b70, L_000001e627749650, C4<1>, C4<1>;
L_000001e627659350 .functor AND 1, L_000001e627749150, L_000001e627747850, C4<1>, C4<1>;
L_000001e627659660 .functor AND 1, L_000001e627748a70, L_000001e627747e90, C4<1>, C4<1>;
L_000001e627780390 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627761570_0 .net/2u *"_ivl_10", 9 0, L_000001e627780390;  1 drivers
v000001e627760350_0 .net *"_ivl_12", 0 0, L_000001e627748250;  1 drivers
L_000001e6277803d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e6277612f0_0 .net/2u *"_ivl_16", 4 0, L_000001e6277803d8;  1 drivers
v000001e627760530_0 .net *"_ivl_18", 0 0, L_000001e627747670;  1 drivers
L_000001e627780420 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627761750_0 .net/2u *"_ivl_20", 9 0, L_000001e627780420;  1 drivers
v000001e6277617f0_0 .net *"_ivl_22", 0 0, L_000001e627749290;  1 drivers
L_000001e627780468 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627761e30_0 .net/2u *"_ivl_26", 4 0, L_000001e627780468;  1 drivers
v000001e627760850_0 .net *"_ivl_28", 0 0, L_000001e627747b70;  1 drivers
L_000001e6277804b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e6277616b0_0 .net/2u *"_ivl_30", 4 0, L_000001e6277804b0;  1 drivers
v000001e6277605d0_0 .net *"_ivl_32", 0 0, L_000001e627749650;  1 drivers
L_000001e6277804f8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e627761930_0 .net/2u *"_ivl_36", 4 0, L_000001e6277804f8;  1 drivers
v000001e627760490_0 .net *"_ivl_38", 0 0, L_000001e627749150;  1 drivers
L_000001e627780540 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627760990_0 .net/2u *"_ivl_40", 9 0, L_000001e627780540;  1 drivers
v000001e627760710_0 .net *"_ivl_42", 0 0, L_000001e627747850;  1 drivers
L_000001e627780588 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e6277619d0_0 .net/2u *"_ivl_46", 4 0, L_000001e627780588;  1 drivers
v000001e6277607b0_0 .net *"_ivl_48", 0 0, L_000001e627748a70;  1 drivers
L_000001e6277805d0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e627760cb0_0 .net/2u *"_ivl_50", 9 0, L_000001e6277805d0;  1 drivers
v000001e627761f70_0 .net *"_ivl_52", 0 0, L_000001e627747e90;  1 drivers
L_000001e627780348 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e627761610_0 .net/2u *"_ivl_6", 4 0, L_000001e627780348;  1 drivers
v000001e627760a30_0 .net *"_ivl_8", 0 0, L_000001e6277475d0;  1 drivers
v000001e627761a70_0 .net "exp", 4 0, L_000001e627747530;  1 drivers
v000001e627760b70_0 .net "is_denorm", 0 0, L_000001e627659890;  alias, 1 drivers
v000001e627761070_0 .net "is_inf", 0 0, L_000001e627659350;  alias, 1 drivers
v000001e627760c10_0 .net "is_nan", 0 0, L_000001e627659660;  alias, 1 drivers
v000001e627761bb0_0 .net "is_normal", 0 0, L_000001e627658f60;  alias, 1 drivers
v000001e627761110_0 .net "is_zero", 0 0, L_000001e627659190;  alias, 1 drivers
v000001e627761c50_0 .net "man", 9 0, L_000001e627748b10;  1 drivers
v000001e627760d50_0 .net "sign", 0 0, L_000001e627748bb0;  alias, 1 drivers
v000001e6277600d0_0 .net "val", 15 0, v000001e6277454b0_0;  alias, 1 drivers
L_000001e627747530 .part v000001e6277454b0_0, 10, 5;
L_000001e627748b10 .part v000001e6277454b0_0, 0, 10;
L_000001e627748bb0 .part v000001e6277454b0_0, 15, 1;
L_000001e6277475d0 .cmp/eq 5, L_000001e627747530, L_000001e627780348;
L_000001e627748250 .cmp/eq 10, L_000001e627748b10, L_000001e627780390;
L_000001e627747670 .cmp/eq 5, L_000001e627747530, L_000001e6277803d8;
L_000001e627749290 .cmp/ne 10, L_000001e627748b10, L_000001e627780420;
L_000001e627747b70 .cmp/ne 5, L_000001e627747530, L_000001e627780468;
L_000001e627749650 .cmp/ne 5, L_000001e627747530, L_000001e6277804b0;
L_000001e627749150 .cmp/eq 5, L_000001e627747530, L_000001e6277804f8;
L_000001e627747850 .cmp/eq 10, L_000001e627748b10, L_000001e627780540;
L_000001e627748a70 .cmp/eq 5, L_000001e627747530, L_000001e627780588;
L_000001e627747e90 .cmp/ne 10, L_000001e627748b10, L_000001e6277805d0;
S_000001e627774870 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000001e627775810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 16 "pos_zero";
    .port_info 2 /OUTPUT 16 "neg_zero";
    .port_info 3 /OUTPUT 16 "pos_inf";
    .port_info 4 /OUTPUT 16 "neg_inf";
    .port_info 5 /OUTPUT 16 "qnan";
    .port_info 6 /OUTPUT 16 "snan";
    .port_info 7 /OUTPUT 16 "signed_inf";
    .port_info 8 /OUTPUT 16 "signed_zero";
P_000001e62771b6e0 .param/l "BS" 0 10 44, +C4<00000000000000000000000000001111>;
P_000001e62771b718 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000100>;
P_000001e62771b750 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000001001>;
L_000001e627780660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e627829f70 .functor BUFT 32, L_000001e627780660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e6277806a8 .functor BUFT 1, C4<00000000000000001000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e627829bf0 .functor BUFT 32, L_000001e6277806a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e6277806f0 .functor BUFT 1, C4<00000000000000000111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001e627829870 .functor BUFT 32, L_000001e6277806f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e627780738 .functor BUFT 1, C4<00000000000000001111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001e6278295d0 .functor BUFT 32, L_000001e627780738, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e627780780 .functor BUFT 1, C4<00000000000000000111111000000000>, C4<0>, C4<0>, C4<0>;
L_000001e62782a8a0 .functor BUFT 32, L_000001e627780780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e6277807c8 .functor BUFT 1, C4<00000000000000000111110100000000>, C4<0>, C4<0>, C4<0>;
L_000001e62782a280 .functor BUFT 32, L_000001e6277807c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e6277614d0_0 .net/2u *"_ivl_10", 31 0, L_000001e6277806a8;  1 drivers
v000001e627760170_0 .net *"_ivl_14", 31 0, L_000001e627829bf0;  1 drivers
v000001e627760210_0 .net/2u *"_ivl_18", 31 0, L_000001e6277806f0;  1 drivers
v000001e627760df0_0 .net/2u *"_ivl_2", 31 0, L_000001e627780660;  1 drivers
v000001e6277602b0_0 .net *"_ivl_22", 31 0, L_000001e627829870;  1 drivers
v000001e627760e90_0 .net/2u *"_ivl_26", 31 0, L_000001e627780738;  1 drivers
v000001e627760f30_0 .net *"_ivl_30", 31 0, L_000001e6278295d0;  1 drivers
v000001e6277611b0_0 .net/2u *"_ivl_34", 31 0, L_000001e627780780;  1 drivers
v000001e627761250_0 .net *"_ivl_38", 31 0, L_000001e62782a8a0;  1 drivers
v000001e627761390_0 .net/2u *"_ivl_42", 31 0, L_000001e6277807c8;  1 drivers
v000001e627743610_0 .net *"_ivl_46", 31 0, L_000001e62782a280;  1 drivers
v000001e627742f30_0 .net *"_ivl_6", 31 0, L_000001e627829f70;  1 drivers
L_000001e627780618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e6277428f0_0 .net "is_half", 0 0, L_000001e627780618;  1 drivers
v000001e627743890_0 .net "neg_inf", 15 0, L_000001e6277496f0;  alias, 1 drivers
v000001e627743bb0_0 .net "neg_zero", 15 0, L_000001e627747710;  alias, 1 drivers
v000001e627743930_0 .net "pos_inf", 15 0, L_000001e6277477b0;  alias, 1 drivers
v000001e627744470_0 .net "pos_zero", 15 0, L_000001e627749330;  alias, 1 drivers
v000001e627743cf0_0 .net "qnan", 15 0, L_000001e627748750;  alias, 1 drivers
v000001e627742170_0 .net "sign_in", 0 0, L_000001e627745a50;  alias, 1 drivers
v000001e627742210_0 .net "signed_inf", 15 0, L_000001e627749790;  alias, 1 drivers
v000001e6277439d0_0 .net "signed_zero", 15 0, L_000001e6277478f0;  alias, 1 drivers
v000001e6277445b0_0 .net "snan", 15 0, L_000001e6277472b0;  alias, 1 drivers
L_000001e627749330 .part L_000001e627829f70, 0, 16;
L_000001e627747710 .part L_000001e627829bf0, 0, 16;
L_000001e6277477b0 .part L_000001e627829870, 0, 16;
L_000001e6277496f0 .part L_000001e6278295d0, 0, 16;
L_000001e627748750 .part L_000001e62782a8a0, 0, 16;
L_000001e6277472b0 .part L_000001e62782a280, 0, 16;
L_000001e627749790 .functor MUXZ 16, L_000001e6277477b0, L_000001e6277496f0, L_000001e627745a50, C4<>;
L_000001e6277478f0 .functor MUXZ 16, L_000001e627749330, L_000001e627747710, L_000001e627745a50, C4<>;
    .scope S_000001e627775810;
T_4 ;
    %wait E_000001e6275da9a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e627744290_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627744830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277443d0_0, 0, 1;
    %load/vec4 v000001e627742350_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e627742990_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e6277441f0_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e627744830_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e627743c50_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001e627743c50_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001e627742e90_0;
    %load/vec4 v000001e627743ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627743c50_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627742a30_0;
    %load/vec4 v000001e627743e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001e627743c50_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627742a30_0;
    %load/vec4 v000001e627743e30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000001e6277425d0_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001e6277441f0_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e627744830_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001e627742e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744650_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001e627743ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627743c50_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000001e627743b10_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001e627743b10_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001e627743b10_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001e6277440b0_0;
    %load/vec4 v000001e627742fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627742a30_0;
    %load/vec4 v000001e627743e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000001e627742490_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000001e627744150_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001e627743a70_0;
    %load/vec4 v000001e627742fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744650_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001e6277440b0_0;
    %load/vec4 v000001e627742c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627743c50_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000001e627743b10_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000001e627743b10_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001e627743b10_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001e627744290_0, 0, 16;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001e627743c50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000001e627742e90_0;
    %load/vec4 v000001e627742fd0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001e6277440b0_0;
    %load/vec4 v000001e627743ed0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e6277441f0_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e627744830_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000001e627742e90_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e627743ed0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000001e6277422b0_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000001e6277446f0_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001e6277440b0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e627742fd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000001e627742490_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000001e627744150_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000001e627744290_0, 0, 16;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001e627743c50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001e6277440b0_0;
    %load/vec4 v000001e627742fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e6277441f0_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e627744830_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001e627742e90_0;
    %load/vec4 v000001e627743ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e6277441f0_0;
    %store/vec4 v000001e627744290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e627744830_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001e627742fd0_0;
    %load/vec4 v000001e6277440b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v000001e6277422b0_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v000001e6277446f0_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v000001e627744290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277443d0_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000001e627742e90_0;
    %load/vec4 v000001e627743ed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v000001e6277422b0_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v000001e6277446f0_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000001e627743ed0_0;
    %load/vec4 v000001e627742e90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v000001e627742490_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v000001e627744150_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v000001e627744290_0, 0, 16;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000001e6277440b0_0;
    %load/vec4 v000001e627742fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6277436b0_0, 0, 1;
    %load/vec4 v000001e627744330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v000001e627742490_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v000001e627744150_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v000001e627744290_0, 0, 16;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e6276a2290;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000001e6276a2290;
T_6 ;
    %wait E_000001e6275d2760;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e627746ef0_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e6277420d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e6277459b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e627744970_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627745690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277466d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627746810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627746db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627745d70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e627745370_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001e627744bf0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627746630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627745410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277461d0_0, 0, 1;
    %load/vec4 v000001e627743430_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001e627743070_0, 0, 5;
    %load/vec4 v000001e627743430_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001e627743110_0, 0, 10;
    %load/vec4 v000001e6277437f0_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001e627746270_0, 0, 5;
    %load/vec4 v000001e6277437f0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001e627746b30_0, 0, 10;
    %load/vec4 v000001e627743070_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627743110_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e6277431b0_0, 0, 1;
    %load/vec4 v000001e627746270_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627746b30_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e627745ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627744d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277452d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627746f90_0, 0, 1;
    %load/vec4 v000001e627744b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001e627746a90_0;
    %store/vec4 v000001e627746ef0_0, 0, 16;
    %load/vec4 v000001e627746130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e6277469f0_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001e6277420d0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001e6277469f0_0;
    %load/vec4 v000001e627744fb0_0;
    %load/vec4 v000001e627745eb0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001e6277420d0_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001e627746950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e6277420d0_0, 0, 5;
    %load/vec4 v000001e6277432f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6277420d0_0, 4, 1;
    %load/vec4 v000001e627743390_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6277420d0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001e627745cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001e6277420d0_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e627744f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e6277459b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627745690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277466d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627746810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e627746db0_0, 0, 1;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v000001e627743250_0;
    %store/vec4 v000001e6277459b0_0, 0, 16;
    %load/vec4 v000001e6277450f0_0;
    %store/vec4 v000001e627745690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277466d0_0, 0, 1;
    %load/vec4 v000001e627745e10_0;
    %store/vec4 v000001e627746810_0, 0, 1;
    %load/vec4 v000001e6277448d0_0;
    %store/vec4 v000001e627746db0_0, 0, 1;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v000001e627746c70_0;
    %store/vec4 v000001e6277459b0_0, 0, 16;
    %load/vec4 v000001e627746770_0;
    %store/vec4 v000001e627745690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6277466d0_0, 0, 1;
    %load/vec4 v000001e627744c90_0;
    %store/vec4 v000001e627746810_0, 0, 1;
    %load/vec4 v000001e627746e50_0;
    %store/vec4 v000001e627746db0_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v000001e627746bd0_0;
    %store/vec4 v000001e6277459b0_0, 0, 16;
    %load/vec4 v000001e627746590_0;
    %store/vec4 v000001e627745690_0, 0, 1;
    %load/vec4 v000001e627744dd0_0;
    %store/vec4 v000001e6277466d0_0, 0, 1;
    %load/vec4 v000001e627745050_0;
    %store/vec4 v000001e627746810_0, 0, 1;
    %load/vec4 v000001e627745230_0;
    %store/vec4 v000001e627746db0_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v000001e627744e70_0;
    %store/vec4 v000001e6277459b0_0, 0, 16;
    %load/vec4 v000001e627747030_0;
    %store/vec4 v000001e627745690_0, 0, 1;
    %load/vec4 v000001e627746450_0;
    %store/vec4 v000001e6277466d0_0, 0, 1;
    %load/vec4 v000001e627745f50_0;
    %store/vec4 v000001e627746810_0, 0, 1;
    %load/vec4 v000001e627746d10_0;
    %store/vec4 v000001e627746db0_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v000001e627744f10_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001e627744f10_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %load/vec4 v000001e627743430_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001e6277437f0_0;
    %parti/s 1, 15, 5;
    %xor;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v000001e6277459b0_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000001e627745d70_0, 0, 1;
    %load/vec4 v000001e6277459b0_0;
    %store/vec4 v000001e627744970_0, 0, 16;
    %load/vec4 v000001e627746810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v000001e627745d70_0;
    %concati/vec4 31, 0, 5;
    %concati/vec4 0, 0, 10;
    %store/vec4 v000001e627744970_0, 0, 16;
T_6.18 ;
    %load/vec4 v000001e627744970_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001e627745370_0, 0, 5;
    %load/vec4 v000001e627744970_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001e627744bf0_0, 0, 10;
    %load/vec4 v000001e627745370_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627744bf0_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e627746630_0, 0, 1;
    %load/vec4 v000001e627745370_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627744bf0_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e627745410_0, 0, 1;
    %load/vec4 v000001e627745370_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627744bf0_0;
    %pushi/vec4 0, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e6277461d0_0, 0, 1;
    %load/vec4 v000001e627746630_0;
    %load/vec4 v000001e627746810_0;
    %or;
    %store/vec4 v000001e627744d30_0, 0, 1;
    %load/vec4 v000001e6277461d0_0;
    %load/vec4 v000001e627746db0_0;
    %or;
    %load/vec4 v000001e627744f10_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e627745410_0;
    %and;
    %load/vec4 v000001e6277431b0_0;
    %nor/r;
    %and;
    %load/vec4 v000001e627745ff0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001e6277452d0_0, 0, 1;
    %load/vec4 v000001e627745690_0;
    %load/vec4 v000001e627744d30_0;
    %or;
    %load/vec4 v000001e6277452d0_0;
    %or;
    %store/vec4 v000001e627746f90_0, 0, 1;
    %load/vec4 v000001e627744970_0;
    %store/vec4 v000001e627746ef0_0, 0, 16;
    %load/vec4 v000001e6277466d0_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001e627744d30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e6277452d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e627746f90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e6277420d0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e627690220;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e627745730_0, 0, 2;
    %pushi/vec4 50491, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 8859, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 56918, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: -5.2315 / 0.0129 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: -5.2315 / 0.0129 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.1 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 41 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 43 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.3 ;
    %delay 10000, 0;
    %pushi/vec4 25678, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 57306, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 49251, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 57 "$display", "\342\234\205 Test 2 OK: 1102.11944 / -502.43524 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 59 "$display", "\342\235\214 Test 2 FAIL: 1102.11944 / -502.43524 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.5 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 62 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 64 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.7 ;
    %delay 10000, 0;
    %pushi/vec4 9069, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 8805, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 15525, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 78 "$display", "\342\234\205 Test 3 OK:  0.0145 / 0.01249 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 80 "$display", "\342\235\214 Test 3 FAIL: 0.0145 / 0.01249 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.9 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %vpi_call/w 3 83 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 85 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.11 ;
    %delay 10000, 0;
    %pushi/vec4 22115, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 13095, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 24357, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.12, 4;
    %vpi_call/w 3 99 "$display", "\342\234\205 Test 4 OK:  102.19 / 0.223454 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 101 "$display", "\342\235\214 Test 4 FAIL: 102.19 / 0.223454 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.13 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %vpi_call/w 3 104 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 106 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.15 ;
    %delay 10000, 0;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 120 "$display", "\342\234\205 Test 5 OK:  1 / 0 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.17;
T_7.16 ;
    %vpi_call/w 3 122 "$display", "\342\235\214 Test 5 FAIL: 1 / 0 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.17 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.18, 4;
    %vpi_call/w 3 125 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call/w 3 127 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.19 ;
    %delay 10000, 0;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.20, 4;
    %vpi_call/w 3 141 "$display", "\342\234\205 Test 6 OK:  INF / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %vpi_call/w 3 143 "$display", "\342\235\214 Test 6 FAIL: INF / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.21 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.22, 4;
    %vpi_call/w 3 146 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %vpi_call/w 3 148 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.23 ;
    %delay 10000, 0;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %vpi_call/w 3 162 "$display", "\342\234\205 Test 7 OK:  -INF / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.25;
T_7.24 ;
    %vpi_call/w 3 164 "$display", "\342\235\214 Test 7 FAIL: -INF / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.25 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.26, 4;
    %vpi_call/w 3 167 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.27;
T_7.26 ;
    %vpi_call/w 3 169 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.27 ;
    %delay 10000, 0;
    %pushi/vec4 31727, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 5145, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.28, 4;
    %vpi_call/w 3 183 "$display", "\342\234\205 Test 8 OK:  65000 / 0.001 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.29;
T_7.28 ;
    %vpi_call/w 3 185 "$display", "\342\235\214 Test 8 FAIL: 65000 / 0.001 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.29 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.30, 4;
    %vpi_call/w 3 188 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.31;
T_7.30 ;
    %vpi_call/w 3 190 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.31 ;
    %delay 10000, 0;
    %pushi/vec4 29136, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 2432, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.32, 4;
    %vpi_call/w 3 204 "$display", "\342\234\205 Test 9 OK:  65000 / 0.001 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.33;
T_7.32 ;
    %vpi_call/w 3 206 "$display", "\342\235\214 Test 9 FAIL: 65000 / 0.001 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.33 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.34, 4;
    %vpi_call/w 3 209 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.35;
T_7.34 ;
    %vpi_call/w 3 211 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.35 ;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 31746, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.36, 4;
    %vpi_call/w 3 225 "$display", "\342\234\205 Test 10 OK:  1e-7 / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.37;
T_7.36 ;
    %vpi_call/w 3 227 "$display", "\342\235\214 Test 10 FAIL: 1e-7 / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.37 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.38, 4;
    %vpi_call/w 3 230 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.39;
T_7.38 ;
    %vpi_call/w 3 232 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.39 ;
    %delay 10000, 0;
    %pushi/vec4 6584, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 30840, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 23838, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.40, 4;
    %vpi_call/w 3 246 "$display", "\342\234\205 Test 11 OK:  1e-7 / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.41;
T_7.40 ;
    %vpi_call/w 3 248 "$display", "\342\235\214 Test 11 FAIL: 1e-7 / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.41 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.42, 4;
    %vpi_call/w 3 251 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.43;
T_7.42 ;
    %vpi_call/w 3 253 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.43 ;
    %delay 10000, 0;
    %pushi/vec4 32184, 0, 16;
    %store/vec4 v000001e627744ab0_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001e6277454b0_0, 0, 16;
    %pushi/vec4 32256, 0, 16;
    %store/vec4 v000001e627745550_0, 0, 16;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001e6277455f0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e6277457d0_0;
    %load/vec4 v000001e627745550_0;
    %cmp/e;
    %jmp/0xz  T_7.44, 4;
    %vpi_call/w 3 267 "$display", "\342\234\205 Test 11 OK:  1e-7 / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
    %jmp T_7.45;
T_7.44 ;
    %vpi_call/w 3 269 "$display", "\342\235\214 Test 11 FAIL: 1e-7 / 2 => %b (esperado %b)", v000001e6277457d0_0, v000001e627745550_0 {0 0 0};
T_7.45 ;
    %delay 1000, 0;
    %load/vec4 v000001e627744a10_0;
    %load/vec4 v000001e6277455f0_0;
    %cmp/e;
    %jmp/0xz  T_7.46, 4;
    %vpi_call/w 3 272 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
    %jmp T_7.47;
T_7.46 ;
    %vpi_call/w 3 274 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e627744a10_0, v000001e6277455f0_0 {0 0 0};
T_7.47 ;
    %delay 10000, 0;
    %vpi_call/w 3 278 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_bin.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
