,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/lowRISC/ibex.git,2017-08-08 12:16:36+00:00,"Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",477,lowRISC/ibex,99689233,SystemVerilog,ibex,39273,1236,2024-04-13 11:35:18+00:00,"['hardware', 'cpucore', 'risc-v', 'rv32']",https://api.github.com/licenses/apache-2.0
1,https://github.com/syntacore/scr1.git,2017-05-09 04:29:07+00:00,SCR1 is a high-quality open-source RISC-V MCU core in Verilog,258,syntacore/scr1,90702468,SystemVerilog,scr1,5740,768,2024-04-12 18:07:00+00:00,"['riscv', 'risc-v', 'rtl', 'verilog', 'rv32i', 'rv32e', 'rv32imc', 'rv32emc', 'ip', 'core']",
2,https://github.com/tymonx/logic.git,2017-10-29 21:01:42+00:00,"CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.",53,tymonx/logic,108771045,SystemVerilog,logic,840,250,2024-04-09 05:23:23+00:00,"['verilog', 'systemverilog', 'hdl', 'systemc', 'uvm', 'cpp', 'cmake', 'modelsim', 'verilator', 'verification', 'rtl', 'unit-tests', 'quartus', 'fpga', 'asic', 'testing-rtl', 'xilinx', 'vivado']",https://api.github.com/licenses/apache-2.0
3,https://github.com/MiSTer-devel/NES_MiSTer.git,2017-06-14 12:01:51+00:00,,66,MiSTer-devel/NES_MiSTer,94326372,SystemVerilog,NES_MiSTer,103689,162,2024-04-12 20:19:47+00:00,[],None
4,https://github.com/OPAE/intel-fpga-bbb.git,2017-09-05 18:26:24+00:00,Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs,32,OPAE/intel-fpga-bbb,102515882,SystemVerilog,intel-fpga-bbb,1756,102,2023-11-20 06:59:55+00:00,[],
5,https://github.com/marcoz001/axi-uvm.git,2017-09-01 21:03:25+00:00,yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/,48,marcoz001/axi-uvm,102152841,SystemVerilog,axi-uvm,15256,86,2024-04-03 04:56:32+00:00,[],https://api.github.com/licenses/lgpl-3.0
6,https://github.com/RoaLogic/ahb3lite_interconnect.git,2017-03-29 08:58:21+00:00,AHB3-Lite Interconnect,26,RoaLogic/ahb3lite_interconnect,86560235,SystemVerilog,ahb3lite_interconnect,5070,75,2024-04-11 08:21:54+00:00,"['amba', 'ahb3-lite', 'switch', 'interconnect']",
7,https://github.com/ananthbhat94/DDR4MemoryController.git,2017-08-16 22:03:02+00:00,HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.,28,ananthbhat94/DDR4MemoryController,100536314,SystemVerilog,DDR4MemoryController,22,61,2024-04-12 07:18:54+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/akzare/Async_FIFO_Verification.git,2017-11-13 20:51:30+00:00,Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.,12,akzare/Async_FIFO_Verification,110600628,SystemVerilog,Async_FIFO_Verification,22,42,2024-03-13 16:58:50+00:00,"['systemverilog-simulation', 'uvm-verification', 'hdl-async-fifo']",https://api.github.com/licenses/mit
9,https://github.com/makestuff/altera-pcie.git,2017-09-16 18:31:37+00:00,Simple framework for building PCIe-based solutions for Altera FPGAs,12,makestuff/altera-pcie,103774948,SystemVerilog,altera-pcie,853,39,2024-02-07 01:09:44+00:00,[],https://api.github.com/licenses/mit
10,https://github.com/RoaLogic/ahb3lite_apb_bridge.git,2017-03-29 08:51:47+00:00,Parameterised Asynchronous AHB3-Lite to APB4 Bridge.,18,RoaLogic/ahb3lite_apb_bridge,86559552,SystemVerilog,ahb3lite_apb_bridge,1185,38,2024-03-30 06:34:33+00:00,"['amba', 'apb-bridge', 'ahb3-lite', 'apb']",
11,https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification.git,2017-03-31 22:39:00+00:00,,11,vinodsake/NAND-Flash-Memory-Controller-verification,86865610,SystemVerilog,NAND-Flash-Memory-Controller-verification,776,36,2024-04-04 15:49:48+00:00,[],None
12,https://github.com/MatrixAINetwork/Sampling-Model.git,2017-08-15 13:23:09+00:00,Hardware of sampling model,42,MatrixAINetwork/Sampling-Model,100379647,SystemVerilog,Sampling-Model,1006,35,2023-03-30 13:56:48+00:00,[],None
13,https://github.com/RoaLogic/plic.git,2017-09-21 13:50:26+00:00,Platform Level Interrupt Controller,13,RoaLogic/plic,104354098,SystemVerilog,plic,8777,32,2024-04-08 08:17:45+00:00,[],
14,https://github.com/k0nze/zedboard_axi4_master_burst_example.git,2017-05-11 09:14:26+00:00,Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard),8,k0nze/zedboard_axi4_master_burst_example,90960546,SystemVerilog,zedboard_axi4_master_burst_example,1397,30,2024-04-06 21:38:58+00:00,[],None
15,https://github.com/yvnr4you/AMBA_AXI3.git,2017-03-09 09:43:13+00:00,System Verilog and Emulation. Written all the five channels.,14,yvnr4you/AMBA_AXI3,84424933,SystemVerilog,AMBA_AXI3,28,30,2024-03-20 01:21:42+00:00,[],
16,https://github.com/raiker/tarsier.git,2017-07-05 07:56:59+00:00,,9,raiker/tarsier,96292744,SystemVerilog,tarsier,163,28,2024-02-19 10:43:21+00:00,[],https://api.github.com/licenses/mpl-2.0
17,https://github.com/pulp-platform/fpu.git,2017-08-08 12:15:22+00:00,,19,pulp-platform/fpu,99689118,SystemVerilog,fpu,2790,28,2024-04-10 10:23:04+00:00,[],
18,https://github.com/Xilinx/RFNoC-HLS-ATSC-RX.git,2017-06-29 17:47:31+00:00,,9,Xilinx/RFNoC-HLS-ATSC-RX,95804082,SystemVerilog,RFNoC-HLS-ATSC-RX,178259,26,2024-03-11 00:46:21+00:00,[],None
19,https://github.com/thomask77/verilog-sid-mos6581.git,2017-09-17 21:46:03+00:00,MOS6581 SID chip emulator in SystemVerilog,3,thomask77/verilog-sid-mos6581,103864250,SystemVerilog,verilog-sid-mos6581,37,24,2023-02-16 15:29:32+00:00,"['sid', 'c64', 'verilog', '6581', '8580', 'chiptune', 'sound-synthesis', 'fpga']",None
20,https://github.com/myriadrf/LimeADPD.git,2017-06-16 08:52:26+00:00,Lime Adaptive Digital Predistortion,11,myriadrf/LimeADPD,94525062,SystemVerilog,LimeADPD,50920,23,2024-04-08 08:16:36+00:00,"['rf', 'sdr', 'dpd', 'adpd', 'dsp', 'lte', 'amplifier', 'wireless']",https://api.github.com/licenses/apache-2.0
21,https://github.com/dovoto/FPGA_Gameboy_Watch.git,2017-07-14 17:57:35+00:00,Full gameboy and gameboy color Verilog Implenentation,2,dovoto/FPGA_Gameboy_Watch,97259941,SystemVerilog,FPGA_Gameboy_Watch,905,22,2023-12-20 12:31:24+00:00,[],None
22,https://github.com/MushroomZQ/RISC_VERIF_DEMO_0.git,2017-09-20 09:07:17+00:00,a very simple risc_cpu verification demo with uvm,5,MushroomZQ/RISC_VERIF_DEMO_0,104192191,SystemVerilog,RISC_VERIF_DEMO_0,91,21,2024-02-04 02:00:48+00:00,[],None
23,https://github.com/hanysalah/uart2bustestbench.git,2017-06-27 12:00:34+00:00,UVM Verification IP to uart2bus IP. ,8,hanysalah/uart2bustestbench,95553593,SystemVerilog,uart2bustestbench,12563,20,2023-12-02 08:23:47+00:00,[],
24,https://github.com/taichi-ishitani/tue.git,2017-03-02 16:33:21+00:00,Useful UVM extensions,4,taichi-ishitani/tue,83700105,SystemVerilog,tue,99,19,2024-04-10 11:53:32+00:00,"['uvm', 'systemverilog']",https://api.github.com/licenses/apache-2.0
25,https://github.com/taichi-ishitani/tvip-apb.git,2017-05-11 16:20:06+00:00,Verification IP for AMBA APB Protocol,6,taichi-ishitani/tvip-apb,91000011,SystemVerilog,tvip-apb,25,19,2024-03-08 09:36:52+00:00,"['uvm', 'systemverilog', 'vip', 'amba', 'apb']",https://api.github.com/licenses/apache-2.0
26,https://github.com/smartfoxdata/uvm_apb.git,2017-05-04 02:37:03+00:00,uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol,2,smartfoxdata/uvm_apb,90213676,SystemVerilog,uvm_apb,5,19,2022-11-19 01:00:19+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/RoaLogic/Hamming-ECC.git,2017-04-07 10:02:36+00:00,Hamming ECC Encoder and Decoder to protect memories,19,RoaLogic/Hamming-ECC,87532443,SystemVerilog,Hamming-ECC,51,19,2024-03-27 02:05:35+00:00,[],
28,https://github.com/pengwubj/hw_interview_questions.git,2017-08-23 10:52:42+00:00,A collection of commonly asked RTL design interview questions,13,pengwubj/hw_interview_questions,101169897,SystemVerilog,hw_interview_questions,185,18,2024-03-11 18:13:30+00:00,[],https://api.github.com/licenses/gpl-3.0
29,https://github.com/rgwan/AMBA.git,2017-03-25 10:06:55+00:00,"Collection of IPs based on AMBA (AHB, APB, AXI) protocols",2,rgwan/AMBA,86148410,SystemVerilog,AMBA,70,18,2023-03-20 19:28:45+00:00,[],None
30,https://github.com/RoaLogic/ahb3lite_memory.git,2017-03-29 09:01:33+00:00,Multi-Technology RAM with AHB3Lite interface,16,RoaLogic/ahb3lite_memory,86560530,SystemVerilog,ahb3lite_memory,1574,18,2024-01-16 08:16:59+00:00,"['ahb3-lite', 'ahb3lite-memory', 'amba']",
31,https://github.com/pbridd/lzrw1-compression-core.git,2017-10-18 01:22:04+00:00,This is the repository for a verilog implementation of a lzrw1 compression core,2,pbridd/lzrw1-compression-core,107342910,SystemVerilog,lzrw1-compression-core,3822,17,2023-11-14 08:11:02+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/zhouchuanrui/Cryptography-in-Systemverilog.git,2017-03-08 13:54:14+00:00,A collection of cryptographic algorthms implemented in SystemVerilog,7,zhouchuanrui/Cryptography-in-Systemverilog,84325812,SystemVerilog,Cryptography-in-Systemverilog,97,17,2024-01-29 02:04:55+00:00,"['aes', 'systemverilog', 'cryptography', 'des', 'cbc', 'hash', 'hmac', 'md5', 'sha-1', 'sha-2']",https://api.github.com/licenses/mit
33,https://github.com/raysalemi/fpgasimulation.git,2017-04-06 04:54:35+00:00,Example files for the book FPGA SIMULATION,13,raysalemi/fpgasimulation,87387587,SystemVerilog,fpgasimulation,4074,16,2024-03-17 19:08:18+00:00,[],None
34,https://github.com/smartfoxdata/uvm_axi.git,2017-05-22 01:43:00+00:00,uvm_axi is a uvm package for modeling and verifying AXI protocol,4,smartfoxdata/uvm_axi,92000389,SystemVerilog,uvm_axi,8,15,2023-12-10 09:47:22+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/arcade-lab/tia-infrastructure.git,2017-09-07 17:36:38+00:00,,3,arcade-lab/tia-infrastructure,102767081,SystemVerilog,tia-infrastructure,728,15,2023-12-05 22:37:28+00:00,[],https://api.github.com/licenses/mit
36,https://github.com/RoaLogic/ahb3lite_pkg.git,2017-03-29 08:47:04+00:00,Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces,9,RoaLogic/ahb3lite_pkg,86558998,SystemVerilog,ahb3lite_pkg,38,14,2024-03-22 13:12:01+00:00,[],None
37,https://github.com/smartfoxdata/uvm_axi4lite.git,2017-05-10 04:57:40+00:00,uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol,3,smartfoxdata/uvm_axi4lite,90822500,SystemVerilog,uvm_axi4lite,9,14,2023-06-19 08:29:25+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/RoaLogic/apb4_mux.git,2017-03-29 16:21:28+00:00,APB4 Multiplexor,5,RoaLogic/apb4_mux,86604403,SystemVerilog,apb4_mux,2629,13,2024-01-25 23:02:24+00:00,['apb'],
39,https://github.com/rajdeep87/verilog-c.git,2017-03-03 19:06:39+00:00,ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.  ,1,rajdeep87/verilog-c,83831861,SystemVerilog,verilog-c,1640,13,2024-03-13 06:44:14+00:00,[],None
40,https://github.com/imokanj/gpio_agent.git,2017-05-07 16:47:00+00:00,General Purpose I/O agent written in UVM,11,imokanj/gpio_agent,90547316,SystemVerilog,gpio_agent,1096,12,2024-01-26 05:51:28+00:00,"['uvm', 'systemverilog', 'simulation', 'uvc']",https://api.github.com/licenses/gpl-3.0
41,https://github.com/taichi-ishitani/tvip-common.git,2017-05-09 16:59:32+00:00,,4,taichi-ishitani/tvip-common,90770615,SystemVerilog,tvip-common,23,11,2024-02-23 06:34:05+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/RoaLogic/ahb3lite_timer.git,2017-04-24 10:09:21+00:00,RISC-V compliant Timer IP,7,RoaLogic/ahb3lite_timer,89226015,SystemVerilog,ahb3lite_timer,1814,11,2023-11-08 14:07:35+00:00,"['ahb3-lite', 'timer', 'risc-v']",
43,https://github.com/imokanj/clk_rst_agent.git,2017-06-08 18:02:09+00:00,UVM Clock and Reset Agent,6,imokanj/clk_rst_agent,93777678,SystemVerilog,clk_rst_agent,54,11,2024-01-25 17:01:59+00:00,[],https://api.github.com/licenses/gpl-3.0
44,https://github.com/RoaLogic/apb4_gpio.git,2017-03-29 16:19:19+00:00,General Purpose IO with APB4 interface,9,RoaLogic/apb4_gpio,86604185,SystemVerilog,apb4_gpio,2176,10,2023-10-21 08:29:51+00:00,"['amba', 'apb', 'gpio']",
45,https://github.com/smartfoxdata/uvm_starter.git,2017-04-20 02:41:00+00:00,uvm_starter is a simple template for starting uvm projects,1,smartfoxdata/uvm_starter,88812879,SystemVerilog,uvm_starter,16,10,2023-08-07 20:58:17+00:00,[],https://api.github.com/licenses/mit
46,https://github.com/jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-.git,2017-08-03 19:35:40+00:00,Ethernet-MAC System verilog,7,jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-,99268431,SystemVerilog,Tri-Mode-Ethernet-MAC-10-100-1000-,26,10,2023-11-01 11:16:07+00:00,[],https://api.github.com/licenses/gpl-3.0
47,https://github.com/vinodsake/Last-Level-Cache-Simulator.git,2017-03-31 22:39:38+00:00,,4,vinodsake/Last-Level-Cache-Simulator,86865662,SystemVerilog,Last-Level-Cache-Simulator,754,10,2024-04-01 04:52:03+00:00,"['cache-simulator', 'systemverilog-hdl']",None
48,https://github.com/yeehui1988/QCM.git,2017-10-02 00:34:02+00:00,Quantum Circuit Modelling Using State Vector and Heisenberg Representations,6,yeehui1988/QCM,105485005,SystemVerilog,QCM,232,9,2024-03-28 10:53:05+00:00,[],https://api.github.com/licenses/bsd-3-clause
49,https://github.com/RoaLogic/universal_jtag_tap.git,2017-05-09 10:17:58+00:00,Universal JTAG TAP Controller,5,RoaLogic/universal_jtag_tap,90732499,SystemVerilog,universal_jtag_tap,8,9,2024-02-02 06:15:07+00:00,[],None
50,https://github.com/jchengX/MAC_BFM.git,2017-06-03 09:41:57+00:00,wifi,2,jchengX/MAC_BFM,93238899,SystemVerilog,MAC_BFM,42,9,2023-10-28 06:52:27+00:00,"['802-11', 'systemverilog', 'uvm', 'verification']",None
51,https://github.com/omphardcloud/hardcloud.git,2017-10-08 04:21:54+00:00,FPGA as an OpenMP Offloading Device.,3,omphardcloud/hardcloud,106149742,SystemVerilog,hardcloud,116870,9,2022-06-13 22:18:19+00:00,"['hardcloud', 'openmp', 'harp']",https://api.github.com/licenses/apache-2.0
52,https://github.com/0ctobyte/procyon.git,2017-07-09 02:47:08+00:00,Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.,4,0ctobyte/procyon,96657137,SystemVerilog,procyon,5054,9,2023-12-14 17:38:57+00:00,"['fpga', 'riscv', 'processor', 'systemverilog']",https://api.github.com/licenses/mit
53,https://github.com/PulseRain/FP51_fast_core.git,2017-04-30 20:14:00+00:00,PulseRain FP51-1T MCU core,3,PulseRain/FP51_fast_core,89874554,SystemVerilog,FP51_fast_core,59,8,2023-06-28 06:24:32+00:00,[],
54,https://github.com/pulp-platform/apb_uart_sv.git,2017-08-08 12:09:54+00:00,,14,pulp-platform/apb_uart_sv,99688639,SystemVerilog,apb_uart_sv,16,8,2024-03-06 12:19:28+00:00,[],
55,https://github.com/smartfoxdata/axi4lite_gpio.git,2017-05-11 02:42:00+00:00,General purpose IO port with AXI4-Lite interface,2,smartfoxdata/axi4lite_gpio,90929519,SystemVerilog,axi4lite_gpio,7,8,2024-03-12 09:34:43+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/kbbuch/LC3-Verification.git,2017-06-22 17:08:47+00:00,Verification of a 5 stage LC3 pipelined CPU with System Verilog and Mentor Graphics ModelSim,0,kbbuch/LC3-Verification,95138518,SystemVerilog,LC3-Verification,247,7,2024-04-13 20:47:41+00:00,"['verification', 'lc3', 'systemverilog']",None
57,https://github.com/mayurkubavat/UPF.git,2017-07-23 12:01:06+00:00,Constructs for Unified Low Power Format (UPF) with Verilog/SystemVeriog designs,7,mayurkubavat/UPF,98094908,SystemVerilog,UPF,5,7,2023-03-16 17:04:54+00:00,[],None
58,https://github.com/ghosh17/DualCoreProcessor.git,2017-08-22 22:36:10+00:00,"ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor",2,ghosh17/DualCoreProcessor,101113351,SystemVerilog,DualCoreProcessor,305,7,2024-03-04 05:47:20+00:00,"['systemverilog-hdl', 'systemverilog', 'asic', 'rtl']",None
59,https://github.com/bchangip/NibblerCPU.git,2017-11-07 01:16:56+00:00,4-bit CPU written in SystemVerilog,0,bchangip/NibblerCPU,109769671,SystemVerilog,NibblerCPU,24,6,2023-11-06 15:54:28+00:00,"['nibbler', 'icarus', 'verilog', 'systemverilog', 'cpu', '4-bit']",None
60,https://github.com/smartfoxdata/aes128.git,2017-05-22 02:54:08+00:00,The aes128 is a SystemVerilog implementation of the AES algorithm with 128-bit key,1,smartfoxdata/aes128,92005209,SystemVerilog,aes128,17,6,2022-07-15 06:58:42+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/bharathp04/ahb2apb_bridge_verification.git,2017-10-29 22:17:20+00:00,Verification using Mentor Veloce Emulator in TBX mode,2,bharathp04/ahb2apb_bridge_verification,108776025,SystemVerilog,ahb2apb_bridge_verification,11216,6,2023-08-28 06:13:43+00:00,[],None
62,https://github.com/chan-henry/apb_uvm.git,2017-04-09 15:52:38+00:00,Advanced Peripheral Bus (APB) UVM testbench project,1,chan-henry/apb_uvm,87720169,SystemVerilog,apb_uvm,105149,6,2023-09-07 07:00:19+00:00,[],None
63,https://github.com/ridvancelikcs/Songs.git,2017-04-17 21:14:30+00:00,monophonic songs on the fpga board (BASYS3),1,ridvancelikcs/Songs,88551313,SystemVerilog,Songs,15,6,2024-02-04 18:35:36+00:00,[],None
64,https://github.com/EliasManj/Verilog-PS2-LCD-Interface.git,2017-10-30 23:25:47+00:00,Quartus II project for a basic interface for writing in a LCD screen using a PS2 keyboard using Altera DE2-70 board,1,EliasManj/Verilog-PS2-LCD-Interface,108919579,SystemVerilog,Verilog-PS2-LCD-Interface,1299,6,2024-04-10 20:35:28+00:00,"['system-verilog', 'ps2-keyboard', 'finite-state-machine', 'lcd-display']",None
65,https://github.com/sanketkkeni/Dual-issue-Pipelined-Multimedia-Processor-Architecture-.git,2017-10-29 05:19:07+00:00,"Developed a Dual-issue Pipelined Multimedia Processor based on SONY Cell SIMD ISA with 2 block direct mapped cache. • The functional design was created in System Verilog and parser script in PERL that converts Assembly language to 32 bit of instructions. • Successfully detected and resolved all the hazards like Data Hazards (RAW & WAW), Structural Hazards and Control hazards",1,sanketkkeni/Dual-issue-Pipelined-Multimedia-Processor-Architecture-,108707375,SystemVerilog,Dual-issue-Pipelined-Multimedia-Processor-Architecture-,928,6,2023-12-06 06:12:48+00:00,[],None
66,https://github.com/jomonkjoy/NAND-Flash-Controller.git,2017-11-20 17:38:41+00:00,"2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory",2,jomonkjoy/NAND-Flash-Controller,111442632,SystemVerilog,NAND-Flash-Controller,22,6,2024-04-11 03:43:42+00:00,[],https://api.github.com/licenses/gpl-3.0
67,https://github.com/lx2u16/ELEC6234_picoMIPS_processor_Coursework.git,2017-05-19 17:01:55+00:00,,0,lx2u16/ELEC6234_picoMIPS_processor_Coursework,91827732,SystemVerilog,ELEC6234_picoMIPS_processor_Coursework,3139,6,2024-03-24 07:45:37+00:00,[],None
68,https://github.com/aunics/AHB5.git,2017-11-03 21:57:55+00:00,AMBA AHB 5.0 VIP in SystemVerilog based on UVM,2,aunics/AHB5,109446401,SystemVerilog,AHB5,4,6,2024-03-29 06:49:11+00:00,"['system', 'verilog', 'ahb', 'axi', 'uvm']",None
69,https://github.com/theSergeyGusev/svReadWrite_pcap.git,2017-09-08 19:22:46+00:00,simple read/write pcap tasks for SystemVerilog test,2,theSergeyGusev/svReadWrite_pcap,102896785,SystemVerilog,svReadWrite_pcap,51,6,2023-11-10 06:28:12+00:00,"['fpga', 'systemverilog', 'modelsim', 'pcap', 'scapy']",None
70,https://github.com/mgoldio/tiny8v1.git,2017-05-05 00:13:18+00:00,,0,mgoldio/tiny8v1,90320622,SystemVerilog,tiny8v1,31,6,2023-05-29 10:35:41+00:00,[],https://api.github.com/licenses/apache-2.0
71,https://github.com/Lorea-Aldabaldetreku/Elektronika-digitalaren-oinarrizko-kontzeptuak.git,2017-08-23 15:21:01+00:00,Curso con FPGA para alumnos de secundaria y bachiller,2,Lorea-Aldabaldetreku/Elektronika-digitalaren-oinarrizko-kontzeptuak,101195298,SystemVerilog,Elektronika-digitalaren-oinarrizko-kontzeptuak,205565,5,2021-03-06 08:48:27+00:00,[],None
72,https://github.com/JamesG321/FPGA-GPU.git,2017-08-29 15:34:52+00:00,,2,JamesG321/FPGA-GPU,101777430,SystemVerilog,FPGA-GPU,446,5,2022-10-27 07:27:26+00:00,[],None
73,https://github.com/jomonkjoy/PCIe-Controller.git,2017-07-28 13:53:13+00:00,PCI Express ® Base Specification  Revision 3.0 ,3,jomonkjoy/PCIe-Controller,98654346,SystemVerilog,PCIe-Controller,21,5,2023-06-17 10:38:00+00:00,[],https://api.github.com/licenses/gpl-3.0
74,https://github.com/tfchu/verilog_test.git,2017-09-13 21:22:06+00:00,,3,tfchu/verilog_test,103452254,SystemVerilog,verilog_test,170,5,2023-08-09 16:47:46+00:00,[],None
75,https://github.com/akgmartin/dicells.git,2017-11-10 22:46:28+00:00,Cell Library for Delay Insensitive Synchronous Hardware,4,akgmartin/dicells,110299741,SystemVerilog,dicells,58,5,2023-09-08 06:51:28+00:00,[],https://api.github.com/licenses/apache-2.0
76,https://github.com/PulseRain/PulseRain_rtl_lib.git,2017-03-13 21:55:05+00:00,PulseRain rtl library,4,PulseRain/PulseRain_rtl_lib,84878344,SystemVerilog,PulseRain_rtl_lib,102,5,2022-12-31 02:26:43+00:00,[],
77,https://github.com/AniketBadhan/Canny-Edge-Detection.git,2017-10-02 15:16:07+00:00,RTL Code for Canny Edge Detection,1,AniketBadhan/Canny-Edge-Detection,105549697,SystemVerilog,Canny-Edge-Detection,1088,4,2023-11-27 13:06:59+00:00,[],None
78,https://github.com/uwesimm/uvm-indirect-registers.git,2017-11-06 08:46:25+00:00,an infrastructure to implement arbitrary indirect registers on top of uvm,3,uwesimm/uvm-indirect-registers,109669468,SystemVerilog,uvm-indirect-registers,735,4,2022-04-06 03:30:28+00:00,"['uvm', 'systemverilog', 'sv', 'ieee1800-2', 'register', 'cadence', 'dvcon']",https://api.github.com/licenses/apache-2.0
79,https://github.com/jchengX/AXI_DRIVER.git,2017-06-03 09:45:12+00:00,,3,jchengX/AXI_DRIVER,93239077,SystemVerilog,AXI_DRIVER,24,4,2022-02-18 16:51:02+00:00,"['axi', 'systemverilog', 'uvm']",None
80,https://github.com/MilanKubavat/UVM.git,2017-09-17 07:55:33+00:00,UVM Examples & Projects,2,MilanKubavat/UVM,103812430,SystemVerilog,UVM,59,4,2023-08-21 08:28:02+00:00,[],None
81,https://github.com/vinodsake/8-Bit-5-Stage-Microprocessor-Design.git,2017-04-01 03:10:32+00:00,,0,vinodsake/8-Bit-5-Stage-Microprocessor-Design,86879344,SystemVerilog,8-Bit-5-Stage-Microprocessor-Design,1959,4,2023-07-14 07:21:27+00:00,"['microprocessor', 'systemverilog-hdl']",None
82,https://github.com/ourarash/SystemVerilogCSP.git,2017-10-01 02:22:17+00:00,SystemVerilog Library for Modeling Asynchronous Circuits,2,ourarash/SystemVerilogCSP,105414066,SystemVerilog,SystemVerilogCSP,9,4,2024-02-19 19:24:16+00:00,[],None
83,https://github.com/ineganov/alpha.git,2017-06-04 22:19:56+00:00,64-bit Alpha Architecture implementation,2,ineganov/alpha,93344850,SystemVerilog,alpha,71,3,2022-03-15 23:15:18+00:00,[],None
84,https://github.com/jomonkjoy/Low-Speed-Controllers.git,2017-08-04 17:04:49+00:00,"I2C, SPI, UART memory bridge",1,jomonkjoy/Low-Speed-Controllers,99363843,SystemVerilog,Low-Speed-Controllers,13,3,2022-12-29 01:36:42+00:00,[],None
85,https://github.com/phanrahan/pe.git,2017-10-16 20:25:32+00:00,,4,phanrahan/pe,107179123,SystemVerilog,pe,150,3,2019-08-16 10:30:07+00:00,[],None
86,https://github.com/danieljimenezl/GPU_ENV.git,2017-05-05 16:33:38+00:00,,0,danieljimenezl/GPU_ENV,90396352,SystemVerilog,GPU_ENV,95,3,2023-02-11 09:56:31+00:00,[],https://api.github.com/licenses/gpl-3.0
87,https://github.com/bhaveshghantiwala/10-gigabit-ethernet-mac-verification.git,2017-05-05 23:37:14+00:00,Verification of a 10 Gigabit Ethernet MAC using a SystemVerilog OOP Testbench,1,bhaveshghantiwala/10-gigabit-ethernet-mac-verification,90424668,SystemVerilog,10-gigabit-ethernet-mac-verification,9,3,2023-07-10 14:20:27+00:00,[],None
88,https://github.com/kkiningh/asic-design.git,2017-03-12 22:19:06+00:00,A small collection of tutorials and tools for ASIC design.,0,kkiningh/asic-design,84761590,SystemVerilog,asic-design,62,3,2021-11-10 19:57:10+00:00,"['asic', 'verilog', 'systemverilog', 'synopsys']",https://api.github.com/licenses/mit
89,https://github.com/cquickstad/uvm_unit.git,2017-05-23 00:06:48+00:00,A Unit-Testing Framework for SystemVerilog and UVM,0,cquickstad/uvm_unit,92110313,SystemVerilog,uvm_unit,1406,3,2022-03-14 08:35:26+00:00,[],https://api.github.com/licenses/apache-2.0
90,https://github.com/yiwenlu66/fpga-nn-experiment.git,2017-08-23 15:55:03+00:00,Experimental implementation of neural networks on FPGA,1,yiwenlu66/fpga-nn-experiment,101198827,SystemVerilog,fpga-nn-experiment,52,3,2021-12-09 13:05:53+00:00,[],None
91,https://github.com/sanketkkeni/Hardware-Generation-tool-for-Matrix-Vector-Multiplication.git,2017-10-16 23:13:11+00:00,"A Hardware Generation Tool in C++ to generate synthesizable System Verilog code for implementation of a Matrix-Vector Multiplier with the choice of parameters like matrix and vector size, bit-width, parallelism and pipelining.",0,sanketkkeni/Hardware-Generation-tool-for-Matrix-Vector-Multiplication,107192729,SystemVerilog,Hardware-Generation-tool-for-Matrix-Vector-Multiplication,5901,3,2024-01-08 15:02:37+00:00,[],None
92,https://github.com/Dimitrov2005/FIFO-testbench-with-systemVerilog.git,2017-07-10 16:15:09+00:00,FIFO testbench with SystemVerilog,0,Dimitrov2005/FIFO-testbench-with-systemVerilog,96797501,SystemVerilog,FIFO-testbench-with-systemVerilog,12,3,2021-11-25 04:37:53+00:00,[],None
93,https://github.com/yalchinAlv/MarbleMazeGame.git,2017-04-01 11:25:20+00:00,Marble maze game implemented on SystemVerilog for Basys3,0,yalchinAlv/MarbleMazeGame,86908798,SystemVerilog,MarbleMazeGame,1329,3,2023-12-16 11:35:55+00:00,"['systemverilog', 'basys3', 'mpu6050', 'max7219']",None
94,https://github.com/AniketBadhan/AXI-VIP-Development.git,2017-10-23 02:57:42+00:00,,2,AniketBadhan/AXI-VIP-Development,107925000,SystemVerilog,AXI-VIP-Development,25,3,2024-01-08 17:26:49+00:00,[],None
95,https://github.com/sugureshkumar/2-1-Mux-Verification-using-UVM.git,2017-11-17 05:29:55+00:00,this is for example to learn the UVM methodology ,3,sugureshkumar/2-1-Mux-Verification-using-UVM,111062034,SystemVerilog,2-1-Mux-Verification-using-UVM,5,3,2024-02-09 06:41:16+00:00,[],None
96,https://github.com/jeras/vivado_simulator.git,2017-08-10 20:24:46+00:00,Evaluation of the Xilinx Vivado simulator,1,jeras/vivado_simulator,99962009,SystemVerilog,vivado_simulator,215,3,2023-03-14 09:09:19+00:00,[],None
97,https://github.com/jh46537/fvm.git,2017-11-17 21:46:24+00:00,,0,jh46537/fvm,111153831,SystemVerilog,fvm,58669,3,2022-01-28 21:32:59+00:00,[],None
98,https://github.com/lowRISC/minion_subsystem.git,2017-03-10 17:14:02+00:00,minion_subsystem for lowrisc rocket core (version 2),2,lowRISC/minion_subsystem,84583237,SystemVerilog,minion_subsystem,4031,3,2019-02-17 23:50:37+00:00,[],None
99,https://github.com/mkowalik/TetrisFPGA.git,2017-04-23 12:15:04+00:00,"This is project of simple Tetris game written in Verilog langueage deployed on BASYS3 FPGA development board for course 'Digital electronic circuits 2' for 'Microelectronics in industry and medicine' Field of Study on AGH University of Science and Technology in Krakow. Members: Monika Dutkowska, Michał Kowalik. ",1,mkowalik/TetrisFPGA,89139343,SystemVerilog,TetrisFPGA,1648,2,2022-04-22 15:39:35+00:00,[],None
100,https://github.com/taichi-ishitani/rggen-building-block-rtl.git,2017-05-11 14:39:26+00:00,RgGen Building Block for RTL Generation,0,taichi-ishitani/rggen-building-block-rtl,90989650,SystemVerilog,rggen-building-block-rtl,1410,2,2022-02-17 22:12:05+00:00,[],https://api.github.com/licenses/mit
101,https://github.com/gvilardefarias/DDLS.git,2017-05-11 01:19:07+00:00,Digital Design Learning System,0,gvilardefarias/DDLS,90923088,SystemVerilog,DDLS,19245,2,2018-03-27 03:34:19+00:00,[],None
102,https://github.com/amiq-consulting/accessor_class_example.git,2017-05-08 08:05:22+00:00,An example of using accessor classes and parameterization to reduce the number of VIP instances,0,amiq-consulting/accessor_class_example,90602109,SystemVerilog,accessor_class_example,6,2,2022-02-18 01:37:15+00:00,[],None
103,https://github.com/balos1/fpga-sparse-matrix-mult.git,2017-11-11 05:30:08+00:00,A sparse matrix multiplication FPGA architecture which acts as a 'coprocessor'.,2,balos1/fpga-sparse-matrix-mult,110320846,SystemVerilog,fpga-sparse-matrix-mult,3214,2,2018-07-28 18:22:44+00:00,"['fpga', 'sparse-matrix', 'sparse-matrices', 'matrix-factorization']",None
104,https://github.com/LEO-LEAL/Midterm_CSE_31L.git,2017-10-24 23:22:36+00:00,CSE 31L,0,LEO-LEAL/Midterm_CSE_31L,108194597,SystemVerilog,Midterm_CSE_31L,137,2,2017-10-28 06:06:12+00:00,[],None
105,https://github.com/jay16udani/ECE745_LC3_Verification.git,2017-06-05 05:17:16+00:00,North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog,3,jay16udani/ECE745_LC3_Verification,93367626,SystemVerilog,ECE745_LC3_Verification,1152,2,2024-04-13 20:47:10+00:00,[],None
106,https://github.com/mathur/lc3_processor.git,2017-05-05 23:19:50+00:00,:computer: A pipelined processor for the LC-3b ISA with advanced features,0,mathur/lc3_processor,90423980,SystemVerilog,lc3_processor,178380,2,2019-10-02 04:54:33+00:00,[],https://api.github.com/licenses/apache-2.0
107,https://github.com/kyle-sit/Floating-Point-Modules.git,2017-11-08 00:08:07+00:00,Floating point adder/subtractor and multiplier in SystemVerilog,1,kyle-sit/Floating-Point-Modules,109905833,SystemVerilog,Floating-Point-Modules,14,2,2022-05-06 04:31:05+00:00,[],None
108,https://github.com/NotZombieFood/MIPS-SystemVerilog.git,2017-10-11 22:48:10+00:00,MIPS written in System Verilog,1,NotZombieFood/MIPS-SystemVerilog,106617380,SystemVerilog,MIPS-SystemVerilog,38,2,2021-12-16 23:44:03+00:00,"['systemverilog', 'verilog', 'mips', 'mips32cpu', 'digital-design']",None
109,https://github.com/taichi-ishitani/rggen-building-block-ral.git,2017-05-11 14:46:07+00:00,RgGen Building Block For RAL Model Generation,0,taichi-ishitani/rggen-building-block-ral,90990372,SystemVerilog,rggen-building-block-ral,7,2,2022-05-04 12:52:10+00:00,[],https://api.github.com/licenses/mit
110,https://github.com/godfeng/FMC125.git,2017-10-18 02:37:47+00:00,based on Xilinx KC705 board to test FMC125 functions,0,godfeng/FMC125,107349715,SystemVerilog,FMC125,138,2,2022-10-20 08:02:04+00:00,[],None
111,https://github.com/akshat2904/System_Verilog-Assertions-CoverGroups-Arbitrator-BinaryTree.git,2017-03-06 05:53:46+00:00,"Repository containing the design for Assertions, Cover Groups, Binary Tree and Arbitrator",2,akshat2904/System_Verilog-Assertions-CoverGroups-Arbitrator-BinaryTree,84035377,SystemVerilog,System_Verilog-Assertions-CoverGroups-Arbitrator-BinaryTree,29,2,2021-04-18 10:00:07+00:00,[],None
112,https://github.com/18-341/Router.git,2017-09-20 01:22:27+00:00,18-341 F17 Network On Chip,1,18-341/Router,104148818,SystemVerilog,Router,409,2,2023-09-06 04:35:13+00:00,[],https://api.github.com/licenses/mit
113,https://github.com/mballance/rocket_soc.git,2017-06-28 18:31:27+00:00,Simple SoC based around the rocket-chip RISC-V generator,1,mballance/rocket_soc,95699756,SystemVerilog,rocket_soc,146,2,2021-08-28 05:13:49+00:00,[],https://api.github.com/licenses/apache-2.0
114,https://github.com/YazanMehyar/FPGA-BBC-micro.git,2017-06-26 17:41:23+00:00,An implementation of the BBC micro model B on FPGA,0,YazanMehyar/FPGA-BBC-micro,95472676,SystemVerilog,FPGA-BBC-micro,1355,2,2023-08-29 09:29:17+00:00,[],None
115,https://github.com/akzare/TWireSerIntrfc.git,2017-11-19 17:02:59+00:00,A verification test case for a master implementation of the Two-Wire Serial Register Interface based on Systemverilog and UVM.,1,akzare/TWireSerIntrfc,111314885,SystemVerilog,TWireSerIntrfc,29,2,2022-07-08 14:45:40+00:00,"['two-wire-serial-interface', 'systemverilog-simulation']",
116,https://github.com/ZhouYuTongZZ/GitHub_ELEC6234_picoMIPS_processor_Coursework.git,2017-06-28 09:38:56+00:00,,0,ZhouYuTongZZ/GitHub_ELEC6234_picoMIPS_processor_Coursework,95653349,SystemVerilog,GitHub_ELEC6234_picoMIPS_processor_Coursework,844,2,2024-04-10 13:23:44+00:00,[],None
117,https://github.com/hoangthinh2016/simple-mem-testbench-sv.git,2017-05-01 06:57:33+00:00,A simple memory testbench in SystemVerilog,4,hoangthinh2016/simple-mem-testbench-sv,89904204,SystemVerilog,simple-mem-testbench-sv,5,2,2020-11-17 09:57:24+00:00,[],None
118,https://github.com/melt-umn/ableC-closure.git,2017-07-03 00:26:34+00:00,Lambda-closures implemented as an ableC extension,0,melt-umn/ableC-closure,96056367,SystemVerilog,ableC-closure,131,2,2023-02-21 08:00:37+00:00,[],https://api.github.com/licenses/lgpl-3.0
119,https://github.com/runsler/library.git,2017-10-31 08:18:16+00:00,digital design components,0,runsler/library,108965419,SystemVerilog,library,6,2,2024-01-02 09:46:23+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/abdulkhan94/Computer-Design-and-Prototyping.git,2017-05-23 03:51:24+00:00,MIPS 32 bit processor - fully functional shared memory dual-core processor with MSI for cache coherency,0,abdulkhan94/Computer-Design-and-Prototyping,92126784,SystemVerilog,Computer-Design-and-Prototyping,2266,2,2024-03-22 12:09:26+00:00,"['pipelined-processors', 'cache-coherency', 'multicore']",None
121,https://github.com/tenthousandfailures/svtime.git,2017-08-18 01:59:00+00:00,,0,tenthousandfailures/svtime,100662261,SystemVerilog,svtime,30,2,2022-04-05 10:37:58+00:00,[],https://api.github.com/licenses/gpl-3.0
122,https://github.com/SanjayRai/FPGA_power_noise_design.git,2017-04-27 03:22:24+00:00,Parameterizable power consumer and noise generator design,0,SanjayRai/FPGA_power_noise_design,89551335,SystemVerilog,FPGA_power_noise_design,47,2,2022-01-30 00:16:51+00:00,[],None
123,https://github.com/shyamal-anadkat/The-11-of-us.git,2017-11-08 01:45:11+00:00,,0,shyamal-anadkat/The-11-of-us,109913155,SystemVerilog,The-11-of-us,5345,2,2018-04-26 12:19:44+00:00,"['quadcopter', 'flight-controller', 'verilog', 'system-verilog', 'hdl', 'ece551', 'uart', 'integrator', 'synthesis', 'vhdl', 'adc']",None
124,https://github.com/AniketBadhan/Ethernet-packet-Loopback-design-verification.git,2017-10-07 23:05:31+00:00,Ethernet packet loopback design verification using SystemVerilog,1,AniketBadhan/Ethernet-packet-Loopback-design-verification,106136283,SystemVerilog,Ethernet-packet-Loopback-design-verification,8,2,2024-01-08 17:27:36+00:00,[],None
125,https://github.com/sanketkkeni/2D-convolution-on-FPGA.git,2017-10-29 03:23:04+00:00,Implemented a custom-IP 2D convolution block for Xilinx Zedboard Zynq-7000 FPGA using synthesizable System Verilog in Vivado,1,sanketkkeni/2D-convolution-on-FPGA,108701830,SystemVerilog,2D-convolution-on-FPGA,4,2,2023-10-24 03:31:21+00:00,[],None
126,https://github.com/airminer/tiscomp.git,2017-11-06 02:58:50+00:00,,0,airminer/tiscomp,109640538,SystemVerilog,tiscomp,86,2,2022-07-08 14:42:23+00:00,[],None
127,https://github.com/taichi-ishitani/rggen-sample-testbench.git,2017-05-15 04:01:13+00:00,,0,taichi-ishitani/rggen-sample-testbench,91293732,SystemVerilog,rggen-sample-testbench,125,1,2022-02-17 22:11:35+00:00,[],https://api.github.com/licenses/mit
128,https://github.com/shipinsworks/BeD.git,2017-08-03 12:10:48+00:00,Basic Verification Environment using DPI-C,0,shipinsworks/BeD,99228823,SystemVerilog,BeD,105,1,2022-09-13 14:02:19+00:00,[],https://api.github.com/licenses/mit
129,https://github.com/mlamba01/ECE571_AES_Emulation_Veloce.git,2017-07-21 22:11:12+00:00,,1,mlamba01/ECE571_AES_Emulation_Veloce,97990223,SystemVerilog,ECE571_AES_Emulation_Veloce,820,1,2018-07-11 04:29:48+00:00,[],None
130,https://github.com/RoaLogic/rv_soc.git,2017-05-05 06:41:20+00:00,Roa Logic RISC-V SoC,1,RoaLogic/rv_soc,90345251,SystemVerilog,rv_soc,98,1,2022-10-19 18:44:59+00:00,[],None
131,https://github.com/kirtikaran3/SystemVerilog.git,2017-09-25 00:41:33+00:00,,0,kirtikaran3/SystemVerilog,104686910,SystemVerilog,SystemVerilog,289,1,2017-09-25 00:59:09+00:00,[],None
132,https://github.com/MarkovInequality/Comp541-Tetris-on-Single-Cycle-MIPS-Processor.git,2017-09-10 00:47:42+00:00,Single cycle MIPS processor for the Nexys 4 board written in System Verilog with a tetris demo program,0,MarkovInequality/Comp541-Tetris-on-Single-Cycle-MIPS-Processor,102993811,SystemVerilog,Comp541-Tetris-on-Single-Cycle-MIPS-Processor,4670,1,2022-10-15 04:01:20+00:00,[],None
133,https://github.com/alperkagankayali/RoadRunnerGame.git,2017-11-14 22:24:14+00:00,,0,alperkagankayali/RoadRunnerGame,110751937,SystemVerilog,RoadRunnerGame,2416,1,2019-01-22 00:15:02+00:00,[],None
134,https://github.com/tethance/FMCOMMS2_A10SOC.git,2017-10-23 04:15:24+00:00,Combine with FMCOOMMS2 and A10SOC,0,tethance/FMCOMMS2_A10SOC,107931244,SystemVerilog,FMCOMMS2_A10SOC,71687,1,2019-09-01 06:03:09+00:00,[],None
135,https://github.com/NishadSaraf/Functional-Verification-Of-Fibonacci-Sequence-Generator.git,2017-09-21 04:36:17+00:00,Functional verification using SystemVerilog's HVL feature,0,NishadSaraf/Functional-Verification-Of-Fibonacci-Sequence-Generator,104302090,SystemVerilog,Functional-Verification-Of-Fibonacci-Sequence-Generator,1378,1,2019-09-04 06:58:31+00:00,"['checker', 'testbench', 'testmodule', 'systemverilog', 'hvl']",None
136,https://github.com/daniel-stiffler/riscv-core.git,2017-08-30 18:57:06+00:00,"Superscalar RISC-V core, based on CMU 18-447 project.",2,daniel-stiffler/riscv-core,101918186,SystemVerilog,riscv-core,1411,1,2020-10-20 23:39:11+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/ciroceissler/template_harp.git,2017-10-15 18:21:56+00:00,Template to use HARP,0,ciroceissler/template_harp,107037451,SystemVerilog,template_harp,89,1,2022-01-18 22:49:13+00:00,[],None
138,https://github.com/rogebrd/551_lab.git,2017-04-25 14:45:44+00:00,Let's Git it started,1,rogebrd/551_lab,89372162,SystemVerilog,551_lab,2029,1,2017-05-04 14:51:19+00:00,[],None
139,https://github.com/kyle-sit/Sum-of-Squared-Error.git,2017-11-20 01:08:53+00:00,Sum of squared error algorithm implemented through floating point hardware,0,kyle-sit/Sum-of-Squared-Error,111346111,SystemVerilog,Sum-of-Squared-Error,8,1,2022-05-06 04:30:46+00:00,[],None
140,https://github.com/AdamHastings/ECEn620.git,2017-10-09 00:17:23+00:00,,0,AdamHastings/ECEn620,106219582,SystemVerilog,ECEn620,3083,1,2022-04-12 21:01:49+00:00,[],None
141,https://github.com/ma2mo10/study_systemverilog.git,2017-10-20 06:48:34+00:00,,0,ma2mo10/study_systemverilog,107642239,SystemVerilog,study_systemverilog,74,1,2019-06-18 02:41:29+00:00,[],None
142,https://github.com/raghavdogra/riscV-cpu.git,2017-09-14 15:07:55+00:00,"Designed and built from scratch a 5+ stage pipelined CPU with set-associative caches, using system verilog.",1,raghavdogra/riscV-cpu,103547119,SystemVerilog,riscV-cpu,118,1,2022-02-23 01:01:38+00:00,[],None
143,https://github.com/EliasManj/altera-de2-70-lcd-lab.git,2017-10-22 17:40:49+00:00,,0,EliasManj/altera-de2-70-lcd-lab,107888273,SystemVerilog,altera-de2-70-lcd-lab,709,1,2018-06-26 08:41:37+00:00,[],None
144,https://github.com/AkhilValsaraj/golden_model.git,2017-03-16 18:48:06+00:00,the reference model for the lc3 microcontroller test,0,AkhilValsaraj/golden_model,85230737,SystemVerilog,golden_model,6,1,2020-04-02 00:43:36+00:00,[],None
145,https://github.com/amarnathmhn/Systemverilog_Assertions.git,2017-03-02 16:23:11+00:00,Examples of various Systemverilog assertions and tests to run them.,0,amarnathmhn/Systemverilog_Assertions,83699080,SystemVerilog,Systemverilog_Assertions,104,1,2022-06-14 10:02:37+00:00,[],None
146,https://github.com/chetanrbb/SV_MIPS_Veloce.git,2017-02-24 22:22:13+00:00,,3,chetanrbb/SV_MIPS_Veloce,83087812,SystemVerilog,SV_MIPS_Veloce,348,1,2018-08-16 21:07:47+00:00,[],None
147,https://github.com/shashwatjv/PDP11_ISA_SIM.git,2017-04-16 02:50:52+00:00,PDP-11 ISA Simulator,0,shashwatjv/PDP11_ISA_SIM,88387056,SystemVerilog,PDP11_ISA_SIM,705,1,2020-05-15 14:19:41+00:00,[],https://api.github.com/licenses/gpl-3.0
148,https://github.com/sassoun/Network-on-Chip-NOC-.git,2017-05-01 08:36:45+00:00,,1,sassoun/Network-on-Chip-NOC-,89909270,SystemVerilog,Network-on-Chip-NOC-,26,1,2021-09-18 22:43:31+00:00,[],None
149,https://github.com/poweihuang17/Interface_FT600.git,2017-07-12 02:40:02+00:00,An interface for ASIC and FT600,1,poweihuang17/Interface_FT600,96957632,SystemVerilog,Interface_FT600,9,1,2017-08-02 05:18:18+00:00,[],None
150,https://github.com/ineganov/cnn.git,2017-09-25 01:42:23+00:00,(Yet Another) Convolutional Network Accelerator,0,ineganov/cnn,104690773,SystemVerilog,cnn,27,1,2022-03-15 23:15:57+00:00,[],None
151,https://github.com/sadeq-hashemi/DigitalSystemDesign.git,2017-04-26 21:27:31+00:00,Digital System Design and Synthesis Final Project ,1,sadeq-hashemi/DigitalSystemDesign,89528174,SystemVerilog,DigitalSystemDesign,882,1,2019-09-09 17:38:48+00:00,[],None
152,https://github.com/mattsybeldon/Rally-X-FPGA.git,2017-04-05 18:23:32+00:00,,0,mattsybeldon/Rally-X-FPGA,87342647,SystemVerilog,Rally-X-FPGA,474,1,2021-05-16 22:10:51+00:00,[],None
153,https://github.com/C-L-G/SPI_configure_registers.git,2017-03-26 05:10:02+00:00,  通过spi配置寄存器,1,C-L-G/SPI_configure_registers,86209168,SystemVerilog,SPI_configure_registers,19,1,2020-06-12 01:02:37+00:00,[],https://api.github.com/licenses/gpl-3.0
154,https://github.com/AniketBadhan/Memory-Controller-Verification.git,2017-10-03 05:45:30+00:00,Functional Verification of Memory Controller,0,AniketBadhan/Memory-Controller-Verification,105618387,SystemVerilog,Memory-Controller-Verification,15,1,2022-06-12 16:42:15+00:00,[],None
155,https://github.com/ZimpleX/spn_auto_gen.git,2017-07-10 08:12:48+00:00,,0,ZimpleX/spn_auto_gen,96752732,SystemVerilog,spn_auto_gen,8,1,2017-10-20 18:45:10+00:00,[],None
156,https://github.com/Traivok/Mips.git,2017-09-19 12:56:12+00:00,Computer Architecture and Organization,0,Traivok/Mips,104074867,SystemVerilog,Mips,74011,1,2021-09-27 15:06:02+00:00,"['mips', 'mips32']",None
157,https://github.com/18-341/MemoryController.git,2017-11-13 04:27:20+00:00,,5,18-341/MemoryController,110500038,SystemVerilog,MemoryController,2977,1,2022-12-15 14:30:35+00:00,[],None
158,https://github.com/mikeev261/arty_oled.git,2017-03-01 06:19:51+00:00,Test of Artix-7 communication module for Digilent OLED PMOD intended for the Arty dev kit. ,1,mikeev261/arty_oled,83519441,SystemVerilog,arty_oled,6,1,2021-01-07 04:57:26+00:00,[],None
159,https://github.com/bching28/Arithmetic-Logic-Unit-ALU-.git,2017-06-21 03:59:42+00:00,This ALU was designed in SystemVerilog for my Advanced Digital Design class,0,bching28/Arithmetic-Logic-Unit-ALU-,94961112,SystemVerilog,Arithmetic-Logic-Unit-ALU-,3144,1,2018-04-14 12:08:50+00:00,[],None
160,https://github.com/shantanu5092/Verification-of-an-8-bit-ALU-module.git,2017-05-06 01:50:06+00:00,Performed verification of an 8-bit arithmetic logic module using constraint random testing and UVM libraries.   ,1,shantanu5092/Verification-of-an-8-bit-ALU-module,90430114,SystemVerilog,Verification-of-an-8-bit-ALU-module,489,1,2021-07-20 05:38:34+00:00,[],None
161,https://github.com/melt-umn/ableC-condition-tables.git,2017-05-19 21:07:14+00:00,,0,melt-umn/ableC-condition-tables,91845534,SystemVerilog,ableC-condition-tables,67,1,2022-01-19 02:20:16+00:00,[],https://api.github.com/licenses/gpl-3.0
162,https://github.com/aunics/uvm_tb_pipe.git,2017-10-24 21:30:43+00:00,Simple testbench in System Verilog UVM.,1,aunics/uvm_tb_pipe,108185868,SystemVerilog,uvm_tb_pipe,17,1,2019-08-14 17:33:56+00:00,[],None
163,https://github.com/sebslee/dlx_proc.git,2017-10-26 15:04:07+00:00,System Verilog DLX processor implementation,0,sebslee/dlx_proc,108427096,SystemVerilog,dlx_proc,14,1,2017-10-28 23:11:22+00:00,[],None
164,https://github.com/AniketBadhan/Microarchitecture-for-ALU.git,2017-10-02 15:18:50+00:00,Microarchitecture for ALU,1,AniketBadhan/Microarchitecture-for-ALU,105549987,SystemVerilog,Microarchitecture-for-ALU,22,1,2023-08-26 06:55:51+00:00,[],None
165,https://github.com/hchsiao/chisel-ahb.git,2017-10-30 08:37:45+00:00,,0,hchsiao/chisel-ahb,108823360,SystemVerilog,chisel-ahb,53,1,2020-05-07 08:37:50+00:00,[],https://api.github.com/licenses/mit
166,https://github.com/darwinbeing/Prometheus.git,2017-05-01 13:25:04+00:00,RISCV core unit verification system,0,darwinbeing/Prometheus,89926023,SystemVerilog,Prometheus,19,1,2022-07-14 13:48:55+00:00,[],https://api.github.com/licenses/apache-2.0
167,https://github.com/amiq-consulting/aep.git,2017-08-01 14:02:13+00:00,,0,amiq-consulting/aep,99007649,SystemVerilog,aep,38786,1,2022-06-28 12:25:22+00:00,[],
168,https://github.com/hidrogencloride/verilog-decoders.git,2017-03-25 04:51:07+00:00,A collection of decoders and their test benches simulated using Verilog.,0,hidrogencloride/verilog-decoders,86133336,SystemVerilog,verilog-decoders,16,1,2023-11-27 01:03:13+00:00,"['verilog', 'hardware', 'simulation', 'design', 'testbench', 'decoder', '2to4', '3to8']",None
169,https://github.com/Bayware/mackinac.git,2017-10-19 17:54:40+00:00,,1,Bayware/mackinac,107580321,SystemVerilog,mackinac,586,1,2023-03-02 08:24:04+00:00,[],None
170,https://github.com/melt-umn/ableC-dimensionalAnalysis.git,2017-10-16 06:28:27+00:00,"Dimensional analysis using type qualifiers, implemented as a language extension to ableC ",0,melt-umn/ableC-dimensionalAnalysis,107086687,SystemVerilog,ableC-dimensionalAnalysis,54,1,2022-01-19 02:22:08+00:00,[],None
171,https://github.com/iExalt/MD5.git,2017-09-21 17:49:45+00:00,A proof-of-concept implementation of MD5 in SystemVerilog on the DE0-Nano,0,iExalt/MD5,104380230,SystemVerilog,MD5,24,1,2017-12-04 19:54:18+00:00,[],https://api.github.com/licenses/gpl-3.0
172,https://github.com/sparksfly000/nyuzi_ntt.git,2017-09-11 11:43:15+00:00,add the ntt module to the nyuzi processor,0,sparksfly000/nyuzi_ntt,103128891,SystemVerilog,nyuzi_ntt,139,1,2021-03-11 01:27:00+00:00,[],None
173,https://github.com/taichi-ishitani/rggen-sample.git,2017-05-11 14:49:27+00:00,,0,taichi-ishitani/rggen-sample,90990731,SystemVerilog,rggen-sample,1417,1,2022-02-17 22:12:03+00:00,[],https://api.github.com/licenses/mit
174,https://github.com/louay-hesham/MultiCycleMIPS.git,2017-04-25 09:29:34+00:00,Multicycle MIPS processor using SystemVerilog,1,louay-hesham/MultiCycleMIPS,89342555,SystemVerilog,MultiCycleMIPS,57,1,2019-05-18 07:39:24+00:00,[],None
175,https://github.com/Sophiaduan/HuffmanEncode.git,2017-05-05 01:58:34+00:00,A full huffman encode process in verilog,0,Sophiaduan/HuffmanEncode,90326889,SystemVerilog,HuffmanEncode,4366,1,2024-02-25 11:07:54+00:00,[],None
176,https://github.com/iExalt/BinaryCounter.git,2017-09-16 02:24:43+00:00,A binary counter SystemVerilog program for the DE0-Nano FPGA,0,iExalt/BinaryCounter,103717929,SystemVerilog,BinaryCounter,3428,1,2018-05-07 20:11:00+00:00,[],https://api.github.com/licenses/gpl-3.0
177,https://github.com/pricem/da_platform.git,2017-10-10 23:48:38+00:00,DIY digital audio platform,1,pricem/da_platform,106483423,SystemVerilog,da_platform,44944,1,2021-11-17 01:58:04+00:00,[],
178,https://github.com/AniketBadhan/Pattern-Detector.git,2017-10-02 15:06:47+00:00,Different types of FSMs for pattern detection,0,AniketBadhan/Pattern-Detector,105548666,SystemVerilog,Pattern-Detector,627,1,2022-06-12 16:41:57+00:00,[],None
179,https://github.com/sgq995/rc4-de0-nano-soc.git,2017-06-02 14:12:26+00:00,It's a cryptoprocessor that implements de RC4 algorithm,1,sgq995/rc4-de0-nano-soc,93172138,SystemVerilog,rc4-de0-nano-soc,80642,1,2019-06-20 09:09:20+00:00,"['fpga', 'fpga-soc', 'verilog', 'rc4', 'de0-nano-soc']",https://api.github.com/licenses/mit
180,https://github.com/melt-umn/ableC-cilk.git,2017-06-01 19:57:45+00:00,The Cilk parallel programming constructs implemented as a language extension to ableC,0,melt-umn/ableC-cilk,93094437,SystemVerilog,ableC-cilk,390,1,2022-01-19 02:19:35+00:00,[],https://api.github.com/licenses/gpl-3.0
181,https://github.com/orkalp/SnakeGameOnVGA_SVerilog.git,2017-03-11 11:57:45+00:00,Digital Design course project,0,orkalp/SnakeGameOnVGA_SVerilog,84646796,SystemVerilog,SnakeGameOnVGA_SVerilog,7,1,2018-05-03 17:42:45+00:00,[],None
182,https://github.com/shashwatjv/L2CacheCtrl.git,2017-03-04 11:45:21+00:00,Project Repository for L2 Cache Controller,0,shashwatjv/L2CacheCtrl,83889483,SystemVerilog,L2CacheCtrl,942,1,2023-08-13 22:59:34+00:00,[],https://api.github.com/licenses/gpl-3.0
183,https://github.com/mballance/fpio.git,2017-05-19 15:44:50+00:00,FIFO Protocol I/O block,0,mballance/fpio,91821327,SystemVerilog,fpio,34,1,2017-09-25 18:53:16+00:00,[],https://api.github.com/licenses/apache-2.0
184,https://github.com/bwitherspoon/machina.git,2017-11-15 04:19:38+00:00,Learning machines,0,bwitherspoon/machina,110782939,SystemVerilog,machina,337,1,2024-02-17 14:48:15+00:00,[],https://api.github.com/licenses/isc
185,https://github.com/NishadSaraf/Fibonacci-Sequence-Generator.git,2017-09-21 04:34:20+00:00,Synthesizable hardware block that generates Fibonacci sequence based on the start value and order,0,NishadSaraf/Fibonacci-Sequence-Generator,104301967,SystemVerilog,Fibonacci-Sequence-Generator,223,1,2019-11-14 23:14:48+00:00,"['systemverilog-hdl', 'fibonacci-sequence']",None
186,https://github.com/aryglins/RTL-CCMM.git,2017-05-11 23:09:41+00:00,RTL-CCMM stands for Register Transfer Level Configurable Cache Memory Model. This project is a configurable RTL model of a cache memory developed in SystemVerilog.,1,aryglins/RTL-CCMM,91030862,SystemVerilog,RTL-CCMM,108889,1,2022-10-14 11:14:22+00:00,[],None
187,https://github.com/varmil/mips32-single-cycle-cpu.git,2017-11-01 05:33:41+00:00,the 32bit CPU which has MIPS architecture (single cycle processor),0,varmil/mips32-single-cycle-cpu,109091090,SystemVerilog,mips32-single-cycle-cpu,4181,1,2024-03-17 10:48:36+00:00,[],None
188,https://github.com/sanketkkeni/2D-convolution-Simulation.git,2017-10-29 03:34:59+00:00,2D convolution module to perform convolution operation between a matrix and kernel,1,sanketkkeni/2D-convolution-Simulation,108702474,SystemVerilog,2D-convolution-Simulation,5,1,2022-04-27 21:04:44+00:00,[],None
189,https://github.com/adithyaBellary/spaceInvasion.git,2017-09-05 04:34:05+00:00,My final project for my Digital Systems class. We used System Verilog to make a video game loosely based on the arcade game Galaga. ,0,adithyaBellary/spaceInvasion,102434474,SystemVerilog,spaceInvasion,20,1,2022-05-31 23:56:06+00:00,[],None
190,https://github.com/PhilOls/uvm.vip.git,2017-11-17 16:05:20+00:00,,2,PhilOls/uvm.vip,111123203,SystemVerilog,uvm.vip,134,1,2023-02-22 09:25:17+00:00,['uvm'],None
191,https://github.com/lyuyangly/RSP_SVlog_VCS.git,2017-04-20 13:39:56+00:00,,0,lyuyangly/RSP_SVlog_VCS,88869834,SystemVerilog,RSP_SVlog_VCS,6,1,2019-03-29 06:49:06+00:00,[],None
192,https://github.com/kammulchandani/FIFO_VIP.git,2017-05-04 01:51:24+00:00,,1,kammulchandani/FIFO_VIP,90210168,SystemVerilog,FIFO_VIP,894,1,2021-06-23 06:04:38+00:00,[],None
193,https://github.com/sagniknitr/Real-time-sobel-filter-in-FPGA.git,2017-03-13 19:52:01+00:00,Summer of Code project for Apertus OpenCinema,0,sagniknitr/Real-time-sobel-filter-in-FPGA,84868340,SystemVerilog,Real-time-sobel-filter-in-FPGA,100,1,2018-03-17 10:10:42+00:00,[],https://api.github.com/licenses/mit
194,https://github.com/NotZombieFood/CLA-vs-CRA.git,2017-10-16 14:45:06+00:00,Compare the speeds of the Carry ripple adder and Carry-lookahead adder,2,NotZombieFood/CLA-vs-CRA,107141077,SystemVerilog,CLA-vs-CRA,8,1,2024-01-23 13:32:50+00:00,"['adder', 'verilog', 'systemverilog', 'lookahead', 'digital-design']",None
195,https://github.com/rekendahl/edaphic-studio-truss-project.git,2017-11-02 15:08:48+00:00,Updated teal/truss systemverilog files used for Edaphic.Studio/SV IDE demo,0,rekendahl/edaphic-studio-truss-project,109280639,SystemVerilog,edaphic-studio-truss-project,178,1,2020-06-03 15:03:14+00:00,[],https://api.github.com/licenses/mit
196,https://github.com/anyuexiu/Eclass.git,2017-09-23 14:25:10+00:00,,1,anyuexiu/Eclass,104573341,SystemVerilog,Eclass,14405,1,2019-11-25 08:14:55+00:00,[],None
197,https://github.com/stanislavvasilyev/crossbar2x2.git,2017-09-25 06:35:22+00:00,Crossbar for 2 master - 2 slave communication.,1,stanislavvasilyev/crossbar2x2,104712234,SystemVerilog,crossbar2x2,30,1,2020-04-25 02:09:14+00:00,[],None
198,https://github.com/sassoun/Binary-Tree.git,2017-05-01 09:44:04+00:00,,0,sassoun/Binary-Tree,89912942,SystemVerilog,Binary-Tree,2,1,2019-10-30 23:46:52+00:00,[],None
199,https://github.com/jomonkjoy/SDRAM-Controller.git,2017-06-22 06:38:33+00:00,EDEC STANDARD Double Data Rate (DDR) SDRAM Specification,3,jomonkjoy/SDRAM-Controller,95083043,SystemVerilog,SDRAM-Controller,2,1,2018-02-16 07:16:16+00:00,[],None
200,https://github.com/Dimitrov2005/apb2fifo.git,2017-08-08 15:05:47+00:00,apb to fifo controller,0,Dimitrov2005/apb2fifo,99705739,SystemVerilog,apb2fifo,14,1,2022-06-20 01:24:16+00:00,[],None
201,https://github.com/jpan127/MIPS-Architecture.git,2017-04-19 08:58:36+00:00,Designing a custom MIPS architecture using SystemVerilog,0,jpan127/MIPS-Architecture,88723537,SystemVerilog,MIPS-Architecture,2709,1,2017-11-30 06:56:36+00:00,[],None
202,https://github.com/hidrogencloride/verilog-halfAdder.git,2017-03-24 21:36:56+00:00,Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench.,0,hidrogencloride/verilog-halfAdder,86112585,SystemVerilog,verilog-halfAdder,3,1,2022-06-21 20:44:17+00:00,"['hardware', 'design', 'security', 'circuit', 'verilog', 'halfadder', 'half', 'adder', 'testbench']",None
203,https://github.com/sandeep-lingambhotla/ECEN_689.git,2017-04-22 23:02:08+00:00,,1,sandeep-lingambhotla/ECEN_689,89104261,SystemVerilog,ECEN_689,53,1,2020-08-04 07:56:54+00:00,[],None
204,https://github.com/taichi-ishitani/tvip.git,2017-05-09 16:36:06+00:00,,1,taichi-ishitani/tvip,90768563,SystemVerilog,tvip,35,1,2022-02-17 22:11:49+00:00,"['uvm', 'systemverilog', 'vip']",https://api.github.com/licenses/apache-2.0
205,https://github.com/talitavaleria/BSG.git,2017-03-16 19:59:18+00:00,Baseband Signal Generator: Projeto Final desenvolvido no PEM IFPB (Projeto de Execelência em Microeletrônica),0,talitavaleria/BSG,85236477,SystemVerilog,BSG,18,1,2017-03-17 14:38:11+00:00,[],None
206,https://github.com/hidrogencloride/verilog-register.git,2017-03-26 04:03:18+00:00,"By definition, a digital register is a kind of memory with additional hardware-related functions.",0,hidrogencloride/verilog-register,86206257,SystemVerilog,verilog-register,2,1,2022-06-21 20:45:21+00:00,[],None
207,https://github.com/kranthikiranufl/UVM_Project.git,2017-09-25 22:08:28+00:00,This respository includes all my projects which are implemented with UVM testbenches,0,kranthikiranufl/UVM_Project,104806966,SystemVerilog,UVM_Project,2624,1,2022-08-04 14:34:26+00:00,[],None
208,https://github.com/CodyAnderson/Hercu-NES.git,2017-10-04 21:15:07+00:00,Hardware Exact Rough Clone Unto Nintendo Entertainment System,0,CodyAnderson/Hercu-NES,105819182,SystemVerilog,Hercu-NES,212659,1,2022-03-01 07:20:05+00:00,[],None
209,https://github.com/semccutcheon/ARM-single-cycle-processor.git,2017-02-25 04:25:57+00:00,,0,semccutcheon/ARM-single-cycle-processor,83105918,SystemVerilog,ARM-single-cycle-processor,261,1,2018-12-07 08:09:21+00:00,[],None
210,https://github.com/shantanu5092/Bidding-arbiter.git,2017-03-24 07:58:13+00:00,Designed a bidding arbiter for granting bus access to the selected master,0,shantanu5092/Bidding-arbiter,86042152,SystemVerilog,Bidding-arbiter,329,1,2019-11-27 15:48:43+00:00,[],None
211,https://github.com/Jyun-Neng/VLSI.git,2017-09-28 05:51:18+00:00,VLSI System Design Assignment & Project,0,Jyun-Neng/VLSI,105107365,SystemVerilog,VLSI,46,1,2023-07-25 08:22:21+00:00,[],None
212,https://github.com/vborchsh/i2c_translator.git,2017-09-30 04:20:23+00:00,I2C interface FPGA implementation translator,0,vborchsh/i2c_translator,105341406,SystemVerilog,i2c_translator,3,1,2023-01-28 04:30:11+00:00,[],None
213,https://github.com/n1kolass/Deinterlacer.git,2017-10-30 12:26:21+00:00,,0,n1kolass/Deinterlacer,108847482,SystemVerilog,Deinterlacer,293,1,2018-03-13 04:52:09+00:00,[],None
214,https://github.com/balos1/MIPS_Single_Cycle.git,2017-05-21 00:28:41+00:00,This is project is a MIPS Single-Cycle processor with a cache for data memory.,0,balos1/MIPS_Single_Cycle,91924138,SystemVerilog,MIPS_Single_Cycle,968,1,2023-06-19 05:16:06+00:00,"['computer-architecture', 'mips-processor', 'single-cycle']",None
215,https://github.com/Aceralon/CPU.git,2017-04-17 12:59:16+00:00,My CPU project,1,Aceralon/CPU,88508290,SystemVerilog,CPU,7598,1,2019-07-15 22:50:46+00:00,['systemverilog'],https://api.github.com/licenses/mit
216,https://github.com/microMing/ECE551.git,2017-04-20 15:16:28+00:00,ECE551 Project,0,microMing/ECE551,88880225,SystemVerilog,ECE551,4479,1,2017-07-18 22:12:56+00:00,[],None
217,https://github.com/hvt1244/AHB-Interconnect.git,2017-07-14 19:45:17+00:00,,0,hvt1244/AHB-Interconnect,97267674,SystemVerilog,AHB-Interconnect,43,1,2019-12-31 15:42:03+00:00,[],None
218,https://github.com/fuadaghazada/DigitalHunt.git,2017-09-23 11:48:16+00:00,Crosshair shooter game implemented on BASYS 3 FPGA Board using VGA Monitor,0,fuadaghazada/DigitalHunt,104563684,SystemVerilog,DigitalHunt,321,1,2020-04-03 13:10:12+00:00,[],None
219,https://github.com/akaiser13576/ECE337_Sobel_Edge_Detection.git,2017-04-30 23:55:07+00:00,,0,akaiser13576/ECE337_Sobel_Edge_Detection,89884422,SystemVerilog,ECE337_Sobel_Edge_Detection,8035,0,2017-05-01 00:07:21+00:00,[],None
220,https://github.com/anderson101thomas/lab8.git,2017-05-29 01:57:06+00:00,lab8,0,anderson101thomas/lab8,92699023,SystemVerilog,lab8,8351,0,2017-05-29 01:57:27+00:00,[],None
221,https://github.com/gerardhysa/CopyCat.git,2017-06-06 14:16:21+00:00,"CS-223 Project, Coded with System Verilog using Basys3 and Beti boards. This game has the logic of Simon Says Game. It uses 8x8 Led Matrix, 4x4 Buttons Matrix.",0,gerardhysa/CopyCat,93526375,SystemVerilog,CopyCat,2,0,2017-06-06 14:20:00+00:00,[],None
222,https://github.com/aldov500/Verilog.git,2017-04-07 21:25:30+00:00,Programas en Verilog y SystemVerilog empleando ModelSim Student Edition,1,aldov500/Verilog,87588138,SystemVerilog,Verilog,18582,0,2021-04-05 00:17:16+00:00,[],None
223,https://github.com/llhartman193/FGPAProjects.git,2017-08-15 00:16:12+00:00,,0,llhartman193/FGPAProjects,100320381,SystemVerilog,FGPAProjects,495,0,2017-08-17 22:34:56+00:00,[],None
224,https://github.com/hawkejo/FSMD_Divider.git,2017-10-02 18:38:17+00:00,,0,hawkejo/FSMD_Divider,105570554,SystemVerilog,FSMD_Divider,16,0,2021-09-23 16:18:48+00:00,[],https://api.github.com/licenses/mpl-2.0
225,https://github.com/AbigailParrales/MIPS.git,2017-10-12 21:53:29+00:00,,0,AbigailParrales/MIPS,106749231,SystemVerilog,MIPS,25,0,2017-10-12 21:53:31+00:00,[],None
226,https://github.com/ljs2g15ecs/3rd-Year-Project.git,2017-10-11 21:40:05+00:00,,0,ljs2g15ecs/3rd-Year-Project,106612418,SystemVerilog,3rd-Year-Project,380177,0,2018-05-01 03:13:48+00:00,[],None
227,https://github.com/rgile002/System-Verilog-projects-.git,2017-10-13 16:48:41+00:00,,0,rgile002/System-Verilog-projects-,106850165,SystemVerilog,System-Verilog-projects-,17,0,2017-10-13 16:50:22+00:00,[],None
228,https://github.com/arori4/Bitcoin-FPGA.git,2017-10-06 20:59:38+00:00,Creating an FPGA for Bitcoin Mining,2,arori4/Bitcoin-FPGA,106049812,SystemVerilog,Bitcoin-FPGA,24229,0,2017-10-06 21:03:10+00:00,[],None
229,https://github.com/AbdoA2/MIPS_Pipelined.git,2017-09-21 16:12:04+00:00,A 5 stage processor that implements MIPS architecture.,0,AbdoA2/MIPS_Pipelined,104370596,SystemVerilog,MIPS_Pipelined,324,0,2017-09-21 16:19:40+00:00,[],None
230,https://github.com/jhl090/Single-Register-Only-ISA.git,2017-08-20 21:35:19+00:00,"Accumulator instruction set architecture for implementing CORDIC (Cartesian Points to Polar Coordinates conversion), Binary String Search, and Unsigned Integer Division algorithms.  ",0,jhl090/Single-Register-Only-ISA,100889995,SystemVerilog,Single-Register-Only-ISA,28,0,2019-04-07 23:36:07+00:00,[],None
231,https://github.com/kkangle/FIFO.git,2017-11-20 06:00:16+00:00,,0,kkangle/FIFO,111368247,SystemVerilog,FIFO,1,0,2017-11-20 06:04:15+00:00,[],None
232,https://github.com/jmanosu/AudioSynthesizer.git,2017-11-19 23:01:06+00:00,Designed an audio synthesizer that can be controlled by PS/2 Keyboard,0,jmanosu/AudioSynthesizer,111339225,SystemVerilog,AudioSynthesizer,3,0,2019-01-30 08:42:26+00:00,[],None
233,https://github.com/Karthik4293/Hardware_generation_tool_for_Neural_Networks.git,2017-10-27 02:03:37+00:00,The Project aims to generate a hardware script for a multi-layer neural network.,1,Karthik4293/Hardware_generation_tool_for_Neural_Networks,108487293,SystemVerilog,Hardware_generation_tool_for_Neural_Networks,3546,0,2018-03-23 21:18:38+00:00,"['c-plus-plus', 'neural-network']",None
234,https://github.com/erpina/Computer_Architecture.git,2017-10-08 03:04:31+00:00,PDP-11 ISA Simulator,0,erpina/Computer_Architecture,106146269,SystemVerilog,Computer_Architecture,7,0,2017-10-08 03:07:53+00:00,[],None
235,https://github.com/sukrutkelkar/Hamming-Weight-and-Set-bit-Index-.git,2017-10-21 06:40:08+00:00,Hamming Weight determination and Identifying the index of set bits in a 1024 bit data,0,sukrutkelkar/Hamming-Weight-and-Set-bit-Index-,107757782,SystemVerilog,Hamming-Weight-and-Set-bit-Index-,625,0,2017-10-21 06:52:22+00:00,[],None
236,https://github.com/svuvm12/uvm_all_wr_rd.git,2017-10-06 17:05:35+00:00,UVM register sequence to write all registers and read back with fix pattern ,2,svuvm12/uvm_all_wr_rd,106029950,SystemVerilog,uvm_all_wr_rd,19,0,2017-10-06 17:33:10+00:00,"['uvm', 'reg', 'sv']",https://api.github.com/licenses/apache-2.0
237,https://github.com/md710644/finalarquicompu.git,2017-10-09 02:02:31+00:00,,0,md710644/finalarquicompu,106225904,SystemVerilog,finalarquicompu,1825,0,2017-11-26 06:17:56+00:00,[],None
238,https://github.com/akondare/SNACKS.git,2017-11-12 06:41:50+00:00,SNACKS ISA,0,akondare/SNACKS,110411258,SystemVerilog,SNACKS,5217,0,2017-12-13 03:33:27+00:00,[],None
239,https://github.com/tsimons89/ee620_ch8.git,2017-11-10 20:43:21+00:00,,0,tsimons89/ee620_ch8,110290793,SystemVerilog,ee620_ch8,24,0,2017-11-10 20:44:02+00:00,[],None
240,https://github.com/gabrielrb1/Tarefa-1---ULA.git,2017-09-20 21:26:03+00:00,Primeira tarefa da disciplina de Arquitetura de Computadores: ULA com 32 bits e flags.,0,gabrielrb1/Tarefa-1---ULA,104269243,SystemVerilog,Tarefa-1---ULA,5,0,2017-09-21 03:12:20+00:00,[],None
241,https://github.com/praveenchirumamilla/uvm_baby_bench.git,2017-08-19 16:59:45+00:00,handy uvm baby bench for experimentation,0,praveenchirumamilla/uvm_baby_bench,100808692,SystemVerilog,uvm_baby_bench,6,0,2017-08-19 17:19:24+00:00,[],None
242,https://github.com/ZainPain/Computer-Architecture.git,2017-09-15 04:49:51+00:00,,0,ZainPain/Computer-Architecture,103615115,SystemVerilog,Computer-Architecture,90503,0,2018-08-10 21:43:32+00:00,[],None
243,https://github.com/RakheeBhojakar/FPU_hdl_updated.git,2017-06-02 03:13:16+00:00,added hdl files,3,RakheeBhojakar/FPU_hdl_updated,93122120,SystemVerilog,FPU_hdl_updated,116,0,2017-06-03 00:42:27+00:00,"['sv', 'constructs-attribute']",None
244,https://github.com/linux4life798/JawBreakerAES.git,2017-04-11 02:16:30+00:00,A SystemVerilog implementation of AES,0,linux4life798/JawBreakerAES,87877957,SystemVerilog,JawBreakerAES,13,0,2017-04-11 05:34:47+00:00,[],None
245,https://github.com/kammulchandani/sandbox.git,2017-03-27 00:03:43+00:00,,1,kammulchandani/sandbox,86273491,SystemVerilog,sandbox,309,0,2017-03-28 08:26:43+00:00,[],None
246,https://github.com/tskuo/Digital-Circuit-Design-Lab.git,2017-03-02 07:23:56+00:00,,1,tskuo/Digital-Circuit-Design-Lab,83647648,SystemVerilog,Digital-Circuit-Design-Lab,5261,0,2017-03-02 07:27:33+00:00,[],None
247,https://github.com/nicoaratavi/EthergateLab1.git,2017-03-12 20:52:38+00:00,Serial programable watch,0,nicoaratavi/EthergateLab1,84756620,SystemVerilog,EthergateLab1,18,0,2017-03-12 20:58:35+00:00,[],https://api.github.com/licenses/gpl-3.0
248,https://github.com/skyroger2/ROM_monitor.git,2017-05-09 16:50:02+00:00,Monitor ROM module for BK-0010 project,0,skyroger2/ROM_monitor,90769739,SystemVerilog,ROM_monitor,14,0,2017-05-09 16:53:08+00:00,[],None
249,https://github.com/skyroger2/ROM_test.git,2017-05-09 17:04:13+00:00,Test subsystem ROM for BK-0010 project,0,skyroger2/ROM_test,90771033,SystemVerilog,ROM_test,13,0,2017-05-09 17:05:13+00:00,[],None
250,https://github.com/18-341/P1_Warmup.git,2017-08-29 19:08:59+00:00,Project 1: Warmup (F17),0,18-341/P1_Warmup,101797110,SystemVerilog,P1_Warmup,39,0,2021-07-13 18:09:02+00:00,[],None
251,https://github.com/Daniel-Huynh/Altera-FPGA-Video-Game.git,2017-09-04 04:12:16+00:00,,0,Daniel-Huynh/Altera-FPGA-Video-Game,102317857,SystemVerilog,Altera-FPGA-Video-Game,15,0,2017-09-04 04:25:35+00:00,[],None
252,https://github.com/ChanceCoats123/ece411_KeystoneXL.git,2017-09-11 18:19:35+00:00,A pipelined LC3 processor from Spring 2016.,1,ChanceCoats123/ece411_KeystoneXL,103171945,SystemVerilog,ece411_KeystoneXL,288,0,2017-09-11 18:25:31+00:00,[],None
253,https://github.com/betterxuan/adapter_slv-and-seq.git,2017-09-16 16:24:20+00:00,,0,betterxuan/adapter_slv-and-seq,103766435,SystemVerilog,adapter_slv-and-seq,11,0,2017-09-16 16:26:21+00:00,[],None
254,https://github.com/anirban1950/uvm.git,2017-09-30 18:27:54+00:00,,0,anirban1950/uvm,105391368,SystemVerilog,uvm,8,0,2017-09-30 18:29:22+00:00,[],None
255,https://github.com/ptalwar2/Learning.git,2017-10-10 19:01:31+00:00,,0,ptalwar2/Learning,106459199,SystemVerilog,Learning,895,0,2017-10-10 19:04:49+00:00,[],None
256,https://github.com/melt-umn/ableC-nonnull.git,2017-10-16 07:00:17+00:00,A nonnull type qualifier implemented as a language extension to ableC ,0,melt-umn/ableC-nonnull,107089755,SystemVerilog,ableC-nonnull,45,0,2022-01-19 02:23:47+00:00,[],None
257,https://github.com/JerryFan0913/RTL_Sandbox.git,2017-07-18 05:10:30+00:00,,0,JerryFan0913/RTL_Sandbox,97555084,SystemVerilog,RTL_Sandbox,21,0,2017-07-18 06:07:26+00:00,[],None
258,https://github.com/MaksimKobzar/libra123.git,2017-11-05 09:08:24+00:00,,0,MaksimKobzar/libra123,109562003,SystemVerilog,libra123,440,0,2018-10-21 13:59:48+00:00,[],None
259,https://github.com/jerry990/Hardware_BCP.git,2017-11-15 02:34:58+00:00,,0,jerry990/Hardware_BCP,110773415,SystemVerilog,Hardware_BCP,3,0,2017-11-15 02:40:01+00:00,[],None
260,https://github.com/CowDavid/Rsa.git,2017-11-17 10:55:48+00:00,,0,CowDavid/Rsa,111093221,SystemVerilog,Rsa,2,0,2017-11-17 10:59:41+00:00,[],None
261,https://github.com/sebslee/safebox.git,2017-11-01 09:18:01+00:00,Safebox project for Digital System Design assignment ,0,sebslee/safebox,109111183,SystemVerilog,safebox,5,0,2017-11-01 15:31:30+00:00,[],None
262,https://github.com/lucas4m4/ifes_arq_t1.git,2017-10-04 01:21:04+00:00,Arquitetura de Computadores - IFES,0,lucas4m4/ifes_arq_t1,105720604,SystemVerilog,ifes_arq_t1,56,0,2017-10-04 01:24:59+00:00,[],None
263,https://github.com/dolfan1284/PCIe_CycloneVGX_JP.git,2017-10-29 22:01:40+00:00,PCI Express Cyclone V GX Gen1x4 with BAR0 attached to local memory & reconfig controller on BAR2 with CRA on BAR4,0,dolfan1284/PCIe_CycloneVGX_JP,108775111,SystemVerilog,PCIe_CycloneVGX_JP,40596,0,2020-09-17 23:08:48+00:00,[],None
264,https://github.com/scpuri/LC-3b-Pipelined-Processor.git,2017-05-16 00:36:39+00:00,,0,scpuri/LC-3b-Pipelined-Processor,91397102,SystemVerilog,LC-3b-Pipelined-Processor,4324,0,2017-05-16 00:39:56+00:00,[],None
265,https://github.com/alfredwu2/RISC-V-CPU-Emulator.git,2017-05-18 23:25:55+00:00,,1,alfredwu2/RISC-V-CPU-Emulator,91745996,SystemVerilog,RISC-V-CPU-Emulator,12,0,2017-05-18 23:33:39+00:00,[],None
266,https://github.com/halilsahiner/Bang-Bang-Tank.git,2017-05-30 18:20:07+00:00,A implementation of Tank 1990 game in Basys 3 with System Verilog,1,halilsahiner/Bang-Bang-Tank,92862997,SystemVerilog,Bang-Bang-Tank,16,0,2017-11-06 19:49:09+00:00,[],None
267,https://github.com/melt-umn/ableC-string.git,2017-07-03 19:37:26+00:00,Overloaded strings implemented as an ableC extension,0,melt-umn/ableC-string,96144666,SystemVerilog,ableC-string,117,0,2022-01-19 02:26:18+00:00,[],https://api.github.com/licenses/lgpl-3.0
268,https://github.com/jpalicke/Single-Core-RISC-in-SystemVerilog.git,2017-04-22 06:21:55+00:00,This is the single-core cacheless version of the senior project processor,0,jpalicke/Single-Core-RISC-in-SystemVerilog,89049134,SystemVerilog,Single-Core-RISC-in-SystemVerilog,13,0,2017-04-22 06:34:30+00:00,[],None
269,https://github.com/krame505/logic.git,2017-03-27 02:06:39+00:00,Attribute grammar for manipulating logical circuits,0,krame505/logic,86280685,SystemVerilog,logic,25,0,2017-03-27 02:12:40+00:00,[],https://api.github.com/licenses/gpl-3.0
270,https://github.com/hotpaws/genome.git,2017-04-02 00:13:25+00:00,,0,hotpaws/genome,86951236,SystemVerilog,genome,0,0,2017-04-30 09:42:11+00:00,[],None
271,https://github.com/amarcott11/MarcottDiamond.git,2017-03-01 03:40:41+00:00,really real forever,0,amarcott11/MarcottDiamond,83508166,SystemVerilog,MarcottDiamond,4286,0,2017-03-01 03:43:03+00:00,[],None
272,https://github.com/mslos/JTAG-Controller.git,2017-02-22 16:08:36+00:00,,0,mslos/JTAG-Controller,82824683,SystemVerilog,JTAG-Controller,23,0,2017-05-04 10:49:12+00:00,[],None
273,https://github.com/electricentity/InvTransform.git,2017-04-18 03:33:48+00:00,,0,electricentity/InvTransform,88577882,SystemVerilog,InvTransform,6,0,2017-04-18 03:41:03+00:00,[],None
274,https://github.com/ZeroDevelopers/GameZero.git,2017-04-21 20:30:20+00:00,A full brawl with swords and guns.,0,ZeroDevelopers/GameZero,89021300,SystemVerilog,GameZero,285755,0,2017-04-21 20:44:38+00:00,[],None
275,https://github.com/oolostoo12/Simple-Risc-Y-processor.git,2017-03-20 19:41:20+00:00,This project was completed for my Verilog and System Verilog I took in fall 2016. It a simple RISC-Y processor made up of its most fundamental components. ,0,oolostoo12/Simple-Risc-Y-processor,85618663,SystemVerilog,Simple-Risc-Y-processor,15,0,2017-05-26 20:40:44+00:00,[],None
276,https://github.com/richwcahill/SHA256.git,2017-07-10 17:44:38+00:00,C/Verilog implementation of SHA256,1,richwcahill/SHA256,96805075,SystemVerilog,SHA256,11,0,2017-08-08 17:04:45+00:00,[],None
277,https://github.com/FAIG2014/fpga-projects.git,2017-07-12 13:24:13+00:00,FPGA stuff,0,FAIG2014/fpga-projects,97010793,SystemVerilog,fpga-projects,901,0,2019-09-10 03:57:39+00:00,"['docker', 'modelsim', 'fpga', 'lattice-fpga', 'systemverilog', 'quartus-prime']",https://api.github.com/licenses/apache-2.0
278,https://github.com/huan007/141L-CPU.git,2017-11-19 05:03:16+00:00,,0,huan007/141L-CPU,111265902,SystemVerilog,141L-CPU,6399,0,2020-11-01 11:56:06+00:00,[],None
279,https://github.com/NotZombieFood/KeyboardFPGA.git,2017-10-28 19:34:24+00:00,Implementation for displaying characters in LCD 16x2 by typing them,0,NotZombieFood/KeyboardFPGA,108678325,SystemVerilog,KeyboardFPGA,12,0,2017-11-03 13:29:35+00:00,[],None
280,https://github.com/umanggarg96/hack_cpu.git,2017-11-12 13:36:07+00:00,"Hack computer platform, as described in ""Elements of Computing Systems""",0,umanggarg96/hack_cpu,110435382,SystemVerilog,hack_cpu,14,0,2017-11-22 05:03:49+00:00,[],None
281,https://github.com/rjgonza1/ARM-Multicycle-Processor.git,2017-11-17 00:39:47+00:00,Block designs for a mulicycle ARM processor (1.1 GHz),0,rjgonza1/ARM-Multicycle-Processor,111038629,SystemVerilog,ARM-Multicycle-Processor,8393,0,2017-11-17 01:46:59+00:00,[],None
282,https://github.com/sebslee/encrypter_decrypter.git,2017-11-02 22:21:14+00:00,Secure Hardware Design Project,0,sebslee/encrypter_decrypter,109324828,SystemVerilog,encrypter_decrypter,53,0,2017-11-02 23:06:10+00:00,[],None
283,https://github.com/LongstreetLHY/sorting.git,2017-10-30 21:08:03+00:00,sorting 10 to 100,0,LongstreetLHY/sorting,108908673,SystemVerilog,sorting,6,0,2017-10-31 22:40:10+00:00,[],None
284,https://github.com/Say0/cpu-core-code.git,2017-10-04 06:37:43+00:00,,0,Say0/cpu-core-code,105738662,SystemVerilog,cpu-core-code,3,0,2017-10-04 06:39:51+00:00,[],None
285,https://github.com/akhilayyagari/RTL.git,2017-10-03 18:27:32+00:00,,1,akhilayyagari/RTL,105687725,SystemVerilog,RTL,149,0,2018-04-10 00:10:59+00:00,[],None
286,https://github.com/heerahirok/AR32I.git,2017-07-29 10:52:52+00:00,,0,heerahirok/AR32I,98726616,SystemVerilog,AR32I,2960,0,2017-07-29 11:10:44+00:00,[],https://api.github.com/licenses/apache-2.0
287,https://github.com/DeanPFZ/551-Spring-2017-Project.git,2017-05-06 04:31:22+00:00,,0,DeanPFZ/551-Spring-2017-Project,90437333,SystemVerilog,551-Spring-2017-Project,34,0,2017-05-06 04:43:31+00:00,"['systemverilog', 'hdl', 'teamwork', 'follower']",None
288,https://github.com/szsamin/ECE593_PreSiliconFinalProject.git,2017-05-15 20:52:47+00:00,"Team Members: Nitish Kumar Marikal, Shadman Samin  -> Project Description: Functional coverage based test plan for PDP8 micro-architectural specification",0,szsamin/ECE593_PreSiliconFinalProject,91383810,SystemVerilog,ECE593_PreSiliconFinalProject,1983,0,2017-05-15 21:04:09+00:00,[],None
289,https://github.com/jseeniv/nivas_apb.git,2017-03-09 07:39:44+00:00,uvm,0,jseeniv/nivas_apb,84412696,SystemVerilog,nivas_apb,0,0,2017-03-09 07:42:22+00:00,[],None
290,https://github.com/ankurash/verilogtut.git,2017-04-08 22:38:02+00:00,learning verilog,0,ankurash/verilogtut,87668403,SystemVerilog,verilogtut,1,0,2019-09-10 06:33:18+00:00,[],None
291,https://github.com/lee-coder/SystemVerilog.git,2017-04-07 03:36:03+00:00,,0,lee-coder/SystemVerilog,87501083,SystemVerilog,SystemVerilog,4,0,2017-04-07 05:45:23+00:00,[],None
292,https://github.com/annwuhoo/ece411.git,2017-03-14 23:52:45+00:00,,0,annwuhoo/ece411,85008812,SystemVerilog,ece411,15947,0,2017-03-14 23:56:23+00:00,[],None
293,https://github.com/the-snowwhite/mksocfpga3.git,2017-03-10 16:48:57+00:00,For finalizing experimental development work on the mksocfpga_hm3 repo back into machinekit,0,the-snowwhite/mksocfpga3,84581134,SystemVerilog,mksocfpga3,21,0,2018-01-02 08:34:39+00:00,"['systemverilog', 'hdl', 'cnc', '3d-printing', 'milling', 'motion-controllers', 'quartus-prime', 'vivado', 'linux']",https://api.github.com/licenses/unlicense
294,https://github.com/priyankp87/systemverilog.git,2017-08-16 17:59:40+00:00,Systemverilog playground examples,0,priyankp87/systemverilog,100517786,SystemVerilog,systemverilog,4,0,2017-08-16 18:00:05+00:00,[],None
295,https://github.com/n1kolass/verilog.git,2017-08-29 10:10:14+00:00,Contains verilog IP blocks,0,n1kolass/verilog,101747759,SystemVerilog,verilog,3,0,2017-08-29 11:07:41+00:00,[],None
296,https://github.com/maheshbabugorantla/ECE437.git,2017-08-22 20:33:11+00:00,This repository contains all the code from ECE437 Labs,1,maheshbabugorantla/ECE437,101104935,SystemVerilog,ECE437,4820,0,2018-05-04 10:20:57+00:00,[],None
297,https://github.com/nadeengebara/Jiuxi-s-Work.git,2017-11-06 00:03:06+00:00,,0,nadeengebara/Jiuxi-s-Work,109627227,SystemVerilog,Jiuxi-s-Work,83,0,2017-11-09 10:30:34+00:00,[],None
298,https://github.com/EliseoNunezVega/EricksMIdterm.git,2017-10-28 22:34:49+00:00,,0,EliseoNunezVega/EricksMIdterm,108689101,SystemVerilog,EricksMIdterm,31,0,2017-10-28 22:35:44+00:00,[],None
299,https://github.com/kylebt/ECE571_Drone.git,2017-11-08 04:36:58+00:00,,1,kylebt/ECE571_Drone,109928154,SystemVerilog,ECE571_Drone,1522,0,2017-11-10 16:25:06+00:00,[],None
300,https://github.com/varmil/ay8-cpu-with-system-verilog.git,2017-10-21 07:02:15+00:00,create original 8bit CPU with SystemVerilog !,0,varmil/ay8-cpu-with-system-verilog,107759085,SystemVerilog,ay8-cpu-with-system-verilog,164,0,2017-10-23 08:30:32+00:00,[],None
301,https://github.com/BillNace/18341-assertions_student_version.git,2017-10-11 14:31:18+00:00,F17 Assertion Project: starter code and instructions for students,0,BillNace/18341-assertions_student_version,106565453,SystemVerilog,18341-assertions_student_version,260,0,2017-10-12 03:19:13+00:00,[],None
302,https://github.com/riscveval/lowrisc-chip.git,2017-07-26 15:07:55+00:00,,0,riscveval/lowrisc-chip,98436271,SystemVerilog,lowrisc-chip,2380,0,2017-07-26 15:08:40+00:00,[],
303,https://github.com/raghavdogra/riscV-decoder.git,2017-09-15 03:37:38+00:00,,0,raghavdogra/riscV-decoder,103610411,SystemVerilog,riscV-decoder,67,0,2017-09-15 03:40:40+00:00,[],None
304,https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation.git,2017-11-10 14:18:00+00:00,This repository contains my digital design projects. The projects are in System Verilog for ASIC design.,0,Aswinnatesh/Advanced-Digital-System-Design-Generation,110254830,SystemVerilog,Advanced-Digital-System-Design-Generation,3814,0,2018-05-02 18:00:45+00:00,[],None
305,https://github.com/kevinwen93/multicore.git,2017-11-16 00:21:54+00:00,,0,kevinwen93/multicore,110902224,SystemVerilog,multicore,1357,0,2017-11-16 00:24:21+00:00,[],None
306,https://github.com/kevinwen93/RAID5.git,2017-11-15 23:24:11+00:00,,0,kevinwen93/RAID5,110898402,SystemVerilog,RAID5,33,0,2017-11-15 23:25:07+00:00,[],None
307,https://github.com/kammulchandani/UART_VIP.git,2017-05-04 01:22:04+00:00,UART VIP Project,0,kammulchandani/UART_VIP,90208080,SystemVerilog,UART_VIP,730,0,2017-05-04 01:37:50+00:00,[],None
308,https://github.com/JohnUCSB/cs171_final.git,2017-05-18 22:40:51+00:00,,0,JohnUCSB/cs171_final,91743579,SystemVerilog,cs171_final,278,0,2017-06-15 06:58:33+00:00,[],None
309,https://github.com/DaCodaHUB/GrantDan371.git,2017-03-29 20:16:04+00:00,,0,DaCodaHUB/GrantDan371,86625405,SystemVerilog,GrantDan371,32593,0,2017-04-22 21:03:17+00:00,[],None
310,https://github.com/cameronnapoli/SystemVerilog-Pipelined-Processor.git,2017-02-28 06:34:39+00:00,SystemVerilog Pipelined Proccesor,0,cameronnapoli/SystemVerilog-Pipelined-Processor,83398357,SystemVerilog,SystemVerilog-Pipelined-Processor,4337,0,2018-12-07 22:26:40+00:00,[],None
311,https://github.com/saadmahboob/ECE337.git,2017-05-10 23:46:46+00:00,ASIC Design (Verilog),0,saadmahboob/ECE337,90917982,SystemVerilog,ECE337,1952,0,2019-11-12 02:43:24+00:00,[],None
312,https://github.com/mynordav/tareas.git,2017-06-01 20:39:49+00:00,tareas,0,mynordav/tareas,93097604,SystemVerilog,tareas,9,0,2017-06-01 22:54:16+00:00,[],None
313,https://github.com/shangwei0904/DCLab.git,2017-04-07 14:29:39+00:00,,0,shangwei0904/DCLab,87554974,SystemVerilog,DCLab,229,0,2017-04-07 14:34:10+00:00,[],None
314,https://github.com/sophiess22/Bomberman.git,2017-03-27 02:24:22+00:00,,0,sophiess22/Bomberman,86282187,SystemVerilog,Bomberman,1952,0,2017-03-27 02:37:14+00:00,[],None
315,https://github.com/wasehahmad/FPGAPong.git,2017-07-25 04:30:48+00:00,,0,wasehahmad/FPGAPong,98264370,SystemVerilog,FPGAPong,11,0,2017-07-25 04:31:08+00:00,[],None
316,https://github.com/dagronlund/LD39Hardware.git,2017-06-21 04:22:47+00:00,FPGA hardware design for upcoming Ludum Dare 39,0,dagronlund/LD39Hardware,94962470,SystemVerilog,LD39Hardware,5,0,2017-06-25 08:01:21+00:00,[],None
317,https://github.com/chaunceyyann/OSU-ECE474.git,2017-07-04 22:34:07+00:00,Cyclone IV FPGA Multimeter. http://supacyan.github.io/pages/fpga/des.html,1,chaunceyyann/OSU-ECE474,96257149,SystemVerilog,OSU-ECE474,59456,0,2017-07-04 22:36:26+00:00,[],None
318,https://github.com/renahn/Arquitetura_de_computadores.git,2017-10-03 03:56:51+00:00,,0,renahn/Arquitetura_de_computadores,105612572,SystemVerilog,Arquitetura_de_computadores,57,0,2017-10-03 04:00:32+00:00,[],None
319,https://github.com/ivymx0612/ECE437.git,2017-09-24 01:41:01+00:00,ECE437 Computer Architecture - Purdue University,1,ivymx0612/ECE437,104610759,SystemVerilog,ECE437,45313,0,2019-08-28 14:55:55+00:00,[],None
320,https://github.com/mballance/uvm_stim_factory.git,2017-09-12 15:21:06+00:00,UVM package to assist in managing object stimulus generation,0,mballance/uvm_stim_factory,103287479,SystemVerilog,uvm_stim_factory,6882,0,2017-09-12 15:34:18+00:00,[],https://api.github.com/licenses/apache-2.0
321,https://github.com/kamigerami/iot17.git,2017-09-29 18:20:12+00:00,iot_nackademin_2017,0,kamigerami/iot17,105303956,SystemVerilog,iot17,2426,0,2017-09-29 18:29:35+00:00,[],None
322,https://github.com/hawkejo/PmodKYPD-MI.git,2017-10-17 17:57:34+00:00,An interface for the Digilent PmodKYPD device.  This design allows for multiple inputs on the device.,0,hawkejo/PmodKYPD-MI,107304845,SystemVerilog,PmodKYPD-MI,15,0,2017-12-07 14:57:18+00:00,[],https://api.github.com/licenses/gpl-3.0
323,https://github.com/GkyHub/fpga_cnn_train_src.git,2017-10-26 09:36:35+00:00,,1,GkyHub/fpga_cnn_train_src,108391346,SystemVerilog,fpga_cnn_train_src,205,0,2017-10-26 09:36:47+00:00,[],None
324,https://github.com/seovasso/Sl2AbpBridge.git,2017-10-11 09:07:30+00:00,,0,seovasso/Sl2AbpBridge,106531267,SystemVerilog,Sl2AbpBridge,52,0,2017-10-11 12:39:57+00:00,[],None
325,https://github.com/n1kolass/bt656toAST.git,2017-10-30 08:24:00+00:00,This module converts BT.656 video data into Avalon ST,0,n1kolass/bt656toAST,108821868,SystemVerilog,bt656toAST,1172,0,2017-10-30 08:24:06+00:00,[],None
326,https://github.com/JiashuoZhang/32bit-Pipelined-CPU.git,2017-11-08 09:33:38+00:00,CPU in Verilog,0,JiashuoZhang/32bit-Pipelined-CPU,109955590,SystemVerilog,32bit-Pipelined-CPU,9,0,2017-11-08 09:33:50+00:00,[],None
327,https://github.com/himingway/SystemVerilog-Class-Lab.git,2017-11-11 06:26:56+00:00,Labs of SystemVerilog Verification Class @ Xidian University,0,himingway/SystemVerilog-Class-Lab,110323655,SystemVerilog,SystemVerilog-Class-Lab,2301,0,2017-11-11 06:30:14+00:00,[],None
328,https://github.com/SHREC-UF/CMC_Document_and_Tool.git,2017-06-27 19:29:56+00:00,CMC Proj. documents and relevant tools,0,SHREC-UF/CMC_Document_and_Tool,95593428,SystemVerilog,CMC_Document_and_Tool,279299,0,2017-06-27 19:51:22+00:00,[],None
329,https://github.com/desunaito/FlappyBird8x8.git,2017-06-14 01:23:06+00:00,,0,desunaito/FlappyBird8x8,94274375,SystemVerilog,FlappyBird8x8,8,0,2017-06-14 01:43:13+00:00,[],None
330,https://github.com/anilrana15/P2.git,2017-04-20 04:30:37+00:00,Programming_challenge_v2.0,0,anilrana15/P2,88820846,SystemVerilog,P2,16,0,2017-04-20 04:41:28+00:00,[],None
331,https://github.com/nyakuo/verilog_arch.git,2017-03-23 13:51:16+00:00,Verilog HDLの勉強,0,nyakuo/verilog_arch,85955248,SystemVerilog,verilog_arch,45,0,2017-03-23 13:55:34+00:00,[],None
332,https://github.com/ciroceissler/sv_tb.git,2017-04-07 16:13:31+00:00,,0,ciroceissler/sv_tb,87564627,SystemVerilog,sv_tb,4,0,2017-04-11 13:59:39+00:00,[],https://api.github.com/licenses/mit
333,https://github.com/aargueta/SnickerBits.git,2017-04-15 03:42:54+00:00,Shitcoin Miner for Snickerdoodle!,0,aargueta/SnickerBits,88321788,SystemVerilog,SnickerBits,47,0,2017-04-15 03:43:03+00:00,[],None
334,https://github.com/delauten/bletch.git,2017-05-31 14:02:42+00:00,just a repo,0,delauten/bletch,92951941,SystemVerilog,bletch,4,0,2017-05-31 14:34:56+00:00,[],None
335,https://github.com/LandonTClipp/PSLC-3.0.git,2017-05-26 20:20:49+00:00,A parallel implementation of the Simple Little Computer 3.0 CPU architecture.,0,LandonTClipp/PSLC-3.0,92545676,SystemVerilog,PSLC-3.0,1901,0,2017-06-05 03:55:20+00:00,[],https://api.github.com/licenses/gpl-3.0
336,https://github.com/UniversalDependencies/UD_Swedish-PUD.git,2017-05-23 08:34:43+00:00,Parallel Universal Dependencies.,1,UniversalDependencies/UD_Swedish-PUD,92149089,SystemVerilog,UD_Swedish-PUD,4634,0,2021-11-03 16:04:55+00:00,[],
337,https://github.com/mtlang/project_551.git,2017-04-25 14:49:04+00:00,ECE 551 Project,0,mtlang/project_551,89372511,SystemVerilog,project_551,6553,0,2017-04-25 14:49:14+00:00,[],None
338,https://github.com/swartz999/Detection_Edge.git,2017-03-13 22:58:43+00:00,,0,swartz999/Detection_Edge,84882546,SystemVerilog,Detection_Edge,2,0,2017-03-13 22:58:45+00:00,[],None
339,https://github.com/chetanrbb/SV_MemoryInterface.git,2017-03-02 22:27:25+00:00,,0,chetanrbb/SV_MemoryInterface,83730963,SystemVerilog,SV_MemoryInterface,6,0,2017-03-02 22:32:17+00:00,[],None
340,https://github.com/kmui2/ece551-project.git,2017-10-11 15:40:06+00:00,,0,kmui2/ece551-project,106574070,SystemVerilog,ece551-project,798,0,2017-10-11 15:50:49+00:00,[],None
341,https://github.com/geetika6/system_verilog.git,2017-05-30 10:33:41+00:00,System verilog examples and issues ,0,geetika6/system_verilog,92822114,SystemVerilog,system_verilog,1,0,2018-08-02 03:01:43+00:00,[],None
342,https://github.com/kristinetran14/SecureHashAlgorithms.git,2017-07-14 22:20:32+00:00," a processor that is capable of implementing the MD5, SHA-1 and SHA-2 secure hash algorithms.",0,kristinetran14/SecureHashAlgorithms,97276846,SystemVerilog,SecureHashAlgorithms,148,0,2017-07-14 22:22:12+00:00,[],None
343,https://github.com/benschreiber/topaz.git,2017-07-13 04:48:07+00:00,"An out-of-order, single issue processor for the LC3-b ISA",1,benschreiber/topaz,97080997,SystemVerilog,topaz,42,0,2017-07-13 04:49:29+00:00,[],https://api.github.com/licenses/mit
344,https://github.com/coolpay64/riscv-core.git,2017-11-13 11:07:09+00:00,Risc-V Core,0,coolpay64/riscv-core,110537802,SystemVerilog,riscv-core,16,0,2017-11-13 11:07:43+00:00,[],None
345,https://github.com/NotZombieFood/QueueSystemVerilog.git,2017-10-31 13:06:25+00:00,Module for implementing a queue,0,NotZombieFood/QueueSystemVerilog,108996851,SystemVerilog,QueueSystemVerilog,1,0,2017-10-31 14:07:27+00:00,[],None
346,https://github.com/vikramsringari/Elevator.git,2017-04-08 01:11:56+00:00,,0,vikramsringari/Elevator,87598469,SystemVerilog,Elevator,50,0,2017-04-08 01:23:25+00:00,[],None
347,https://github.com/barileao/arqcomp_assembly.git,2017-06-28 18:47:45+00:00,Programando em assembly,0,barileao/arqcomp_assembly,95701114,SystemVerilog,arqcomp_assembly,9,0,2017-07-06 03:28:05+00:00,[],None
348,https://github.com/mjlitz/battlemips.git,2017-06-20 16:36:33+00:00,,0,mjlitz/battlemips,94913189,SystemVerilog,battlemips,43,0,2017-06-20 16:47:31+00:00,[],None
349,https://github.com/naveensv89/i2c_enhancements.git,2017-05-26 08:57:43+00:00,MTech Project Data,0,naveensv89/i2c_enhancements,92492092,SystemVerilog,i2c_enhancements,0,0,2017-05-26 08:59:02+00:00,[],None
350,https://github.com/dimartinz/LabDigitales2017.git,2017-06-06 23:44:32+00:00,,0,dimartinz/LabDigitales2017,93572599,SystemVerilog,LabDigitales2017,40016,0,2017-06-20 00:16:21+00:00,[],None
351,https://github.com/vietly23/SimpleARM.git,2017-05-04 19:35:49+00:00,,0,vietly23/SimpleARM,90302581,SystemVerilog,SimpleARM,356,0,2017-05-04 19:36:52+00:00,[],None
352,https://github.com/dhondup2/verilog_quadcopter.git,2017-10-09 15:56:16+00:00,,0,dhondup2/verilog_quadcopter,106304526,SystemVerilog,verilog_quadcopter,3,0,2017-10-09 15:56:18+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/tieovi/SystemVerilog.git,2017-09-24 23:02:41+00:00,,0,tieovi/SystemVerilog,104682330,SystemVerilog,SystemVerilog,842,0,2021-11-25 03:56:36+00:00,[],None
354,https://github.com/sharm294/axi-lbus.git,2017-08-28 19:36:05+00:00,,0,sharm294/axi-lbus,101680578,SystemVerilog,axi-lbus,69,0,2019-01-23 20:58:46+00:00,[],None
355,https://github.com/Wanwannodao/FPGA.git,2017-09-06 17:07:34+00:00,sv samples,0,Wanwannodao/FPGA,102636049,SystemVerilog,FPGA,4,0,2018-04-08 06:25:28+00:00,[],None
356,https://github.com/jordanprazak/ECE-111.git,2017-05-22 00:15:24+00:00,,1,jordanprazak/ECE-111,91995880,SystemVerilog,ECE-111,40580,0,2017-05-22 00:25:07+00:00,[],None
357,https://github.com/Fiecy/ECE337.git,2017-05-23 20:54:14+00:00,,0,Fiecy/ECE337,92219400,SystemVerilog,ECE337,1034,0,2019-12-06 03:26:22+00:00,[],None
358,https://github.com/joyoyoyoyoyo/map-reduce-distributed-algorithm.git,2017-05-22 18:25:42+00:00,Implementation of cluster map reduce with automated deployment,0,joyoyoyoyoyo/map-reduce-distributed-algorithm,92086067,SystemVerilog,map-reduce-distributed-algorithm,445,0,2019-10-11 16:56:51+00:00,"['distributed-systems', 'map-reduce', 'scala', 'akka', 'cloud-computing', 'orchestration']",None
359,https://github.com/DaCodaHUB/Quartus.git,2017-05-09 20:40:23+00:00,,0,DaCodaHUB/Quartus,90789872,SystemVerilog,Quartus,9030,0,2017-09-19 05:24:05+00:00,[],None
360,https://github.com/i2i2i2/CSE141L.git,2017-04-30 23:13:48+00:00,,0,i2i2i2/CSE141L,89882843,SystemVerilog,CSE141L,8367,0,2017-12-01 21:39:05+00:00,[],None
361,https://github.com/skyroger2/RAM.git,2017-05-09 16:56:42+00:00,RAM module for BK-0010 project,0,skyroger2/RAM,90770359,SystemVerilog,RAM,50,0,2017-05-09 16:57:49+00:00,[],None
362,https://github.com/yamaguchi1024/Floating_Point_Addr.git,2017-06-01 08:01:20+00:00,,2,yamaguchi1024/Floating_Point_Addr,93032204,SystemVerilog,Floating_Point_Addr,5011,0,2017-06-08 04:20:12+00:00,[],None
363,https://github.com/AnonymousAbe/474_hw6.git,2017-06-09 21:29:16+00:00,,0,AnonymousAbe/474_hw6,93898169,SystemVerilog,474_hw6,219,0,2017-06-09 21:29:58+00:00,[],None
364,https://github.com/RamsesMadakson/GARAGE.DOOR-State.Machine.git,2017-08-22 04:00:53+00:00,,0,RamsesMadakson/GARAGE.DOOR-State.Machine,101019543,SystemVerilog,GARAGE.DOOR-State.Machine,2,0,2017-08-22 04:01:55+00:00,[],None
365,https://github.com/melt-umn/ableC-regex-pattern-matching.git,2017-07-05 20:04:29+00:00,Regular expressions patterns for the ableC-algebraic-data-types extension,0,melt-umn/ableC-regex-pattern-matching,96356877,SystemVerilog,ableC-regex-pattern-matching,6,0,2023-10-03 22:03:15+00:00,[],None
366,https://github.com/johnjohnlin/ntuee_dclab_material.git,2017-09-18 06:56:48+00:00,This repo is the lab materials for NTUEE DCLAB (http://dclab.ee.ntu.edu.tw).,0,johnjohnlin/ntuee_dclab_material,103903889,SystemVerilog,ntuee_dclab_material,29,0,2017-09-18 06:57:57+00:00,[],None
367,https://github.com/CharlesLi4/Project1.git,2017-09-01 03:02:16+00:00,,0,CharlesLi4/Project1,102067841,SystemVerilog,Project1,39,0,2017-09-01 03:02:52+00:00,[],None
368,https://github.com/aashi4ev/240lab3.git,2017-10-12 02:02:05+00:00,,0,aashi4ev/240lab3,106631967,SystemVerilog,240lab3,3,0,2017-10-12 02:06:12+00:00,[],None
369,https://github.com/hawkejo/PmodKYPD-SI.git,2017-10-17 17:43:50+00:00,Verilog modules to implement an interface for the Digilent PmodKYPD peripheral module.  This design only allows for input from one button at a time.,0,hawkejo/PmodKYPD-SI,107303381,SystemVerilog,PmodKYPD-SI,17,0,2017-12-07 14:56:48+00:00,[],https://api.github.com/licenses/gpl-3.0
370,https://github.com/pv010694/552_project.git,2017-03-01 21:51:42+00:00,5-stage pipelined processor design(Verilog),0,pv010694/552_project,83605408,SystemVerilog,552_project,13,0,2017-03-01 21:55:19+00:00,[],None
371,https://github.com/bwuerstle/ECE111-sha1.git,2017-03-17 20:57:05+00:00,,0,bwuerstle/ECE111-sha1,85354035,SystemVerilog,ECE111-sha1,2,0,2017-03-17 21:01:46+00:00,[],None
372,https://github.com/negativ/spi_slave.git,2017-02-26 21:00:11+00:00,,0,negativ/spi_slave,83240330,SystemVerilog,spi_slave,655,0,2017-02-26 21:04:28+00:00,[],https://api.github.com/licenses/gpl-3.0
373,https://github.com/ConnorBlair/ECE385_Lab6.git,2017-02-21 01:56:55+00:00,,0,ConnorBlair/ECE385_Lab6,82623980,SystemVerilog,ECE385_Lab6,12,0,2017-02-21 01:58:35+00:00,[],None
374,https://github.com/skyroger2/MPI_Interconnect.git,2017-04-27 08:25:52+00:00,MPI bus interconnect for BK-0010 project,0,skyroger2/MPI_Interconnect,89574443,SystemVerilog,MPI_Interconnect,8,0,2017-04-27 08:28:46+00:00,[],None
375,https://github.com/ksriniv/ECE745_ASICVerification.git,2017-10-26 16:43:48+00:00,Final Testbench for LC3 Microcontroller,0,ksriniv/ECE745_ASICVerification,108438806,SystemVerilog,ECE745_ASICVerification,136,0,2021-02-09 21:12:36+00:00,[],None
376,https://github.com/s105063704/Digital_Adder.git,2017-09-17 13:38:24+00:00,This repository consists of some digital adders .,0,s105063704/Digital_Adder,103831596,SystemVerilog,Digital_Adder,47,0,2021-10-18 03:27:09+00:00,['adder'],None
377,https://github.com/BW0ng/High_Speed_Project.git,2017-04-19 04:41:14+00:00,Project for High Speed implementing a module for division and the square root function.,0,BW0ng/High_Speed_Project,88701500,SystemVerilog,High_Speed_Project,29,0,2018-06-23 15:51:07+00:00,[],None
378,https://github.com/sarahyiwang/ukucorn.git,2017-11-09 23:28:45+00:00,,0,sarahyiwang/ukucorn,110177731,SystemVerilog,ukucorn,72,0,2017-11-09 23:37:03+00:00,[],None
379,https://github.com/tzechienchu/z80.git,2017-09-19 09:26:01+00:00,SystemVerilog implementation of the z80 processor.,0,tzechienchu/z80,104054591,SystemVerilog,z80,11,0,2017-09-19 09:26:02+00:00,[],None
380,https://github.com/sh-chris110/chris.git,2017-06-05 04:58:35+00:00,just for sharing,0,sh-chris110/chris,93366542,SystemVerilog,chris,307347,0,2017-09-30 05:48:15+00:00,[],https://api.github.com/licenses/gpl-2.0
381,https://github.com/ahartel/transporter.git,2017-07-19 11:51:30+00:00,,0,ahartel/transporter,97710561,SystemVerilog,transporter,9,0,2017-07-25 13:32:17+00:00,[],None
382,https://github.com/junbaih/simple_processor.git,2017-10-22 22:04:45+00:00,,0,junbaih/simple_processor,107906510,SystemVerilog,simple_processor,14,0,2018-03-24 11:12:28+00:00,[],https://api.github.com/licenses/unlicense
383,https://github.com/Luisa2125/MICROPROCESADOR.git,2017-11-12 01:18:43+00:00,Verilog,0,Luisa2125/MICROPROCESADOR,110394167,SystemVerilog,MICROPROCESADOR,2,0,2017-11-12 01:21:16+00:00,[],None
384,https://github.com/mohamedmahmoud97/PipelinedProcessor.git,2017-05-17 00:02:47+00:00,,0,mohamedmahmoud97/PipelinedProcessor,91515144,SystemVerilog,PipelinedProcessor,19,0,2017-06-11 14:35:57+00:00,[],None
385,https://github.com/SamKLowe/scoreboard.git,2017-05-01 22:06:55+00:00,a scoreboard for a RPN calculator,0,SamKLowe/scoreboard,89967128,SystemVerilog,scoreboard,2,0,2017-05-01 22:57:22+00:00,[],None
386,https://github.com/Razelot/cse141l_emu.git,2017-05-10 22:24:52+00:00,CSE 141L SPRING 2017,0,Razelot/cse141l_emu,90913468,SystemVerilog,cse141l_emu,273,0,2018-03-27 09:35:22+00:00,[],None
387,https://github.com/prateekmohan1/Verilog_Neuron.git,2017-05-04 02:11:35+00:00,,0,prateekmohan1/Verilog_Neuron,90211666,SystemVerilog,Verilog_Neuron,223,0,2017-05-16 21:18:00+00:00,[],None
388,https://github.com/andrewslade6/551.git,2017-05-04 04:45:43+00:00,551 Final Files,0,andrewslade6/551,90222572,SystemVerilog,551,296,0,2017-05-04 04:47:57+00:00,[],None
389,https://github.com/skyroger2/ROM_focal.git,2017-05-09 17:01:08+00:00,Focal interpreter ROM for BK-0010 project,0,skyroger2/ROM_focal,90770766,SystemVerilog,ROM_focal,15,0,2017-05-09 17:01:51+00:00,[],None
390,https://github.com/Rigo17/IPD432_Tarea1_Display2.git,2017-10-07 20:05:24+00:00,,0,Rigo17/IPD432_Tarea1_Display2,106126976,SystemVerilog,IPD432_Tarea1_Display2,41,0,2017-10-07 20:24:34+00:00,[],None
391,https://github.com/shreyasp342/pattern-recognition-ece8560.git,2017-10-16 17:46:15+00:00,,0,shreyasp342/pattern-recognition-ece8560,107162358,SystemVerilog,pattern-recognition-ece8560,1896,0,2017-10-16 17:47:53+00:00,[],None
392,https://github.com/SocBridge/SocBridge.git,2017-06-10 12:04:37+00:00,,0,SocBridge/SocBridge,93936567,SystemVerilog,SocBridge,3,0,2017-08-04 08:15:37+00:00,[],None
393,https://github.com/andrewslade6/guitar_fx.git,2017-09-21 01:14:09+00:00,guitar special effects build for de0 nano board,0,andrewslade6/guitar_fx,104284996,SystemVerilog,guitar_fx,80,0,2017-11-03 03:16:53+00:00,[],None
394,https://github.com/sp0oks/MIPS_VideoCharMap.git,2017-07-03 19:37:36+00:00,"Trabalho final de Lab. de Arq1, CharMap em VGA para arquitetura MIPS.",0,sp0oks/MIPS_VideoCharMap,96144679,SystemVerilog,MIPS_VideoCharMap,9469,0,2017-10-19 09:50:59+00:00,[],None
395,https://github.com/vjacynycz/DSOC1718.git,2017-10-30 18:44:36+00:00,,2,vjacynycz/DSOC1718,108893508,SystemVerilog,DSOC1718,29711,0,2019-08-19 09:35:18+00:00,[],https://api.github.com/licenses/gpl-3.0
396,https://github.com/akshat2904/NoC_Block.git,2017-03-27 08:28:02+00:00,Repository containing the design for the Network-on-Chip (NoC) block.,0,akshat2904/NoC_Block,86310160,SystemVerilog,NoC_Block,3,0,2017-03-27 08:52:47+00:00,[],None
397,https://github.com/phazmatis/1mhz_test_clock_for_6809e.git,2017-03-19 03:10:47+00:00,Testing using a FPGA to clock a 8-bit CPU,0,phazmatis/1mhz_test_clock_for_6809e,85447470,SystemVerilog,1mhz_test_clock_for_6809e,80,0,2017-03-19 03:11:22+00:00,[],None
398,https://github.com/yehzhang/x9.git,2017-04-16 22:21:16+00:00,9-bit ISA,0,yehzhang/x9,88445989,SystemVerilog,x9,617,0,2024-02-08 06:08:43+00:00,"['interpreter', 'assembler', 'hardware', 'instruction-set-architecture', 'processor']",https://api.github.com/licenses/mit
399,https://github.com/Shantanu25/BM.git,2017-04-15 02:52:44+00:00,Bus Master for CRC generator,0,Shantanu25/BM,88319231,SystemVerilog,BM,69,0,2017-04-15 02:53:13+00:00,[],None
400,https://github.com/bohanw/uvm_asynchfifo.git,2017-07-23 20:18:21+00:00,,0,bohanw/uvm_asynchfifo,98123008,SystemVerilog,uvm_asynchfifo,12821,0,2017-07-23 20:20:46+00:00,[],None
401,https://github.com/nickallaire/CSE141LProject.git,2017-08-15 06:33:52+00:00,,0,nickallaire/CSE141LProject,100346589,SystemVerilog,CSE141LProject,1562,0,2018-04-13 02:52:46+00:00,[],None
402,https://github.com/wssrcok/logic_gate_level_RegFile.git,2017-10-07 16:37:04+00:00,lab 1,1,wssrcok/logic_gate_level_RegFile,106113299,SystemVerilog,logic_gate_level_RegFile,12,0,2018-07-05 23:00:33+00:00,[],None
403,https://github.com/hay318/Maze-Monster.git,2017-10-10 15:45:48+00:00,Game created by using assembly languages,0,hay318/Maze-Monster,106437808,SystemVerilog,Maze-Monster,415,0,2018-04-08 23:48:43+00:00,[],None
404,https://github.com/18-341/Assertions.git,2017-10-11 15:33:32+00:00,18-341 F17 Broken Calculator,0,18-341/Assertions,106573260,SystemVerilog,Assertions,262,0,2017-10-11 22:58:14+00:00,[],None
405,https://github.com/tsimons89/eco_hardware.git,2017-07-10 15:53:18+00:00,,0,tsimons89/eco_hardware,96795355,SystemVerilog,eco_hardware,3370,0,2017-07-10 15:56:24+00:00,[],None
406,https://github.com/vbaldwin1/MitySOM-5CSX_uboot_preloader.git,2017-06-14 20:30:10+00:00,,0,vbaldwin1/MitySOM-5CSX_uboot_preloader,94370547,SystemVerilog,MitySOM-5CSX_uboot_preloader,2639,0,2017-06-14 20:30:35+00:00,[],None
407,https://github.com/jprezende/trabalhoarq.git,2017-06-30 23:32:50+00:00,"Processador single core com LSL, CMP e TST",0,jprezende/trabalhoarq,95930818,SystemVerilog,trabalhoarq,27,0,2017-07-05 20:48:01+00:00,[],None
408,https://github.com/joaopedrosgs/LabDeArq.git,2017-07-16 15:52:44+00:00,,0,joaopedrosgs/LabDeArq,97393915,SystemVerilog,LabDeArq,24,0,2017-07-16 16:02:36+00:00,[],None
409,https://github.com/dts12/UVM-topology-practice.git,2017-10-05 00:59:47+00:00,,0,dts12/UVM-topology-practice,105835492,SystemVerilog,UVM-topology-practice,10,0,2017-10-05 01:01:02+00:00,[],None
410,https://github.com/IanMosquera/EPB_internal_wiring.git,2017-10-02 04:26:14+00:00,guide for any technical personel on wiring the receptacles to interconnect board,0,IanMosquera/EPB_internal_wiring,105497940,SystemVerilog,EPB_internal_wiring,7,0,2017-10-06 05:23:20+00:00,[],None
411,https://github.com/johnpa137/Mat8x8_LED_Tetris.git,2017-10-06 06:17:46+00:00,Tetris on De1_SoC using 8x8 LEDs,0,johnpa137/Mat8x8_LED_Tetris,105973119,SystemVerilog,Mat8x8_LED_Tetris,13120,0,2018-04-09 16:20:54+00:00,[],None
412,https://github.com/MihirShah10/Learning_SV.git,2017-10-12 08:00:07+00:00,,0,MihirShah10/Learning_SV,106662695,SystemVerilog,Learning_SV,4,0,2017-10-12 08:01:40+00:00,[],None
413,https://github.com/ramonn76/bn.git,2017-11-17 22:58:09+00:00,,0,ramonn76/bn,111158570,SystemVerilog,bn,3,0,2017-11-17 23:07:26+00:00,[],None
414,https://github.com/dnlcls07/DV_Tarea4.git,2017-06-02 17:55:28+00:00,,0,dnlcls07/DV_Tarea4,93190965,SystemVerilog,DV_Tarea4,51,0,2017-06-02 18:19:31+00:00,[],None
415,https://github.com/MithulGarg/ece385final.git,2017-04-19 04:38:04+00:00,,0,MithulGarg/ece385final,88701318,SystemVerilog,ece385final,7,0,2017-04-19 04:39:43+00:00,[],None
416,https://github.com/louay-hesham/PipelinedMIPS.git,2017-05-10 16:55:24+00:00,Pipelined MIPS processor implementation using SystemVerilog,0,louay-hesham/PipelinedMIPS,90887911,SystemVerilog,PipelinedMIPS,98,0,2017-06-15 14:31:15+00:00,[],None
417,https://github.com/rastogishubham/VariableCache.git,2017-04-02 22:44:41+00:00,"Design of an N-way Associative, N words per block cache in system verilog",0,rastogishubham/VariableCache,87020999,SystemVerilog,VariableCache,13,0,2017-04-02 23:24:24+00:00,[],None
418,https://github.com/szsamin/PreSiliconProject.git,2017-04-06 00:31:40+00:00,,0,szsamin/PreSiliconProject,87368879,SystemVerilog,PreSiliconProject,1612,0,2017-04-06 00:33:21+00:00,[],None
419,https://github.com/zhjohn925/uvm.git,2017-10-08 23:02:05+00:00,,0,zhjohn925/uvm,106215976,SystemVerilog,uvm,4,0,2020-08-24 04:38:44+00:00,[],None
420,https://github.com/n1kolass/gittest.git,2017-10-30 08:07:55+00:00,,0,n1kolass/gittest,108820133,SystemVerilog,gittest,0,0,2017-10-30 08:16:21+00:00,[],None
421,https://github.com/ZhaoLv/VPlatform.git,2017-10-21 13:50:13+00:00,新型的验证平台,0,ZhaoLv/VPlatform,107784009,SystemVerilog,VPlatform,38,0,2017-10-27 03:48:53+00:00,[],None
422,https://github.com/filcaval1234/ArtigoINTG-2018.git,2017-10-05 11:54:51+00:00,,0,filcaval1234/ArtigoINTG-2018,105884193,SystemVerilog,ArtigoINTG-2018,50672,0,2017-10-06 14:34:27+00:00,[],None
423,https://github.com/sparksfly000/nyuzi_speed.git,2017-09-18 07:35:15+00:00,,0,sparksfly000/nyuzi_speed,103907480,SystemVerilog,nyuzi_speed,93,0,2017-09-18 07:35:49+00:00,[],None
424,https://github.com/why950708/ECE551-N-A.git,2017-03-30 14:50:12+00:00,,0,why950708/ECE551-N-A,86714625,SystemVerilog,ECE551-N-A,84630,0,2018-02-21 15:25:50+00:00,"['ece551', 'spring', '2017']",None
425,https://github.com/scottena/doesnt_work.git,2017-05-02 22:29:47+00:00,,0,scottena/doesnt_work,90083601,SystemVerilog,doesnt_work,3,0,2017-05-03 00:24:22+00:00,[],None
426,https://github.com/emrenass/MipsPipeline.git,2017-05-18 09:12:04+00:00,Mips pipeline simulator for basys3,0,emrenass/MipsPipeline,91673048,SystemVerilog,MipsPipeline,67,0,2017-05-18 09:18:08+00:00,[],None
427,https://github.com/hodgerti/ECE_272_Section_5.git,2017-06-04 01:29:10+00:00,This repository holds all of the system verilog code used in section 5 lab.,0,hodgerti/ECE_272_Section_5,93283261,SystemVerilog,ECE_272_Section_5,5,0,2017-06-04 01:34:48+00:00,[],None
428,https://github.com/dhamilton13/CSE141L.git,2017-06-16 06:01:41+00:00,,0,dhamilton13/CSE141L,94510541,SystemVerilog,CSE141L,1733,0,2017-06-16 06:06:18+00:00,[],None
429,https://github.com/ArtemKhvostov/MIPS_SV.git,2017-06-10 12:42:09+00:00,,0,ArtemKhvostov/MIPS_SV,93938354,SystemVerilog,MIPS_SV,1047,0,2017-06-10 12:42:29+00:00,[],None
430,https://github.com/kvaishali/ln-algebra-verilog.git,2017-02-22 19:27:04+00:00,primitives coded in verilog,0,kvaishali/ln-algebra-verilog,82844052,SystemVerilog,ln-algebra-verilog,9,0,2017-03-03 02:52:09+00:00,[],None
431,https://github.com/burkeg/SD-Card-Data-Security-through-AES-Encryption-Decryption-ASIC.git,2017-03-10 19:35:08+00:00,,1,burkeg/SD-Card-Data-Security-through-AES-Encryption-Decryption-ASIC,84594296,SystemVerilog,SD-Card-Data-Security-through-AES-Encryption-Decryption-ASIC,2971,0,2017-03-17 00:10:54+00:00,[],None
432,https://github.com/rafaelgdp/bd_oficial.git,2017-03-10 19:04:59+00:00,,0,rafaelgdp/bd_oficial,84592025,SystemVerilog,bd_oficial,20,0,2018-04-18 23:59:13+00:00,[],None
433,https://github.com/plebsX/cryption.git,2017-11-12 10:06:36+00:00,,0,plebsX/cryption,110422112,SystemVerilog,cryption,7,0,2017-11-12 10:08:40+00:00,[],None
434,https://github.com/ARC-Lab-UF/Amazon_EC2_F1.git,2017-11-06 14:08:49+00:00,Code for virtual interfaces used on Amazon EC2 F1 instances.,0,ARC-Lab-UF/Amazon_EC2_F1,109703402,SystemVerilog,Amazon_EC2_F1,892,0,2018-03-29 16:43:14+00:00,[],None
435,https://github.com/RamsesMadakson/PROCESSOR-Six.16Bit.Instructions.git,2017-08-22 03:29:40+00:00,,0,RamsesMadakson/PROCESSOR-Six.16Bit.Instructions,101017263,SystemVerilog,PROCESSOR-Six.16Bit.Instructions,11,0,2017-08-22 03:48:14+00:00,[],None
436,https://github.com/nicholasbarnette/COMP541.git,2017-09-01 15:51:31+00:00,,2,nicholasbarnette/COMP541,102128979,SystemVerilog,COMP541,19350,0,2019-04-30 02:16:15+00:00,[],None
437,https://github.com/Daniel-Huynh/Digital-Design.git,2017-09-02 03:33:26+00:00,Code for projects completed in EE 371-Digital Design,0,Daniel-Huynh/Digital-Design,102170279,SystemVerilog,Digital-Design,64,0,2017-09-04 04:05:32+00:00,[],https://api.github.com/licenses/gpl-3.0
438,https://github.com/oleh-plotnikov/vending_machine.git,2017-08-22 13:54:45+00:00,,0,oleh-plotnikov/vending_machine,101068540,SystemVerilog,vending_machine,15,0,2017-08-22 13:58:16+00:00,[],None
439,https://github.com/xzhou40/ece411.git,2017-09-29 19:25:27+00:00,,0,xzhou40/ece411,105309252,SystemVerilog,ece411,34013,0,2017-09-29 19:26:33+00:00,[],None
440,https://github.com/jyerra2/PokemonGameFPGA.git,2017-08-02 05:08:59+00:00,A Nintendo-style Pokemon game built for the Altera DE2-115 development board.,0,jyerra2/PokemonGameFPGA,99074364,SystemVerilog,PokemonGameFPGA,1965,0,2017-08-02 05:12:11+00:00,[],None
441,https://github.com/caelinp/bootcamp1.git,2017-09-09 18:09:22+00:00,,0,caelinp/bootcamp1,102975260,SystemVerilog,bootcamp1,13,0,2018-09-21 05:39:18+00:00,[],None
442,https://github.com/Nnnighojk/Sobel-Edge-.git,2017-09-13 03:34:28+00:00,ASIC design class,0,Nnnighojk/Sobel-Edge-,103349308,SystemVerilog,Sobel-Edge-,8032,0,2017-12-16 06:23:19+00:00,[],None
443,https://github.com/huyutao/processor_YH_HH.git,2017-09-20 12:40:21+00:00,,0,huyutao/processor_YH_HH,104213805,SystemVerilog,processor_YH_HH,16844,0,2018-10-01 18:04:21+00:00,[],None
444,https://github.com/betterxuan/subscriber.sv.git,2017-09-16 14:31:36+00:00,,0,betterxuan/subscriber.sv,103758450,SystemVerilog,subscriber.sv,1,0,2017-09-16 14:32:30+00:00,[],None
445,https://github.com/adrieleramoso/ULA32bits.git,2017-10-03 21:02:41+00:00,ula32bits e testbench,0,adrieleramoso/ULA32bits,105703002,SystemVerilog,ULA32bits,4,0,2017-10-03 21:18:06+00:00,[],None
446,https://github.com/EvelynEZ/JumpingFrog.git,2017-11-15 19:19:14+00:00,"Implementation of a simple version Jumping Frog game on FPGA and 8x8 LED series. Red light represents the frog, and the green lights moving downwards are the walls to avoid. The frog is moved by left/right buttons, the score for the player is shown on the digital number display.",0,EvelynEZ/JumpingFrog,110876084,SystemVerilog,JumpingFrog,11,0,2017-11-15 19:19:27+00:00,[],None
447,https://github.com/connorwiniarczyk/Dig2_FinalProject.git,2017-11-19 23:42:12+00:00,,0,connorwiniarczyk/Dig2_FinalProject,111341448,SystemVerilog,Dig2_FinalProject,185,0,2017-11-20 00:27:49+00:00,[],None
448,https://github.com/sunilNgowda/ALU_system_verilog.git,2017-07-02 10:12:13+00:00,"This repository contains a design file,package and test bench file for an ALU.",0,sunilNgowda/ALU_system_verilog,96015532,SystemVerilog,ALU_system_verilog,128,0,2017-07-02 10:12:50+00:00,[],None
449,https://github.com/gabyro/Practica3_Verificacion.git,2017-04-09 00:47:48+00:00,Array module,0,gabyro/Practica3_Verificacion,87673238,SystemVerilog,Practica3_Verificacion,176,0,2017-04-09 00:48:01+00:00,[],None
450,https://github.com/sassoun/Assertions.git,2017-05-01 10:01:28+00:00,,0,sassoun/Assertions,89913830,SystemVerilog,Assertions,1,0,2017-05-01 10:01:53+00:00,[],None
451,https://github.com/fl4shk/flare32_cpu_old.git,2017-04-26 20:19:06+00:00,My attempt at a 32-bit Load-Store CPU in SystemVerilog,0,fl4shk/flare32_cpu_old,89522964,SystemVerilog,flare32_cpu_old,184,0,2020-08-06 14:42:41+00:00,[],https://api.github.com/licenses/mit
452,https://github.com/ycgasjy/dynamic_router.git,2017-05-23 22:43:47+00:00,,1,ycgasjy/dynamic_router,92226969,SystemVerilog,dynamic_router,80,0,2017-06-28 21:51:33+00:00,[],None
453,https://github.com/bpandayk/CSE141L.git,2017-05-02 20:17:38+00:00,,0,bpandayk/CSE141L,90074252,SystemVerilog,CSE141L,7002,0,2017-05-02 20:50:03+00:00,[],None
454,https://github.com/shivanicm/Donkey-Kong-Country.git,2017-05-04 23:49:38+00:00,Final project for ECE 385 (digital logic design),0,shivanicm/Donkey-Kong-Country,90319403,SystemVerilog,Donkey-Kong-Country,277,0,2017-05-04 23:54:44+00:00,[],None
455,https://github.com/shayanmukhtar/ECE676.git,2017-05-13 14:14:00+00:00,,0,shayanmukhtar/ECE676,91179003,SystemVerilog,ECE676,25,0,2017-05-13 14:14:50+00:00,[],None
456,https://github.com/amarcott11/DiamondMarcott.git,2017-02-22 19:36:28+00:00,,0,amarcott11/DiamondMarcott,82844809,SystemVerilog,DiamondMarcott,14,0,2017-02-22 19:38:04+00:00,[],None
457,https://github.com/EnginerdingFTW/ECE437.git,2017-02-21 17:46:51+00:00,,0,EnginerdingFTW/ECE437,82709403,SystemVerilog,ECE437,1903,0,2020-05-22 15:28:31+00:00,[],None
458,https://github.com/liziming117/uvmprimer_reference.git,2017-07-03 08:13:29+00:00,,0,liziming117/uvmprimer_reference,96086704,SystemVerilog,uvmprimer_reference,6018,0,2017-07-03 08:13:55+00:00,[],None
459,https://github.com/shagindl/cvnnavia-interview.git,2017-03-04 13:54:27+00:00,Решение тестовых заданий для собеседования от cvnnavia,0,shagindl/cvnnavia-interview,83896904,SystemVerilog,cvnnavia-interview,50,0,2017-03-04 18:15:53+00:00,[],None
460,https://github.com/tm8687/FIFO-Verification.git,2017-03-09 07:46:23+00:00,,0,tm8687/FIFO-Verification,84413353,SystemVerilog,FIFO-Verification,6,0,2017-03-09 08:04:01+00:00,[],None
461,https://github.com/alkislardeniz/MemoryGame.git,2017-02-21 11:40:11+00:00,FPGA based memory game.,0,alkislardeniz/MemoryGame,82673080,SystemVerilog,MemoryGame,15,0,2019-04-10 05:36:38+00:00,[],None
462,https://github.com/kouarasteh/SAT.git,2017-11-11 01:44:52+00:00,An impractical retro orbiter game for FPGA,0,kouarasteh/SAT,110309254,SystemVerilog,SAT,401,0,2018-10-05 20:09:00+00:00,[],None
463,https://github.com/rbrenner/Testbench.git,2017-10-02 21:29:40+00:00,Projeto Testbench ULA 32bits,0,rbrenner/Testbench,105587152,SystemVerilog,Testbench,1094,0,2017-10-02 21:45:40+00:00,[],None
464,https://github.com/gladwig2/Vplay.git,2017-10-02 20:32:21+00:00,,0,gladwig2/Vplay,105581952,SystemVerilog,Vplay,10,0,2017-10-04 01:42:26+00:00,[],None
465,https://github.com/melt-umn/ableC-vector.git,2017-07-03 20:52:27+00:00,C++- and Python-inspired vectors implemented as an ableC extension,0,melt-umn/ableC-vector,96149574,SystemVerilog,ableC-vector,83,0,2022-01-19 02:28:53+00:00,[],https://api.github.com/licenses/lgpl-3.0
466,https://github.com/stamp711/digital-frequency-meter.git,2017-07-10 17:47:53+00:00,,0,stamp711/digital-frequency-meter,96805406,SystemVerilog,digital-frequency-meter,48,0,2023-01-28 18:37:54+00:00,[],None
467,https://github.com/Dimitrov2005/FSM-Controller.git,2017-07-27 13:23:37+00:00,,0,Dimitrov2005/FSM-Controller,98538618,SystemVerilog,FSM-Controller,3765,0,2017-08-02 13:05:16+00:00,[],None
468,https://github.com/mah049/SHA-1-SHA-256-MD5.git,2017-08-19 19:01:56+00:00,,0,mah049/SHA-1-SHA-256-MD5,100815453,SystemVerilog,SHA-1-SHA-256-MD5,63,0,2017-08-19 19:07:59+00:00,[],None
469,https://github.com/scottena/HW6.git,2017-06-02 03:19:38+00:00,,0,scottena/HW6,93122598,SystemVerilog,HW6,3,0,2017-06-02 03:20:39+00:00,[],None
470,https://github.com/891680996/digital_clock_sv.git,2017-05-29 10:50:59+00:00,,0,891680996/digital_clock_sv,92731080,SystemVerilog,digital_clock_sv,12,0,2017-05-30 16:15:33+00:00,[],https://api.github.com/licenses/mit
471,https://github.com/nikhilesh95/SPORK-Processor.git,2017-05-10 00:51:19+00:00,Verilog and System Verilog description of a custom 9-bit processor,0,nikhilesh95/SPORK-Processor,90805239,SystemVerilog,SPORK-Processor,41,0,2017-05-10 00:53:08+00:00,[],None
472,https://github.com/Cmjunior1/ALU_32.git,2017-09-29 21:40:13+00:00,alu 32 bits,0,Cmjunior1/ALU_32,105319466,SystemVerilog,ALU_32,3,0,2017-09-29 21:42:29+00:00,[],None
473,https://github.com/DaiconV/CSE132L.git,2017-03-05 10:16:30+00:00,Final Project,0,DaiconV/CSE132L,83961375,SystemVerilog,CSE132L,6132,0,2017-03-06 11:14:39+00:00,[],None
474,https://github.com/CSIYI/ComputerDesign.git,2017-03-21 05:13:39+00:00,Computer Desig,0,CSIYI/ComputerDesign,85661749,SystemVerilog,ComputerDesign,21488,0,2019-01-31 14:35:30+00:00,[],None
475,https://github.com/kbilgund/Management-Data-Input-Ouput.git,2017-04-17 09:36:49+00:00,,0,kbilgund/Management-Data-Input-Ouput,88493799,SystemVerilog,Management-Data-Input-Ouput,44,0,2017-04-17 14:39:31+00:00,[],None
476,https://github.com/JunyouChi/PurdueCourses.git,2017-03-07 02:10:18+00:00,,0,JunyouChi/PurdueCourses,84143237,SystemVerilog,PurdueCourses,390456,0,2017-03-07 02:10:30+00:00,[],None
477,https://github.com/Chava8796/DV_Tarea05.git,2017-06-05 20:55:39+00:00,,0,Chava8796/DV_Tarea05,93446222,SystemVerilog,DV_Tarea05,38,0,2017-06-05 20:59:18+00:00,[],None
478,https://github.com/offshorewind/stp_assignments.git,2017-06-18 16:15:26+00:00,follows the pseudo code on book SMT by Koehn,0,offshorewind/stp_assignments,94698627,SystemVerilog,stp_assignments,101,0,2017-06-18 16:42:18+00:00,[],None
479,https://github.com/lnthang/FPGA-playground.git,2017-07-17 16:46:28+00:00,,0,lnthang/FPGA-playground,97499929,SystemVerilog,FPGA-playground,68,0,2017-07-17 16:47:20+00:00,[],None
480,https://github.com/wshh1559/Chain-NN.git,2017-03-22 02:12:47+00:00,RTL code for Chain-NN,0,wshh1559/Chain-NN,85774700,SystemVerilog,Chain-NN,360,0,2017-03-22 02:30:37+00:00,[],None
481,https://github.com/atsmith3/IlliniFormulaElectricDisplay.git,2017-06-30 03:34:41+00:00,Repo for the Illini Formula Electric Display System 2017-2018,1,atsmith3/IlliniFormulaElectricDisplay,95844987,SystemVerilog,IlliniFormulaElectricDisplay,78499,0,2019-04-11 05:06:42+00:00,[],None
482,https://github.com/kafka96/Snake.git,2017-05-16 13:26:15+00:00,CS 223 course project,0,kafka96/Snake,91461385,SystemVerilog,Snake,10,0,2017-05-16 13:31:26+00:00,[],None
483,https://github.com/melt-umn/ableC-halide.git,2017-06-30 21:29:13+00:00,Halide-like loop specification and transformation concepts implemented as an ableC extension,0,melt-umn/ableC-halide,95925272,SystemVerilog,ableC-halide,121,0,2022-01-19 02:22:27+00:00,[],https://api.github.com/licenses/lgpl-3.0
484,https://github.com/EvelynEZ/ARM-Microprocessor.git,2017-11-15 19:07:49+00:00,Implementation of the ARM microprocessor using SystemVerilog on Quartus II.,0,EvelynEZ/ARM-Microprocessor,110874802,SystemVerilog,ARM-Microprocessor,26,0,2017-11-15 19:10:25+00:00,[],None
485,https://github.com/tsmoffat/SystemVerilogLabs.git,2017-11-09 12:38:52+00:00,,0,tsmoffat/SystemVerilogLabs,110113652,SystemVerilog,SystemVerilogLabs,15,0,2017-11-09 15:02:42+00:00,[],None
486,https://github.com/kevinliutong/TMDFI.git,2017-11-12 08:37:11+00:00,Implement the DataFlow Integrity mechanism on rocket-core hardware to accelerate,0,kevinliutong/TMDFI,110417233,SystemVerilog,TMDFI,3788,0,2017-11-13 00:54:21+00:00,[],
487,https://github.com/yjc9426/PurdueCourses.git,2017-09-13 17:40:05+00:00,,7,yjc9426/PurdueCourses,103431125,SystemVerilog,PurdueCourses,390456,0,2017-09-13 17:40:18+00:00,[],None
488,https://github.com/baibai-cbd/EE800_SHA256_FPGA.git,2017-10-18 01:46:21+00:00,,1,baibai-cbd/EE800_SHA256_FPGA,107344989,SystemVerilog,EE800_SHA256_FPGA,10,0,2017-10-18 02:39:19+00:00,[],None
489,https://github.com/nflorina/digital-circuit-design.git,2017-10-29 19:59:05+00:00,digital circuit design ( digital clock with multiple functions ) for emphasizing testbench  concept & architecture,0,nflorina/digital-circuit-design,108766482,SystemVerilog,digital-circuit-design,632,0,2017-10-29 20:13:25+00:00,[],None
490,https://github.com/jerry990/RISC-Pipe-CPU.git,2017-10-21 13:45:49+00:00,,1,jerry990/RISC-Pipe-CPU,107783694,SystemVerilog,RISC-Pipe-CPU,8,0,2018-04-21 14:23:51+00:00,[],None
491,https://github.com/afiskon/icestick-first-project.git,2017-11-06 16:58:02+00:00,"My first experiments with iCEstick, IceStorm, Yosys and Arachne-pnr",2,afiskon/icestick-first-project,109723823,SystemVerilog,icestick-first-project,3,0,2017-11-27 15:04:07+00:00,[],https://api.github.com/licenses/bsd-2-clause
492,https://github.com/shyamal-anadkat/DigitalDesign.git,2017-09-06 18:42:34+00:00,,0,shyamal-anadkat/DigitalDesign,102645297,SystemVerilog,DigitalDesign,81211,0,2017-12-28 23:29:28+00:00,[],None
493,https://github.com/wa9035148/sva_checker_library.git,2017-09-09 12:04:39+00:00,Library of RTL checker by SVA,0,wa9035148/sva_checker_library,102951935,SystemVerilog,sva_checker_library,0,0,2017-09-09 12:07:24+00:00,[],None
494,https://github.com/haniawni/AntSimHardware.git,2017-05-02 22:36:02+00:00,Ant simulation in systemverilog for FPGA,1,haniawni/AntSimHardware,90084074,SystemVerilog,AntSimHardware,55,0,2017-05-02 22:38:39+00:00,[],None
495,https://github.com/sassoun/Bus-Master-Arbiter-for-CRC.git,2017-05-01 09:54:31+00:00,,0,sassoun/Bus-Master-Arbiter-for-CRC,89913475,SystemVerilog,Bus-Master-Arbiter-for-CRC,32,0,2017-05-01 10:04:59+00:00,[],None
496,https://github.com/SkullStickyRice/UIUC-ECE411-Computer-Architecture-.git,2017-05-17 19:45:05+00:00,,1,SkullStickyRice/UIUC-ECE411-Computer-Architecture-,91614040,SystemVerilog,UIUC-ECE411-Computer-Architecture-,945,0,2017-05-28 16:12:55+00:00,[],None
497,https://github.com/AnonymousAbe/474_hw7.git,2017-06-09 23:07:41+00:00,,0,AnonymousAbe/474_hw7,93903141,SystemVerilog,474_hw7,6,0,2017-06-10 02:05:58+00:00,[],None
498,https://github.com/AdityaPawar5/Formal-Verification.git,2017-10-14 19:33:51+00:00,,0,AdityaPawar5/Formal-Verification,106956977,SystemVerilog,Formal-Verification,18,0,2022-05-23 07:42:42+00:00,[],None
499,https://github.com/alinalarisa/ether.git,2017-03-29 15:36:17+00:00,,0,alinalarisa/ether,86599802,SystemVerilog,ether,2,0,2017-03-29 15:37:27+00:00,[],None
500,https://github.com/MohamedAkl1/ALU.git,2017-03-15 00:40:46+00:00,32 bit alu using system verilog,0,MohamedAkl1/ALU,85011571,SystemVerilog,ALU,42,0,2017-03-15 00:47:44+00:00,[],None
501,https://github.com/raymond88wang/CSE112L-Lab3.git,2017-03-14 03:59:54+00:00,,0,raymond88wang/CSE112L-Lab3,84903799,SystemVerilog,CSE112L-Lab3,1621,0,2017-03-14 04:02:45+00:00,[],None
502,https://github.com/ytbmulder/multi-stream-buffer.git,2017-08-09 10:42:58+00:00,,2,ytbmulder/multi-stream-buffer,99797335,SystemVerilog,multi-stream-buffer,140,0,2019-05-31 13:37:09+00:00,[],https://api.github.com/licenses/bsd-2-clause
503,https://github.com/almeidaslucas/arquitetura.git,2017-10-04 02:39:13+00:00,,0,almeidaslucas/arquitetura,105725302,SystemVerilog,arquitetura,2,0,2017-10-04 02:40:03+00:00,[],None
504,https://github.com/asulike420/HDL.git,2017-09-19 18:17:59+00:00,Code Examples,0,asulike420/HDL,104111284,SystemVerilog,HDL,2,0,2017-09-19 18:33:35+00:00,[],None
505,https://github.com/ztgao/fpga_cookies.git,2017-09-19 16:01:08+00:00,Some simple functions or sub-modules used in my project.,0,ztgao/fpga_cookies,104096676,SystemVerilog,fpga_cookies,1,0,2017-09-20 14:25:13+00:00,[],None
506,https://github.com/StrokovSt/Student2017.git,2017-09-10 15:53:37+00:00,Student project,1,StrokovSt/Student2017,103041936,SystemVerilog,Student2017,2852,0,2017-09-10 15:53:39+00:00,[],None
507,https://github.com/rafaelgdp/bd-pem.git,2017-03-08 21:35:22+00:00,Projeto do BD para o PEM.,0,rafaelgdp/bd-pem,84368364,SystemVerilog,bd-pem,127,0,2019-02-03 11:16:48+00:00,[],None
508,https://github.com/JPaulMora/NibblER.git,2017-11-13 20:35:19+00:00,Verilog implementation of the Nibbler: https://www.bigmessowires.com/nibbler/,0,JPaulMora/NibblER,110598954,SystemVerilog,NibblER,52,0,2017-11-14 03:31:06+00:00,[],https://api.github.com/licenses/gpl-3.0
509,https://github.com/scherrgabriel/trabalho_arq.git,2017-06-28 22:52:16+00:00,Trabalho de Arquitetura de Computadores,0,scherrgabriel/trabalho_arq,95718147,SystemVerilog,trabalho_arq,18,0,2017-06-28 23:41:02+00:00,[],None
510,https://github.com/fattybobcat/trial_task_rtl.git,2017-06-27 06:47:24+00:00,trial task rtl. Cross_bar for 4 master & 4 slave,0,fattybobcat/trial_task_rtl,95526668,SystemVerilog,trial_task_rtl,130,0,2020-06-22 11:52:55+00:00,[],None
511,https://github.com/cquickstad/txt_tbl.git,2017-07-14 17:54:16+00:00,"A bit of SystemVerilog code to help generate well formatted text tables, say for a logger.",0,cquickstad/txt_tbl,97259695,SystemVerilog,txt_tbl,9,0,2021-12-02 00:59:22+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/SIUE-VLSI/CFD.git,2017-07-06 17:59:41+00:00,,0,SIUE-VLSI/CFD,96458045,SystemVerilog,CFD,44,0,2017-07-06 18:43:15+00:00,[],None
513,https://github.com/0ctobyte/fpga.git,2017-07-09 02:22:18+00:00,Just some projects written in SystemVerilog for my Cyclone IV FPGA on the DE2-115 board,0,0ctobyte/fpga,96656152,SystemVerilog,fpga,110,0,2017-07-09 02:44:16+00:00,[],https://api.github.com/licenses/mit
514,https://github.com/siddhantekale/BFM.git,2017-07-25 02:05:25+00:00,,0,siddhantekale/BFM,98253176,SystemVerilog,BFM,241,0,2020-03-22 01:59:38+00:00,[],None
515,https://github.com/Jyun-Neng/Router.git,2017-10-03 17:47:45+00:00,,0,Jyun-Neng/Router,105683460,SystemVerilog,Router,1,0,2017-10-03 17:49:50+00:00,[],None
516,https://github.com/chialin6/Digital-Circuit-Design_2016.git,2017-10-11 12:06:57+00:00,Labs and lab test of digital circuit design,0,chialin6/Digital-Circuit-Design_2016,106549139,SystemVerilog,Digital-Circuit-Design_2016,8953,0,2020-06-26 05:04:08+00:00,[],None
517,https://github.com/melt-umn/ableC-interval.git,2017-07-04 15:38:38+00:00,Numeric intervals implemented as an ableC extension,0,melt-umn/ableC-interval,96232721,SystemVerilog,ableC-interval,39,0,2022-01-19 02:22:43+00:00,[],https://api.github.com/licenses/lgpl-3.0
518,https://github.com/RohitK92/verilog-impls.git,2017-11-12 06:48:49+00:00,My Verilog implementations of different digital blocks,0,RohitK92/verilog-impls,110411573,SystemVerilog,verilog-impls,11,0,2018-06-23 22:19:21+00:00,[],None
519,https://github.com/een5afr/VerilatorPlayground.git,2017-11-07 00:17:42+00:00,Playground for verilator,0,een5afr/VerilatorPlayground,109765383,SystemVerilog,VerilatorPlayground,1,0,2022-04-15 22:53:44+00:00,[],None
520,https://github.com/Shantanu25/NOC.git,2017-04-15 02:51:14+00:00,Network on chip for CRC generator,0,Shantanu25/NOC,88319164,SystemVerilog,NOC,51,0,2017-04-15 02:52:08+00:00,[],None
521,https://github.com/akshat2904/CRC_Block.git,2017-03-27 08:27:24+00:00,Repository containing the design for the Cyclic Redundancy Check (CRC) block.,0,akshat2904/CRC_Block,86310088,SystemVerilog,CRC_Block,5,0,2017-03-27 08:53:13+00:00,[],None
522,https://github.com/whampson/elc3.git,2017-04-08 19:48:40+00:00,The Extended LC-3 -- ECE 385 Final Project,0,whampson/elc3,87660048,SystemVerilog,elc3,955,0,2018-11-28 19:51:11+00:00,[],None
523,https://github.com/filipeferibeiro/SHA-1.git,2017-03-29 14:18:28+00:00,SHA-1 em SystemVerilog,0,filipeferibeiro/SHA-1,86591137,SystemVerilog,SHA-1,6,0,2017-03-29 14:23:17+00:00,[],None
524,https://github.com/nyakuo/verilog_NN.git,2017-03-23 13:58:06+00:00,Verilog HDLでNNの実装の勉強,0,nyakuo/verilog_NN,85955995,SystemVerilog,verilog_NN,2,0,2017-03-23 13:58:24+00:00,[],None
525,https://github.com/uditkhanna/PDP-11-ISA-Simulator-.git,2017-10-18 02:31:43+00:00,"ECE 586 Spring 2017, Portland State University",0,uditkhanna/PDP-11-ISA-Simulator-,107349167,SystemVerilog,PDP-11-ISA-Simulator-,262,0,2017-10-18 02:39:24+00:00,[],https://api.github.com/licenses/gpl-3.0
526,https://github.com/NotZombieFood/TempAverage.git,2017-10-18 00:01:32+00:00,temp average systemverilog,0,NotZombieFood/TempAverage,107337014,SystemVerilog,TempAverage,10,0,2017-11-03 13:29:55+00:00,[],None
527,https://github.com/Matcunningham/CECS225.git,2017-10-13 07:42:17+00:00,Digital Logic and Assembly,0,Matcunningham/CECS225,106793703,SystemVerilog,CECS225,1,0,2017-10-13 07:49:47+00:00,[],None
528,https://github.com/KunalD09/CAN-Bus-with-APB-interface.git,2017-05-30 21:06:17+00:00,,0,KunalD09/CAN-Bus-with-APB-interface,92876171,SystemVerilog,CAN-Bus-with-APB-interface,1093,0,2017-05-30 21:13:41+00:00,[],None
529,https://github.com/abjshprof/Computer-Architecture.git,2017-05-26 05:44:04+00:00," 5-stage pipeline CPU for RISC-V architecture. complete RV64IM instruction set (all variants of load/store, arithmetic, branch instructions). Cpu core with a 5-stage pipeline, 2-way set associative instruction cache, data cache and hazard detection",0,abjshprof/Computer-Architecture,92476442,SystemVerilog,Computer-Architecture,70,0,2018-11-12 16:24:05+00:00,[],None
530,https://github.com/Austix6E/Microcontroller.git,2017-06-01 04:58:46+00:00,Custom MCU targeting DSP applications,0,Austix6E/Microcontroller,93018022,SystemVerilog,Microcontroller,3938,0,2017-07-21 06:14:53+00:00,[],https://api.github.com/licenses/mit
531,https://github.com/WideWord/cpu2.git,2017-06-12 08:22:45+00:00,,0,WideWord/cpu2,94072528,SystemVerilog,cpu2,601,0,2017-07-26 16:00:47+00:00,[],None
532,https://github.com/hshaban1/SnakeGame.git,2017-06-13 23:22:25+00:00,snake game verilog,0,hshaban1/SnakeGame,94267002,SystemVerilog,SnakeGame,5,0,2017-06-13 23:26:47+00:00,[],None
533,https://github.com/jgutter/Veriloggers_551.git,2017-06-16 18:30:20+00:00,,0,jgutter/Veriloggers_551,94571213,SystemVerilog,Veriloggers_551,878,0,2017-06-16 18:31:21+00:00,[],None
534,https://github.com/raffy-bekhit/Mips-pipeline-microprocessor.git,2017-06-20 10:19:26+00:00,Design of mips pipeline microprocessor architecture using system verilog,0,raffy-bekhit/Mips-pipeline-microprocessor,94878627,SystemVerilog,Mips-pipeline-microprocessor,10,0,2020-11-24 04:18:19+00:00,"['computer-architecture', 'systemverilog', 'pipeline-processor', 'logic-design']",None
535,https://github.com/just0422/p6-processor.git,2017-05-30 20:07:49+00:00,P6 Processor,0,just0422/p6-processor,92871694,SystemVerilog,p6-processor,9672,0,2018-08-17 16:50:45+00:00,[],None
536,https://github.com/parlapalli/SocBridgeVLSI.git,2017-06-26 15:40:46+00:00,,0,parlapalli/SocBridgeVLSI,95462496,SystemVerilog,SocBridgeVLSI,1,0,2017-06-26 16:35:42+00:00,[],None
537,https://github.com/rastogishubham/BFM_ECE337.git,2017-10-31 01:48:42+00:00,This is a repository for the BFM development for ECE337,0,rastogishubham/BFM_ECE337,108930427,SystemVerilog,BFM_ECE337,54,0,2020-10-15 22:07:09+00:00,[],None
538,https://github.com/pbing/Wishbone.git,2017-11-11 11:56:21+00:00,Check Wishbone B4 variants,0,pbing/Wishbone,110341697,SystemVerilog,Wishbone,969,0,2023-02-04 11:35:32+00:00,"['wishbone', 'wishbone-bus', 'systemverilog']",None
539,https://github.com/mamurai-0/Univ_lectures.git,2017-02-22 02:52:06+00:00,lecture codes,0,mamurai-0/Univ_lectures,82753250,SystemVerilog,Univ_lectures,229048,0,2017-02-22 03:34:43+00:00,[],None
540,https://github.com/akshat2904/Bus_Master.git,2017-03-27 08:29:14+00:00,Repository containing the combined features of CRC and NoC blocks working as a Bus Master,0,akshat2904/Bus_Master,86310270,SystemVerilog,Bus_Master,6,0,2017-03-27 08:52:31+00:00,[],None
541,https://github.com/louay-hesham/SingleCycleMIPS.git,2017-04-16 12:52:05+00:00,Single Cycle MIPS processor simulation using SystemVerilog,0,louay-hesham/SingleCycleMIPS,88412955,SystemVerilog,SingleCycleMIPS,88,0,2021-04-01 04:55:59+00:00,[],None
542,https://github.com/Shantanu25/Bus-Arbiter.git,2017-04-15 02:53:45+00:00,Bidding arbiter,0,Shantanu25/Bus-Arbiter,88319294,SystemVerilog,Bus-Arbiter,339,0,2017-04-15 02:54:09+00:00,[],None
543,https://github.com/vmanja16/Digital_Designs.git,2017-04-16 15:40:31+00:00,A repository for various Digital Designs written in Hardware Description Languages.,0,vmanja16/Digital_Designs,88423380,SystemVerilog,Digital_Designs,2,0,2018-12-02 21:09:51+00:00,[],None
544,https://github.com/chetanrbb/SV_MIPS_Veloce_2.git,2017-03-11 10:48:11+00:00,,1,chetanrbb/SV_MIPS_Veloce_2,84642946,SystemVerilog,SV_MIPS_Veloce_2,85,0,2017-03-11 10:50:44+00:00,[],None
545,https://github.com/PulseRain/FP51_OCD.git,2017-07-17 06:18:48+00:00,Onchip debugger for FP51,3,PulseRain/FP51_OCD,97441641,SystemVerilog,FP51_OCD,34,0,2020-01-17 05:09:51+00:00,[],
546,https://github.com/Dimitrov2005/FIFO-Test-UVM.git,2017-07-18 13:50:51+00:00,,1,Dimitrov2005/FIFO-Test-UVM,97603881,SystemVerilog,FIFO-Test-UVM,20,0,2017-07-24 15:31:57+00:00,[],None
547,https://github.com/MushroomZQ/verif_exe.git,2017-09-25 06:20:44+00:00,use a temp example to do the exercise,1,MushroomZQ/verif_exe,104710844,SystemVerilog,verif_exe,27,0,2017-09-25 06:23:22+00:00,[],None
548,https://github.com/prasadp4009/vhdlcodes.git,2017-10-02 08:19:59+00:00,Examples and Tutorials for vhdlcodes.com,0,prasadp4009/vhdlcodes,105512234,SystemVerilog,vhdlcodes,4,0,2017-10-02 08:32:23+00:00,[],None
549,https://github.com/RKishmar/labs.git,2017-05-25 07:08:04+00:00,,0,RKishmar/labs,92375593,SystemVerilog,labs,179,0,2020-11-11 20:15:56+00:00,[],None
550,https://github.com/christnp/mitysom_5csx_dev_board.git,2017-06-13 22:41:59+00:00,,0,christnp/mitysom_5csx_dev_board,94264638,SystemVerilog,mitysom_5csx_dev_board,2639,0,2017-06-13 22:42:33+00:00,[],None
551,https://github.com/Dimitrov2005/task1.git,2017-08-24 16:07:19+00:00,,0,Dimitrov2005/task1,101313989,SystemVerilog,task1,18,0,2017-08-24 16:08:09+00:00,[],None
552,https://github.com/dustinjhenderson/snek.git,2017-09-11 04:15:40+00:00,snek game,0,dustinjhenderson/snek,103089007,SystemVerilog,snek,6,0,2017-09-11 04:17:07+00:00,[],None
553,https://github.com/melt-umn/ableC-templating.git,2017-07-01 02:48:00+00:00,C++-inspired templates implemented as an ableC extension,0,melt-umn/ableC-templating,95937937,SystemVerilog,ableC-templating,195,0,2022-01-15 18:33:01+00:00,[],https://api.github.com/licenses/lgpl-3.0
554,https://github.com/AbdoA2/MIPS_Single.git,2017-09-21 16:21:52+00:00,A single cycle 32-bit processor that implements MIPS architecture.,0,AbdoA2/MIPS_Single,104371557,SystemVerilog,MIPS_Single,176,0,2017-09-21 16:24:50+00:00,[],None
555,https://github.com/renanalboy/TrabalhosArquitetura.git,2017-07-01 03:17:40+00:00,,0,renanalboy/TrabalhosArquitetura,95939182,SystemVerilog,TrabalhosArquitetura,553,0,2017-10-05 12:44:21+00:00,[],None
556,https://github.com/ruthienguyen/test.git,2017-11-09 05:11:37+00:00,,0,ruthienguyen/test,110070193,SystemVerilog,test,2,0,2017-11-09 05:12:53+00:00,[],None
