

================================================================
== Vitis HLS Report for 'fft_Pipeline_Reverse'
================================================================
* Date:           Fri Oct 21 22:25:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.081 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse  |      513|      513|         3|          1|          1|   512|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp = alloca i32 1"   --->   Operation 6 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %temp"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_2 = load i11 %temp" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 17 'load' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %temp_2, i32 10" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 19 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %tmp_6, void %for.inc.i.split, void %_Z11bit_reversePfS_S_S_.exit.exitStub" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 21 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %temp_2, i32 9, i32 8" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 22 'partselect' 'or_ln' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln111_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %temp_2, i32 7, i32 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 23 'partselect' 'or_ln111_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i7 %or_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 24 'zext' 'zext_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 25 'getelementptr' 'X_R_0_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 26 'load' 'X_R_0_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 27 'getelementptr' 'X_R_1_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 28 'load' 'X_R_1_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 29 'getelementptr' 'X_R_2_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 30 'load' 'X_R_2_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 31 'getelementptr' 'X_R_3_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 32 'load' 'X_R_3_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %temp_2, i32 2, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i11 %temp_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 34 'trunc' 'trunc_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln111 = icmp_eq  i2 %trunc_ln111, i2 0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 35 'icmp' 'icmp_ln111' <Predicate = (!tmp_6)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 36 'getelementptr' 'X_I_0_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 37 'load' 'X_I_0_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 38 'getelementptr' 'X_I_1_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 39 'load' 'X_I_1_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 40 'getelementptr' 'X_I_2_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 41 'load' 'X_I_2_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 42 'getelementptr' 'X_I_3_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 43 'load' 'X_I_3_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %arrayidx7.i29.case.2, void %arrayidx7.i29.case.0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 44 'br' 'br_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln111_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %or_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 45 'bitconcatenate' 'zext_ln111_1_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i8 %zext_ln111_1_cast" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 46 'zext' 'zext_ln111_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%X_R_0_addr_2 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 47 'getelementptr' 'X_R_0_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%X_R_0_load_2 = load i8 %X_R_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 48 'load' 'X_R_0_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%X_R_1_addr_2 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 49 'getelementptr' 'X_R_1_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%X_R_1_load_2 = load i8 %X_R_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 50 'load' 'X_R_1_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%X_R_2_addr_2 = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 51 'getelementptr' 'X_R_2_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%X_R_2_load_2 = load i8 %X_R_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 52 'load' 'X_R_2_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%X_R_3_addr_2 = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 53 'getelementptr' 'X_R_3_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%X_R_3_load_2 = load i8 %X_R_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 54 'load' 'X_R_3_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%X_I_0_addr_2 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 55 'getelementptr' 'X_I_0_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%X_I_0_load_2 = load i8 %X_I_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 56 'load' 'X_I_0_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%X_I_1_addr_2 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 57 'getelementptr' 'X_I_1_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%X_I_1_load_2 = load i8 %X_I_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 58 'load' 'X_I_1_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%X_I_2_addr_2 = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 59 'getelementptr' 'X_I_2_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%X_I_2_load_2 = load i8 %X_I_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 60 'load' 'X_I_2_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%X_I_3_addr_2 = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 61 'getelementptr' 'X_I_3_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%X_I_3_load_2 = load i8 %X_I_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 62 'load' 'X_I_3_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %arrayidx7.1.i31.case.3, void %arrayidx7.1.i31.case.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 63 'br' 'br_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln107 = add i11 %temp_2, i11 2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 64 'add' 'add_ln107' <Predicate = (!tmp_6)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln107 = store i11 %add_ln107, i11 %temp" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 65 'store' 'store_ln107' <Predicate = (!tmp_6)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc.i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 66 'br' 'br_ln107' <Predicate = (!tmp_6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 67 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %X_R_0_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 68 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 69 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %X_R_1_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 70 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 71 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln111_2 = bitcast i32 %X_R_2_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 72 'bitcast' 'bitcast_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 73 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %X_R_3_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 74 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln111, i32 %bitcast_ln111_1, i32 %bitcast_ln111_2, i32 %bitcast_ln111_3, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 75 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 76 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i32 %X_I_0_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 77 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 78 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln112_1 = bitcast i32 %X_I_1_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 79 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 80 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln112_2 = bitcast i32 %X_I_2_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 81 'bitcast' 'bitcast_ln112_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 82 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln112_3 = bitcast i32 %X_I_3_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 83 'bitcast' 'bitcast_ln112_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln112, i32 %bitcast_ln112_1, i32 %bitcast_ln112_2, i32 %bitcast_ln112_3, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 84 'mux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%X_R_0_load_2 = load i8 %X_R_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 85 'load' 'X_R_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln111_4 = bitcast i32 %X_R_0_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 86 'bitcast' 'bitcast_ln111_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%X_R_1_load_2 = load i8 %X_R_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 87 'load' 'X_R_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln111_5 = bitcast i32 %X_R_1_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 88 'bitcast' 'bitcast_ln111_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%X_R_2_load_2 = load i8 %X_R_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 89 'load' 'X_R_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln111_6 = bitcast i32 %X_R_2_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 90 'bitcast' 'bitcast_ln111_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%X_R_3_load_2 = load i8 %X_R_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 91 'load' 'X_R_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln111_7 = bitcast i32 %X_R_3_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 92 'bitcast' 'bitcast_ln111_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln111_4, i32 %bitcast_ln111_5, i32 %bitcast_ln111_6, i32 %bitcast_ln111_7, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 93 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%X_I_0_load_2 = load i8 %X_I_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 94 'load' 'X_I_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln112_4 = bitcast i32 %X_I_0_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 95 'bitcast' 'bitcast_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%X_I_1_load_2 = load i8 %X_I_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 96 'load' 'X_I_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln112_5 = bitcast i32 %X_I_1_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 97 'bitcast' 'bitcast_ln112_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%X_I_2_load_2 = load i8 %X_I_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 98 'load' 'X_I_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln112_6 = bitcast i32 %X_I_2_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 99 'bitcast' 'bitcast_ln112_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%X_I_3_load_2 = load i8 %X_I_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 100 'load' 'X_I_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln112_7 = bitcast i32 %X_I_3_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 101 'bitcast' 'bitcast_ln112_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln112_4, i32 %bitcast_ln112_5, i32 %bitcast_ln112_6, i32 %bitcast_ln112_7, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 102 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (tmp_6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:108]   --->   Operation 103 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i8 %lshr_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 104 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%Stage0_R_addr = getelementptr i32 %Stage0_R, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 105 'getelementptr' 'Stage0_R_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%Stage0_R_2_addr = getelementptr i32 %Stage0_R_2, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 106 'getelementptr' 'Stage0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%Stage0_I_addr = getelementptr i32 %Stage0_I, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 107 'getelementptr' 'Stage0_I_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp, i8 %Stage0_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 108 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%Stage0_I_2_addr = getelementptr i32 %Stage0_I_2, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 109 'getelementptr' 'Stage0_I_2_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_4, i8 %Stage0_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 110 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i33.i.split.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 111 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp, i8 %Stage0_R_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 112 'store' 'store_ln111' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_4, i8 %Stage0_I_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 113 'store' 'store_ln112' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i33.i.split.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 114 'br' 'br_ln112' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%Stage0_R_1_addr = getelementptr i32 %Stage0_R_1, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 115 'getelementptr' 'Stage0_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%Stage0_R_3_addr = getelementptr i32 %Stage0_R_3, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 116 'getelementptr' 'Stage0_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%Stage0_I_1_addr = getelementptr i32 %Stage0_I_1, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 117 'getelementptr' 'Stage0_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp_s, i8 %Stage0_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 118 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%Stage0_I_3_addr = getelementptr i32 %Stage0_I_3, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 119 'getelementptr' 'Stage0_I_3_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_1, i8 %Stage0_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 120 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx7.1.i31.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 121 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp_s, i8 %Stage0_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 122 'store' 'store_ln111' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_1, i8 %Stage0_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 123 'store' 'store_ln112' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx7.1.i31.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 124 'br' 'br_ln112' <Predicate = (icmp_ln111)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('input') [17]  (0 ns)
	'load' operation ('temp', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111) on local variable 'input' [29]  (0 ns)
	'getelementptr' operation ('X_R_0_addr_2', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111) [85]  (0 ns)
	'load' operation ('X_R_0_load_2', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111) on array 'X_R_0' [86]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('X_R_0_load_2', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111) on array 'X_R_0' [86]  (3.25 ns)
	'mux' operation ('tmp_s', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111) [97]  (1.83 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Stage0_R_2_addr', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111) [55]  (0 ns)
	'store' operation ('store_ln111', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111) of variable 'tmp', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111 on array 'Stage0_R_2' [74]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
