
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000790                       # Number of seconds simulated
sim_ticks                                   789884000                       # Number of ticks simulated
final_tick                                  789884000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146641                       # Simulator instruction rate (inst/s)
host_op_rate                                   284338                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51459251                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449820                       # Number of bytes of host memory used
host_seconds                                    15.35                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         440512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             544640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       130560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          130560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2040                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         131826952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         557692016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             689518967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    131826952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        131826952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165290093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165290093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165290093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        131826952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        557692016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            854809061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000128262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          176                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          176                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2727                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3154                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 519168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  185088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  544704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               201856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    399                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   238                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     789882000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.085916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.330613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.094726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          506     27.51%     27.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          450     24.47%     51.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          202     10.98%     62.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          127      6.91%     69.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      3.92%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           69      3.75%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      2.99%     80.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      2.66%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          309     16.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1839                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.045455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.763959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.504435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            104     59.09%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            44     25.00%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            18     10.23%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.14%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.70%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.14%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.431818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.410663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.859175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              138     78.41%     78.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.84%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     15.91%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           176                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       419904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       185088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 125669085.587250784039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 531602108.664056956768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234323014.518587529659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62896250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    234437250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18706222750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38634.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34060.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5930952.05                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    145233500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               297333500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   40560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17903.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36653.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       657.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    689.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    255.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6780                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2371                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67713.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9139200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4834830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                35550060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11478780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             83497020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1494720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       250114860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        10275840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          7182840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              473188230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            599.060406                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            602634000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       887250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      25220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     27626750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     26745000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     160987250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    548417750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4091220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2144175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22362480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3617460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             80744490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2898240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       195849720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        45974880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         18420960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              433266105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            548.518650                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            605260000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4171000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     56043250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    119716500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     156273000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    429500250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  237642                       # Number of BP lookups
system.cpu.branchPred.condPredicted            237642                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11530                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                85579                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30447                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                377                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           85579                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              82103                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3476                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1545                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      895285                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      167992                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1829                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      261777                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       789884000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1579769                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             308107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2601696                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      237642                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             112550                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1174015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23498                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2055                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          121                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          227                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    261519                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3485                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1496444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.350392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.680635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   745085     49.79%     49.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16351      1.09%     50.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59187      3.96%     54.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35098      2.35%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43470      2.90%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36075      2.41%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19395      1.30%     63.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31234      2.09%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   510549     34.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1496444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150428                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.646884                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   296214                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                472340                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    692410                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 23731                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11749                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4900589                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11749                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   310224                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  209137                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5552                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    699978                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                259804                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4845342                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3688                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  31353                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 149253                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  89195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5526123                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10752637                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4812718                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3458534                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   566736                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                182                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    111559                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               893031                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              176391                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             51889                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19125                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4754065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 337                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4632861                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4634                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          389908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       570794                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            273                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1496444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.095913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.863842                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              500415     33.44%     33.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               85391      5.71%     39.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              145939      9.75%     48.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              112522      7.52%     56.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              142765      9.54%     65.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              123041      8.22%     74.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              117199      7.83%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              124809      8.34%     90.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              144363      9.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1496444                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15934      7.90%      7.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 15902      7.88%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     19      0.01%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.01%     15.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3523      1.75%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             80347     39.84%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48958     24.28%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1872      0.93%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   888      0.44%     83.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34141     16.93%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               58      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10974      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1960167     42.31%     42.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12600      0.27%     42.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1592      0.03%     42.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566439     12.23%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  751      0.02%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27108      0.59%     55.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2070      0.04%     55.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390488      8.43%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1022      0.02%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327403      7.07%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           10045      0.22%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.75%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               313200      6.76%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128392      2.77%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          573114     12.37%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41192      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4632861                       # Type of FU issued
system.cpu.iq.rate                           2.932619                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      201677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043532                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5622561                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2542837                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2012424                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5345916                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2601556                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2570915                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2058108                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2765456                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           141030                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56350                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15973                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2573                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3894                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11749                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  130003                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 21036                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4754402                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               576                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                893031                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               176391                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1295                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18903                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             86                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2121                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13142                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15263                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4607060                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                879569                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25801                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1047552                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   179572                       # Number of branches executed
system.cpu.iew.exec_stores                     167983                       # Number of stores executed
system.cpu.iew.exec_rate                     2.916287                       # Inst execution rate
system.cpu.iew.wb_sent                        4590529                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4583339                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2915101                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4646254                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.901272                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627409                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          389952                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11681                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1435278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.040869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.230389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       558100     38.88%     38.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150132     10.46%     49.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        81390      5.67%     55.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        76780      5.35%     60.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        92817      6.47%     66.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        65675      4.58%     71.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56720      3.95%     75.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48034      3.35%     78.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       305630     21.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1435278                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                305630                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5884093                       # The number of ROB reads
system.cpu.rob.rob_writes                     9571150                       # The number of ROB writes
system.cpu.timesIdled                             814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.701843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.701843                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.424820                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.424820                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4410038                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1718093                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3434816                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2529433                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    750496                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   960178                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1419589                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.094205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              623971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6371                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.939256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.094205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1819767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1819767                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       720428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          720428                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159050                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       879478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           879478                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       879478                       # number of overall hits
system.cpu.dcache.overall_hits::total          879478                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25593                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1371                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        26964                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26964                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26964                       # number of overall misses
system.cpu.dcache.overall_misses::total         26964                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1482332000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1482332000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     86345495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86345495                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1568677495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1568677495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1568677495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1568677495                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       746021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       746021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       906442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       906442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       906442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       906442                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034306                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008546                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008546                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029747                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57919.431094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57919.431094                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62979.938001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62979.938001                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58176.735462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58176.735462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58176.735462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58176.735462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33849                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          469                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               490                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.079592                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           67                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2040                       # number of writebacks
system.cpu.dcache.writebacks::total              2040                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19963                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        20081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20081                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20081                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5630                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1253                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6883                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    368638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    368638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     81591496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     81591496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    450229996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    450229996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    450229996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    450229996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007593                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007593                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65477.531083                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65477.531083                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65116.916201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65116.916201                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65411.883772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65411.883772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65411.883772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65411.883772                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6371                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.254401                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              103074                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.360215                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.254401                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            524664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           524664                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       259173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259173                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       259173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       259173                       # number of overall hits
system.cpu.icache.overall_hits::total          259173                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2345                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2345                       # number of overall misses
system.cpu.icache.overall_misses::total          2345                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    151058999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    151058999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    151058999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    151058999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    151058999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    151058999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       261518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       261518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       261518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       261518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       261518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       261518                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008967                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008967                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008967                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008967                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008967                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008967                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64417.483582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64417.483582                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64417.483582                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64417.483582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64417.483582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64417.483582                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1993                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.433333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1116                       # number of writebacks
system.cpu.icache.writebacks::total              1116                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          716                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          716                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          716                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1629                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1629                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114849999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114849999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114849999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114849999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114849999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114849999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006229                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70503.375691                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70503.375691                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70503.375691                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70503.375691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70503.375691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70503.375691                       # average overall mshr miss latency
system.cpu.icache.replacements                   1116                       # number of replacements
system.membus.snoop_filter.tot_requests         15999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    789884000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2040                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1116                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4331                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1269                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5614                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        20137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       571072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       571072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  746624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8512                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032501                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8503     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8512                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30086500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8634248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           36177500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
