<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jul  1 15:21:37 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="virtexuplus" DEVICE="xcvu9p" NAME="ocl_interconnect" PACKAGE="flgb2104" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="S00_AXI_LITE_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_LITE_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_LITE_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S00_AXI_LITE_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_LITE_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_LITE_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_LITE_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S00_AXI_LITE_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_LITE_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S00_AXI_LITE_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_LITE_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S00_AXI_LITE_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_LITE_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S00_AXI_LITE_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_LITE_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_LITE_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_LITE_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="10000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M00_AXI_LITE_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M00_AXI_LITE_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M00_AXI_LITE_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M00_AXI_LITE_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M00_AXI_LITE_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M00_AXI_LITE_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M00_AXI_LITE_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M00_AXI_LITE_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M00_AXI_LITE_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M00_AXI_LITE_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M00_AXI_LITE_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M00_AXI_LITE_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M00_AXI_LITE_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M00_AXI_LITE_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M00_AXI_LITE_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_LITE_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M01_AXI_LITE_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M01_AXI_LITE_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M01_AXI_LITE_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M01_AXI_LITE_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M01_AXI_LITE_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M01_AXI_LITE_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M01_AXI_LITE_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M01_AXI_LITE_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M01_AXI_LITE_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M01_AXI_LITE_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M01_AXI_LITE_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M01_AXI_LITE_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M01_AXI_LITE_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M01_AXI_LITE_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M01_AXI_LITE_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M01_AXI_LITE_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M02_AXI_LITE_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M02_AXI_LITE_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M02_AXI_LITE_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M02_AXI_LITE_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M02_AXI_LITE_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M02_AXI_LITE_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M02_AXI_LITE_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M02_AXI_LITE_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M02_AXI_LITE_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M02_AXI_LITE_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M02_AXI_LITE_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M02_AXI_LITE_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M02_AXI_LITE_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M02_AXI_LITE_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M02_AXI_LITE_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M02_AXI_LITE_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M03_AXI_LITE_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M03_AXI_LITE_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M03_AXI_LITE_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M03_AXI_LITE_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M03_AXI_LITE_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M03_AXI_LITE_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M03_AXI_LITE_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M03_AXI_LITE_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M03_AXI_LITE_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M03_AXI_LITE_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M03_AXI_LITE_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M03_AXI_LITE_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M03_AXI_LITE_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M03_AXI_LITE_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M03_AXI_LITE_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M03_AXI_LITE_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_LITE_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_LITE_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S00_AXI_LITE" DATAWIDTH="32" NAME="S00_AXI_LITE" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ocl_interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_LITE_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_LITE_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_LITE_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_LITE_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_LITE_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_LITE_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_LITE_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_LITE_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_LITE_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_LITE_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_LITE_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_LITE_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_LITE_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_LITE_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_LITE_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_LITE_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_LITE_wvalid"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_LITE_arprot"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_LITE_awprot"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="M00_AXI_LITE" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S00_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M00_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="M01_AXI_LITE" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S00_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M01_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="M02_AXI_LITE" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S00_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M02_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="M03_AXI_LITE" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S00_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M03_AXI_LITE"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI_LITE" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ocl_interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_LITE_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_LITE_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_LITE_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_LITE_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_LITE_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_LITE_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_LITE_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_LITE_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_LITE_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_LITE_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_LITE_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_LITE_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_LITE_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_LITE_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_LITE_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_LITE_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_LITE_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_LITE_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_LITE_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_LITE_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_LITE_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_LITE_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_LITE_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_LITE_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_LITE_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_LITE_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_LITE_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_LITE_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_LITE_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_LITE_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_LITE_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_LITE_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_LITE_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_LITE_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_LITE_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI_LITE" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ocl_interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_LITE_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_LITE_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_LITE_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_LITE_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_LITE_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_LITE_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_LITE_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_LITE_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_LITE_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_LITE_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_LITE_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_LITE_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_LITE_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_LITE_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_LITE_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_LITE_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_LITE_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_LITE_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_LITE_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_LITE_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_LITE_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_LITE_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_LITE_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_LITE_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_LITE_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_LITE_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_LITE_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_LITE_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_LITE_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_LITE_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_LITE_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_LITE_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_LITE_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_LITE_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_LITE_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI_LITE" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ocl_interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_LITE_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_LITE_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_LITE_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_LITE_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_LITE_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_LITE_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_LITE_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_LITE_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_LITE_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_LITE_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_LITE_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_LITE_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_LITE_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_LITE_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_LITE_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_LITE_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_LITE_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_LITE_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_LITE_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_LITE_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_LITE_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_LITE_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_LITE_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_LITE_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_LITE_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_LITE_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_LITE_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_LITE_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_LITE_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_LITE_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_LITE_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_LITE_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_LITE_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_LITE_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_LITE_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI_LITE" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ocl_interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_LITE_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_LITE_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_LITE_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_LITE_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_LITE_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_LITE_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_LITE_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_LITE_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_LITE_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_LITE_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_LITE_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_LITE_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_LITE_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_LITE_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_LITE_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_LITE_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_LITE_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_LITE_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_LITE_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_LITE_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_LITE_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_LITE_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_LITE_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_LITE_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_LITE_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_LITE_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_LITE_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_LITE_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_LITE_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_LITE_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_LITE_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_LITE_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_LITE_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_LITE_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_LITE_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="19" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="4"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ocl_interconnect_axi_interconnect_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="S00_AXI_LITE_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M00_AXI_LITE_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M01_AXI_LITE_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M02_AXI_LITE_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ocl_interconnect_imp" PORT="M03_AXI_LITE_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S00_AXI_LITE" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
