\hypertarget{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields}{}\section{\+\_\+hw\+\_\+mpu\+\_\+edrn\+:\+:\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields Struct Reference}
\label{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields}\index{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a0545dc57014eba717ed10b6501a93c0e}{E\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a48d46944111e5581d33bd1dc7ea2ba05}{E\+A\+T\+TR}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a369d29a46030e7d889783cc710eee01c}{E\+MN}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_aa97860a45d49f7aaa7ec8db57a5c1711}{E\+P\+ID}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a03f7a5c2bbaae52b02dfebf933e01bde}{E\+A\+CD}\+: 16
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}!E\+A\+CD@{E\+A\+CD}}
\index{E\+A\+CD@{E\+A\+CD}!\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+A\+CD}{EACD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields\+::\+E\+A\+CD}\hypertarget{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a03f7a5c2bbaae52b02dfebf933e01bde}{}\label{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a03f7a5c2bbaae52b02dfebf933e01bde}
\mbox{[}31\+:16\mbox{]} Error Access Control Detail \index{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}!E\+A\+T\+TR@{E\+A\+T\+TR}}
\index{E\+A\+T\+TR@{E\+A\+T\+TR}!\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+A\+T\+TR}{EATTR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields\+::\+E\+A\+T\+TR}\hypertarget{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a48d46944111e5581d33bd1dc7ea2ba05}{}\label{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a48d46944111e5581d33bd1dc7ea2ba05}
\mbox{[}3\+:1\mbox{]} Error Attributes \index{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}!E\+MN@{E\+MN}}
\index{E\+MN@{E\+MN}!\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+MN}{EMN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields\+::\+E\+MN}\hypertarget{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a369d29a46030e7d889783cc710eee01c}{}\label{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a369d29a46030e7d889783cc710eee01c}
\mbox{[}7\+:4\mbox{]} Error Master Number \index{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}!E\+P\+ID@{E\+P\+ID}}
\index{E\+P\+ID@{E\+P\+ID}!\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+P\+ID}{EPID}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields\+::\+E\+P\+ID}\hypertarget{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_aa97860a45d49f7aaa7ec8db57a5c1711}{}\label{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_aa97860a45d49f7aaa7ec8db57a5c1711}
\mbox{[}15\+:8\mbox{]} Error Process Identification \index{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}!E\+RW@{E\+RW}}
\index{E\+RW@{E\+RW}!\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+RW}{ERW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+edrn\+::\+\_\+hw\+\_\+mpu\+\_\+edrn\+\_\+bitfields\+::\+E\+RW}\hypertarget{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a0545dc57014eba717ed10b6501a93c0e}{}\label{struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_a0545dc57014eba717ed10b6501a93c0e}
\mbox{[}0\mbox{]} Error Read/\+Write 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
