/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  wire [8:0] _06_;
  wire [17:0] _07_;
  wire [3:0] _08_;
  wire [12:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [43:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [16:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [25:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [6:0] celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire [6:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_2z ? celloutsig_0_0z[12] : celloutsig_0_6z[5];
  assign celloutsig_1_5z = celloutsig_1_1z[3] ? celloutsig_1_2z : celloutsig_1_4z[3];
  assign celloutsig_1_16z = celloutsig_1_12z[2] ? celloutsig_1_9z[7] : celloutsig_1_15z[3];
  assign celloutsig_0_14z = celloutsig_0_3z[0] ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_5z[1] ? celloutsig_0_18z[1] : celloutsig_0_15z;
  assign celloutsig_0_33z = ~(celloutsig_0_32z[16] | celloutsig_0_22z[6]);
  assign celloutsig_0_38z = ~(celloutsig_0_10z[3] | celloutsig_0_33z);
  assign celloutsig_0_81z = ~(celloutsig_0_58z | celloutsig_0_21z[0]);
  assign celloutsig_0_36z = celloutsig_0_14z ^ celloutsig_0_25z[5];
  assign celloutsig_0_4z = in_data[9] ^ celloutsig_0_2z;
  assign celloutsig_0_85z = celloutsig_0_15z ^ celloutsig_0_17z;
  assign celloutsig_1_2z = celloutsig_1_1z[8] ^ in_data[182];
  assign celloutsig_1_3z = celloutsig_1_1z[2] ^ in_data[172];
  assign celloutsig_0_15z = celloutsig_0_12z[42] ^ celloutsig_0_14z;
  assign celloutsig_0_2z = _00_ ^ _01_;
  assign celloutsig_1_6z = { celloutsig_1_1z[9:5], celloutsig_1_2z, celloutsig_1_2z } + { celloutsig_1_4z[5:1], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_8z[4:1] + celloutsig_1_7z[3:0];
  assign celloutsig_1_12z = { celloutsig_1_8z[2:0], celloutsig_1_3z } + celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_12z[2:0] + celloutsig_1_8z[2:0];
  assign celloutsig_0_19z = { in_data[36:29], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_2z } + celloutsig_0_12z[31:17];
  assign celloutsig_0_25z = { _05_[1], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_23z, _07_[9:5], _00_, _07_[3], _03_, _01_, celloutsig_0_15z } + { in_data[31:29], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z };
  reg [3:0] _30_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 4'h0;
    else _30_ <= { celloutsig_0_3z[1:0], celloutsig_0_33z, celloutsig_0_42z };
  assign { _08_[3], _02_, _08_[1:0] } = _30_;
  reg [6:0] _31_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _31_ <= 7'h00;
    else _31_ <= { _07_[9:5], _00_, _07_[3] };
  assign { _06_[6:5], _05_[3:1], _06_[1], _04_ } = _31_;
  reg [8:0] _32_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _32_ <= 9'h000;
    else _32_ <= celloutsig_0_0z[10:2];
  assign { _07_[9:5], _00_, _07_[3], _03_, _01_ } = _32_;
  assign celloutsig_1_19z = { in_data[150:132], celloutsig_1_18z } / { 1'h1, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[32:20] % { 1'h1, in_data[22:11] };
  assign celloutsig_1_14z = { celloutsig_1_13z[2:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_7z[4:0] };
  assign celloutsig_1_15z = { celloutsig_1_0z[1:0], celloutsig_1_14z } % { 1'h1, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_12z = { _07_[9:5], _00_, _07_[3], _03_, _01_, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, _06_[6:5], _05_[3:1], _06_[1], _04_, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z } % { 1'h1, celloutsig_0_5z[0], _06_[6:5], _05_[3:1], _06_[1], _04_, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z, _06_[6:5], _05_[3:1], _06_[1], _04_, _06_[6:5], _05_[3:1], _06_[1], _04_, celloutsig_0_6z, _07_[9:5], _00_, _07_[3], _03_, _01_ };
  assign celloutsig_0_21z = { celloutsig_0_12z[20], celloutsig_0_9z, celloutsig_0_10z } % { 1'h1, celloutsig_0_19z[13:10], celloutsig_0_9z };
  assign celloutsig_0_22z = { _07_[9:5], _00_, _07_[3], _03_, _01_ } % { 1'h1, celloutsig_0_21z[7:5], celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_1_18z = celloutsig_1_10z[2:0] % { 1'h1, celloutsig_1_9z[3], celloutsig_1_11z };
  assign celloutsig_0_16z = celloutsig_0_6z[4:2] % { 1'h1, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { celloutsig_1_1z[6:1], 1'h1 } : { in_data[187:185], celloutsig_1_0z };
  assign celloutsig_0_35z = - celloutsig_0_27z[10:6];
  assign celloutsig_0_27z = - { celloutsig_0_21z[7:5], celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_42z = ~^ { _07_[8:7], celloutsig_0_6z };
  assign celloutsig_0_58z = ~^ { celloutsig_0_41z[23], celloutsig_0_38z, celloutsig_0_13z };
  assign celloutsig_1_11z = ~^ in_data[131:121];
  assign celloutsig_0_11z = ~^ { celloutsig_0_0z[7:3], celloutsig_0_4z };
  assign celloutsig_0_17z = ~^ celloutsig_0_12z[38:32];
  assign celloutsig_0_29z = ~^ { celloutsig_0_21z[9:0], celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_0z[11:9] >> { celloutsig_0_0z[9:8], celloutsig_0_2z };
  assign celloutsig_0_39z = { celloutsig_0_35z[3:1], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_13z } >> { celloutsig_0_12z[34:26], celloutsig_0_38z };
  assign celloutsig_0_6z = { in_data[75:71], celloutsig_0_2z } >> { _00_, _07_[3], _03_, _01_, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[158:149] >> { in_data[169:164], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z[2:0], celloutsig_1_3z, celloutsig_1_6z } >> { in_data[100:97], celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[161:148] >> { celloutsig_1_7z[6:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } >> in_data[19:13];
  assign celloutsig_0_10z = celloutsig_0_9z[5:2] >> { in_data[46:44], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_10z[3], celloutsig_0_10z } >> { _07_[6:5], _00_, _07_[3], _03_ };
  assign celloutsig_0_18z = in_data[11:9] >> celloutsig_0_12z[11:9];
  assign celloutsig_0_24z = { celloutsig_0_0z[7:6], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_23z } >> { celloutsig_0_22z[5:2], celloutsig_0_3z };
  assign celloutsig_0_84z = { _08_[3], _02_, _08_[1:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_81z } <<< celloutsig_0_32z[10:4];
  assign celloutsig_0_32z = celloutsig_0_12z[24:7] >>> { _05_[2:1], celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_13z[2:1], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_18z } >>> { celloutsig_0_19z[13:7], celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_27z };
  assign celloutsig_0_5z = _07_[8:5] >>> { _07_[6], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[190:187] >>> in_data[121:118];
  assign celloutsig_1_9z = { celloutsig_1_8z[10:0], celloutsig_1_5z, celloutsig_1_5z } >>> { celloutsig_1_8z[11:7], celloutsig_1_6z, celloutsig_1_3z };
  assign _05_[0] = celloutsig_0_29z;
  assign { _06_[8:7], _06_[4:2], _06_[0] } = { celloutsig_0_18z[1:0], _05_[3:1], _04_ };
  assign { _07_[17:10], _07_[4], _07_[2:0] } = { _05_[1], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_23z, _00_, _03_, _01_, celloutsig_0_15z };
  assign _08_[2] = _02_;
  assign { out_data[130:128], out_data[117:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
