Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Nov  6 17:28:45 2023
| Host              : 400p1l1760g0508 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.099        0.000                      0               182148        0.010        0.000                      0               182148        3.500        0.000                       0                 49016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.099        0.000                      0               182052        0.010        0.000                      0               182052        3.500        0.000                       0                 49016  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.442        0.000                      0                   96        0.252        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 2.661ns (29.198%)  route 6.452ns (70.802%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.450ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.943    11.557    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X32Y53         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154    11.711 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_16_i_4/O
                         net (fo=4, routed)           0.555    12.265    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16_3[0]
    RAMB36_X0Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.656    12.872    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X0Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16/CLKBWRCLK
                         clock pessimism              0.233    13.105    
                         clock uncertainty           -0.130    12.975    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.611    12.364    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 2.661ns (29.215%)  route 6.447ns (70.785%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.450ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.943    11.557    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X32Y53         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154    11.711 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_16_i_4/O
                         net (fo=4, routed)           0.550    12.260    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16_3[0]
    RAMB36_X0Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.656    12.872    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X0Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16/CLKBWRCLK
                         clock pessimism              0.233    13.105    
                         clock uncertainty           -0.130    12.975    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.611    12.364    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 2.657ns (28.887%)  route 6.541ns (71.113%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.909    11.522    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X48Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150    11.672 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_4_i_6/O
                         net (fo=4, routed)           0.678    12.350    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4_5[0]
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.829    13.045    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.188    13.233    
                         clock uncertainty           -0.130    13.103    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.611    12.492    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 2.657ns (28.922%)  route 6.530ns (71.078%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.909    11.522    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X48Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150    11.672 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_4_i_6/O
                         net (fo=4, routed)           0.667    12.339    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4_5[0]
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.829    13.045    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.188    13.233    
                         clock uncertainty           -0.130    13.103    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.611    12.492    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 2.036ns (21.300%)  route 7.523ns (78.700%))
  Logic Levels:           17  (CARRY8=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 12.842 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.584ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.450ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.914     3.181    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_clk
    SLICE_X23Y71         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.295 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_reg[0]_rep__0/Q
                         net (fo=132, routed)         0.629     3.925    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_reg[0]_rep__0_n_0
    SLICE_X21Y72         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.223     4.148 f  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ram_reg_0_127_0_0_i_1158__0/O
                         net (fo=16, routed)          0.582     4.729    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ram_reg_0_127_0_0_i_1158__0_n_0
    SLICE_X23Y69         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     4.955 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ram_reg_0_255_0_0_i_1954/O
                         net (fo=8, routed)           0.674     5.629    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_1522_0
    SLICE_X22Y68         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     5.816 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_1805/O
                         net (fo=1, routed)           0.433     6.249    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_1805_n_0
    SLICE_X23Y68         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.332 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_1545/O
                         net (fo=1, routed)           0.281     6.613    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_1545_n_0
    SLICE_X24Y66         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.056     6.669 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_1134/O
                         net (fo=1, routed)           0.238     6.907    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_1134_n_0
    SLICE_X25Y62         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     6.987 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_669/O
                         net (fo=2, routed)           0.162     7.149    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_669_n_0
    SLICE_X26Y61         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.152     7.301 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_348/O
                         net (fo=1, routed)           0.011     7.312    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_348_n_0
    SLICE_X26Y61         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.075     7.387 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_170/O[4]
                         net (fo=1, routed)           0.402     7.789    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0[4]
    SLICE_X29Y57         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     7.873 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_87/O
                         net (fo=1, routed)           0.298     8.171    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X31Y52         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     8.227 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/urem_9ns_8ns_9_13_1_U212/ram_reg_0_255_0_0_i_50/O
                         net (fo=1, routed)           0.251     8.478    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0[4]
    SLICE_X32Y47         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     8.560 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ram_reg_0_255_0_0_i_26/O
                         net (fo=19, routed)          0.426     8.986    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ap_CS_fsm_reg[146]_rep__6_5
    SLICE_X30Y40         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.136     9.122 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/urem_9ns_8ns_9_13_1_U71/ram_reg_1024_1279_19_19_i_3__0/O
                         net (fo=318, routed)         1.458    10.580    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg_1280_1535_23_23/A4
    SLICE_X5Y35          RAMD64E (Prop_F6LUT_SLICEM_RADR4_O)
                                                      0.080    10.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg_1280_1535_23_23/SP.C/O
                         net (fo=1, routed)           0.030    10.690    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg_1280_1535_23_23/SPO2
    SLICE_X5Y35          MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.097    10.787 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg_1280_1535_23_23/F7.SPB/O
                         net (fo=1, routed)           0.000    10.787    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg_1280_1535_23_23/SPO5
    SLICE_X5Y35          MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033    10.820 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg_1280_1535_23_23/F8.SP/O
                         net (fo=1, routed)           0.623    11.443    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg_1280_1535_23_23_n_1
    SLICE_X15Y36         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    11.579 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0[23]_i_3__1/O
                         net (fo=1, routed)           0.958    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0[23]_i_3__1_n_0
    SLICE_X26Y37         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    12.673 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0[23]_i_1__4/O
                         net (fo=1, routed)           0.067    12.740    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0[23]_i_1__4_n_0
    SLICE_X26Y37         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.626    12.842    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ap_clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0_reg[23]/C
                         clock pessimism              0.188    13.030    
                         clock uncertainty           -0.130    12.900    
    SLICE_X26Y37         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.944    design_1_i/srcnn_0/inst/grp_conv1_fu_264/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/q0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.733ns (29.968%)  route 6.387ns (70.032%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 13.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.586    11.199    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X47Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226    11.425 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_25_i_4/O
                         net (fo=4, routed)           0.846    12.272    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25_3[0]
    RAMB36_X2Y22         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.827    13.043    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X2Y22         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25/CLKBWRCLK
                         clock pessimism              0.188    13.231    
                         clock uncertainty           -0.130    13.101    
    RAMB36_X2Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.611    12.490    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.733ns (29.984%)  route 6.382ns (70.016%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 13.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.586    11.199    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X47Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226    11.425 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_25_i_4/O
                         net (fo=4, routed)           0.841    12.267    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25_3[0]
    RAMB36_X2Y22         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.827    13.043    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X2Y22         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25/CLKBWRCLK
                         clock pessimism              0.188    13.231    
                         clock uncertainty           -0.130    13.101    
    RAMB36_X2Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.611    12.490    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_25
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.567ns (28.147%)  route 6.553ns (71.853%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.654ns (routing 1.450ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.971    11.584    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X31Y53         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060    11.644 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_17_i_2/O
                         net (fo=1, routed)           0.628    12.272    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17_1
    RAMB36_X0Y9          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.654    12.870    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X0Y9          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17/CLKBWRCLK
                         clock pessimism              0.233    13.103    
                         clock uncertainty           -0.130    12.973    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.511    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 2.564ns (28.609%)  route 6.398ns (71.391%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.654ns (routing 1.450ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.966    11.579    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X31Y53         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057    11.636 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_17_i_4/O
                         net (fo=4, routed)           0.478    12.114    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17_3[0]
    RAMB36_X0Y9          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.654    12.870    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X0Y9          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17/CLKBWRCLK
                         clock pessimism              0.233    13.103    
                         clock uncertainty           -0.130    12.973    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.611    12.362    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_17
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_20/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 2.587ns (29.018%)  route 6.328ns (70.982%))
  Logic Levels:           14  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.584ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.669ns (routing 1.450ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.885     3.152    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X23Y28         FDSE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.265 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[0]/Q
                         net (fo=18, routed)          0.431     3.696    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X22Y26         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     3.777 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[9]_i_2/O
                         net (fo=79, routed)          0.659     4.436    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U_n_2
    SLICE_X23Y21         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.660 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197/O
                         net (fo=1, routed)           0.395     5.055    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_197_n_0
    SLICE_X22Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     5.276 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169/O
                         net (fo=1, routed)           0.473     5.749    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_169_n_0
    SLICE_X16Y29         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     5.831 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128/O
                         net (fo=1, routed)           0.113     5.944    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_128_n_0
    SLICE_X16Y29         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     6.080 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73/O
                         net (fo=1, routed)           0.154     6.234    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_73_n_0
    SLICE_X16Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     6.386 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30/O
                         net (fo=1, routed)           0.340     6.726    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_30_n_0
    SLICE_X19Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     6.808 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_i_6/O
                         net (fo=1, routed)           0.438     7.246    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/C[2]
    DSP48E2_X5Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[2]_C_DATA[2])
                                                      0.135     7.381 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     7.381    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_C_DATA.C_DATA<2>
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[14])
                                                      0.786     8.167 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.167    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     8.313 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.040     9.353    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/empty_303_fu_6757_p2_n_91
    SLICE_X35Y67         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     9.433 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38/O
                         net (fo=1, routed)           0.303     9.736    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_38_n_0
    SLICE_X37Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     9.922 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9/O
                         net (fo=1, routed)           0.608    10.530    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_9_n_0
    SLICE_X43Y99         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    10.613 f  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_mux_sel_b_pos_1_i_2/O
                         net (fo=121, routed)         0.790    11.403    design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ap_CS_fsm_reg[14]_1[13]
    SLICE_X31Y67         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080    11.483 r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/grp_load_input_buffer_c3_fu_619/ram_reg_bram_20_i_4/O
                         net (fo=4, routed)           0.584    12.067    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_20_3[0]
    RAMB36_X0Y12         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_20/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.669    12.885    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ap_clk
    RAMB36_X0Y12         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_20/CLKBWRCLK
                         clock pessimism              0.188    13.073    
                         clock uncertainty           -0.130    12.943    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.611    12.332    design_1_i/srcnn_0/inst/grp_conv3_fu_330/input_fm_buffer_U/ram_reg_bram_20
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/select_ln41_3_reg_1330_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/indvar_flatten32_reg_327_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.115ns (55.288%)  route 0.093ns (44.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.840ns (routing 1.450ns, distribution 1.390ns)
  Clock Net Delay (Destination): 3.124ns (routing 1.584ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.840     3.056    design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_clk
    SLICE_X50Y234        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/select_ln41_3_reg_1330_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y234        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.171 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/select_ln41_3_reg_1330_reg[2]/Q
                         net (fo=1, routed)           0.093     3.264    design_1_i/srcnn_0/inst/grp_conv2_fu_300/select_ln41_3_reg_1330_reg_n_0_[2]
    SLICE_X49Y234        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/indvar_flatten32_reg_327_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.124     3.391    design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_clk
    SLICE_X49Y234        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/indvar_flatten32_reg_327_reg[2]/C
                         clock pessimism             -0.238     3.152    
    SLICE_X49Y234        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.254    design_1_i/srcnn_0/inst/grp_conv2_fu_300/indvar_flatten32_reg_327_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.111ns (31.394%)  route 0.243ns (68.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.823ns (routing 1.450ns, distribution 1.373ns)
  Clock Net Delay (Destination): 3.198ns (routing 1.584ns, distribution 1.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.823     3.039    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X8Y119         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.150 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[63]/Q
                         net (fo=3, routed)           0.243     3.393    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[77]
    SLICE_X6Y121         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.198     3.465    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X6Y121         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1124]/C
                         clock pessimism             -0.185     3.280    
    SLICE_X6Y121         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.383    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1124]
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.113ns (31.319%)  route 0.248ns (68.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.822ns (routing 1.450ns, distribution 1.372ns)
  Clock Net Delay (Destination): 3.206ns (routing 1.584ns, distribution 1.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.822     3.038    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X6Y114         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     3.151 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/Q
                         net (fo=4, routed)           0.248     3.399    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[24]
    SLICE_X3Y121         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.206     3.473    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X3Y121         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1071]/C
                         clock pessimism             -0.185     3.288    
    SLICE_X3Y121         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.389    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/conv2_biases_read_reg_439_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.115ns (51.500%)  route 0.108ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.842ns (routing 1.450ns, distribution 1.392ns)
  Clock Net Delay (Destination): 3.141ns (routing 1.584ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.842     3.058    design_1_i/srcnn_0/inst/control_s_axi_U/ap_clk
    SLICE_X17Y237        FDRE                                         r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.173 r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases_reg[60]/Q
                         net (fo=3, routed)           0.108     3.281    design_1_i/srcnn_0/inst/conv2_biases[60]
    SLICE_X16Y237        FDRE                                         r  design_1_i/srcnn_0/inst/conv2_biases_read_reg_439_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.141     3.408    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X16Y237        FDRE                                         r  design_1_i/srcnn_0/inst/conv2_biases_read_reg_439_reg[60]/C
                         clock pessimism             -0.238     3.170    
    SLICE_X16Y237        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.271    design_1_i/srcnn_0/inst/conv2_biases_read_reg_439_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/tmp_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.140%)  route 0.136ns (54.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.831ns (routing 1.450ns, distribution 1.381ns)
  Clock Net Delay (Destination): 3.153ns (routing 1.584ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.831     3.047    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/ap_clk
    SLICE_X20Y223        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/tmp_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.159 r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/tmp_addr_reg[24]/Q
                         net (fo=2, routed)           0.136     3.295    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[95]_0[22]
    SLICE_X19Y223        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.153     3.420    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X19Y223        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[24]/C
                         clock pessimism             -0.238     3.181    
    SLICE_X19Y223        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.284    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/sub_ln140_reg_743_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/trunc_ln140_1_reg_780_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.115ns (44.245%)  route 0.145ns (55.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.837ns (routing 1.450ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.584ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.837     3.053    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_clk
    SLICE_X16Y121        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/sub_ln140_reg_743_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.168 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/sub_ln140_reg_743_reg[4]/Q
                         net (fo=3, routed)           0.145     3.313    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/trunc_ln140_reg_754[4]
    SLICE_X16Y115        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/trunc_ln140_1_reg_780_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.117     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/ap_clk
    SLICE_X16Y115        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/trunc_ln140_1_reg_780_reg[4]/C
                         clock pessimism             -0.185     3.199    
    SLICE_X16Y115        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.302    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/trunc_ln140_1_reg_780_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/tmp_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.877ns (routing 1.450ns, distribution 1.427ns)
  Clock Net Delay (Destination): 3.198ns (routing 1.584ns, distribution 1.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.877     3.093    design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X10Y237        FDRE                                         r  design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y237        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.205 r  design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/Q
                         net (fo=1, routed)           0.134     3.339    design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq_n_82
    SLICE_X9Y236         FDRE                                         r  design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/tmp_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.198     3.465    design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/ap_clk
    SLICE_X9Y236         FDRE                                         r  design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/tmp_addr_reg[18]/C
                         clock pessimism             -0.238     3.227    
    SLICE_X9Y236         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.328    design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/tmp_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.112ns (61.339%)  route 0.071ns (38.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.855ns (routing 1.450ns, distribution 1.405ns)
  Clock Net Delay (Destination): 3.180ns (routing 1.584ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.855     3.071    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X9Y149         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.183 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[8]/Q
                         net (fo=2, routed)           0.071     3.254    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[22]
    SLICE_X9Y148         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.180     3.447    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X9Y148         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1069]/C
                         clock pessimism             -0.307     3.140    
    SLICE_X9Y148         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.243    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/conv1_biases_read_reg_455_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.497%)  route 0.129ns (53.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.847ns (routing 1.450ns, distribution 1.397ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.584ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.847     3.063    design_1_i/srcnn_0/inst/control_s_axi_U/ap_clk
    SLICE_X17Y231        FDRE                                         r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y231        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.175 r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases_reg[40]/Q
                         net (fo=3, routed)           0.129     3.304    design_1_i/srcnn_0/inst/conv1_biases[40]
    SLICE_X16Y230        FDRE                                         r  design_1_i/srcnn_0/inst/conv1_biases_read_reg_455_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.162     3.429    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X16Y230        FDRE                                         r  design_1_i/srcnn_0/inst/conv1_biases_read_reg_455_reg[40]/C
                         clock pessimism             -0.238     3.190    
    SLICE_X16Y230        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     3.292    design_1_i/srcnn_0/inst/conv1_biases_read_reg_455_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/conv2_biases_read_reg_439_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/biases_addr_reg_1256_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.113ns (47.479%)  route 0.125ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.859ns (routing 1.450ns, distribution 1.409ns)
  Clock Net Delay (Destination): 3.172ns (routing 1.584ns, distribution 1.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.859     3.075    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X12Y232        FDRE                                         r  design_1_i/srcnn_0/inst/conv2_biases_read_reg_439_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y232        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     3.188 r  design_1_i/srcnn_0/inst/conv2_biases_read_reg_439_reg[19]/Q
                         net (fo=1, routed)           0.125     3.313    design_1_i/srcnn_0/inst/grp_conv2_fu_300/biases_addr_reg_1256_reg[62]_1[17]
    SLICE_X13Y232        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/biases_addr_reg_1256_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.172     3.439    design_1_i/srcnn_0/inst/grp_conv2_fu_300/ap_clk
    SLICE_X13Y232        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/biases_addr_reg_1256_reg[17]/C
                         clock pessimism             -0.238     3.200    
    SLICE_X13Y232        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.301    design_1_i/srcnn_0/inst/grp_conv2_fu_300/biases_addr_reg_1256_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y16  design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.303ns (25.846%)  route 0.869ns (74.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.450ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     4.588    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y56          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.848    13.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y56          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.188    13.252    
                         clock uncertainty           -0.130    13.122    
    SLICE_X5Y56          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    13.029    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.303ns (25.912%)  route 0.866ns (74.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.450ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.637     4.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y56          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.848    13.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y56          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.188    13.252    
                         clock uncertainty           -0.130    13.122    
    SLICE_X5Y56          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    13.029    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.303ns (25.912%)  route 0.866ns (74.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.450ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.637     4.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y56          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.848    13.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y56          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.188    13.252    
                         clock uncertainty           -0.130    13.122    
    SLICE_X5Y56          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    13.029    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.303ns (25.912%)  route 0.866ns (74.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.450ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.637     4.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y56          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.848    13.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y56          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.188    13.252    
                         clock uncertainty           -0.130    13.122    
    SLICE_X5Y56          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    13.029    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.303ns (25.912%)  route 0.866ns (74.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.450ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.637     4.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y56          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.848    13.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y56          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.188    13.252    
                         clock uncertainty           -0.130    13.122    
    SLICE_X5Y56          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    13.029    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.303ns (28.021%)  route 0.778ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y55          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.838    13.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y55          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.188    13.242    
                         clock uncertainty           -0.130    13.112    
    SLICE_X6Y55          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.093    13.019    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.303ns (28.021%)  route 0.778ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y55          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.838    13.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y55          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.188    13.242    
                         clock uncertainty           -0.130    13.112    
    SLICE_X6Y55          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    13.019    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.303ns (28.021%)  route 0.778ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y55          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.838    13.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y55          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.188    13.242    
                         clock uncertainty           -0.130    13.112    
    SLICE_X6Y55          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    13.019    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.303ns (28.021%)  route 0.778ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 13.057 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.450ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y55          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.841    13.057    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y55          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.188    13.245    
                         clock uncertainty           -0.130    13.115    
    SLICE_X6Y55          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    13.022    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.303ns (28.021%)  route 0.778ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 13.057 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.450ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.532 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.761    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y62          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.948 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y55          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.841    13.057    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y55          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.188    13.245    
                         clock uncertainty           -0.130    13.115    
    SLICE_X6Y55          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    13.022    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.106ns (41.617%)  route 0.149ns (58.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.971ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.713     1.864    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.080     2.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y87          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.021     2.049 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.069     2.118    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y87          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.882     2.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.185     1.884    
    SLICE_X8Y87          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.866    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.106ns (41.617%)  route 0.149ns (58.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.971ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.713     1.864    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.080     2.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y87          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.021     2.049 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.069     2.118    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y87          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.882     2.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.185     1.884    
    SLICE_X8Y87          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.866    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.106ns (41.617%)  route 0.149ns (58.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.971ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.713     1.864    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.080     2.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y87          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.021     2.049 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.069     2.118    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y87          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.882     2.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.185     1.884    
    SLICE_X8Y87          FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.018     1.866    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.105ns (36.137%)  route 0.186ns (63.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.971ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.735     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.970 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     2.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y52          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     2.176    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y52          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.901     2.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y52          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.171     1.917    
    SLICE_X2Y52          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     1.899    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.105ns (36.137%)  route 0.186ns (63.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.971ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.735     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.970 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     2.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y52          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     2.176    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y52          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.901     2.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y52          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.171     1.917    
    SLICE_X2Y52          FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     1.899    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.105ns (36.137%)  route 0.186ns (63.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.971ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.735     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.970 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     2.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y52          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     2.176    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y52          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.901     2.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y52          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.171     1.917    
    SLICE_X2Y52          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.899    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.105ns (36.137%)  route 0.186ns (63.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.971ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.735     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.970 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     2.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y52          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     2.176    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y52          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.901     2.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y52          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.171     1.917    
    SLICE_X2Y52          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.899    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.105ns (36.262%)  route 0.185ns (63.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.971ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.735     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.970 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     2.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y52          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.094     2.175    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y52          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.899     2.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y52          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.171     1.915    
    SLICE_X2Y52          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     1.897    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.105ns (36.262%)  route 0.185ns (63.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.971ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.735     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.970 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     2.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y52          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.094     2.175    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y52          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.899     2.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y52          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.171     1.915    
    SLICE_X2Y52          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     1.897    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.105ns (36.262%)  route 0.185ns (63.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.971ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.735     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.970 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     2.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y52          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.094     2.175    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y52          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.899     2.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y52          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.171     1.915    
    SLICE_X2Y52          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     1.897    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.279    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.779ns  (logic 0.138ns (4.966%)  route 2.641ns (95.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.318     2.318    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y7           LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     2.456 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.323     2.779    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.838     3.054    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.067ns (6.250%)  route 1.005ns (93.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.971ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.920     0.920    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y7           LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.067     0.987 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.085     1.072    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.886     2.073    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 0.339ns (4.305%)  route 7.535ns (95.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.584ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.878ns (routing 1.450ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.109     3.376    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y10         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.492 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=151, routed)         7.066    10.559    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X1Y219         LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223    10.782 r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.469    11.251    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X1Y225         FDRE                                         r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.878     3.094    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y225         FDRE                                         r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.647ns  (logic 0.336ns (4.394%)  route 7.311ns (95.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.584ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.450ns, distribution 1.423ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.109     3.376    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y10         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.492 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=151, routed)         7.066    10.559    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X1Y219         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220    10.779 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.245    11.024    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X1Y219         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.873     3.089    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y219         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.159ns (4.859%)  route 3.113ns (95.141%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.102ns (routing 1.584ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.102     3.369    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.484 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.456     4.940    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.984 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5426, routed)        1.657     6.641    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y62          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.829     3.045    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y62          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.159ns (4.859%)  route 3.113ns (95.141%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.102ns (routing 1.584ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.102     3.369    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.484 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.456     4.940    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.984 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5426, routed)        1.657     6.641    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y62          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.829     3.045    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y62          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 0.159ns (4.918%)  route 3.074ns (95.082%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.102ns (routing 1.584ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.102     3.369    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.484 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.456     4.940    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.984 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5426, routed)        1.618     6.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y87          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.819     3.035    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 0.159ns (4.918%)  route 3.074ns (95.082%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.102ns (routing 1.584ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.102     3.369    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.484 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.456     4.940    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.984 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5426, routed)        1.618     6.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y87          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.819     3.035    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y87          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 0.159ns (4.918%)  route 3.074ns (95.082%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.102ns (routing 1.584ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.450ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.102     3.369    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.484 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.456     4.940    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.984 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5426, routed)        1.618     6.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y53          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.837     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 0.159ns (4.918%)  route 3.074ns (95.082%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.102ns (routing 1.584ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.450ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.102     3.369    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.484 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.456     4.940    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.984 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5426, routed)        1.618     6.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y53          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.837     3.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y53          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.759ns  (logic 0.270ns (9.785%)  route 2.489ns (90.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.584ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.815ns (routing 1.450ns, distribution 1.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.109     3.376    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y10         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.492 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=151, routed)         1.971     5.464    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X1Y101         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.618 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.518     6.136    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X0Y84          FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.815     3.031    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X0Y84          FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.941ns  (logic 0.114ns (5.874%)  route 1.827ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.165ns (routing 1.584ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.872ns (routing 1.450ns, distribution 1.422ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       3.165     3.432    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y229         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y229         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.546 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.827     5.373    design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y132         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.872     3.088    design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y132         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.083ns (43.056%)  route 0.110ns (56.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.971ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.715     1.866    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y106         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.949 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.110     2.058    design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y105         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.872     2.059    design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y105         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.083ns (43.056%)  route 0.110ns (56.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.971ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.715     1.866    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y106         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.949 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.110     2.058    design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y105         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.872     2.059    design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y105         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.083ns (43.056%)  route 0.110ns (56.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.971ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.715     1.866    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y106         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.949 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.110     2.058    design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y105         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.872     2.059    design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y105         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.499%)  route 0.114ns (57.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.971ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.713     1.864    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y60          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.948 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.114     2.062    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y61          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.881     2.068    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y61          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.499%)  route 0.114ns (57.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.971ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.713     1.864    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y60          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.948 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.114     2.062    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y61          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.881     2.068    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y61          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.499%)  route 0.114ns (57.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.971ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.713     1.864    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y60          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.948 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.114     2.062    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y61          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.881     2.068    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y61          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.083ns (37.959%)  route 0.136ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.715     1.866    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y106         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.949 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.136     2.084    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y108         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.885     2.072    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y108         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.083ns (37.959%)  route 0.136ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.715     1.866    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y106         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.949 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.136     2.084    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y108         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.885     2.072    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y108         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.083ns (37.959%)  route 0.136ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.715     1.866    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y106         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.949 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.136     2.084    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y108         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.885     2.072    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y108         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.084ns (36.577%)  route 0.146ns (63.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.713     1.864    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y60          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.948 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.146     2.094    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y65          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.885     2.072    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y65          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          5269 Endpoints
Min Delay          5269 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.401ns  (logic 2.939ns (39.711%)  route 4.462ns (60.289%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.662ns (routing 1.450ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_PREADD_AB[10])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<11>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     2.431 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     2.577 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.812     3.389    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[11]
    SLICE_X49Y218        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     3.525 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_8_i_3__0/O
                         net (fo=60, routed)          3.073     6.598    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ap_CS_fsm_reg[14]_3
    SLICE_X35Y14         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     6.824 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_1_i_7/O
                         net (fo=4, routed)           0.577     7.401    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1_4[0]
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.662     2.878    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ap_clk
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 2.939ns (39.780%)  route 4.449ns (60.220%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.662ns (routing 1.450ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_PREADD_AB[10])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<11>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     2.431 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     2.577 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.812     3.389    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[11]
    SLICE_X49Y218        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     3.525 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_8_i_3__0/O
                         net (fo=60, routed)          3.073     6.598    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ap_CS_fsm_reg[14]_3
    SLICE_X35Y14         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     6.824 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_1_i_7/O
                         net (fo=4, routed)           0.564     7.388    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1_4[0]
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.662     2.878    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ap_clk
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.368ns  (logic 2.941ns (39.913%)  route 4.427ns (60.087%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.663ns (routing 1.450ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_PREADD_AB[10])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<11>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     2.431 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     2.577 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.812     3.389    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[11]
    SLICE_X49Y218        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     3.525 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_8_i_3__0/O
                         net (fo=60, routed)          3.081     6.606    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ap_CS_fsm_reg[14]_3
    SLICE_X35Y14         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     6.834 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_0_i_16__0/O
                         net (fo=4, routed)           0.534     7.368    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/WEA[0]
    RAMB36_X0Y0          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.663     2.879    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.359ns  (logic 2.941ns (39.965%)  route 4.418ns (60.035%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.663ns (routing 1.450ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_PREADD_AB[10])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<11>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     2.431 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     2.577 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.812     3.389    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[11]
    SLICE_X49Y218        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     3.525 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_8_i_3__0/O
                         net (fo=60, routed)          3.081     6.606    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ap_CS_fsm_reg[14]_3
    SLICE_X35Y14         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     6.834 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_0_i_16__0/O
                         net (fo=4, routed)           0.525     7.359    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/WEA[0]
    RAMB36_X0Y0          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.663     2.879    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.353ns  (logic 2.665ns (36.243%)  route 4.688ns (63.757%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.662ns (routing 1.450ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_PREADD_AB[4])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[4]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<4>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[4]_AD[4])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[4]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<4>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[4]_AD_DATA[4])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[4]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<4>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[4]_U[5])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<5>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<5>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     2.431 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     2.577 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.821     3.398    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[5]
    SLICE_X50Y220        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     3.486 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_0_i_8__3/O
                         net (fo=24, routed)          3.867     7.353    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0[5]
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.662     2.878    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ap_clk
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.353ns  (logic 2.851ns (38.774%)  route 4.502ns (61.226%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.834ns (routing 1.450ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_PREADD_AB[10])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<11>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     2.431 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     2.577 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.812     3.389    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[11]
    SLICE_X49Y218        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     3.525 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_8_i_3__0/O
                         net (fo=60, routed)          2.761     6.286    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ap_CS_fsm_reg[14]_3
    SLICE_X41Y14         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     6.424 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_2_i_3__0/O
                         net (fo=3, routed)           0.929     7.353    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_2_2
    RAMB36_X2Y2          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.834     3.050    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ap_clk
    RAMB36_X2Y2          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_2/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.341ns  (logic 2.941ns (40.065%)  route 4.400ns (59.935%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.830ns (routing 1.450ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_PREADD_AB[10])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<11>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     2.431 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     2.577 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.812     3.389    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[11]
    SLICE_X49Y218        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     3.525 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_8_i_3__0/O
                         net (fo=60, routed)          2.592     6.117    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ap_CS_fsm_reg[14]_3
    SLICE_X43Y10         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     6.345 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_1_i_5__0/O
                         net (fo=3, routed)           0.996     7.341    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_1_4
    RAMB36_X2Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.830     3.046    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ap_clk
    RAMB36_X2Y1          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.340ns  (logic 2.902ns (39.539%)  route 4.438ns (60.461%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_PREADD_AB[10])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<10>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<11>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     2.431 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     2.577 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.812     3.389    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[11]
    SLICE_X49Y218        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     3.525 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_8_i_3__0/O
                         net (fo=60, routed)          2.696     6.221    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ap_CS_fsm_reg[14]_3
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     6.410 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_5_i_3__0/O
                         net (fo=3, routed)           0.929     7.340    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_5_2
    RAMB36_X2Y5          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.819     3.035    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ap_clk
    RAMB36_X2Y5          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_5/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.327ns  (logic 2.665ns (36.373%)  route 4.662ns (63.627%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.646ns (routing 1.450ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_PREADD_AB[4])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[4]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<4>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[4]_AD[4])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[4]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<4>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[4]_AD_DATA[4])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[4]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<4>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[4]_U[5])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<5>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<5>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     2.431 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     2.577 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.821     3.398    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[5]
    SLICE_X50Y220        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     3.486 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_0_i_8__3/O
                         net (fo=24, routed)          3.841     7.327    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0[5]
    RAMB36_X0Y5          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.646     2.862    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ap_clk
    RAMB36_X0Y5          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_5/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.311ns  (logic 2.665ns (36.454%)  route 4.646ns (63.546%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.663ns (routing 1.450ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y88       DSP_A_B_DATA                 0.000     0.000 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_PREADD_AB[4])
                                                      0.185     0.185 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/PREADD_AB[4]
                         net (fo=1, routed)           0.000     0.185    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.PREADD_AB<4>
    DSP48E2_X11Y88       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[4]_AD[4])
                                                      0.609     0.794 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_INST/AD[4]
                         net (fo=1, routed)           0.000     0.794    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD.AD<4>
    DSP48E2_X11Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[4]_AD_DATA[4])
                                                      0.065     0.859 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA_INST/AD_DATA[4]
                         net (fo=1, routed)           0.000     0.859    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_PREADD_DATA.AD_DATA<4>
    DSP48E2_X11Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[4]_U[5])
                                                      0.778     1.637 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     1.637    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_MULTIPLIER.U<5>
    DSP48E2_X11Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     1.704 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     1.704    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_M_DATA.U_DATA<5>
    DSP48E2_X11Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     2.431 f  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.431    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     2.577 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395/empty_339_fu_538_p2/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.821     3.398    design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_14[5]
    SLICE_X50Y220        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     3.486 r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/grp_conv2_Pipeline_COL_fu_418/urem_9ns_8ns_9_13_1_U286/ram_reg_bram_0_i_8__3/O
                         net (fo=24, routed)          3.824     7.311    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0[5]
    RAMB36_X0Y0          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       2.663     2.879    design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv2_fu_300/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_0/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.147ns (66.461%)  route 0.074ns (33.539%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.803ns (routing 0.971ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y90       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.074     0.221    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[1]
    SLICE_X39Y226        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.803     1.990    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X39Y226        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.147ns (66.408%)  route 0.074ns (33.592%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.796ns (routing 0.971ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y86        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<38>
    DSP48E2_X9Y86        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[38]_ALU_OUT[38])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<38>
    DSP48E2_X9Y86        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[38]
                         net (fo=3, routed)           0.074     0.221    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[1]
    SLICE_X33Y219        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.796     1.983    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X33Y219        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.147ns (65.305%)  route 0.078ns (34.695%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.835ns (routing 0.971ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y87       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y87       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X11Y87       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=3, routed)           0.078     0.225    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[8]
    SLICE_X41Y217        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.835     2.022    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X41Y217        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.147ns (64.937%)  route 0.079ns (35.063%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.802ns (routing 0.971ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y90       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[26])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<26>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[26]_P[26])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[26]
                         net (fo=2, routed)           0.079     0.226    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[12]
    SLICE_X40Y228        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.802     1.989    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X40Y228        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.147ns (64.758%)  route 0.080ns (35.242%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.802ns (routing 0.971ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y90       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[27])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<27>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[27]
                         net (fo=2, routed)           0.080     0.227    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[13]
    SLICE_X40Y228        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.802     1.989    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X40Y228        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.147ns (64.652%)  route 0.080ns (35.348%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.795ns (routing 0.971ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y90       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<38>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[38]_ALU_OUT[38])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<38>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[38]
                         net (fo=3, routed)           0.080     0.227    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[1]
    SLICE_X40Y229        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.795     1.982    design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X40Y229        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_264/grp_export_output_buffer_c1_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U130/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.587%)  route 0.081ns (35.413%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.790ns (routing 0.971ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y86        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y86        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y86        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.081     0.228    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[1]
    SLICE_X34Y216        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.790     1.977    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X34Y216        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.147ns (64.092%)  route 0.082ns (35.908%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.790ns (routing 0.971ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y86        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y86        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[28])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<28>
    DSP48E2_X9Y86        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[28]
                         net (fo=2, routed)           0.082     0.229    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[14]
    SLICE_X33Y218        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.790     1.977    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X33Y218        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.147ns (63.984%)  route 0.083ns (36.016%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.793ns (routing 0.971ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y86        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y86        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[17])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y86        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.083     0.230    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[3]
    SLICE_X34Y217        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.793     1.980    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X34Y217        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U500/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.147ns (63.604%)  route 0.084ns (36.396%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.798ns (routing 0.971ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y87       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y87       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X11Y87       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=4, routed)           0.084     0.231    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[0]
    SLICE_X40Y216        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=49547, routed)       1.798     1.985    design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X40Y216        FDRE                                         r  design_1_i/srcnn_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U501/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C





