
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.372146                       # Number of seconds simulated
sim_ticks                                372146078500                       # Number of ticks simulated
final_tick                               1033580330500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140490                       # Simulator instruction rate (inst/s)
host_op_rate                                   156236                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26141473                       # Simulator tick rate (ticks/s)
host_mem_usage                                2258332                       # Number of bytes of host memory used
host_seconds                                 14235.85                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2224147472                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        75712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              97536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        84352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           84352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1318                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1318                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        58644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       203447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                262091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        58644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            58644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          226664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               226664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          226664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        58644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       203447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               488754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1524                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1318                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1318                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  97536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   82560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   97536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                84352                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               25                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  369456240500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1524                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1318                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.770053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.710535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.234539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          368     49.20%     49.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          153     20.45%     69.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           70      9.36%     79.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      5.35%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      3.61%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.01%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.34%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.74%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52      6.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.384615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.830732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.454013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               1      1.28%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             8     10.26%     11.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            26     33.33%     44.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            15     19.23%     64.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             9     11.54%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             8     10.26%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             6      7.69%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             2      2.56%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      1.28%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.538462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.513461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               58     74.36%     74.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     23.08%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    129422750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               157997750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     84923.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               103673.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1149                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     917                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  129998677.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2434740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1294095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2427600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1686060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         214509360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             79431780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             17304960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       373261080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       336027360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      88917265440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            89945642475                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.694452                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         368956293250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     37864250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      91412000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 370233189000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    875065750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      89990000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    818557500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2905980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1544565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8453760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5047740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         137679360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             67750770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             12197280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       240021870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       209150880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      89052283020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            89737035225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.133900                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         369303276500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     26308250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      58654000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 370894709500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    544659750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      95378250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    526368750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2093069                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           494486704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2094093                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.134070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.180563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.819437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         998074597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        998074597                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    360183159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       360183159                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    131679036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131679036                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        11331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11331                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1055614                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1055614                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    491862195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        491862195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    491873526                       # number of overall hits
system.cpu.dcache.overall_hits::total       491873526                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2279543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2279543                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1726231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1726231                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          236                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          236                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          674                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          674                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4005774                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4005774                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4006010                       # number of overall misses
system.cpu.dcache.overall_misses::total       4006010                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  23254551000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23254551000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  20274466828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20274466828                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      8762000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8762000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  43529017828                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43529017828                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  43529017828                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43529017828                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    362462702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    362462702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        11567                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11567                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    495867969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    495867969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    495879536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    495879536                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006289                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006289                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012940                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.020403                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020403                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008079                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10201.409230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10201.409230                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11744.932647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11744.932647                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10866.568565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10866.568565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10865.928400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10865.928400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1196280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            187721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.372649                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2064252                       # number of writebacks
system.cpu.dcache.writebacks::total           2064252                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1302637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1302637                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       610850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       610850                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1913487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1913487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1913487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1913487                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       976906                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       976906                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1115381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1115381                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2092287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2092395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092395                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11960079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11960079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13663798799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13663798799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1379000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1379000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  25623878299                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25623878299                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  25625257299                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25625257299                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.008361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.009337                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009337                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004219                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004219                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004220                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12242.815071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12242.815071                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12250.342080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12250.342080                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12768.518519                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12768.518519                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12246.827657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12246.827657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12246.854585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12246.854585                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            764547                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           350174656                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            765059                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            457.709348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.678331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   496.321669                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.030622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.969378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         467552597                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        467552597                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    232612441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       232612441                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    232612441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        232612441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    232612441                       # number of overall hits
system.cpu.icache.overall_hits::total       232612441                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       781584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        781584                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       781584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         781584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       781584                       # number of overall misses
system.cpu.icache.overall_misses::total        781584                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  10146247996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10146247996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  10146247996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10146247996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  10146247996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10146247996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    233394025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    233394025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    233394025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    233394025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    233394025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    233394025                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003349                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003349                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12981.647521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12981.647521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12981.647521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12981.647521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12981.647521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12981.647521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2583                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                53                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.735849                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       764547                       # number of writebacks
system.cpu.icache.writebacks::total            764547                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        17037                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17037                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        17037                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17037                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        17037                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17037                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       764547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       764547                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       764547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       764547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       764547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       764547                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   9282368996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9282368996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   9282368996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9282368996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   9282368996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9282368996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003276                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003276                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12141.005061                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12141.005061                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12141.005061                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12141.005061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12141.005061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12141.005061                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1525                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    11340387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    330.691016                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       36.689969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2451.141866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29262.914045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   323.560398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   693.693723                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.074803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.893033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.009874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.021170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45437949                       # Number of tag accesses
system.l2.tags.data_accesses                 45437949                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2064252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2064252                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       737733                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           737733                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1114458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1114458                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       764205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             764205                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       977427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            977427                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        764205                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2091885                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2856090                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       764205                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2091885                       # number of overall hits
system.l2.overall_hits::total                 2856090                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 998                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              342                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             186                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1184                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1526                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          342                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1184                       # number of overall misses
system.l2.overall_misses::total                  1526                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     89887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      89887500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     69299500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69299500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     68577000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     68577000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     69299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    158464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        227764000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     69299500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    158464500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       227764000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2064252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2064252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       737733                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       737733                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1115456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1115456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       764547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         764547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data       977613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        977613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       764547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2093069                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2857616                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       764547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2093069                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2857616                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000895                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000447                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000190                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000534                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000534                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90067.635271                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90067.635271                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 202630.116959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 202630.116959                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 368693.548387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 368693.548387                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 202630.116959                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 133838.260135                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 149255.570118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 202630.116959                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 133838.260135                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 149255.570118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1318                       # number of writebacks
system.l2.writebacks::total                      1318                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            998                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          341                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          185                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1524                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1524                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     79907500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     79907500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     65817000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65817000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     66666000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     66666000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     65817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    146573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    212390500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     65817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    146573500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    212390500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000533                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80067.635271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80067.635271                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 193011.730205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 193011.730205                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 360356.756757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 360356.756757                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 193011.730205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 123899.830938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139363.845144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 193011.730205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 123899.830938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139363.845144                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                526                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1318                       # Transaction distribution
system.membus.trans_dist::CleanEvict              207                       # Transaction distribution
system.membus.trans_dist::ReadExReq               998                       # Transaction distribution
system.membus.trans_dist::ReadExResp              998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           526                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       181888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  181888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1524                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4160500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4099750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        81183469                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     70650523                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       706829                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     48642647                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        44998359                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.508039                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3463006                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       570233                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       567927                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         2306                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        31400                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1033580330500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                744292307                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    251035993                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1014652788                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            81183469                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     49029292                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             491967001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1499636                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          238                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         233394026                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        274848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    743753278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.442055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.341797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        309149752     41.57%     41.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         65337811      8.78%     50.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        100602081     13.53%     63.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        268663634     36.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    743753278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.109075                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.363245                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        224141379                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     101161951                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         402307360                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      15462671                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         679911                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     44782991                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         70100                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1068044512                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2323525                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         679911                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        233496749                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         5979373                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     34948094                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         408349015                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      60300132                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1065844266                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       1045624                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        942575                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          60716                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       27345317                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       25428724                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          541                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1547491639                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6505347024                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1186531570                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    549428613                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1535259785                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         12231839                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1078729                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1075677                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          30661501                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    375055348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    135377232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9788710                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6479354                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1061629730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3209355                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1062125604                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       502288                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      7950041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     21703724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        42506                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    743753278                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.428062                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.159303                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    186228612     25.04%     25.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    231790225     31.16%     56.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    182116372     24.49%     80.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114554714     15.40%     96.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     24236888      3.26%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4050377      0.54%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       475405      0.06%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        18854      0.00%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       281831      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    743753278                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        25533406     16.77%     16.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1701466      1.12%     17.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          193700      0.13%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        39565      0.03%     18.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2024      0.00%     18.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         1257      0.00%     18.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        26497      0.02%     18.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       205312      0.13%     18.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       170098      0.11%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       163383      0.11%     18.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         4949      0.00%     18.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       89017190     58.47%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      35184596     23.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     431801297     40.65%     40.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9297691      0.88%     41.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        157716      0.01%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5814957      0.55%     42.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3244684      0.31%     42.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1722507      0.16%     42.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1635547      0.15%     42.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     15347815      1.45%     44.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     37430833      3.52%     47.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     44300233      4.17%     51.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       943294      0.09%     51.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    249264843     23.47%     75.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     90647464      8.53%     83.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    126149759     11.88%     95.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     44366964      4.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1062125604                       # Type of FU issued
system.switch_cpus.iq.rate                   1.427028                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           152243443                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.143338                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2464710122                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    794971441                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    782575028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    556040091                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    277863527                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    277193428                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      936043780                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       278325267                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10717292                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2034906                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        16413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        45854                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       730924                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        24691                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       951442                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         679911                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          646652                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3168533                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1064840804                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     375055348                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    135377232                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1074638                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3150862                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        45854                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       338930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       314671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       653601                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1061084671                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     374972360                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1040929                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  1719                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            509832516                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         78938988                       # Number of branches executed
system.switch_cpus.iew.exec_stores          134860156                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.425629                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1059869263                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1059768456                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         538499171                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         794181772                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.423861                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.678055                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      6902496                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3166849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       636922                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    742510027                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.423402                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.927381                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    335543971     45.19%     45.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    155311722     20.92%     66.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     91268561     12.29%     78.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     75314153     10.14%     88.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21025578      2.83%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26982563      3.63%     95.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      8880646      1.20%     96.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4662369      0.63%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     23520464      3.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    742510027                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000001568                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1056890601                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              507666742                       # Number of memory references committed
system.switch_cpus.commit.loads             373020435                       # Number of loads committed
system.switch_cpus.commit.membars             2111228                       # Number of memory barriers committed
system.switch_cpus.commit.branches           78539885                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          277019137                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         876645109                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3369340                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    429456749     40.63%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9272930      0.88%     41.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       157483      0.01%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5812158      0.55%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3238820      0.31%     42.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1721728      0.16%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1632692      0.15%     42.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     15288694      1.45%     44.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     37403751      3.54%     47.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     44295586      4.19%     51.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       943268      0.09%     51.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    247438954     23.41%     75.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     90306528      8.54%     83.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    125581481     11.88%     95.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     44339779      4.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1056890601                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      23520464                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1782782569                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2128830259                       # The number of ROB writes
system.switch_cpus.timesIdled                  239089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  539029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1056889033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.744292                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.744292                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.343558                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.343558                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1172105718                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       558334926                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         548841736                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        441984757                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4305578873                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        439486691                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2541861201                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       99405273                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      5715232                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2857619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35679                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1033580330500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1742160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2065570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       764547                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1115456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1115456                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        764547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       977613                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2293641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6279207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8572848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     97862016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    266068544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              363930560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1525                       # Total snoops (count)
system.tol2bus.snoopTraffic                     84352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2859141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111015                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2823459     98.75%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  35682      1.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2859141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5686415000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1147435268                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3139607991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
