$date
	Wed Jul 31 16:58:55 2019
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_rtl $end
$var wire 9 ! a_out [8:0] $end
$var wire 8 " adder_a [7:0] $end
$var wire 8 # adder_b [7:0] $end
$var wire 1 $ i_resetn $end
$var wire 16 % m_out [15:0] $end
$var wire 8 & mul_a [7:0] $end
$var wire 8 ' mul_b [7:0] $end
$var reg 1 ( i_clk $end
$scope module adder_inst $end
$var wire 8 ) adder_a [7:0] $end
$var wire 8 * adder_b [7:0] $end
$var wire 9 + adder_out [8:0] $end
$var wire 1 , i_clk $end
$var wire 1 $ i_resetn $end
$upscope $end
$scope module mul_inst $end
$var wire 1 , i_clk $end
$var wire 1 $ i_resetn $end
$var wire 8 - mul_a [7:0] $end
$var wire 8 . mul_b [7:0] $end
$var wire 16 / mul_out [15:0] $end
$upscope $end
$scope module tester_ex2_inst $end
$var wire 9 0 adder_out [8:0] $end
$var wire 1 , i_clk $end
$var wire 16 1 mul_out [15:0] $end
$var reg 8 2 adder_a [7:0] $end
$var reg 8 3 adder_b [7:0] $end
$var reg 8 4 mul_a [7:0] $end
$var reg 8 5 mul_b [7:0] $end
$var reg 1 6 o_resetn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
0,
bx +
bx *
bx )
0(
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#250
1(
1,
#500
0(
0,
#600
06
0$
#750
1(
1,
#1000
0(
0,
#1250
1(
1,
#1500
0(
0,
#1600
16
1$
#1750
1(
1,
#2000
0(
0,
#2100
b10100 5
b1111000000 %
b1111000000 /
b1111000000 1
b10100 '
b10100 .
b110000 4
b110000 &
b110000 -
b10100 3
b1000100 !
b1000100 +
b1000100 0
b10100 #
b10100 *
b110000 2
b110000 "
b110000 )
#2250
1(
1,
#2500
0(
0,
#2600
b10 5
b10 '
b10 .
b11111100 4
b1111111111111000 %
b1111111111111000 /
b1111111111111000 1
b11111100 &
b11111100 -
b10 3
b10 #
b10 *
b11111100 2
b111111110 !
b111111110 +
b111111110 0
b11111100 "
b11111100 )
#2750
1(
1,
#3000
0(
0,
#3250
1(
1,
#3500
0(
0,
#3750
1(
1,
#4000
0(
0,
#4250
1(
1,
#4500
0(
0,
#4750
1(
1,
#5000
0(
0,
#5250
1(
1,
#5500
0(
0,
#5750
1(
1,
#6000
0(
0,
#6250
1(
1,
#6500
0(
0,
#6750
1(
1,
#7000
0(
0,
#7250
1(
1,
#7500
0(
0,
#7750
1(
1,
#8000
0(
0,
#8250
1(
1,
#8500
0(
0,
#8750
1(
1,
#9000
0(
0,
#9250
1(
1,
#9500
0(
0,
#9750
1(
1,
#10000
0(
0,
#10250
1(
1,
#10500
0(
0,
#10750
1(
1,
#11000
0(
0,
#11250
1(
1,
#11500
0(
0,
#11750
1(
1,
#12000
0(
0,
#12250
1(
1,
#12500
0(
0,
#12600
