/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun Apr 30 18:53:37 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkmulticycle.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_25("", 0u);
static std::string const __str_literal_11("\n", 1u);
static std::string const __str_literal_49(" ALU output: %x", 15u);
static std::string const __str_literal_46(" Ctrl instr ", 12u);
static std::string const __str_literal_45(" MEM ", 5u);
static std::string const __str_literal_44(" MMIO ", 6u);
static std::string const __str_literal_36(" Potential r1: %x, Potential r2: %x", 35u);
static std::string const __str_literal_47(" Standard instr ", 16u);
static std::string const __str_literal_34(" }", 2u);
static std::string const __str_literal_33("'h%h", 4u);
static std::string const __str_literal_19(", ", 2u);
static std::string const __str_literal_4("C\t1", 3u);
static std::string const __str_literal_12("D", 1u);
static std::string const __str_literal_15("DecodedInst { ", 14u);
static std::string const __str_literal_38("E", 1u);
static std::string const __str_literal_8("F", 1u);
static std::string const __str_literal_17("False", 5u);
static std::string const __str_literal_5("Fetch %x", 8u);
static std::string const __str_literal_6("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_29("ImmB", 4u);
static std::string const __str_literal_27("ImmI", 4u);
static std::string const __str_literal_31("ImmJ", 4u);
static std::string const __str_literal_28("ImmS", 4u);
static std::string const __str_literal_30("ImmU", 4u);
static std::string const __str_literal_13("Instr bits: %x", 14u);
static std::string const __str_literal_3("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_9("L\t%d\t%d\t", 8u);
static std::string const __str_literal_40("Mem { ", 6u);
static std::string const __str_literal_10("PC : %x", 7u);
static std::string const __str_literal_54("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_48("REDIRECT ", 9u);
static std::string const __str_literal_35("REG ", 4u);
static std::string const __str_literal_7("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_18("True", 4u);
static std::string const __str_literal_50("W", 1u);
static std::string const __str_literal_53("WR REG", 6u);
static std::string const __str_literal_14("[Decode] ", 9u);
static std::string const __str_literal_37("[Execute] ", 10u);
static std::string const __str_literal_39("[Execute] MMIO", 14u);
static std::string const __str_literal_51("[Writeback]", 11u);
static std::string const __str_literal_52("[Writeback] Illegal Inst, Drop and fault: ", 42u);
static std::string const __str_literal_42("addr: ", 6u);
static std::string const __str_literal_41("byte_en: ", 9u);
static std::string const __str_literal_43("data: ", 6u);
static std::string const __str_literal_23("immediateType: ", 15u);
static std::string const __str_literal_32("inst: ", 6u);
static std::string const __str_literal_16("legal: ", 7u);
static std::string const __str_literal_1("output.log", 10u);
static std::string const __str_literal_24("tagged Invalid ", 15u);
static std::string const __str_literal_26("tagged Valid ", 13u);
static std::string const __str_literal_22("valid_rd: ", 10u);
static std::string const __str_literal_20("valid_rs1: ", 11u);
static std::string const __str_literal_21("valid_rs2: ", 11u);
static std::string const __str_literal_2("w", 1u);


/* Constructor */
MOD_mkmulticycle::MOD_mkmulticycle(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_commit_id(simHdl, "commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_current_id(simHdl, "current_id", this, 48u, 0llu, (tUInt8)0u),
    INST_dInst(simHdl, "dInst", this, 40u, 8589934592llu, (tUInt8)0u),
    INST_fresh_id(simHdl, "fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_fromDmem_rv(simHdl,
		     "fromDmem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromImem_rv(simHdl,
		     "fromImem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromMMIO_rv(simHdl,
		     "fromMMIO_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_lfh(simHdl, "lfh", this, 32u, 0u, (tUInt8)0u),
    INST_mem_business(simHdl, "mem_business", this, 6u, (tUInt8)42u, (tUInt8)0u),
    INST_pc(simHdl, "pc", this, 32u, 0u, (tUInt8)0u),
    INST_retired(simHdl, "retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rf_0(simHdl, "rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rf_1(simHdl, "rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rf_10(simHdl, "rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rf_11(simHdl, "rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rf_12(simHdl, "rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rf_13(simHdl, "rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rf_14(simHdl, "rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rf_15(simHdl, "rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rf_16(simHdl, "rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rf_17(simHdl, "rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rf_18(simHdl, "rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rf_19(simHdl, "rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rf_2(simHdl, "rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rf_20(simHdl, "rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rf_21(simHdl, "rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rf_22(simHdl, "rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rf_23(simHdl, "rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rf_24(simHdl, "rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rf_25(simHdl, "rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rf_26(simHdl, "rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rf_27(simHdl, "rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rf_28(simHdl, "rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rf_29(simHdl, "rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rf_3(simHdl, "rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rf_30(simHdl, "rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rf_31(simHdl, "rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rf_4(simHdl, "rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rf_5(simHdl, "rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rf_6(simHdl, "rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rf_7(simHdl, "rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rf_8(simHdl, "rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rf_9(simHdl, "rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_rv1(simHdl, "rv1", this, 32u, 0u, (tUInt8)0u),
    INST_rv2(simHdl, "rv2", this, 32u, 0u, (tUInt8)0u),
    INST_rvd(simHdl, "rvd", this, 32u, 0u, (tUInt8)0u),
    INST_squashed(simHdl, "squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_starting(simHdl, "starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_state(simHdl, "state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_toDmem_rv(simHdl,
		   "toDmem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toImem_rv(simHdl,
		   "toImem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toMMIO_rv(simHdl,
		   "toMMIO_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_toMMIO_rv_port1__read____d632(69u),
    DEF_toDmem_rv_port1__read____d628(69u),
    DEF_toImem_rv_port1__read____d624(69u),
    DEF_fromMMIO_rv_port1__read____d499(69u),
    DEF_fromMMIO_rv_port0__read____d634(69u),
    DEF_toMMIO_rv_port0__read____d346(69u),
    DEF_fromDmem_rv_port1__read____d501(69u),
    DEF_fromDmem_rv_port0__read____d630(69u),
    DEF_toDmem_rv_port0__read____d349(69u),
    DEF_fromImem_rv_port1__read____d17(69u),
    DEF_fromImem_rv_port0__read____d626(69u),
    DEF_toImem_rv_port0__read____d4(69u),
    DEF_TASK_fopen___d2(2863311530u),
    DEF__16_CONCAT_pc_2_CONCAT_0___d16(69u),
    DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404(69u),
    DEF__1_CONCAT_getMMIOResp_a___d633(69u),
    DEF__1_CONCAT_getDResp_a___d629(69u),
    DEF__1_CONCAT_getIResp_a___d625(69u),
    DEF__0_CONCAT_DONTCARE___d22(69u)
{
  PORT_EN_getMMIOResp = false;
  PORT_EN_getMMIOReq = false;
  PORT_EN_getDResp = false;
  PORT_EN_getDReq = false;
  PORT_EN_getIResp = false;
  PORT_EN_getIReq = false;
  PORT_getMMIOResp_a.setSize(68u);
  PORT_getMMIOResp_a.clear();
  PORT_getDResp_a.setSize(68u);
  PORT_getDResp_a.clear();
  PORT_getIResp_a.setSize(68u);
  PORT_getIResp_a.clear();
  PORT_getMMIOReq.setSize(68u);
  PORT_getMMIOReq.clear();
  PORT_getDReq.setSize(68u);
  PORT_getDReq.clear();
  PORT_getIReq.setSize(68u);
  PORT_getIReq.clear();
  symbol_count = 84u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkmulticycle::init_symbols_0()
{
  init_symbol(&symbols[0u], "commit_id", SYM_MODULE, &INST_commit_id);
  init_symbol(&symbols[1u], "current_id", SYM_MODULE, &INST_current_id);
  init_symbol(&symbols[2u], "dInst", SYM_MODULE, &INST_dInst);
  init_symbol(&symbols[3u], "EN_getDReq", SYM_PORT, &PORT_EN_getDReq, 1u);
  init_symbol(&symbols[4u], "EN_getDResp", SYM_PORT, &PORT_EN_getDResp, 1u);
  init_symbol(&symbols[5u], "EN_getIReq", SYM_PORT, &PORT_EN_getIReq, 1u);
  init_symbol(&symbols[6u], "EN_getIResp", SYM_PORT, &PORT_EN_getIResp, 1u);
  init_symbol(&symbols[7u], "EN_getMMIOReq", SYM_PORT, &PORT_EN_getMMIOReq, 1u);
  init_symbol(&symbols[8u], "EN_getMMIOResp", SYM_PORT, &PORT_EN_getMMIOResp, 1u);
  init_symbol(&symbols[9u], "fresh_id", SYM_MODULE, &INST_fresh_id);
  init_symbol(&symbols[10u], "fromDmem_rv", SYM_MODULE, &INST_fromDmem_rv);
  init_symbol(&symbols[11u], "fromImem_rv", SYM_MODULE, &INST_fromImem_rv);
  init_symbol(&symbols[12u], "fromMMIO_rv", SYM_MODULE, &INST_fromMMIO_rv);
  init_symbol(&symbols[13u], "getDReq", SYM_PORT, &PORT_getDReq, 68u);
  init_symbol(&symbols[14u], "getDResp_a", SYM_PORT, &PORT_getDResp_a, 68u);
  init_symbol(&symbols[15u], "getIReq", SYM_PORT, &PORT_getIReq, 68u);
  init_symbol(&symbols[16u], "getIResp_a", SYM_PORT, &PORT_getIResp_a, 68u);
  init_symbol(&symbols[17u], "getMMIOReq", SYM_PORT, &PORT_getMMIOReq, 68u);
  init_symbol(&symbols[18u], "getMMIOResp_a", SYM_PORT, &PORT_getMMIOResp_a, 68u);
  init_symbol(&symbols[19u], "imm__h8562", SYM_DEF, &DEF_imm__h8562, 32u);
  init_symbol(&symbols[20u], "lfh", SYM_MODULE, &INST_lfh);
  init_symbol(&symbols[21u], "mem_business", SYM_MODULE, &INST_mem_business);
  init_symbol(&symbols[22u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[23u], "RL_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[24u], "RL_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[25u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[26u], "RL_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[27u], "RL_execute", SYM_RULE);
  init_symbol(&symbols[28u], "RL_fetch", SYM_RULE);
  init_symbol(&symbols[29u], "RL_writeback", SYM_RULE);
  init_symbol(&symbols[30u], "retired", SYM_MODULE, &INST_retired);
  init_symbol(&symbols[31u], "rf_0", SYM_MODULE, &INST_rf_0);
  init_symbol(&symbols[32u], "rf_1", SYM_MODULE, &INST_rf_1);
  init_symbol(&symbols[33u], "rf_10", SYM_MODULE, &INST_rf_10);
  init_symbol(&symbols[34u], "rf_11", SYM_MODULE, &INST_rf_11);
  init_symbol(&symbols[35u], "rf_12", SYM_MODULE, &INST_rf_12);
  init_symbol(&symbols[36u], "rf_13", SYM_MODULE, &INST_rf_13);
  init_symbol(&symbols[37u], "rf_14", SYM_MODULE, &INST_rf_14);
  init_symbol(&symbols[38u], "rf_15", SYM_MODULE, &INST_rf_15);
  init_symbol(&symbols[39u], "rf_16", SYM_MODULE, &INST_rf_16);
  init_symbol(&symbols[40u], "rf_17", SYM_MODULE, &INST_rf_17);
  init_symbol(&symbols[41u], "rf_18", SYM_MODULE, &INST_rf_18);
  init_symbol(&symbols[42u], "rf_19", SYM_MODULE, &INST_rf_19);
  init_symbol(&symbols[43u], "rf_2", SYM_MODULE, &INST_rf_2);
  init_symbol(&symbols[44u], "rf_20", SYM_MODULE, &INST_rf_20);
  init_symbol(&symbols[45u], "rf_21", SYM_MODULE, &INST_rf_21);
  init_symbol(&symbols[46u], "rf_22", SYM_MODULE, &INST_rf_22);
  init_symbol(&symbols[47u], "rf_23", SYM_MODULE, &INST_rf_23);
  init_symbol(&symbols[48u], "rf_24", SYM_MODULE, &INST_rf_24);
  init_symbol(&symbols[49u], "rf_25", SYM_MODULE, &INST_rf_25);
  init_symbol(&symbols[50u], "rf_26", SYM_MODULE, &INST_rf_26);
  init_symbol(&symbols[51u], "rf_27", SYM_MODULE, &INST_rf_27);
  init_symbol(&symbols[52u], "rf_28", SYM_MODULE, &INST_rf_28);
  init_symbol(&symbols[53u], "rf_29", SYM_MODULE, &INST_rf_29);
  init_symbol(&symbols[54u], "rf_3", SYM_MODULE, &INST_rf_3);
  init_symbol(&symbols[55u], "rf_30", SYM_MODULE, &INST_rf_30);
  init_symbol(&symbols[56u], "rf_31", SYM_MODULE, &INST_rf_31);
  init_symbol(&symbols[57u], "rf_4", SYM_MODULE, &INST_rf_4);
  init_symbol(&symbols[58u], "rf_5", SYM_MODULE, &INST_rf_5);
  init_symbol(&symbols[59u], "rf_6", SYM_MODULE, &INST_rf_6);
  init_symbol(&symbols[60u], "rf_7", SYM_MODULE, &INST_rf_7);
  init_symbol(&symbols[61u], "rf_8", SYM_MODULE, &INST_rf_8);
  init_symbol(&symbols[62u], "rf_9", SYM_MODULE, &INST_rf_9);
  init_symbol(&symbols[63u], "rs1_val__h10449", SYM_DEF, &DEF_rs1_val__h10449, 32u);
  init_symbol(&symbols[64u], "rv1", SYM_MODULE, &INST_rv1);
  init_symbol(&symbols[65u], "rv2", SYM_MODULE, &INST_rv2);
  init_symbol(&symbols[66u], "rvd", SYM_MODULE, &INST_rvd);
  init_symbol(&symbols[67u], "squashed", SYM_MODULE, &INST_squashed);
  init_symbol(&symbols[68u], "starting", SYM_MODULE, &INST_starting);
  init_symbol(&symbols[69u], "starting__h4015", SYM_DEF, &DEF_starting__h4015, 1u);
  init_symbol(&symbols[70u], "state", SYM_MODULE, &INST_state);
  init_symbol(&symbols[71u], "toDmem_rv", SYM_MODULE, &INST_toDmem_rv);
  init_symbol(&symbols[72u], "toImem_rv", SYM_MODULE, &INST_toImem_rv);
  init_symbol(&symbols[73u], "toMMIO_rv", SYM_MODULE, &INST_toMMIO_rv);
  init_symbol(&symbols[74u], "WILL_FIRE_getDReq", SYM_DEF, &DEF_WILL_FIRE_getDReq, 1u);
  init_symbol(&symbols[75u], "WILL_FIRE_getDResp", SYM_DEF, &DEF_WILL_FIRE_getDResp, 1u);
  init_symbol(&symbols[76u], "WILL_FIRE_getIReq", SYM_DEF, &DEF_WILL_FIRE_getIReq, 1u);
  init_symbol(&symbols[77u], "WILL_FIRE_getIResp", SYM_DEF, &DEF_WILL_FIRE_getIResp, 1u);
  init_symbol(&symbols[78u], "WILL_FIRE_getMMIOReq", SYM_DEF, &DEF_WILL_FIRE_getMMIOReq, 1u);
  init_symbol(&symbols[79u], "WILL_FIRE_getMMIOResp", SYM_DEF, &DEF_WILL_FIRE_getMMIOResp, 1u);
  init_symbol(&symbols[80u], "x__h8705", SYM_DEF, &DEF_x__h8705, 12u);
  init_symbol(&symbols[81u], "x__h8752", SYM_DEF, &DEF_x__h8752, 12u);
  init_symbol(&symbols[82u], "x__h8821", SYM_DEF, &DEF_x__h8821, 13u);
  init_symbol(&symbols[83u], "x__h8982", SYM_DEF, &DEF_x__h8982, 21u);
}


/* Rule actions */

void MOD_mkmulticycle::RL_do_tic_logging()
{
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_starting__h4015 = INST_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4015)
      DEF_TASK_fopen___d2 = dollar_fopen("s,s", &__str_literal_1, &__str_literal_2);
    else
      DEF_TASK_fopen___d2 = 2863311530u;
  if (DEF_starting__h4015)
    INST_lfh.METH_write(DEF_TASK_fopen___d2);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4015)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d2, &__str_literal_3);
  if (DEF_starting__h4015)
    INST_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_4);
}

void MOD_mkmulticycle::RL_fetch()
{
  tUInt64 DEF_x__h4540;
  tUInt64 DEF_v__h4526;
  DEF_signed_0___d15 = 0u;
  DEF_v__h4526 = INST_fresh_id.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_value__h10757 = INST_pc.METH_read();
  DEF_x__h4540 = 281474976710655llu & (DEF_v__h4526 + 1llu);
  DEF__16_CONCAT_pc_2_CONCAT_0___d16.set_bits_in_word((tUInt8)16u,
						      2u,
						      0u,
						      5u).set_whole_word(DEF_value__h10757, 1u).set_whole_word(0u, 0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_5, DEF_value__h10757);
  INST_fresh_id.METH_write(DEF_x__h4540);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_lfh___d3,
		    &__str_literal_6,
		    DEF_v__h4526,
		    DEF_v__h4526,
		    (tUInt8)0u);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_7,
		    DEF_v__h4526,
		    DEF_signed_0___d15,
		    &__str_literal_8);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d3,
		  &__str_literal_9,
		  DEF_v__h4526,
		  DEF_signed_0___d15);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_10, DEF_value__h10757);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
  }
  INST_current_id.METH_write(DEF_v__h4526);
  INST_state.METH_write((tUInt8)1u);
  INST_toImem_rv.METH_port0__write(DEF__16_CONCAT_pc_2_CONCAT_0___d16);
}

void MOD_mkmulticycle::RL_decode()
{
  tUInt64 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d149;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BIT_25_8___d49;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d151;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d153;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d152;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d160;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d155;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d163;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d165;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d213;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d212;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d211;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d222;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d220;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d210;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d225;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d224;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d223;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d231;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d215;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d214;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d240;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d238;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d244;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d246;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d248;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d237;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d253;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d30;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d119;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d117;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d128;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d141;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_26_6_ETC___d167;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d157;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_25_1_ETC___d176;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d31;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d39;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d33;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d35;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d42;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d44;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_1_EQ_0b0___d82;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b0___d108;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b1___d129;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d112;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d122;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d132;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d109;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d136;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d110;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d120;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d111;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d121;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ_0b0___d47;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ__ETC___d51;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d57;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d72;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d79;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d80;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ_0b0___d62;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ__ETC___d63;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_20_3_EQ__ETC___d91;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b1___d29;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_25_1_ETC___d178;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ__ETC___d64;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d93;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_19_TO_15_9_ETC___d194;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d197;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b0___d28;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d150;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d203;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d99;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d185;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d71;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d32;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d102;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d154;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d206;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d209;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d105;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d107;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d137;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d135;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d134;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_E_ETC___d146;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0b0___d90;
  tUInt32 DEF_rs1__h6935;
  tUInt32 DEF_rs2__h6936;
  tUInt8 DEF_fromImem_rv_port1__read__7_BIT_25___d48;
  tUInt8 DEF_x__h5468;
  tUInt8 DEF_x__h6000;
  tUInt8 DEF_x__h5869;
  tUInt8 DEF_x__h5554;
  tUInt8 DEF_x__h5428;
  tUInt8 DEF_x__h5757;
  tUInt32 DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d83;
  tUInt32 DEF_instr__h5144;
  tUInt32 DEF__read__h2253;
  tUInt32 DEF__read__h2284;
  tUInt32 DEF__read__h2315;
  tUInt32 DEF__read__h2346;
  tUInt32 DEF__read__h2377;
  tUInt32 DEF__read__h2408;
  tUInt32 DEF__read__h2439;
  tUInt32 DEF__read__h2470;
  tUInt32 DEF__read__h2501;
  tUInt32 DEF__read__h2532;
  tUInt32 DEF__read__h2563;
  tUInt32 DEF__read__h2594;
  tUInt32 DEF__read__h2625;
  tUInt32 DEF__read__h2656;
  tUInt32 DEF__read__h2687;
  tUInt32 DEF__read__h2718;
  tUInt32 DEF__read__h2749;
  tUInt32 DEF__read__h2780;
  tUInt32 DEF__read__h2811;
  tUInt32 DEF__read__h2842;
  tUInt32 DEF__read__h2873;
  tUInt32 DEF__read__h2904;
  tUInt32 DEF__read__h2935;
  tUInt32 DEF__read__h2966;
  tUInt32 DEF__read__h2997;
  tUInt32 DEF__read__h3028;
  tUInt32 DEF__read__h3059;
  tUInt32 DEF__read__h3090;
  tUInt32 DEF__read__h3121;
  tUInt32 DEF__read__h3152;
  tUInt32 DEF__read__h3183;
  tUInt8 DEF_rs2_idx__h6934;
  tUInt8 DEF_x__h5921;
  DEF_signed_0___d15 = 0u;
  DEF_fromImem_rv_port1__read____d17 = INST_fromImem_rv.METH_port1__read();
  DEF_x__h5921 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 15u, 5u);
  DEF_rs2_idx__h6934 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 20u, 5u);
  DEF_x__h11143 = INST_current_id.METH_read();
  DEF__read__h3183 = INST_rf_31.METH_read();
  DEF__read__h3152 = INST_rf_30.METH_read();
  DEF__read__h3121 = INST_rf_29.METH_read();
  DEF__read__h3090 = INST_rf_28.METH_read();
  DEF__read__h3059 = INST_rf_27.METH_read();
  DEF__read__h2997 = INST_rf_25.METH_read();
  DEF__read__h3028 = INST_rf_26.METH_read();
  DEF__read__h2966 = INST_rf_24.METH_read();
  DEF__read__h2904 = INST_rf_22.METH_read();
  DEF__read__h2935 = INST_rf_23.METH_read();
  DEF__read__h2873 = INST_rf_21.METH_read();
  DEF__read__h2811 = INST_rf_19.METH_read();
  DEF__read__h2842 = INST_rf_20.METH_read();
  DEF__read__h2780 = INST_rf_18.METH_read();
  DEF__read__h2749 = INST_rf_17.METH_read();
  DEF__read__h2718 = INST_rf_16.METH_read();
  DEF__read__h2687 = INST_rf_15.METH_read();
  DEF__read__h2656 = INST_rf_14.METH_read();
  DEF__read__h2625 = INST_rf_13.METH_read();
  DEF__read__h2594 = INST_rf_12.METH_read();
  DEF__read__h2563 = INST_rf_11.METH_read();
  DEF__read__h2532 = INST_rf_10.METH_read();
  DEF__read__h2470 = INST_rf_8.METH_read();
  DEF__read__h2501 = INST_rf_9.METH_read();
  DEF__read__h2439 = INST_rf_7.METH_read();
  DEF__read__h2408 = INST_rf_6.METH_read();
  DEF__read__h2377 = INST_rf_5.METH_read();
  DEF__read__h2346 = INST_rf_4.METH_read();
  DEF__read__h2284 = INST_rf_2.METH_read();
  DEF__read__h2315 = INST_rf_3.METH_read();
  DEF__read__h2253 = INST_rf_1.METH_read();
  DEF_value__h10757 = INST_pc.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_instr__h5144 = DEF_fromImem_rv_port1__read____d17.get_whole_word(0u);
  DEF_x__h5757 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 25u, 7u);
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d83 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word32(0u,
													     20u,
													     12u);
  DEF_x__h5428 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h5554 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h5869 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 7u, 5u);
  DEF_x__h6000 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h5468 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u, 12u, 3u);
  DEF_fromImem_rv_port1__read__7_BIT_25___d48 = DEF_fromImem_rv_port1__read____d17.get_bits_in_word8(0u,
												     25u,
												     1u);
  switch (DEF_x__h5921) {
  case (tUInt8)0u:
    DEF_rs1__h6935 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs1__h6935 = DEF__read__h2253;
    break;
  case (tUInt8)2u:
    DEF_rs1__h6935 = DEF__read__h2284;
    break;
  case (tUInt8)3u:
    DEF_rs1__h6935 = DEF__read__h2315;
    break;
  case (tUInt8)4u:
    DEF_rs1__h6935 = DEF__read__h2346;
    break;
  case (tUInt8)5u:
    DEF_rs1__h6935 = DEF__read__h2377;
    break;
  case (tUInt8)6u:
    DEF_rs1__h6935 = DEF__read__h2408;
    break;
  case (tUInt8)7u:
    DEF_rs1__h6935 = DEF__read__h2439;
    break;
  case (tUInt8)8u:
    DEF_rs1__h6935 = DEF__read__h2470;
    break;
  case (tUInt8)9u:
    DEF_rs1__h6935 = DEF__read__h2501;
    break;
  case (tUInt8)10u:
    DEF_rs1__h6935 = DEF__read__h2532;
    break;
  case (tUInt8)11u:
    DEF_rs1__h6935 = DEF__read__h2563;
    break;
  case (tUInt8)12u:
    DEF_rs1__h6935 = DEF__read__h2594;
    break;
  case (tUInt8)13u:
    DEF_rs1__h6935 = DEF__read__h2625;
    break;
  case (tUInt8)14u:
    DEF_rs1__h6935 = DEF__read__h2656;
    break;
  case (tUInt8)15u:
    DEF_rs1__h6935 = DEF__read__h2687;
    break;
  case (tUInt8)16u:
    DEF_rs1__h6935 = DEF__read__h2718;
    break;
  case (tUInt8)17u:
    DEF_rs1__h6935 = DEF__read__h2749;
    break;
  case (tUInt8)18u:
    DEF_rs1__h6935 = DEF__read__h2780;
    break;
  case (tUInt8)19u:
    DEF_rs1__h6935 = DEF__read__h2811;
    break;
  case (tUInt8)20u:
    DEF_rs1__h6935 = DEF__read__h2842;
    break;
  case (tUInt8)21u:
    DEF_rs1__h6935 = DEF__read__h2873;
    break;
  case (tUInt8)22u:
    DEF_rs1__h6935 = DEF__read__h2904;
    break;
  case (tUInt8)23u:
    DEF_rs1__h6935 = DEF__read__h2935;
    break;
  case (tUInt8)24u:
    DEF_rs1__h6935 = DEF__read__h2966;
    break;
  case (tUInt8)25u:
    DEF_rs1__h6935 = DEF__read__h2997;
    break;
  case (tUInt8)26u:
    DEF_rs1__h6935 = DEF__read__h3028;
    break;
  case (tUInt8)27u:
    DEF_rs1__h6935 = DEF__read__h3059;
    break;
  case (tUInt8)28u:
    DEF_rs1__h6935 = DEF__read__h3090;
    break;
  case (tUInt8)29u:
    DEF_rs1__h6935 = DEF__read__h3121;
    break;
  case (tUInt8)30u:
    DEF_rs1__h6935 = DEF__read__h3152;
    break;
  case (tUInt8)31u:
    DEF_rs1__h6935 = DEF__read__h3183;
    break;
  default:
    DEF_rs1__h6935 = 2863311530u;
  }
  switch (DEF_rs2_idx__h6934) {
  case (tUInt8)0u:
    DEF_rs2__h6936 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs2__h6936 = DEF__read__h2253;
    break;
  case (tUInt8)2u:
    DEF_rs2__h6936 = DEF__read__h2284;
    break;
  case (tUInt8)3u:
    DEF_rs2__h6936 = DEF__read__h2315;
    break;
  case (tUInt8)4u:
    DEF_rs2__h6936 = DEF__read__h2346;
    break;
  case (tUInt8)5u:
    DEF_rs2__h6936 = DEF__read__h2377;
    break;
  case (tUInt8)6u:
    DEF_rs2__h6936 = DEF__read__h2408;
    break;
  case (tUInt8)7u:
    DEF_rs2__h6936 = DEF__read__h2439;
    break;
  case (tUInt8)8u:
    DEF_rs2__h6936 = DEF__read__h2470;
    break;
  case (tUInt8)9u:
    DEF_rs2__h6936 = DEF__read__h2501;
    break;
  case (tUInt8)10u:
    DEF_rs2__h6936 = DEF__read__h2532;
    break;
  case (tUInt8)11u:
    DEF_rs2__h6936 = DEF__read__h2563;
    break;
  case (tUInt8)12u:
    DEF_rs2__h6936 = DEF__read__h2594;
    break;
  case (tUInt8)13u:
    DEF_rs2__h6936 = DEF__read__h2625;
    break;
  case (tUInt8)14u:
    DEF_rs2__h6936 = DEF__read__h2656;
    break;
  case (tUInt8)15u:
    DEF_rs2__h6936 = DEF__read__h2687;
    break;
  case (tUInt8)16u:
    DEF_rs2__h6936 = DEF__read__h2718;
    break;
  case (tUInt8)17u:
    DEF_rs2__h6936 = DEF__read__h2749;
    break;
  case (tUInt8)18u:
    DEF_rs2__h6936 = DEF__read__h2780;
    break;
  case (tUInt8)19u:
    DEF_rs2__h6936 = DEF__read__h2811;
    break;
  case (tUInt8)20u:
    DEF_rs2__h6936 = DEF__read__h2842;
    break;
  case (tUInt8)21u:
    DEF_rs2__h6936 = DEF__read__h2873;
    break;
  case (tUInt8)22u:
    DEF_rs2__h6936 = DEF__read__h2904;
    break;
  case (tUInt8)23u:
    DEF_rs2__h6936 = DEF__read__h2935;
    break;
  case (tUInt8)24u:
    DEF_rs2__h6936 = DEF__read__h2966;
    break;
  case (tUInt8)25u:
    DEF_rs2__h6936 = DEF__read__h2997;
    break;
  case (tUInt8)26u:
    DEF_rs2__h6936 = DEF__read__h3028;
    break;
  case (tUInt8)27u:
    DEF_rs2__h6936 = DEF__read__h3059;
    break;
  case (tUInt8)28u:
    DEF_rs2__h6936 = DEF__read__h3090;
    break;
  case (tUInt8)29u:
    DEF_rs2__h6936 = DEF__read__h3121;
    break;
  case (tUInt8)30u:
    DEF_rs2__h6936 = DEF__read__h3152;
    break;
  case (tUInt8)31u:
    DEF_rs2__h6936 = DEF__read__h3183;
    break;
  default:
    DEF_rs2__h6936 = 2863311530u;
  }
  DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0b0___d90 = DEF_x__h5921 == (tUInt8)0u;
  switch (DEF_x__h6000) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_E_ETC___d146 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_E_ETC___d146 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_E_ETC___d146 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_E_ETC___d146 = (tUInt8)2u;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_E_ETC___d146 = (tUInt8)4u;
  }
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d107 = DEF_x__h6000 == (tUInt8)24u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b0___d28 = DEF_x__h5468 == (tUInt8)0u;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d150 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b0___d28;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_19_TO_15_9_ETC___d194 = !DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0b0___d90;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b1___d29 = DEF_x__h5468 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_20_3_EQ__ETC___d91 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d83 == 261u;
  switch (DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d83) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d197 = DEF_NOT_fromImem_rv_port1__read__7_BITS_19_TO_15_9_ETC___d194;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d197 = !DEF_fromImem_rv_port1__read__7_BITS_31_TO_20_3_EQ__ETC___d91 || DEF_NOT_fromImem_rv_port1__read__7_BITS_19_TO_15_9_ETC___d194;
  }
  switch (DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d83) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d93 = DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0b0___d90;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d93 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_20_3_EQ__ETC___d91 && DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0b0___d90;
  }
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ__ETC___d63 = DEF_x__h5757 == (tUInt8)32u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ_0b0___d62 = DEF_x__h5757 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ__ETC___d64 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ_0b0___d62 || DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ__ETC___d63;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d80 = DEF_x__h5428 == (tUInt8)115u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d72 = DEF_x__h5428 == (tUInt8)55u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d79 = DEF_x__h5428 == (tUInt8)111u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d57 = DEF_x__h5428 == (tUInt8)23u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ__ETC___d51 = DEF_x__h5554 == (tUInt8)16u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d121 = DEF_x__h6000 == (tUInt8)27u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ_0b0___d47 = DEF_x__h5554 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d111 = DEF_x__h6000 == (tUInt8)25u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d110 = DEF_x__h6000 == (tUInt8)12u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d120 = DEF_x__h6000 == (tUInt8)13u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d136 = DEF_x__h6000 == (tUInt8)9u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d109 = DEF_x__h6000 == (tUInt8)8u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d137 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d109 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d136;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d122 = DEF_x__h6000 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d135 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d122 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d120;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d132 = DEF_x__h6000 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d112 = DEF_x__h6000 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b1___d129 = DEF_x__h6000 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b0___d108 = DEF_x__h6000 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d134 = (((DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b0___d108 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b1___d129) || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d112) || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d132) || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d111;
  DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_1_EQ_0b0___d82 = DEF_x__h5869 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d44 = DEF_x__h5468 == (tUInt8)7u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d35 = DEF_x__h5468 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d42 = DEF_x__h5468 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d33 = DEF_x__h5468 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d39 = DEF_x__h5468 == (tUInt8)3u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d31 = DEF_x__h5468 == (tUInt8)2u;
  switch (DEF_x__h5468) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d71 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ__ETC___d64;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d71 = (((((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b1___d29 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d31) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d39) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d33) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d42) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d44) && DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ_0b0___d62;
  }
  DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_25_1_ETC___d176 = !DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ_0b0___d62;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_25_1_ETC___d178 = DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_25_1_ETC___d176 && !DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_1_EQ__ETC___d63;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_26_6_ETC___d167 = !DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ_0b0___d47;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d157 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d35;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d141 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d134 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d135 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d137 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d107 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d121)));
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d117 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d107 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b0___d108 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d109 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d110 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d111 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d112))));
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d128 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d120 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d121 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b0___d108 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d110 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d111 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d112 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d122)))));
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d119 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d107 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d109 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d110);
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d30 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b0___d28 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b1___d29;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d32 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d30 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d31;
  switch (DEF_x__h5428) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d99 = (((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d30 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d33) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d35) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d42) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d44;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d99 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b0___d28;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d99 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d79 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d80 && (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b0___d28 && (DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_1_EQ_0b0___d82 && DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d93)));
  }
  switch (DEF_x__h5428) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d102 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d32;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d102 = DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d71;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d102 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d72 || DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d99;
  }
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d214 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d111;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d215 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d112;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d223 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d120;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d224 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d121;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d225 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d122;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d238 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d225 && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d223;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d210 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d107;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d211 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b0___d108;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d237 = (((DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d211 && !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0b1___d129) && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d215) && !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d132) && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d214;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d248 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d237 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d210 && DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d135);
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d246 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d237 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d238 && DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d137);
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d212 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d109;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d240 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d212 && !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d136;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d253 = (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d137 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d121) && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d237 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d240 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d210 && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d238)));
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d244 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d237 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d238 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d240 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d210 && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d224)));
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d213 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d110;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d231 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d223 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d224 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d211 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d213 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d214 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d215 && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d225)))));
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d220 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d210 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d211 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d212 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d213 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d214 && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d215))));
  DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d222 = DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d210 && (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d212 && DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d213);
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d165 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d44;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d153 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d31;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d163 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d42;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d155 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d33;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d160 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d39;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d151 = !DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b1___d29;
  switch (DEF_x__h5468) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d185 = DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_25_1_ETC___d178;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d185 = (((((DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d151 && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d153) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d160) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d155) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d163) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d165) || DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_25_1_ETC___d176;
  }
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d152 = DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d150 && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d151;
  DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d154 = DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d152 && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d153;
  switch (DEF_x__h5428) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d203 = (((DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d152 && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d155) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d157) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d163) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d165;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d203 = DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d150;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d203 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d79 && (!DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d80 || (DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d150 || (!DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_1_EQ_0b0___d82 || DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_3__ETC___d197)));
  }
  switch (DEF_x__h5428) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d206 = DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d154;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d206 = DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_7__ETC___d185;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d206 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d72 && DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d203;
  }
  switch (DEF_x__h5428) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d209 = (DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d154 && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d155) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d157;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d209 = (((((DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d150 && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d153) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d160) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d155) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d163) && DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d165) && (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b1___d29 ? DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_26_6_ETC___d167 || DEF_fromImem_rv_port1__read__7_BIT_25___d48 : DEF_NOT_fromImem_rv_port1__read__7_BITS_14_TO_12_7_ETC___d157 || ((DEF_NOT_fromImem_rv_port1__read__7_BITS_31_TO_26_6_ETC___d167 && !DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ__ETC___d51) || DEF_fromImem_rv_port1__read__7_BIT_25___d48));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d209 = !DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d57 && DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d206;
  }
  DEF_NOT_fromImem_rv_port1__read__7_BIT_25_8___d49 = !DEF_fromImem_rv_port1__read__7_BIT_25___d48;
  switch (DEF_x__h5428) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d105 = (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d32 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d33) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d35;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d105 = (((((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b0___d28 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d31) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d39) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d33) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d42) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d44) || (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ_0b1___d29 ? DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ_0b0___d47 && DEF_NOT_fromImem_rv_port1__read__7_BIT_25_8___d49 : DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_7_EQ__ETC___d35 && ((DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ_0b0___d47 || DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_6_EQ__ETC___d51) && DEF_NOT_fromImem_rv_port1__read__7_BIT_25_8___d49));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d105 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_0b_ETC___d57 || DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d102;
  }
  DEF__0_CONCAT_DONTCARE___d22.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d149 = 1099511627775llu & (((((((((tUInt64)(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d105)) << 39u) | (((tUInt64)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d117)) << 38u)) | (((tUInt64)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d119)) << 37u)) | (((tUInt64)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d128)) << 36u)) | (((tUInt64)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d141)) << 35u)) | (((tUInt64)(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_E_ETC___d146)) << 32u)) | (tUInt64)(DEF_instr__h5144));
  INST_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d22);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_7,
		    DEF_x__h11143,
		    DEF_signed_0___d15,
		    &__str_literal_12);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d3,
		  &__str_literal_9,
		  DEF_x__h11143,
		  DEF_signed_0___d15);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_13, DEF_instr__h5144);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
  }
  INST_dInst.METH_write(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d149);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_14);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_15, &__str_literal_16);
    if (DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d209)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_5_EQ_ETC___d105)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_20);
    if (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d220)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d117)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_21);
    if (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d222)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d119)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_22);
    if (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d231)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d128)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_23);
    if (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d244)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_24, &__str_literal_25);
    if (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d141)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d244)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d134)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d246)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d107)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_fromImem_rv_port1__read__7_BITS_6_TO_2_06__ETC___d248)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_06_EQ_0_ETC___d253)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_32);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_33, DEF_instr__h5144, &__str_literal_34);
    dollar_write(sim_hdl, this, "s", &__str_literal_11);
    dollar_write(sim_hdl, this, "s", &__str_literal_35);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_value__h10757);
    dollar_write(sim_hdl, this, "s,5", &__str_literal_33, DEF_x__h5921);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_rs1__h6935);
    dollar_write(sim_hdl, this, "s,5", &__str_literal_33, DEF_rs2_idx__h6934);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_rs2__h6936);
    dollar_write(sim_hdl, this, "s", &__str_literal_11);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d3,
		  &__str_literal_9,
		  DEF_x__h11143,
		  DEF_signed_0___d15);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,32,32",
		  DEF_lfh___d3,
		  &__str_literal_36,
		  DEF_rs1__h6935,
		  DEF_rs2__h6936);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
  }
  INST_rv1.METH_write(DEF_rs1__h6935);
  INST_rv2.METH_write(DEF_rs2__h6936);
  INST_state.METH_write((tUInt8)2u);
}

void MOD_mkmulticycle::RL_execute()
{
  tUInt8 DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d487;
  tUInt32 DEF_value__h9333;
  tUInt8 DEF_shift_amount__h8632;
  tUInt8 DEF_x__h10371;
  tUInt8 DEF_x__h10364;
  tUInt8 DEF_NOT_IF_dInst_93_BITS_6_TO_4_11_EQ_0b110_12_THE_ETC___d447;
  tUInt8 DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d413;
  tUInt8 DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d415;
  tUInt8 DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385;
  tUInt8 DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410;
  tUInt8 DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d341;
  tUInt8 DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d342;
  tUInt8 DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d343;
  tUInt8 DEF_rv1_99_ULT_rv2_00___d434;
  tUInt8 DEF_rv1_99_SLT_rv2_00___d430;
  tUInt8 DEF_rv1_99_EQ_rv2_00___d426;
  tUInt8 DEF_IF_dInst_93_BITS_13_TO_12_87_EQ_0b0_88_THEN_0b_ETC___d397;
  tUInt8 DEF_req_byte_en__h9140;
  tUInt32 DEF_value__h9335;
  tUInt32 DEF_data__h10435;
  tUInt32 DEF_v__h9820;
  tUInt8 DEF_dInst_93_BITS_6_TO_4_11_EQ_0b110___d412;
  tUInt32 DEF_nextPc__h10438;
  tUInt32 DEF_incPC__h10455;
  tUInt8 DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440;
  tUInt32 DEF__theResult___fst__h10638;
  tUInt32 DEF_nextPC__h10621;
  tUInt32 DEF__theResult___fst__h10618;
  tUInt32 DEF__theResult___fst__h10552;
  tUInt32 DEF_rd_val__h10213;
  tUInt32 DEF_rd_val__h10209;
  tUInt32 DEF_data__h8564;
  tUInt8 DEF_dInst_93_BIT_2___d416;
  tUInt8 DEF_dInst_93_BIT_3___d417;
  tUInt8 DEF_dInst_93_BIT_5___d386;
  tUInt8 DEF_dInst_93_BIT_30___d451;
  tUInt8 DEF_offset__h8569;
  tUInt8 DEF_size__h8567;
  tUInt8 DEF_funct3__h10211;
  tUInt32 DEF_alu_src2__h10210;
  tUInt8 DEF_shamt__h10216;
  tUInt32 DEF_rs2_val__h10450;
  DEF_signed_0___d15 = 0u;
  DEF_x__h11143 = INST_current_id.METH_read();
  DEF_dInst___d293 = INST_dInst.METH_read();
  DEF_dInst_93_BIT_6___d294 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 6u));
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_rs2_val__h10450 = INST_rv2.METH_read();
  DEF_rs1_val__h10449 = INST_rv1.METH_read();
  DEF_value__h10757 = INST_pc.METH_read();
  DEF__read_inst__h8311 = (tUInt32)(DEF_dInst___d293);
  DEF_x__h8705 = (tUInt32)(4095u & (DEF_dInst___d293 >> 20u));
  DEF_dInst_93_BITS_11_TO_7___d310 = (tUInt8)((tUInt8)31u & (DEF_dInst___d293 >> 7u));
  DEF_dInst_93_BITS_34_TO_32___d301 = (tUInt8)((tUInt8)7u & (DEF_dInst___d293 >> 32u));
  DEF_funct3__h10211 = (tUInt8)((tUInt8)7u & (DEF_dInst___d293 >> 12u));
  DEF_size__h8567 = (tUInt8)((tUInt8)3u & (DEF_dInst___d293 >> 12u));
  DEF_dInst_93_BIT_39___d357 = (tUInt8)(DEF_dInst___d293 >> 39u);
  DEF_dInst_93_BIT_38___d359 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 38u));
  DEF_dInst_93_BIT_37___d361 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 37u));
  DEF_dInst_93_BIT_36___d363 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 36u));
  DEF_dInst_93_BIT_35___d300 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 35u));
  DEF_dInst_93_BIT_31___d315 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 31u));
  DEF_dInst_93_BIT_30___d451 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 30u));
  DEF_dInst_93_BIT_5___d386 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 5u));
  DEF_dInst_93_BIT_3___d417 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 3u));
  DEF_dInst_93_BIT_2___d416 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 2u));
  DEF_incPC__h10455 = DEF_value__h10757 + 4u;
  DEF_dInst_93_BITS_6_TO_4_11_EQ_0b110___d412 = ((tUInt8)((tUInt8)7u & (DEF_dInst___d293 >> 4u))) == (tUInt8)6u;
  DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 = DEF_dInst_93_BITS_34_TO_32___d301;
  DEF_rv1_99_EQ_rv2_00___d426 = DEF_rs1_val__h10449 == DEF_rs2_val__h10450;
  DEF_rv1_99_SLT_rv2_00___d430 = primSLT8(1u,
					  32u,
					  (tUInt32)(DEF_rs1_val__h10449),
					  32u,
					  (tUInt32)(DEF_rs2_val__h10450));
  DEF_rv1_99_ULT_rv2_00___d434 = DEF_rs1_val__h10449 < DEF_rs2_val__h10450;
  switch (DEF_funct3__h10211) {
  case (tUInt8)0u:
    DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440 = DEF_rv1_99_EQ_rv2_00___d426;
    break;
  case (tUInt8)1u:
    DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440 = !DEF_rv1_99_EQ_rv2_00___d426;
    break;
  case (tUInt8)4u:
    DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440 = DEF_rv1_99_SLT_rv2_00___d430;
    break;
  case (tUInt8)5u:
    DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440 = !DEF_rv1_99_SLT_rv2_00___d430;
    break;
  case (tUInt8)6u:
    DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440 = DEF_rv1_99_ULT_rv2_00___d434;
    break;
  default:
    DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440 = !DEF_rv1_99_ULT_rv2_00___d434;
  }
  DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)3u;
  DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)2u;
  DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)1u;
  DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)0u;
  DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296 = ((tUInt8)((tUInt8)3u & (DEF_dInst___d293 >> 3u))) == (tUInt8)0u;
  DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 = !DEF_dInst_93_BIT_6___d294 && DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296;
  DEF_NOT_dInst_93_BIT_36_63___d364 = !DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298 = DEF_dInst_93_BIT_6___d294 || !DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296;
  DEF_NOT_dInst_93_BIT_39_57___d358 = !DEF_dInst_93_BIT_39___d357;
  DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381 = DEF_dInst_93_BIT_35___d300 && (!DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366 && (!DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368 && (!DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370 && !DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372)));
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372;
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370;
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368;
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366;
  DEF_NOT_dInst_93_BIT_35_00___d365 = !DEF_dInst_93_BIT_35___d300;
  DEF_NOT_dInst_93_BIT_37_61___d362 = !DEF_dInst_93_BIT_37___d361;
  DEF_NOT_dInst_93_BIT_38_59___d360 = !DEF_dInst_93_BIT_38___d359;
  DEF_x__h8982 = 2097151u & (((((((tUInt32)(DEF_dInst_93_BIT_31___d315)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_dInst___d293 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_dInst___d293 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d415 = DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298 && !DEF_dInst_93_BITS_6_TO_4_11_EQ_0b110___d412;
  DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d413 = DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298 && DEF_dInst_93_BITS_6_TO_4_11_EQ_0b110___d412;
  DEF_x__h8821 = 8191u & (((((((tUInt32)(DEF_dInst_93_BIT_31___d315)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_dInst___d293 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_dInst___d293 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h8752 = 4095u & ((((tUInt32)((tUInt8)((tUInt8)127u & (DEF_dInst___d293 >> 25u)))) << 5u) | (tUInt32)(DEF_dInst_93_BITS_11_TO_7___d310));
  DEF_imm__h8562 = DEF_dInst_93_BIT_35___d300 && DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 == (tUInt8)0u ? primSignExt32(32u,
																	     12u,
																	     (tUInt32)(DEF_x__h8705)) : (DEF_dInst_93_BIT_35___d300 && DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 == (tUInt8)1u ? primSignExt32(32u,
																																				   12u,
																																				   (tUInt32)(DEF_x__h8752)) : (DEF_dInst_93_BIT_35___d300 && DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 == (tUInt8)2u ? primSignExt32(32u,
																																																							 13u,
																																																							 (tUInt32)(DEF_x__h8821)) : (DEF_dInst_93_BIT_35___d300 && DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 == (tUInt8)3u ? ((tUInt32)(1048575u & (DEF_dInst___d293 >> 12u))) << 12u : (DEF_dInst_93_BIT_35___d300 && DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 == (tUInt8)4u ? primSignExt32(32u,
																																																																																														       21u,
																																																																																														       (tUInt32)(DEF_x__h8982)) : 0u))));
  DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339 = DEF_rs1_val__h10449 + DEF_imm__h8562;
  DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340 = (tUInt32)(DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339 >> 2u);
  DEF_alu_src2__h10210 = DEF_dInst_93_BIT_5___d386 ? DEF_rs2_val__h10450 : DEF_imm__h8562;
  DEF_shamt__h10216 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h10210);
  DEF_offset__h8569 = (tUInt8)((tUInt8)3u & DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339);
  DEF_rd_val__h10209 = DEF_value__h10757 + DEF_imm__h8562;
  DEF_nextPC__h10621 = (((tUInt32)(DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___fst__h10638 = DEF_IF_dInst_93_BITS_14_TO_12_24_EQ_0b0_25_THEN_rv_ETC___d440 ? DEF_rd_val__h10209 : DEF_incPC__h10455;
  DEF__theResult___fst__h10618 = DEF_dInst_93_BIT_2___d416 && !DEF_dInst_93_BIT_3___d417 ? DEF_nextPC__h10621 : DEF__theResult___fst__h10638;
  DEF__theResult___fst__h10552 = DEF_dInst_93_BIT_2___d416 && DEF_dInst_93_BIT_3___d417 ? DEF_rd_val__h10209 : DEF__theResult___fst__h10618;
  DEF_nextPc__h10438 = DEF_dInst_93_BITS_6_TO_4_11_EQ_0b110___d412 ? DEF__theResult___fst__h10552 : DEF_incPC__h10455;
  switch (DEF_size__h8567) {
  case (tUInt8)0u:
    DEF_IF_dInst_93_BITS_13_TO_12_87_EQ_0b0_88_THEN_0b_ETC___d397 = primShiftL8(4u,
										4u,
										(tUInt8)1u,
										2u,
										(tUInt8)(DEF_offset__h8569));
    break;
  case (tUInt8)1u:
    DEF_IF_dInst_93_BITS_13_TO_12_87_EQ_0b0_88_THEN_0b_ETC___d397 = primShiftL8(4u,
										4u,
										(tUInt8)3u,
										2u,
										(tUInt8)(DEF_offset__h8569));
    break;
  case (tUInt8)2u:
    DEF_IF_dInst_93_BITS_13_TO_12_87_EQ_0b0_88_THEN_0b_ETC___d397 = primShiftL8(4u,
										4u,
										(tUInt8)15u,
										2u,
										(tUInt8)(DEF_offset__h8569));
    break;
  default:
    DEF_IF_dInst_93_BITS_13_TO_12_87_EQ_0b0_88_THEN_0b_ETC___d397 = (tUInt8)0u;
  }
  DEF_req_byte_en__h9140 = DEF_dInst_93_BIT_5___d386 ? DEF_IF_dInst_93_BITS_13_TO_12_87_EQ_0b0_88_THEN_0b_ETC___d397 : (tUInt8)0u;
  DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d343 = DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340 == 1006649342u;
  DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d342 = DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340 == 1006649341u;
  DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d341 = DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340 == 1006649340u;
  DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 && (!DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d341 && (!DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d342 && !DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d343));
  DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 && (DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d341 || (DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d342 || DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d343));
  DEF_NOT_IF_dInst_93_BITS_6_TO_4_11_EQ_0b110_12_THE_ETC___d447 = !(DEF_nextPc__h10438 == DEF_incPC__h10455);
  DEF_x__h10364 = primSLT8(1u,
			   32u,
			   (tUInt32)(DEF_rs1_val__h10449),
			   32u,
			   (tUInt32)(DEF_alu_src2__h10210));
  DEF_x__h10371 = DEF_rs1_val__h10449 < DEF_alu_src2__h10210;
  switch (DEF_funct3__h10211) {
  case (tUInt8)0u:
    DEF_rd_val__h10213 = DEF_dInst_93_BIT_5___d386 && DEF_dInst_93_BIT_30___d451 ? DEF_rs1_val__h10449 - DEF_alu_src2__h10210 : DEF_rs1_val__h10449 + DEF_alu_src2__h10210;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h10213 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rs1_val__h10449),
				      5u,
				      (tUInt8)(DEF_shamt__h10216));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h10213 = (tUInt32)(DEF_x__h10364);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h10213 = (tUInt32)(DEF_x__h10371);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h10213 = DEF_rs1_val__h10449 ^ DEF_alu_src2__h10210;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h10213 = DEF_dInst_93_BIT_30___d451 ? primShiftRA32(32u,
								    32u,
								    (tUInt32)(DEF_rs1_val__h10449),
								    5u,
								    (tUInt8)(DEF_shamt__h10216)) : primShiftR32(32u,
														32u,
														(tUInt32)(DEF_rs1_val__h10449),
														5u,
														(tUInt8)(DEF_shamt__h10216));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h10213 = DEF_rs1_val__h10449 | DEF_alu_src2__h10210;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h10213 = DEF_rs1_val__h10449 & DEF_alu_src2__h10210;
    break;
  default:
    DEF_rd_val__h10213 = 0u;
  }
  DEF_data__h8564 = DEF_dInst_93_BIT_2___d416 && DEF_dInst_93_BIT_5___d386 ? DEF_imm__h8562 : (DEF_dInst_93_BIT_2___d416 && !DEF_dInst_93_BIT_5___d386 ? DEF_rd_val__h10209 : DEF_rd_val__h10213);
  DEF_v__h9820 = DEF_dInst_93_BITS_6_TO_4_11_EQ_0b110___d412 ? DEF_incPC__h10455 : DEF_data__h8564;
  DEF_shift_amount__h8632 = (tUInt8)31u & (DEF_offset__h8569 << 3u);
  DEF_value__h9335 = primShiftL32(32u,
				  32u,
				  (tUInt32)(DEF_rs2_val__h10450),
				  5u,
				  (tUInt8)(DEF_shift_amount__h8632));
  DEF_data__h10435 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 ? DEF_value__h9335 : DEF_v__h9820;
  DEF_value__h9333 = (DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h9140,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_value__h9333,
															  1u).set_whole_word(DEF_value__h9335,
																	     0u);
  DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d487 = (tUInt8)63u & (((((DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 && (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 14u))) << 5u) | (DEF_size__h8567 << 3u)) | (DEF_offset__h8569 << 1u)) | DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_37);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_15, &__str_literal_16);
    if (DEF_dInst_93_BIT_39___d357)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_20);
    if (DEF_dInst_93_BIT_38___d359)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_38_59___d360)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_21);
    if (DEF_dInst_93_BIT_37___d361)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_37_61___d362)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_22);
    if (DEF_dInst_93_BIT_36___d363)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_36_63___d364)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_23);
    if (DEF_dInst_93_BIT_35___d300)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_dInst_93_BIT_35_00___d365)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_24, &__str_literal_25);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_dInst_93_BIT_35_00___d365)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_32);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_33, DEF__read_inst__h8311, &__str_literal_34);
    dollar_write(sim_hdl, this, "s", &__str_literal_11);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_7,
		    DEF_x__h11143,
		    DEF_signed_0___d15,
		    &__str_literal_38);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_40, &__str_literal_41);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_33, DEF_req_byte_en__h9140);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_42);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_value__h9333);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_43);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_33, DEF_value__h9335, &__str_literal_34);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
    INST_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_9,
		    DEF_x__h11143,
		    DEF_signed_0___d15);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_44);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_40, &__str_literal_41);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d3, &__str_literal_33, DEF_req_byte_en__h9140);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_42);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_33, DEF_value__h9333);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_43);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d3,
		    &__str_literal_33,
		    DEF_value__h9335,
		    &__str_literal_34);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d385)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_9,
		    DEF_x__h11143,
		    DEF_signed_0___d15);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_45);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_40, &__str_literal_41);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d3, &__str_literal_33, DEF_req_byte_en__h9140);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_42);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_33, DEF_value__h9333);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_43);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d3,
		    &__str_literal_33,
		    DEF_value__h9335,
		    &__str_literal_34);
    if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
  }
  if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d410)
    INST_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d413)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_9,
		    DEF_x__h11143,
		    DEF_signed_0___d15);
    if (DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d413)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_46);
    if (DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d413)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
    if (DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d415)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_9,
		    DEF_x__h11143,
		    DEF_signed_0___d15);
    if (DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d415)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_47);
    if (DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d415)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
    if (DEF_NOT_IF_dInst_93_BITS_6_TO_4_11_EQ_0b110_12_THE_ETC___d447)
      dollar_write(sim_hdl, this, "s", &__str_literal_48);
    if (DEF_NOT_IF_dInst_93_BITS_6_TO_4_11_EQ_0b110_12_THE_ETC___d447)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_nextPc__h10438);
    if (DEF_NOT_IF_dInst_93_BITS_6_TO_4_11_EQ_0b110_12_THE_ETC___d447)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_value__h10757);
    if (DEF_NOT_IF_dInst_93_BITS_6_TO_4_11_EQ_0b110_12_THE_ETC___d447)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  INST_pc.METH_write(DEF_nextPc__h10438);
  INST_rvd.METH_write(DEF_data__h10435);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d3,
		  &__str_literal_9,
		  DEF_x__h11143,
		  DEF_signed_0___d15);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_49, DEF_data__h10435);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_11);
  }
  INST_mem_business.METH_write(DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d487);
  INST_state.METH_write((tUInt8)3u);
}

void MOD_mkmulticycle::RL_writeback()
{
  tUInt8 DEF_x__h11588;
  tUInt8 DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d516;
  tUInt8 DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d518;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35_00___d525;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_38_59___d519;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_37_61___d521;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_36_63___d523;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d524;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d520;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d522;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d526;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d527;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d528;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d529;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d530;
  tUInt8 DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d531;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_0_51_AND_dInst_93__ETC___d554;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_1_55_AND_dInst_93__ETC___d556;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_2_57_AND_dInst_93__ETC___d558;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_3_59_AND_dInst_93__ETC___d560;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_4_61_AND_dInst_93__ETC___d562;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_5_63_AND_dInst_93__ETC___d564;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_6_65_AND_dInst_93__ETC___d566;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_7_67_AND_dInst_93__ETC___d568;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_8_69_AND_dInst_93__ETC___d570;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_9_71_AND_dInst_93__ETC___d572;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_10_73_AND_dInst_93_ETC___d574;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_11_75_AND_dInst_93_ETC___d576;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_12_77_AND_dInst_93_ETC___d578;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_13_79_AND_dInst_93_ETC___d580;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_14_81_AND_dInst_93_ETC___d582;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_15_83_AND_dInst_93_ETC___d584;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_16_85_AND_dInst_93_ETC___d586;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_17_87_AND_dInst_93_ETC___d588;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_18_89_AND_dInst_93_ETC___d590;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_19_91_AND_dInst_93_ETC___d592;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_20_93_AND_dInst_93_ETC___d594;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_21_95_AND_dInst_93_ETC___d596;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_22_97_AND_dInst_93_ETC___d598;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_23_99_AND_dInst_93_ETC___d600;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_24_01_AND_dInst_93_ETC___d602;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_25_03_AND_dInst_93_ETC___d604;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_26_05_AND_dInst_93_ETC___d606;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_27_07_AND_dInst_93_ETC___d608;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_28_09_AND_dInst_93_ETC___d610;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_29_11_AND_dInst_93_ETC___d612;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_30_13_AND_dInst_93_ETC___d614;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_31_15_AND_dInst_93_ETC___d616;
  tUInt8 DEF_dInst_93_BITS_11_TO_7_10_EQ_0___d551;
  tUInt32 DEF_v__h11191;
  tUInt32 DEF_v__h11247;
  tUInt32 DEF_mem_data__h11539;
  tUInt8 DEF__read_offset__h11263;
  tUInt8 DEF_x__h11558;
  tUInt32 DEF_mem_data__h11540;
  tUInt32 DEF_x__h11616;
  tUInt32 DEF_x_first_data__h11398;
  tUInt32 DEF_x_first_data__h11523;
  tUInt32 DEF_data__h11186;
  DEF_signed_0___d15 = 0u;
  DEF_fromMMIO_rv_port1__read____d499 = INST_fromMMIO_rv.METH_port1__read();
  DEF_fromDmem_rv_port1__read____d501 = INST_fromDmem_rv.METH_port1__read();
  DEF_x__h11143 = INST_current_id.METH_read();
  DEF_dInst___d293 = INST_dInst.METH_read();
  DEF_dInst_93_BIT_6___d294 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 6u));
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_data__h11186 = INST_rvd.METH_read();
  DEF_x_first_data__h11398 = DEF_fromMMIO_rv_port1__read____d499.get_whole_word(0u);
  DEF_mem_business___d489 = INST_mem_business.METH_read();
  DEF_mem_business_89_BIT_0___d498 = (tUInt8)((tUInt8)1u & DEF_mem_business___d489);
  DEF_x_first_data__h11523 = DEF_fromDmem_rv_port1__read____d501.get_whole_word(0u);
  DEF__read_inst__h8311 = (tUInt32)(DEF_dInst___d293);
  DEF_dInst_93_BITS_11_TO_7___d310 = (tUInt8)((tUInt8)31u & (DEF_dInst___d293 >> 7u));
  DEF_dInst_93_BITS_34_TO_32___d301 = (tUInt8)((tUInt8)7u & (DEF_dInst___d293 >> 32u));
  DEF_dInst_93_BIT_38___d359 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 38u));
  DEF_mem_business_89_BITS_5_TO_3___d490 = (tUInt8)(DEF_mem_business___d489 >> 3u);
  DEF__read_offset__h11263 = (tUInt8)((tUInt8)3u & (DEF_mem_business___d489 >> 1u));
  DEF_dInst_93_BIT_39___d357 = (tUInt8)(DEF_dInst___d293 >> 39u);
  DEF_dInst_93_BIT_37___d361 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 37u));
  DEF_dInst_93_BIT_36___d363 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 36u));
  DEF_dInst_93_BIT_35___d300 = (tUInt8)((tUInt8)1u & (DEF_dInst___d293 >> 35u));
  DEF_mem_data__h11539 = DEF_mem_business_89_BIT_0___d498 ? DEF_x_first_data__h11398 : DEF_x_first_data__h11523;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_0___d551 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)0u;
  DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)3u;
  DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)2u;
  DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)1u;
  DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366 = DEF_dInst_93_BITS_34_TO_32___d301 == (tUInt8)0u;
  DEF_NOT_dInst_93_BIT_36_63___d364 = !DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296 = ((tUInt8)((tUInt8)3u & (DEF_dInst___d293 >> 3u))) == (tUInt8)0u;
  DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 = !DEF_dInst_93_BIT_6___d294 && DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_31_15_AND_dInst_93_ETC___d616 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)31u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_30_13_AND_dInst_93_ETC___d614 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)30u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_29_11_AND_dInst_93_ETC___d612 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)29u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_25_03_AND_dInst_93_ETC___d604 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)25u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_28_09_AND_dInst_93_ETC___d610 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)28u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_27_07_AND_dInst_93_ETC___d608 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)27u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_26_05_AND_dInst_93_ETC___d606 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)26u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_24_01_AND_dInst_93_ETC___d602 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)24u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_23_99_AND_dInst_93_ETC___d600 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)23u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_22_97_AND_dInst_93_ETC___d598 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)22u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_21_95_AND_dInst_93_ETC___d596 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)21u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_20_93_AND_dInst_93_ETC___d594 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)20u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_19_91_AND_dInst_93_ETC___d592 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)19u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_18_89_AND_dInst_93_ETC___d590 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)18u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_14_81_AND_dInst_93_ETC___d582 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)14u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_17_87_AND_dInst_93_ETC___d588 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)17u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_16_85_AND_dInst_93_ETC___d586 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)16u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_15_83_AND_dInst_93_ETC___d584 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)15u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_13_79_AND_dInst_93_ETC___d580 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)13u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_12_77_AND_dInst_93_ETC___d578 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)12u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_11_75_AND_dInst_93_ETC___d576 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)11u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_9_71_AND_dInst_93__ETC___d572 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)9u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_10_73_AND_dInst_93_ETC___d574 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)10u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_8_69_AND_dInst_93__ETC___d570 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)8u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_7_67_AND_dInst_93__ETC___d568 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)7u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_6_65_AND_dInst_93__ETC___d566 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)6u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_2_57_AND_dInst_93__ETC___d558 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)2u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_5_63_AND_dInst_93__ETC___d564 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)5u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_4_61_AND_dInst_93__ETC___d562 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)4u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_3_59_AND_dInst_93__ETC___d560 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)3u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_1_55_AND_dInst_93__ETC___d556 = DEF_dInst_93_BITS_11_TO_7___d310 == (tUInt8)1u && DEF_dInst_93_BIT_36___d363;
  DEF_dInst_93_BITS_11_TO_7_10_EQ_0_51_AND_dInst_93__ETC___d554 = DEF_dInst_93_BITS_11_TO_7_10_EQ_0___d551 && (DEF_dInst_93_BIT_36___d363 && !DEF_dInst_93_BITS_11_TO_7_10_EQ_0___d551);
  DEF_NOT_dInst_93_BIT_39_57___d358 = !DEF_dInst_93_BIT_39___d357;
  DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381 = DEF_dInst_93_BIT_35___d300 && (!DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366 && (!DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368 && (!DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370 && !DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372)));
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d531 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381;
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d530 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373;
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d529 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371;
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d528 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369;
  DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367 = DEF_dInst_93_BIT_35___d300 && DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d527 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367;
  DEF_NOT_dInst_93_BIT_35_00___d365 = !DEF_dInst_93_BIT_35___d300;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d526 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_NOT_dInst_93_BIT_35_00___d365;
  DEF_NOT_dInst_93_BIT_37_61___d362 = !DEF_dInst_93_BIT_37___d361;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d522 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_NOT_dInst_93_BIT_37_61___d362;
  DEF_NOT_dInst_93_BIT_38_59___d360 = !DEF_dInst_93_BIT_38___d359;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d520 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_NOT_dInst_93_BIT_38_59___d360;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_38_59___d519 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_38___d359;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d524 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_NOT_dInst_93_BIT_36_63___d364;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_36_63___d523 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_36___d363;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_37_61___d521 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_37___d361;
  DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35_00___d525 = DEF_NOT_dInst_93_BIT_39_57___d358 && DEF_dInst_93_BIT_35___d300;
  DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d518 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 && !DEF_mem_business_89_BIT_0___d498;
  DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d516 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 && DEF_mem_business_89_BIT_0___d498;
  DEF_x__h11588 = (tUInt8)31u & (DEF__read_offset__h11263 << 3u);
  DEF_mem_data__h11540 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h11539),
				      5u,
				      (tUInt8)(DEF_x__h11588));
  DEF_x__h11616 = (tUInt32)(65535u & DEF_mem_data__h11540);
  DEF_x__h11558 = (tUInt8)((tUInt8)255u & DEF_mem_data__h11540);
  switch (DEF_mem_business_89_BITS_5_TO_3___d490) {
  case (tUInt8)0u:
    DEF_v__h11247 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h11558));
    break;
  case (tUInt8)1u:
    DEF_v__h11247 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h11616));
    break;
  case (tUInt8)4u:
    DEF_v__h11247 = (tUInt32)(DEF_x__h11558);
    break;
  case (tUInt8)5u:
    DEF_v__h11247 = DEF_x__h11616;
    break;
  case (tUInt8)2u:
    DEF_v__h11247 = DEF_mem_data__h11540;
    break;
  default:
    DEF_v__h11247 = DEF_data__h11186;
  }
  DEF_v__h11191 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 ? DEF_v__h11247 : DEF_data__h11186;
  DEF__0_CONCAT_DONTCARE___d22.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_7,
		    DEF_x__h11143,
		    DEF_signed_0___d15,
		    &__str_literal_50);
  INST_retired.METH_enq(DEF_x__h11143);
  INST_state.METH_write((tUInt8)0u);
  if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d518)
    INST_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d22);
  if (DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d516)
    INST_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d22);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_51);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_15, &__str_literal_16);
    if (DEF_dInst_93_BIT_39___d357)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_20);
    if (DEF_dInst_93_BIT_38___d359)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_38_59___d360)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_21);
    if (DEF_dInst_93_BIT_37___d361)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_37_61___d362)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_22);
    if (DEF_dInst_93_BIT_36___d363)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_36_63___d364)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_23);
    if (DEF_dInst_93_BIT_35___d300)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_dInst_93_BIT_35_00___d365)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_24, &__str_literal_25);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_dInst_93_BIT_35_00___d365)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_32);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_33, DEF__read_inst__h8311, &__str_literal_34);
    dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_15, &__str_literal_16);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_20);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_38_59___d519)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d520)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_21);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_37_61___d521)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d522)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_22);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_36_63___d523)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d524)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_23);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35_00___d525)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d526)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_24, &__str_literal_25);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d527)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d528)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d529)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d530)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_dInst_93_BIT_35__ETC___d531)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_dInst_93_BIT_39_57_58_AND_NOT_dInst_93_BIT_ETC___d526)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_32);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_33, DEF__read_inst__h8311, &__str_literal_34);
    if (DEF_NOT_dInst_93_BIT_39_57___d358)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_dInst_93_BIT_39_57___d358)
    INST_pc.METH_write(0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_dInst_93_BIT_36___d363)
      dollar_write(sim_hdl, this, "s", &__str_literal_53);
    if (DEF_dInst_93_BIT_36___d363)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_33, DEF_dInst_93_BITS_11_TO_7___d310);
    if (DEF_dInst_93_BIT_36___d363)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_v__h11191);
    if (DEF_dInst_93_BIT_36___d363)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_0_51_AND_dInst_93__ETC___d554)
    INST_rf_0.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_1_55_AND_dInst_93__ETC___d556)
    INST_rf_1.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_3_59_AND_dInst_93__ETC___d560)
    INST_rf_3.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_2_57_AND_dInst_93__ETC___d558)
    INST_rf_2.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_4_61_AND_dInst_93__ETC___d562)
    INST_rf_4.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_5_63_AND_dInst_93__ETC___d564)
    INST_rf_5.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_6_65_AND_dInst_93__ETC___d566)
    INST_rf_6.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_7_67_AND_dInst_93__ETC___d568)
    INST_rf_7.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_8_69_AND_dInst_93__ETC___d570)
    INST_rf_8.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_9_71_AND_dInst_93__ETC___d572)
    INST_rf_9.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_10_73_AND_dInst_93_ETC___d574)
    INST_rf_10.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_11_75_AND_dInst_93_ETC___d576)
    INST_rf_11.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_12_77_AND_dInst_93_ETC___d578)
    INST_rf_12.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_14_81_AND_dInst_93_ETC___d582)
    INST_rf_14.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_13_79_AND_dInst_93_ETC___d580)
    INST_rf_13.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_15_83_AND_dInst_93_ETC___d584)
    INST_rf_15.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_16_85_AND_dInst_93_ETC___d586)
    INST_rf_16.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_17_87_AND_dInst_93_ETC___d588)
    INST_rf_17.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_18_89_AND_dInst_93_ETC___d590)
    INST_rf_18.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_20_93_AND_dInst_93_ETC___d594)
    INST_rf_20.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_19_91_AND_dInst_93_ETC___d592)
    INST_rf_19.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_21_95_AND_dInst_93_ETC___d596)
    INST_rf_21.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_23_99_AND_dInst_93_ETC___d600)
    INST_rf_23.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_22_97_AND_dInst_93_ETC___d598)
    INST_rf_22.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_24_01_AND_dInst_93_ETC___d602)
    INST_rf_24.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_26_05_AND_dInst_93_ETC___d606)
    INST_rf_26.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_25_03_AND_dInst_93_ETC___d604)
    INST_rf_25.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_27_07_AND_dInst_93_ETC___d608)
    INST_rf_27.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_28_09_AND_dInst_93_ETC___d610)
    INST_rf_28.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_29_11_AND_dInst_93_ETC___d612)
    INST_rf_29.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_30_13_AND_dInst_93_ETC___d614)
    INST_rf_30.METH_write(DEF_v__h11191);
  if (DEF_dInst_93_BITS_11_TO_7_10_EQ_31_15_AND_dInst_93_ETC___d616)
    INST_rf_31.METH_write(DEF_v__h11191);
}

void MOD_mkmulticycle::RL_administrative_konata_commit()
{
  tUInt64 DEF_x__h12324;
  tUInt64 DEF__read__h3761;
  tUInt64 DEF_f__h12313;
  DEF_signed_0___d15 = 0u;
  DEF_f__h12313 = INST_retired.METH_first();
  DEF__read__h3761 = INST_commit_id.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_x__h12324 = 281474976710655llu & (DEF__read__h3761 + 1llu);
  INST_retired.METH_deq();
  INST_commit_id.METH_write(DEF_x__h12324);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_54,
		    DEF_f__h12313,
		    DEF__read__h3761,
		    DEF_signed_0___d15);
}

void MOD_mkmulticycle::RL_administrative_konata_flush()
{
  tUInt64 DEF_f__h12447;
  tUInt32 DEF_signed_1___d623;
  DEF_signed_1___d623 = 1u;
  DEF_signed_0___d15 = 0u;
  DEF_f__h12447 = INST_squashed.METH_first();
  DEF_lfh___d3 = INST_lfh.METH_read();
  INST_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d3,
		    &__str_literal_54,
		    DEF_f__h12447,
		    DEF_signed_0___d15,
		    DEF_signed_1___d623);
}


/* Methods */

tUWide MOD_mkmulticycle::METH_getIReq()
{
  PORT_EN_getIReq = (tUInt8)1u;
  DEF_WILL_FIRE_getIReq = (tUInt8)1u;
  DEF_toImem_rv_port1__read____d624 = INST_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toImem_rv_port1__read____d624, 32u, 67u, 32u, 0u, PORT_getIReq);
  DEF__0_CONCAT_DONTCARE___d22.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d22);
  return PORT_getIReq;
}

tUInt8 MOD_mkmulticycle::METH_RDY_getIReq()
{
  tUInt8 PORT_RDY_getIReq;
  tUInt8 DEF_CAN_FIRE_getIReq;
  DEF_toImem_rv_port1__read____d624 = INST_toImem_rv.METH_port1__read();
  DEF_CAN_FIRE_getIReq = DEF_toImem_rv_port1__read____d624.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIReq = DEF_CAN_FIRE_getIReq;
  return PORT_RDY_getIReq;
}

void MOD_mkmulticycle::METH_getIResp(tUWide ARG_getIResp_a)
{
  PORT_EN_getIResp = (tUInt8)1u;
  DEF_WILL_FIRE_getIResp = (tUInt8)1u;
  PORT_getIResp_a = ARG_getIResp_a;
  DEF__1_CONCAT_getIResp_a___d625.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getIResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getIResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getIResp_a.get_whole_word(0u),
											 0u);
  INST_fromImem_rv.METH_port0__write(DEF__1_CONCAT_getIResp_a___d625);
}

tUInt8 MOD_mkmulticycle::METH_RDY_getIResp()
{
  tUInt8 PORT_RDY_getIResp;
  tUInt8 DEF_CAN_FIRE_getIResp;
  DEF_fromImem_rv_port0__read____d626 = INST_fromImem_rv.METH_port0__read();
  DEF_CAN_FIRE_getIResp = !DEF_fromImem_rv_port0__read____d626.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIResp = DEF_CAN_FIRE_getIResp;
  return PORT_RDY_getIResp;
}

tUWide MOD_mkmulticycle::METH_getDReq()
{
  PORT_EN_getDReq = (tUInt8)1u;
  DEF_WILL_FIRE_getDReq = (tUInt8)1u;
  DEF_toDmem_rv_port1__read____d628 = INST_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toDmem_rv_port1__read____d628, 32u, 67u, 32u, 0u, PORT_getDReq);
  DEF__0_CONCAT_DONTCARE___d22.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d22);
  return PORT_getDReq;
}

tUInt8 MOD_mkmulticycle::METH_RDY_getDReq()
{
  tUInt8 PORT_RDY_getDReq;
  tUInt8 DEF_CAN_FIRE_getDReq;
  DEF_toDmem_rv_port1__read____d628 = INST_toDmem_rv.METH_port1__read();
  DEF_CAN_FIRE_getDReq = DEF_toDmem_rv_port1__read____d628.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDReq = DEF_CAN_FIRE_getDReq;
  return PORT_RDY_getDReq;
}

void MOD_mkmulticycle::METH_getDResp(tUWide ARG_getDResp_a)
{
  PORT_EN_getDResp = (tUInt8)1u;
  DEF_WILL_FIRE_getDResp = (tUInt8)1u;
  PORT_getDResp_a = ARG_getDResp_a;
  DEF__1_CONCAT_getDResp_a___d629.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getDResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getDResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getDResp_a.get_whole_word(0u),
											 0u);
  INST_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_getDResp_a___d629);
}

tUInt8 MOD_mkmulticycle::METH_RDY_getDResp()
{
  tUInt8 PORT_RDY_getDResp;
  tUInt8 DEF_CAN_FIRE_getDResp;
  DEF_fromDmem_rv_port0__read____d630 = INST_fromDmem_rv.METH_port0__read();
  DEF_CAN_FIRE_getDResp = !DEF_fromDmem_rv_port0__read____d630.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDResp = DEF_CAN_FIRE_getDResp;
  return PORT_RDY_getDResp;
}

tUWide MOD_mkmulticycle::METH_getMMIOReq()
{
  PORT_EN_getMMIOReq = (tUInt8)1u;
  DEF_WILL_FIRE_getMMIOReq = (tUInt8)1u;
  DEF_toMMIO_rv_port1__read____d632 = INST_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_toMMIO_rv_port1__read____d632,
		      32u,
		      67u,
		      32u,
		      0u,
		      PORT_getMMIOReq);
  DEF__0_CONCAT_DONTCARE___d22.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d22);
  return PORT_getMMIOReq;
}

tUInt8 MOD_mkmulticycle::METH_RDY_getMMIOReq()
{
  tUInt8 PORT_RDY_getMMIOReq;
  tUInt8 DEF_CAN_FIRE_getMMIOReq;
  DEF_toMMIO_rv_port1__read____d632 = INST_toMMIO_rv.METH_port1__read();
  DEF_CAN_FIRE_getMMIOReq = DEF_toMMIO_rv_port1__read____d632.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOReq = DEF_CAN_FIRE_getMMIOReq;
  return PORT_RDY_getMMIOReq;
}

void MOD_mkmulticycle::METH_getMMIOResp(tUWide ARG_getMMIOResp_a)
{
  PORT_EN_getMMIOResp = (tUInt8)1u;
  DEF_WILL_FIRE_getMMIOResp = (tUInt8)1u;
  PORT_getMMIOResp_a = ARG_getMMIOResp_a;
  DEF__1_CONCAT_getMMIOResp_a___d633.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getMMIOResp_a.get_bits_in_word8(2u,
															      0u,
															      4u)),
						      2u,
						      0u,
						      5u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(1u),
									 1u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(0u),
											    0u);
  INST_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_getMMIOResp_a___d633);
}

tUInt8 MOD_mkmulticycle::METH_RDY_getMMIOResp()
{
  tUInt8 PORT_RDY_getMMIOResp;
  tUInt8 DEF_CAN_FIRE_getMMIOResp;
  DEF_fromMMIO_rv_port0__read____d634 = INST_fromMMIO_rv.METH_port0__read();
  DEF_CAN_FIRE_getMMIOResp = !DEF_fromMMIO_rv_port0__read____d634.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOResp = DEF_CAN_FIRE_getMMIOResp;
  return PORT_RDY_getMMIOResp;
}


/* Reset routines */

void MOD_mkmulticycle::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_toImem_rv.reset_RST(ARG_rst_in);
  INST_toDmem_rv.reset_RST(ARG_rst_in);
  INST_state.reset_RST(ARG_rst_in);
  INST_starting.reset_RST(ARG_rst_in);
  INST_squashed.reset_RST(ARG_rst_in);
  INST_rvd.reset_RST(ARG_rst_in);
  INST_rv2.reset_RST(ARG_rst_in);
  INST_rv1.reset_RST(ARG_rst_in);
  INST_rf_9.reset_RST(ARG_rst_in);
  INST_rf_8.reset_RST(ARG_rst_in);
  INST_rf_7.reset_RST(ARG_rst_in);
  INST_rf_6.reset_RST(ARG_rst_in);
  INST_rf_5.reset_RST(ARG_rst_in);
  INST_rf_4.reset_RST(ARG_rst_in);
  INST_rf_31.reset_RST(ARG_rst_in);
  INST_rf_30.reset_RST(ARG_rst_in);
  INST_rf_3.reset_RST(ARG_rst_in);
  INST_rf_29.reset_RST(ARG_rst_in);
  INST_rf_28.reset_RST(ARG_rst_in);
  INST_rf_27.reset_RST(ARG_rst_in);
  INST_rf_26.reset_RST(ARG_rst_in);
  INST_rf_25.reset_RST(ARG_rst_in);
  INST_rf_24.reset_RST(ARG_rst_in);
  INST_rf_23.reset_RST(ARG_rst_in);
  INST_rf_22.reset_RST(ARG_rst_in);
  INST_rf_21.reset_RST(ARG_rst_in);
  INST_rf_20.reset_RST(ARG_rst_in);
  INST_rf_2.reset_RST(ARG_rst_in);
  INST_rf_19.reset_RST(ARG_rst_in);
  INST_rf_18.reset_RST(ARG_rst_in);
  INST_rf_17.reset_RST(ARG_rst_in);
  INST_rf_16.reset_RST(ARG_rst_in);
  INST_rf_15.reset_RST(ARG_rst_in);
  INST_rf_14.reset_RST(ARG_rst_in);
  INST_rf_13.reset_RST(ARG_rst_in);
  INST_rf_12.reset_RST(ARG_rst_in);
  INST_rf_11.reset_RST(ARG_rst_in);
  INST_rf_10.reset_RST(ARG_rst_in);
  INST_rf_1.reset_RST(ARG_rst_in);
  INST_rf_0.reset_RST(ARG_rst_in);
  INST_retired.reset_RST(ARG_rst_in);
  INST_pc.reset_RST(ARG_rst_in);
  INST_mem_business.reset_RST(ARG_rst_in);
  INST_lfh.reset_RST(ARG_rst_in);
  INST_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_fromImem_rv.reset_RST(ARG_rst_in);
  INST_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_fresh_id.reset_RST(ARG_rst_in);
  INST_dInst.reset_RST(ARG_rst_in);
  INST_current_id.reset_RST(ARG_rst_in);
  INST_commit_id.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkmulticycle::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkmulticycle::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_commit_id.dump_state(indent + 2u);
  INST_current_id.dump_state(indent + 2u);
  INST_dInst.dump_state(indent + 2u);
  INST_fresh_id.dump_state(indent + 2u);
  INST_fromDmem_rv.dump_state(indent + 2u);
  INST_fromImem_rv.dump_state(indent + 2u);
  INST_fromMMIO_rv.dump_state(indent + 2u);
  INST_lfh.dump_state(indent + 2u);
  INST_mem_business.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_retired.dump_state(indent + 2u);
  INST_rf_0.dump_state(indent + 2u);
  INST_rf_1.dump_state(indent + 2u);
  INST_rf_10.dump_state(indent + 2u);
  INST_rf_11.dump_state(indent + 2u);
  INST_rf_12.dump_state(indent + 2u);
  INST_rf_13.dump_state(indent + 2u);
  INST_rf_14.dump_state(indent + 2u);
  INST_rf_15.dump_state(indent + 2u);
  INST_rf_16.dump_state(indent + 2u);
  INST_rf_17.dump_state(indent + 2u);
  INST_rf_18.dump_state(indent + 2u);
  INST_rf_19.dump_state(indent + 2u);
  INST_rf_2.dump_state(indent + 2u);
  INST_rf_20.dump_state(indent + 2u);
  INST_rf_21.dump_state(indent + 2u);
  INST_rf_22.dump_state(indent + 2u);
  INST_rf_23.dump_state(indent + 2u);
  INST_rf_24.dump_state(indent + 2u);
  INST_rf_25.dump_state(indent + 2u);
  INST_rf_26.dump_state(indent + 2u);
  INST_rf_27.dump_state(indent + 2u);
  INST_rf_28.dump_state(indent + 2u);
  INST_rf_29.dump_state(indent + 2u);
  INST_rf_3.dump_state(indent + 2u);
  INST_rf_30.dump_state(indent + 2u);
  INST_rf_31.dump_state(indent + 2u);
  INST_rf_4.dump_state(indent + 2u);
  INST_rf_5.dump_state(indent + 2u);
  INST_rf_6.dump_state(indent + 2u);
  INST_rf_7.dump_state(indent + 2u);
  INST_rf_8.dump_state(indent + 2u);
  INST_rf_9.dump_state(indent + 2u);
  INST_rv1.dump_state(indent + 2u);
  INST_rv2.dump_state(indent + 2u);
  INST_rvd.dump_state(indent + 2u);
  INST_squashed.dump_state(indent + 2u);
  INST_starting.dump_state(indent + 2u);
  INST_state.dump_state(indent + 2u);
  INST_toDmem_rv.dump_state(indent + 2u);
  INST_toImem_rv.dump_state(indent + 2u);
  INST_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkmulticycle::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 135u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_dInst_93_BIT_35_00___d365", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_dInst_93_BIT_36_63___d364", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_dInst_93_BIT_37_61___d362", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_dInst_93_BIT_38_59___d360", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_dInst_93_BIT_39_57___d358", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d2", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getDReq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getDResp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getIReq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getIResp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getMMIOReq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getMMIOResp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d22", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_pc_2_CONCAT_0___d16", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getDResp_a___d629", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getIResp_a___d625", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getMMIOResp_a___d633", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_inst__h8311", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BITS_11_TO_7___d310", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BITS_34_TO_32_01_EQ_0___d366", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BITS_34_TO_32_01_EQ_1___d368", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BITS_34_TO_32_01_EQ_2___d370", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BITS_34_TO_32_01_EQ_3___d372", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BITS_34_TO_32___d301", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BITS_4_TO_3_95_EQ_0b0___d296", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_31___d315", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_35___d300", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_36___d363", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_37___d361", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_38___d359", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_39___d357", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst_93_BIT_6___d294", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dInst___d293", 40u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port0__read____d630", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port1__read____d501", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port0__read____d626", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port1__read____d17", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port0__read____d634", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port1__read____d499", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h8562", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lfh___d3", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_business_89_BITS_5_TO_3___d490", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_business_89_BIT_0___d498", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_business___d489", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_val__h10449", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d15", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "starting__h4015", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port0__read____d349", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port1__read____d628", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port0__read____d4", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port1__read____d624", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port0__read____d346", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port1__read____d632", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h10757", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11143", 48u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8705", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8752", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8821", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8982", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getDReq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getDResp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getIReq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getIResp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getMMIOReq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getMMIOResp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOResp_a", 68u);
  num = INST_commit_id.dump_VCD_defs(num);
  num = INST_current_id.dump_VCD_defs(num);
  num = INST_dInst.dump_VCD_defs(num);
  num = INST_fresh_id.dump_VCD_defs(num);
  num = INST_fromDmem_rv.dump_VCD_defs(num);
  num = INST_fromImem_rv.dump_VCD_defs(num);
  num = INST_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_lfh.dump_VCD_defs(num);
  num = INST_mem_business.dump_VCD_defs(num);
  num = INST_pc.dump_VCD_defs(num);
  num = INST_retired.dump_VCD_defs(num);
  num = INST_rf_0.dump_VCD_defs(num);
  num = INST_rf_1.dump_VCD_defs(num);
  num = INST_rf_10.dump_VCD_defs(num);
  num = INST_rf_11.dump_VCD_defs(num);
  num = INST_rf_12.dump_VCD_defs(num);
  num = INST_rf_13.dump_VCD_defs(num);
  num = INST_rf_14.dump_VCD_defs(num);
  num = INST_rf_15.dump_VCD_defs(num);
  num = INST_rf_16.dump_VCD_defs(num);
  num = INST_rf_17.dump_VCD_defs(num);
  num = INST_rf_18.dump_VCD_defs(num);
  num = INST_rf_19.dump_VCD_defs(num);
  num = INST_rf_2.dump_VCD_defs(num);
  num = INST_rf_20.dump_VCD_defs(num);
  num = INST_rf_21.dump_VCD_defs(num);
  num = INST_rf_22.dump_VCD_defs(num);
  num = INST_rf_23.dump_VCD_defs(num);
  num = INST_rf_24.dump_VCD_defs(num);
  num = INST_rf_25.dump_VCD_defs(num);
  num = INST_rf_26.dump_VCD_defs(num);
  num = INST_rf_27.dump_VCD_defs(num);
  num = INST_rf_28.dump_VCD_defs(num);
  num = INST_rf_29.dump_VCD_defs(num);
  num = INST_rf_3.dump_VCD_defs(num);
  num = INST_rf_30.dump_VCD_defs(num);
  num = INST_rf_31.dump_VCD_defs(num);
  num = INST_rf_4.dump_VCD_defs(num);
  num = INST_rf_5.dump_VCD_defs(num);
  num = INST_rf_6.dump_VCD_defs(num);
  num = INST_rf_7.dump_VCD_defs(num);
  num = INST_rf_8.dump_VCD_defs(num);
  num = INST_rf_9.dump_VCD_defs(num);
  num = INST_rv1.dump_VCD_defs(num);
  num = INST_rv2.dump_VCD_defs(num);
  num = INST_rvd.dump_VCD_defs(num);
  num = INST_squashed.dump_VCD_defs(num);
  num = INST_starting.dump_VCD_defs(num);
  num = INST_state.dump_VCD_defs(num);
  num = INST_toDmem_rv.dump_VCD_defs(num);
  num = INST_toImem_rv.dump_VCD_defs(num);
  num = INST_toMMIO_rv.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkmulticycle::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkmulticycle &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkmulticycle::vcd_defs(tVCDDumpType dt, MOD_mkmulticycle &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 40u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 48u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302) != DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302, 3u);
	backing.DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 = DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302;
      }
      ++num;
      if ((backing.DEF_NOT_dInst_93_BIT_35_00___d365) != DEF_NOT_dInst_93_BIT_35_00___d365)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_dInst_93_BIT_35_00___d365, 1u);
	backing.DEF_NOT_dInst_93_BIT_35_00___d365 = DEF_NOT_dInst_93_BIT_35_00___d365;
      }
      ++num;
      if ((backing.DEF_NOT_dInst_93_BIT_36_63___d364) != DEF_NOT_dInst_93_BIT_36_63___d364)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_dInst_93_BIT_36_63___d364, 1u);
	backing.DEF_NOT_dInst_93_BIT_36_63___d364 = DEF_NOT_dInst_93_BIT_36_63___d364;
      }
      ++num;
      if ((backing.DEF_NOT_dInst_93_BIT_37_61___d362) != DEF_NOT_dInst_93_BIT_37_61___d362)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_dInst_93_BIT_37_61___d362, 1u);
	backing.DEF_NOT_dInst_93_BIT_37_61___d362 = DEF_NOT_dInst_93_BIT_37_61___d362;
      }
      ++num;
      if ((backing.DEF_NOT_dInst_93_BIT_38_59___d360) != DEF_NOT_dInst_93_BIT_38_59___d360)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_dInst_93_BIT_38_59___d360, 1u);
	backing.DEF_NOT_dInst_93_BIT_38_59___d360 = DEF_NOT_dInst_93_BIT_38_59___d360;
      }
      ++num;
      if ((backing.DEF_NOT_dInst_93_BIT_39_57___d358) != DEF_NOT_dInst_93_BIT_39_57___d358)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_dInst_93_BIT_39_57___d358, 1u);
	backing.DEF_NOT_dInst_93_BIT_39_57___d358 = DEF_NOT_dInst_93_BIT_39_57___d358;
      }
      ++num;
      if ((backing.DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384) != DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384, 1u);
	backing.DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d2) != DEF_TASK_fopen___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d2, 32u);
	backing.DEF_TASK_fopen___d2 = DEF_TASK_fopen___d2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getDReq) != DEF_WILL_FIRE_getDReq)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getDReq, 1u);
	backing.DEF_WILL_FIRE_getDReq = DEF_WILL_FIRE_getDReq;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getDResp) != DEF_WILL_FIRE_getDResp)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getDResp, 1u);
	backing.DEF_WILL_FIRE_getDResp = DEF_WILL_FIRE_getDResp;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getIReq) != DEF_WILL_FIRE_getIReq)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getIReq, 1u);
	backing.DEF_WILL_FIRE_getIReq = DEF_WILL_FIRE_getIReq;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getIResp) != DEF_WILL_FIRE_getIResp)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getIResp, 1u);
	backing.DEF_WILL_FIRE_getIResp = DEF_WILL_FIRE_getIResp;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getMMIOReq) != DEF_WILL_FIRE_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getMMIOReq, 1u);
	backing.DEF_WILL_FIRE_getMMIOReq = DEF_WILL_FIRE_getMMIOReq;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getMMIOResp) != DEF_WILL_FIRE_getMMIOResp)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getMMIOResp, 1u);
	backing.DEF_WILL_FIRE_getMMIOResp = DEF_WILL_FIRE_getMMIOResp;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d22) != DEF__0_CONCAT_DONTCARE___d22)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d22, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d22 = DEF__0_CONCAT_DONTCARE___d22;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_pc_2_CONCAT_0___d16) != DEF__16_CONCAT_pc_2_CONCAT_0___d16)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_pc_2_CONCAT_0___d16, 69u);
	backing.DEF__16_CONCAT_pc_2_CONCAT_0___d16 = DEF__16_CONCAT_pc_2_CONCAT_0___d16;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404) != DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404, 69u);
	backing.DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404 = DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getDResp_a___d629) != DEF__1_CONCAT_getDResp_a___d629)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getDResp_a___d629, 69u);
	backing.DEF__1_CONCAT_getDResp_a___d629 = DEF__1_CONCAT_getDResp_a___d629;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getIResp_a___d625) != DEF__1_CONCAT_getIResp_a___d625)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getIResp_a___d625, 69u);
	backing.DEF__1_CONCAT_getIResp_a___d625 = DEF__1_CONCAT_getIResp_a___d625;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getMMIOResp_a___d633) != DEF__1_CONCAT_getMMIOResp_a___d633)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getMMIOResp_a___d633, 69u);
	backing.DEF__1_CONCAT_getMMIOResp_a___d633 = DEF__1_CONCAT_getMMIOResp_a___d633;
      }
      ++num;
      if ((backing.DEF__read_inst__h8311) != DEF__read_inst__h8311)
      {
	vcd_write_val(sim_hdl, num, DEF__read_inst__h8311, 32u);
	backing.DEF__read_inst__h8311 = DEF__read_inst__h8311;
      }
      ++num;
      if ((backing.DEF_dInst_93_BITS_11_TO_7___d310) != DEF_dInst_93_BITS_11_TO_7___d310)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BITS_11_TO_7___d310, 5u);
	backing.DEF_dInst_93_BITS_11_TO_7___d310 = DEF_dInst_93_BITS_11_TO_7___d310;
      }
      ++num;
      if ((backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366) != DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366, 1u);
	backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366 = DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366;
      }
      ++num;
      if ((backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368) != DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368, 1u);
	backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368 = DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368;
      }
      ++num;
      if ((backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370) != DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370, 1u);
	backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370 = DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370;
      }
      ++num;
      if ((backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372) != DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372, 1u);
	backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372 = DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372;
      }
      ++num;
      if ((backing.DEF_dInst_93_BITS_34_TO_32___d301) != DEF_dInst_93_BITS_34_TO_32___d301)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BITS_34_TO_32___d301, 3u);
	backing.DEF_dInst_93_BITS_34_TO_32___d301 = DEF_dInst_93_BITS_34_TO_32___d301;
      }
      ++num;
      if ((backing.DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296) != DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296, 1u);
	backing.DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296 = DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_31___d315) != DEF_dInst_93_BIT_31___d315)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_31___d315, 1u);
	backing.DEF_dInst_93_BIT_31___d315 = DEF_dInst_93_BIT_31___d315;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381) != DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381, 1u);
	backing.DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381 = DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367) != DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367, 1u);
	backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369) != DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369, 1u);
	backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371) != DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371, 1u);
	backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373) != DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373, 1u);
	backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_35___d300) != DEF_dInst_93_BIT_35___d300)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_35___d300, 1u);
	backing.DEF_dInst_93_BIT_35___d300 = DEF_dInst_93_BIT_35___d300;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_36___d363) != DEF_dInst_93_BIT_36___d363)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_36___d363, 1u);
	backing.DEF_dInst_93_BIT_36___d363 = DEF_dInst_93_BIT_36___d363;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_37___d361) != DEF_dInst_93_BIT_37___d361)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_37___d361, 1u);
	backing.DEF_dInst_93_BIT_37___d361 = DEF_dInst_93_BIT_37___d361;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_38___d359) != DEF_dInst_93_BIT_38___d359)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_38___d359, 1u);
	backing.DEF_dInst_93_BIT_38___d359 = DEF_dInst_93_BIT_38___d359;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_39___d357) != DEF_dInst_93_BIT_39___d357)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_39___d357, 1u);
	backing.DEF_dInst_93_BIT_39___d357 = DEF_dInst_93_BIT_39___d357;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298) != DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298, 1u);
	backing.DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298 = DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298;
      }
      ++num;
      if ((backing.DEF_dInst_93_BIT_6___d294) != DEF_dInst_93_BIT_6___d294)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst_93_BIT_6___d294, 1u);
	backing.DEF_dInst_93_BIT_6___d294 = DEF_dInst_93_BIT_6___d294;
      }
      ++num;
      if ((backing.DEF_dInst___d293) != DEF_dInst___d293)
      {
	vcd_write_val(sim_hdl, num, DEF_dInst___d293, 40u);
	backing.DEF_dInst___d293 = DEF_dInst___d293;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port0__read____d630) != DEF_fromDmem_rv_port0__read____d630)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port0__read____d630, 69u);
	backing.DEF_fromDmem_rv_port0__read____d630 = DEF_fromDmem_rv_port0__read____d630;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port1__read____d501) != DEF_fromDmem_rv_port1__read____d501)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port1__read____d501, 69u);
	backing.DEF_fromDmem_rv_port1__read____d501 = DEF_fromDmem_rv_port1__read____d501;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port0__read____d626) != DEF_fromImem_rv_port0__read____d626)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port0__read____d626, 69u);
	backing.DEF_fromImem_rv_port0__read____d626 = DEF_fromImem_rv_port0__read____d626;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port1__read____d17) != DEF_fromImem_rv_port1__read____d17)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port1__read____d17, 69u);
	backing.DEF_fromImem_rv_port1__read____d17 = DEF_fromImem_rv_port1__read____d17;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port0__read____d634) != DEF_fromMMIO_rv_port0__read____d634)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port0__read____d634, 69u);
	backing.DEF_fromMMIO_rv_port0__read____d634 = DEF_fromMMIO_rv_port0__read____d634;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port1__read____d499) != DEF_fromMMIO_rv_port1__read____d499)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port1__read____d499, 69u);
	backing.DEF_fromMMIO_rv_port1__read____d499 = DEF_fromMMIO_rv_port1__read____d499;
      }
      ++num;
      if ((backing.DEF_imm__h8562) != DEF_imm__h8562)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h8562, 32u);
	backing.DEF_imm__h8562 = DEF_imm__h8562;
      }
      ++num;
      if ((backing.DEF_lfh___d3) != DEF_lfh___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_lfh___d3, 32u);
	backing.DEF_lfh___d3 = DEF_lfh___d3;
      }
      ++num;
      if ((backing.DEF_mem_business_89_BITS_5_TO_3___d490) != DEF_mem_business_89_BITS_5_TO_3___d490)
      {
	vcd_write_val(sim_hdl, num, DEF_mem_business_89_BITS_5_TO_3___d490, 3u);
	backing.DEF_mem_business_89_BITS_5_TO_3___d490 = DEF_mem_business_89_BITS_5_TO_3___d490;
      }
      ++num;
      if ((backing.DEF_mem_business_89_BIT_0___d498) != DEF_mem_business_89_BIT_0___d498)
      {
	vcd_write_val(sim_hdl, num, DEF_mem_business_89_BIT_0___d498, 1u);
	backing.DEF_mem_business_89_BIT_0___d498 = DEF_mem_business_89_BIT_0___d498;
      }
      ++num;
      if ((backing.DEF_mem_business___d489) != DEF_mem_business___d489)
      {
	vcd_write_val(sim_hdl, num, DEF_mem_business___d489, 6u);
	backing.DEF_mem_business___d489 = DEF_mem_business___d489;
      }
      ++num;
      if ((backing.DEF_rs1_val__h10449) != DEF_rs1_val__h10449)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_val__h10449, 32u);
	backing.DEF_rs1_val__h10449 = DEF_rs1_val__h10449;
      }
      ++num;
      if ((backing.DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339) != DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339)
      {
	vcd_write_val(sim_hdl, num, DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339, 32u);
	backing.DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339 = DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339;
      }
      ++num;
      if ((backing.DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340) != DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340)
      {
	vcd_write_val(sim_hdl, num, DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340, 30u);
	backing.DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340 = DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340;
      }
      ++num;
      if ((backing.DEF_signed_0___d15) != DEF_signed_0___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d15, 32u);
	backing.DEF_signed_0___d15 = DEF_signed_0___d15;
      }
      ++num;
      if ((backing.DEF_starting__h4015) != DEF_starting__h4015)
      {
	vcd_write_val(sim_hdl, num, DEF_starting__h4015, 1u);
	backing.DEF_starting__h4015 = DEF_starting__h4015;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port0__read____d349) != DEF_toDmem_rv_port0__read____d349)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port0__read____d349, 69u);
	backing.DEF_toDmem_rv_port0__read____d349 = DEF_toDmem_rv_port0__read____d349;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port1__read____d628) != DEF_toDmem_rv_port1__read____d628)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port1__read____d628, 69u);
	backing.DEF_toDmem_rv_port1__read____d628 = DEF_toDmem_rv_port1__read____d628;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port0__read____d4) != DEF_toImem_rv_port0__read____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port0__read____d4, 69u);
	backing.DEF_toImem_rv_port0__read____d4 = DEF_toImem_rv_port0__read____d4;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port1__read____d624) != DEF_toImem_rv_port1__read____d624)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port1__read____d624, 69u);
	backing.DEF_toImem_rv_port1__read____d624 = DEF_toImem_rv_port1__read____d624;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port0__read____d346) != DEF_toMMIO_rv_port0__read____d346)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port0__read____d346, 69u);
	backing.DEF_toMMIO_rv_port0__read____d346 = DEF_toMMIO_rv_port0__read____d346;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port1__read____d632) != DEF_toMMIO_rv_port1__read____d632)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port1__read____d632, 69u);
	backing.DEF_toMMIO_rv_port1__read____d632 = DEF_toMMIO_rv_port1__read____d632;
      }
      ++num;
      if ((backing.DEF_value__h10757) != DEF_value__h10757)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h10757, 32u);
	backing.DEF_value__h10757 = DEF_value__h10757;
      }
      ++num;
      if ((backing.DEF_x__h11143) != DEF_x__h11143)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11143, 48u);
	backing.DEF_x__h11143 = DEF_x__h11143;
      }
      ++num;
      if ((backing.DEF_x__h8705) != DEF_x__h8705)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8705, 12u);
	backing.DEF_x__h8705 = DEF_x__h8705;
      }
      ++num;
      if ((backing.DEF_x__h8752) != DEF_x__h8752)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8752, 12u);
	backing.DEF_x__h8752 = DEF_x__h8752;
      }
      ++num;
      if ((backing.DEF_x__h8821) != DEF_x__h8821)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8821, 13u);
	backing.DEF_x__h8821 = DEF_x__h8821;
      }
      ++num;
      if ((backing.DEF_x__h8982) != DEF_x__h8982)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8982, 21u);
	backing.DEF_x__h8982 = DEF_x__h8982;
      }
      ++num;
      if ((backing.PORT_EN_getDReq) != PORT_EN_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getDReq, 1u);
	backing.PORT_EN_getDReq = PORT_EN_getDReq;
      }
      ++num;
      if ((backing.PORT_EN_getDResp) != PORT_EN_getDResp)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getDResp, 1u);
	backing.PORT_EN_getDResp = PORT_EN_getDResp;
      }
      ++num;
      if ((backing.PORT_EN_getIReq) != PORT_EN_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getIReq, 1u);
	backing.PORT_EN_getIReq = PORT_EN_getIReq;
      }
      ++num;
      if ((backing.PORT_EN_getIResp) != PORT_EN_getIResp)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getIResp, 1u);
	backing.PORT_EN_getIResp = PORT_EN_getIResp;
      }
      ++num;
      if ((backing.PORT_EN_getMMIOReq) != PORT_EN_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getMMIOReq, 1u);
	backing.PORT_EN_getMMIOReq = PORT_EN_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_EN_getMMIOResp) != PORT_EN_getMMIOResp)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getMMIOResp, 1u);
	backing.PORT_EN_getMMIOResp = PORT_EN_getMMIOResp;
      }
      ++num;
      if ((backing.PORT_getDReq) != PORT_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getDReq, 68u);
	backing.PORT_getDReq = PORT_getDReq;
      }
      ++num;
      if ((backing.PORT_getDResp_a) != PORT_getDResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getDResp_a, 68u);
	backing.PORT_getDResp_a = PORT_getDResp_a;
      }
      ++num;
      if ((backing.PORT_getIReq) != PORT_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getIReq, 68u);
	backing.PORT_getIReq = PORT_getIReq;
      }
      ++num;
      if ((backing.PORT_getIResp_a) != PORT_getIResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getIResp_a, 68u);
	backing.PORT_getIResp_a = PORT_getIResp_a;
      }
      ++num;
      if ((backing.PORT_getMMIOReq) != PORT_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOReq, 68u);
	backing.PORT_getMMIOReq = PORT_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_getMMIOResp_a) != PORT_getMMIOResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOResp_a, 68u);
	backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302, 3u);
      backing.DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302 = DEF_IF_dInst_93_BIT_35_00_THEN_dInst_93_BITS_34_TO_ETC___d302;
      vcd_write_val(sim_hdl, num++, DEF_NOT_dInst_93_BIT_35_00___d365, 1u);
      backing.DEF_NOT_dInst_93_BIT_35_00___d365 = DEF_NOT_dInst_93_BIT_35_00___d365;
      vcd_write_val(sim_hdl, num++, DEF_NOT_dInst_93_BIT_36_63___d364, 1u);
      backing.DEF_NOT_dInst_93_BIT_36_63___d364 = DEF_NOT_dInst_93_BIT_36_63___d364;
      vcd_write_val(sim_hdl, num++, DEF_NOT_dInst_93_BIT_37_61___d362, 1u);
      backing.DEF_NOT_dInst_93_BIT_37_61___d362 = DEF_NOT_dInst_93_BIT_37_61___d362;
      vcd_write_val(sim_hdl, num++, DEF_NOT_dInst_93_BIT_38_59___d360, 1u);
      backing.DEF_NOT_dInst_93_BIT_38_59___d360 = DEF_NOT_dInst_93_BIT_38_59___d360;
      vcd_write_val(sim_hdl, num++, DEF_NOT_dInst_93_BIT_39_57___d358, 1u);
      backing.DEF_NOT_dInst_93_BIT_39_57___d358 = DEF_NOT_dInst_93_BIT_39_57___d358;
      vcd_write_val(sim_hdl, num++, DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384, 1u);
      backing.DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384 = DEF_NOT_dInst_93_BIT_6_94_83_AND_dInst_93_BITS_4_T_ETC___d384;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d2, 32u);
      backing.DEF_TASK_fopen___d2 = DEF_TASK_fopen___d2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getDReq, 1u);
      backing.DEF_WILL_FIRE_getDReq = DEF_WILL_FIRE_getDReq;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getDResp, 1u);
      backing.DEF_WILL_FIRE_getDResp = DEF_WILL_FIRE_getDResp;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getIReq, 1u);
      backing.DEF_WILL_FIRE_getIReq = DEF_WILL_FIRE_getIReq;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getIResp, 1u);
      backing.DEF_WILL_FIRE_getIResp = DEF_WILL_FIRE_getIResp;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getMMIOReq, 1u);
      backing.DEF_WILL_FIRE_getMMIOReq = DEF_WILL_FIRE_getMMIOReq;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getMMIOResp, 1u);
      backing.DEF_WILL_FIRE_getMMIOResp = DEF_WILL_FIRE_getMMIOResp;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d22, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d22 = DEF__0_CONCAT_DONTCARE___d22;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_pc_2_CONCAT_0___d16, 69u);
      backing.DEF__16_CONCAT_pc_2_CONCAT_0___d16 = DEF__16_CONCAT_pc_2_CONCAT_0___d16;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404, 69u);
      backing.DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404 = DEF__1_CONCAT_IF_dInst_93_BIT_5_86_THEN_IF_dInst_93_ETC___d404;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getDResp_a___d629, 69u);
      backing.DEF__1_CONCAT_getDResp_a___d629 = DEF__1_CONCAT_getDResp_a___d629;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getIResp_a___d625, 69u);
      backing.DEF__1_CONCAT_getIResp_a___d625 = DEF__1_CONCAT_getIResp_a___d625;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getMMIOResp_a___d633, 69u);
      backing.DEF__1_CONCAT_getMMIOResp_a___d633 = DEF__1_CONCAT_getMMIOResp_a___d633;
      vcd_write_val(sim_hdl, num++, DEF__read_inst__h8311, 32u);
      backing.DEF__read_inst__h8311 = DEF__read_inst__h8311;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BITS_11_TO_7___d310, 5u);
      backing.DEF_dInst_93_BITS_11_TO_7___d310 = DEF_dInst_93_BITS_11_TO_7___d310;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366, 1u);
      backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366 = DEF_dInst_93_BITS_34_TO_32_01_EQ_0___d366;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368, 1u);
      backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368 = DEF_dInst_93_BITS_34_TO_32_01_EQ_1___d368;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370, 1u);
      backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370 = DEF_dInst_93_BITS_34_TO_32_01_EQ_2___d370;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372, 1u);
      backing.DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372 = DEF_dInst_93_BITS_34_TO_32_01_EQ_3___d372;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BITS_34_TO_32___d301, 3u);
      backing.DEF_dInst_93_BITS_34_TO_32___d301 = DEF_dInst_93_BITS_34_TO_32___d301;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296, 1u);
      backing.DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296 = DEF_dInst_93_BITS_4_TO_3_95_EQ_0b0___d296;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_31___d315, 1u);
      backing.DEF_dInst_93_BIT_31___d315 = DEF_dInst_93_BIT_31___d315;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381, 1u);
      backing.DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381 = DEF_dInst_93_BIT_35_00_AND_NOT_dInst_93_BITS_34_TO_ETC___d381;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367, 1u);
      backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d367;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369, 1u);
      backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d369;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371, 1u);
      backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d371;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373, 1u);
      backing.DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373 = DEF_dInst_93_BIT_35_00_AND_dInst_93_BITS_34_TO_32__ETC___d373;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_35___d300, 1u);
      backing.DEF_dInst_93_BIT_35___d300 = DEF_dInst_93_BIT_35___d300;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_36___d363, 1u);
      backing.DEF_dInst_93_BIT_36___d363 = DEF_dInst_93_BIT_36___d363;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_37___d361, 1u);
      backing.DEF_dInst_93_BIT_37___d361 = DEF_dInst_93_BIT_37___d361;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_38___d359, 1u);
      backing.DEF_dInst_93_BIT_38___d359 = DEF_dInst_93_BIT_38___d359;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_39___d357, 1u);
      backing.DEF_dInst_93_BIT_39___d357 = DEF_dInst_93_BIT_39___d357;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298, 1u);
      backing.DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298 = DEF_dInst_93_BIT_6_94_OR_NOT_dInst_93_BITS_4_TO_3__ETC___d298;
      vcd_write_val(sim_hdl, num++, DEF_dInst_93_BIT_6___d294, 1u);
      backing.DEF_dInst_93_BIT_6___d294 = DEF_dInst_93_BIT_6___d294;
      vcd_write_val(sim_hdl, num++, DEF_dInst___d293, 40u);
      backing.DEF_dInst___d293 = DEF_dInst___d293;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port0__read____d630, 69u);
      backing.DEF_fromDmem_rv_port0__read____d630 = DEF_fromDmem_rv_port0__read____d630;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port1__read____d501, 69u);
      backing.DEF_fromDmem_rv_port1__read____d501 = DEF_fromDmem_rv_port1__read____d501;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port0__read____d626, 69u);
      backing.DEF_fromImem_rv_port0__read____d626 = DEF_fromImem_rv_port0__read____d626;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port1__read____d17, 69u);
      backing.DEF_fromImem_rv_port1__read____d17 = DEF_fromImem_rv_port1__read____d17;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port0__read____d634, 69u);
      backing.DEF_fromMMIO_rv_port0__read____d634 = DEF_fromMMIO_rv_port0__read____d634;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port1__read____d499, 69u);
      backing.DEF_fromMMIO_rv_port1__read____d499 = DEF_fromMMIO_rv_port1__read____d499;
      vcd_write_val(sim_hdl, num++, DEF_imm__h8562, 32u);
      backing.DEF_imm__h8562 = DEF_imm__h8562;
      vcd_write_val(sim_hdl, num++, DEF_lfh___d3, 32u);
      backing.DEF_lfh___d3 = DEF_lfh___d3;
      vcd_write_val(sim_hdl, num++, DEF_mem_business_89_BITS_5_TO_3___d490, 3u);
      backing.DEF_mem_business_89_BITS_5_TO_3___d490 = DEF_mem_business_89_BITS_5_TO_3___d490;
      vcd_write_val(sim_hdl, num++, DEF_mem_business_89_BIT_0___d498, 1u);
      backing.DEF_mem_business_89_BIT_0___d498 = DEF_mem_business_89_BIT_0___d498;
      vcd_write_val(sim_hdl, num++, DEF_mem_business___d489, 6u);
      backing.DEF_mem_business___d489 = DEF_mem_business___d489;
      vcd_write_val(sim_hdl, num++, DEF_rs1_val__h10449, 32u);
      backing.DEF_rs1_val__h10449 = DEF_rs1_val__h10449;
      vcd_write_val(sim_hdl, num++, DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339, 32u);
      backing.DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339 = DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d339;
      vcd_write_val(sim_hdl, num++, DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340, 30u);
      backing.DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340 = DEF_rv1_99_PLUS_IF_dInst_93_BIT_35_00_AND_IF_dInst_ETC___d340;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d15, 32u);
      backing.DEF_signed_0___d15 = DEF_signed_0___d15;
      vcd_write_val(sim_hdl, num++, DEF_starting__h4015, 1u);
      backing.DEF_starting__h4015 = DEF_starting__h4015;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port0__read____d349, 69u);
      backing.DEF_toDmem_rv_port0__read____d349 = DEF_toDmem_rv_port0__read____d349;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port1__read____d628, 69u);
      backing.DEF_toDmem_rv_port1__read____d628 = DEF_toDmem_rv_port1__read____d628;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port0__read____d4, 69u);
      backing.DEF_toImem_rv_port0__read____d4 = DEF_toImem_rv_port0__read____d4;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port1__read____d624, 69u);
      backing.DEF_toImem_rv_port1__read____d624 = DEF_toImem_rv_port1__read____d624;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port0__read____d346, 69u);
      backing.DEF_toMMIO_rv_port0__read____d346 = DEF_toMMIO_rv_port0__read____d346;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port1__read____d632, 69u);
      backing.DEF_toMMIO_rv_port1__read____d632 = DEF_toMMIO_rv_port1__read____d632;
      vcd_write_val(sim_hdl, num++, DEF_value__h10757, 32u);
      backing.DEF_value__h10757 = DEF_value__h10757;
      vcd_write_val(sim_hdl, num++, DEF_x__h11143, 48u);
      backing.DEF_x__h11143 = DEF_x__h11143;
      vcd_write_val(sim_hdl, num++, DEF_x__h8705, 12u);
      backing.DEF_x__h8705 = DEF_x__h8705;
      vcd_write_val(sim_hdl, num++, DEF_x__h8752, 12u);
      backing.DEF_x__h8752 = DEF_x__h8752;
      vcd_write_val(sim_hdl, num++, DEF_x__h8821, 13u);
      backing.DEF_x__h8821 = DEF_x__h8821;
      vcd_write_val(sim_hdl, num++, DEF_x__h8982, 21u);
      backing.DEF_x__h8982 = DEF_x__h8982;
      vcd_write_val(sim_hdl, num++, PORT_EN_getDReq, 1u);
      backing.PORT_EN_getDReq = PORT_EN_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_EN_getDResp, 1u);
      backing.PORT_EN_getDResp = PORT_EN_getDResp;
      vcd_write_val(sim_hdl, num++, PORT_EN_getIReq, 1u);
      backing.PORT_EN_getIReq = PORT_EN_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_EN_getIResp, 1u);
      backing.PORT_EN_getIResp = PORT_EN_getIResp;
      vcd_write_val(sim_hdl, num++, PORT_EN_getMMIOReq, 1u);
      backing.PORT_EN_getMMIOReq = PORT_EN_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_EN_getMMIOResp, 1u);
      backing.PORT_EN_getMMIOResp = PORT_EN_getMMIOResp;
      vcd_write_val(sim_hdl, num++, PORT_getDReq, 68u);
      backing.PORT_getDReq = PORT_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_getDResp_a, 68u);
      backing.PORT_getDResp_a = PORT_getDResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getIReq, 68u);
      backing.PORT_getIReq = PORT_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_getIResp_a, 68u);
      backing.PORT_getIResp_a = PORT_getIResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOReq, 68u);
      backing.PORT_getMMIOReq = PORT_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOResp_a, 68u);
      backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
    }
}

void MOD_mkmulticycle::vcd_prims(tVCDDumpType dt, MOD_mkmulticycle &backing)
{
  INST_commit_id.dump_VCD(dt, backing.INST_commit_id);
  INST_current_id.dump_VCD(dt, backing.INST_current_id);
  INST_dInst.dump_VCD(dt, backing.INST_dInst);
  INST_fresh_id.dump_VCD(dt, backing.INST_fresh_id);
  INST_fromDmem_rv.dump_VCD(dt, backing.INST_fromDmem_rv);
  INST_fromImem_rv.dump_VCD(dt, backing.INST_fromImem_rv);
  INST_fromMMIO_rv.dump_VCD(dt, backing.INST_fromMMIO_rv);
  INST_lfh.dump_VCD(dt, backing.INST_lfh);
  INST_mem_business.dump_VCD(dt, backing.INST_mem_business);
  INST_pc.dump_VCD(dt, backing.INST_pc);
  INST_retired.dump_VCD(dt, backing.INST_retired);
  INST_rf_0.dump_VCD(dt, backing.INST_rf_0);
  INST_rf_1.dump_VCD(dt, backing.INST_rf_1);
  INST_rf_10.dump_VCD(dt, backing.INST_rf_10);
  INST_rf_11.dump_VCD(dt, backing.INST_rf_11);
  INST_rf_12.dump_VCD(dt, backing.INST_rf_12);
  INST_rf_13.dump_VCD(dt, backing.INST_rf_13);
  INST_rf_14.dump_VCD(dt, backing.INST_rf_14);
  INST_rf_15.dump_VCD(dt, backing.INST_rf_15);
  INST_rf_16.dump_VCD(dt, backing.INST_rf_16);
  INST_rf_17.dump_VCD(dt, backing.INST_rf_17);
  INST_rf_18.dump_VCD(dt, backing.INST_rf_18);
  INST_rf_19.dump_VCD(dt, backing.INST_rf_19);
  INST_rf_2.dump_VCD(dt, backing.INST_rf_2);
  INST_rf_20.dump_VCD(dt, backing.INST_rf_20);
  INST_rf_21.dump_VCD(dt, backing.INST_rf_21);
  INST_rf_22.dump_VCD(dt, backing.INST_rf_22);
  INST_rf_23.dump_VCD(dt, backing.INST_rf_23);
  INST_rf_24.dump_VCD(dt, backing.INST_rf_24);
  INST_rf_25.dump_VCD(dt, backing.INST_rf_25);
  INST_rf_26.dump_VCD(dt, backing.INST_rf_26);
  INST_rf_27.dump_VCD(dt, backing.INST_rf_27);
  INST_rf_28.dump_VCD(dt, backing.INST_rf_28);
  INST_rf_29.dump_VCD(dt, backing.INST_rf_29);
  INST_rf_3.dump_VCD(dt, backing.INST_rf_3);
  INST_rf_30.dump_VCD(dt, backing.INST_rf_30);
  INST_rf_31.dump_VCD(dt, backing.INST_rf_31);
  INST_rf_4.dump_VCD(dt, backing.INST_rf_4);
  INST_rf_5.dump_VCD(dt, backing.INST_rf_5);
  INST_rf_6.dump_VCD(dt, backing.INST_rf_6);
  INST_rf_7.dump_VCD(dt, backing.INST_rf_7);
  INST_rf_8.dump_VCD(dt, backing.INST_rf_8);
  INST_rf_9.dump_VCD(dt, backing.INST_rf_9);
  INST_rv1.dump_VCD(dt, backing.INST_rv1);
  INST_rv2.dump_VCD(dt, backing.INST_rv2);
  INST_rvd.dump_VCD(dt, backing.INST_rvd);
  INST_squashed.dump_VCD(dt, backing.INST_squashed);
  INST_starting.dump_VCD(dt, backing.INST_starting);
  INST_state.dump_VCD(dt, backing.INST_state);
  INST_toDmem_rv.dump_VCD(dt, backing.INST_toDmem_rv);
  INST_toImem_rv.dump_VCD(dt, backing.INST_toImem_rv);
  INST_toMMIO_rv.dump_VCD(dt, backing.INST_toMMIO_rv);
}
