{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680058290856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680058290858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 22:51:30 2023 " "Processing started: Tue Mar 28 22:51:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680058290858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058290858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058290858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680058290988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680058290989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02.sv 2 2 " "Found 2 design units, including 2 entities, in source file 02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "02.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297189 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm " "Found entity 2: fsm" {  } { { "02.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058297189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_SECDED.sv 6 6 " "Found 6 design units, including 6 entities, in source file 00_SECDED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SECDEDdecoder " "Found entity 1: SECDEDdecoder" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297190 ""} { "Info" "ISGN_ENTITY_NAME" "2 makeSyndrome " "Found entity 2: makeSyndrome" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297190 ""} { "Info" "ISGN_ENTITY_NAME" "3 makeCorrect " "Found entity 3: makeCorrect" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297190 ""} { "Info" "ISGN_ENTITY_NAME" "4 makeGlobalParity " "Found entity 4: makeGlobalParity" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297190 ""} { "Info" "ISGN_ENTITY_NAME" "5 makeIs1BitErr " "Found entity 5: makeIs1BitErr" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297190 ""} { "Info" "ISGN_ENTITY_NAME" "6 makeIs2BitErr " "Found entity 6: makeIs2BitErr" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058297190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_library.sv 13 13 " "Found 13 design units, including 13 entities, in source file 00_library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift8Register " "Found entity 1: LeftShift8Register" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "2 Comparator " "Found entity 2: Comparator" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "3 MagComp " "Found entity 3: MagComp" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "4 Multiplexer " "Found entity 4: Multiplexer" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2to1 " "Found entity 5: Mux2to1" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "6 Decoder " "Found entity 6: Decoder" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "7 DFlipFlop " "Found entity 7: DFlipFlop" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "8 Register " "Found entity 8: Register" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "9 Counter " "Found entity 9: Counter" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "10 Synchronizer " "Found entity 10: Synchronizer" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "11 ShiftRegister_PIPO " "Found entity 11: ShiftRegister_PIPO" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "12 ShiftRegister_SIPO " "Found entity 12: ShiftRegister_SIPO" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""} { "Info" "ISGN_ENTITY_NAME" "13 BarrelShiftRegister " "Found entity 13: BarrelShiftRegister" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058297191 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 chipInterface.sv(239) " "Verilog HDL Expression warning at chipInterface.sv(239): truncated literal to match 3 bits" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1680058297192 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 chipInterface.sv(241) " "Verilog HDL Expression warning at chipInterface.sv(241): truncated literal to match 3 bits" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1680058297192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipInterface.sv 3 3 " "Found 3 design units, including 3 entities, in source file chipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipInterface " "Found entity 1: chipInterface" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297192 ""} { "Info" "ISGN_ENTITY_NAME" "2 interface_fsm " "Found entity 2: interface_fsm" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297192 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter_8 " "Found entity 3: Counter_8" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680058297192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058297192 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "curr_add chipInterface.sv(110) " "Verilog HDL error at chipInterface.sv(110): curr_add is not a constant" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 110 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1680058297193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680058297258 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 22:51:37 2023 " "Processing ended: Tue Mar 28 22:51:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680058297258 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680058297258 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680058297258 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058297258 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680058297840 ""}
