{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649821533598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649821533598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 22:45:33 2022 " "Processing started: Tue Apr 12 22:45:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649821533598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649821533598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649821533598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649821534091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separadorunidades.vhd 2 1 " "Found 2 design units, including 1 entities, in source file separadorunidades.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Separadorunidades-SepUnits " "Found design unit 1: Separadorunidades-SepUnits" {  } { { "SeparadorUnidades.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/SeparadorUnidades.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Separadorunidades " "Found entity 1: Separadorunidades" {  } { { "SeparadorUnidades.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/SeparadorUnidades.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649821534598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/divisorfrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/divisorfrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorDeFrecuencia-DivFrec " "Found design unit 1: DivisorDeFrecuencia-DivFrec" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534602 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrecuencia " "Found entity 1: DivisorDeFrecuencia" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649821534602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/decodificadordecimalnumerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/decodificadordecimalnumerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodifiadorDecimalNumerico-DecoDecNum " "Found design unit 1: DecodifiadorDecimalNumerico-DecoDecNum" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534606 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodifiadorDecimalNumerico " "Found entity 1: DecodifiadorDecimalNumerico" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649821534606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-ContArch " "Found design unit 1: Contador-ContArch" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/Contador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/Contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649821534610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649821534613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649821534613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica4 " "Elaborating entity \"Practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649821534656 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DivisorDeFrecuencia inst1 " "Block or symbol \"DivisorDeFrecuencia\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { { 176 248 408 256 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1649821534659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodifiadorDecimalNumerico DecodifiadorDecimalNumerico:Decodificador1 " "Elaborating entity \"DecodifiadorDecimalNumerico\" for hierarchy \"DecodifiadorDecimalNumerico:Decodificador1\"" {  } { { "Practica4.bdf" "Decodificador1" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { { 8 824 1008 184 "Decodificador1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649821534670 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaVector\[6\] DecodificadorDecimalNumerico.vhd(26) " "Inferred latch for \"salidaVector\[6\]\" at DecodificadorDecimalNumerico.vhd(26)" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649821534671 "|Practica4|DecodifiadorDecimalNumerico:Decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaVector\[5\] DecodificadorDecimalNumerico.vhd(26) " "Inferred latch for \"salidaVector\[5\]\" at DecodificadorDecimalNumerico.vhd(26)" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649821534671 "|Practica4|DecodifiadorDecimalNumerico:Decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaVector\[4\] DecodificadorDecimalNumerico.vhd(26) " "Inferred latch for \"salidaVector\[4\]\" at DecodificadorDecimalNumerico.vhd(26)" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649821534671 "|Practica4|DecodifiadorDecimalNumerico:Decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaVector\[3\] DecodificadorDecimalNumerico.vhd(26) " "Inferred latch for \"salidaVector\[3\]\" at DecodificadorDecimalNumerico.vhd(26)" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649821534671 "|Practica4|DecodifiadorDecimalNumerico:Decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaVector\[2\] DecodificadorDecimalNumerico.vhd(26) " "Inferred latch for \"salidaVector\[2\]\" at DecodificadorDecimalNumerico.vhd(26)" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649821534671 "|Practica4|DecodifiadorDecimalNumerico:Decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaVector\[1\] DecodificadorDecimalNumerico.vhd(26) " "Inferred latch for \"salidaVector\[1\]\" at DecodificadorDecimalNumerico.vhd(26)" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649821534671 "|Practica4|DecodifiadorDecimalNumerico:Decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaVector\[0\] DecodificadorDecimalNumerico.vhd(26) " "Inferred latch for \"salidaVector\[0\]\" at DecodificadorDecimalNumerico.vhd(26)" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649821534671 "|Practica4|DecodifiadorDecimalNumerico:Decodificador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Separadorunidades Separadorunidades:DivisorUnidades " "Elaborating entity \"Separadorunidades\" for hierarchy \"Separadorunidades:DivisorUnidades\"" {  } { { "Practica4.bdf" "DivisorUnidades" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { { 176 600 792 288 "DivisorUnidades" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649821534675 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempValue SeparadorUnidades.vhd(18) " "VHDL Process Statement warning at SeparadorUnidades.vhd(18): signal \"tempValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeparadorUnidades.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/SeparadorUnidades.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649821534677 "|Practica4|Separadorunidades:DivisorUnidades"}
{ "Error" "EVRFX_VHDL_NONCONST_REAL_TYPES_UNSUPPORTED" "SeparadorUnidades.vhd(18) " "VHDL Unsupported Feature error at SeparadorUnidades.vhd(18): cannot synthesize non-constant real objects or values" {  } { { "SeparadorUnidades.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/SeparadorUnidades.vhd" 18 0 0 } }  } 0 10414 "VHDL Unsupported Feature error at %1!s!: cannot synthesize non-constant real objects or values" 0 0 "Quartus II" 0 -1 1649821534677 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"/\" SeparadorUnidades.vhd(18) " "VHDL Operator error at SeparadorUnidades.vhd(18): failed to evaluate call to operator \"\"/\"\"" {  } { { "SeparadorUnidades.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/SeparadorUnidades.vhd" 18 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649821534677 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "X math_real.vhd(1966) " "VHDL error at math_real.vhd(1966): formal port or parameter \"X\" must have actual or default value" {  } { { "ieee/math_real.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/math_real.vhd" 1966 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1649821534677 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "FLOOR SeparadorUnidades.vhd(18) " "VHDL Subprogram error at SeparadorUnidades.vhd(18):  failed to elaborate call to subprogram \"FLOOR\"" {  } { { "SeparadorUnidades.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/SeparadorUnidades.vhd" 18 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649821534678 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Separadorunidades:DivisorUnidades " "Can't elaborate user hierarchy \"Separadorunidades:DivisorUnidades\"" {  } { { "Practica4.bdf" "DivisorUnidades" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { { 176 600 792 288 "DivisorUnidades" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649821534678 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649821534789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 22:45:34 2022 " "Processing ended: Tue Apr 12 22:45:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649821534789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649821534789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649821534789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649821534789 ""}
