// (C) 2001-2025 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License Subscription 
// Agreement, Altera IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


//------------------------------------------------------------
// Copyright 2023 Intel Corporation.
//
// THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE
// COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
// OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
// EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//------------------------------------------------------------
///////////////////////////////////////////////////////////////////////
// 
// $Date: 2012-03-21 
// $Revision: 1 
//------------------------------------------------------------
// fifo_vcd - This block implements a generic FIFO which supports both synchronous and asynchronous FIFO.

//`timescale 1ns / 1ps

// `define SINGLE_CLK_FIFO
module avst4to1_ss_fifo_vcd #(
    parameter SYNC                  = 0,      //'1' value means synchronous FIFO, '0' value means asynchronous FIFO
                                              //When synchronous, user should write clock value only to wr_clock.                          
    parameter IN_DATAWIDTH          = 10,     //input data length. in asymmetric FIFO the input to output ratio should be an integer.      
    parameter OUT_DATAWIDTH         = 10,     //output data length.in asymmetric FIFO the input to output ratio should be an integer.      
    parameter ADDRWIDTH             = 8,      //2^ADDRWIDTH=FIFO depth. sets ram dimensions according to max(IN_DATAWIDTH,OUT_DATAWIDTH)   
    parameter FULL_DURING_RST       = 1,      //'1' value means that full flag is high during reset, '0' value means that full flag is low during reset.
    parameter FWFT_ENABLE           = 1,      //when FWFT_ENABLE mode,user should sample the output data with synchronized reset.
                                              // 1 = showahead mode; 0 = normal mode.
    parameter FREQ_IMPROVE          = 1,      // in order to improve design frequency, user should set this parameter to '1' value.Note: use this parameter only when truly necessary.
    parameter RD_PIPE               = 1,
    parameter USE_ASYNC_RST         = 0,      // when clock is not availible during reset must set to 1
    parameter RAM_TYPE              = "M20K",//"MLAB", // "AUTO" or "MLAB" or "M20K".
    parameter UOFLOW_CHECKING       = "ON"    // "ON" = under/over flow checking; "OFF" = n0 under/over flow checking
    )
    
    (
    input  logic                    rst                 , //During reset and 4 cycles afterwards, no rd_en nor wr_en operations are allowed.
                                                          //Reset signal should be asserted for four cycles of rd_clock.
    input  logic                    wr_clock            , 
    input  logic                    rd_clock            , 
    input  logic                    wr_en               , 
    input  logic                    rd_en               , 
    input  logic[IN_DATAWIDTH-1:0]  din                 , 
    input  logic[ADDRWIDTH-1:0]     prog_full_offset    , //functional only for symmetric case
    input  logic[ADDRWIDTH-1:0]     prog_empty_offset   , //functional only for symmetric case
                                      //In order to prevent option of changing offset during a FIFO operation, 
                                      //insert offset values to each instantiation when mapping.
    output logic                    full                ,
    output logic                    empty               ,
    output logic[OUT_DATAWIDTH-1:0] dout                ,
    output logic                    prog_full           ,
    output logic                    prog_empty          ,
    output logic                    underflow           ,
    output logic                    overflow            ,
    output logic[ADDRWIDTH-1:0]     word_cnt_rd_side    ,  //functional only for symmetric case
    output logic[ADDRWIDTH-1:0]     word_cnt_wr_side       //functional only for symmetric case
);

localparam FIFO_WIDTH = (IN_DATAWIDTH < OUT_DATAWIDTH) ? OUT_DATAWIDTH : IN_DATAWIDTH;
localparam FWFT_ENABLE_I = (IN_DATAWIDTH > OUT_DATAWIDTH) ? 1 : FWFT_ENABLE;
localparam FIFO_DEPTH = 2**ADDRWIDTH;
localparam SHOWAHEAD = FWFT_ENABLE_I == 1 ? "ON" : "OFF";  // "ON" = showahead mode; "OFF" = normal mode.

localparam CLKS_SYNC = SYNC==1 ? "TRUE" : "FALSE";
localparam SYNC_DELAYPIPE = SYNC==1 ? 3 : 5;

localparam REG_RAM_OUT = SHOWAHEAD=="ON" ? "OFF" : "ON";

localparam INT_PROG_EMPTY = FIFO_DEPTH/4;
localparam INT_PROG_FULL  = (FIFO_DEPTH*3)/4;

logic aclr;
logic [3:0] sclr;

logic wr_clk;
logic rd_clk;

    logic                    wr_en_reg  ; 
    logic                    rd_en_reg ;  
    logic[IN_DATAWIDTH-1:0]  din_reg ;   
    logic[IN_DATAWIDTH-1:0]  dout_wire ;   
    logic                    empty_wire;

    always@(posedge wr_clk) begin
        wr_en_reg <= wr_en ;
        din_reg <= din;
    end


    if(RD_PIPE == 0)begin
    assign rd_en_reg = rd_en ;
    end
    else begin
    always@(posedge rd_clk) begin
        rd_en_reg <= rd_en ;
    end
    end

dcfifo dcfifo_component
 (
 .data (din),
 .rdclk (rd_clk),
 .rdreq (rd_en_reg),
 .wrclk (wr_clk),
 .wrreq (wr_en),
 .q (dout),
 .rdempty (empty),
 .rdusedw (word_cnt_rd_side),
 .wrfull (full),
 .wrusedw (word_cnt_wr_side),
 .aclr (aclr),
 .rdfull (),
 .wrempty ()
 );
 defparam
  dcfifo_component.enable_ecc  = "FALSE",
  dcfifo_component.add_usedw_msb_bit = "OFF",
  dcfifo_component.lpm_widthu = ADDRWIDTH,
 
 dcfifo_component.clocks_are_synchronized = CLKS_SYNC,
 dcfifo_component.intended_device_family = "Agilex",
 dcfifo_component.lpm_hint  = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE",
 dcfifo_component.ram_block_type = RAM_TYPE,
 dcfifo_component.lpm_numwords = FIFO_DEPTH,
 dcfifo_component.lpm_showahead = SHOWAHEAD,
 dcfifo_component.lpm_type = "dcfifo",
 dcfifo_component.lpm_width = FIFO_WIDTH,
 dcfifo_component.overflow_checking = UOFLOW_CHECKING,
 dcfifo_component.read_aclr_synch = "OFF",
 dcfifo_component.rdsync_delaypipe = SYNC_DELAYPIPE,
 dcfifo_component.underflow_checking = UOFLOW_CHECKING,
 dcfifo_component.write_aclr_synch = "OFF",
 dcfifo_component.wrsync_delaypipe = SYNC_DELAYPIPE,
 dcfifo_component.use_eab = "ON";

assign aclr = sclr[3];

assign wr_clk = wr_clock;					
assign rd_clk = (SYNC) ? wr_clock : rd_clock;			

assign prog_empty = word_cnt_rd_side <= prog_empty_offset;
assign prog_full  = word_cnt_wr_side >= prog_full_offset;


always @(posedge wr_clock or posedge rst)
begin
  if (rst)
    sclr[3:0] <= 4'hf;
  else
    sclr[3:0] <= {sclr[2:0], 1'd0};
end

// synthesis translate_off

if (IN_DATAWIDTH < OUT_DATAWIDTH)
begin
    always_comb
    begin
      assert_ratio_error : assert ( OUT_DATAWIDTH % IN_DATAWIDTH == 0 ) 
        else $error("failed: invalid ratio! ratio should be integer (remainder is not allowed)");
    end
end
else
begin
  if (IN_DATAWIDTH > OUT_DATAWIDTH)
  begin
    always_comb                                                                
    begin                                                                      
      assert_ratio_error : assert ( IN_DATAWIDTH % OUT_DATAWIDTH == 0 ) 
      else $error("failed: invalid ratio! ratio should be integer (remainder is not allowed)");
    end
  end
  else 
  begin
    
  end
end
//synthesis translate_on


endmodule      
`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "Gd3PNp/iCETomoI9T1qvTChS8QuNFJZzO4eBvfSMqCLVG9p14eDumXsFafak07C6pZJXw+Wpp/gh95jJ0LIau2GKkOPLYCo56vyEKZm8PMuLWqK8GLNgCekxjiDj3dWEnN5Kk4zUngtPFDNjwRwtq9nKCpPC8njXPwAdyW5/vB4oVDjMG6pTmfsd//bEscm1c/XG+qembdsS7rDUD4s6PD5MWe/og3Q7wWr8EVl6O4ltJZKV/tgXFZCaRdtutb3aGIbvSc4OFtMZoJewOHcnNcYAbrvavj8yDJANpU2Xmyu93y2c6BkMvgTC4uMwFJ9s2LvSO9SuQ8eAgX+o4cNjWeZc0H/ay7AYAad5ic+dDgPsDgWH23KYC5MoDnW2FRP9S+74B2DEJQmlFUj5V+71+CGMaegUx4XKKs7oMUv5ABRQR/IHtLWdvKbGKwshfp/GmYQdRlQUVz5O7yRn0Q1ldewLPkNkv1+Mfh68F8biGxb21N/x7Z+uF20y0cjJNh9zorAWnQjuqzzpq0k9Vd2FkehTGq2/CaxxWtu0Ta6wt4kpU5SFCaHuJw9YwwRtPPz/2qiWPjodaAIT/cxAIKW2DyD1mjWruYgUl5Uv4OAB/jBX5B2sLfSZZDjjF+NQenhO5oH1Jp3N9zXP0I3qtXZMC1nBrdeXiNBCHQ36vz4+CWuEBZCja9uGVfz3kbAG1xEItFVW4BziJVOig2JqPXvu3oIMmT149kDq7lV9g9tUTbPOyquFQ4rugpzlYgsn7gT6Tir07tK8k2muhN7corUL9TcHnJdnGSuqKl1JkEKT7GhzDRhS7zP5X0rhtqOAsEzbC7KgqaMcyHcw0Z6WFbLEeAlyA7X0ZIJKEVwTpywkEouMrH3X5alSSF/qItTElDZokPNilrNyYjsTGJQKVIrrCYBf0pmVhvZcvXvq/eaSz3r7KvFPBKjXU1Ry5fZ7WKaCHR1E9zGzKiPeJtWLF0U/F3BVdf9IIqay77+xigU5p/WZICjaN0jaaQ5nRmhLO0Tv"
`endif