#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  6 12:23:12 2019
# Process ID: 15564
# Current directory: C:/Users/uldrensov/Desktop/COMPE470L_PROJ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2420 C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.xpr
# Log file: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/vivado.log
# Journal file: C:/Users/uldrensov/Desktop/COMPE470L_PROJ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
create_bd_cell -type module -reference MAIN_LOGIC MAIN_LOGIC_0
create_bd_cell -type module -reference VAL VAL_0
create_bd_cell -type module -reference BTNS BTNS_0
save_bd_design
create_bd_cell -type module -reference MAIN_LOGIC MAIN_LOGIC_0
delete_bd_objs [get_bd_cells MAIN_LOGIC_0]
create_bd_cell -type module -reference MAIN_LOGIC MAIN_LOGIC_0
connect_bd_net [get_bd_pins MAIN_LOGIC_0/DB_CLK] [get_bd_pins BTNS_0/DB_CLK]
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins MAIN_LOGIC_0/CLK]
connect_bd_net [get_bd_pins BTNS_0/b0] [get_bd_pins MAIN_LOGIC_0/b0]
connect_bd_net [get_bd_pins BTNS_0/b1] [get_bd_pins MAIN_LOGIC_0/b1]
connect_bd_net [get_bd_pins BTNS_0/b2] [get_bd_pins MAIN_LOGIC_0/b2]
connect_bd_net [get_bd_pins BTNS_0/b3] [get_bd_pins MAIN_LOGIC_0/b3]
startgroup
make_bd_pins_external  [get_bd_pins MAIN_LOGIC_0/PL_LED_G]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MAIN_LOGIC_0/PL_LED_R]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins BTNS_0/ARDUINO_A1] [get_bd_pins BTNS_0/ARDUINO_A0] [get_bd_pins BTNS_0/ARDUINO_A2] [get_bd_pins BTNS_0/ARDUINO_A3]
endgroup
save_bd_design
update_module_reference {design_1_MAIN_LOGIC_0_0 design_1_MAIN_LOGIC_0_1}
update_module_reference design_1_VAL_0_0
connect_bd_net [get_bd_pins MAIN_LOGIC_0/DRIVE2] [get_bd_pins VAL_0/digit2]
connect_bd_net [get_bd_pins MAIN_LOGIC_0/DRIVE4] [get_bd_pins VAL_0/digit4]
connect_bd_net [get_bd_pins MAIN_LOGIC_0/LFSR_FINAL] [get_bd_pins VAL_0/LFSR_FINAL]
connect_bd_net [get_bd_pins MAIN_LOGIC_0/USER_IN] [get_bd_pins VAL_0/USER_IN]
regenerate_bd_layout
validate_bd_design
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/ARDUINO_IO6]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/ARDUINO_IO10] [get_bd_pins VAL_0/ARDUINO_IO11] [get_bd_pins VAL_0/ARDUINO_IO12] [get_bd_pins VAL_0/ARDUINO_IO13]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/PMOD1_D1_P] [get_bd_pins VAL_0/PMOD1_D3_N] [get_bd_pins VAL_0/PMOD2_D1_N] [get_bd_pins VAL_0/PMOD2_D0_P]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/PMOD1_D0_N] [get_bd_pins VAL_0/PMOD2_D1_P] [get_bd_pins VAL_0/PMOD2_D0_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/ARDUINO_IO3] [get_bd_pins VAL_0/ARDUINO_IO4] [get_bd_pins VAL_0/PMOD1_D0_P] [get_bd_pins VAL_0/PMOD1_D1_N] [get_bd_pins VAL_0/ARDUINO_IO0] [get_bd_pins VAL_0/ARDUINO_IO1] [get_bd_pins VAL_0/ARDUINO_IO2] [get_bd_pins VAL_0/ARDUINO_IO5]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
generate_target all [get_files  C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_VAL_0_0_synth_1 design_1_BTNS_0_0_synth_1 design_1_MAIN_LOGIC_0_1_synth_1}
export_simulation -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.ip_user_files -ipstatic_source_dir C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/modelsim} {questa=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/questa} {riviera=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/riviera} {activehdl=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
startgroup
place_ports ARDUINO_A0_0 F14
set_property is_loc_fixed true [get_ports [list  ARDUINO_A0_0]]
endgroup
startgroup
place_ports ARDUINO_A1_0 F13
set_property is_loc_fixed true [get_ports [list  ARDUINO_A1_0]]
endgroup
startgroup
place_ports ARDUINO_A2_0 F12
set_property is_loc_fixed true [get_ports [list  ARDUINO_A2_0]]
endgroup
startgroup
place_ports ARDUINO_A3_0 E13
set_property is_loc_fixed true [get_ports [list  ARDUINO_A3_0]]
endgroup
startgroup
place_ports ARDUINO_IO0_0 R8
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO0_0]]
endgroup
startgroup
place_ports ARDUINO_IO13_0 P11
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO13_0]]
endgroup
startgroup
place_ports PMOD1_D0_N_0 M15
set_property is_loc_fixed true [get_ports [list  PMOD1_D0_N_0]]
endgroup
startgroup
place_ports ARDUINO_IO13_0 P11
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO13_0]]
endgroup
startgroup
place_ports ARDUINO_IO0_0 R8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO0_0]]
endgroup
startgroup
place_ports ARDUINO_IO1_0 P8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO1_0]]
endgroup
startgroup
place_ports ARDUINO_IO2_0 P9
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO2_0]]
endgroup
startgroup
place_ports ARDUINO_IO3_0 R7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO3_0]]
endgroup
startgroup
place_ports ARDUINO_IO4_0 N7
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO4_0]]
endgroup
startgroup
place_ports ARDUINO_IO10_0 M10
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO10_0]]
endgroup
startgroup
place_ports ARDUINO_IO12_0 R11
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO12_0]]
endgroup
startgroup
place_ports PL_LED_R_0 E12
set_property is_loc_fixed true [get_ports [list  PL_LED_R_0]]
endgroup
startgroup
place_ports ARDUINO_IO12_0 R11
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO12_0]]
endgroup
startgroup
place_ports ARDUINO_IO10_0 M10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO10_0]]
endgroup
startgroup
place_ports ARDUINO_IO4_0 N7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO4_0]]
endgroup
startgroup
place_ports ARDUINO_IO5_0 R10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO5_0]]
endgroup
startgroup
place_ports ARDUINO_IO6_0 P10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO6_0]]
endgroup
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO11_0]]
startgroup
place_ports PL_LED_G_0 E13
set_property is_loc_fixed false [get_ports [list  PL_LED_G_0]]
endgroup
startgroup
place_ports PMOD1_D0_P_0 L15
set_property is_loc_fixed true [get_ports [list  PMOD1_D0_P_0]]
endgroup
startgroup
place_ports PMOD1_D1_N_0 M14
set_property is_loc_fixed true [get_ports [list  PMOD1_D1_N_0]]
endgroup
startgroup
place_ports PMOD1_D1_P_0 L14
set_property is_loc_fixed true [get_ports [list  PMOD1_D1_P_0]]
endgroup
startgroup
place_ports PMOD1_D3_N_0 N14
set_property is_loc_fixed true [get_ports [list  PMOD1_D3_N_0]]
endgroup
startgroup
place_ports PMOD2_D0_N_0 P14
set_property is_loc_fixed true [get_ports [list  PMOD2_D0_N_0]]
endgroup
startgroup
place_ports PMOD2_D0_P_0 P13
set_property is_loc_fixed true [get_ports [list  PMOD2_D0_P_0]]
endgroup
startgroup
place_ports PMOD2_D1_N_0 N12
set_property is_loc_fixed true [get_ports [list  PMOD2_D1_N_0]]
endgroup
startgroup
place_ports PMOD2_D1_P_0 N11
set_property is_loc_fixed true [get_ports [list  PMOD2_D1_P_0]]
endgroup
set_property target_constrs_file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc [current_fileset -constrset]
save_constraints -force
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D1_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D1_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D0_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D0_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D3_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D1_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D1_N_0]]
set_property iostandard LVCMOS25 [get_ports [list PMOD1_D0_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D0_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D0_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PL_LED_R_0]]
set_property iostandard LVCMOS33 [get_ports [list PL_LED_G_0]]
save_constraints -force
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO13_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO12_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO11_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO10_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO6_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO5_0]]
set_property iostandard LVCMOS25 [get_ports [list ARDUINO_IO4_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO4_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO3_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO2_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO1_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO0_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A0_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A0_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A1_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A1_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A2_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A2_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A3_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A3_0]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property is_loc_fixed true [get_ports [list  PL_LED_G_0]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
update_module_reference design_1_MAIN_LOGIC_0_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
update_module_reference design_1_MAIN_LOGIC_0_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
