{
  "Top": "matrix_multiply",
  "RtlTop": "matrix_multiply",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrix_multiply_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "A_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "A_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "B_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "B_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "C_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrix_multiply"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8388608",
    "Latency": "8388611"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_multiply",
    "Version": "1.0",
    "DisplayName": "Matrix_multiply",
    "Revision": "2113606070",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrix_multiply_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/mat_mult.cpp",
      "..\/..\/..\/mat_mult.hpp"
    ],
    "TestBench": ["..\/..\/..\/tb_mat_mult.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrix_multiply_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/matrix_multiply_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/matrix_multiply.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrix_multiply_flow_control_loop_pipe.v",
      "impl\/verilog\/matrix_multiply_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/matrix_multiply.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrix_multiply.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "A_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "262144",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "A_Addr_A": "ADDR",
        "A_EN_A": "EN",
        "A_WEN_A": "WE",
        "A_Din_A": "DIN",
        "A_Dout_A": "DOUT",
        "A_Clk_A": "CLK",
        "A_Rst_A": "RST"
      },
      "ports": [
        "A_Addr_A",
        "A_Clk_A",
        "A_Din_A",
        "A_Dout_A",
        "A_EN_A",
        "A_Rst_A",
        "A_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "A_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "262144",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "A_Addr_B": "ADDR",
        "A_EN_B": "EN",
        "A_WEN_B": "WE",
        "A_Din_B": "DIN",
        "A_Dout_B": "DOUT",
        "A_Clk_B": "CLK",
        "A_Rst_B": "RST"
      },
      "ports": [
        "A_Addr_B",
        "A_Clk_B",
        "A_Din_B",
        "A_Dout_B",
        "A_EN_B",
        "A_Rst_B",
        "A_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "B_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "262144",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "B_Addr_A": "ADDR",
        "B_EN_A": "EN",
        "B_WEN_A": "WE",
        "B_Din_A": "DIN",
        "B_Dout_A": "DOUT",
        "B_Clk_A": "CLK",
        "B_Rst_A": "RST"
      },
      "ports": [
        "B_Addr_A",
        "B_Clk_A",
        "B_Din_A",
        "B_Dout_A",
        "B_EN_A",
        "B_Rst_A",
        "B_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "B_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "262144",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "B_Addr_B": "ADDR",
        "B_EN_B": "EN",
        "B_WEN_B": "WE",
        "B_Din_B": "DIN",
        "B_Dout_B": "DOUT",
        "B_Clk_B": "CLK",
        "B_Rst_B": "RST"
      },
      "ports": [
        "B_Addr_B",
        "B_Clk_B",
        "B_Din_B",
        "B_Dout_B",
        "B_EN_B",
        "B_Rst_B",
        "B_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "C_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "C_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "262144",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "C_Addr_A": "ADDR",
        "C_EN_A": "EN",
        "C_WEN_A": "WE",
        "C_Din_A": "DIN",
        "C_Dout_A": "DOUT",
        "C_Clk_A": "CLK",
        "C_Rst_A": "RST"
      },
      "ports": [
        "C_Addr_A",
        "C_Clk_A",
        "C_Din_A",
        "C_Dout_A",
        "C_EN_A",
        "C_Rst_A",
        "C_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "A_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "A_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "A_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "A_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "A_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "A_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "A_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "A_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "A_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "A_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "A_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "A_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "A_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "B_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "B_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "B_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "B_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "B_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "B_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "B_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "B_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "B_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "B_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "B_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "B_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "B_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "B_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "C_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "C_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "C_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "C_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "C_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "C_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "C_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrix_multiply",
      "BindInstances": "add_ln10_fu_5198_p2 select_ln10_fu_5204_p3 i_fu_5212_p3 add_ln16_fu_5259_p2 add_ln16_1_fu_5326_p2 add_ln16_2_fu_5373_p2 add_ln16_3_fu_5418_p2 add_ln16_4_fu_5465_p2 add_ln16_5_fu_5511_p2 add_ln16_6_fu_5596_p2 add_ln16_7_fu_5643_p2 add_ln16_8_fu_5689_p2 add_ln16_9_fu_5741_p2 add_ln16_10_fu_5787_p2 add_ln16_11_fu_5952_p2 add_ln16_12_fu_5999_p2 add_ln16_13_fu_6045_p2 add_ln16_14_fu_6097_p2 add_ln16_15_fu_6143_p2 add_ln16_16_fu_6189_p2 add_ln16_17_fu_6235_p2 add_ln16_18_fu_6281_p2 add_ln16_19_fu_6327_p2 add_ln16_20_fu_6652_p2 add_ln16_21_fu_6699_p2 add_ln16_22_fu_6745_p2 add_ln16_23_fu_6824_p2 add_ln16_24_fu_6870_p2 add_ln16_25_fu_6916_p2 add_ln16_26_fu_6962_p2 add_ln16_27_fu_7008_p2 add_ln16_28_fu_7054_p2 add_ln16_29_fu_7100_p2 add_ln16_30_fu_7152_p2 add_ln16_31_fu_7203_p2 add_ln16_32_fu_7249_p2 add_ln16_33_fu_7295_p2 add_ln16_34_fu_7341_p2 add_ln16_35_fu_7387_p2 add_ln16_36_fu_7433_p2 add_ln16_37_fu_8090_p2 add_ln16_38_fu_8137_p2 add_ln16_39_fu_8183_p2 add_ln16_40_fu_8261_p2 add_ln16_41_fu_8307_p2 add_ln16_42_fu_8353_p2 add_ln16_43_fu_8399_p2 add_ln16_44_fu_8445_p2 add_ln16_45_fu_8491_p2 add_ln16_46_fu_8537_p2 add_ln16_47_fu_8583_p2 add_ln16_48_fu_8629_p2 add_ln16_49_fu_8675_p2 add_ln16_50_fu_8721_p2 add_ln16_51_fu_8767_p2 add_ln16_52_fu_8813_p2 add_ln16_53_fu_8859_p2 add_ln16_54_fu_8905_p2 add_ln16_55_fu_8957_p2 add_ln16_56_fu_9019_p2 add_ln16_57_fu_9065_p2 add_ln16_58_fu_9111_p2 add_ln16_59_fu_9157_p2 add_ln16_60_fu_9203_p2 add_ln16_61_fu_9249_p2 add_ln16_62_fu_9295_p2 add_ln16_63_fu_9341_p2 add_ln16_64_fu_9387_p2 add_ln16_65_fu_9433_p2 add_ln16_66_fu_9479_p2 add_ln16_67_fu_9525_p2 add_ln16_68_fu_9571_p2 add_ln16_69_fu_9617_p2 xor_ln16_fu_10968_p2 add_ln19_fu_9627_p2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4989_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 grp_fu_4983_p2 j_fu_9631_p2 add_ln10_1_fu_10989_p2 icmp_ln11_fu_9636_p2 icmp_ln10_fu_10995_p2"
    },
    "Info": {"matrix_multiply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrix_multiply": {
        "Latency": {
          "LatencyBest": "8388611",
          "LatencyAvg": "8388611",
          "LatencyWorst": "8388611",
          "PipelineII": "8388608",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.760"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1_VITIS_LOOP_11_2",
            "TripCount": "65536",
            "Latency": "8388609",
            "PipelineII": "128",
            "PipelineDepth": "130"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "2160",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "7197",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-17 10:50:14 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
