INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ha/Desktop/2015410079이준경project_uart/project_uart.srcs/sources_1/new/uart_netlist_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_netlist_my
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ha/Desktop/2015410079이준경project_uart/project_uart.srcs/sources_1/new/uart_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_netlist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ha/Desktop/2015410079이준경project_uart/project_uart.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ha/Desktop/2015410079이준경project_uart/project_uart.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
