+===============================+===============================+===========================================================================================================================================================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                                                                                                                                                       |
+===============================+===============================+===========================================================================================================================================================================================+
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]  |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]  |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[0]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[23]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[16]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[21]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[22]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[9]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[7]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[11]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[19]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[10]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[5]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[6]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[4]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[15]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[3]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[8]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[2]/D                                                                                                                                           |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[12]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[20]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[13]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[17]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[14]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[18]/D                                                                                                                                          |
| clk_out2_design_1_clk_wiz_0_0 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/NeoPixel_0/U0/comb_proc.GRB_reg[1]/D                                                                                                                                           |
+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
