Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Aug 23 23:21:15 2023
| Host         : Nathan_Macbook running 64-bit major release  (build 9200)
| Command      : report_drc -file config_mpsoc_wrapper_drc_routed.rpt -pb config_mpsoc_wrapper_drc_routed.pb -rpx config_mpsoc_wrapper_drc_routed.rpx
| Design       : config_mpsoc_wrapper
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 771
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 771        |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_reg[31]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_reg[31]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_tmp_reg[30]_i_2__19_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_tmp_reg[30]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_tmp_reg[30]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/abs_x_reg[31]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/abs_x_reg[31]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_reg[31]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_reg[31]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_tmp_reg[30]_i_2__18_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_tmp_reg[30]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_tmp_reg[30]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/abs_x_reg[31]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/abs_x_reg[31]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_reg[31]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_reg[31]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_tmp_reg[30]_i_2__17_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_tmp_reg[30]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_tmp_reg[30]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/abs_x_reg[31]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/abs_x_reg[31]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_reg[31]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_reg[31]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_tmp_reg[30]_i_2__16_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_tmp_reg[30]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_tmp_reg[30]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/abs_x_reg[31]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/abs_x_reg[31]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_reg[31]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_reg[31]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_tmp_reg[30]_i_2__15_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_tmp_reg[30]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_tmp_reg[30]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/abs_x_reg[31]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/abs_x_reg[31]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_reg[31]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_reg[31]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_tmp_reg[30]_i_2__14_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_tmp_reg[30]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_tmp_reg[30]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/abs_x_reg[31]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/abs_x_reg[31]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_reg[31]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_reg[31]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_tmp_reg[30]_i_2__13_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_tmp_reg[30]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_tmp_reg[30]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/abs_x_reg[31]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/abs_x_reg[31]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_reg[31]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_reg[31]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_tmp_reg[30]_i_2__22_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_tmp_reg[30]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_tmp_reg[30]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/abs_x_reg[31]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/abs_x_reg[31]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_reg[31]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_reg[31]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_tmp_reg[30]_i_2__12_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_tmp_reg[30]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_tmp_reg[30]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/abs_x_reg[31]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/abs_x_reg[31]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_reg[31]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_reg[31]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_tmp_reg[30]_i_2__11_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_tmp_reg[30]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_tmp_reg[30]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/abs_x_reg[31]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/abs_x_reg[31]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_reg[31]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_reg[31]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_tmp_reg[30]_i_2__10_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_tmp_reg[30]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_tmp_reg[30]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/abs_x_reg[31]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/abs_x_reg[31]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_reg[31]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_reg[31]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_tmp_reg[30]_i_2__9_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_tmp_reg[30]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_tmp_reg[30]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/abs_x_reg[31]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/abs_x_reg[31]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_reg[31]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_reg[31]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_tmp_reg[30]_i_2__8_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_tmp_reg[30]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_tmp_reg[30]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/abs_x_reg[31]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/abs_x_reg[31]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_reg[31]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_reg[31]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_tmp_reg[30]_i_2__7_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_tmp_reg[30]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_tmp_reg[30]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/abs_x_reg[31]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/abs_x_reg[31]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_reg[31]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_reg[31]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_tmp_reg[30]_i_2__6_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_tmp_reg[30]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_tmp_reg[30]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/abs_x_reg[31]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/abs_x_reg[31]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_reg[31]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_reg[31]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_tmp_reg[30]_i_2__5_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_tmp_reg[30]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_tmp_reg[30]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/abs_x_reg[31]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/abs_x_reg[31]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_reg[31]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_reg[31]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_tmp_reg[30]_i_2__4_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_tmp_reg[30]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_tmp_reg[30]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/abs_x_reg[31]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/abs_x_reg[31]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_reg[31]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_reg[31]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_tmp_reg[30]_i_2__3_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_tmp_reg[30]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_tmp_reg[30]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/abs_x_reg[31]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/abs_x_reg[31]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_reg[31]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_reg[31]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_tmp_reg[30]_i_2__21_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_tmp_reg[30]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_tmp_reg[30]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/abs_x_reg[31]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/abs_x_reg[31]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_reg[31]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_reg[31]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_tmp_reg[30]_i_2__2_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_tmp_reg[30]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_tmp_reg[30]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/abs_x_reg[31]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/abs_x_reg[31]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_reg[31]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_reg[31]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_tmp_reg[30]_i_2__1_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_tmp_reg[30]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_tmp_reg[30]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/abs_x_reg[31]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/abs_x_reg[31]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_reg[31]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_reg[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_tmp_reg[30]_i_2__0_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_tmp_reg[30]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_tmp_reg[30]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/abs_x_reg[31]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/abs_x_reg[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_reg[31]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_tmp_reg[30]_i_2_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_tmp_reg[30]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_tmp_reg[30]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/abs_x_reg[31]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/abs_x_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_reg[31]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_reg[31]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_tmp_reg[30]_i_2__20_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_tmp_reg[30]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_tmp_reg[30]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/abs_x_reg[31]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/abs_x_reg[31]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_reg[31]_i_2__43_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_reg[31]_i_2__43/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_reg[31]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_tmp_reg[30]_i_2__43_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_tmp_reg[30]_i_2__43/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_tmp_reg[30]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/sig_out_reg[30]_i_2__19_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/sig_out_reg[30]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/sig_out_reg[30]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]_i_2__43_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]_i_2__43/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_reg[31]_i_2__42_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_reg[31]_i_2__42/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_reg[31]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_tmp_reg[30]_i_2__42_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_tmp_reg[30]_i_2__42/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_tmp_reg[30]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/sig_out_reg[30]_i_2__18_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/sig_out_reg[30]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/sig_out_reg[30]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]_i_2__42_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]_i_2__42/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_reg[31]_i_2__41_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_reg[31]_i_2__41/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_reg[31]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_tmp_reg[30]_i_2__41_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_tmp_reg[30]_i_2__41/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_tmp_reg[30]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/sig_out_reg[30]_i_2__17_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/sig_out_reg[30]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/sig_out_reg[30]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]_i_2__41_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]_i_2__41/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_reg[31]_i_2__40_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_reg[31]_i_2__40/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_reg[31]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_tmp_reg[30]_i_2__40_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_tmp_reg[30]_i_2__40/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_tmp_reg[30]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/sig_out_reg[30]_i_2__16_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/sig_out_reg[30]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/sig_out_reg[30]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]_i_2__40_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]_i_2__40/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_reg[31]_i_2__39_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_reg[31]_i_2__39/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_reg[31]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_tmp_reg[30]_i_2__39_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_tmp_reg[30]_i_2__39/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_tmp_reg[30]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/sig_out_reg[30]_i_2__15_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/sig_out_reg[30]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/sig_out_reg[30]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]_i_2__39_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]_i_2__39/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_reg[31]_i_2__38_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_reg[31]_i_2__38/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_reg[31]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_tmp_reg[30]_i_2__38_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_tmp_reg[30]_i_2__38/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_tmp_reg[30]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/sig_out_reg[30]_i_2__14_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/sig_out_reg[30]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/sig_out_reg[30]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]_i_2__38_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]_i_2__38/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_reg[31]_i_2__37_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_reg[31]_i_2__37/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_reg[31]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_tmp_reg[30]_i_2__37_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_tmp_reg[30]_i_2__37/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_tmp_reg[30]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/sig_out_reg[30]_i_2__13_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/sig_out_reg[30]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/sig_out_reg[30]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]_i_2__37_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]_i_2__37/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_reg[31]_i_2__46_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_reg[31]_i_2__46/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_reg[31]_i_2__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_tmp_reg[30]_i_2__46_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_tmp_reg[30]_i_2__46/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_tmp_reg[30]_i_2__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/sig_out_reg[30]_i_2__22_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/sig_out_reg[30]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/sig_out_reg[30]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/state_reg[2]_i_2__46_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/state_reg[2]_i_2__46/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/state_reg[2]_i_2__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_reg[31]_i_2__36_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_reg[31]_i_2__36/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_reg[31]_i_2__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_tmp_reg[30]_i_2__36_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_tmp_reg[30]_i_2__36/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_tmp_reg[30]_i_2__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/sig_out_reg[30]_i_2__12_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/sig_out_reg[30]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/sig_out_reg[30]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/state_reg[2]_i_2__36_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/state_reg[2]_i_2__36/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/state_reg[2]_i_2__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_reg[31]_i_2__35_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_reg[31]_i_2__35/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_reg[31]_i_2__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_tmp_reg[30]_i_2__35_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_tmp_reg[30]_i_2__35/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_tmp_reg[30]_i_2__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/sig_out_reg[30]_i_2__11_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/sig_out_reg[30]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/sig_out_reg[30]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/state_reg[2]_i_2__35_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/state_reg[2]_i_2__35/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/state_reg[2]_i_2__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_reg[31]_i_2__34_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_reg[31]_i_2__34/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_reg[31]_i_2__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_tmp_reg[30]_i_2__34_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_tmp_reg[30]_i_2__34/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_tmp_reg[30]_i_2__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/sig_out_reg[30]_i_2__10_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/sig_out_reg[30]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/sig_out_reg[30]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/state_reg[2]_i_2__34_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/state_reg[2]_i_2__34/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/state_reg[2]_i_2__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_reg[31]_i_2__33_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_reg[31]_i_2__33/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_reg[31]_i_2__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_tmp_reg[30]_i_2__33_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_tmp_reg[30]_i_2__33/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_tmp_reg[30]_i_2__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/sig_out_reg[30]_i_2__9_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/sig_out_reg[30]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/sig_out_reg[30]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/state_reg[2]_i_2__33_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/state_reg[2]_i_2__33/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/state_reg[2]_i_2__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_reg[31]_i_2__32_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_reg[31]_i_2__32/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_reg[31]_i_2__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_tmp_reg[30]_i_2__32_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_tmp_reg[30]_i_2__32/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_tmp_reg[30]_i_2__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/sig_out_reg[30]_i_2__8_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/sig_out_reg[30]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/sig_out_reg[30]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/state_reg[2]_i_2__32_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/state_reg[2]_i_2__32/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/state_reg[2]_i_2__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_reg[31]_i_2__31_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_reg[31]_i_2__31/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_reg[31]_i_2__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_tmp_reg[30]_i_2__31_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_tmp_reg[30]_i_2__31/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_tmp_reg[30]_i_2__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/sig_out_reg[30]_i_2__7_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/sig_out_reg[30]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/sig_out_reg[30]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/state_reg[2]_i_2__31_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/state_reg[2]_i_2__31/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/state_reg[2]_i_2__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_reg[31]_i_2__30_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_reg[31]_i_2__30/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_reg[31]_i_2__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_tmp_reg[30]_i_2__30_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_tmp_reg[30]_i_2__30/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_tmp_reg[30]_i_2__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/sig_out_reg[30]_i_2__6_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/sig_out_reg[30]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/sig_out_reg[30]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/state_reg[2]_i_2__30_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/state_reg[2]_i_2__30/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/state_reg[2]_i_2__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_reg[31]_i_2__29_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_reg[31]_i_2__29/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_reg[31]_i_2__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_tmp_reg[30]_i_2__29_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_tmp_reg[30]_i_2__29/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_tmp_reg[30]_i_2__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/sig_out_reg[30]_i_2__5_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/sig_out_reg[30]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/sig_out_reg[30]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/state_reg[2]_i_2__29_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/state_reg[2]_i_2__29/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/state_reg[2]_i_2__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_reg[31]_i_2__28_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_reg[31]_i_2__28/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_reg[31]_i_2__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_tmp_reg[30]_i_2__28_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_tmp_reg[30]_i_2__28/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_tmp_reg[30]_i_2__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/sig_out_reg[30]_i_2__4_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/sig_out_reg[30]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/sig_out_reg[30]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/state_reg[2]_i_2__28_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/state_reg[2]_i_2__28/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/state_reg[2]_i_2__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_reg[31]_i_2__27_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_reg[31]_i_2__27/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_reg[31]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_tmp_reg[30]_i_2__27_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_tmp_reg[30]_i_2__27/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_tmp_reg[30]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/sig_out_reg[30]_i_2__3_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/sig_out_reg[30]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/sig_out_reg[30]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/state_reg[2]_i_2__27_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/state_reg[2]_i_2__27/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/state_reg[2]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_reg[31]_i_2__45_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_reg[31]_i_2__45/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_reg[31]_i_2__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_tmp_reg[30]_i_2__45_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_tmp_reg[30]_i_2__45/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_tmp_reg[30]_i_2__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/sig_out_reg[30]_i_2__21_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/sig_out_reg[30]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/sig_out_reg[30]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/state_reg[2]_i_2__45_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/state_reg[2]_i_2__45/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/state_reg[2]_i_2__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_reg[31]_i_2__26_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_reg[31]_i_2__26/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_reg[31]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_tmp_reg[30]_i_2__26_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_tmp_reg[30]_i_2__26/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_tmp_reg[30]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/sig_out_reg[30]_i_2__2_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/sig_out_reg[30]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/sig_out_reg[30]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/state_reg[2]_i_2__26_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/state_reg[2]_i_2__26/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/state_reg[2]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_reg[31]_i_2__25_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_reg[31]_i_2__25/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_reg[31]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_tmp_reg[30]_i_2__25_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_tmp_reg[30]_i_2__25/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_tmp_reg[30]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/sig_out_reg[30]_i_2__1_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/sig_out_reg[30]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/sig_out_reg[30]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/state_reg[2]_i_2__25_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/state_reg[2]_i_2__25/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/state_reg[2]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_reg[31]_i_2__24_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_reg[31]_i_2__24/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_reg[31]_i_2__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_tmp_reg[30]_i_2__24_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_tmp_reg[30]_i_2__24/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_tmp_reg[30]_i_2__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/sig_out_reg[30]_i_2__0_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/sig_out_reg[30]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/sig_out_reg[30]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/state_reg[2]_i_2__24_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/state_reg[2]_i_2__24/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/state_reg[2]_i_2__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/x_reg[31]_i_2__0_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/x_reg[31]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/x_reg[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_reg[31]_i_2__23_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_reg[31]_i_2__23/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_reg[31]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_tmp_reg[30]_i_2__23_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_tmp_reg[30]_i_2__23/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_tmp_reg[30]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/sig_out_reg[30]_i_2_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/sig_out_reg[30]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/sig_out_reg[30]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/state_reg[2]_i_2__23_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/state_reg[2]_i_2__23/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/state_reg[2]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/x_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/x_reg[31]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/x_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_reg[31]_i_2__44_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_reg[31]_i_2__44/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_reg[31]_i_2__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_tmp_reg[30]_i_2__44_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_tmp_reg[30]_i_2__44/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_tmp_reg[30]_i_2__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/sig_out_reg[30]_i_2__20_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/sig_out_reg[30]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/sig_out_reg[30]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/state_reg[2]_i_2__44_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/state_reg[2]_i_2__44/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/state_reg[2]_i_2__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/x_reg[31]_i_1__20_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/x_reg[31]_i_1__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/x_reg[31]_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__19_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__20_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__21_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__22_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__15_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__16_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__17_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__18_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__11_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__12_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__13_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__14_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__10_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__7_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__8_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__9_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__3_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__4_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__5_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__6_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__0_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__1_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__2_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_1 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_10 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__435/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__435. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_100 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__480/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__480. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_101 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__50/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_102 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__481/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__481. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_103 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__51/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_104 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__482/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__482. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_105 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__52/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_106 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__483/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__483. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_107 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__53/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_108 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__484/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__484. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_109 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__54/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_11 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_110 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__485/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__485. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_111 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__55/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_112 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__486/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__486. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_113 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__56/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_114 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__487/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__487. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_115 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__57/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_116 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__488/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__488. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_117 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__58/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_118 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__489/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__489. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_119 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__59/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_12 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__436/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__436. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_120 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__490/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__490. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_121 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__60/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_122 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__491/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__491. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_123 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__61/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_124 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__492/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__492. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_125 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__62/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_126 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__493/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__493. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_127 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__63/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_128 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__494/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__494. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_129 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__64/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_13 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_130 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__495/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__495. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_131 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__65/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_132 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__496/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__496. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_133 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__66/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_134 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__497/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__497. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_135 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__67/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_136 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__498/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__498. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_137 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__68/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_138 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__499/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__499. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_139 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__69/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_14 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__437/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__437. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_140 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__500/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__500. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_141 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__70/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_142 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__501/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__501. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_143 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__71/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_144 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__502/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__502. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_145 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__72/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_146 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__503/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__503. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_147 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__73/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_148 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__504/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__504. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_149 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__74/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_15 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_150 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__505/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__505. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_151 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__75/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_152 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__506/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__506. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_153 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__76/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_154 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__507/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__507. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_155 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__77/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_156 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__508/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__508. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_157 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__78/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_158 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__509/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__509. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_159 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__79/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_16 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__438/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__438. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_160 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__510/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__510. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_161 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__80/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__80. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_162 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__511/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__511. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_163 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__81/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_164 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__512/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__512. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_165 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__82/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__82. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_166 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__513/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__513. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_167 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__83/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_168 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__514/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__514. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_169 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__84/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__84. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_17 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_170 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__515/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__515. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_171 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__85/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_172 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__516/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__516. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_173 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__86/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__86. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_174 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__517/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__517. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_175 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__87/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_176 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__518/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__518. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_177 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__88/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__88. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_178 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__519/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__519. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_179 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__89/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_18 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__439/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__439. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_180 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__520/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__520. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_181 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__90/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__90. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_182 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__521/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__521. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_183 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__91/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_184 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__522/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__522. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_185 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__92/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__92. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_186 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__523/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__523. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_187 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__93/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_188 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__524/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__524. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_189 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__94/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__94. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_19 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_190 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__525/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__525. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_191 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__95/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_192 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__526/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__526. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_193 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__96/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__96. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_194 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__527/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__527. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_195 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__97/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__97. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_196 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__528/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__528. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_197 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__98/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__98. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_198 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__529/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__529. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_199 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__99/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__99. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_2 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__431/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__431. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_20 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__440/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__440. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_200 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__530/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__530. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_201 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__100/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__100. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_202 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__531/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__531. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_203 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__101/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__101. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_204 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__532/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__532. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_205 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__102/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_206 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__533/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__533. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_207 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__103/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_208 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__534/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__534. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_209 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__104/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_21 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_210 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__535/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__535. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_211 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__105/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_212 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__536/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__536. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_213 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__106/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_214 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__537/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__537. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_215 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__107/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_216 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__538/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__538. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_217 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__108/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_218 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__539/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__539. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_219 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__109/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_22 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__441/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__441. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_220 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__540/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__540. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_221 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__110/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_222 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__541/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__541. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_223 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__111/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_224 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__542/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__542. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_225 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__112/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_226 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__543/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__543. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_227 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__113/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__113. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_228 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__544/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__544. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_229 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__114/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__114. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_23 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_230 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__545/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__545. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_231 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__115/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_232 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__546/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__546. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_233 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__116/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_234 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__547/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__547. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_235 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__117/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__117. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_236 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__548/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__548. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_237 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__118/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__118. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_238 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__549/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__549. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_239 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__119/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__119. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_24 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__442/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__442. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_240 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__550/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__550. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_241 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__120/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__120. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_242 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__551/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__551. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_243 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__121/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__121. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_244 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__552/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__552. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_245 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__122/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__122. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_246 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__553/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__553. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_247 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__123/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__123. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_248 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__554/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__554. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_249 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__124/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__124. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_25 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_250 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__555/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__555. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_251 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__125/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__125. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_252 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__556/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__556. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_253 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__126/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__126. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_254 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__557/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__557. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_255 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__127/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__127. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_256 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__558/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__558. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_257 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__128/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__128. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_258 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__559/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__559. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_259 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__129/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__129. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_26 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__443/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__443. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_260 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__560/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__560. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_261 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__130/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__130. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_262 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__561/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__561. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_263 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__131/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__131. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_264 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__562/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__562. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_265 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__132/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__132. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_266 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__563/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__563. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_267 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__133/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__133. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_268 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__564/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__564. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_269 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__134/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__134. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_27 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_270 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__565/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__565. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_271 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__135/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__135. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_272 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__566/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__566. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_273 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__136/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__136. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_274 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__567/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__567. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_275 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__137/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__137. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_276 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__568/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__568. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_277 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__138/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__138. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_278 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__569/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__569. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_279 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__139/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__139. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_28 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__444/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__444. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_280 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__570/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__570. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_281 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__140/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__140. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_282 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__571/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__571. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_283 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__141/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__141. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_284 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__572/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__572. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_285 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__142/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__142. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_286 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__573/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__573. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_287 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__143/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__143. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_288 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__574/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__574. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_289 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__144/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__144. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_29 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_291 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__145/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__145. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_293 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__146/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__146. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_295 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__147/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__147. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_297 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__148/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__148. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_299 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__149/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__149. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_3 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_30 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__445/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__445. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_301 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__150/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__150. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_303 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__151/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__151. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_305 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__152/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__152. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_307 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__153/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__153. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_309 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__154/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__154. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_31 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_311 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__155/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__155. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_313 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__156/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__156. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_315 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__157/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__157. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_317 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__158/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__158. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_319 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__159/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__159. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_32 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__446/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__446. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_321 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__160/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__160. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_323 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__161/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__161. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_325 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__162/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__162. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_327 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__163/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__163. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_329 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__164/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__164. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_33 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_331 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__165/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__165. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_333 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__166/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__166. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_335 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__167/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__167. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_337 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__168/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__168. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_339 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__169/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__169. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_34 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__447/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__447. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_341 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__170/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__170. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_343 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__171/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__171. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_345 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__172/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__172. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_347 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__173/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__173. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_349 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__174/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__174. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_35 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_351 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__175/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__175. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_353 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__176/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__176. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_355 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__177/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__177. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_357 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__178/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__178. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_359 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__179/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__179. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_36 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__448/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__448. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_361 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__180/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__180. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_363 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__181/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__181. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_365 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__182/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__182. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_367 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__183/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__183. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_369 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__184/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__184. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_37 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_371 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__185/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__185. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_373 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__186/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__186. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_375 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__187/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__187. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_377 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__188/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__188. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_379 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__189/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__189. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_38 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__449/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__449. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_381 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__190/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__190. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_383 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__191/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__191. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_385 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__192/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__192. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_387 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__193/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__193. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_389 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__194/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__194. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_39 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_391 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__195/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__195. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_393 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__196/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__196. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_395 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__197/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__197. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_397 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__198/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__198. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_399 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__199/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__199. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_4 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__432/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__432. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_40 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__450/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__450. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_401 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__200/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__200. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_403 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__201/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__201. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_405 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__202/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__202. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_407 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__203/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__203. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_409 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__204/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__204. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_41 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_411 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__205/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__205. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_413 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__206/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__206. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_415 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__207/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__207. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_417 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__208/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__208. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_419 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__209/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__209. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_42 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__451/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__451. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_421 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__210/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__210. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_423 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__211/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__211. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_425 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__212/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__212. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_427 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__213/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__213. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_429 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__214/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__214. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_43 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_431 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__215/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__215. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_433 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__216/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__216. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_435 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__217/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__217. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_437 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__218/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__218. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_439 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__219/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__219. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_44 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__452/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__452. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_441 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__220/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__220. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_443 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__221/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__221. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_445 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__222/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__222. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_447 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__223/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__223. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_449 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__224/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__224. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_45 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_451 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__225/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__225. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_453 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__226/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__226. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_455 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__227/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__227. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_457 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__228/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__228. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_459 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__229/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__229. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_46 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__453/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__453. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_461 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__230/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__230. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_463 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__231/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__231. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#515 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_465 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__232/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__232. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#516 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_467 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__233/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__233. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#517 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_469 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__234/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__234. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#518 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_47 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__23/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#519 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_471 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__235/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__235. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#520 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_473 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__236/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__236. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#521 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_475 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__237/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__237. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#522 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_477 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__238/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__238. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#523 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_479 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__239/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__239. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#524 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_48 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__454/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__454. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#525 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_481 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__240/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__240. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#526 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_483 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__241/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__241. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#527 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_485 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__242/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__242. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#528 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_487 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__243/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__243. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#529 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_489 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__244/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__244. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#530 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_49 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__24/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#531 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_491 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__245/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__245. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#532 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_493 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__246/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__246. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#533 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_495 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__247/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__247. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#534 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_497 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__248/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__248. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#535 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_499 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__249/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__249. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#536 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_5 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#537 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_50 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__455/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__455. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#538 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_501 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__250/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__250. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#539 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_503 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__251/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__251. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#540 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_505 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__252/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__252. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#541 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_507 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__253/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__253. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#542 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_509 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__254/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__254. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#543 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_51 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__25/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#544 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_511 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__255/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__255. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#545 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_513 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__256/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__256. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#546 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_515 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__257/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__257. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#547 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_517 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__258/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__258. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#548 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_519 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__259/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__259. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#549 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_52 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__456/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__456. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#550 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_521 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__260/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__260. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#551 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_523 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__261/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__261. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#552 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_525 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__262/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__262. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#553 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_527 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__263/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__263. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#554 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_529 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__264/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__264. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#555 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_53 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__26/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#556 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_531 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__265/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__265. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#557 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_533 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__266/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__266. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#558 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_535 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__267/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__267. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#559 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_537 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__268/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__268. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#560 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_539 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__269/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__269. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#561 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_54 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__457/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__457. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#562 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_541 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__270/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__270. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#563 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_543 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__271/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__271. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#564 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_545 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__272/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__272. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#565 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_547 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__273/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__273. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#566 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_549 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__274/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__274. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#567 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_55 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__27/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#568 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_551 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__275/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__275. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#569 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_553 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__276/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__276. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#570 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_555 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__277/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__277. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#571 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_557 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__278/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__278. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#572 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_559 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__279/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__279. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#573 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_56 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__458/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__458. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#574 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_561 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__280/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__280. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#575 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_563 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__281/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__281. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#576 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_565 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__282/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__282. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#577 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_567 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__283/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__283. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#578 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_569 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__284/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__284. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#579 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_57 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__28/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#580 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_571 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__285/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__285. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#581 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_573 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__286/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__286. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#582 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_575 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__287/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__287. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#583 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_577 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__288/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__288. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#584 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_579 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__289/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__289. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#585 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_58 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__459/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__459. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#586 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_581 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__290/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__290. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#587 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_583 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__291/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__291. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#588 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_585 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__292/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__292. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#589 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_587 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__293/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__293. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#590 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_589 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__294/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__294. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#591 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_59 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__29/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#592 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_591 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__295/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__295. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#593 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_593 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__296/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__296. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#594 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_595 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__297/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__297. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#595 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_597 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__298/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__298. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#596 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_599 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__299/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__299. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#597 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_6 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__433/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__433. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#598 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_60 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__460/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__460. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#599 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_601 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__300/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__300. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#600 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_603 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__301/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__301. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#601 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_605 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__302/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__302. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#602 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_607 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__303/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__303. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#603 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_609 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__304/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__304. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#604 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_61 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__30/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#605 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_611 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__305/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__305. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#606 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_613 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__306/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__306. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#607 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_615 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__307/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__307. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#608 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_617 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__308/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__308. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#609 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_619 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__309/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__309. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#610 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_62 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__461/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__461. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#611 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_621 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__310/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__310. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#612 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_623 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__311/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__311. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#613 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_625 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__312/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__312. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#614 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_627 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__313/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__313. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#615 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_629 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__314/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__314. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#616 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_63 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__31/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#617 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_631 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__315/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__315. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#618 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_633 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__316/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__316. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#619 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_635 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__317/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__317. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#620 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_637 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__318/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__318. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#621 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_639 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__319/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__319. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#622 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_64 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__462/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__462. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#623 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_641 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__320/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__320. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#624 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_643 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__321/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__321. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#625 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_645 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__322/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__322. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#626 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_647 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__323/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__323. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#627 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_649 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__324/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__324. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#628 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_65 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__32/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#629 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_651 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__325/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__325. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#630 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_653 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__326/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__326. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#631 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_655 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__327/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__327. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#632 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_657 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__328/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__328. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#633 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_659 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__329/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__329. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#634 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_66 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__463/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__463. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#635 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_661 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__330/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__330. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#636 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_663 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__331/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__331. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#637 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_665 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__332/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__332. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#638 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_667 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__333/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__333. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#639 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_669 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__334/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__334. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#640 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_67 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__33/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#641 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_671 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__335/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__335. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#642 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_673 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__336/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__336. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#643 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_675 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__337/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__337. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#644 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_677 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__338/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__338. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#645 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_679 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__339/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__339. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#646 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_68 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__464/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__464. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#647 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_681 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__340/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__340. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#648 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_683 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__341/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__341. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#649 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_685 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__342/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__342. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#650 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_687 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__343/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__343. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#651 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_689 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__344/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__344. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#652 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_69 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__34/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#653 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_691 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__345/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__345. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#654 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_693 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__346/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__346. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#655 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_695 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__347/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__347. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#656 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_697 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__348/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__348. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#657 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_699 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__349/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__349. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#658 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_7 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#659 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_70 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__465/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__465. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#660 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_701 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__350/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__350. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#661 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_703 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__351/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__351. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#662 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_705 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__352/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__352. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#663 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_707 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__353/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__353. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#664 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_709 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__354/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__354. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#665 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_71 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__35/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#666 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_711 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__355/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__355. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#667 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_713 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__356/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__356. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#668 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_715 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__357/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__357. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#669 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_717 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__358/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__358. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#670 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_719 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__359/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__359. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#671 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_72 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__466/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__466. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#672 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_721 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__360/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__360. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#673 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_723 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__361/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__361. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#674 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_725 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__362/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__362. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#675 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_727 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__363/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__363. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#676 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_729 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__364/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__364. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#677 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_73 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__36/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#678 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_731 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__365/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__365. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#679 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_733 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__366/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__366. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#680 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_735 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__367/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__367. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#681 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_737 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__368/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__368. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#682 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_739 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__369/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__369. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#683 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_74 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__467/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__467. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#684 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_741 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__370/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__370. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#685 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_743 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__371/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__371. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#686 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_745 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__372/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__372. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#687 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_747 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__373/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__373. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#688 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_749 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__374/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__374. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#689 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_75 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__37/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#690 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_751 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__375/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__375. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#691 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_753 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__376/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__376. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#692 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_755 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__377/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__377. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#693 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_757 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__378/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__378. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#694 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_759 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__379/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__379. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#695 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_76 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__468/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__468. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#696 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_761 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__380/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__380. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#697 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_763 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__381/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__381. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#698 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_765 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__382/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__382. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#699 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_767 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__383/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__383. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#700 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_769 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__384/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__384. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#701 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_77 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__38/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#702 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_771 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__385/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__385. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#703 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_773 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__386/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__386. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#704 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_775 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__387/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__387. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#705 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_777 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__388/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__388. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#706 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_779 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__389/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__389. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#707 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_78 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__469/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__469. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#708 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_781 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__390/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__390. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#709 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_783 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__391/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__391. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#710 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_785 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__392/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__392. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#711 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_787 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__393/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__393. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#712 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_789 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__394/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__394. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#713 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_79 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__39/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#714 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_791 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__395/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__395. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#715 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_793 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__396/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__396. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#716 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_795 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__397/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__397. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#717 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_797 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__398/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__398. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#718 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_799 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__399/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__399. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#719 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_8 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__434/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__434. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#720 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_80 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__470/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__470. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#721 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_801 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__400/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__400. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#722 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_803 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__401/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__401. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#723 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_805 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__402/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__402. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#724 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_807 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__403/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__403. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#725 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_809 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__404/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__404. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#726 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_81 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__40/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#727 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_811 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__405/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__405. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#728 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_813 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__406/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__406. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#729 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_815 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__407/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__407. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#730 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_817 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__408/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__408. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#731 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_819 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__409/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__409. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#732 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_82 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__471/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__471. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#733 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_821 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__410/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__410. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#734 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_823 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__411/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__411. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#735 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_825 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__412/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__412. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#736 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_827 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__413/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__413. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#737 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_829 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__414/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__414. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#738 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_83 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__41/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#739 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_831 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__415/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__415. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#740 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_833 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__416/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__416. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#741 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_835 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__417/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__417. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#742 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_837 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__418/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__418. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#743 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_839 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__419/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__419. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#744 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_84 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__472/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__472. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#745 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_841 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__420/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__420. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#746 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_843 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__421/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__421. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#747 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_845 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__422/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__422. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#748 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_847 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__423/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__423. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#749 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_849 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__424/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__424. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#750 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_85 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__42/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#751 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_851 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__425/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__425. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#752 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_853 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__426/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__426. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#753 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_855 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__427/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__427. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#754 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_857 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__428/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__428. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#755 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_859 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__429/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__429. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#756 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_86 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__473/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__473. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#757 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_861 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__430/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__430. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#758 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_87 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__43/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#759 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_88 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__474/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__474. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#760 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_89 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__44/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#761 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_9 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#762 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_90 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__475/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__475. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#763 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_91 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__45/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#764 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_92 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__476/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__476. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#765 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_93 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__46/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#766 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_94 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__477/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__477. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#767 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_95 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__47/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__47. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#768 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_96 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__478/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__478. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#769 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_97 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__48/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#770 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_98 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__479/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__479. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#771 Warning
Gated clock check  
Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_99 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__49/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos_reg_i_1__49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


