

================================================================
== Vitis HLS Report for 'shake_squeeze'
================================================================
* Date:           Thu Dec 29 13:28:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeccakF1600_StatePermute_fu_170  |KeccakF1600_StatePermute  |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_467_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     -|     1633|    16899|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      220|    -|
|Register             |        -|     -|       68|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|     1701|    17181|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_170  |KeccakF1600_StatePermute  |        2|   0|  1633|  16899|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |Total                                |                          |        2|   0|  1633|  16899|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_4_fu_192_p2         |         +|   0|  0|  10|           3|           1|
    |icmp_ln467_fu_186_p2  |      icmp|   0|  0|   8|           3|           3|
    |or_ln22_10_fu_337_p2  |        or|   0|  0|   6|           6|           3|
    |or_ln22_11_fu_347_p2  |        or|   0|  0|   6|           6|           3|
    |or_ln22_12_fu_357_p2  |        or|   0|  0|   6|           6|           3|
    |or_ln22_7_fu_307_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln22_8_fu_317_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln22_9_fu_327_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln22_fu_236_p2     |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  62|          49|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_80                  |   9|          2|    3|          6|
    |out_r_address0           |  26|          5|    6|         30|
    |out_r_address1           |  26|          5|    6|         30|
    |out_r_d0                 |  26|          5|    8|         40|
    |out_r_d1                 |  26|          5|    8|         40|
    |this_s_address0          |  14|          3|    5|         15|
    |this_s_ce0               |  14|          3|    1|          3|
    |this_s_ce1               |   9|          2|    1|          2|
    |this_s_we0               |   9|          2|    1|          2|
    |this_s_we1               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 220|         44|   42|        180|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |grp_KeccakF1600_StatePermute_fu_170_ap_start_reg  |  1|   0|    1|          0|
    |i_3_reg_374                                       |  3|   0|    3|          0|
    |i_fu_80                                           |  3|   0|    3|          0|
    |icmp_ln467_reg_379                                |  1|   0|    1|          0|
    |shl_ln_reg_388                                    |  3|   0|    6|          3|
    |trunc_ln22_1_reg_423                              |  8|   0|    8|          0|
    |trunc_ln22_5_reg_398                              |  8|   0|    8|          0|
    |trunc_ln22_6_reg_403                              |  8|   0|    8|          0|
    |trunc_ln22_7_reg_408                              |  8|   0|    8|          0|
    |trunc_ln22_8_reg_413                              |  8|   0|    8|          0|
    |trunc_ln22_9_reg_418                              |  8|   0|    8|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 68|   0|   71|          3|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|this_s_address0  |  out|    5|   ap_memory|         this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|         this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|         this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|         this_s|         array|
|this_s_q0        |   in|   64|   ap_memory|         this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|         this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|         this_s|         array|
|this_s_we1       |  out|    1|   ap_memory|         this_s|         array|
|this_s_d1        |  out|   64|   ap_memory|         this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|         this_s|         array|
|out_r_address0   |  out|    6|   ap_memory|          out_r|         array|
|out_r_ce0        |  out|    1|   ap_memory|          out_r|         array|
|out_r_we0        |  out|    1|   ap_memory|          out_r|         array|
|out_r_d0         |  out|    8|   ap_memory|          out_r|         array|
|out_r_address1   |  out|    6|   ap_memory|          out_r|         array|
|out_r_ce1        |  out|    1|   ap_memory|          out_r|         array|
|out_r_we1        |  out|    1|   ap_memory|          out_r|         array|
|out_r_d1         |  out|    8|   ap_memory|          out_r|         array|
+-----------------+-----+-----+------------+---------------+--------------+

