Simulator report for LAB_2_qsim
Fri Oct 09 16:33:10 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ALTSYNCRAM
  6. |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 142 nodes    ;
; Simulation Coverage         ;      40.85 % ;
; Total Number of Transitions ; 583          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                           ;
+--------------------------------------------------------------------------------------------+---------------------------------+---------------+
; Option                                                                                     ; Setting                         ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------+---------------+
; Simulation mode                                                                            ; Functional                      ; Timing        ;
; Start time                                                                                 ; 0 ns                            ; 0 ns          ;
; Simulation results format                                                                  ; VWF                             ;               ;
; Vector input source                                                                        ; D:/JiZuKeShe/Lab2/LAB2_TEST.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                              ; On            ;
; Check outputs                                                                              ; Off                             ; Off           ;
; Report simulation coverage                                                                 ; On                              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                              ; On            ;
; Display missing 1-value coverage report                                                    ; On                              ; On            ;
; Display missing 0-value coverage report                                                    ; On                              ; On            ;
; Detect setup and hold time violations                                                      ; Off                             ; Off           ;
; Detect glitches                                                                            ; Off                             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                             ; Off           ;
; Generate Signal Activity File                                                              ; Off                             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                             ; Off           ;
; Group bus channels in simulation results                                                   ; Off                             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                            ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                       ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                       ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+---------------------------------------------------------------------------------------------+
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------+
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      40.85 % ;
; Total nodes checked                                 ; 142          ;
; Total output ports checked                          ; 142          ;
; Total output ports with complete 1/0-value coverage ; 58           ;
; Total output ports with no 1/0-value coverage       ; 55           ;
; Total output ports with no 1-value coverage         ; 55           ;
; Total output ports with no 0-value coverage         ; 84           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                     ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |Lab_2|CL1                                                                                    ; |Lab_2|CL1                                                                              ; pin_out          ;
; |Lab_2|CLK                                                                                    ; |Lab_2|CLK                                                                              ; out              ;
; |Lab_2|CL2                                                                                    ; |Lab_2|CL2                                                                              ; pin_out          ;
; |Lab_2|CL3                                                                                    ; |Lab_2|CL3                                                                              ; pin_out          ;
; |Lab_2|CL4                                                                                    ; |Lab_2|CL4                                                                              ; pin_out          ;
; |Lab_2|OUT[7]                                                                                 ; |Lab_2|OUT[7]                                                                           ; pin_out          ;
; |Lab_2|OUT[6]                                                                                 ; |Lab_2|OUT[6]                                                                           ; pin_out          ;
; |Lab_2|OUT[5]                                                                                 ; |Lab_2|OUT[5]                                                                           ; pin_out          ;
; |Lab_2|OUT[4]                                                                                 ; |Lab_2|OUT[4]                                                                           ; pin_out          ;
; |Lab_2|OUT[3]                                                                                 ; |Lab_2|OUT[3]                                                                           ; pin_out          ;
; |Lab_2|OUT[2]                                                                                 ; |Lab_2|OUT[2]                                                                           ; pin_out          ;
; |Lab_2|OUT[1]                                                                                 ; |Lab_2|OUT[1]                                                                           ; pin_out          ;
; |Lab_2|inst9                                                                                  ; |Lab_2|inst9                                                                            ; out0             ;
; |Lab_2|inst8                                                                                  ; |Lab_2|inst8                                                                            ; out0             ;
; |Lab_2|inst10                                                                                 ; |Lab_2|inst10                                                                           ; out0             ;
; |Lab_2|MAR:inst6|74273:inst1|16                                                               ; |Lab_2|MAR:inst6|74273:inst1|16                                                         ; regout           ;
; |Lab_2|Data_Selector:inst4|inst11                                                             ; |Lab_2|Data_Selector:inst4|inst11                                                       ; out0             ;
; |Lab_2|Data_Selector:inst4|inst10                                                             ; |Lab_2|Data_Selector:inst4|inst10                                                       ; out0             ;
; |Lab_2|Data_Selector:inst4|inst20                                                             ; |Lab_2|Data_Selector:inst4|inst20                                                       ; out0             ;
; |Lab_2|Data_Selector:inst4|inst19                                                             ; |Lab_2|Data_Selector:inst4|inst19                                                       ; out0             ;
; |Lab_2|Data_Selector:inst4|inst18                                                             ; |Lab_2|Data_Selector:inst4|inst18                                                       ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|78                                                  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|78                                            ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|79                                                  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|79                                            ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|104                                                ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|104                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|107                                                ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|107                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|94                                                 ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|94                                           ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|99                                                 ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|99                                           ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|97                                                 ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|97                                           ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|84                                                 ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|84                                           ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|87                                                 ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|87                                           ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|90                                                 ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|90                                           ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|81                                                 ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|81                                           ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|9                                                  ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|9                                            ; regout           ;
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ram_block1a0 ; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|q_a[0] ; portadataout0    ;
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ram_block1a2 ; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|q_a[2] ; portadataout0    ;
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ram_block1a3 ; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|q_a[3] ; portadataout0    ;
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ram_block1a4 ; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|q_a[4] ; portadataout0    ;
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ram_block1a5 ; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|q_a[5] ; portadataout0    ;
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ram_block1a6 ; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|q_a[6] ; portadataout0    ;
; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|ram_block1a7 ; |Lab_2|CROM:inst1|altsyncram:altsyncram_component|altsyncram_bo91:auto_generated|q_a[7] ; portadataout0    ;
; |Lab_2|uIR:inst3|74273:inst|19                                                                ; |Lab_2|uIR:inst3|74273:inst|19                                                          ; regout           ;
; |Lab_2|uIR:inst3|74273:inst|17                                                                ; |Lab_2|uIR:inst3|74273:inst|17                                                          ; regout           ;
; |Lab_2|uIR:inst3|74273:inst|16                                                                ; |Lab_2|uIR:inst3|74273:inst|16                                                          ; regout           ;
; |Lab_2|uIR:inst3|74273:inst|15                                                                ; |Lab_2|uIR:inst3|74273:inst|15                                                          ; regout           ;
; |Lab_2|uIR:inst3|74273:inst|14                                                                ; |Lab_2|uIR:inst3|74273:inst|14                                                          ; regout           ;
; |Lab_2|uIR:inst3|74273:inst|13                                                                ; |Lab_2|uIR:inst3|74273:inst|13                                                          ; regout           ;
; |Lab_2|uIR:inst3|74273:inst|12                                                                ; |Lab_2|uIR:inst3|74273:inst|12                                                          ; regout           ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a1   ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[1]   ; portadataout0    ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a2   ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[2]   ; portadataout0    ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a3   ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[3]   ; portadataout0    ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a4   ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[4]   ; portadataout0    ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a5   ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[5]   ; portadataout0    ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a6   ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[6]   ; portadataout0    ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a7   ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[7]   ; portadataout0    ;
; |Lab_2|Beat_Generator:inst12|inst                                                             ; |Lab_2|Beat_Generator:inst12|inst                                                       ; regout           ;
; |Lab_2|Beat_Generator:inst12|inst3                                                            ; |Lab_2|Beat_Generator:inst12|inst3                                                      ; regout           ;
; |Lab_2|Beat_Generator:inst12|inst2                                                            ; |Lab_2|Beat_Generator:inst12|inst2                                                      ; regout           ;
; |Lab_2|Beat_Generator:inst12|inst1                                                            ; |Lab_2|Beat_Generator:inst12|inst1                                                      ; regout           ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                         ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |Lab_2|PC:inst5|74161:inst|f74161:sub|110     ; |Lab_2|PC:inst5|74161:inst|f74161:sub|110     ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|107     ; |Lab_2|PC:inst5|74161:inst|f74161:sub|107     ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|106     ; |Lab_2|PC:inst5|74161:inst|f74161:sub|106     ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|94      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|94      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|99      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|99      ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|97      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|97      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|96      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|96      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|84      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|84      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|87      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|87      ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|90      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|90      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|89      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|89      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|80      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|80      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|9       ; |Lab_2|PC:inst5|74161:inst|f74161:sub|9       ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|78      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|78      ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|79      ; |Lab_2|PC:inst5|74161:inst|f74161:sub|79      ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|104    ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|104    ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|110    ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|110    ; regout           ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|107    ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|107    ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|94     ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|94     ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|99     ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|99     ; regout           ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|97     ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|97     ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|84     ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|84     ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|87     ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|87     ; regout           ;
; |Lab_2|Data_Selector:inst4|iinst2             ; |Lab_2|Data_Selector:inst4|iinst2             ; out0             ;
; |Lab_2|Data_Selector:inst4|iinst1             ; |Lab_2|Data_Selector:inst4|iinst1             ; out0             ;
; |Lab_2|Data_Selector:inst4|iinst              ; |Lab_2|Data_Selector:inst4|iinst              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst2              ; |Lab_2|Data_Selector:inst4|inst2              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst1              ; |Lab_2|Data_Selector:inst4|inst1              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst               ; |Lab_2|Data_Selector:inst4|inst               ; out0             ;
; |Lab_2|Data_Selector:inst4|inst5              ; |Lab_2|Data_Selector:inst4|inst5              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst4              ; |Lab_2|Data_Selector:inst4|inst4              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst3              ; |Lab_2|Data_Selector:inst4|inst3              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst8              ; |Lab_2|Data_Selector:inst4|inst8              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst7              ; |Lab_2|Data_Selector:inst4|inst7              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst6              ; |Lab_2|Data_Selector:inst4|inst6              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst9              ; |Lab_2|Data_Selector:inst4|inst9              ; out0             ;
; |Lab_2|Data_Selector:inst4|inst14             ; |Lab_2|Data_Selector:inst4|inst14             ; out0             ;
; |Lab_2|Data_Selector:inst4|inst13             ; |Lab_2|Data_Selector:inst4|inst13             ; out0             ;
; |Lab_2|Data_Selector:inst4|inst12             ; |Lab_2|Data_Selector:inst4|inst12             ; out0             ;
; |Lab_2|Data_Selector:inst4|inst17             ; |Lab_2|Data_Selector:inst4|inst17             ; out0             ;
; |Lab_2|Data_Selector:inst4|inst16             ; |Lab_2|Data_Selector:inst4|inst16             ; out0             ;
; |Lab_2|Data_Selector:inst4|inst15             ; |Lab_2|Data_Selector:inst4|inst15             ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|110 ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|110 ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|107 ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|107 ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|106 ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|106 ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|94  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|94  ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|99  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|99  ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|97  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|97  ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|96  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|96  ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|84  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|84  ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|87  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|87  ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|90  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|90  ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|89  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|89  ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|80  ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|80  ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|9   ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|9   ; regout           ;
+-----------------------------------------------+-----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                   ; Output Port Name                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; |Lab_2|OUT[0]                                                                               ; |Lab_2|OUT[0]                                                                         ; pin_out          ;
; |Lab_2|R:inst7|74374:inst|47                                                                ; |Lab_2|R:inst7|74374:inst|47                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|20                                                                ; |Lab_2|R:inst7|74374:inst|20                                                          ; regout           ;
; |Lab_2|R:inst7|74374:inst|46                                                                ; |Lab_2|R:inst7|74374:inst|46                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|19                                                                ; |Lab_2|R:inst7|74374:inst|19                                                          ; regout           ;
; |Lab_2|R:inst7|74374:inst|45                                                                ; |Lab_2|R:inst7|74374:inst|45                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|18                                                                ; |Lab_2|R:inst7|74374:inst|18                                                          ; regout           ;
; |Lab_2|R:inst7|74374:inst|44                                                                ; |Lab_2|R:inst7|74374:inst|44                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|17                                                                ; |Lab_2|R:inst7|74374:inst|17                                                          ; regout           ;
; |Lab_2|R:inst7|74374:inst|43                                                                ; |Lab_2|R:inst7|74374:inst|43                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|16                                                                ; |Lab_2|R:inst7|74374:inst|16                                                          ; regout           ;
; |Lab_2|R:inst7|74374:inst|42                                                                ; |Lab_2|R:inst7|74374:inst|42                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|15                                                                ; |Lab_2|R:inst7|74374:inst|15                                                          ; regout           ;
; |Lab_2|R:inst7|74374:inst|41                                                                ; |Lab_2|R:inst7|74374:inst|41                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|14                                                                ; |Lab_2|R:inst7|74374:inst|14                                                          ; regout           ;
; |Lab_2|R:inst7|74374:inst|40                                                                ; |Lab_2|R:inst7|74374:inst|40                                                          ; out              ;
; |Lab_2|R:inst7|74374:inst|13                                                                ; |Lab_2|R:inst7|74374:inst|13                                                          ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|110                                                   ; |Lab_2|PC:inst5|74161:inst|f74161:sub|110                                             ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|107                                                   ; |Lab_2|PC:inst5|74161:inst|f74161:sub|107                                             ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|106                                                   ; |Lab_2|PC:inst5|74161:inst|f74161:sub|106                                             ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|94                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|94                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|99                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|99                                              ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|97                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|97                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|96                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|96                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|84                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|84                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|87                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|87                                              ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|90                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|90                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|89                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|89                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|80                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|80                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|9                                                     ; |Lab_2|PC:inst5|74161:inst|f74161:sub|9                                               ; regout           ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|78                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|78                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst|f74161:sub|79                                                    ; |Lab_2|PC:inst5|74161:inst|f74161:sub|79                                              ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|104                                                  ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|104                                            ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|110                                                  ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|110                                            ; regout           ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|107                                                  ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|107                                            ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|94                                                   ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|94                                             ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|99                                                   ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|99                                             ; regout           ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|97                                                   ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|97                                             ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|84                                                   ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|84                                             ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|87                                                   ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|87                                             ; regout           ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|90                                                   ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|90                                             ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|81                                                   ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|81                                             ; out0             ;
; |Lab_2|PC:inst5|74161:inst1|f74161:sub|9                                                    ; |Lab_2|PC:inst5|74161:inst1|f74161:sub|9                                              ; regout           ;
; |Lab_2|MAR:inst6|74273:inst1|19                                                             ; |Lab_2|MAR:inst6|74273:inst1|19                                                       ; regout           ;
; |Lab_2|MAR:inst6|74273:inst1|18                                                             ; |Lab_2|MAR:inst6|74273:inst1|18                                                       ; regout           ;
; |Lab_2|MAR:inst6|74273:inst1|17                                                             ; |Lab_2|MAR:inst6|74273:inst1|17                                                       ; regout           ;
; |Lab_2|MAR:inst6|74273:inst1|15                                                             ; |Lab_2|MAR:inst6|74273:inst1|15                                                       ; regout           ;
; |Lab_2|MAR:inst6|74273:inst1|14                                                             ; |Lab_2|MAR:inst6|74273:inst1|14                                                       ; regout           ;
; |Lab_2|MAR:inst6|74273:inst1|13                                                             ; |Lab_2|MAR:inst6|74273:inst1|13                                                       ; regout           ;
; |Lab_2|MAR:inst6|74273:inst1|12                                                             ; |Lab_2|MAR:inst6|74273:inst1|12                                                       ; regout           ;
; |Lab_2|Data_Selector:inst4|iinst2                                                           ; |Lab_2|Data_Selector:inst4|iinst2                                                     ; out0             ;
; |Lab_2|Data_Selector:inst4|iinst1                                                           ; |Lab_2|Data_Selector:inst4|iinst1                                                     ; out0             ;
; |Lab_2|Data_Selector:inst4|iinst                                                            ; |Lab_2|Data_Selector:inst4|iinst                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst2                                                            ; |Lab_2|Data_Selector:inst4|inst2                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst1                                                            ; |Lab_2|Data_Selector:inst4|inst1                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst                                                             ; |Lab_2|Data_Selector:inst4|inst                                                       ; out0             ;
; |Lab_2|Data_Selector:inst4|inst5                                                            ; |Lab_2|Data_Selector:inst4|inst5                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst4                                                            ; |Lab_2|Data_Selector:inst4|inst4                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst3                                                            ; |Lab_2|Data_Selector:inst4|inst3                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst8                                                            ; |Lab_2|Data_Selector:inst4|inst8                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst7                                                            ; |Lab_2|Data_Selector:inst4|inst7                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst6                                                            ; |Lab_2|Data_Selector:inst4|inst6                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst9                                                            ; |Lab_2|Data_Selector:inst4|inst9                                                      ; out0             ;
; |Lab_2|Data_Selector:inst4|inst14                                                           ; |Lab_2|Data_Selector:inst4|inst14                                                     ; out0             ;
; |Lab_2|Data_Selector:inst4|inst13                                                           ; |Lab_2|Data_Selector:inst4|inst13                                                     ; out0             ;
; |Lab_2|Data_Selector:inst4|inst12                                                           ; |Lab_2|Data_Selector:inst4|inst12                                                     ; out0             ;
; |Lab_2|Data_Selector:inst4|inst17                                                           ; |Lab_2|Data_Selector:inst4|inst17                                                     ; out0             ;
; |Lab_2|Data_Selector:inst4|inst16                                                           ; |Lab_2|Data_Selector:inst4|inst16                                                     ; out0             ;
; |Lab_2|Data_Selector:inst4|inst15                                                           ; |Lab_2|Data_Selector:inst4|inst15                                                     ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|110                                               ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|110                                         ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|107                                               ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|107                                         ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|106                                               ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|106                                         ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|94                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|94                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|99                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|99                                          ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|97                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|97                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|96                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|96                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|84                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|84                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|87                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|87                                          ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|90                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|90                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|89                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|89                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|80                                                ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|80                                          ; out0             ;
; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|9                                                 ; |Lab_2|uPC:iinst233|74161:inst|f74161:sub|9                                           ; regout           ;
; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|110                                              ; |Lab_2|uPC:iinst233|74161:inst1|f74161:sub|110                                        ; regout           ;
; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|ram_block1a0 ; |Lab_2|RAM:inst|altsyncram:altsyncram_component|altsyncram_fci1:auto_generated|q_a[0] ; portadataout0    ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Oct 09 16:33:09 2020
Info: Command: quartus_sim --simulation_results_format=VWF LAB_2 -c LAB_2_qsim
Info (324025): Using vector source file "D:/JiZuKeShe/Lab2/LAB2_TEST.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      40.85 %
Info (328052): Number of transitions in simulation is 583
Info (324045): Vector file LAB_2_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4486 megabytes
    Info: Processing ended: Fri Oct 09 16:33:10 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


