{
  "design": {
    "design_info": {
      "boundary_crc": "0xF2F80FF0AD1AE8A1",
      "device": "xc7k160tffg676-2",
      "name": "bd_ddr",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "mig_7series_0": "",
      "axi_datamover_0": "",
      "axi_smc": "",
      "rst_mig_7series_0_200M": ""
    },
    "interface_ports": {
      "S_AXIS_S2MM": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_ddr_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "S_AXIS_S2MM_CMD": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_ddr_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "9"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "S_AXIS_MM2S_CMD": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_ddr_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "9"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXIS_S2MM_STS": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_ddr_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "M_AXIS_MM2S_STS": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_ddr_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "M_AXIS_MM2S": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_ddr_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "DDR3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "sys_rst"
          },
          "CLK_DOMAIN": {
            "value": "bd_ddr_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS_S2MM:S_AXIS_S2MM_CMD:S_AXIS_MM2S_CMD:M_AXIS_S2MM_STS:M_AXIS_MM2S_STS:M_AXIS_MM2S"
          },
          "CLK_DOMAIN": {
            "value": "bd_ddr_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      }
    },
    "components": {
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "bd_ddr_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "axi_datamover_0": {
        "vlnv": "xilinx.com:ip:axi_datamover:5.1",
        "xci_name": "bd_ddr_axi_datamover_0_0",
        "parameters": {
          "c_dummy": {
            "value": "0"
          },
          "c_enable_mm2s_adv_sig": {
            "value": "0"
          },
          "c_enable_s2mm_adv_sig": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "128"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "128"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_mm2s_burst_size": {
            "value": "16"
          },
          "c_s2mm_support_indet_btt": {
            "value": "true"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "64"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "bd_ddr_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_mig_7series_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_ddr_rst_mig_7series_0_200M_0"
      }
    },
    "interface_nets": {
      "axi_datamover_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_datamover_0/M_AXI_MM2S",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "mig_7series_0/DDR3"
        ]
      },
      "axi_datamover_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_datamover_0/M_AXI_S2MM",
          "axi_smc/S01_AXI"
        ]
      },
      "S_AXIS_S2MM_CMD_0_1": {
        "interface_ports": [
          "S_AXIS_S2MM_CMD",
          "axi_datamover_0/S_AXIS_S2MM_CMD"
        ]
      },
      "axi_datamover_0_M_AXIS_MM2S_STS": {
        "interface_ports": [
          "M_AXIS_MM2S_STS",
          "axi_datamover_0/M_AXIS_MM2S_STS"
        ]
      },
      "axi_datamover_0_M_AXIS_S2MM_STS": {
        "interface_ports": [
          "M_AXIS_S2MM_STS",
          "axi_datamover_0/M_AXIS_S2MM_STS"
        ]
      },
      "S_AXIS_S2MM_0_1": {
        "interface_ports": [
          "S_AXIS_S2MM",
          "axi_datamover_0/S_AXIS_S2MM"
        ]
      },
      "axi_datamover_0_M_AXIS_MM2S": {
        "interface_ports": [
          "M_AXIS_MM2S",
          "axi_datamover_0/M_AXIS_MM2S"
        ]
      },
      "S_AXIS_MM2S_CMD_0_1": {
        "interface_ports": [
          "S_AXIS_MM2S_CMD",
          "axi_datamover_0/S_AXIS_MM2S_CMD"
        ]
      }
    },
    "nets": {
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_200M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_200M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_200M/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "axi_datamover_0/m_axi_mm2s_aresetn",
          "axi_smc/aresetn",
          "axi_datamover_0/m_axi_s2mm_aresetn",
          "axi_datamover_0/m_axis_mm2s_cmdsts_aresetn",
          "axi_datamover_0/m_axis_s2mm_cmdsts_aresetn"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "mig_7series_0/clk_ref_i",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "ui_clk",
          "axi_smc/aclk",
          "rst_mig_7series_0_200M/slowest_sync_clk",
          "axi_datamover_0/m_axi_mm2s_aclk",
          "axi_datamover_0/m_axis_mm2s_cmdsts_aclk",
          "axi_datamover_0/m_axi_s2mm_aclk",
          "axi_datamover_0/m_axis_s2mm_cmdsts_awclk"
        ]
      },
      "sys_rst_1": {
        "ports": [
          "sys_rst",
          "mig_7series_0/sys_rst"
        ]
      }
    },
    "addressing": {
      "/axi_datamover_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}