
// ----- 8< ----- FILE "Foo.dd" ----- 8< -----

{
  "HGLDD": {
    "version": "1.0",
    "file_info": [
      "InputFoo.scala",
      "Foo.sv",
      "InputBar.scala"
    ],
    "hdl_file_index": 2
  },
  "objects": [
    {
      "kind": "module",
      "obj_name": "Foo",
      "module_name": "Foo",
      "hgl_loc": {
        "begin_column": 10,
        "begin_line": 4,
        "end_column": 10,
        "end_line": 4,
        "file": 1
      },
      "hdl_loc": {
        "begin_column": 10,
        "begin_line": 42,
        "end_column": 10,
        "end_line": 42,
        "file": 2
      },
      "port_vars": [
        {
          "var_name": "inA",
          "hgl_loc": {
            "begin_column": 11,
            "begin_line": 5,
            "end_column": 11,
            "end_line": 5,
            "file": 1
          },
          "value": {"sig_name":"a"},
          "type_name": "logic",
          "packed_range": [
            31,
            0
          ]
        },
        {
          "var_name": "outB",
          "hgl_loc": {
            "begin_column": 12,
            "begin_line": 6,
            "end_column": 12,
            "end_line": 6,
            "file": 1
          },
          "value": {"sig_name":"b"},
          "type_name": "logic",
          "packed_range": [
            31,
            0
          ]
        },
        {
          "var_name": "var1",
          "hgl_loc": {
            "begin_column": 12,
            "begin_line": 6,
            "end_column": 12,
            "end_line": 6,
            "file": 1
          },
          "value": {"bit_vector":"00101010"},
          "type_name": "logic",
          "packed_range": [
            7,
            0
          ]
        }
      ],
      "children": [
        {
          "name": "b0",
          "obj_name": "Bar",
          "module_name": "Bar",
          "hgl_loc": {
            "begin_column": 5,
            "begin_line": 8,
            "end_column": 5,
            "end_line": 8,
            "file": 3
          }
        },
        {
          "name": "b1",
          "obj_name": "Bar",
          "module_name": "Bar",
          "hgl_loc": {
            "begin_column": 5,
            "begin_line": 14,
            "end_column": 5,
            "end_line": 14,
            "file": 3
          }
        }
      ]
    }
  ]
}

// ----- 8< ----- FILE "Bar.dd" ----- 8< -----

{
  "HGLDD": {
    "version": "1.0",
    "file_info": [
      "InputBar.scala",
      "Bar.sv"
    ],
    "hdl_file_index": 2
  },
  "objects": [
    {
      "kind": "module",
      "obj_name": "Bar",
      "module_name": "Bar",
      "hgl_loc": {
        "begin_column": 10,
        "begin_line": 21,
        "end_column": 10,
        "end_line": 21,
        "file": 1
      },
      "hdl_loc": {
        "begin_column": 10,
        "begin_line": 49,
        "end_column": 10,
        "end_line": 49,
        "file": 2
      },
      "port_vars": [
        {
          "var_name": "inX",
          "hgl_loc": {
            "begin_column": 11,
            "begin_line": 22,
            "end_column": 11,
            "end_line": 22,
            "file": 1
          },
          "value": {"sig_name":"x"},
          "type_name": "logic",
          "packed_range": [
            31,
            0
          ]
        },
        {
          "var_name": "outY",
          "hgl_loc": {
            "begin_column": 12,
            "begin_line": 23,
            "end_column": 12,
            "end_line": 23,
            "file": 1
          },
          "value": {"opcode":"*","operands":[{"sig_name":"x"},{"sig_name":"x"}]},
          "type_name": "logic",
          "packed_range": [
            31,
            0
          ]
        },
        {
          "var_name": "varZ",
          "hgl_loc": {
            "begin_column": 15,
            "begin_line": 25,
            "end_column": 15,
            "end_line": 25,
            "file": 1
          },
          "value": {"opcode":"*","operands":[{"sig_name":"x"},{"sig_name":"x"}]},
          "type_name": "logic",
          "packed_range": [
            31,
            0
          ]
        },
        {
          "var_name": "add",
          "hgl_loc": {
            "begin_column": 15,
            "begin_line": 25,
            "end_column": 15,
            "end_line": 25,
            "file": 1
          },
          "value": {"opcode":"+","operands":[{"opcode":"*","operands":[{"sig_name":"x"},{"sig_name":"x"}]},{"sig_name":"x"}]},
          "type_name": "logic",
          "packed_range": [
            31,
            0
          ]
        }
      ],
      "children": []
    }
  ]
}

// ----- 8< ----- FILE "global.dd" ----- 8< -----

{
  "HGLDD": {
    "version": "1.0",
    "file_info": [
      "/home/raffaele/Documents/master-delft/thesis/_tywaves/circt/test/Target/DebugInfo/emit-hgldd.mlir"
    ]
  },
  "objects": [
    {
      "hgl_loc": {
        "begin_column": 8,
        "begin_line": 117,
        "end_column": 8,
        "end_line": 117,
        "file": 1
      },
      "kind": "struct",
      "obj_name": "Aggregates_data",
      "port_vars": [
        {
          "hgl_loc": {
            "begin_column": 26,
            "begin_line": 115,
            "end_column": 26,
            "end_line": 115,
            "file": 1
          },
          "packed_range": [
            31,
            0
          ],
          "type_name": "logic",
          "var_name": "a"
        },
        {
          "hgl_loc": {
            "begin_column": 43,
            "begin_line": 115,
            "end_column": 43,
            "end_line": 115,
            "file": 1
          },
          "packed_range": [
            41,
            0
          ],
          "type_name": "logic",
          "var_name": "b"
        },
        {
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 116,
            "end_column": 8,
            "end_line": 116,
            "file": 1
          },
          "packed_range": [
            16,
            0
          ],
          "type_name": "logic",
          "unpacked_range": [
            1,
            0
          ],
          "var_name": "c"
        }
      ]
    },
    {
      "hgl_loc": {
        "begin_column": 8,
        "begin_line": 135,
        "end_column": 8,
        "end_line": 135,
        "file": 1
      },
      "kind": "struct",
      "obj_name": "EmptyAggregates_z",
      "port_vars": [
        {
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 133,
            "end_column": 8,
            "end_line": 133,
            "file": 1
          },
          "type_name": "bit",
          "var_name": "a"
        },
        {
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 134,
            "end_column": 8,
            "end_line": 134,
            "file": 1
          },
          "type_name": "bit",
          "var_name": "b"
        }
      ]
    },
    {
      "hgl_loc": {
        "begin_column": 8,
        "begin_line": 159,
        "end_column": 8,
        "end_line": 159,
        "file": 1
      },
      "kind": "struct",
      "obj_name": "SingleElementAggregates_varBar",
      "port_vars": [
        {
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 157,
            "end_column": 8,
            "end_line": 157,
            "file": 1
          },
          "type_name": "logic",
          "var_name": "x"
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "Aggregates",
      "module_name": "Aggregates",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 115,
        "end_column": 1,
        "end_line": 115,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "data",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 118,
            "end_column": 3,
            "end_line": 118,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"sig_name":"data_a"},{"sig_name":"data_b"},{"opcode":"'{","operands":[{"sig_name":"data_c_0"},{"sig_name":"data_c_1"}]}]},
          "type_name": "Aggregates_data"
        }
      ],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "EmptyAggregates",
      "module_name": "EmptyAggregates",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 132,
        "end_column": 1,
        "end_line": 132,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "x",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 136,
            "end_column": 3,
            "end_line": 136,
            "file": 1
          },
          "value": {"integer_num":0},
          "type_name": "bit"
        },
        {
          "var_name": "y",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 137,
            "end_column": 3,
            "end_line": 137,
            "file": 1
          },
          "value": {"integer_num":0},
          "type_name": "bit"
        },
        {
          "var_name": "z",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 138,
            "end_column": 3,
            "end_line": 138,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"integer_num":0},{"integer_num":0}]},
          "type_name": "EmptyAggregates_z"
        }
      ],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "SingleElementAggregates",
      "module_name": "SingleElementAggregates",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 153,
        "end_column": 1,
        "end_line": 153,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "varFoo",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 160,
            "end_column": 3,
            "end_line": 160,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"sig_name":"foo"}]},
          "type_name": "logic",
          "unpacked_range": [
            0,
            0
          ]
        },
        {
          "var_name": "varBar",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 161,
            "end_column": 3,
            "end_line": 161,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"sig_name":"bar"}]},
          "type_name": "SingleElementAggregates_varBar"
        }
      ],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "MultiDimensionalArrays",
      "module_name": "MultiDimensionalArrays",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 175,
        "end_column": 1,
        "end_line": 175,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "array",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 178,
            "end_column": 3,
            "end_line": 178,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"opcode":"'{","operands":[{"sig_name":"a"},{"sig_name":"b"},{"sig_name":"c"},{"sig_name":"d"}]}]},
          "type_name": "logic",
          "packed_range": [
            41,
            0
          ],
          "unpacked_range": [
            0,
            0,
            3,
            0
          ]
        }
      ],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "Expressions",
      "module_name": "Expressions",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 182,
        "end_column": 1,
        "end_line": 182,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "blockArg",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 186,
            "end_column": 3,
            "end_line": 186,
            "file": 1
          },
          "value": {"sig_name":"a"},
          "type_name": "logic"
        },
        {
          "var_name": "constA",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 222,
            "end_column": 3,
            "end_line": 222,
            "file": 1
          },
          "value": {"bit_vector":"00000010100111001"},
          "type_name": "logic",
          "packed_range": [
            16,
            0
          ]
        },
        {
          "var_name": "constB",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 223,
            "end_column": 3,
            "end_line": 223,
            "file": 1
          },
          "value": {"bit_vector":"000000000000000000000000000010001100101001"},
          "type_name": "logic",
          "packed_range": [
            41,
            0
          ]
        },
        {
          "var_name": "constC",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 224,
            "end_column": 3,
            "end_line": 224,
            "file": 1
          },
          "value": {"bit_vector":"0000"},
          "type_name": "logic",
          "packed_range": [
            3,
            0
          ]
        },
        {
          "var_name": "constD",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 225,
            "end_column": 3,
            "end_line": 225,
            "file": 1
          },
          "value": {"bit_vector":"0"},
          "type_name": "logic"
        },
        {
          "var_name": "readWire",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 232,
            "end_column": 3,
            "end_line": 232,
            "file": 1
          },
          "value": {"sig_name":"svWire"},
          "type_name": "logic"
        },
        {
          "var_name": "readReg",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 239,
            "end_column": 3,
            "end_line": 239,
            "file": 1
          },
          "value": {"sig_name":"svReg"},
          "type_name": "logic"
        },
        {
          "var_name": "readLogic",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 246,
            "end_column": 3,
            "end_line": 246,
            "file": 1
          },
          "value": {"sig_name":"svLogic"},
          "type_name": "logic"
        },
        {
          "var_name": "myWire",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 252,
            "end_column": 3,
            "end_line": 252,
            "file": 1
          },
          "value": {"sig_name":"hwWire"},
          "type_name": "logic"
        },
        {
          "var_name": "unaryParity",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 258,
            "end_column": 3,
            "end_line": 258,
            "file": 1
          },
          "value": {"opcode":"^","operands":[{"sig_name":"a"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryAdd",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 264,
            "end_column": 3,
            "end_line": 264,
            "file": 1
          },
          "value": {"opcode":"+","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binarySub",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 270,
            "end_column": 3,
            "end_line": 270,
            "file": 1
          },
          "value": {"opcode":"-","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryMul",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 276,
            "end_column": 3,
            "end_line": 276,
            "file": 1
          },
          "value": {"opcode":"*","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryDiv1",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 286,
            "end_column": 3,
            "end_line": 286,
            "file": 1
          },
          "value": {"opcode":"/","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryDiv2",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 287,
            "end_column": 3,
            "end_line": 287,
            "file": 1
          },
          "value": {"opcode":"/","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryMod1",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 297,
            "end_column": 3,
            "end_line": 297,
            "file": 1
          },
          "value": {"opcode":"%","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryMod2",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 298,
            "end_column": 3,
            "end_line": 298,
            "file": 1
          },
          "value": {"opcode":"%","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryShl",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 312,
            "end_column": 3,
            "end_line": 312,
            "file": 1
          },
          "value": {"opcode":"<<","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryShr1",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 313,
            "end_column": 3,
            "end_line": 313,
            "file": 1
          },
          "value": {"opcode":">>","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "binaryShr2",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 314,
            "end_column": 3,
            "end_line": 314,
            "file": 1
          },
          "value": {"opcode":">>>","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpEq",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 372,
            "end_column": 3,
            "end_line": 372,
            "file": 1
          },
          "value": {"opcode":"==","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpNe",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 373,
            "end_column": 3,
            "end_line": 373,
            "file": 1
          },
          "value": {"opcode":"!=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpCeq",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 374,
            "end_column": 3,
            "end_line": 374,
            "file": 1
          },
          "value": {"opcode":"===","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpCne",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 375,
            "end_column": 3,
            "end_line": 375,
            "file": 1
          },
          "value": {"opcode":"!==","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpWeq",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 376,
            "end_column": 3,
            "end_line": 376,
            "file": 1
          },
          "value": {"opcode":"==?","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpWne",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 377,
            "end_column": 3,
            "end_line": 377,
            "file": 1
          },
          "value": {"opcode":"!=?","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpUlt",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 378,
            "end_column": 3,
            "end_line": 378,
            "file": 1
          },
          "value": {"opcode":"<","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpSlt",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 379,
            "end_column": 3,
            "end_line": 379,
            "file": 1
          },
          "value": {"opcode":"<","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpUgt",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 380,
            "end_column": 3,
            "end_line": 380,
            "file": 1
          },
          "value": {"opcode":">","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpSgt",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 381,
            "end_column": 3,
            "end_line": 381,
            "file": 1
          },
          "value": {"opcode":">","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpUle",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 382,
            "end_column": 3,
            "end_line": 382,
            "file": 1
          },
          "value": {"opcode":"<=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpSle",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 383,
            "end_column": 3,
            "end_line": 383,
            "file": 1
          },
          "value": {"opcode":"<=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpUge",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 384,
            "end_column": 3,
            "end_line": 384,
            "file": 1
          },
          "value": {"opcode":">=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "cmpSge",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 385,
            "end_column": 3,
            "end_line": 385,
            "file": 1
          },
          "value": {"opcode":">=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "opAnd",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 391,
            "end_column": 3,
            "end_line": 391,
            "file": 1
          },
          "value": {"opcode":"&","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "opOr",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 397,
            "end_column": 3,
            "end_line": 397,
            "file": 1
          },
          "value": {"opcode":"|","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "opXor",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 403,
            "end_column": 3,
            "end_line": 403,
            "file": 1
          },
          "value": {"opcode":"^","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
          "type_name": "logic"
        },
        {
          "var_name": "concat",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 413,
            "end_column": 3,
            "end_line": 413,
            "file": 1
          },
          "value": {"opcode":"{}","operands":[{"sig_name":"a"},{"sig_name":"b"},{"sig_name":"explicitName"}]},
          "type_name": "logic",
          "packed_range": [
            2,
            0
          ]
        },
        {
          "var_name": "replicate",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 423,
            "end_column": 3,
            "end_line": 423,
            "file": 1
          },
          "value": {"opcode":"R{}","operands":[{"integer_num":3},{"sig_name":"a"}]},
          "type_name": "logic",
          "packed_range": [
            2,
            0
          ]
        },
        {
          "var_name": "extract",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 434,
            "end_column": 3,
            "end_line": 434,
            "file": 1
          },
          "value": {"opcode":"[]","operands":[{"sig_name":"wideWire"},{"integer_num":19},{"integer_num":12}]},
          "type_name": "logic",
          "packed_range": [
            7,
            0
          ]
        },
        {
          "var_name": "mux",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 440,
            "end_column": 3,
            "end_line": 440,
            "file": 1
          },
          "value": {"opcode":"?:","operands":[{"sig_name":"a"},{"sig_name":"b"},{"sig_name":"explicitName"}]},
          "type_name": "logic"
        }
      ],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "SingleResult",
      "module_name": "CustomSingleResult123",
      "isExtModule": 1,
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 446,
        "end_column": 1,
        "end_line": 446,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "outPort",
          "hgl_loc": {
            "begin_column": 36,
            "begin_line": 446,
            "end_column": 36,
            "end_line": 446,
            "file": 1
          }
        }
      ],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "LegalizedNames",
      "module_name": "LegalizedNames",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 457,
        "end_column": 1,
        "end_line": 457,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "myWire",
          "hgl_loc": {
            "begin_column": 13,
            "begin_line": 460,
            "end_column": 13,
            "end_line": 460,
            "file": 1
          },
          "value": {"sig_name":"wire_1"},
          "type_name": "logic"
        }
      ],
      "children": [
        {
          "name": "myInst",
          "hdl_obj_name": "reg_0",
          "obj_name": "Dummy",
          "module_name": "CustomDummy",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 458,
            "end_column": 3,
            "end_line": 458,
            "file": 1
          }
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "Dummy",
      "module_name": "CustomDummy",
      "isExtModule": 1,
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 462,
        "end_column": 1,
        "end_line": 462,
        "file": 1
      },
      "port_vars": [],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "InlineScopes",
      "module_name": "InlineScopes",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 478,
        "end_column": 1,
        "end_line": 478,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "x",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 481,
            "end_column": 3,
            "end_line": 481,
            "file": 1
          },
          "value": {"sig_name":"a"},
          "type_name": "logic",
          "packed_range": [
            41,
            0
          ]
        }
      ],
      "children": [
        {
          "name": "child",
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 479,
            "end_column": 8,
            "end_line": 479,
            "file": 1
          },
          "port_vars": [
            {
              "var_name": "y",
              "hgl_loc": {
                "begin_column": 3,
                "begin_line": 482,
                "end_column": 3,
                "end_line": 482,
                "file": 1
              },
              "value": {"sig_name":"a"},
              "type_name": "logic",
              "packed_range": [
                41,
                0
              ]
            }
          ],
          "children": [
            {
              "name": "more",
              "hgl_loc": {
                "begin_column": 8,
                "begin_line": 480,
                "end_column": 8,
                "end_line": 480,
                "file": 1
              },
              "port_vars": [
                {
                  "var_name": "z",
                  "hgl_loc": {
                    "begin_column": 3,
                    "begin_line": 483,
                    "end_column": 3,
                    "end_line": 483,
                    "file": 1
                  },
                  "value": {"sig_name":"a"},
                  "type_name": "logic",
                  "packed_range": [
                    41,
                    0
                  ]
                }
              ],
              "children": []
            }
          ]
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "Issue6735_Case1",
      "module_name": "Issue6735_Case1",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 488,
        "end_column": 1,
        "end_line": 488,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "varA",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 495,
            "end_column": 3,
            "end_line": 495,
            "file": 1
          },
          "value": {"sig_name":"wireA"},
          "type_name": "logic"
        },
        {
          "var_name": "varB",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 504,
            "end_column": 3,
            "end_line": 504,
            "file": 1
          },
          "value": {"sig_name":"wireB"},
          "type_name": "logic"
        },
        {
          "var_name": "varC",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 512,
            "end_column": 3,
            "end_line": 512,
            "file": 1
          },
          "value": {"sig_name":"wireC"},
          "type_name": "logic"
        },
        {
          "var_name": "varD",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 520,
            "end_column": 3,
            "end_line": 520,
            "file": 1
          },
          "value": {"sig_name":"wireD"},
          "type_name": "logic"
        },
        {
          "var_name": "varZ",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 530,
            "end_column": 3,
            "end_line": 530,
            "file": 1
          },
          "value": {"sig_name":"someOutput"},
          "type_name": "logic"
        }
      ],
      "children": [
        {
          "name": "instA",
          "hdl_obj_name": "instAVerilog",
          "obj_name": "SingleResult",
          "module_name": "CustomSingleResult123",
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 494,
            "end_column": 8,
            "end_line": 494,
            "file": 1
          }
        },
        {
          "name": "instB",
          "obj_name": "SingleResult",
          "module_name": "CustomSingleResult123",
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 503,
            "end_column": 8,
            "end_line": 503,
            "file": 1
          }
        },
        {
          "name": "instC",
          "obj_name": "SingleResult",
          "module_name": "CustomSingleResult123",
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 511,
            "end_column": 8,
            "end_line": 511,
            "file": 1
          }
        },
        {
          "name": "instD",
          "obj_name": "SingleResult",
          "module_name": "CustomSingleResult123",
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 519,
            "end_column": 8,
            "end_line": 519,
            "file": 1
          }
        },
        {
          "name": "instZ",
          "obj_name": "SingleResult",
          "module_name": "CustomSingleResult123",
          "hgl_loc": {
            "begin_column": 8,
            "begin_line": 529,
            "end_column": 8,
            "end_line": 529,
            "file": 1
          }
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "Issue6735_Case2",
      "module_name": "Issue6735_Case2",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 535,
        "end_column": 1,
        "end_line": 535,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "portA",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 542,
            "end_column": 3,
            "end_line": 542,
            "file": 1
          },
          "value": {"sig_name":"x"},
          "type_name": "logic",
          "packed_range": [
            35,
            0
          ]
        },
        {
          "var_name": "portB",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 548,
            "end_column": 3,
            "end_line": 548,
            "file": 1
          },
          "value": {"sig_name":"verilogY"},
          "type_name": "logic",
          "packed_range": [
            35,
            0
          ]
        }
      ],
      "children": [
        {
          "name": "bar",
          "obj_name": "MultipleResults",
          "module_name": "MultipleResults",
          "hgl_loc": {
            "begin_column": 12,
            "begin_line": 536,
            "end_column": 12,
            "end_line": 536,
            "file": 1
          }
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "MultipleResults",
      "module_name": "MultipleResults",
      "isExtModule": 1,
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 551,
        "end_column": 1,
        "end_line": 551,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "a",
          "hgl_loc": {
            "begin_column": 39,
            "begin_line": 551,
            "end_column": 39,
            "end_line": 551,
            "file": 1
          }
        },
        {
          "var_name": "b",
          "hgl_loc": {
            "begin_column": 52,
            "begin_line": 551,
            "end_column": 52,
            "end_line": 551,
            "file": 1
          }
        }
      ],
      "children": []
    },
    {
      "kind": "module",
      "obj_name": "Issue6749",
      "module_name": "Issue6749",
      "hgl_loc": {
        "begin_column": 1,
        "begin_line": 554,
        "end_column": 1,
        "end_line": 554,
        "file": 1
      },
      "port_vars": [
        {
          "var_name": "_GEN",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 557,
            "end_column": 3,
            "end_line": 557,
            "file": 1
          },
          "value": {"sig_name":"a"},
          "type_name": "logic",
          "packed_range": [
            41,
            0
          ]
        },
        {
          "var_name": "myVar",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 563,
            "end_column": 3,
            "end_line": 563,
            "file": 1
          },
          "value": {"sig_name":"a"},
          "type_name": "logic",
          "packed_range": [
            41,
            0
          ]
        },
        {
          "var_name": "myVar_0",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 564,
            "end_column": 3,
            "end_line": 564,
            "file": 1
          },
          "value": {"sig_name":"a"},
          "type_name": "logic",
          "packed_range": [
            41,
            0
          ]
        },
        {
          "var_name": "signed_0",
          "hgl_loc": {
            "begin_column": 3,
            "begin_line": 569,
            "end_column": 3,
            "end_line": 569,
            "file": 1
          },
          "value": {"sig_name":"a"},
          "type_name": "logic",
          "packed_range": [
            41,
            0
          ]
        }
      ],
      "children": [
        {
          "name": "_GEN_0",
          "hgl_loc": {
            "begin_column": 12,
            "begin_line": 574,
            "end_column": 12,
            "end_line": 574,
            "file": 1
          },
          "port_vars": [],
          "children": []
        }
      ]
    }
  ]
}
