FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 62;
0"NC";
%"XC7A200TFFG1156"
"14","(-5650,4400)","0","kvm_matrix_lib","I1";
;
VALUE"XC7A200TFFG1156"
CDS_LMAN_SYM_OUTLINE"-125,1250,725,-100"
CDS_LIB"kvm_matrix_lib";
"AG20"0;
"AH20"0;
"AM20"0;
"AM22"0;
"AL20"0;
"AL22"0;
"AK21"0;
"AP23"0;
"AJ21"0;
"AN23"0;
"E13"0;
"A13"0;
"F13"0;
"B13"0;
"E15"0;
"C14"0;
"F15"0;
"D14"0;
"H14"0;
"G14"0;
"G16"0;
"H16"0;
"C16"0;
"A15"0;
"D16"0;
"B15"0;
"E17"0;
"A17"0;
"F17"0;
"B17"0;
"AK17"0;
"AP17"0;
"AJ17"0;
"AN17"0;
"AM16"0;
"AP15"0;
"AL16"0;
"AN15"0;
"AG16"0;
"AH16"0;
"AH14"0;
"AG14"0;
"AK15"0;
"AM14"0;
"AJ15"0;
"AL14"0;
"AK13"0;
"AP13"0;
"AJ13"0;
"AN13"0;
END.
