0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/bcd_4_digit_adder.autotb.v,1711971237,systemVerilog,,,C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/fifo_para.vh,apatb_bcd_4_digit_adder_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/bcd_4_digit_adder.v,1711971218,systemVerilog,,,,bcd_4_digit_adder,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/bcd_4_digit_adder_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1.v,1711971218,systemVerilog,,,,bcd_4_digit_adder_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/bcd_4_digit_adder_flow_control_loop_pipe_sequential_init.v,1711971219,systemVerilog,,,,bcd_4_digit_adder_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/csv_file_dump.svh,1711971237,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/dataflow_monitor.sv,1711971237,systemVerilog,C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/dump_file_agent.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/csv_file_dump.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/sample_agent.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/sample_manager.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/dump_file_agent.svh,1711971237,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/fifo_para.vh,1711971237,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/loop_sample_agent.svh,1711971237,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/nodf_module_interface.svh,1711971237,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/nodf_module_monitor.svh,1711971237,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/sample_agent.svh,1711971237,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/sample_manager.svh,1711971237,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/upc_loop_interface.svh,1711971237,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/4-digit_bcd_ripple-carry_adder/bcd_4-digit_adder/solution1/sim/verilog/upc_loop_monitor.svh,1711971237,verilog,,,,,,,,,,,,
