strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9afefb1450>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9afefb15d0>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['slowena']",
		label=slowena,
		lineno=16];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9afefb1610>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9afefb1650>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9afefb1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['q']",
		label="!((q == 9))",
		lineno=17];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9afefb1850>",
		fillcolor=firebrick,
		label="17:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9afefb1850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "17:NS"	[cond="['q']",
		label="(q == 9)",
		lineno=17];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9afefb1a90>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9afefb1ad0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"18:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"15:IF" -> "16:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9afefb1b10>",
		fillcolor=firebrick,
		label="15:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9afefb1b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "15:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"15:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9afefb1d50>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
