Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue May 08 14:22:54 2018
| Host         : KevinWu running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file q6649_cam2hdmi_control_sets_placed.rpt
| Design       : q6649_cam2hdmi
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   388 |
| Minimum Number of register sites lost to control set restrictions |  1115 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1870 |          613 |
| No           | No                    | Yes                    |             319 |          102 |
| No           | Yes                   | No                     |            1322 |          421 |
| Yes          | No                    | No                     |             853 |          226 |
| Yes          | No                    | Yes                    |             202 |           45 |
| Yes          | Yes                   | No                     |            3943 |         1048 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                                                                                                                                         Enable Signal                                                                                                                                                                                                        |                                                                                                                                                                                                       Set/Reset Signal                                                                                                                                                                                                       | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                         |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                        |                1 |              1 |
|  cam_pclk_IBUF_BUFG                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                    |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                       |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                         |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                    |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                  |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                            |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                            |                1 |              1 |
|  cam_pclk_IBUF_BUFG                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                   |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                        |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                           |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                           |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                                            |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                                       |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                   |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                               |                1 |              2 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/aRstLck                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                    |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                        |                1 |              2 |
|  cam_pclk_IBUF_BUFG                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_byte_cntr_reg[10][0]                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                                                                                                        |                1 |              3 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                                                                                                                                 |                2 |              3 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              3 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                                                                                                                             |                1 |              3 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                                                                                                                             |                1 |              3 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]                                                                                                                                                                                                                                                                       |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                                                                                                                                                                                                        |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]                                                                                                                                                                                                                                                                       |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                                                                                                                                                                                                        |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                   | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/E[0]                                                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]                                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0]                                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]                                                                                                                                                                                                                                                                       |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]                                                                                                                                                                                                                                                                       |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/rst_processing_system7_0_140M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                          | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                                                                                                                                                                           |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                                                                                                           |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                                                                                                           |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  u_clk_24m/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                                                                                                                                  |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ptr_ref_i_reg[4][0]                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/p_16_out                                                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                  | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                           |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                3 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                   |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                                                                                                                                                                                                                                                |                2 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/rst_processing_system7_0_140M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/rst_processing_system7_0_140M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |                2 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |                2 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0]_0[0]                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |                2 |              6 |
|  u_iic_config/clock_20k                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_reset/cnt_init_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  u_iic_config/clock_20k                                    | u_cam_in_wrapper/u_iic_config/i2c_com/cyc_count[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   | u_cam_in_wrapper/u_cam_reset/cnt_init_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                                   | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |                2 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                   |                1 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_incr_dbeat_cntr                                                                                                                                                                                                                                          | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[0][0]                                                                                                                                                                                                                               |                2 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                                  |                1 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                                  |                1 |              7 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7][0]                                                                                                                                                                                                                                                               |                4 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/E[0]                                                                                                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                         |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[15][0]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                              |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[15][0]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                               |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7][0]                                                                                                                                                                                                                                                               |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                      |                5 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_byte_cntr_reg[10][0]                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_byte_cntr_reg[0][0]                                                                                                                                                                                                                                      |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                4 |              8 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                                                                                                                          | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                          |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                                                                                                                          |                4 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                                                                          |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                          |                2 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                                                                                                                          |                4 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                                                          |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d2_reg[0][0]                                                                                                                          | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                              |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                              |                3 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                                                                                              |                5 |              9 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                       | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                   |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2_n_0                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                            |                4 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                               | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                                       |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                                            |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                                  | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                |                3 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2_n_0                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                                                                |                4 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                                |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                                |                3 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1[0] | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0] |                3 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                             | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                           |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                            |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[9][0]                                                                                                                                           | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0] | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]   |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                               |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2[0] | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0] |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1[0] | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0] |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                   | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                                                                                                                          |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                            |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                                                                          |                3 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0][0]                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                                                                          |                2 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                                                                          |                2 |             10 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                                                                                                                                                       |                2 |             11 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |                4 |             11 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             12 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                                                                                                |                2 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                                                                                                |                2 |             12 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/reg_module_vsize_reg[12][0]                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                                                                                                                                                                      |                4 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                             |                6 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                                                                                                                  | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0][0]                                                                                                                                                                                                                                            |                6 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/vert_count_reg_0__s_net_1                                                                                                                                                                                                                  | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                       |                5 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                3 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                4 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                                                                                                                  | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                            | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |             13 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             14 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             14 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                                                                                                                                                                             |                3 |             15 |
|  u_clk_24m/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_reset/p_0_in_0                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                                                                                                                                                                                      |                7 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0][0]                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                5 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                          | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  u_clk_24m/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_reset/cam_pwnd_0                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/reg_module_hsize_reg[0][0]                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                             |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |                6 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                             |                4 |             16 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                             |                5 |             16 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int                                                                                                                                                                                                                                                                                                                                                   |                4 |             17 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |                8 |             17 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                                                                                                                           |                7 |             18 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                                                                                                                           |                6 |             18 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             19 |
|  cam_pclk_IBUF_BUFG                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_reset/cnt_init_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                              |                5 |             19 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                                                                                                                                                               |                5 |             20 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |             20 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                5 |             20 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg17_out                                                                                                                                                                                        | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_1                                                                                                                                                                                    |                3 |             20 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             20 |
|  u_iic_config/clock_20k                                    | u_cam_in_wrapper/u_iic_config/reg_index_rep[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | u_cam_in_wrapper/u_cam_reset/cnt_init_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                              |                4 |             21 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             22 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             22 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                                                                                           |                5 |             22 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                          | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                                                                    |                4 |             22 |
|  u_iic_config/clock_20k                                    | u_cam_in_wrapper/u_iic_config/i2c_data                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                              |               22 |             22 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                                                                                                                   | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                                                                                                                                                                                                                                                |                6 |             22 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                             |                9 |             23 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                5 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                8 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                8 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/sel                                                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                                                                                                                                                                             |                7 |             24 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                4 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                9 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                7 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                8 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                4 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                                                                                                                                                                                       |                5 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                                          | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                4 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                4 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                  | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                4 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                9 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                7 |             24 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |               13 |             25 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                7 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |               10 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |               10 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |               10 |             26 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                        |                9 |             26 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                        | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                        |                6 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                5 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                7 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                    |                9 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                6 |             26 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                9 |             26 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |                7 |             27 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             27 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             28 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                9 |             30 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |               15 |             30 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                7 |             30 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                  | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/dm_address_reg[0]_0                                                                                                                                                                                                                        | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_rgb2dvi/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                8 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][0]                                                                                                                                                                                                  | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rvalid03_out                                                                                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                            |               27 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |                8 |             32 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                              |               10 |             33 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                      |               12 |             33 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |                9 |             33 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                   |               11 |             33 |
|  cam_pclk_IBUF_BUFG                                        | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                                   | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                                                                                                                               |                7 |             33 |
|  sys_clk_50m_BUFG                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |               15 |             33 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                          | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |                9 |             33 |
|  u_clk_24m/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_reset/cnt_init_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                              |               11 |             33 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                             |               13 |             34 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             34 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                                       | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                      |                5 |             34 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             35 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             35 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                                                                                                                             |               10 |             35 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                                                                                                |               17 |             36 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                                                                                                                                                                                                                                                                                 | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0[0]                                                                               | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |               11 |             38 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                             | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/sig_reset_reg_reg[0]                                                                                                                                                                                                                                                             |               15 |             38 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0][0]                                                                                 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |               14 |             38 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                         | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/sig_data_reg_out0                                                                                                                                                                                                                                                                |               15 |             38 |
|  cam_pclk_IBUF_BUFG                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                                                                                                                                               |               11 |             44 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                                                                                            |               10 |             44 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_cam_in_wrapper/u_cam_in/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][1]                                                                                                                                                                                                                                                                                                                |                9 |             44 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |               18 |             45 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             46 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             46 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                                                                                                |               10 |             47 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             47 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                    | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             47 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                                                                                                                            |               12 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]                                                                                                                                                                                                    |                8 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             48 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][1]                                                                                                                                                                                                                                                                                             |               12 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                                                | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                |                8 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                              |               12 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                                                                                                |               12 |             48 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             50 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                                                                                                                                                                       |                8 |             50 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0]_0[0]                                                                                                                                                                                                                                                                                                     |                8 |             51 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_reset2_0                                                                                                                                                                                                                                                                                                                                                              |               12 |             51 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             53 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |               15 |             55 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |               16 |             55 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                               |               16 |             59 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |               19 |             60 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              |               22 |             64 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              |               16 |             64 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              |               14 |             67 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              |               17 |             67 |
|  cam_pclk_IBUF_BUFG                                        |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |               20 |             68 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                |               14 |             77 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                           | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |               16 |             77 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                            | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |               22 |             78 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                                  | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |               27 |             78 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |               35 |             83 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                                                                                                                        |               33 |             95 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                     | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |               22 |            100 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |               40 |            101 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                               | u_bd_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                      |               25 |            101 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              | u_bd_wrapper/system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                                                                                                                                                                                     |               24 |            156 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                                                                                                                                                  | u_bd_wrapper/system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |               33 |            173 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |              158 |            520 |
|  u_bd_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |              221 |            630 |
|  u_bd_wrapper/system_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |              207 |            644 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


