Return-Path: <linux-serial+bounces-12487-lists+linux-serial=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-serial@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id ePt6NCfycGk+awAAu9opvQ
	(envelope-from <linux-serial+bounces-12487-lists+linux-serial=lfdr.de@vger.kernel.org>)
	for <lists+linux-serial@lfdr.de>; Wed, 21 Jan 2026 16:35:03 +0100
X-Original-To: lists+linux-serial@lfdr.de
Received: from ams.mirrors.kernel.org (ams.mirrors.kernel.org [IPv6:2a01:60a::1994:3:14])
	by mail.lfdr.de (Postfix) with ESMTPS id 5192E5941F
	for <lists+linux-serial@lfdr.de>; Wed, 21 Jan 2026 16:35:03 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ams.mirrors.kernel.org (Postfix) with ESMTPS id 5427674BF21
	for <lists+linux-serial@lfdr.de>; Wed, 21 Jan 2026 14:38:10 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id A4B2148BD53;
	Wed, 21 Jan 2026 14:31:16 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Bi9Cl5jI"
X-Original-To: linux-serial@vger.kernel.org
Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.10])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 509D148C3F2
	for <linux-serial@vger.kernel.org>; Wed, 21 Jan 2026 14:31:13 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.10
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1769005876; cv=none; b=LBAhcNyjOo+QlsDJ65gCm5tLA/p6pN8knqkVajzxWCZoaNIpBoY7fMpI0tWQFRVuL5MSWPVtgYV0p1IEaW/OraQoFp4KqOmhEKOAVvQChSKxVKW9XJw6hc0j650FY62Ee9HnYYQ7hFXR2yZHhwUz8bNafM9dD5T08CbEuDEKvnA=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1769005876; c=relaxed/simple;
	bh=uHvmD9/9acrTxSVGLUrSzPSSG05RydXOJ02X0PTs7OE=;
	h=From:Date:To:cc:Subject:In-Reply-To:Message-ID:References:
	 MIME-Version:Content-Type; b=jAmJxX3CyQpjADG3R4WCDAZOq1LtI6A7Oet05+Mztr5eYbyh5zPzIp1v9QQhkRsKJz9ZfsbKW+D+3Izo38xvYgceyErK8RO+S4fDkt/hb998iHU2DRoWzzMmxzYYNH0gRnOMqyCV8WdqFA3QIW6Yqlb+YaisCRbeV5NmeU/32w8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Bi9Cl5jI; arc=none smtp.client-ip=198.175.65.10
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1769005875; x=1800541875;
  h=from:date:to:cc:subject:in-reply-to:message-id:
   references:mime-version;
  bh=uHvmD9/9acrTxSVGLUrSzPSSG05RydXOJ02X0PTs7OE=;
  b=Bi9Cl5jICAv+wKwicTrBxj3mjMlq9D80Y67cUYUcK9QOJvUpxd9mL4ju
   VQmbvPCuxw1sCLrQI2N1qNIEzCjGoW8mT2bXuY0rcOQMsnF3yzaPbhkmv
   M8A7m0kphnVt2+F1FkUU6WJ+5JxljrzsrRcnfTsqCoXgGTY8SMXJb86SC
   fXRaH2v/m0qbIAm873DoZJcgeR05elCsSgV6i4xUr61yVeKXQUXXfJQ4Q
   rdkA56vxL8N0dTu1LiZPtCBLmH2ZLNA7ugJDB8xHXyw3bQlbP+nOnUr1e
   HDIZV7Kn9gJyW48bYZAn4bqyA7yyNJPWcvjRnOKR9UQIeAxlsk/MXWh5i
   g==;
X-CSE-ConnectionGUID: 77QOabCVRLytUBJ0M2n/XQ==
X-CSE-MsgGUID: +2EFlXsuSMmPHEytmywFVQ==
X-IronPort-AV: E=McAfee;i="6800,10657,11678"; a="87644906"
X-IronPort-AV: E=Sophos;i="6.21,242,1763452800"; 
   d="scan'208";a="87644906"
Received: from fmviesa001.fm.intel.com ([10.60.135.141])
  by orvoesa102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Jan 2026 06:31:13 -0800
X-CSE-ConnectionGUID: 2NxfJspfRe6RjWEfWyDFqA==
X-CSE-MsgGUID: nJ12snoYTtGTzfL0717Q5w==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.21,242,1763452800"; 
   d="scan'208";a="237705300"
Received: from ijarvine-mobl1.ger.corp.intel.com (HELO localhost) ([10.245.245.108])
  by smtpauth.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Jan 2026 06:31:10 -0800
From: =?UTF-8?q?Ilpo=20J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>
Date: Wed, 21 Jan 2026 16:31:07 +0200 (EET)
To: Adriana Nicolae <adriana@arista.com>
cc: linux-serial <linux-serial@vger.kernel.org>, 
    Andy Shevchenko <andriy.shevchenko@linux.intel.com>, prasad@arista.com
Subject: Re: [PATCH] serial: 8250 dw: clear FIFO before writting LCR
In-Reply-To: <CAERbo5yjKDrVdfAZEAzWqeTSXoZJE_GZqbwov-4KGs1BPpwCiQ@mail.gmail.com>
Message-ID: <faf3bae5-4656-7c47-d875-9103a5f2079e@linux.intel.com>
References: <20250819182322.3451959-1-adriana@arista.com> <945af1e4-1d43-bd4b-6b07-733c06d18b17@linux.intel.com> <CAERbo5zSPSMyfSDQpw9-js=7kZHaB5mS9uib8RSw-Hqzwn3mGQ@mail.gmail.com> <6ab9afb2-e308-6231-e938-d28d05d62a9a@linux.intel.com>
 <CAERbo5xOg4OegoWYid3ZBCX1Fi+MBUMb59EtaQLrYkZy9MzSJA@mail.gmail.com> <21796013-0fa1-3d1f-9b89-173ef85c7508@linux.intel.com> <CAERbo5yjKDrVdfAZEAzWqeTSXoZJE_GZqbwov-4KGs1BPpwCiQ@mail.gmail.com>
Precedence: bulk
X-Mailing-List: linux-serial@vger.kernel.org
List-Id: <linux-serial.vger.kernel.org>
List-Subscribe: <mailto:linux-serial+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-serial+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: multipart/mixed; boundary="8323328-698976758-1769005867=:13651"
X-Spamd-Result: default: False [-0.96 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	CTYPE_MIXED_BOGUS(1.00)[];
	DMARC_POLICY_ALLOW_WITH_FAILURES(-0.50)[];
	R_DKIM_ALLOW(-0.20)[intel.com:s=Intel];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[multipart/mixed,text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	DMARC_POLICY_ALLOW(0.00)[intel.com,none];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FROM_HAS_DN(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-12487-lists,linux-serial=lfdr.de];
	MIME_TRACE(0.00)[0:+,1:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	DKIM_TRACE(0.00)[intel.com:+];
	MISSING_XM_UA(0.00)[];
	TO_DN_SOME(0.00)[];
	R_SPF_SOFTFAIL(0.00)[~all:c];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[ilpo.jarvinen@linux.intel.com,linux-serial@vger.kernel.org];
	RCPT_COUNT_THREE(0.00)[4];
	RCVD_COUNT_FIVE(0.00)[5];
	TAGGED_RCPT(0.00)[linux-serial];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:7979, ipnet:2a01:60a::/32, country:US];
	DBL_BLOCKED_OPENRESOLVER(0.00)[ams.mirrors.kernel.org:rdns,ams.mirrors.kernel.org:helo,intel.com:email,intel.com:dkim]
X-Rspamd-Queue-Id: 5192E5941F
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

  This message is in MIME format.  The first part should be readable text,
  while the remaining parts are likely unreadable without MIME-aware tools.

--8323328-698976758-1769005867=:13651
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: QUOTED-PRINTABLE

On Fri, 31 Oct 2025, Adriana Nicolae wrote:

> On Wed, Oct 8, 2025 at 4:12=E2=80=AFPM Ilpo J=C3=A4rvinen
> <ilpo.jarvinen@linux.intel.com> wrote:
> >
> > On Wed, 8 Oct 2025, Adriana Nicolae wrote:
> > > Hello, Sorry for missing an update, the exact root cause is not clear=
, currently the
> > > brute force method of draining FIFO right before setting or clearing =
DLAB was stable
> > > during tests.
> > >
> > > The serial stuck seems to be a failed attempt to clear the DLAB.
> > > This operation fails because the USR indicates the hardware is
> > > still busy, even though the UART is in loopback mode and should
> > > be inactive.
> > >
> > > To isolate the issue, I tried the following without success:
> > > - Added delays: I inserted 100 repeated ndelay(p->frame_time)
> > > calls before and after enabling loopback mode to allow the FIFO
> > > to clear.
> > > - Cleared FIFO: I explicitly cleared the FIFO in addition to
> > > adding the delay.
> > > - Checked status: I printed the LSR just before the DLAB clear
> > > attempt and checked the USB busy bit.
> >
> > Okay, so the BUSY must be stuck asserted.
> >
> > Another idea, maybe test tx + rx over loopback to see if that manages t=
o
> > de-freeze the BUSY bit. A patch to that effect below.
> >
> > (I've only added the new block into dw8250_idle_enter() compared with t=
he
> > old patch but rebasing to tty-next resulted in some other changes due t=
o
> > conflicts.)
>
> I've tested the new dw8250_idle_enter() sequence, and you're right,
> the BUSY bit remains set after entering loopback mode.
>=20
> However, the sequence in the patch (including the single loopback
> tx/rx) wasn't quite enough. I didn't see any kernel panics or console
> stuck anymore, but I've monitored the traces and there were cases when
> the trace after "p->serial_out(p, UART_LCR, up->lcr);" showed both
> BUSY bit set and DLAB bit still enabled.
>=20
> >
> > Only thing besides BUSY being stuck asserted is something Tx'ing after =
the
> > idle enter sequence. I think we could trap/check that too in
> > dw8250_serial_out() by using something along these lines:
> >
> >         if (d->in_idle && offset =3D=3D UART_TX) {
> >                 WARN_ON_ONCE(1);
> >                 return;
> >         }
> >
> > (I think that should catch even console writes but I'm not 100% sure of
> > that and it will should get us where the rogue Tx originates from).
>=20
> I also added the WARN_ON_ONCE check you suggested in
> dw8250_serial_out(). The warning has not triggered, so it seems we
> don't have a rogue Tx firing while in_idle is set.
>=20
> >
> > > The critical finding was that immediately before the DLAB clear
> > > operation (p->serial_out(p, UART_LCR, up->lcr);), the LSR value
> > > was 0x6a and the USR busy bit [0] was set. This confirms the UART
> > > is busy, which blocks the DLAB modification.
> > >
> > > This is occurring on a device with a single UART console. The setup
> > > does not use DMA or modem control; only the Rx/Tx lines are connected=
=2E
> > >
> > > The trace below, from a single process, shows one successful DLAB
> > > clear followed by a failing one. The second attempt repeatedly logs
> > > "USR still busy" before eventually succeeding. This can lead to
> > > subsequent failures in dw8250_check_lcr: dw8250_idle_entered.
> > >
> > > Trace Log:
> > >
> > > <...>-15440  8583.592533: dw8250_idle_enter: in_idle =3D 1
> > > login-15440  8583.713817: dw8250_idle_enter: in loopback mode
> > > login-15440  8583.835099: dw8250_idle_enter: LSR in loopback mode is =
0x63
> > > login-15440  8583.835103: dw8250_set_divisor: UART_LCR_DLAB cleared 1=
3
> > > login-15440  8583.835104: dw8250_idle_exit: idle exit
> > > login-15440  8583.835105: dw8250_idle_exit: out of loopback mode
> > > login-15440  8583.835105: dw8250_idle_exit: in_idle =3D 0
> > > login-15440  8583.835352: dw8250_idle_enter: in_idle =3D 1
> > > login-15440  8583.956633: dw8250_idle_enter: in loopback mode
> > > login-15440  8583.956638: dw8250_idle_enter: LSR in loopback mode is =
0x6a
> > > login-15440  8583.963918: dw8250_set_divisor: USR still busy dl_write
> > > login-15440  8584.000332: dw8250_set_divisor: USR still busy dl_write
> > > login-15440  8584.040385: dw8250_set_divisor: USR still busy dl_write
> > > login-15440  8584.078012: dw8250_set_divisor: UART_LCR_DLAB cleared 9=
3
> > > login-15440  8584.078013: dw8250_idle_exit: idle exit
> > > login-15440  8584.078014: dw8250_idle_exit: out of loopback mode
> > > login-15440  8584.078015: dw8250_idle_exit: in_idle =3D 0
> >
> >
> >
> > --
> > From 01df58736a10f7f34aca895ef08e5519953f8572 Mon Sep 17 00:00:00 2001
> > From: =3D?UTF-8?q?Ilpo=3D20J=3DC3=3DA4rvinen?=3D <ilpo.jarvinen@linux.i=
ntel.com>
> > Date: Wed, 8 Oct 2025 15:40:19 +0300
> > Subject: [PATCH 1/1] serial: 8250_dw: Ensure BUSY is deasserted
> > MIME-Version: 1.0
> > Content-Type: text/plain; charset=3DUTF-8
> > Content-Transfer-Encoding: 8bit
> >
> > DW UART cannot write to LCR, DLL, and DLH while BUSY is asserted.
> > Existance of BUSY depends on uart_16550_compatible, if UART HW is
> > configured with 16550 compatible those registers can always be
> > written.
> >
> > There currently is dw8250_force_idle() which attempts to archive
> > non-BUSY state by disabling FIFO, however, the solution is unreliable
> > when Rx keeps getting more and more characters.
> >
> > Create a sequence of operations to enforce that ensures UART cannot
> > keep BUSY asserted indefinitely. The new sequence relies on enabling
> > loopback mode temporarily to prevent incoming Rx characters keeping
> > UART BUSY.
> >
> > Use the new dw8250_idle_enter/exit() to do divisor writes and LCR
> > writes.
> >
> > This issue was reported by qianfan Zhao who put lots of debugging
> > effort into understanding the solution space.
> >
> > Reported-by: qianfan Zhao <qianfanguijin@163.com>
> > Reported-by: Adriana Nicolae <adriana@arista.com>
> > Signed-off-by: Ilpo J=C3=A4rvinen <ilpo.jarvinen@linux.intel.com>
> > ---
> >  drivers/tty/serial/8250/8250_dw.c | 159 +++++++++++++++++++++---------
> >  1 file changed, 115 insertions(+), 44 deletions(-)
> >
> > diff --git a/drivers/tty/serial/8250/8250_dw.c b/drivers/tty/serial/825=
0/8250_dw.c
> > index a53ba04d9770..8e25dfe8e653 100644
> > --- a/drivers/tty/serial/8250/8250_dw.c
> > +++ b/drivers/tty/serial/8250/8250_dw.c
> > @@ -42,6 +42,8 @@
> >  /* DesignWare specific register fields */
> >  #define DW_UART_MCR_SIRE               BIT(6)
> >
> > +#define DW_UART_USR_BUSY               BIT(0)
> > +
> >  /* Renesas specific register fields */
> >  #define RZN1_UART_xDMACR_DMA_EN                BIT(0)
> >  #define RZN1_UART_xDMACR_1_WORD_BURST  (0 << 1)
> > @@ -77,6 +79,7 @@ struct dw8250_data {
> >
> >         unsigned int            skip_autocfg:1;
> >         unsigned int            uart_16550_compatible:1;
> > +       unsigned int            in_idle:1;
> >  };
> >
> >  static inline struct dw8250_data *to_dw8250_data(struct dw8250_port_da=
ta *data)
> > @@ -108,36 +111,103 @@ static inline u32 dw8250_modify_msr(struct uart_=
port *p, unsigned int offset, u3
> >  }
> >
> >  /*
> > - * This function is being called as part of the uart_port::serial_out(=
)
> > - * routine. Hence, it must not call serial_port_out() or serial_out()
> > - * against the modified registers here, i.e. LCR.
> > + * Ensure BUSY is not asserted. If DW UART is configured with
> > + * !uart_16550_compatible, the writes to LCR, DLL, and DLH fail while
> > + * BUSY is asserted.
> > + *
> > + * Context: port's lock must be held
> >   */
> > -static void dw8250_force_idle(struct uart_port *p)
> > +static int dw8250_idle_enter(struct uart_port *p)
> >  {
> > +       struct dw8250_data *d =3D to_dw8250_data(p->private_data);
> >         struct uart_8250_port *up =3D up_to_u8250p(p);
> > -       unsigned int lsr;
> > +       u32 lsr;
> >
> > -       /*
> > -        * The following call currently performs serial_out()
> > -        * against the FCR register. Because it differs to LCR
> > -        * there will be no infinite loop, but if it ever gets
> > -        * modified, we might need a new custom version of it
> > -        * that avoids infinite recursion.
> > -        */
> > -       serial8250_clear_and_reinit_fifos(up);
> > +       if (d->uart_16550_compatible)
> > +               return 0;
> > +
> > +       d->in_idle =3D 1;
> > +
> > +       /* Prevent triggering interrupt from RBR filling */
> > +       p->serial_out(p, UART_IER, 0);
> > +
> > +       serial8250_rx_dma_flush(up);
> > +       // What about Tx DMA? Should probably pause that too and resume
> > +       // afterwards.
> > +
> > +       p->serial_out(p, UART_MCR, up->mcr | UART_MCR_LOOP);
> > +       if (up->capabilities & UART_CAP_FIFO)
> > +               p->serial_out(p, UART_FCR, 0);
>=20
> Changing this to repeatedly clear the FIFO turned out to reliably
> clear the BUSY bit , also no kernel panic or device stuck in busy
> mode.
>=20
> On the device I tested the first clear is not always enough, under
> high load I saw it cleared on the second iteration. I'm thinking it
> might be some particular issue with the device I'm using where the
> first FIFO clear might fail. I never encountered more than 2
> iterations with a "ndelay(p->frame_time);" in between here to get out
> of BUSY state.

Hi,

I seem to have missed this email until now (I'm sorry about that, though=20
to my defence, IIRC, I was quite sick around that timeframe it was sent=20
and clear the email backlog isn't ever fun and may end up missing=20
something).

Do you mean changing this to a simple loop or writing something else than=
=20
just 0 to FCR (or perhaps calling serial8250_clear_fifos())?

What is the exact code that you found working?

So when you fixed this FIFO clearing thing, everything seemed to work okay=
=20
after that?

In the meantime, this issue has once again been reported to me by somebody=
=20
else, and I've done improvements to shutdown code as well to address a=20
few BUSY related problems (I'll be posting a series that solved that=20
case soon but I suppose this patch needs amendments based on input from
your case).

--=20
 i.

> > +       if (p->serial_in(p, d->pdata->usr_reg) & DW_UART_USR_BUSY)
> > +               ndelay(p->frame_time);
> > +
> > +       lsr =3D serial_lsr_in(up);
> > +       if (lsr & UART_LSR_DR) {
> > +               p->serial_in(p, UART_RX);
> > +               up->lsr_saved_flags =3D 0;
> > +       }
> >
> >         /*
> > -        * With PSLVERR_RESP_EN parameter set to 1, the device generate=
s an
> > -        * error response when an attempt to read an empty RBR with FIF=
O
> > -        * enabled.
> > +        * BUSY might still be frozen to asserted, try to de-freeze it =
by
> > +        * sending a character over the loopback and receiving it.
> >          */
> > -       if (up->fcr & UART_FCR_ENABLE_FIFO) {
> > -               lsr =3D serial_port_in(p, UART_LSR);
> > -               if (!(lsr & UART_LSR_DR))
> > -                       return;
> > +       if (p->serial_in(p, d->pdata->usr_reg) & DW_UART_USR_BUSY) {
> > +               p->serial_out(p, UART_TX, 0);
> > +               ndelay(p->frame_time);
> > +               lsr =3D serial_lsr_in(up);
> > +               if (lsr & UART_LSR_DR) {
> > +                       p->serial_in(p, UART_RX);
> > +                       up->lsr_saved_flags =3D 0;
> > +               }
> >         }
> >
> > -       serial_port_in(p, UART_RX);
> > +       /* Now guaranteed to have BUSY deasserted? Just sanity check */
> > +       if (p->serial_in(p, d->pdata->usr_reg) & DW_UART_USR_BUSY)
> > +               return -EBUSY;
> > +
> > +       return 0;
> > +}
> > +
> > +static void dw8250_idle_exit(struct uart_port *p)
> > +{
> > +       struct dw8250_data *d =3D to_dw8250_data(p->private_data);
> > +       struct uart_8250_port *up =3D up_to_u8250p(p);
> > +
> > +       if (d->uart_16550_compatible)
> > +               return;
> > +
> > +       if (up->capabilities & UART_CAP_FIFO)
> > +               p->serial_out(p, UART_FCR, up->fcr);
> > +       p->serial_out(p, UART_MCR, up->mcr);
> > +       p->serial_out(p, UART_IER, up->ier);
> > +
> > +       // Maybe move the DMA Rx restart check in dma_rx_complete() to =
own
> > +       // function (serial8250_rx_dma_restart()) and call it from here=
=2E
> > +       // DMA Tx resume
> > +
> > +       d->in_idle =3D 0;
> > +}
> > +
> > +static void dw8250_set_divisor(struct uart_port *p, unsigned int baud,
> > +                              unsigned int quot, unsigned int quot_fra=
c)
> > +{
> > +       struct uart_8250_port *up =3D up_to_u8250p(p);
> > +       int ret;
> > +
> > +       ret =3D dw8250_idle_enter(p);
> > +       if (ret < 0)
> > +               goto idle_failed;
> > +
> > +       p->serial_out(p, UART_LCR, up->lcr | UART_LCR_DLAB);
> > +       if (!(p->serial_in(p, UART_LCR) & UART_LCR_DLAB))
> > +               goto idle_failed;
> > +
> > +       serial_dl_write(up, quot);
> > +       p->serial_out(p, UART_LCR, up->lcr);
> > +
> > +idle_failed:
> > +       dw8250_idle_exit(p);
> >  }
> >
> >  /*
> > @@ -148,37 +218,37 @@ static void dw8250_force_idle(struct uart_port *p=
)
> >  static void dw8250_check_lcr(struct uart_port *p, unsigned int offset,=
 u32 value)
> >  {
> >         struct dw8250_data *d =3D to_dw8250_data(p->private_data);
> > -       void __iomem *addr =3D p->membase + (offset << p->regshift);
> > -       int tries =3D 1000;
> > +       u32 lcr =3D p->serial_in(p, UART_LCR);
> > +       int ret;
> >
> >         if (offset !=3D UART_LCR || d->uart_16550_compatible)
> >                 return;
> >
> >         /* Make sure LCR write wasn't ignored */
> > -       while (tries--) {
> > -               u32 lcr =3D serial_port_in(p, offset);
> > -
> > -               if ((value & ~UART_LCR_SPAR) =3D=3D (lcr & ~UART_LCR_SP=
AR))
> > -                       return;
> > +       if ((value & ~UART_LCR_SPAR) =3D=3D (lcr & ~UART_LCR_SPAR))
> > +               return;
> >
> > -               dw8250_force_idle(p);
> > +       if (d->in_idle) {
> > +               /*
> > +                * FIXME: this deadlocks if port->lock is already held
> > +                * dev_err(p->dev, "Couldn't set LCR to %d\n", value);
> > +                */
> > +               return;
> > +       }
> >
> > -#ifdef CONFIG_64BIT
> > -               if (p->type =3D=3D PORT_OCTEON)
> > -                       __raw_writeq(value & 0xff, addr);
> > -               else
> > -#endif
> > -               if (p->iotype =3D=3D UPIO_MEM32)
> > -                       writel(value, addr);
> > -               else if (p->iotype =3D=3D UPIO_MEM32BE)
> > -                       iowrite32be(value, addr);
> > -               else
> > -                       writeb(value, addr);
> > +       ret =3D dw8250_idle_enter(p);
> > +       if (ret < 0) {
> > +               /*
> > +                * FIXME: this deadlocks if port->lock is already held
> > +                * dev_err(p->dev, "Couldn't set LCR to %d\n", value);
> > +                */
> > +               goto idle_failed;
> >         }
> > -       /*
> > -        * FIXME: this deadlocks if port->lock is already held
> > -        * dev_err(p->dev, "Couldn't set LCR to %d\n", value);
> > -        */
> > +
> > +       p->serial_out(p, UART_LCR, value);
> > +
> > +idle_failed:
> > +       dw8250_idle_exit(p);
> >  }
> >
> >  /* Returns once the transmitter is empty or we run out of retries */
> > @@ -547,6 +617,7 @@ static int dw8250_probe(struct platform_device *pde=
v)
> >         p->dev          =3D dev;
> >         p->set_ldisc    =3D dw8250_set_ldisc;
> >         p->set_termios  =3D dw8250_set_termios;
> > +       p->set_divisor  =3D dw8250_set_divisor;
> >
> >         data =3D devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
> >         if (!data)
> >
> > base-commit: d21b26cad33250be758ea9d860ff9d5c3992c459
> > --
> > 2.39.5
>=20
--8323328-698976758-1769005867=:13651--

