# PWM-Generator
In SystemVerilog -- Takes in configuration settings and data to be represented as a PWM, outputs PWM. 

# Configurable Settings
Master Clock

Reset
## For Controlling PWM Frequency
PWM Max Count

Triangle Step Size


Phase Count

Interleave Count

Triangle Compare Level Count

Dead Time Count

(more tbd)
