CAPI=1
[main]
name = optimsoc:trace_monitor:trace_monitor

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/trace_monitor.sv
  verilog/r3_checker.v
