Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Apr 30 18:27:18 2017
| Host         : 2002-13 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file chip_8A_board_control_sets_placed.rpt
| Design       : chip_8A_board
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   162 |
| Unused register locations in slices containing registers |   578 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           29 |
| No           | No                    | Yes                    |              49 |           42 |
| No           | Yes                   | No                     |              43 |           23 |
| Yes          | No                    | No                     |             599 |          235 |
| Yes          | No                    | Yes                    |              84 |           42 |
| Yes          | Yes                   | No                     |             153 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------------------------------+------------------------------------------+------------------+----------------+
|             Clock Signal             |                   Enable Signal                   |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------------------------------------------+------------------------------------------+------------------+----------------+
|  my_core/RAND_reg[0]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[0]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[10]__0_LDC_i_1_n_0 |                                                   | my_core/RAND_reg[10]__0_LDC_i_2_n_0      |                1 |              1 |
|  my_core/RAND_reg[11]__0_LDC_i_1_n_0 |                                                   | my_core/RAND_reg[11]__0_LDC_i_2_n_0      |                1 |              1 |
|  my_core/RAND_reg[12]__0_LDC_i_1_n_0 |                                                   | my_core/RAND_reg[12]__0_LDC_i_2_n_0      |                1 |              1 |
|  my_core/RAND_reg[13]__0_LDC_i_1_n_0 |                                                   | my_core/RAND_reg[13]__0_LDC_i_2_n_0      |                1 |              1 |
|  my_core/RAND_reg[14]__0_LDC_i_1_n_0 |                                                   | my_core/RAND_reg[14]__0_LDC_i_2_n_0      |                1 |              1 |
|  my_core/RAND_reg[15]__0_LDC_i_1_n_0 |                                                   | my_core/RAND_reg[15]__0_LDC_i_2_n_0      |                1 |              1 |
|  my_core/RAND_reg[1]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[1]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[2]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[2]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[3]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[3]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[4]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[4]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[5]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[5]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[6]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[6]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[7]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[7]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[8]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[8]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_core/RAND_reg[9]__0_LDC_i_1_n_0  |                                                   | my_core/RAND_reg[9]__0_LDC_i_2_n_0       |                1 |              1 |
|  my_vga_controller/mhz50             |                                                   |                                          |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[8]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[8]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[9]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[1]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[9]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        | my_time_keeper/buzz_i_1_n_0                       | my_mem_controller/s_sys_reset            |                1 |              1 |
|  s_clock_BUFG                        | my_mem_controller/step_active_i_1_n_0             |                                          |                1 |              1 |
|  s_clock_BUFG                        | my_core/active_i_1__0_n_0                         | my_mem_controller/current_state_reg[0]_0 |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[0]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[0]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[10]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[10]__0_LDC_i_2_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[11]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[11]__0_LDC_i_2_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[12]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[12]__0_LDC_i_2_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[13]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[13]__0_LDC_i_2_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[14]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[14]__0_LDC_i_2_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[15]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[15]__0_LDC_i_2_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[1]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[2]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[2]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[3]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[3]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[4]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[4]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[5]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[5]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[6]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[6]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[7]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | my_core/RAND_reg[7]__0_LDC_i_2_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                                   | reset_IBUF                               |                2 |              2 |
|  s_clock_BUFG                        |                                                   | my_mem_controller/current_state_reg[0]_0 |                2 |              2 |
|  s_clock_BUFG                        | my_core/tmp_err_code_reg[1]_i_1_n_0               | my_mem_controller/current_state_reg[0]_0 |                1 |              2 |
|  clk_IBUF_BUFG                       |                                                   |                                          |                2 |              3 |
|  s_clock_BUFG                        | my_core/reg_copy_num0                             | my_core/reg_copy_num[3]_i_1_n_0          |                1 |              4 |
|  clk_IBUF_BUFG                       |                                                   | reset_IBUF                               |                1 |              4 |
|  s_clock_BUFG                        | my_core/n0                                        |                                          |                2 |              4 |
|  s_clock_BUFG                        | my_vga_controller/current_state                   | my_mem_controller/s_sys_reset            |                2 |              4 |
|  s_clock_BUFG                        | my_core/graphic_addressB0                         | my_core/graphic_addressB[11]_i_1_n_0     |                2 |              4 |
|  s_clock_BUFG                        | my_core/graphic_addressA0                         | my_core/graphic_addressA[11]_i_1_n_0     |                1 |              4 |
|  s_clock_BUFG                        | my_mem_controller/currentGame[3]_i_1_n_0          |                                          |                1 |              4 |
|  s_clock_BUFG                        | my_core/y0                                        |                                          |                1 |              4 |
|  s_clock_BUFG                        | my_core/x0                                        |                                          |                1 |              4 |
|  s_clock_BUFG                        | my_mem_controller/key_counter0                    | my_core/key_counter[3]_i_1_n_0           |                2 |              4 |
|  pxl_clk                             | my_vga_controller/requestLine[4]_i_1_n_0          |                                          |                4 |              5 |
|  s_clock_BUFG                        | my_core/mem_ret_state0                            |                                          |                3 |              5 |
|  s_clock_BUFG                        | my_mem_controller/current_state                   | reset_IBUF                               |                4 |              5 |
|  s_clock_BUFG                        | my_mem_controller/I0                              | my_core/I[11]_i_1_n_0                    |                2 |              5 |
|  s_clock_BUFG                        | my_core/current_state[5]_i_1_n_0                  | my_mem_controller/current_state_reg[0]_0 |                4 |              6 |
|  s_clock_BUFG                        | my_time_keeper/counter1hz[6]_i_1_n_0              | my_mem_controller/s_sys_reset            |                3 |              7 |
|  pxl_clk                             |                                                   |                                          |                4 |              7 |
|  s_clock_BUFG                        | my_core/cpu_REG[15][7]_i_1_n_0                    |                                          |                5 |              7 |
|  s_clock_BUFG                        | my_mem_controller/I0                              |                                          |                5 |              7 |
|  s_clock_BUFG                        | my_time_keeper/memWrite[7]_i_1__0_n_0             | my_mem_controller/s_sys_reset            |                2 |              8 |
|  s_clock_BUFG                        | my_time_keeper/mem_ret_data[7]_i_1__0_n_0         |                                          |                1 |              8 |
|  s_clock_BUFG                        | my_core/BCD_left0                                 |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/BCD_total0                                |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/SP0                                       | my_core/SP[7]_i_1_n_0                    |                3 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[3]0                           |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[5][7][0]            |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/graphic_addressA0                         |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/graphic_addressB0                         |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/graphic_bufferB0                          |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/instruction_high0                         |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/kk0                                       |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[11]0                          |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[13]0                          |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[15]0                          |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[1]0                           |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[3]0                           |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[5]0                           |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[7]0                           |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/map_KEY_reg[9]0                           |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/memWrite[7]_i_1_n_0                       | my_mem_controller/current_state_reg[0]_0 |                3 |              8 |
|  s_clock_BUFG                        | my_core/mem_ret_data0                             |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/multi_count0                              | my_core/multi_count[7]_i_1_n_0           |                2 |              8 |
|  s_clock_BUFG                        | my_core/sprite_buffer_flip0                       |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/copy_start[16]_i_1_n_0          |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/dataOut[15]_i_2_n_0             | my_mem_controller/dataOut[15]_i_1_n_0    |                1 |              8 |
|  s_clock_BUFG                        | my_mem_controller/dataOut[23]_i_2_n_0             | my_mem_controller/dataOut[23]_i_1_n_0    |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/dataOut[7]_i_2_n_0              | my_mem_controller/dataOut[7]_i_1_n_0     |                1 |              8 |
|  s_clock_BUFG                        | my_mem_controller/mapped_out[7]_i_1_n_0           | reset_IBUF                               |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/s_dataIn[7]_i_2_n_0             | my_mem_controller/s_dataIn[7]_i_1_n_0    |                4 |              8 |
|  s_clock_BUFG                        | my_mem_controller/s_dataOut[7]_i_1_n_0            |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/E[0]                            |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[11][7][0]           |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[0][7][0]            |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[10][7][0]           |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[12][7][0]           |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[14][7][0]           |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[1][7][0]            |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[2][7][0]            |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[4][7][0]            |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[6][7][0]            |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[7][7][0]            |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[8][7][0]            |                                          |                5 |              8 |
|  s_clock_BUFG                        | my_mem_controller/cpu_REG_reg[9][7][0]            |                                          |                5 |              8 |
|  s_clock_BUFG                        | my_mem_controller/mem_ret_data_reg[0][0]          |                                          |                1 |              8 |
|  s_clock_BUFG                        | my_mem_controller/init_times                      | reset_IBUF                               |                3 |              9 |
|  s_clock_BUFG                        |                                                   | my_mem_controller/s_sys_reset            |                5 |              9 |
|  s_clock_BUFG                        | my_mem_controller/copy_end[16]_i_1_n_0            |                                          |                4 |              9 |
|  s_clock_BUFG                        | my_mem_controller/copy_start[16]_i_1_n_0          | my_mem_controller/copy_start[11]_i_1_n_0 |                2 |             11 |
|  pxl_clk                             |                                                   | my_vga_controller/eqOp13_in              |                3 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[9]0                         |                                          |                7 |             12 |
|  s_clock_BUFG                        | my_core/memAddress[11]_i_1_n_0                    | my_mem_controller/current_state_reg[0]_0 |                9 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[4]0                         |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/multi_address0                            |                                          |                7 |             12 |
|  s_clock_BUFG                        | my_core/addr0                                     |                                          |                5 |             12 |
|  pxl_clk                             | my_vga_controller/eqOp13_in                       | my_vga_controller/v_cntr_reg0            |                3 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[3]0                         |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/PC0                                       |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[6]0                         |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[2]0                         |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[1]0                         |                                          |                3 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[8]0                         |                                          |                5 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[15]0                        |                                          |                5 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[14]0                        |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[13]0                        |                                          |                5 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[12]0                        |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[7]0                         |                                          |                7 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[11]0                        |                                          |                5 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[5]0                         |                                          |                3 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[10]0                        |                                          |                4 |             12 |
|  s_clock_BUFG                        | my_core/cpu_STACK_reg[0]0                         |                                          |                3 |             12 |
|  s_clock_BUFG                        | my_mem_controller/copy_start[16]_i_1_n_0          | my_mem_controller/copy_to[15]_i_1_n_0    |                5 |             13 |
|  s_clock_BUFG                        | my_vga_controller/mem_ret_state                   | my_mem_controller/s_sys_reset            |                6 |             13 |
|  clk_IBUF_BUFG                       |                                                   | audioAMPsig                              |                4 |             15 |
|  s_clock_BUFG                        | my_core/sprite_buffer0                            |                                          |                6 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_0_0_i_1_n_0   |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_16_16_i_1_n_0 |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_24_24_i_1_n_0 |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_32_32_i_1_n_0 |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_40_40_i_1_n_0 |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_48_48_i_1_n_0 |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_56_56_i_1_n_0 |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_vga_controller/vga_VBUFF_reg_0_1_8_8_i_1_n_0   |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_mem_controller/s_address[16]_i_1_n_0           |                                          |                6 |             17 |
|  s_clock_BUFG                        | my_core/current_delay0                            | my_core/current_delay[23]_i_1_n_0        |                7 |             24 |
|  s_clock_BUFG                        | my_time_keeper/counter60hz[23]_i_2_n_0            | my_time_keeper/counter60hz[23]_i_1_n_0   |                5 |             24 |
|  s_clock_BUFG                        |                                                   |                                          |               22 |             43 |
+--------------------------------------+---------------------------------------------------+------------------------------------------+------------------+----------------+


