#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000087cf50 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v00000000008dc9b0_0 .var "buffer1", 3 0;
v00000000008dcaf0_0 .net "buffer2", 3 0, L_00000000008dc2d0;  1 drivers
v00000000008dc190_0 .net "carry", 0 0, v00000000008793f0_0;  1 drivers
v00000000008dcb90_0 .var "clock", 0 0;
v00000000008dc870_0 .var "enF", 0 0;
v00000000008dc4b0_0 .var "enb1", 0 0;
v00000000008dbbf0_0 .var "enb2", 0 0;
v00000000008dc230_0 .var "reset", 0 0;
v00000000008dbf10_0 .var "s", 2 0;
v00000000008dbdd0_0 .net "zero", 0 0, L_00000000008dcd70;  1 drivers
S_000000000087d0e0 .scope module, "MF" "ejercicio2" 2 8, 3 37 0, S_000000000087cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enF";
    .port_info 3 /INPUT 1 "enb1";
    .port_info 4 /INPUT 1 "enb2";
    .port_info 5 /INPUT 4 "buffer1";
    .port_info 6 /INPUT 3 "s";
    .port_info 7 /OUTPUT 4 "buffer2";
    .port_info 8 /OUTPUT 1 "carry";
    .port_info 9 /OUTPUT 1 "zero";
v00000000008db540_0 .net "A", 3 0, v00000000008db040_0;  1 drivers
v00000000008db5e0_0 .net "B", 3 0, L_00000000008dcc30;  1 drivers
v00000000008dab40_0 .net "OUT", 3 0, v0000000000879490_0;  1 drivers
v00000000008db680_0 .net "buffer1", 3 0, v00000000008dc9b0_0;  1 drivers
v00000000008db720_0 .net "buffer2", 3 0, L_00000000008dc2d0;  alias, 1 drivers
v00000000008dba10_0 .net "carry", 0 0, v00000000008793f0_0;  alias, 1 drivers
v00000000008dd310_0 .net "clock", 0 0, v00000000008dcb90_0;  1 drivers
v00000000008dc7d0_0 .net "enF", 0 0, v00000000008dc870_0;  1 drivers
v00000000008dc0f0_0 .net "enb1", 0 0, v00000000008dc4b0_0;  1 drivers
v00000000008dca50_0 .net "enb2", 0 0, v00000000008dbbf0_0;  1 drivers
v00000000008dc550_0 .net "reset", 0 0, v00000000008dc230_0;  1 drivers
v00000000008dbfb0_0 .net "s", 2 0, v00000000008dbf10_0;  1 drivers
v00000000008dc910_0 .net "zero", 0 0, L_00000000008dcd70;  alias, 1 drivers
S_0000000000879260 .scope module, "ALU" "ALU" 3 41, 3 17 0, S_000000000087d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 4 "OUT";
    .port_info 4 /OUTPUT 1 "C";
    .port_info 5 /OUTPUT 1 "Zero";
v000000000086b570_0 .net "A", 3 0, v00000000008db040_0;  alias, 1 drivers
v000000000098b610_0 .net "B", 3 0, L_00000000008dcc30;  alias, 1 drivers
v00000000008793f0_0 .var "C", 0 0;
v0000000000879490_0 .var "OUT", 3 0;
v00000000008dac80_0 .net "Zero", 0 0, L_00000000008dcd70;  alias, 1 drivers
v00000000008dabe0_0 .net *"_s0", 4 0, L_00000000008dc410;  1 drivers
L_00000000008de8a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000008da960_0 .net/2u *"_s2", 4 0, L_00000000008de8a8;  1 drivers
v00000000008dad20_0 .net *"_s4", 0 0, L_00000000008dccd0;  1 drivers
L_00000000008de8f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000008dadc0_0 .net/2u *"_s6", 0 0, L_00000000008de8f0;  1 drivers
L_00000000008de938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000008dae60_0 .net/2u *"_s8", 0 0, L_00000000008de938;  1 drivers
v00000000008daf00_0 .net "s", 2 0, v00000000008dbf10_0;  alias, 1 drivers
E_0000000000869d70 .event edge, v00000000008daf00_0, v000000000086b570_0, v000000000098b610_0;
L_00000000008dc410 .concat [ 4 1 0 0], v0000000000879490_0, v00000000008793f0_0;
L_00000000008dccd0 .cmp/eq 5, L_00000000008dc410, L_00000000008de8a8;
L_00000000008dcd70 .functor MUXZ 1, L_00000000008de938, L_00000000008de8f0, L_00000000008dccd0, C4<>;
S_000000000098cfe0 .scope module, "accu" "FFD4" 3 40, 3 6 0, S_000000000087d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v00000000008dafa0_0 .net "D", 3 0, v0000000000879490_0;  alias, 1 drivers
v00000000008db040_0 .var "Q", 3 0;
v00000000008da8c0_0 .net "clock", 0 0, v00000000008dcb90_0;  alias, 1 drivers
v00000000008daaa0_0 .net "en", 0 0, v00000000008dc870_0;  alias, 1 drivers
v00000000008db7c0_0 .net "reset", 0 0, v00000000008dc230_0;  alias, 1 drivers
E_000000000086a030/0 .event edge, v00000000008daaa0_0;
E_000000000086a030/1 .event posedge, v00000000008db7c0_0, v00000000008da8c0_0;
E_000000000086a030 .event/or E_000000000086a030/0, E_000000000086a030/1;
S_000000000098d170 .scope module, "b1" "buffer" 3 39, 3 2 0, S_000000000087d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o0000000000887488 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008daa00_0 name=_s0
v00000000008db0e0_0 .net "enable", 0 0, v00000000008dc4b0_0;  alias, 1 drivers
v00000000008db180_0 .net "in", 3 0, v00000000008dc9b0_0;  alias, 1 drivers
v00000000008db220_0 .net "out", 3 0, L_00000000008dcc30;  alias, 1 drivers
L_00000000008dcc30 .functor MUXZ 4, o0000000000887488, v00000000008dc9b0_0, v00000000008dc4b0_0, C4<>;
S_0000000000986930 .scope module, "b2" "buffer" 3 42, 3 2 0, S_000000000087d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o00000000008875a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008db2c0_0 name=_s0
v00000000008db400_0 .net "enable", 0 0, v00000000008dbbf0_0;  alias, 1 drivers
v00000000008db360_0 .net "in", 3 0, v0000000000879490_0;  alias, 1 drivers
v00000000008db4a0_0 .net "out", 3 0, L_00000000008dc2d0;  alias, 1 drivers
L_00000000008dc2d0 .functor MUXZ 4, o00000000008875a8, v0000000000879490_0, v00000000008dbbf0_0, C4<>;
    .scope S_000000000098cfe0;
T_0 ;
    %wait E_000000000086a030;
    %load/vec4 v00000000008db7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008db040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008daaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000008dafa0_0;
    %assign/vec4 v00000000008db040_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000879260;
T_1 ;
    %wait E_0000000000869d70;
    %load/vec4 v00000000008daf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 5;
    %split/vec4 4;
    %assign/vec4 v0000000000879490_0, 0;
    %assign/vec4 v00000000008793f0_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000000000086b570_0;
    %pad/u 5;
    %split/vec4 4;
    %assign/vec4 v0000000000879490_0, 0;
    %assign/vec4 v00000000008793f0_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v000000000086b570_0;
    %pad/u 5;
    %load/vec4 v000000000098b610_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %assign/vec4 v0000000000879490_0, 0;
    %assign/vec4 v00000000008793f0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000000000098b610_0;
    %pad/u 5;
    %split/vec4 4;
    %assign/vec4 v0000000000879490_0, 0;
    %assign/vec4 v00000000008793f0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000000000086b570_0;
    %pad/u 5;
    %load/vec4 v000000000098b610_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v0000000000879490_0, 0;
    %assign/vec4 v00000000008793f0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000086b570_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000098b610_0;
    %concat/vec4; draw_concat_vec4
    %and;
    %inv;
    %split/vec4 4;
    %assign/vec4 v0000000000879490_0, 0;
    %assign/vec4 v00000000008793f0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000087cf50;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000000008dcb90_0;
    %inv;
    %assign/vec4 v00000000008dcb90_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000087cf50;
T_3 ;
    %delay 1, 0;
    %vpi_call 2 14 "$display", " Ejercicio 2  " {0 0 0};
    %vpi_call 2 15 "$display", "clk enF enb1 enb2 buffer1 s | buffer2 carry zero " {0 0 0};
    %vpi_call 2 16 "$display", "----------------------------|---------------------" {0 0 0};
    %vpi_call 2 17 "$monitor", " %b   %b   %b   %b   %b  %b  |  %b    %b    %b ", v00000000008dcb90_0, v00000000008dc870_0, v00000000008dc4b0_0, v00000000008dbbf0_0, v00000000008dc9b0_0, v00000000008dbf10_0, v00000000008dcaf0_0, v00000000008dc190_0, v00000000008dbdd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008dc230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008dc870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008dc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008dcb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008dbbf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008dc9b0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008dbf10_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc230_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008dc230_0, 0, 1;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008dbbf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000008dc9b0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008dbf10_0, 0, 3;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dbbf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000008dc9b0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000008dbf10_0, 0, 3;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dbbf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000008dc9b0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008dbf10_0, 0, 3;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dbbf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000008dc9b0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000008dbf10_0, 0, 3;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008dbbf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000008dc9b0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008dbf10_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_000000000087cf50;
T_4 ;
    %delay 54, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000087cf50;
T_5 ;
    %vpi_call 2 30 "$dumpfile", "Ejercicio2_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000087cf50 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Ejercicio2_tb.v";
    "./Ejercicio2.v";
