Info: Starting: Create simulation model
Info: qsys-generate E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO\simulation --family="MAX 10" --part=10M40DAF256C8G
Progress: Loading ip/M_NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 17.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: M_NCO: Generating M_NCO "M_NCO" for SIM_VERILOG
Info: nco_ii_0: "M_NCO" instantiated altera_nco_ii "nco_ii_0"
Info: M_NCO: Done "M_NCO" with 2 modules, 34 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO\M_NCO.spd --output-directory=E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO\M_NCO.spd --output-directory=E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0313/ip/M_NCO/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO.qsys --block-symbol-file --output-directory=E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO --family="MAX 10" --part=10M40DAF256C8G
Progress: Loading ip/M_NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 17.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO.qsys --synthesis=VERILOG --output-directory=E:\Project_Zvision\1_TOWJ\5_Project\5_3_10M40_Coding\FPGA_B0\1_Product\BA0\M_Top_0313\ip\M_NCO\synthesis --family="MAX 10" --part=10M40DAF256C8G
Progress: Loading ip/M_NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 17.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: M_NCO: Generating M_NCO "M_NCO" for QUARTUS_SYNTH
Info: nco_ii_0: "M_NCO" instantiated altera_nco_ii "nco_ii_0"
Info: M_NCO: Done "M_NCO" with 2 modules, 19 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
