// Seed: 243056212
module module_0 ();
  wire id_1;
  wire id_2, id_4, id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wand id_2,
    output supply1 id_3,
    output supply1 id_4
);
  initial $display(id_0, -1 + id_0, -1);
  assign id_4 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output logic id_1,
    input wand id_2,
    output uwire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input wor id_8
);
  wire id_10 = $display(id_7);
  nand primCall (id_1, id_10, id_11, id_12, id_13, id_14, id_2, id_4, id_6, id_7, id_8);
  reg id_11;
  always @(posedge 1 - 1) if (1) @(posedge -1 or posedge 1) id_1 <= id_11;
  parameter id_12 = id_12;
  assign id_11 = $display(1 * -1'h0);
  wire id_13, id_14;
  module_0 modCall_1 ();
endmodule
