
---------- Begin Simulation Statistics ----------
final_tick                               2542242496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192577                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   192576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.81                       # Real time elapsed on the host
host_tick_rate                              560829441                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200392                       # Number of instructions simulated
sim_ops                                       4200392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012233                       # Number of seconds simulated
sim_ticks                                 12232651500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.612167                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384618                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               745208                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2635                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124881                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            960779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25524                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          215090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189566                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1171054                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73197                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30802                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200392                       # Number of instructions committed
system.cpu.committedOps                       4200392                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.821257                       # CPI: cycles per instruction
system.cpu.discardedOps                        340382                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622549                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1485998                       # DTB hits
system.cpu.dtb.data_misses                       8489                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419987                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       880789                       # DTB read hits
system.cpu.dtb.read_misses                       7619                       # DTB read misses
system.cpu.dtb.write_accesses                  202562                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      605209                       # DTB write hits
system.cpu.dtb.write_misses                       870                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18315                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3733714                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1188544                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           695469                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17119906                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171784                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1017065                       # ITB accesses
system.cpu.itb.fetch_acv                          379                       # ITB acv
system.cpu.itb.fetch_hits                     1011559                       # ITB hits
system.cpu.itb.fetch_misses                      5506                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11276812000     92.16%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8922500      0.07%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19582000      0.16%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931401500      7.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12236718000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8226703500     67.23%     67.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4010014500     32.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24451560                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543965     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840402     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593280     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200392                       # Class of committed instruction
system.cpu.quiesceCycles                        13743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7331654                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318959                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22770460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22770460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22770460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22770460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116771.589744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116771.589744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116771.589744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116771.589744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13010491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13010491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13010491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13010491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66720.466667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66720.466667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66720.466667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66720.466667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22420963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22420963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116775.848958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116775.848958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12810994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12810994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66723.927083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66723.927083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.294317                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539722779000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.294317                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205895                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205895                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131236                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34887                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89234                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34535                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28966                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28966                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41306                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11455552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11455552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18185849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160511                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002710                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051988                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160076     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160511                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838832534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378072000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          476298750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5744576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10241664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5744576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5744576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469610043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367629863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837239907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469610043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469610043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182525269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182525269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182525269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469610043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367629863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019765175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238883750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415198                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114431                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123903                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10541                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2032                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045424500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848268250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13683.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32433.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105976                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82391                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.306575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.633862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.613642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35085     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24619     29.67%     71.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10130     12.21%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4766      5.74%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2474      2.98%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1492      1.80%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          953      1.15%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          571      0.69%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2875      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.951949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.365295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.611424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1342     17.91%     17.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5656     75.49%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           318      4.24%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6634     88.55%     88.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.12%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              514      6.86%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      2.48%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.87%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9567040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  674624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7798336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10241664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7929792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12232646500                       # Total gap between requests
system.mem_ctrls.avgGap                      43083.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5101952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7798336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417076543.053646206856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365013913.786393702030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637501689.637769818306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123903                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582353250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2265915000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299798235750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28769.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32247.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419620.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318386880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169219050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569893380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315950940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     965599440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5350224060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191886720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7881160470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.272460                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444892000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11379299500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273997500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145633125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497429520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320100840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     965599440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5288643540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243744000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7735147965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.336167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    579249000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11244942500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12225451500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1738780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1738780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1738780                       # number of overall hits
system.cpu.icache.overall_hits::total         1738780                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89825                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89825                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89825                       # number of overall misses
system.cpu.icache.overall_misses::total         89825                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5520306500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5520306500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5520306500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5520306500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1828605                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1828605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1828605                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1828605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049122                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049122                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049122                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049122                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61456.237128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61456.237128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61456.237128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61456.237128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89234                       # number of writebacks
system.cpu.icache.writebacks::total             89234                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89825                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5430482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5430482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5430482500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5430482500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049122                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049122                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049122                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049122                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60456.248261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60456.248261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60456.248261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60456.248261                       # average overall mshr miss latency
system.cpu.icache.replacements                  89234                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1738780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1738780                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89825                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89825                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5520306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5520306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1828605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1828605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61456.237128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61456.237128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5430482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5430482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60456.248261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60456.248261                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.820869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1789822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89312                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.040107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.820869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3747034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3747034                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1341991                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1341991                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1341991                       # number of overall hits
system.cpu.dcache.overall_hits::total         1341991                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105976                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105976                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105976                       # number of overall misses
system.cpu.dcache.overall_misses::total        105976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797623500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797623500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1447967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1447967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1447967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1447967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073190                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073190                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073190                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64143.046539                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64143.046539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64143.046539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64143.046539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34711                       # number of writebacks
system.cpu.dcache.writebacks::total             34711                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36579                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36579                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4427368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4427368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4427368000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4427368000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047927                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63797.685779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63797.685779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63797.685779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63797.685779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       810375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          810375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3318918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3318918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66983.894405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66983.894405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66891.706665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66891.706665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478705500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478705500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61648.569859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61648.569859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59482.349287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59482.349287                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62769500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62769500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70766.065389                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70766.065389                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61882500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61882500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69766.065389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69766.065389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542242496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.315190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.266857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.315190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3010813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3010813                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2553029957500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 557882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   557877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.27                       # Real time elapsed on the host
host_tick_rate                              638827446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402102                       # Number of instructions simulated
sim_ops                                       7402102                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008476                       # Number of seconds simulated
sim_ticks                                  8476201000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.789679                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  199268                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               455057                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1684                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             71412                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            592889                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18486                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          165375                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           146889                       # Number of indirect misses.
system.cpu.branchPred.lookups                  741914                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   57134                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        21708                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2462474                       # Number of instructions committed
system.cpu.committedOps                       2462474                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.838110                       # CPI: cycles per instruction
system.cpu.discardedOps                        211710                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168774                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       843413                       # DTB hits
system.cpu.dtb.data_misses                       3494                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   111306                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       500462                       # DTB read hits
system.cpu.dtb.read_misses                       2999                       # DTB read misses
system.cpu.dtb.write_accesses                   57468                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342951                       # DTB write hits
system.cpu.dtb.write_misses                       495                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4861                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2134406                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            651712                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           389619                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12553439                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146239                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  364987                       # ITB accesses
system.cpu.itb.fetch_acv                          158                       # ITB acv
system.cpu.itb.fetch_hits                      362527                       # ITB hits
system.cpu.itb.fetch_misses                      2460                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.03% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5092     80.04%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     157      2.47%     87.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.57% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.60% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.26%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6362                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9942                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2313     41.29%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3241     57.85%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5602                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2310     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2310     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4668                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6050314500     71.38%     71.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68127500      0.80%     72.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11764000      0.14%     72.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2346084000     27.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8476290000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998703                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712743                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833274                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 414                      
system.cpu.kern.mode_good::user                   414                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 414                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.539765                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701101                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7093268500     83.68%     83.68% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1383021500     16.32%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16838667                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43213      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523399     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3574      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485919     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339381     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58822      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2462474                       # Class of committed instruction
system.cpu.quiesceCycles                       113735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4285228                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          217                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2656629516                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2656629516                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2656629516                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2656629516                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117978.040501                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117978.040501                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117978.040501                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117978.040501                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           310                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1529453671                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1529453671                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1529453671                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1529453671                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67921.381606                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67921.381606                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67921.381606                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67921.381606                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6220975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6220975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115203.240741                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115203.240741                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3520975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3520975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65203.240741                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65203.240741                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2650408541                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2650408541                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117984.710693                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117984.710693                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1525932696                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1525932696                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67927.915598                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67927.915598                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93483                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41885                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73669                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14649                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15413                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73680                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18658                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 371999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9429824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9429824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3419968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3422895                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14290415                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132165                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001619                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040207                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131951     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     214      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132165                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3136000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           736223426                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186578750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          391422750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4715008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2177024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6892032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4715008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4715008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2680640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2680640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         556264298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         256839591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             813103889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    556264298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        556264298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316254888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316254888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316254888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        556264298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        256839591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1129358778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246946500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7030                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7030                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107931                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115467                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1087                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5237                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1537886500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3458467750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15013.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33763.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        62                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80107                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    204                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.006222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.828102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.860789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26090     40.99%     40.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18977     29.81%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8144     12.79%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3535      5.55%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1879      2.95%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1130      1.78%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          667      1.05%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          460      0.72%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2768      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.569559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.849804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.186203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1453     20.67%     20.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            935     13.30%     33.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4248     60.43%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           225      3.20%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            80      1.14%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            34      0.48%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      0.31%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             6      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7030                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.269417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6099     86.76%     86.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              313      4.45%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              401      5.70%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.26%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.47%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7030                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6555584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  336512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7319936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6892096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7389888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       773.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       863.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    813.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    871.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8476204000                       # Total gap between requests
system.mem_ctrls.avgGap                      37983.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4386496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2169088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7319936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 517507312.533055841923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255903322.726773500443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 863586882.849993824959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2297359000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1161108750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212661694750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31183.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34134.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1841753.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            259581840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137948250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           407879640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316154520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     669342960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3614851650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        213168000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5618926860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        662.906278                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    520520250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    283140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7678771250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            195307560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103797045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           324141720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          281378880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     669342960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3568615530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252287520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5394871215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.472780                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    621356000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7578414000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               176000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117326516                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1153000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1668000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              107500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10727461000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       956305                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           956305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       956305                       # number of overall hits
system.cpu.icache.overall_hits::total          956305                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73679                       # number of overall misses
system.cpu.icache.overall_misses::total         73679                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4755181000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4755181000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4755181000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4755181000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1029984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1029984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1029984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1029984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071534                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071534                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071534                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071534                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64539.163127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64539.163127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64539.163127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64539.163127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73669                       # number of writebacks
system.cpu.icache.writebacks::total             73669                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73679                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73679                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73679                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4681502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4681502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4681502000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4681502000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.071534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071534                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.071534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071534                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63539.163127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63539.163127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63539.163127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63539.163127                       # average overall mshr miss latency
system.cpu.icache.replacements                  73669                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       956305                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          956305                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73679                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4755181000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4755181000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1029984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1029984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071534                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071534                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64539.163127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64539.163127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4681502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4681502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.071534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63539.163127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63539.163127                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1090262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.695538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2133647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2133647                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       763816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           763816                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       763816                       # number of overall hits
system.cpu.dcache.overall_hits::total          763816                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51655                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51655                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51655                       # number of overall misses
system.cpu.dcache.overall_misses::total         51655                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3388117500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3388117500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3388117500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3388117500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       815471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       815471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       815471                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       815471                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65591.278676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65591.278676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65591.278676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65591.278676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19421                       # number of writebacks
system.cpu.dcache.writebacks::total             19421                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18202                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18202                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2199244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2199244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2199244000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2199244000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233849500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233849500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65741.308702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65741.308702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65741.308702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65741.308702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120416.838311                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120416.838311                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       463351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          463351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1532511500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1532511500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       485126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       485126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70379.402985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70379.402985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1272088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1272088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233849500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233849500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70534.405323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70534.405323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203879.250218                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203879.250218                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1855606000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1855606000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62101.941098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62101.941098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927156000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927156000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60134.647814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60134.647814                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          572                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          572                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43098000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43098000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75346.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75346.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42526000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42526000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74346.153846                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74346.153846                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8806                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8806                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8806                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8806                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10787461000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              846841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.167837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1700818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1700818                       # Number of data accesses

---------- End Simulation Statistics   ----------
