
lab5.6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c18  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08006e18  08006e18  00016e18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800724c  0800724c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800724c  0800724c  0001724c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007254  08007254  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007254  08007254  00017254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007258  08007258  00017258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800725c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001f0  0800744c  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  0800744c  00020380  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d89e  00000000  00000000  0002021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002508  00000000  00000000  0002dabc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002ffc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000900  00000000  00000000  000309d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c94  00000000  00000000  000312d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d221  00000000  00000000  00059f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f77a0  00000000  00000000  00067185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015e925  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035ec  00000000  00000000  0015e978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	08006e00 	.word	0x08006e00

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	08006e00 	.word	0x08006e00

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005fa:	4b52      	ldr	r3, [pc, #328]	; (8000744 <MX_ADC1_Init+0x15c>)
 80005fc:	4a52      	ldr	r2, [pc, #328]	; (8000748 <MX_ADC1_Init+0x160>)
 80005fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000600:	4b50      	ldr	r3, [pc, #320]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000602:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000606:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000608:	4b4e      	ldr	r3, [pc, #312]	; (8000744 <MX_ADC1_Init+0x15c>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800060e:	4b4d      	ldr	r3, [pc, #308]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000610:	2201      	movs	r2, #1
 8000612:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000614:	4b4b      	ldr	r3, [pc, #300]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000616:	2201      	movs	r2, #1
 8000618:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800061a:	4b4a      	ldr	r3, [pc, #296]	; (8000744 <MX_ADC1_Init+0x15c>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000622:	4b48      	ldr	r3, [pc, #288]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000624:	2200      	movs	r2, #0
 8000626:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000628:	4b46      	ldr	r3, [pc, #280]	; (8000744 <MX_ADC1_Init+0x15c>)
 800062a:	4a48      	ldr	r2, [pc, #288]	; (800074c <MX_ADC1_Init+0x164>)
 800062c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062e:	4b45      	ldr	r3, [pc, #276]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8000634:	4b43      	ldr	r3, [pc, #268]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000636:	2208      	movs	r2, #8
 8000638:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800063a:	4b42      	ldr	r3, [pc, #264]	; (8000744 <MX_ADC1_Init+0x15c>)
 800063c:	2201      	movs	r2, #1
 800063e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000642:	4b40      	ldr	r3, [pc, #256]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000644:	2201      	movs	r2, #1
 8000646:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000648:	483e      	ldr	r0, [pc, #248]	; (8000744 <MX_ADC1_Init+0x15c>)
 800064a:	f000 fd9d 	bl	8001188 <HAL_ADC_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000654:	f000 fb44 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000658:	2300      	movs	r3, #0
 800065a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800065c:	2301      	movs	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000660:	2307      	movs	r3, #7
 8000662:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	4836      	ldr	r0, [pc, #216]	; (8000744 <MX_ADC1_Init+0x15c>)
 800066a:	f000 fed5 	bl	8001418 <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000674:	f000 fb34 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000678:	2303      	movs	r3, #3
 800067a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800067c:	2302      	movs	r3, #2
 800067e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000680:	463b      	mov	r3, r7
 8000682:	4619      	mov	r1, r3
 8000684:	482f      	ldr	r0, [pc, #188]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000686:	f000 fec7 	bl	8001418 <HAL_ADC_ConfigChannel>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000690:	f000 fb26 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000694:	2304      	movs	r3, #4
 8000696:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000698:	2303      	movs	r3, #3
 800069a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069c:	463b      	mov	r3, r7
 800069e:	4619      	mov	r1, r3
 80006a0:	4828      	ldr	r0, [pc, #160]	; (8000744 <MX_ADC1_Init+0x15c>)
 80006a2:	f000 feb9 	bl	8001418 <HAL_ADC_ConfigChannel>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80006ac:	f000 fb18 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80006b0:	2305      	movs	r3, #5
 80006b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80006b4:	2304      	movs	r3, #4
 80006b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b8:	463b      	mov	r3, r7
 80006ba:	4619      	mov	r1, r3
 80006bc:	4821      	ldr	r0, [pc, #132]	; (8000744 <MX_ADC1_Init+0x15c>)
 80006be:	f000 feab 	bl	8001418 <HAL_ADC_ConfigChannel>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80006c8:	f000 fb0a 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006cc:	2306      	movs	r3, #6
 80006ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80006d0:	2305      	movs	r3, #5
 80006d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d4:	463b      	mov	r3, r7
 80006d6:	4619      	mov	r1, r3
 80006d8:	481a      	ldr	r0, [pc, #104]	; (8000744 <MX_ADC1_Init+0x15c>)
 80006da:	f000 fe9d 	bl	8001418 <HAL_ADC_ConfigChannel>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80006e4:	f000 fafc 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80006e8:	2309      	movs	r3, #9
 80006ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80006ec:	2306      	movs	r3, #6
 80006ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f0:	463b      	mov	r3, r7
 80006f2:	4619      	mov	r1, r3
 80006f4:	4813      	ldr	r0, [pc, #76]	; (8000744 <MX_ADC1_Init+0x15c>)
 80006f6:	f000 fe8f 	bl	8001418 <HAL_ADC_ConfigChannel>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000700:	f000 faee 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000704:	230a      	movs	r3, #10
 8000706:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000708:	2307      	movs	r3, #7
 800070a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800070c:	463b      	mov	r3, r7
 800070e:	4619      	mov	r1, r3
 8000710:	480c      	ldr	r0, [pc, #48]	; (8000744 <MX_ADC1_Init+0x15c>)
 8000712:	f000 fe81 	bl	8001418 <HAL_ADC_ConfigChannel>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 800071c:	f000 fae0 	bl	8000ce0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000720:	230d      	movs	r3, #13
 8000722:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000724:	2308      	movs	r3, #8
 8000726:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000728:	463b      	mov	r3, r7
 800072a:	4619      	mov	r1, r3
 800072c:	4805      	ldr	r0, [pc, #20]	; (8000744 <MX_ADC1_Init+0x15c>)
 800072e:	f000 fe73 	bl	8001418 <HAL_ADC_ConfigChannel>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000738:	f000 fad2 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	2000021c 	.word	0x2000021c
 8000748:	40012000 	.word	0x40012000
 800074c:	0f000001 	.word	0x0f000001

08000750 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08c      	sub	sp, #48	; 0x30
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000758:	f107 031c 	add.w	r3, r7, #28
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]
 8000766:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a4a      	ldr	r2, [pc, #296]	; (8000898 <HAL_ADC_MspInit+0x148>)
 800076e:	4293      	cmp	r3, r2
 8000770:	f040 808d 	bne.w	800088e <HAL_ADC_MspInit+0x13e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000774:	4b49      	ldr	r3, [pc, #292]	; (800089c <HAL_ADC_MspInit+0x14c>)
 8000776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000778:	4a48      	ldr	r2, [pc, #288]	; (800089c <HAL_ADC_MspInit+0x14c>)
 800077a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800077e:	6453      	str	r3, [r2, #68]	; 0x44
 8000780:	4b46      	ldr	r3, [pc, #280]	; (800089c <HAL_ADC_MspInit+0x14c>)
 8000782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000788:	61bb      	str	r3, [r7, #24]
 800078a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800078c:	4b43      	ldr	r3, [pc, #268]	; (800089c <HAL_ADC_MspInit+0x14c>)
 800078e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000790:	4a42      	ldr	r2, [pc, #264]	; (800089c <HAL_ADC_MspInit+0x14c>)
 8000792:	f043 0304 	orr.w	r3, r3, #4
 8000796:	6313      	str	r3, [r2, #48]	; 0x30
 8000798:	4b40      	ldr	r3, [pc, #256]	; (800089c <HAL_ADC_MspInit+0x14c>)
 800079a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079c:	f003 0304 	and.w	r3, r3, #4
 80007a0:	617b      	str	r3, [r7, #20]
 80007a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a4:	4b3d      	ldr	r3, [pc, #244]	; (800089c <HAL_ADC_MspInit+0x14c>)
 80007a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a8:	4a3c      	ldr	r2, [pc, #240]	; (800089c <HAL_ADC_MspInit+0x14c>)
 80007aa:	f043 0301 	orr.w	r3, r3, #1
 80007ae:	6313      	str	r3, [r2, #48]	; 0x30
 80007b0:	4b3a      	ldr	r3, [pc, #232]	; (800089c <HAL_ADC_MspInit+0x14c>)
 80007b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b4:	f003 0301 	and.w	r3, r3, #1
 80007b8:	613b      	str	r3, [r7, #16]
 80007ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007bc:	4b37      	ldr	r3, [pc, #220]	; (800089c <HAL_ADC_MspInit+0x14c>)
 80007be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c0:	4a36      	ldr	r2, [pc, #216]	; (800089c <HAL_ADC_MspInit+0x14c>)
 80007c2:	f043 0302 	orr.w	r3, r3, #2
 80007c6:	6313      	str	r3, [r2, #48]	; 0x30
 80007c8:	4b34      	ldr	r3, [pc, #208]	; (800089c <HAL_ADC_MspInit+0x14c>)
 80007ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007cc:	f003 0302 	and.w	r3, r3, #2
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80007d4:	2309      	movs	r3, #9
 80007d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007d8:	2303      	movs	r3, #3
 80007da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007e0:	f107 031c 	add.w	r3, r7, #28
 80007e4:	4619      	mov	r1, r3
 80007e6:	482e      	ldr	r0, [pc, #184]	; (80008a0 <HAL_ADC_MspInit+0x150>)
 80007e8:	f001 fd66 	bl	80022b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80007ec:	2379      	movs	r3, #121	; 0x79
 80007ee:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007f0:	2303      	movs	r3, #3
 80007f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f8:	f107 031c 	add.w	r3, r7, #28
 80007fc:	4619      	mov	r1, r3
 80007fe:	4829      	ldr	r0, [pc, #164]	; (80008a4 <HAL_ADC_MspInit+0x154>)
 8000800:	f001 fd5a 	bl	80022b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000804:	2302      	movs	r3, #2
 8000806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000808:	2303      	movs	r3, #3
 800080a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000810:	f107 031c 	add.w	r3, r7, #28
 8000814:	4619      	mov	r1, r3
 8000816:	4824      	ldr	r0, [pc, #144]	; (80008a8 <HAL_ADC_MspInit+0x158>)
 8000818:	f001 fd4e 	bl	80022b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800081c:	4b23      	ldr	r3, [pc, #140]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800081e:	4a24      	ldr	r2, [pc, #144]	; (80008b0 <HAL_ADC_MspInit+0x160>)
 8000820:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000822:	4b22      	ldr	r3, [pc, #136]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000824:	2200      	movs	r2, #0
 8000826:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000828:	4b20      	ldr	r3, [pc, #128]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800082e:	4b1f      	ldr	r3, [pc, #124]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000830:	2200      	movs	r2, #0
 8000832:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000834:	4b1d      	ldr	r3, [pc, #116]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000836:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800083a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800083c:	4b1b      	ldr	r3, [pc, #108]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800083e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000842:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000844:	4b19      	ldr	r3, [pc, #100]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000846:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800084a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800084c:	4b17      	ldr	r3, [pc, #92]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800084e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000852:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000854:	4b15      	ldr	r3, [pc, #84]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000856:	2200      	movs	r2, #0
 8000858:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800085a:	4b14      	ldr	r3, [pc, #80]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800085c:	2204      	movs	r2, #4
 800085e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000860:	4b12      	ldr	r3, [pc, #72]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000862:	2201      	movs	r2, #1
 8000864:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8000866:	4b11      	ldr	r3, [pc, #68]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000868:	2200      	movs	r2, #0
 800086a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800086c:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800086e:	2200      	movs	r2, #0
 8000870:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000872:	480e      	ldr	r0, [pc, #56]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000874:	f001 f9a8 	bl	8001bc8 <HAL_DMA_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <HAL_ADC_MspInit+0x132>
    {
      Error_Handler();
 800087e:	f000 fa2f 	bl	8000ce0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	4a09      	ldr	r2, [pc, #36]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000886:	639a      	str	r2, [r3, #56]	; 0x38
 8000888:	4a08      	ldr	r2, [pc, #32]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800088e:	bf00      	nop
 8000890:	3730      	adds	r7, #48	; 0x30
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40012000 	.word	0x40012000
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020800 	.word	0x40020800
 80008a4:	40020000 	.word	0x40020000
 80008a8:	40020400 	.word	0x40020400
 80008ac:	20000264 	.word	0x20000264
 80008b0:	40026410 	.word	0x40026410

080008b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ba:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <MX_DMA_Init+0x38>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a0b      	ldr	r2, [pc, #44]	; (80008ec <MX_DMA_Init+0x38>)
 80008c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_DMA_Init+0x38>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2101      	movs	r1, #1
 80008d6:	2038      	movs	r0, #56	; 0x38
 80008d8:	f001 f93f 	bl	8001b5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008dc:	2038      	movs	r0, #56	; 0x38
 80008de:	f001 f958 	bl	8001b92 <HAL_NVIC_EnableIRQ>

}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800

080008f0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	; 0x28
 80008f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 0314 	add.w	r3, r7, #20
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
 8000904:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000906:	4b23      	ldr	r3, [pc, #140]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a22      	ldr	r2, [pc, #136]	; (8000994 <MX_GPIO_Init+0xa4>)
 800090c:	f043 0304 	orr.w	r3, r3, #4
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f003 0304 	and.w	r3, r3, #4
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a1c      	ldr	r2, [pc, #112]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <MX_GPIO_Init+0xa4>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	4b17      	ldr	r3, [pc, #92]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a16      	ldr	r2, [pc, #88]	; (8000994 <MX_GPIO_Init+0xa4>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b14      	ldr	r3, [pc, #80]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800094e:	4b11      	ldr	r3, [pc, #68]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	4a10      	ldr	r2, [pc, #64]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000954:	f043 0308 	orr.w	r3, r3, #8
 8000958:	6313      	str	r3, [r2, #48]	; 0x30
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <MX_GPIO_Init+0xa4>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	f003 0308 	and.w	r3, r3, #8
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2180      	movs	r1, #128	; 0x80
 800096a:	480b      	ldr	r0, [pc, #44]	; (8000998 <MX_GPIO_Init+0xa8>)
 800096c:	f001 fe50 	bl	8002610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000970:	2380      	movs	r3, #128	; 0x80
 8000972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000974:	2301      	movs	r3, #1
 8000976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097c:	2300      	movs	r3, #0
 800097e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	4804      	ldr	r0, [pc, #16]	; (8000998 <MX_GPIO_Init+0xa8>)
 8000988:	f001 fc96 	bl	80022b8 <HAL_GPIO_Init>

}
 800098c:	bf00      	nop
 800098e:	3728      	adds	r7, #40	; 0x28
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40023800 	.word	0x40023800
 8000998:	40020400 	.word	0x40020400

0800099c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a0:	f000 fb71 	bl	8001086 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a4:	f000 f812 	bl	80009cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a8:	f7ff ffa2 	bl	80008f0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009ac:	f000 face 	bl	8000f4c <MX_USART3_UART_Init>
  MX_DMA_Init();
 80009b0:	f7ff ff80 	bl	80008b4 <MX_DMA_Init>
  MX_ADC1_Init();
 80009b4:	f7ff fe18 	bl	80005e8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, adc_val, 8);
 80009b8:	2208      	movs	r2, #8
 80009ba:	4902      	ldr	r1, [pc, #8]	; (80009c4 <main+0x28>)
 80009bc:	4802      	ldr	r0, [pc, #8]	; (80009c8 <main+0x2c>)
 80009be:	f000 fc27 	bl	8001210 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009c2:	e7fe      	b.n	80009c2 <main+0x26>
 80009c4:	200002c4 	.word	0x200002c4
 80009c8:	2000021c 	.word	0x2000021c

080009cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b0b8      	sub	sp, #224	; 0xe0
 80009d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80009d6:	2234      	movs	r2, #52	; 0x34
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f003 fc04 	bl	80041e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009f0:	f107 0308 	add.w	r3, r7, #8
 80009f4:	2290      	movs	r2, #144	; 0x90
 80009f6:	2100      	movs	r1, #0
 80009f8:	4618      	mov	r0, r3
 80009fa:	f003 fbf5 	bl	80041e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fe:	4b3b      	ldr	r3, [pc, #236]	; (8000aec <SystemClock_Config+0x120>)
 8000a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a02:	4a3a      	ldr	r2, [pc, #232]	; (8000aec <SystemClock_Config+0x120>)
 8000a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a08:	6413      	str	r3, [r2, #64]	; 0x40
 8000a0a:	4b38      	ldr	r3, [pc, #224]	; (8000aec <SystemClock_Config+0x120>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a16:	4b36      	ldr	r3, [pc, #216]	; (8000af0 <SystemClock_Config+0x124>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a35      	ldr	r2, [pc, #212]	; (8000af0 <SystemClock_Config+0x124>)
 8000a1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a20:	6013      	str	r3, [r2, #0]
 8000a22:	4b33      	ldr	r3, [pc, #204]	; (8000af0 <SystemClock_Config+0x124>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a34:	2301      	movs	r3, #1
 8000a36:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a3a:	2310      	movs	r3, #16
 8000a3c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a40:	2302      	movs	r3, #2
 8000a42:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a46:	2300      	movs	r3, #0
 8000a48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a4c:	2308      	movs	r3, #8
 8000a4e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000a52:	23d8      	movs	r3, #216	; 0xd8
 8000a54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a64:	2302      	movs	r3, #2
 8000a66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a6a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f001 fe38 	bl	80026e4 <HAL_RCC_OscConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000a7a:	f000 f931 	bl	8000ce0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a7e:	f001 fde1 	bl	8002644 <HAL_PWREx_EnableOverDrive>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a88:	f000 f92a 	bl	8000ce0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a92:	2302      	movs	r3, #2
 8000a94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a9e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000aa2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000aa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aaa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000aae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000ab2:	2107      	movs	r1, #7
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f002 f8c3 	bl	8002c40 <HAL_RCC_ClockConfig>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8000ac0:	f000 f90e 	bl	8000ce0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ac4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ac8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000aca:	2300      	movs	r3, #0
 8000acc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ace:	f107 0308 	add.w	r3, r7, #8
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f002 fa8a 	bl	8002fec <HAL_RCCEx_PeriphCLKConfig>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <SystemClock_Config+0x116>
  {
    Error_Handler();
 8000ade:	f000 f8ff 	bl	8000ce0 <Error_Handler>
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	37e0      	adds	r7, #224	; 0xe0
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40007000 	.word	0x40007000

08000af4 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
   /*while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET);
   HAL_UART_Transmit(&huart3, (uint8_t*) "No\r\n",strlen("No\r\n"), 1000);*/
   HAL_GPIO_WritePin(GPIOB,GPIO_PIN_7,1);
 8000afc:	2201      	movs	r2, #1
 8000afe:	2180      	movs	r1, #128	; 0x80
 8000b00:	4803      	ldr	r0, [pc, #12]	; (8000b10 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8000b02:	f001 fd85 	bl	8002610 <HAL_GPIO_WritePin>
}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40020400 	.word	0x40020400

08000b14 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
   /*while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET);
   HAL_UART_Transmit(&huart3, (uint8_t*) "Yes\r\n",strlen("Yes\r\n"), 1000);*/
   HAL_GPIO_WritePin(GPIOB,GPIO_PIN_7,0);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2180      	movs	r1, #128	; 0x80
 8000b20:	4816      	ldr	r0, [pc, #88]	; (8000b7c <HAL_ADC_ConvCpltCallback+0x68>)
 8000b22:	f001 fd75 	bl	8002610 <HAL_GPIO_WritePin>
   displayHEX(adc_val[i],ch[i]);
 8000b26:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b15      	ldr	r3, [pc, #84]	; (8000b84 <HAL_ADC_ConvCpltCallback+0x70>)
 8000b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b32:	4a13      	ldr	r2, [pc, #76]	; (8000b80 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000b34:	7812      	ldrb	r2, [r2, #0]
 8000b36:	4611      	mov	r1, r2
 8000b38:	4a13      	ldr	r2, [pc, #76]	; (8000b88 <HAL_ADC_ConvCpltCallback+0x74>)
 8000b3a:	5c52      	ldrb	r2, [r2, r1]
 8000b3c:	4611      	mov	r1, r2
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f000 f82a 	bl	8000b98 <displayHEX>
   i++;
 8000b44:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000b4e:	701a      	strb	r2, [r3, #0]
   HAL_Delay(500);
 8000b50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b54:	f000 faf4 	bl	8001140 <HAL_Delay>
   if(i==8){
 8000b58:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b08      	cmp	r3, #8
 8000b5e:	d109      	bne.n	8000b74 <HAL_ADC_ConvCpltCallback+0x60>
	  i=0;
 8000b60:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n",2,1000);
 8000b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b6a:	2202      	movs	r2, #2
 8000b6c:	4907      	ldr	r1, [pc, #28]	; (8000b8c <HAL_ADC_ConvCpltCallback+0x78>)
 8000b6e:	4808      	ldr	r0, [pc, #32]	; (8000b90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000b70:	f002 feb2 	bl	80038d8 <HAL_UART_Transmit>
   }

}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40020400 	.word	0x40020400
 8000b80:	2000020c 	.word	0x2000020c
 8000b84:	200002c4 	.word	0x200002c4
 8000b88:	2000000c 	.word	0x2000000c
 8000b8c:	08006e18 	.word	0x08006e18
 8000b90:	200002e8 	.word	0x200002e8
 8000b94:	00000000 	.word	0x00000000

08000b98 <displayHEX>:

void displayHEX(uint32_t x,uint8_t i)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	70fb      	strb	r3, [r7, #3]
	sprintf(output,"%08X",x);
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	4942      	ldr	r1, [pc, #264]	; (8000cb0 <displayHEX+0x118>)
 8000ba8:	4842      	ldr	r0, [pc, #264]	; (8000cb4 <displayHEX+0x11c>)
 8000baa:	f003 ff67 	bl	8004a7c <siprintf>
	vin =(float)x/4096.0*3.3;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	ee07 3a90 	vmov	s15, r3
 8000bb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bb8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000bbc:	ed9f 5b38 	vldr	d5, [pc, #224]	; 8000ca0 <displayHEX+0x108>
 8000bc0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000bc4:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8000ca8 <displayHEX+0x110>
 8000bc8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bcc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000bd0:	4b39      	ldr	r3, [pc, #228]	; (8000cb8 <displayHEX+0x120>)
 8000bd2:	edc3 7a00 	vstr	s15, [r3]

	while(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC)==RESET){}
 8000bd6:	bf00      	nop
 8000bd8:	4b38      	ldr	r3, [pc, #224]	; (8000cbc <displayHEX+0x124>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	69db      	ldr	r3, [r3, #28]
 8000bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000be2:	2b40      	cmp	r3, #64	; 0x40
 8000be4:	d1f8      	bne.n	8000bd8 <displayHEX+0x40>
	HAL_UART_Transmit(&huart3, (uint8_t*)"ADC1 CH",7,1000);
 8000be6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bea:	2207      	movs	r2, #7
 8000bec:	4934      	ldr	r1, [pc, #208]	; (8000cc0 <displayHEX+0x128>)
 8000bee:	4833      	ldr	r0, [pc, #204]	; (8000cbc <displayHEX+0x124>)
 8000bf0:	f002 fe72 	bl	80038d8 <HAL_UART_Transmit>

	sprintf(strCh,"%d",i);
 8000bf4:	78fb      	ldrb	r3, [r7, #3]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4932      	ldr	r1, [pc, #200]	; (8000cc4 <displayHEX+0x12c>)
 8000bfa:	4833      	ldr	r0, [pc, #204]	; (8000cc8 <displayHEX+0x130>)
 8000bfc:	f003 ff3e 	bl	8004a7c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)strCh,strlen(strCh),1000);
 8000c00:	4831      	ldr	r0, [pc, #196]	; (8000cc8 <displayHEX+0x130>)
 8000c02:	f7ff fb1d 	bl	8000240 <strlen>
 8000c06:	4603      	mov	r3, r0
 8000c08:	b29a      	uxth	r2, r3
 8000c0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c0e:	492e      	ldr	r1, [pc, #184]	; (8000cc8 <displayHEX+0x130>)
 8000c10:	482a      	ldr	r0, [pc, #168]	; (8000cbc <displayHEX+0x124>)
 8000c12:	f002 fe61 	bl	80038d8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)" 0x",3,1000);
 8000c16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c1a:	2203      	movs	r2, #3
 8000c1c:	492b      	ldr	r1, [pc, #172]	; (8000ccc <displayHEX+0x134>)
 8000c1e:	4827      	ldr	r0, [pc, #156]	; (8000cbc <displayHEX+0x124>)
 8000c20:	f002 fe5a 	bl	80038d8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)output,strlen(output),1000);
 8000c24:	4823      	ldr	r0, [pc, #140]	; (8000cb4 <displayHEX+0x11c>)
 8000c26:	f7ff fb0b 	bl	8000240 <strlen>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	b29a      	uxth	r2, r3
 8000c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c32:	4920      	ldr	r1, [pc, #128]	; (8000cb4 <displayHEX+0x11c>)
 8000c34:	4821      	ldr	r0, [pc, #132]	; (8000cbc <displayHEX+0x124>)
 8000c36:	f002 fe4f 	bl	80038d8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)" Vin = ",7,1000);
 8000c3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c3e:	2207      	movs	r2, #7
 8000c40:	4923      	ldr	r1, [pc, #140]	; (8000cd0 <displayHEX+0x138>)
 8000c42:	481e      	ldr	r0, [pc, #120]	; (8000cbc <displayHEX+0x124>)
 8000c44:	f002 fe48 	bl	80038d8 <HAL_UART_Transmit>

	sprintf(vin1,"%.2f",vin);
 8000c48:	4b1b      	ldr	r3, [pc, #108]	; (8000cb8 <displayHEX+0x120>)
 8000c4a:	edd3 7a00 	vldr	s15, [r3]
 8000c4e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c52:	ec53 2b17 	vmov	r2, r3, d7
 8000c56:	491f      	ldr	r1, [pc, #124]	; (8000cd4 <displayHEX+0x13c>)
 8000c58:	481f      	ldr	r0, [pc, #124]	; (8000cd8 <displayHEX+0x140>)
 8000c5a:	f003 ff0f 	bl	8004a7c <siprintf>
	while(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC)==RESET){}
 8000c5e:	bf00      	nop
 8000c60:	4b16      	ldr	r3, [pc, #88]	; (8000cbc <displayHEX+0x124>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	69db      	ldr	r3, [r3, #28]
 8000c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c6a:	2b40      	cmp	r3, #64	; 0x40
 8000c6c:	d1f8      	bne.n	8000c60 <displayHEX+0xc8>
	HAL_UART_Transmit(&huart3, (uint8_t*)vin1,strlen(vin1),1000);
 8000c6e:	481a      	ldr	r0, [pc, #104]	; (8000cd8 <displayHEX+0x140>)
 8000c70:	f7ff fae6 	bl	8000240 <strlen>
 8000c74:	4603      	mov	r3, r0
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c7c:	4916      	ldr	r1, [pc, #88]	; (8000cd8 <displayHEX+0x140>)
 8000c7e:	480f      	ldr	r0, [pc, #60]	; (8000cbc <displayHEX+0x124>)
 8000c80:	f002 fe2a 	bl	80038d8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)" V\r\n",4,1000);
 8000c84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c88:	2204      	movs	r2, #4
 8000c8a:	4914      	ldr	r1, [pc, #80]	; (8000cdc <displayHEX+0x144>)
 8000c8c:	480b      	ldr	r0, [pc, #44]	; (8000cbc <displayHEX+0x124>)
 8000c8e:	f002 fe23 	bl	80038d8 <HAL_UART_Transmit>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	f3af 8000 	nop.w
 8000ca0:	00000000 	.word	0x00000000
 8000ca4:	40b00000 	.word	0x40b00000
 8000ca8:	66666666 	.word	0x66666666
 8000cac:	400a6666 	.word	0x400a6666
 8000cb0:	08006e1c 	.word	0x08006e1c
 8000cb4:	20000000 	.word	0x20000000
 8000cb8:	200002e4 	.word	0x200002e4
 8000cbc:	200002e8 	.word	0x200002e8
 8000cc0:	08006e24 	.word	0x08006e24
 8000cc4:	08006e2c 	.word	0x08006e2c
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	08006e30 	.word	0x08006e30
 8000cd0:	08006e34 	.word	0x08006e34
 8000cd4:	08006e3c 	.word	0x08006e3c
 8000cd8:	20000004 	.word	0x20000004
 8000cdc:	08006e44 	.word	0x08006e44

08000ce0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce4:	b672      	cpsid	i
}
 8000ce6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <Error_Handler+0x8>
	...

08000cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf2:	4b0f      	ldr	r3, [pc, #60]	; (8000d30 <HAL_MspInit+0x44>)
 8000cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf6:	4a0e      	ldr	r2, [pc, #56]	; (8000d30 <HAL_MspInit+0x44>)
 8000cf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	; (8000d30 <HAL_MspInit+0x44>)
 8000d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d06:	607b      	str	r3, [r7, #4]
 8000d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0a:	4b09      	ldr	r3, [pc, #36]	; (8000d30 <HAL_MspInit+0x44>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0e:	4a08      	ldr	r2, [pc, #32]	; (8000d30 <HAL_MspInit+0x44>)
 8000d10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d14:	6453      	str	r3, [r2, #68]	; 0x44
 8000d16:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <HAL_MspInit+0x44>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d1e:	603b      	str	r3, [r7, #0]
 8000d20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8000d22:	2005      	movs	r0, #5
 8000d24:	f000 ff0e 	bl	8001b44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40023800 	.word	0x40023800

08000d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <NMI_Handler+0x4>

08000d3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d3e:	e7fe      	b.n	8000d3e <HardFault_Handler+0x4>

08000d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <MemManage_Handler+0x4>

08000d46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d46:	b480      	push	{r7}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <BusFault_Handler+0x4>

08000d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <UsageFault_Handler+0x4>

08000d52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr

08000d7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d80:	f000 f9be 	bl	8001100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <DMA2_Stream0_IRQHandler+0x10>)
 8000d8e:	f001 f829 	bl	8001de4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000264 	.word	0x20000264

08000d9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
	return 1;
 8000da0:	2301      	movs	r3, #1
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <_kill>:

int _kill(int pid, int sig)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000db6:	f003 f9ed 	bl	8004194 <__errno>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2216      	movs	r2, #22
 8000dbe:	601a      	str	r2, [r3, #0]
	return -1;
 8000dc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <_exit>:

void _exit (int status)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff ffe7 	bl	8000dac <_kill>
	while (1) {}		/* Make sure we hang here */
 8000dde:	e7fe      	b.n	8000dde <_exit+0x12>

08000de0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	e00a      	b.n	8000e08 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000df2:	f3af 8000 	nop.w
 8000df6:	4601      	mov	r1, r0
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	1c5a      	adds	r2, r3, #1
 8000dfc:	60ba      	str	r2, [r7, #8]
 8000dfe:	b2ca      	uxtb	r2, r1
 8000e00:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	3301      	adds	r3, #1
 8000e06:	617b      	str	r3, [r7, #20]
 8000e08:	697a      	ldr	r2, [r7, #20]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	dbf0      	blt.n	8000df2 <_read+0x12>
	}

return len;
 8000e10:	687b      	ldr	r3, [r7, #4]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3718      	adds	r7, #24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b086      	sub	sp, #24
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	60f8      	str	r0, [r7, #12]
 8000e22:	60b9      	str	r1, [r7, #8]
 8000e24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	e009      	b.n	8000e40 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	1c5a      	adds	r2, r3, #1
 8000e30:	60ba      	str	r2, [r7, #8]
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	697a      	ldr	r2, [r7, #20]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	dbf1      	blt.n	8000e2c <_write+0x12>
	}
	return len;
 8000e48:	687b      	ldr	r3, [r7, #4]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3718      	adds	r7, #24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <_close>:

int _close(int file)
{
 8000e52:	b480      	push	{r7}
 8000e54:	b083      	sub	sp, #12
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
	return -1;
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e7a:	605a      	str	r2, [r3, #4]
	return 0;
 8000e7c:	2300      	movs	r3, #0
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <_isatty>:

int _isatty(int file)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	b083      	sub	sp, #12
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
	return 1;
 8000e92:	2301      	movs	r3, #1
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
	return 0;
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3714      	adds	r7, #20
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
	...

08000ebc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec4:	4a14      	ldr	r2, [pc, #80]	; (8000f18 <_sbrk+0x5c>)
 8000ec6:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <_sbrk+0x60>)
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ed0:	4b13      	ldr	r3, [pc, #76]	; (8000f20 <_sbrk+0x64>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d102      	bne.n	8000ede <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed8:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <_sbrk+0x64>)
 8000eda:	4a12      	ldr	r2, [pc, #72]	; (8000f24 <_sbrk+0x68>)
 8000edc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ede:	4b10      	ldr	r3, [pc, #64]	; (8000f20 <_sbrk+0x64>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d207      	bcs.n	8000efc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eec:	f003 f952 	bl	8004194 <__errno>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8000efa:	e009      	b.n	8000f10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <_sbrk+0x64>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f02:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	4a05      	ldr	r2, [pc, #20]	; (8000f20 <_sbrk+0x64>)
 8000f0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3718      	adds	r7, #24
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20080000 	.word	0x20080000
 8000f1c:	00000400 	.word	0x00000400
 8000f20:	20000210 	.word	0x20000210
 8000f24:	20000380 	.word	0x20000380

08000f28 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <SystemInit+0x20>)
 8000f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f32:	4a05      	ldr	r2, [pc, #20]	; (8000f48 <SystemInit+0x20>)
 8000f34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f50:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f52:	4a15      	ldr	r2, [pc, #84]	; (8000fa8 <MX_USART3_UART_Init+0x5c>)
 8000f54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f56:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f5e:	4b11      	ldr	r3, [pc, #68]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f64:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f72:	220c      	movs	r2, #12
 8000f74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f7c:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f82:	4b08      	ldr	r3, [pc, #32]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f8e:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <MX_USART3_UART_Init+0x58>)
 8000f90:	f002 fc54 	bl	800383c <HAL_UART_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000f9a:	f7ff fea1 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200002e8 	.word	0x200002e8
 8000fa8:	40004800 	.word	0x40004800

08000fac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08a      	sub	sp, #40	; 0x28
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a17      	ldr	r2, [pc, #92]	; (8001028 <HAL_UART_MspInit+0x7c>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d128      	bne.n	8001020 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fce:	4b17      	ldr	r3, [pc, #92]	; (800102c <HAL_UART_MspInit+0x80>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	4a16      	ldr	r2, [pc, #88]	; (800102c <HAL_UART_MspInit+0x80>)
 8000fd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fda:	4b14      	ldr	r3, [pc, #80]	; (800102c <HAL_UART_MspInit+0x80>)
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe6:	4b11      	ldr	r3, [pc, #68]	; (800102c <HAL_UART_MspInit+0x80>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	4a10      	ldr	r2, [pc, #64]	; (800102c <HAL_UART_MspInit+0x80>)
 8000fec:	f043 0308 	orr.w	r3, r3, #8
 8000ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <HAL_UART_MspInit+0x80>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	f003 0308 	and.w	r3, r3, #8
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ffe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001004:	2302      	movs	r3, #2
 8001006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001010:	2307      	movs	r3, #7
 8001012:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	4619      	mov	r1, r3
 800101a:	4805      	ldr	r0, [pc, #20]	; (8001030 <HAL_UART_MspInit+0x84>)
 800101c:	f001 f94c 	bl	80022b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001020:	bf00      	nop
 8001022:	3728      	adds	r7, #40	; 0x28
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40004800 	.word	0x40004800
 800102c:	40023800 	.word	0x40023800
 8001030:	40020c00 	.word	0x40020c00

08001034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800106c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001038:	480d      	ldr	r0, [pc, #52]	; (8001070 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800103a:	490e      	ldr	r1, [pc, #56]	; (8001074 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800103c:	4a0e      	ldr	r2, [pc, #56]	; (8001078 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800103e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001040:	e002      	b.n	8001048 <LoopCopyDataInit>

08001042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001046:	3304      	adds	r3, #4

08001048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800104c:	d3f9      	bcc.n	8001042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800104e:	4a0b      	ldr	r2, [pc, #44]	; (800107c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001050:	4c0b      	ldr	r4, [pc, #44]	; (8001080 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001054:	e001      	b.n	800105a <LoopFillZerobss>

08001056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001058:	3204      	adds	r2, #4

0800105a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800105c:	d3fb      	bcc.n	8001056 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800105e:	f7ff ff63 	bl	8000f28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001062:	f003 f89d 	bl	80041a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001066:	f7ff fc99 	bl	800099c <main>
  bx  lr    
 800106a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800106c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001074:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001078:	0800725c 	.word	0x0800725c
  ldr r2, =_sbss
 800107c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001080:	20000380 	.word	0x20000380

08001084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC_IRQHandler>

08001086 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800108a:	2003      	movs	r0, #3
 800108c:	f000 fd5a 	bl	8001b44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001090:	2000      	movs	r0, #0
 8001092:	f000 f805 	bl	80010a0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001096:	f7ff fe29 	bl	8000cec <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800109a:	2300      	movs	r3, #0
}
 800109c:	4618      	mov	r0, r3
 800109e:	bd80      	pop	{r7, pc}

080010a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010a8:	4b12      	ldr	r3, [pc, #72]	; (80010f4 <HAL_InitTick+0x54>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <HAL_InitTick+0x58>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	4619      	mov	r1, r3
 80010b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 fd75 	bl	8001bae <HAL_SYSTICK_Config>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e00e      	b.n	80010ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2b0f      	cmp	r3, #15
 80010d2:	d80a      	bhi.n	80010ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010d4:	2200      	movs	r2, #0
 80010d6:	6879      	ldr	r1, [r7, #4]
 80010d8:	f04f 30ff 	mov.w	r0, #4294967295
 80010dc:	f000 fd3d 	bl	8001b5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010e0:	4a06      	ldr	r2, [pc, #24]	; (80010fc <HAL_InitTick+0x5c>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010e6:	2300      	movs	r3, #0
 80010e8:	e000      	b.n	80010ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20000014 	.word	0x20000014
 80010f8:	2000001c 	.word	0x2000001c
 80010fc:	20000018 	.word	0x20000018

08001100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <HAL_IncTick+0x20>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	461a      	mov	r2, r3
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_IncTick+0x24>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4413      	add	r3, r2
 8001110:	4a04      	ldr	r2, [pc, #16]	; (8001124 <HAL_IncTick+0x24>)
 8001112:	6013      	str	r3, [r2, #0]
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	2000001c 	.word	0x2000001c
 8001124:	2000036c 	.word	0x2000036c

08001128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return uwTick;
 800112c:	4b03      	ldr	r3, [pc, #12]	; (800113c <HAL_GetTick+0x14>)
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	2000036c 	.word	0x2000036c

08001140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001148:	f7ff ffee 	bl	8001128 <HAL_GetTick>
 800114c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001158:	d005      	beq.n	8001166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <HAL_Delay+0x44>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	4413      	add	r3, r2
 8001164:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001166:	bf00      	nop
 8001168:	f7ff ffde 	bl	8001128 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	429a      	cmp	r2, r3
 8001176:	d8f7      	bhi.n	8001168 <HAL_Delay+0x28>
  {
  }
}
 8001178:	bf00      	nop
 800117a:	bf00      	nop
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	2000001c 	.word	0x2000001c

08001188 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001190:	2300      	movs	r3, #0
 8001192:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e031      	b.n	8001202 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d109      	bne.n	80011ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff fad2 	bl	8000750 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011be:	f003 0310 	and.w	r3, r3, #16
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d116      	bne.n	80011f4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011ca:	4b10      	ldr	r3, [pc, #64]	; (800120c <HAL_ADC_Init+0x84>)
 80011cc:	4013      	ands	r3, r2
 80011ce:	f043 0202 	orr.w	r2, r3, #2
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f000 fa68 	bl	80016ac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e6:	f023 0303 	bic.w	r3, r3, #3
 80011ea:	f043 0201 	orr.w	r2, r3, #1
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	641a      	str	r2, [r3, #64]	; 0x40
 80011f2:	e001      	b.n	80011f8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001200:	7bfb      	ldrb	r3, [r7, #15]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	ffffeefd 	.word	0xffffeefd

08001210 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001226:	2b01      	cmp	r3, #1
 8001228:	d101      	bne.n	800122e <HAL_ADC_Start_DMA+0x1e>
 800122a:	2302      	movs	r3, #2
 800122c:	e0d4      	b.n	80013d8 <HAL_ADC_Start_DMA+0x1c8>
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	2201      	movs	r2, #1
 8001232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	2b01      	cmp	r3, #1
 8001242:	d018      	beq.n	8001276 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	689a      	ldr	r2, [r3, #8]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f042 0201 	orr.w	r2, r2, #1
 8001252:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001254:	4b62      	ldr	r3, [pc, #392]	; (80013e0 <HAL_ADC_Start_DMA+0x1d0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a62      	ldr	r2, [pc, #392]	; (80013e4 <HAL_ADC_Start_DMA+0x1d4>)
 800125a:	fba2 2303 	umull	r2, r3, r2, r3
 800125e:	0c9a      	lsrs	r2, r3, #18
 8001260:	4613      	mov	r3, r2
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	4413      	add	r3, r2
 8001266:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001268:	e002      	b.n	8001270 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	3b01      	subs	r3, #1
 800126e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f9      	bne.n	800126a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	2b01      	cmp	r3, #1
 8001282:	f040 809c 	bne.w	80013be <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800128a:	4b57      	ldr	r3, [pc, #348]	; (80013e8 <HAL_ADC_Start_DMA+0x1d8>)
 800128c:	4013      	ands	r3, r2
 800128e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d007      	beq.n	80012b4 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012c0:	d106      	bne.n	80012d0 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	f023 0206 	bic.w	r2, r3, #6
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	645a      	str	r2, [r3, #68]	; 0x44
 80012ce:	e002      	b.n	80012d6 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2200      	movs	r2, #0
 80012d4:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e2:	4a42      	ldr	r2, [pc, #264]	; (80013ec <HAL_ADC_Start_DMA+0x1dc>)
 80012e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012ea:	4a41      	ldr	r2, [pc, #260]	; (80013f0 <HAL_ADC_Start_DMA+0x1e0>)
 80012ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012f2:	4a40      	ldr	r2, [pc, #256]	; (80013f4 <HAL_ADC_Start_DMA+0x1e4>)
 80012f4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80012fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800130e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	689a      	ldr	r2, [r3, #8]
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800131e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	334c      	adds	r3, #76	; 0x4c
 800132a:	4619      	mov	r1, r3
 800132c:	68ba      	ldr	r2, [r7, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f000 fcf8 	bl	8001d24 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001334:	4b30      	ldr	r3, [pc, #192]	; (80013f8 <HAL_ADC_Start_DMA+0x1e8>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 031f 	and.w	r3, r3, #31
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10f      	bne.n	8001360 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d143      	bne.n	80013d6 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	e03a      	b.n	80013d6 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a25      	ldr	r2, [pc, #148]	; (80013fc <HAL_ADC_Start_DMA+0x1ec>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d10e      	bne.n	8001388 <HAL_ADC_Start_DMA+0x178>
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d107      	bne.n	8001388 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	689a      	ldr	r2, [r3, #8]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001386:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001388:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <HAL_ADC_Start_DMA+0x1e8>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0310 	and.w	r3, r3, #16
 8001390:	2b00      	cmp	r3, #0
 8001392:	d120      	bne.n	80013d6 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a19      	ldr	r2, [pc, #100]	; (8001400 <HAL_ADC_Start_DMA+0x1f0>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d11b      	bne.n	80013d6 <HAL_ADC_Start_DMA+0x1c6>
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d114      	bne.n	80013d6 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	689a      	ldr	r2, [r3, #8]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	e00b      	b.n	80013d6 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	f043 0210 	orr.w	r2, r3, #16
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	f043 0201 	orr.w	r2, r3, #1
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000014 	.word	0x20000014
 80013e4:	431bde83 	.word	0x431bde83
 80013e8:	fffff8fe 	.word	0xfffff8fe
 80013ec:	080018a1 	.word	0x080018a1
 80013f0:	0800195b 	.word	0x0800195b
 80013f4:	08001977 	.word	0x08001977
 80013f8:	40012300 	.word	0x40012300
 80013fc:	40012000 	.word	0x40012000
 8001400:	40012200 	.word	0x40012200

08001404 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800140c:	bf00      	nop
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800142c:	2b01      	cmp	r3, #1
 800142e:	d101      	bne.n	8001434 <HAL_ADC_ConfigChannel+0x1c>
 8001430:	2302      	movs	r3, #2
 8001432:	e12a      	b.n	800168a <HAL_ADC_ConfigChannel+0x272>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b09      	cmp	r3, #9
 8001442:	d93a      	bls.n	80014ba <HAL_ADC_ConfigChannel+0xa2>
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800144c:	d035      	beq.n	80014ba <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	68d9      	ldr	r1, [r3, #12]
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	b29b      	uxth	r3, r3
 800145a:	461a      	mov	r2, r3
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	3b1e      	subs	r3, #30
 8001464:	2207      	movs	r2, #7
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	43da      	mvns	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	400a      	ands	r2, r1
 8001472:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a87      	ldr	r2, [pc, #540]	; (8001698 <HAL_ADC_ConfigChannel+0x280>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d10a      	bne.n	8001494 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68d9      	ldr	r1, [r3, #12]
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	061a      	lsls	r2, r3, #24
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	430a      	orrs	r2, r1
 8001490:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001492:	e035      	b.n	8001500 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	68d9      	ldr	r1, [r3, #12]
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	689a      	ldr	r2, [r3, #8]
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	4618      	mov	r0, r3
 80014a6:	4603      	mov	r3, r0
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4403      	add	r3, r0
 80014ac:	3b1e      	subs	r3, #30
 80014ae:	409a      	lsls	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	430a      	orrs	r2, r1
 80014b6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014b8:	e022      	b.n	8001500 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6919      	ldr	r1, [r3, #16]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	461a      	mov	r2, r3
 80014c8:	4613      	mov	r3, r2
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	4413      	add	r3, r2
 80014ce:	2207      	movs	r2, #7
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43da      	mvns	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	400a      	ands	r2, r1
 80014dc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6919      	ldr	r1, [r3, #16]
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	4603      	mov	r3, r0
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4403      	add	r3, r0
 80014f6:	409a      	lsls	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	430a      	orrs	r2, r1
 80014fe:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b06      	cmp	r3, #6
 8001506:	d824      	bhi.n	8001552 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	3b05      	subs	r3, #5
 800151a:	221f      	movs	r2, #31
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43da      	mvns	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	400a      	ands	r2, r1
 8001528:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	b29b      	uxth	r3, r3
 8001536:	4618      	mov	r0, r3
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	3b05      	subs	r3, #5
 8001544:	fa00 f203 	lsl.w	r2, r0, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	430a      	orrs	r2, r1
 800154e:	635a      	str	r2, [r3, #52]	; 0x34
 8001550:	e04c      	b.n	80015ec <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	2b0c      	cmp	r3, #12
 8001558:	d824      	bhi.n	80015a4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	4613      	mov	r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	4413      	add	r3, r2
 800156a:	3b23      	subs	r3, #35	; 0x23
 800156c:	221f      	movs	r2, #31
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43da      	mvns	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	400a      	ands	r2, r1
 800157a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	b29b      	uxth	r3, r3
 8001588:	4618      	mov	r0, r3
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	3b23      	subs	r3, #35	; 0x23
 8001596:	fa00 f203 	lsl.w	r2, r0, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	430a      	orrs	r2, r1
 80015a0:	631a      	str	r2, [r3, #48]	; 0x30
 80015a2:	e023      	b.n	80015ec <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	4613      	mov	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	3b41      	subs	r3, #65	; 0x41
 80015b6:	221f      	movs	r2, #31
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43da      	mvns	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	400a      	ands	r2, r1
 80015c4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	4613      	mov	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4413      	add	r3, r2
 80015de:	3b41      	subs	r3, #65	; 0x41
 80015e0:	fa00 f203 	lsl.w	r2, r0, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	430a      	orrs	r2, r1
 80015ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a2a      	ldr	r2, [pc, #168]	; (800169c <HAL_ADC_ConfigChannel+0x284>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d10a      	bne.n	800160c <HAL_ADC_ConfigChannel+0x1f4>
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80015fe:	d105      	bne.n	800160c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001600:	4b27      	ldr	r3, [pc, #156]	; (80016a0 <HAL_ADC_ConfigChannel+0x288>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	4a26      	ldr	r2, [pc, #152]	; (80016a0 <HAL_ADC_ConfigChannel+0x288>)
 8001606:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800160a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a22      	ldr	r2, [pc, #136]	; (800169c <HAL_ADC_ConfigChannel+0x284>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d109      	bne.n	800162a <HAL_ADC_ConfigChannel+0x212>
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b12      	cmp	r3, #18
 800161c:	d105      	bne.n	800162a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800161e:	4b20      	ldr	r3, [pc, #128]	; (80016a0 <HAL_ADC_ConfigChannel+0x288>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	4a1f      	ldr	r2, [pc, #124]	; (80016a0 <HAL_ADC_ConfigChannel+0x288>)
 8001624:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001628:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a1b      	ldr	r2, [pc, #108]	; (800169c <HAL_ADC_ConfigChannel+0x284>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d125      	bne.n	8001680 <HAL_ADC_ConfigChannel+0x268>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a17      	ldr	r2, [pc, #92]	; (8001698 <HAL_ADC_ConfigChannel+0x280>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d003      	beq.n	8001646 <HAL_ADC_ConfigChannel+0x22e>
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b11      	cmp	r3, #17
 8001644:	d11c      	bne.n	8001680 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001646:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <HAL_ADC_ConfigChannel+0x288>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	4a15      	ldr	r2, [pc, #84]	; (80016a0 <HAL_ADC_ConfigChannel+0x288>)
 800164c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001650:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a10      	ldr	r2, [pc, #64]	; (8001698 <HAL_ADC_ConfigChannel+0x280>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d111      	bne.n	8001680 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <HAL_ADC_ConfigChannel+0x28c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a11      	ldr	r2, [pc, #68]	; (80016a8 <HAL_ADC_ConfigChannel+0x290>)
 8001662:	fba2 2303 	umull	r2, r3, r2, r3
 8001666:	0c9a      	lsrs	r2, r3, #18
 8001668:	4613      	mov	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001672:	e002      	b.n	800167a <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	3b01      	subs	r3, #1
 8001678:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1f9      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3714      	adds	r7, #20
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	10000012 	.word	0x10000012
 800169c:	40012000 	.word	0x40012000
 80016a0:	40012300 	.word	0x40012300
 80016a4:	20000014 	.word	0x20000014
 80016a8:	431bde83 	.word	0x431bde83

080016ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80016b4:	4b78      	ldr	r3, [pc, #480]	; (8001898 <ADC_Init+0x1ec>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	4a77      	ldr	r2, [pc, #476]	; (8001898 <ADC_Init+0x1ec>)
 80016ba:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80016be:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80016c0:	4b75      	ldr	r3, [pc, #468]	; (8001898 <ADC_Init+0x1ec>)
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	4973      	ldr	r1, [pc, #460]	; (8001898 <ADC_Init+0x1ec>)
 80016ca:	4313      	orrs	r3, r2
 80016cc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	685a      	ldr	r2, [r3, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6859      	ldr	r1, [r3, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	691b      	ldr	r3, [r3, #16]
 80016e8:	021a      	lsls	r2, r3, #8
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	430a      	orrs	r2, r1
 80016f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	685a      	ldr	r2, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001700:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	430a      	orrs	r2, r1
 8001712:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001722:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6899      	ldr	r1, [r3, #8]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	430a      	orrs	r2, r1
 8001734:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173a:	4a58      	ldr	r2, [pc, #352]	; (800189c <ADC_Init+0x1f0>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d022      	beq.n	8001786 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800174e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6899      	ldr	r1, [r3, #8]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	430a      	orrs	r2, r1
 8001760:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001770:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	6899      	ldr	r1, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	430a      	orrs	r2, r1
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	e00f      	b.n	80017a6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001794:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	689a      	ldr	r2, [r3, #8]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f022 0202 	bic.w	r2, r2, #2
 80017b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6899      	ldr	r1, [r3, #8]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	005a      	lsls	r2, r3, #1
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	430a      	orrs	r2, r1
 80017c8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d01b      	beq.n	800180c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017e2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	685a      	ldr	r2, [r3, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80017f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6859      	ldr	r1, [r3, #4]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	3b01      	subs	r3, #1
 8001800:	035a      	lsls	r2, r3, #13
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	430a      	orrs	r2, r1
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	e007      	b.n	800181c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800181a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800182a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	3b01      	subs	r3, #1
 8001838:	051a      	lsls	r2, r3, #20
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	430a      	orrs	r2, r1
 8001840:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001850:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6899      	ldr	r1, [r3, #8]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800185e:	025a      	lsls	r2, r3, #9
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001876:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6899      	ldr	r1, [r3, #8]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	695b      	ldr	r3, [r3, #20]
 8001882:	029a      	lsls	r2, r3, #10
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	609a      	str	r2, [r3, #8]
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	40012300 	.word	0x40012300
 800189c:	0f000001 	.word	0x0f000001

080018a0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ac:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d13c      	bne.n	8001934 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d12b      	bne.n	800192c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d127      	bne.n	800192c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d006      	beq.n	80018f8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d119      	bne.n	800192c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 0220 	bic.w	r2, r2, #32
 8001906:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001918:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d105      	bne.n	800192c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001924:	f043 0201 	orr.w	r2, r3, #1
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f7ff f8f1 	bl	8000b14 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001932:	e00e      	b.n	8001952 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	2b00      	cmp	r3, #0
 800193e:	d003      	beq.n	8001948 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001940:	68f8      	ldr	r0, [r7, #12]
 8001942:	f7ff fd5f 	bl	8001404 <HAL_ADC_ErrorCallback>
}
 8001946:	e004      	b.n	8001952 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800194c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	4798      	blx	r3
}
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800195a:	b580      	push	{r7, lr}
 800195c:	b084      	sub	sp, #16
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001966:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001968:	68f8      	ldr	r0, [r7, #12]
 800196a:	f7ff f8c3 	bl	8000af4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b084      	sub	sp, #16
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001982:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2240      	movs	r2, #64	; 0x40
 8001988:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	f043 0204 	orr.w	r2, r3, #4
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001996:	68f8      	ldr	r0, [r7, #12]
 8001998:	f7ff fd34 	bl	8001404 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800199c:	bf00      	nop
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b4:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <__NVIC_SetPriorityGrouping+0x40>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019c0:	4013      	ands	r3, r2
 80019c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <__NVIC_SetPriorityGrouping+0x44>)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d2:	4a04      	ldr	r2, [pc, #16]	; (80019e4 <__NVIC_SetPriorityGrouping+0x40>)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	60d3      	str	r3, [r2, #12]
}
 80019d8:	bf00      	nop
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	e000ed00 	.word	0xe000ed00
 80019e8:	05fa0000 	.word	0x05fa0000

080019ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f0:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <__NVIC_GetPriorityGrouping+0x18>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	0a1b      	lsrs	r3, r3, #8
 80019f6:	f003 0307 	and.w	r3, r3, #7
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	e000ed00 	.word	0xe000ed00

08001a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	db0b      	blt.n	8001a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	f003 021f 	and.w	r2, r3, #31
 8001a20:	4907      	ldr	r1, [pc, #28]	; (8001a40 <__NVIC_EnableIRQ+0x38>)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	095b      	lsrs	r3, r3, #5
 8001a28:	2001      	movs	r0, #1
 8001a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	e000e100 	.word	0xe000e100

08001a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	6039      	str	r1, [r7, #0]
 8001a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	db0a      	blt.n	8001a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	490c      	ldr	r1, [pc, #48]	; (8001a90 <__NVIC_SetPriority+0x4c>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	0112      	lsls	r2, r2, #4
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	440b      	add	r3, r1
 8001a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a6c:	e00a      	b.n	8001a84 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	4908      	ldr	r1, [pc, #32]	; (8001a94 <__NVIC_SetPriority+0x50>)
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	f003 030f 	and.w	r3, r3, #15
 8001a7a:	3b04      	subs	r3, #4
 8001a7c:	0112      	lsls	r2, r2, #4
 8001a7e:	b2d2      	uxtb	r2, r2
 8001a80:	440b      	add	r3, r1
 8001a82:	761a      	strb	r2, [r3, #24]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000e100 	.word	0xe000e100
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b089      	sub	sp, #36	; 0x24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	f1c3 0307 	rsb	r3, r3, #7
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	bf28      	it	cs
 8001ab6:	2304      	movcs	r3, #4
 8001ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3304      	adds	r3, #4
 8001abe:	2b06      	cmp	r3, #6
 8001ac0:	d902      	bls.n	8001ac8 <NVIC_EncodePriority+0x30>
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	3b03      	subs	r3, #3
 8001ac6:	e000      	b.n	8001aca <NVIC_EncodePriority+0x32>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001acc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43da      	mvns	r2, r3
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	401a      	ands	r2, r3
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aea:	43d9      	mvns	r1, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	4313      	orrs	r3, r2
         );
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3724      	adds	r7, #36	; 0x24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
	...

08001b00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b10:	d301      	bcc.n	8001b16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b12:	2301      	movs	r3, #1
 8001b14:	e00f      	b.n	8001b36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b16:	4a0a      	ldr	r2, [pc, #40]	; (8001b40 <SysTick_Config+0x40>)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b1e:	210f      	movs	r1, #15
 8001b20:	f04f 30ff 	mov.w	r0, #4294967295
 8001b24:	f7ff ff8e 	bl	8001a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b28:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <SysTick_Config+0x40>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b2e:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <SysTick_Config+0x40>)
 8001b30:	2207      	movs	r2, #7
 8001b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	e000e010 	.word	0xe000e010

08001b44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ff29 	bl	80019a4 <__NVIC_SetPriorityGrouping>
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b086      	sub	sp, #24
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	4603      	mov	r3, r0
 8001b62:	60b9      	str	r1, [r7, #8]
 8001b64:	607a      	str	r2, [r7, #4]
 8001b66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b6c:	f7ff ff3e 	bl	80019ec <__NVIC_GetPriorityGrouping>
 8001b70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	68b9      	ldr	r1, [r7, #8]
 8001b76:	6978      	ldr	r0, [r7, #20]
 8001b78:	f7ff ff8e 	bl	8001a98 <NVIC_EncodePriority>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b82:	4611      	mov	r1, r2
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff5d 	bl	8001a44 <__NVIC_SetPriority>
}
 8001b8a:	bf00      	nop
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff ff31 	bl	8001a08 <__NVIC_EnableIRQ>
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ffa2 	bl	8001b00 <SysTick_Config>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bd4:	f7ff faa8 	bl	8001128 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d101      	bne.n	8001be4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e099      	b.n	8001d18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f022 0201 	bic.w	r2, r2, #1
 8001c02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c04:	e00f      	b.n	8001c26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c06:	f7ff fa8f 	bl	8001128 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b05      	cmp	r3, #5
 8001c12:	d908      	bls.n	8001c26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2220      	movs	r2, #32
 8001c18:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2203      	movs	r2, #3
 8001c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e078      	b.n	8001d18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1e8      	bne.n	8001c06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	4b38      	ldr	r3, [pc, #224]	; (8001d20 <HAL_DMA_Init+0x158>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c72:	697a      	ldr	r2, [r7, #20]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d107      	bne.n	8001c90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	697a      	ldr	r2, [r7, #20]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	f023 0307 	bic.w	r3, r3, #7
 8001ca6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d117      	bne.n	8001cea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d00e      	beq.n	8001cea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 fa77 	bl	80021c0 <DMA_CheckFifoParam>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d008      	beq.n	8001cea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2240      	movs	r2, #64	; 0x40
 8001cdc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e016      	b.n	8001d18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 fa2e 	bl	8002154 <DMA_CalcBaseAndBitshift>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d00:	223f      	movs	r2, #63	; 0x3f
 8001d02:	409a      	lsls	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2201      	movs	r2, #1
 8001d12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	e010803f 	.word	0xe010803f

08001d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
 8001d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d101      	bne.n	8001d4a <HAL_DMA_Start_IT+0x26>
 8001d46:	2302      	movs	r3, #2
 8001d48:	e048      	b.n	8001ddc <HAL_DMA_Start_IT+0xb8>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d137      	bne.n	8001dce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2202      	movs	r2, #2
 8001d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	68b9      	ldr	r1, [r7, #8]
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f000 f9c0 	bl	80020f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d7c:	223f      	movs	r2, #63	; 0x3f
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 0216 	orr.w	r2, r2, #22
 8001d92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	695a      	ldr	r2, [r3, #20]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001da2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d007      	beq.n	8001dbc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 0208 	orr.w	r2, r2, #8
 8001dba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e005      	b.n	8001dda <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001df0:	4b92      	ldr	r3, [pc, #584]	; (800203c <HAL_DMA_IRQHandler+0x258>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a92      	ldr	r2, [pc, #584]	; (8002040 <HAL_DMA_IRQHandler+0x25c>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	0a9b      	lsrs	r3, r3, #10
 8001dfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0e:	2208      	movs	r2, #8
 8001e10:	409a      	lsls	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	4013      	ands	r3, r2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d01a      	beq.n	8001e50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d013      	beq.n	8001e50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f022 0204 	bic.w	r2, r2, #4
 8001e36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e3c:	2208      	movs	r2, #8
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e48:	f043 0201 	orr.w	r2, r3, #1
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e54:	2201      	movs	r2, #1
 8001e56:	409a      	lsls	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d012      	beq.n	8001e86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d00b      	beq.n	8001e86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e72:	2201      	movs	r2, #1
 8001e74:	409a      	lsls	r2, r3
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e7e:	f043 0202 	orr.w	r2, r3, #2
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e8a:	2204      	movs	r2, #4
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d012      	beq.n	8001ebc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00b      	beq.n	8001ebc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea8:	2204      	movs	r2, #4
 8001eaa:	409a      	lsls	r2, r3
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb4:	f043 0204 	orr.w	r2, r3, #4
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec0:	2210      	movs	r2, #16
 8001ec2:	409a      	lsls	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d043      	beq.n	8001f54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0308 	and.w	r3, r3, #8
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d03c      	beq.n	8001f54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ede:	2210      	movs	r2, #16
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d018      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d108      	bne.n	8001f14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d024      	beq.n	8001f54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	4798      	blx	r3
 8001f12:	e01f      	b.n	8001f54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d01b      	beq.n	8001f54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	4798      	blx	r3
 8001f24:	e016      	b.n	8001f54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d107      	bne.n	8001f44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0208 	bic.w	r2, r2, #8
 8001f42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d003      	beq.n	8001f54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f58:	2220      	movs	r2, #32
 8001f5a:	409a      	lsls	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f000 808e 	beq.w	8002082 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0310 	and.w	r3, r3, #16
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 8086 	beq.w	8002082 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	409a      	lsls	r2, r3
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b05      	cmp	r3, #5
 8001f8c:	d136      	bne.n	8001ffc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 0216 	bic.w	r2, r2, #22
 8001f9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	695a      	ldr	r2, [r3, #20]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d103      	bne.n	8001fbe <HAL_DMA_IRQHandler+0x1da>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d007      	beq.n	8001fce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f022 0208 	bic.w	r2, r2, #8
 8001fcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd2:	223f      	movs	r2, #63	; 0x3f
 8001fd4:	409a      	lsls	r2, r3
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d07d      	beq.n	80020ee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	4798      	blx	r3
        }
        return;
 8001ffa:	e078      	b.n	80020ee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d01c      	beq.n	8002044 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d108      	bne.n	800202a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201c:	2b00      	cmp	r3, #0
 800201e:	d030      	beq.n	8002082 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	4798      	blx	r3
 8002028:	e02b      	b.n	8002082 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800202e:	2b00      	cmp	r3, #0
 8002030:	d027      	beq.n	8002082 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	4798      	blx	r3
 800203a:	e022      	b.n	8002082 <HAL_DMA_IRQHandler+0x29e>
 800203c:	20000014 	.word	0x20000014
 8002040:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10f      	bne.n	8002072 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0210 	bic.w	r2, r2, #16
 8002060:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002086:	2b00      	cmp	r3, #0
 8002088:	d032      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	d022      	beq.n	80020dc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2205      	movs	r2, #5
 800209a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f022 0201 	bic.w	r2, r2, #1
 80020ac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	3301      	adds	r3, #1
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	697a      	ldr	r2, [r7, #20]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d307      	bcc.n	80020ca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1f2      	bne.n	80020ae <HAL_DMA_IRQHandler+0x2ca>
 80020c8:	e000      	b.n	80020cc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80020ca:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	4798      	blx	r3
 80020ec:	e000      	b.n	80020f0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80020ee:	bf00      	nop
    }
  }
}
 80020f0:	3718      	adds	r7, #24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop

080020f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
 8002104:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002114:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	2b40      	cmp	r3, #64	; 0x40
 8002124:	d108      	bne.n	8002138 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002136:	e007      	b.n	8002148 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68ba      	ldr	r2, [r7, #8]
 800213e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	60da      	str	r2, [r3, #12]
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	3b10      	subs	r3, #16
 8002164:	4a13      	ldr	r2, [pc, #76]	; (80021b4 <DMA_CalcBaseAndBitshift+0x60>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	091b      	lsrs	r3, r3, #4
 800216c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800216e:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <DMA_CalcBaseAndBitshift+0x64>)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4413      	add	r3, r2
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b03      	cmp	r3, #3
 8002180:	d908      	bls.n	8002194 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	461a      	mov	r2, r3
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <DMA_CalcBaseAndBitshift+0x68>)
 800218a:	4013      	ands	r3, r2
 800218c:	1d1a      	adds	r2, r3, #4
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	659a      	str	r2, [r3, #88]	; 0x58
 8002192:	e006      	b.n	80021a2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	461a      	mov	r2, r3
 800219a:	4b08      	ldr	r3, [pc, #32]	; (80021bc <DMA_CalcBaseAndBitshift+0x68>)
 800219c:	4013      	ands	r3, r2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	aaaaaaab 	.word	0xaaaaaaab
 80021b8:	08006e64 	.word	0x08006e64
 80021bc:	fffffc00 	.word	0xfffffc00

080021c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021c8:	2300      	movs	r3, #0
 80021ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d11f      	bne.n	800221a <DMA_CheckFifoParam+0x5a>
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	2b03      	cmp	r3, #3
 80021de:	d856      	bhi.n	800228e <DMA_CheckFifoParam+0xce>
 80021e0:	a201      	add	r2, pc, #4	; (adr r2, 80021e8 <DMA_CheckFifoParam+0x28>)
 80021e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e6:	bf00      	nop
 80021e8:	080021f9 	.word	0x080021f9
 80021ec:	0800220b 	.word	0x0800220b
 80021f0:	080021f9 	.word	0x080021f9
 80021f4:	0800228f 	.word	0x0800228f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d046      	beq.n	8002292 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002208:	e043      	b.n	8002292 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800220e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002212:	d140      	bne.n	8002296 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002218:	e03d      	b.n	8002296 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002222:	d121      	bne.n	8002268 <DMA_CheckFifoParam+0xa8>
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	2b03      	cmp	r3, #3
 8002228:	d837      	bhi.n	800229a <DMA_CheckFifoParam+0xda>
 800222a:	a201      	add	r2, pc, #4	; (adr r2, 8002230 <DMA_CheckFifoParam+0x70>)
 800222c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002230:	08002241 	.word	0x08002241
 8002234:	08002247 	.word	0x08002247
 8002238:	08002241 	.word	0x08002241
 800223c:	08002259 	.word	0x08002259
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	73fb      	strb	r3, [r7, #15]
      break;
 8002244:	e030      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d025      	beq.n	800229e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002256:	e022      	b.n	800229e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002260:	d11f      	bne.n	80022a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002266:	e01c      	b.n	80022a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b02      	cmp	r3, #2
 800226c:	d903      	bls.n	8002276 <DMA_CheckFifoParam+0xb6>
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	2b03      	cmp	r3, #3
 8002272:	d003      	beq.n	800227c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002274:	e018      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	73fb      	strb	r3, [r7, #15]
      break;
 800227a:	e015      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002280:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00e      	beq.n	80022a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	73fb      	strb	r3, [r7, #15]
      break;
 800228c:	e00b      	b.n	80022a6 <DMA_CheckFifoParam+0xe6>
      break;
 800228e:	bf00      	nop
 8002290:	e00a      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      break;
 8002292:	bf00      	nop
 8002294:	e008      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      break;
 8002296:	bf00      	nop
 8002298:	e006      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      break;
 800229a:	bf00      	nop
 800229c:	e004      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      break;
 800229e:	bf00      	nop
 80022a0:	e002      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80022a2:	bf00      	nop
 80022a4:	e000      	b.n	80022a8 <DMA_CheckFifoParam+0xe8>
      break;
 80022a6:	bf00      	nop
    }
  } 
  
  return status; 
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3714      	adds	r7, #20
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop

080022b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b089      	sub	sp, #36	; 0x24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80022c2:	2300      	movs	r3, #0
 80022c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
 80022d6:	e175      	b.n	80025c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80022d8:	2201      	movs	r2, #1
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	4013      	ands	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	f040 8164 	bne.w	80025be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d00b      	beq.n	8002316 <HAL_GPIO_Init+0x5e>
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b02      	cmp	r3, #2
 8002304:	d007      	beq.n	8002316 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800230a:	2b11      	cmp	r3, #17
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b12      	cmp	r3, #18
 8002314:	d130      	bne.n	8002378 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	2203      	movs	r2, #3
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4013      	ands	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800234c:	2201      	movs	r2, #1
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4013      	ands	r3, r2
 800235a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	091b      	lsrs	r3, r3, #4
 8002362:	f003 0201 	and.w	r2, r3, #1
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4013      	ands	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d003      	beq.n	80023b8 <HAL_GPIO_Init+0x100>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	2b12      	cmp	r3, #18
 80023b6:	d123      	bne.n	8002400 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	08da      	lsrs	r2, r3, #3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3208      	adds	r2, #8
 80023c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	220f      	movs	r2, #15
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	4013      	ands	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	691a      	ldr	r2, [r3, #16]
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	08da      	lsrs	r2, r3, #3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3208      	adds	r2, #8
 80023fa:	69b9      	ldr	r1, [r7, #24]
 80023fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	2203      	movs	r2, #3
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0203 	and.w	r2, r3, #3
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4313      	orrs	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243c:	2b00      	cmp	r3, #0
 800243e:	f000 80be 	beq.w	80025be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002442:	4b66      	ldr	r3, [pc, #408]	; (80025dc <HAL_GPIO_Init+0x324>)
 8002444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002446:	4a65      	ldr	r2, [pc, #404]	; (80025dc <HAL_GPIO_Init+0x324>)
 8002448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800244c:	6453      	str	r3, [r2, #68]	; 0x44
 800244e:	4b63      	ldr	r3, [pc, #396]	; (80025dc <HAL_GPIO_Init+0x324>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800245a:	4a61      	ldr	r2, [pc, #388]	; (80025e0 <HAL_GPIO_Init+0x328>)
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	089b      	lsrs	r3, r3, #2
 8002460:	3302      	adds	r3, #2
 8002462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f003 0303 	and.w	r3, r3, #3
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	220f      	movs	r2, #15
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a58      	ldr	r2, [pc, #352]	; (80025e4 <HAL_GPIO_Init+0x32c>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d037      	beq.n	80024f6 <HAL_GPIO_Init+0x23e>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a57      	ldr	r2, [pc, #348]	; (80025e8 <HAL_GPIO_Init+0x330>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d031      	beq.n	80024f2 <HAL_GPIO_Init+0x23a>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a56      	ldr	r2, [pc, #344]	; (80025ec <HAL_GPIO_Init+0x334>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d02b      	beq.n	80024ee <HAL_GPIO_Init+0x236>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a55      	ldr	r2, [pc, #340]	; (80025f0 <HAL_GPIO_Init+0x338>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d025      	beq.n	80024ea <HAL_GPIO_Init+0x232>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a54      	ldr	r2, [pc, #336]	; (80025f4 <HAL_GPIO_Init+0x33c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d01f      	beq.n	80024e6 <HAL_GPIO_Init+0x22e>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a53      	ldr	r2, [pc, #332]	; (80025f8 <HAL_GPIO_Init+0x340>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d019      	beq.n	80024e2 <HAL_GPIO_Init+0x22a>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a52      	ldr	r2, [pc, #328]	; (80025fc <HAL_GPIO_Init+0x344>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d013      	beq.n	80024de <HAL_GPIO_Init+0x226>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a51      	ldr	r2, [pc, #324]	; (8002600 <HAL_GPIO_Init+0x348>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d00d      	beq.n	80024da <HAL_GPIO_Init+0x222>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a50      	ldr	r2, [pc, #320]	; (8002604 <HAL_GPIO_Init+0x34c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d007      	beq.n	80024d6 <HAL_GPIO_Init+0x21e>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a4f      	ldr	r2, [pc, #316]	; (8002608 <HAL_GPIO_Init+0x350>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d101      	bne.n	80024d2 <HAL_GPIO_Init+0x21a>
 80024ce:	2309      	movs	r3, #9
 80024d0:	e012      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024d2:	230a      	movs	r3, #10
 80024d4:	e010      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024d6:	2308      	movs	r3, #8
 80024d8:	e00e      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024da:	2307      	movs	r3, #7
 80024dc:	e00c      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024de:	2306      	movs	r3, #6
 80024e0:	e00a      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024e2:	2305      	movs	r3, #5
 80024e4:	e008      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024e6:	2304      	movs	r3, #4
 80024e8:	e006      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024ea:	2303      	movs	r3, #3
 80024ec:	e004      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024ee:	2302      	movs	r3, #2
 80024f0:	e002      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <HAL_GPIO_Init+0x240>
 80024f6:	2300      	movs	r3, #0
 80024f8:	69fa      	ldr	r2, [r7, #28]
 80024fa:	f002 0203 	and.w	r2, r2, #3
 80024fe:	0092      	lsls	r2, r2, #2
 8002500:	4093      	lsls	r3, r2
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002508:	4935      	ldr	r1, [pc, #212]	; (80025e0 <HAL_GPIO_Init+0x328>)
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	089b      	lsrs	r3, r3, #2
 800250e:	3302      	adds	r3, #2
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002516:	4b3d      	ldr	r3, [pc, #244]	; (800260c <HAL_GPIO_Init+0x354>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	43db      	mvns	r3, r3
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	4313      	orrs	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800253a:	4a34      	ldr	r2, [pc, #208]	; (800260c <HAL_GPIO_Init+0x354>)
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002540:	4b32      	ldr	r3, [pc, #200]	; (800260c <HAL_GPIO_Init+0x354>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	43db      	mvns	r3, r3
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4013      	ands	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002564:	4a29      	ldr	r2, [pc, #164]	; (800260c <HAL_GPIO_Init+0x354>)
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800256a:	4b28      	ldr	r3, [pc, #160]	; (800260c <HAL_GPIO_Init+0x354>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	43db      	mvns	r3, r3
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	4013      	ands	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	4313      	orrs	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800258e:	4a1f      	ldr	r2, [pc, #124]	; (800260c <HAL_GPIO_Init+0x354>)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002594:	4b1d      	ldr	r3, [pc, #116]	; (800260c <HAL_GPIO_Init+0x354>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	43db      	mvns	r3, r3
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4013      	ands	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025b8:	4a14      	ldr	r2, [pc, #80]	; (800260c <HAL_GPIO_Init+0x354>)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3301      	adds	r3, #1
 80025c2:	61fb      	str	r3, [r7, #28]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	2b0f      	cmp	r3, #15
 80025c8:	f67f ae86 	bls.w	80022d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	3724      	adds	r7, #36	; 0x24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40023800 	.word	0x40023800
 80025e0:	40013800 	.word	0x40013800
 80025e4:	40020000 	.word	0x40020000
 80025e8:	40020400 	.word	0x40020400
 80025ec:	40020800 	.word	0x40020800
 80025f0:	40020c00 	.word	0x40020c00
 80025f4:	40021000 	.word	0x40021000
 80025f8:	40021400 	.word	0x40021400
 80025fc:	40021800 	.word	0x40021800
 8002600:	40021c00 	.word	0x40021c00
 8002604:	40022000 	.word	0x40022000
 8002608:	40022400 	.word	0x40022400
 800260c:	40013c00 	.word	0x40013c00

08002610 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	460b      	mov	r3, r1
 800261a:	807b      	strh	r3, [r7, #2]
 800261c:	4613      	mov	r3, r2
 800261e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002620:	787b      	ldrb	r3, [r7, #1]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002626:	887a      	ldrh	r2, [r7, #2]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800262c:	e003      	b.n	8002636 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800262e:	887b      	ldrh	r3, [r7, #2]
 8002630:	041a      	lsls	r2, r3, #16
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	619a      	str	r2, [r3, #24]
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800264a:	2300      	movs	r3, #0
 800264c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800264e:	4b23      	ldr	r3, [pc, #140]	; (80026dc <HAL_PWREx_EnableOverDrive+0x98>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	4a22      	ldr	r2, [pc, #136]	; (80026dc <HAL_PWREx_EnableOverDrive+0x98>)
 8002654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002658:	6413      	str	r3, [r2, #64]	; 0x40
 800265a:	4b20      	ldr	r3, [pc, #128]	; (80026dc <HAL_PWREx_EnableOverDrive+0x98>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002666:	4b1e      	ldr	r3, [pc, #120]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a1d      	ldr	r2, [pc, #116]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800266c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002670:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002672:	f7fe fd59 	bl	8001128 <HAL_GetTick>
 8002676:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002678:	e009      	b.n	800268e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800267a:	f7fe fd55 	bl	8001128 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002688:	d901      	bls.n	800268e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e022      	b.n	80026d4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800268e:	4b14      	ldr	r3, [pc, #80]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002696:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800269a:	d1ee      	bne.n	800267a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800269c:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a0f      	ldr	r2, [pc, #60]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026a8:	f7fe fd3e 	bl	8001128 <HAL_GetTick>
 80026ac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026ae:	e009      	b.n	80026c4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80026b0:	f7fe fd3a 	bl	8001128 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026be:	d901      	bls.n	80026c4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e007      	b.n	80026d4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026c4:	4b06      	ldr	r3, [pc, #24]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026d0:	d1ee      	bne.n	80026b0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40023800 	.word	0x40023800
 80026e0:	40007000 	.word	0x40007000

080026e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80026ec:	2300      	movs	r3, #0
 80026ee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e29b      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	f000 8087 	beq.w	8002816 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002708:	4b96      	ldr	r3, [pc, #600]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 030c 	and.w	r3, r3, #12
 8002710:	2b04      	cmp	r3, #4
 8002712:	d00c      	beq.n	800272e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002714:	4b93      	ldr	r3, [pc, #588]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f003 030c 	and.w	r3, r3, #12
 800271c:	2b08      	cmp	r3, #8
 800271e:	d112      	bne.n	8002746 <HAL_RCC_OscConfig+0x62>
 8002720:	4b90      	ldr	r3, [pc, #576]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002728:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800272c:	d10b      	bne.n	8002746 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272e:	4b8d      	ldr	r3, [pc, #564]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d06c      	beq.n	8002814 <HAL_RCC_OscConfig+0x130>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d168      	bne.n	8002814 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e275      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800274e:	d106      	bne.n	800275e <HAL_RCC_OscConfig+0x7a>
 8002750:	4b84      	ldr	r3, [pc, #528]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a83      	ldr	r2, [pc, #524]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002756:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	e02e      	b.n	80027bc <HAL_RCC_OscConfig+0xd8>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10c      	bne.n	8002780 <HAL_RCC_OscConfig+0x9c>
 8002766:	4b7f      	ldr	r3, [pc, #508]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a7e      	ldr	r2, [pc, #504]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800276c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	4b7c      	ldr	r3, [pc, #496]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a7b      	ldr	r2, [pc, #492]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002778:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e01d      	b.n	80027bc <HAL_RCC_OscConfig+0xd8>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002788:	d10c      	bne.n	80027a4 <HAL_RCC_OscConfig+0xc0>
 800278a:	4b76      	ldr	r3, [pc, #472]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a75      	ldr	r2, [pc, #468]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002790:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002794:	6013      	str	r3, [r2, #0]
 8002796:	4b73      	ldr	r3, [pc, #460]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a72      	ldr	r2, [pc, #456]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800279c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	e00b      	b.n	80027bc <HAL_RCC_OscConfig+0xd8>
 80027a4:	4b6f      	ldr	r3, [pc, #444]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a6e      	ldr	r2, [pc, #440]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ae:	6013      	str	r3, [r2, #0]
 80027b0:	4b6c      	ldr	r3, [pc, #432]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a6b      	ldr	r2, [pc, #428]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d013      	beq.n	80027ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c4:	f7fe fcb0 	bl	8001128 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027cc:	f7fe fcac 	bl	8001128 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	; 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e229      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027de:	4b61      	ldr	r3, [pc, #388]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0xe8>
 80027ea:	e014      	b.n	8002816 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ec:	f7fe fc9c 	bl	8001128 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f4:	f7fe fc98 	bl	8001128 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b64      	cmp	r3, #100	; 0x64
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e215      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002806:	4b57      	ldr	r3, [pc, #348]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0x110>
 8002812:	e000      	b.n	8002816 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002814:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d069      	beq.n	80028f6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002822:	4b50      	ldr	r3, [pc, #320]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 030c 	and.w	r3, r3, #12
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00b      	beq.n	8002846 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800282e:	4b4d      	ldr	r3, [pc, #308]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 030c 	and.w	r3, r3, #12
 8002836:	2b08      	cmp	r3, #8
 8002838:	d11c      	bne.n	8002874 <HAL_RCC_OscConfig+0x190>
 800283a:	4b4a      	ldr	r3, [pc, #296]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d116      	bne.n	8002874 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002846:	4b47      	ldr	r3, [pc, #284]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d005      	beq.n	800285e <HAL_RCC_OscConfig+0x17a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e1e9      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285e:	4b41      	ldr	r3, [pc, #260]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	493d      	ldr	r1, [pc, #244]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800286e:	4313      	orrs	r3, r2
 8002870:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002872:	e040      	b.n	80028f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d023      	beq.n	80028c4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800287c:	4b39      	ldr	r3, [pc, #228]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a38      	ldr	r2, [pc, #224]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7fe fc4e 	bl	8001128 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002890:	f7fe fc4a 	bl	8001128 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e1c7      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a2:	4b30      	ldr	r3, [pc, #192]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ae:	4b2d      	ldr	r3, [pc, #180]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4929      	ldr	r1, [pc, #164]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]
 80028c2:	e018      	b.n	80028f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c4:	4b27      	ldr	r3, [pc, #156]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a26      	ldr	r2, [pc, #152]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7fe fc2a 	bl	8001128 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d8:	f7fe fc26 	bl	8001128 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e1a3      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ea:	4b1e      	ldr	r3, [pc, #120]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d038      	beq.n	8002974 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d019      	beq.n	800293e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800290c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800290e:	4a15      	ldr	r2, [pc, #84]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002916:	f7fe fc07 	bl	8001128 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800291e:	f7fe fc03 	bl	8001128 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e180      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002930:	4b0c      	ldr	r3, [pc, #48]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x23a>
 800293c:	e01a      	b.n	8002974 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800293e:	4b09      	ldr	r3, [pc, #36]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002940:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002942:	4a08      	ldr	r2, [pc, #32]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002944:	f023 0301 	bic.w	r3, r3, #1
 8002948:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800294a:	f7fe fbed 	bl	8001128 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002950:	e00a      	b.n	8002968 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002952:	f7fe fbe9 	bl	8001128 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d903      	bls.n	8002968 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e166      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
 8002964:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002968:	4b92      	ldr	r3, [pc, #584]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 800296a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1ee      	bne.n	8002952 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 80a4 	beq.w	8002aca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002982:	4b8c      	ldr	r3, [pc, #560]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10d      	bne.n	80029aa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800298e:	4b89      	ldr	r3, [pc, #548]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	4a88      	ldr	r2, [pc, #544]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002998:	6413      	str	r3, [r2, #64]	; 0x40
 800299a:	4b86      	ldr	r3, [pc, #536]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a2:	60bb      	str	r3, [r7, #8]
 80029a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029a6:	2301      	movs	r3, #1
 80029a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029aa:	4b83      	ldr	r3, [pc, #524]	; (8002bb8 <HAL_RCC_OscConfig+0x4d4>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d118      	bne.n	80029e8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80029b6:	4b80      	ldr	r3, [pc, #512]	; (8002bb8 <HAL_RCC_OscConfig+0x4d4>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a7f      	ldr	r2, [pc, #508]	; (8002bb8 <HAL_RCC_OscConfig+0x4d4>)
 80029bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029c2:	f7fe fbb1 	bl	8001128 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ca:	f7fe fbad 	bl	8001128 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b64      	cmp	r3, #100	; 0x64
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e12a      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029dc:	4b76      	ldr	r3, [pc, #472]	; (8002bb8 <HAL_RCC_OscConfig+0x4d4>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f0      	beq.n	80029ca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d106      	bne.n	80029fe <HAL_RCC_OscConfig+0x31a>
 80029f0:	4b70      	ldr	r3, [pc, #448]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 80029f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f4:	4a6f      	ldr	r2, [pc, #444]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	6713      	str	r3, [r2, #112]	; 0x70
 80029fc:	e02d      	b.n	8002a5a <HAL_RCC_OscConfig+0x376>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10c      	bne.n	8002a20 <HAL_RCC_OscConfig+0x33c>
 8002a06:	4b6b      	ldr	r3, [pc, #428]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a0a:	4a6a      	ldr	r2, [pc, #424]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a0c:	f023 0301 	bic.w	r3, r3, #1
 8002a10:	6713      	str	r3, [r2, #112]	; 0x70
 8002a12:	4b68      	ldr	r3, [pc, #416]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a16:	4a67      	ldr	r2, [pc, #412]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a18:	f023 0304 	bic.w	r3, r3, #4
 8002a1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002a1e:	e01c      	b.n	8002a5a <HAL_RCC_OscConfig+0x376>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	2b05      	cmp	r3, #5
 8002a26:	d10c      	bne.n	8002a42 <HAL_RCC_OscConfig+0x35e>
 8002a28:	4b62      	ldr	r3, [pc, #392]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2c:	4a61      	ldr	r2, [pc, #388]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a2e:	f043 0304 	orr.w	r3, r3, #4
 8002a32:	6713      	str	r3, [r2, #112]	; 0x70
 8002a34:	4b5f      	ldr	r3, [pc, #380]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a38:	4a5e      	ldr	r2, [pc, #376]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002a40:	e00b      	b.n	8002a5a <HAL_RCC_OscConfig+0x376>
 8002a42:	4b5c      	ldr	r3, [pc, #368]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a46:	4a5b      	ldr	r2, [pc, #364]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a48:	f023 0301 	bic.w	r3, r3, #1
 8002a4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002a4e:	4b59      	ldr	r3, [pc, #356]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a52:	4a58      	ldr	r2, [pc, #352]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a54:	f023 0304 	bic.w	r3, r3, #4
 8002a58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d015      	beq.n	8002a8e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a62:	f7fe fb61 	bl	8001128 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a68:	e00a      	b.n	8002a80 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6a:	f7fe fb5d 	bl	8001128 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e0d8      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a80:	4b4c      	ldr	r3, [pc, #304]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0ee      	beq.n	8002a6a <HAL_RCC_OscConfig+0x386>
 8002a8c:	e014      	b.n	8002ab8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8e:	f7fe fb4b 	bl	8001128 <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a94:	e00a      	b.n	8002aac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a96:	f7fe fb47 	bl	8001128 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e0c2      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aac:	4b41      	ldr	r3, [pc, #260]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1ee      	bne.n	8002a96 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ab8:	7dfb      	ldrb	r3, [r7, #23]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d105      	bne.n	8002aca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002abe:	4b3d      	ldr	r3, [pc, #244]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	4a3c      	ldr	r2, [pc, #240]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002ac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f000 80ae 	beq.w	8002c30 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ad4:	4b37      	ldr	r3, [pc, #220]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f003 030c 	and.w	r3, r3, #12
 8002adc:	2b08      	cmp	r3, #8
 8002ade:	d06d      	beq.n	8002bbc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d14b      	bne.n	8002b80 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ae8:	4b32      	ldr	r3, [pc, #200]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a31      	ldr	r2, [pc, #196]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002aee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002af2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af4:	f7fe fb18 	bl	8001128 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afc:	f7fe fb14 	bl	8001128 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e091      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0e:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f0      	bne.n	8002afc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69da      	ldr	r2, [r3, #28]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	019b      	lsls	r3, r3, #6
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b30:	085b      	lsrs	r3, r3, #1
 8002b32:	3b01      	subs	r3, #1
 8002b34:	041b      	lsls	r3, r3, #16
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3c:	061b      	lsls	r3, r3, #24
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b44:	071b      	lsls	r3, r3, #28
 8002b46:	491b      	ldr	r1, [pc, #108]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b4c:	4b19      	ldr	r3, [pc, #100]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a18      	ldr	r2, [pc, #96]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002b52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b58:	f7fe fae6 	bl	8001128 <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7fe fae2 	bl	8001128 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e05f      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b72:	4b10      	ldr	r3, [pc, #64]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d0f0      	beq.n	8002b60 <HAL_RCC_OscConfig+0x47c>
 8002b7e:	e057      	b.n	8002c30 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a0b      	ldr	r2, [pc, #44]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002b86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8c:	f7fe facc 	bl	8001128 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b94:	f7fe fac8 	bl	8001128 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e045      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba6:	4b03      	ldr	r3, [pc, #12]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f0      	bne.n	8002b94 <HAL_RCC_OscConfig+0x4b0>
 8002bb2:	e03d      	b.n	8002c30 <HAL_RCC_OscConfig+0x54c>
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002bbc:	4b1f      	ldr	r3, [pc, #124]	; (8002c3c <HAL_RCC_OscConfig+0x558>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d030      	beq.n	8002c2c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d129      	bne.n	8002c2c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d122      	bne.n	8002c2c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002bec:	4013      	ands	r3, r2
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bf2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d119      	bne.n	8002c2c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c02:	085b      	lsrs	r3, r3, #1
 8002c04:	3b01      	subs	r3, #1
 8002c06:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d10f      	bne.n	8002c2c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c16:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d107      	bne.n	8002c2c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d001      	beq.n	8002c30 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e000      	b.n	8002c32 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40023800 	.word	0x40023800

08002c40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0d0      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c58:	4b6a      	ldr	r3, [pc, #424]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 030f 	and.w	r3, r3, #15
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d910      	bls.n	8002c88 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c66:	4b67      	ldr	r3, [pc, #412]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f023 020f 	bic.w	r2, r3, #15
 8002c6e:	4965      	ldr	r1, [pc, #404]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c76:	4b63      	ldr	r3, [pc, #396]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 030f 	and.w	r3, r3, #15
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d001      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e0b8      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d020      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0304 	and.w	r3, r3, #4
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ca0:	4b59      	ldr	r3, [pc, #356]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	4a58      	ldr	r2, [pc, #352]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002caa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d005      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cb8:	4b53      	ldr	r3, [pc, #332]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	4a52      	ldr	r2, [pc, #328]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002cbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002cc2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc4:	4b50      	ldr	r3, [pc, #320]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	494d      	ldr	r1, [pc, #308]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d040      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d107      	bne.n	8002cfa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cea:	4b47      	ldr	r3, [pc, #284]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d115      	bne.n	8002d22 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e07f      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d107      	bne.n	8002d12 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d02:	4b41      	ldr	r3, [pc, #260]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d109      	bne.n	8002d22 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e073      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d12:	4b3d      	ldr	r3, [pc, #244]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e06b      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d22:	4b39      	ldr	r3, [pc, #228]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f023 0203 	bic.w	r2, r3, #3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	4936      	ldr	r1, [pc, #216]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d34:	f7fe f9f8 	bl	8001128 <HAL_GetTick>
 8002d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3a:	e00a      	b.n	8002d52 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d3c:	f7fe f9f4 	bl	8001128 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e053      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d52:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 020c 	and.w	r2, r3, #12
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d1eb      	bne.n	8002d3c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d64:	4b27      	ldr	r3, [pc, #156]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 030f 	and.w	r3, r3, #15
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d210      	bcs.n	8002d94 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d72:	4b24      	ldr	r3, [pc, #144]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f023 020f 	bic.w	r2, r3, #15
 8002d7a:	4922      	ldr	r1, [pc, #136]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d82:	4b20      	ldr	r3, [pc, #128]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d001      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e032      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d008      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002da0:	4b19      	ldr	r3, [pc, #100]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	4916      	ldr	r1, [pc, #88]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0308 	and.w	r3, r3, #8
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d009      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002dbe:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	490e      	ldr	r1, [pc, #56]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dd2:	f000 f821 	bl	8002e18 <HAL_RCC_GetSysClockFreq>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	4b0b      	ldr	r3, [pc, #44]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	091b      	lsrs	r3, r3, #4
 8002dde:	f003 030f 	and.w	r3, r3, #15
 8002de2:	490a      	ldr	r1, [pc, #40]	; (8002e0c <HAL_RCC_ClockConfig+0x1cc>)
 8002de4:	5ccb      	ldrb	r3, [r1, r3]
 8002de6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dea:	4a09      	ldr	r2, [pc, #36]	; (8002e10 <HAL_RCC_ClockConfig+0x1d0>)
 8002dec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dee:	4b09      	ldr	r3, [pc, #36]	; (8002e14 <HAL_RCC_ClockConfig+0x1d4>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fe f954 	bl	80010a0 <HAL_InitTick>

  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40023c00 	.word	0x40023c00
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	08006e4c 	.word	0x08006e4c
 8002e10:	20000014 	.word	0x20000014
 8002e14:	20000018 	.word	0x20000018

08002e18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e18:	b5b0      	push	{r4, r5, r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002e1e:	2100      	movs	r1, #0
 8002e20:	6079      	str	r1, [r7, #4]
 8002e22:	2100      	movs	r1, #0
 8002e24:	60f9      	str	r1, [r7, #12]
 8002e26:	2100      	movs	r1, #0
 8002e28:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e2e:	4952      	ldr	r1, [pc, #328]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x160>)
 8002e30:	6889      	ldr	r1, [r1, #8]
 8002e32:	f001 010c 	and.w	r1, r1, #12
 8002e36:	2908      	cmp	r1, #8
 8002e38:	d00d      	beq.n	8002e56 <HAL_RCC_GetSysClockFreq+0x3e>
 8002e3a:	2908      	cmp	r1, #8
 8002e3c:	f200 8094 	bhi.w	8002f68 <HAL_RCC_GetSysClockFreq+0x150>
 8002e40:	2900      	cmp	r1, #0
 8002e42:	d002      	beq.n	8002e4a <HAL_RCC_GetSysClockFreq+0x32>
 8002e44:	2904      	cmp	r1, #4
 8002e46:	d003      	beq.n	8002e50 <HAL_RCC_GetSysClockFreq+0x38>
 8002e48:	e08e      	b.n	8002f68 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e4a:	4b4c      	ldr	r3, [pc, #304]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x164>)
 8002e4c:	60bb      	str	r3, [r7, #8]
      break;
 8002e4e:	e08e      	b.n	8002f6e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e50:	4b4b      	ldr	r3, [pc, #300]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x168>)
 8002e52:	60bb      	str	r3, [r7, #8]
      break;
 8002e54:	e08b      	b.n	8002f6e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e56:	4948      	ldr	r1, [pc, #288]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x160>)
 8002e58:	6849      	ldr	r1, [r1, #4]
 8002e5a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002e5e:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002e60:	4945      	ldr	r1, [pc, #276]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x160>)
 8002e62:	6849      	ldr	r1, [r1, #4]
 8002e64:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002e68:	2900      	cmp	r1, #0
 8002e6a:	d024      	beq.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e6c:	4942      	ldr	r1, [pc, #264]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x160>)
 8002e6e:	6849      	ldr	r1, [r1, #4]
 8002e70:	0989      	lsrs	r1, r1, #6
 8002e72:	4608      	mov	r0, r1
 8002e74:	f04f 0100 	mov.w	r1, #0
 8002e78:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002e7c:	f04f 0500 	mov.w	r5, #0
 8002e80:	ea00 0204 	and.w	r2, r0, r4
 8002e84:	ea01 0305 	and.w	r3, r1, r5
 8002e88:	493d      	ldr	r1, [pc, #244]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x168>)
 8002e8a:	fb01 f003 	mul.w	r0, r1, r3
 8002e8e:	2100      	movs	r1, #0
 8002e90:	fb01 f102 	mul.w	r1, r1, r2
 8002e94:	1844      	adds	r4, r0, r1
 8002e96:	493a      	ldr	r1, [pc, #232]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x168>)
 8002e98:	fba2 0101 	umull	r0, r1, r2, r1
 8002e9c:	1863      	adds	r3, r4, r1
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	f04f 0300 	mov.w	r3, #0
 8002ea8:	f7fd fa22 	bl	80002f0 <__aeabi_uldivmod>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	e04a      	b.n	8002f4c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eb6:	4b30      	ldr	r3, [pc, #192]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x160>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	099b      	lsrs	r3, r3, #6
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	f04f 0300 	mov.w	r3, #0
 8002ec2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002ec6:	f04f 0100 	mov.w	r1, #0
 8002eca:	ea02 0400 	and.w	r4, r2, r0
 8002ece:	ea03 0501 	and.w	r5, r3, r1
 8002ed2:	4620      	mov	r0, r4
 8002ed4:	4629      	mov	r1, r5
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	014b      	lsls	r3, r1, #5
 8002ee0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002ee4:	0142      	lsls	r2, r0, #5
 8002ee6:	4610      	mov	r0, r2
 8002ee8:	4619      	mov	r1, r3
 8002eea:	1b00      	subs	r0, r0, r4
 8002eec:	eb61 0105 	sbc.w	r1, r1, r5
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	f04f 0300 	mov.w	r3, #0
 8002ef8:	018b      	lsls	r3, r1, #6
 8002efa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002efe:	0182      	lsls	r2, r0, #6
 8002f00:	1a12      	subs	r2, r2, r0
 8002f02:	eb63 0301 	sbc.w	r3, r3, r1
 8002f06:	f04f 0000 	mov.w	r0, #0
 8002f0a:	f04f 0100 	mov.w	r1, #0
 8002f0e:	00d9      	lsls	r1, r3, #3
 8002f10:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f14:	00d0      	lsls	r0, r2, #3
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	1912      	adds	r2, r2, r4
 8002f1c:	eb45 0303 	adc.w	r3, r5, r3
 8002f20:	f04f 0000 	mov.w	r0, #0
 8002f24:	f04f 0100 	mov.w	r1, #0
 8002f28:	0299      	lsls	r1, r3, #10
 8002f2a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002f2e:	0290      	lsls	r0, r2, #10
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	f04f 0300 	mov.w	r3, #0
 8002f40:	f7fd f9d6 	bl	80002f0 <__aeabi_uldivmod>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	4613      	mov	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x160>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	0c1b      	lsrs	r3, r3, #16
 8002f52:	f003 0303 	and.w	r3, r3, #3
 8002f56:	3301      	adds	r3, #1
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f64:	60bb      	str	r3, [r7, #8]
      break;
 8002f66:	e002      	b.n	8002f6e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f68:	4b04      	ldr	r3, [pc, #16]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x164>)
 8002f6a:	60bb      	str	r3, [r7, #8]
      break;
 8002f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bdb0      	pop	{r4, r5, r7, pc}
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	00f42400 	.word	0x00f42400
 8002f80:	017d7840 	.word	0x017d7840

08002f84 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f88:	4b03      	ldr	r3, [pc, #12]	; (8002f98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	20000014 	.word	0x20000014

08002f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fa0:	f7ff fff0 	bl	8002f84 <HAL_RCC_GetHCLKFreq>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	0a9b      	lsrs	r3, r3, #10
 8002fac:	f003 0307 	and.w	r3, r3, #7
 8002fb0:	4903      	ldr	r1, [pc, #12]	; (8002fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fb2:	5ccb      	ldrb	r3, [r1, r3]
 8002fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	08006e5c 	.word	0x08006e5c

08002fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fc8:	f7ff ffdc 	bl	8002f84 <HAL_RCC_GetHCLKFreq>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	0b5b      	lsrs	r3, r3, #13
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	4903      	ldr	r1, [pc, #12]	; (8002fe8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fda:	5ccb      	ldrb	r3, [r1, r3]
 8002fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	08006e5c 	.word	0x08006e5c

08002fec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b088      	sub	sp, #32
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	d012      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003014:	4b69      	ldr	r3, [pc, #420]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	4a68      	ldr	r2, [pc, #416]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800301a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800301e:	6093      	str	r3, [r2, #8]
 8003020:	4b66      	ldr	r3, [pc, #408]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003028:	4964      	ldr	r1, [pc, #400]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800302a:	4313      	orrs	r3, r2
 800302c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003036:	2301      	movs	r3, #1
 8003038:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d017      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003046:	4b5d      	ldr	r3, [pc, #372]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003048:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800304c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003054:	4959      	ldr	r1, [pc, #356]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003056:	4313      	orrs	r3, r2
 8003058:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003060:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003064:	d101      	bne.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003066:	2301      	movs	r3, #1
 8003068:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003072:	2301      	movs	r3, #1
 8003074:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d017      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003082:	4b4e      	ldr	r3, [pc, #312]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003084:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003088:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	494a      	ldr	r1, [pc, #296]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003092:	4313      	orrs	r3, r2
 8003094:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030a0:	d101      	bne.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80030a2:	2301      	movs	r3, #1
 80030a4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80030ae:	2301      	movs	r3, #1
 80030b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80030be:	2301      	movs	r3, #1
 80030c0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f000 808b 	beq.w	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80030d0:	4b3a      	ldr	r3, [pc, #232]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	4a39      	ldr	r2, [pc, #228]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030da:	6413      	str	r3, [r2, #64]	; 0x40
 80030dc:	4b37      	ldr	r3, [pc, #220]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e4:	60bb      	str	r3, [r7, #8]
 80030e6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80030e8:	4b35      	ldr	r3, [pc, #212]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a34      	ldr	r2, [pc, #208]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80030ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f4:	f7fe f818 	bl	8001128 <HAL_GetTick>
 80030f8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030fc:	f7fe f814 	bl	8001128 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b64      	cmp	r3, #100	; 0x64
 8003108:	d901      	bls.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e38f      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800310e:	4b2c      	ldr	r3, [pc, #176]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0f0      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800311a:	4b28      	ldr	r3, [pc, #160]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800311c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800311e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003122:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d035      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	429a      	cmp	r2, r3
 8003136:	d02e      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003138:	4b20      	ldr	r3, [pc, #128]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800313a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800313c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003140:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003142:	4b1e      	ldr	r3, [pc, #120]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003146:	4a1d      	ldr	r2, [pc, #116]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003148:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800314c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800314e:	4b1b      	ldr	r3, [pc, #108]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003152:	4a1a      	ldr	r2, [pc, #104]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003154:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003158:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800315a:	4a18      	ldr	r2, [pc, #96]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003160:	4b16      	ldr	r3, [pc, #88]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b01      	cmp	r3, #1
 800316a:	d114      	bne.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316c:	f7fd ffdc 	bl	8001128 <HAL_GetTick>
 8003170:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003172:	e00a      	b.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003174:	f7fd ffd8 	bl	8001128 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003182:	4293      	cmp	r3, r2
 8003184:	d901      	bls.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e351      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800318a:	4b0c      	ldr	r3, [pc, #48]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800318c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0ee      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800319e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031a2:	d111      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80031a4:	4b05      	ldr	r3, [pc, #20]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031b0:	4b04      	ldr	r3, [pc, #16]	; (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80031b2:	400b      	ands	r3, r1
 80031b4:	4901      	ldr	r1, [pc, #4]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	608b      	str	r3, [r1, #8]
 80031ba:	e00b      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80031bc:	40023800 	.word	0x40023800
 80031c0:	40007000 	.word	0x40007000
 80031c4:	0ffffcff 	.word	0x0ffffcff
 80031c8:	4bb3      	ldr	r3, [pc, #716]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	4ab2      	ldr	r2, [pc, #712]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031ce:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80031d2:	6093      	str	r3, [r2, #8]
 80031d4:	4bb0      	ldr	r3, [pc, #704]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e0:	49ad      	ldr	r1, [pc, #692]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0310 	and.w	r3, r3, #16
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d010      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80031f2:	4ba9      	ldr	r3, [pc, #676]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031f8:	4aa7      	ldr	r2, [pc, #668]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031fe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003202:	4ba5      	ldr	r3, [pc, #660]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003204:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800320c:	49a2      	ldr	r1, [pc, #648]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003220:	4b9d      	ldr	r3, [pc, #628]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003226:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800322e:	499a      	ldr	r1, [pc, #616]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003242:	4b95      	ldr	r3, [pc, #596]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003248:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003250:	4991      	ldr	r1, [pc, #580]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003264:	4b8c      	ldr	r3, [pc, #560]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003272:	4989      	ldr	r1, [pc, #548]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003286:	4b84      	ldr	r3, [pc, #528]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003288:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800328c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003294:	4980      	ldr	r1, [pc, #512]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003296:	4313      	orrs	r3, r2
 8003298:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00a      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032a8:	4b7b      	ldr	r3, [pc, #492]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ae:	f023 0203 	bic.w	r2, r3, #3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	4978      	ldr	r1, [pc, #480]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00a      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032ca:	4b73      	ldr	r3, [pc, #460]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d0:	f023 020c 	bic.w	r2, r3, #12
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032d8:	496f      	ldr	r1, [pc, #444]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00a      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032ec:	4b6a      	ldr	r3, [pc, #424]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032fa:	4967      	ldr	r1, [pc, #412]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00a      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800330e:	4b62      	ldr	r3, [pc, #392]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003314:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800331c:	495e      	ldr	r1, [pc, #376]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00a      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003330:	4b59      	ldr	r3, [pc, #356]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003336:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333e:	4956      	ldr	r1, [pc, #344]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00a      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003352:	4b51      	ldr	r3, [pc, #324]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003354:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003358:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003360:	494d      	ldr	r1, [pc, #308]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003362:	4313      	orrs	r3, r2
 8003364:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00a      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003374:	4b48      	ldr	r3, [pc, #288]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003382:	4945      	ldr	r1, [pc, #276]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003384:	4313      	orrs	r3, r2
 8003386:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00a      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003396:	4b40      	ldr	r3, [pc, #256]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033a4:	493c      	ldr	r1, [pc, #240]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00a      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80033b8:	4b37      	ldr	r3, [pc, #220]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033be:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033c6:	4934      	ldr	r1, [pc, #208]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d011      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80033da:	4b2f      	ldr	r3, [pc, #188]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033e8:	492b      	ldr	r1, [pc, #172]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033f8:	d101      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80033fa:	2301      	movs	r3, #1
 80033fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800340a:	2301      	movs	r3, #1
 800340c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00a      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800341a:	4b1f      	ldr	r3, [pc, #124]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800341c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003420:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003428:	491b      	ldr	r1, [pc, #108]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00b      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800343c:	4b16      	ldr	r3, [pc, #88]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003442:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800344c:	4912      	ldr	r1, [pc, #72]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800344e:	4313      	orrs	r3, r2
 8003450:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00b      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003460:	4b0d      	ldr	r3, [pc, #52]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003466:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003470:	4909      	ldr	r1, [pc, #36]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00f      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003484:	4b04      	ldr	r3, [pc, #16]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003486:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800348a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003494:	e002      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800
 800349c:	4986      	ldr	r1, [pc, #536]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00b      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80034b0:	4b81      	ldr	r3, [pc, #516]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034b6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034c0:	497d      	ldr	r1, [pc, #500]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d006      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 80d6 	beq.w	8003688 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80034dc:	4b76      	ldr	r3, [pc, #472]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a75      	ldr	r2, [pc, #468]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034e8:	f7fd fe1e 	bl	8001128 <HAL_GetTick>
 80034ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034ee:	e008      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034f0:	f7fd fe1a 	bl	8001128 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b64      	cmp	r3, #100	; 0x64
 80034fc:	d901      	bls.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e195      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003502:	4b6d      	ldr	r3, [pc, #436]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1f0      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d021      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800351e:	2b00      	cmp	r3, #0
 8003520:	d11d      	bne.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003522:	4b65      	ldr	r3, [pc, #404]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003524:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003528:	0c1b      	lsrs	r3, r3, #16
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003530:	4b61      	ldr	r3, [pc, #388]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003532:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003536:	0e1b      	lsrs	r3, r3, #24
 8003538:	f003 030f 	and.w	r3, r3, #15
 800353c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	019a      	lsls	r2, r3, #6
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	041b      	lsls	r3, r3, #16
 8003548:	431a      	orrs	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	061b      	lsls	r3, r3, #24
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	071b      	lsls	r3, r3, #28
 8003556:	4958      	ldr	r1, [pc, #352]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d004      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003572:	d00a      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800357c:	2b00      	cmp	r3, #0
 800357e:	d02e      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003588:	d129      	bne.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800358a:	4b4b      	ldr	r3, [pc, #300]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800358c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003590:	0c1b      	lsrs	r3, r3, #16
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003598:	4b47      	ldr	r3, [pc, #284]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800359a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800359e:	0f1b      	lsrs	r3, r3, #28
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	019a      	lsls	r2, r3, #6
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	041b      	lsls	r3, r3, #16
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	061b      	lsls	r3, r3, #24
 80035b8:	431a      	orrs	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	071b      	lsls	r3, r3, #28
 80035be:	493e      	ldr	r1, [pc, #248]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80035c6:	4b3c      	ldr	r3, [pc, #240]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035cc:	f023 021f 	bic.w	r2, r3, #31
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	3b01      	subs	r3, #1
 80035d6:	4938      	ldr	r1, [pc, #224]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d01d      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80035ea:	4b33      	ldr	r3, [pc, #204]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035f0:	0e1b      	lsrs	r3, r3, #24
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80035f8:	4b2f      	ldr	r3, [pc, #188]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035fe:	0f1b      	lsrs	r3, r3, #28
 8003600:	f003 0307 	and.w	r3, r3, #7
 8003604:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	019a      	lsls	r2, r3, #6
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	041b      	lsls	r3, r3, #16
 8003612:	431a      	orrs	r2, r3
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	061b      	lsls	r3, r3, #24
 8003618:	431a      	orrs	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	071b      	lsls	r3, r3, #28
 800361e:	4926      	ldr	r1, [pc, #152]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003620:	4313      	orrs	r3, r2
 8003622:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d011      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	019a      	lsls	r2, r3, #6
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	041b      	lsls	r3, r3, #16
 800363e:	431a      	orrs	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	061b      	lsls	r3, r3, #24
 8003646:	431a      	orrs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	071b      	lsls	r3, r3, #28
 800364e:	491a      	ldr	r1, [pc, #104]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003656:	4b18      	ldr	r3, [pc, #96]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a17      	ldr	r2, [pc, #92]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800365c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003660:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003662:	f7fd fd61 	bl	8001128 <HAL_GetTick>
 8003666:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003668:	e008      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800366a:	f7fd fd5d 	bl	8001128 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b64      	cmp	r3, #100	; 0x64
 8003676:	d901      	bls.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e0d8      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800367c:	4b0e      	ldr	r3, [pc, #56]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0f0      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	2b01      	cmp	r3, #1
 800368c:	f040 80ce 	bne.w	800382c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003690:	4b09      	ldr	r3, [pc, #36]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a08      	ldr	r2, [pc, #32]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003696:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800369a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800369c:	f7fd fd44 	bl	8001128 <HAL_GetTick>
 80036a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80036a2:	e00b      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80036a4:	f7fd fd40 	bl	8001128 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b64      	cmp	r3, #100	; 0x64
 80036b0:	d904      	bls.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e0bb      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80036b6:	bf00      	nop
 80036b8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80036bc:	4b5e      	ldr	r3, [pc, #376]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036c8:	d0ec      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d009      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d02e      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d12a      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80036f2:	4b51      	ldr	r3, [pc, #324]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f8:	0c1b      	lsrs	r3, r3, #16
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003700:	4b4d      	ldr	r3, [pc, #308]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003706:	0f1b      	lsrs	r3, r3, #28
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	019a      	lsls	r2, r3, #6
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	041b      	lsls	r3, r3, #16
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	061b      	lsls	r3, r3, #24
 8003720:	431a      	orrs	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	071b      	lsls	r3, r3, #28
 8003726:	4944      	ldr	r1, [pc, #272]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800372e:	4b42      	ldr	r3, [pc, #264]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003730:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003734:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373c:	3b01      	subs	r3, #1
 800373e:	021b      	lsls	r3, r3, #8
 8003740:	493d      	ldr	r1, [pc, #244]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003742:	4313      	orrs	r3, r2
 8003744:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d022      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003758:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800375c:	d11d      	bne.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800375e:	4b36      	ldr	r3, [pc, #216]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003764:	0e1b      	lsrs	r3, r3, #24
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800376c:	4b32      	ldr	r3, [pc, #200]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003772:	0f1b      	lsrs	r3, r3, #28
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	019a      	lsls	r2, r3, #6
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	041b      	lsls	r3, r3, #16
 8003786:	431a      	orrs	r2, r3
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	061b      	lsls	r3, r3, #24
 800378c:	431a      	orrs	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	071b      	lsls	r3, r3, #28
 8003792:	4929      	ldr	r1, [pc, #164]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0308 	and.w	r3, r3, #8
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d028      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80037a6:	4b24      	ldr	r3, [pc, #144]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ac:	0e1b      	lsrs	r3, r3, #24
 80037ae:	f003 030f 	and.w	r3, r3, #15
 80037b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80037b4:	4b20      	ldr	r3, [pc, #128]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ba:	0c1b      	lsrs	r3, r3, #16
 80037bc:	f003 0303 	and.w	r3, r3, #3
 80037c0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	019a      	lsls	r2, r3, #6
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	041b      	lsls	r3, r3, #16
 80037cc:	431a      	orrs	r2, r3
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	061b      	lsls	r3, r3, #24
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	69db      	ldr	r3, [r3, #28]
 80037d8:	071b      	lsls	r3, r3, #28
 80037da:	4917      	ldr	r1, [pc, #92]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80037e2:	4b15      	ldr	r3, [pc, #84]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f0:	4911      	ldr	r1, [pc, #68]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80037f8:	4b0f      	ldr	r3, [pc, #60]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a0e      	ldr	r2, [pc, #56]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003802:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003804:	f7fd fc90 	bl	8001128 <HAL_GetTick>
 8003808:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800380a:	e008      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800380c:	f7fd fc8c 	bl	8001128 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b64      	cmp	r3, #100	; 0x64
 8003818:	d901      	bls.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e007      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800381e:	4b06      	ldr	r3, [pc, #24]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003826:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800382a:	d1ef      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3720      	adds	r7, #32
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	40023800 	.word	0x40023800

0800383c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e040      	b.n	80038d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003852:	2b00      	cmp	r3, #0
 8003854:	d106      	bne.n	8003864 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7fd fba4 	bl	8000fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2224      	movs	r2, #36	; 0x24
 8003868:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 0201 	bic.w	r2, r2, #1
 8003878:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f8c0 	bl	8003a00 <UART_SetConfig>
 8003880:	4603      	mov	r3, r0
 8003882:	2b01      	cmp	r3, #1
 8003884:	d101      	bne.n	800388a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e022      	b.n	80038d0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 fb16 	bl	8003ec4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	685a      	ldr	r2, [r3, #4]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0201 	orr.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 fb9d 	bl	8004008 <UART_CheckIdleState>
 80038ce:	4603      	mov	r3, r0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08a      	sub	sp, #40	; 0x28
 80038dc:	af02      	add	r7, sp, #8
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	603b      	str	r3, [r7, #0]
 80038e4:	4613      	mov	r3, r2
 80038e6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038ec:	2b20      	cmp	r3, #32
 80038ee:	f040 8081 	bne.w	80039f4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d002      	beq.n	80038fe <HAL_UART_Transmit+0x26>
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e079      	b.n	80039f6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003908:	2b01      	cmp	r3, #1
 800390a:	d101      	bne.n	8003910 <HAL_UART_Transmit+0x38>
 800390c:	2302      	movs	r3, #2
 800390e:	e072      	b.n	80039f6 <HAL_UART_Transmit+0x11e>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2221      	movs	r2, #33	; 0x21
 8003924:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003926:	f7fd fbff 	bl	8001128 <HAL_GetTick>
 800392a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	88fa      	ldrh	r2, [r7, #6]
 8003930:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	88fa      	ldrh	r2, [r7, #6]
 8003938:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003944:	d108      	bne.n	8003958 <HAL_UART_Transmit+0x80>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d104      	bne.n	8003958 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800394e:	2300      	movs	r3, #0
 8003950:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	61bb      	str	r3, [r7, #24]
 8003956:	e003      	b.n	8003960 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800395c:	2300      	movs	r3, #0
 800395e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003968:	e02c      	b.n	80039c4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	2200      	movs	r2, #0
 8003972:	2180      	movs	r1, #128	; 0x80
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f000 fb90 	bl	800409a <UART_WaitOnFlagUntilTimeout>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e038      	b.n	80039f6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10b      	bne.n	80039a2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	461a      	mov	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003998:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	3302      	adds	r3, #2
 800399e:	61bb      	str	r3, [r7, #24]
 80039a0:	e007      	b.n	80039b2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	781a      	ldrb	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	3301      	adds	r3, #1
 80039b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	3b01      	subs	r3, #1
 80039bc:	b29a      	uxth	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1cc      	bne.n	800396a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2200      	movs	r2, #0
 80039d8:	2140      	movs	r1, #64	; 0x40
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 fb5d 	bl	800409a <UART_WaitOnFlagUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e005      	b.n	80039f6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2220      	movs	r2, #32
 80039ee:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	e000      	b.n	80039f6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80039f4:	2302      	movs	r3, #2
  }
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3720      	adds	r7, #32
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	431a      	orrs	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	4ba7      	ldr	r3, [pc, #668]	; (8003cc8 <UART_SetConfig+0x2c8>)
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6812      	ldr	r2, [r2, #0]
 8003a32:	6979      	ldr	r1, [r7, #20]
 8003a34:	430b      	orrs	r3, r1
 8003a36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68da      	ldr	r2, [r3, #12]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	697a      	ldr	r2, [r7, #20]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a95      	ldr	r2, [pc, #596]	; (8003ccc <UART_SetConfig+0x2cc>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d120      	bne.n	8003abe <UART_SetConfig+0xbe>
 8003a7c:	4b94      	ldr	r3, [pc, #592]	; (8003cd0 <UART_SetConfig+0x2d0>)
 8003a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a82:	f003 0303 	and.w	r3, r3, #3
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d816      	bhi.n	8003ab8 <UART_SetConfig+0xb8>
 8003a8a:	a201      	add	r2, pc, #4	; (adr r2, 8003a90 <UART_SetConfig+0x90>)
 8003a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a90:	08003aa1 	.word	0x08003aa1
 8003a94:	08003aad 	.word	0x08003aad
 8003a98:	08003aa7 	.word	0x08003aa7
 8003a9c:	08003ab3 	.word	0x08003ab3
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	77fb      	strb	r3, [r7, #31]
 8003aa4:	e14f      	b.n	8003d46 <UART_SetConfig+0x346>
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	77fb      	strb	r3, [r7, #31]
 8003aaa:	e14c      	b.n	8003d46 <UART_SetConfig+0x346>
 8003aac:	2304      	movs	r3, #4
 8003aae:	77fb      	strb	r3, [r7, #31]
 8003ab0:	e149      	b.n	8003d46 <UART_SetConfig+0x346>
 8003ab2:	2308      	movs	r3, #8
 8003ab4:	77fb      	strb	r3, [r7, #31]
 8003ab6:	e146      	b.n	8003d46 <UART_SetConfig+0x346>
 8003ab8:	2310      	movs	r3, #16
 8003aba:	77fb      	strb	r3, [r7, #31]
 8003abc:	e143      	b.n	8003d46 <UART_SetConfig+0x346>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a84      	ldr	r2, [pc, #528]	; (8003cd4 <UART_SetConfig+0x2d4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d132      	bne.n	8003b2e <UART_SetConfig+0x12e>
 8003ac8:	4b81      	ldr	r3, [pc, #516]	; (8003cd0 <UART_SetConfig+0x2d0>)
 8003aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ace:	f003 030c 	and.w	r3, r3, #12
 8003ad2:	2b0c      	cmp	r3, #12
 8003ad4:	d828      	bhi.n	8003b28 <UART_SetConfig+0x128>
 8003ad6:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <UART_SetConfig+0xdc>)
 8003ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003adc:	08003b11 	.word	0x08003b11
 8003ae0:	08003b29 	.word	0x08003b29
 8003ae4:	08003b29 	.word	0x08003b29
 8003ae8:	08003b29 	.word	0x08003b29
 8003aec:	08003b1d 	.word	0x08003b1d
 8003af0:	08003b29 	.word	0x08003b29
 8003af4:	08003b29 	.word	0x08003b29
 8003af8:	08003b29 	.word	0x08003b29
 8003afc:	08003b17 	.word	0x08003b17
 8003b00:	08003b29 	.word	0x08003b29
 8003b04:	08003b29 	.word	0x08003b29
 8003b08:	08003b29 	.word	0x08003b29
 8003b0c:	08003b23 	.word	0x08003b23
 8003b10:	2300      	movs	r3, #0
 8003b12:	77fb      	strb	r3, [r7, #31]
 8003b14:	e117      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b16:	2302      	movs	r3, #2
 8003b18:	77fb      	strb	r3, [r7, #31]
 8003b1a:	e114      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b1c:	2304      	movs	r3, #4
 8003b1e:	77fb      	strb	r3, [r7, #31]
 8003b20:	e111      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b22:	2308      	movs	r3, #8
 8003b24:	77fb      	strb	r3, [r7, #31]
 8003b26:	e10e      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b28:	2310      	movs	r3, #16
 8003b2a:	77fb      	strb	r3, [r7, #31]
 8003b2c:	e10b      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a69      	ldr	r2, [pc, #420]	; (8003cd8 <UART_SetConfig+0x2d8>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d120      	bne.n	8003b7a <UART_SetConfig+0x17a>
 8003b38:	4b65      	ldr	r3, [pc, #404]	; (8003cd0 <UART_SetConfig+0x2d0>)
 8003b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b3e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b42:	2b30      	cmp	r3, #48	; 0x30
 8003b44:	d013      	beq.n	8003b6e <UART_SetConfig+0x16e>
 8003b46:	2b30      	cmp	r3, #48	; 0x30
 8003b48:	d814      	bhi.n	8003b74 <UART_SetConfig+0x174>
 8003b4a:	2b20      	cmp	r3, #32
 8003b4c:	d009      	beq.n	8003b62 <UART_SetConfig+0x162>
 8003b4e:	2b20      	cmp	r3, #32
 8003b50:	d810      	bhi.n	8003b74 <UART_SetConfig+0x174>
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <UART_SetConfig+0x15c>
 8003b56:	2b10      	cmp	r3, #16
 8003b58:	d006      	beq.n	8003b68 <UART_SetConfig+0x168>
 8003b5a:	e00b      	b.n	8003b74 <UART_SetConfig+0x174>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	77fb      	strb	r3, [r7, #31]
 8003b60:	e0f1      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b62:	2302      	movs	r3, #2
 8003b64:	77fb      	strb	r3, [r7, #31]
 8003b66:	e0ee      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b68:	2304      	movs	r3, #4
 8003b6a:	77fb      	strb	r3, [r7, #31]
 8003b6c:	e0eb      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b6e:	2308      	movs	r3, #8
 8003b70:	77fb      	strb	r3, [r7, #31]
 8003b72:	e0e8      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b74:	2310      	movs	r3, #16
 8003b76:	77fb      	strb	r3, [r7, #31]
 8003b78:	e0e5      	b.n	8003d46 <UART_SetConfig+0x346>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a57      	ldr	r2, [pc, #348]	; (8003cdc <UART_SetConfig+0x2dc>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d120      	bne.n	8003bc6 <UART_SetConfig+0x1c6>
 8003b84:	4b52      	ldr	r3, [pc, #328]	; (8003cd0 <UART_SetConfig+0x2d0>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003b8e:	2bc0      	cmp	r3, #192	; 0xc0
 8003b90:	d013      	beq.n	8003bba <UART_SetConfig+0x1ba>
 8003b92:	2bc0      	cmp	r3, #192	; 0xc0
 8003b94:	d814      	bhi.n	8003bc0 <UART_SetConfig+0x1c0>
 8003b96:	2b80      	cmp	r3, #128	; 0x80
 8003b98:	d009      	beq.n	8003bae <UART_SetConfig+0x1ae>
 8003b9a:	2b80      	cmp	r3, #128	; 0x80
 8003b9c:	d810      	bhi.n	8003bc0 <UART_SetConfig+0x1c0>
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <UART_SetConfig+0x1a8>
 8003ba2:	2b40      	cmp	r3, #64	; 0x40
 8003ba4:	d006      	beq.n	8003bb4 <UART_SetConfig+0x1b4>
 8003ba6:	e00b      	b.n	8003bc0 <UART_SetConfig+0x1c0>
 8003ba8:	2300      	movs	r3, #0
 8003baa:	77fb      	strb	r3, [r7, #31]
 8003bac:	e0cb      	b.n	8003d46 <UART_SetConfig+0x346>
 8003bae:	2302      	movs	r3, #2
 8003bb0:	77fb      	strb	r3, [r7, #31]
 8003bb2:	e0c8      	b.n	8003d46 <UART_SetConfig+0x346>
 8003bb4:	2304      	movs	r3, #4
 8003bb6:	77fb      	strb	r3, [r7, #31]
 8003bb8:	e0c5      	b.n	8003d46 <UART_SetConfig+0x346>
 8003bba:	2308      	movs	r3, #8
 8003bbc:	77fb      	strb	r3, [r7, #31]
 8003bbe:	e0c2      	b.n	8003d46 <UART_SetConfig+0x346>
 8003bc0:	2310      	movs	r3, #16
 8003bc2:	77fb      	strb	r3, [r7, #31]
 8003bc4:	e0bf      	b.n	8003d46 <UART_SetConfig+0x346>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a45      	ldr	r2, [pc, #276]	; (8003ce0 <UART_SetConfig+0x2e0>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d125      	bne.n	8003c1c <UART_SetConfig+0x21c>
 8003bd0:	4b3f      	ldr	r3, [pc, #252]	; (8003cd0 <UART_SetConfig+0x2d0>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bde:	d017      	beq.n	8003c10 <UART_SetConfig+0x210>
 8003be0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003be4:	d817      	bhi.n	8003c16 <UART_SetConfig+0x216>
 8003be6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bea:	d00b      	beq.n	8003c04 <UART_SetConfig+0x204>
 8003bec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bf0:	d811      	bhi.n	8003c16 <UART_SetConfig+0x216>
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <UART_SetConfig+0x1fe>
 8003bf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bfa:	d006      	beq.n	8003c0a <UART_SetConfig+0x20a>
 8003bfc:	e00b      	b.n	8003c16 <UART_SetConfig+0x216>
 8003bfe:	2300      	movs	r3, #0
 8003c00:	77fb      	strb	r3, [r7, #31]
 8003c02:	e0a0      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c04:	2302      	movs	r3, #2
 8003c06:	77fb      	strb	r3, [r7, #31]
 8003c08:	e09d      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c0a:	2304      	movs	r3, #4
 8003c0c:	77fb      	strb	r3, [r7, #31]
 8003c0e:	e09a      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c10:	2308      	movs	r3, #8
 8003c12:	77fb      	strb	r3, [r7, #31]
 8003c14:	e097      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c16:	2310      	movs	r3, #16
 8003c18:	77fb      	strb	r3, [r7, #31]
 8003c1a:	e094      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a30      	ldr	r2, [pc, #192]	; (8003ce4 <UART_SetConfig+0x2e4>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d125      	bne.n	8003c72 <UART_SetConfig+0x272>
 8003c26:	4b2a      	ldr	r3, [pc, #168]	; (8003cd0 <UART_SetConfig+0x2d0>)
 8003c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c2c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c30:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c34:	d017      	beq.n	8003c66 <UART_SetConfig+0x266>
 8003c36:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c3a:	d817      	bhi.n	8003c6c <UART_SetConfig+0x26c>
 8003c3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c40:	d00b      	beq.n	8003c5a <UART_SetConfig+0x25a>
 8003c42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c46:	d811      	bhi.n	8003c6c <UART_SetConfig+0x26c>
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <UART_SetConfig+0x254>
 8003c4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c50:	d006      	beq.n	8003c60 <UART_SetConfig+0x260>
 8003c52:	e00b      	b.n	8003c6c <UART_SetConfig+0x26c>
 8003c54:	2301      	movs	r3, #1
 8003c56:	77fb      	strb	r3, [r7, #31]
 8003c58:	e075      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	77fb      	strb	r3, [r7, #31]
 8003c5e:	e072      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c60:	2304      	movs	r3, #4
 8003c62:	77fb      	strb	r3, [r7, #31]
 8003c64:	e06f      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c66:	2308      	movs	r3, #8
 8003c68:	77fb      	strb	r3, [r7, #31]
 8003c6a:	e06c      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c6c:	2310      	movs	r3, #16
 8003c6e:	77fb      	strb	r3, [r7, #31]
 8003c70:	e069      	b.n	8003d46 <UART_SetConfig+0x346>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a1c      	ldr	r2, [pc, #112]	; (8003ce8 <UART_SetConfig+0x2e8>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d137      	bne.n	8003cec <UART_SetConfig+0x2ec>
 8003c7c:	4b14      	ldr	r3, [pc, #80]	; (8003cd0 <UART_SetConfig+0x2d0>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c82:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003c86:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003c8a:	d017      	beq.n	8003cbc <UART_SetConfig+0x2bc>
 8003c8c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003c90:	d817      	bhi.n	8003cc2 <UART_SetConfig+0x2c2>
 8003c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c96:	d00b      	beq.n	8003cb0 <UART_SetConfig+0x2b0>
 8003c98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c9c:	d811      	bhi.n	8003cc2 <UART_SetConfig+0x2c2>
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <UART_SetConfig+0x2aa>
 8003ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ca6:	d006      	beq.n	8003cb6 <UART_SetConfig+0x2b6>
 8003ca8:	e00b      	b.n	8003cc2 <UART_SetConfig+0x2c2>
 8003caa:	2300      	movs	r3, #0
 8003cac:	77fb      	strb	r3, [r7, #31]
 8003cae:	e04a      	b.n	8003d46 <UART_SetConfig+0x346>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	77fb      	strb	r3, [r7, #31]
 8003cb4:	e047      	b.n	8003d46 <UART_SetConfig+0x346>
 8003cb6:	2304      	movs	r3, #4
 8003cb8:	77fb      	strb	r3, [r7, #31]
 8003cba:	e044      	b.n	8003d46 <UART_SetConfig+0x346>
 8003cbc:	2308      	movs	r3, #8
 8003cbe:	77fb      	strb	r3, [r7, #31]
 8003cc0:	e041      	b.n	8003d46 <UART_SetConfig+0x346>
 8003cc2:	2310      	movs	r3, #16
 8003cc4:	77fb      	strb	r3, [r7, #31]
 8003cc6:	e03e      	b.n	8003d46 <UART_SetConfig+0x346>
 8003cc8:	efff69f3 	.word	0xefff69f3
 8003ccc:	40011000 	.word	0x40011000
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	40004400 	.word	0x40004400
 8003cd8:	40004800 	.word	0x40004800
 8003cdc:	40004c00 	.word	0x40004c00
 8003ce0:	40005000 	.word	0x40005000
 8003ce4:	40011400 	.word	0x40011400
 8003ce8:	40007800 	.word	0x40007800
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a71      	ldr	r2, [pc, #452]	; (8003eb8 <UART_SetConfig+0x4b8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d125      	bne.n	8003d42 <UART_SetConfig+0x342>
 8003cf6:	4b71      	ldr	r3, [pc, #452]	; (8003ebc <UART_SetConfig+0x4bc>)
 8003cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cfc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003d00:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003d04:	d017      	beq.n	8003d36 <UART_SetConfig+0x336>
 8003d06:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003d0a:	d817      	bhi.n	8003d3c <UART_SetConfig+0x33c>
 8003d0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d10:	d00b      	beq.n	8003d2a <UART_SetConfig+0x32a>
 8003d12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d16:	d811      	bhi.n	8003d3c <UART_SetConfig+0x33c>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <UART_SetConfig+0x324>
 8003d1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d20:	d006      	beq.n	8003d30 <UART_SetConfig+0x330>
 8003d22:	e00b      	b.n	8003d3c <UART_SetConfig+0x33c>
 8003d24:	2300      	movs	r3, #0
 8003d26:	77fb      	strb	r3, [r7, #31]
 8003d28:	e00d      	b.n	8003d46 <UART_SetConfig+0x346>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	77fb      	strb	r3, [r7, #31]
 8003d2e:	e00a      	b.n	8003d46 <UART_SetConfig+0x346>
 8003d30:	2304      	movs	r3, #4
 8003d32:	77fb      	strb	r3, [r7, #31]
 8003d34:	e007      	b.n	8003d46 <UART_SetConfig+0x346>
 8003d36:	2308      	movs	r3, #8
 8003d38:	77fb      	strb	r3, [r7, #31]
 8003d3a:	e004      	b.n	8003d46 <UART_SetConfig+0x346>
 8003d3c:	2310      	movs	r3, #16
 8003d3e:	77fb      	strb	r3, [r7, #31]
 8003d40:	e001      	b.n	8003d46 <UART_SetConfig+0x346>
 8003d42:	2310      	movs	r3, #16
 8003d44:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d4e:	d15b      	bne.n	8003e08 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8003d50:	7ffb      	ldrb	r3, [r7, #31]
 8003d52:	2b08      	cmp	r3, #8
 8003d54:	d827      	bhi.n	8003da6 <UART_SetConfig+0x3a6>
 8003d56:	a201      	add	r2, pc, #4	; (adr r2, 8003d5c <UART_SetConfig+0x35c>)
 8003d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5c:	08003d81 	.word	0x08003d81
 8003d60:	08003d89 	.word	0x08003d89
 8003d64:	08003d91 	.word	0x08003d91
 8003d68:	08003da7 	.word	0x08003da7
 8003d6c:	08003d97 	.word	0x08003d97
 8003d70:	08003da7 	.word	0x08003da7
 8003d74:	08003da7 	.word	0x08003da7
 8003d78:	08003da7 	.word	0x08003da7
 8003d7c:	08003d9f 	.word	0x08003d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d80:	f7ff f90c 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
 8003d84:	61b8      	str	r0, [r7, #24]
        break;
 8003d86:	e013      	b.n	8003db0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d88:	f7ff f91c 	bl	8002fc4 <HAL_RCC_GetPCLK2Freq>
 8003d8c:	61b8      	str	r0, [r7, #24]
        break;
 8003d8e:	e00f      	b.n	8003db0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d90:	4b4b      	ldr	r3, [pc, #300]	; (8003ec0 <UART_SetConfig+0x4c0>)
 8003d92:	61bb      	str	r3, [r7, #24]
        break;
 8003d94:	e00c      	b.n	8003db0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d96:	f7ff f83f 	bl	8002e18 <HAL_RCC_GetSysClockFreq>
 8003d9a:	61b8      	str	r0, [r7, #24]
        break;
 8003d9c:	e008      	b.n	8003db0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003da2:	61bb      	str	r3, [r7, #24]
        break;
 8003da4:	e004      	b.n	8003db0 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8003da6:	2300      	movs	r3, #0
 8003da8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	77bb      	strb	r3, [r7, #30]
        break;
 8003dae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d074      	beq.n	8003ea0 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	005a      	lsls	r2, r3, #1
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	085b      	lsrs	r3, r3, #1
 8003dc0:	441a      	add	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	2b0f      	cmp	r3, #15
 8003dd2:	d916      	bls.n	8003e02 <UART_SetConfig+0x402>
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dda:	d212      	bcs.n	8003e02 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	f023 030f 	bic.w	r3, r3, #15
 8003de4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	085b      	lsrs	r3, r3, #1
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	89fb      	ldrh	r3, [r7, #14]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	89fa      	ldrh	r2, [r7, #14]
 8003dfe:	60da      	str	r2, [r3, #12]
 8003e00:	e04e      	b.n	8003ea0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	77bb      	strb	r3, [r7, #30]
 8003e06:	e04b      	b.n	8003ea0 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e08:	7ffb      	ldrb	r3, [r7, #31]
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	d827      	bhi.n	8003e5e <UART_SetConfig+0x45e>
 8003e0e:	a201      	add	r2, pc, #4	; (adr r2, 8003e14 <UART_SetConfig+0x414>)
 8003e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e14:	08003e39 	.word	0x08003e39
 8003e18:	08003e41 	.word	0x08003e41
 8003e1c:	08003e49 	.word	0x08003e49
 8003e20:	08003e5f 	.word	0x08003e5f
 8003e24:	08003e4f 	.word	0x08003e4f
 8003e28:	08003e5f 	.word	0x08003e5f
 8003e2c:	08003e5f 	.word	0x08003e5f
 8003e30:	08003e5f 	.word	0x08003e5f
 8003e34:	08003e57 	.word	0x08003e57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e38:	f7ff f8b0 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
 8003e3c:	61b8      	str	r0, [r7, #24]
        break;
 8003e3e:	e013      	b.n	8003e68 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e40:	f7ff f8c0 	bl	8002fc4 <HAL_RCC_GetPCLK2Freq>
 8003e44:	61b8      	str	r0, [r7, #24]
        break;
 8003e46:	e00f      	b.n	8003e68 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e48:	4b1d      	ldr	r3, [pc, #116]	; (8003ec0 <UART_SetConfig+0x4c0>)
 8003e4a:	61bb      	str	r3, [r7, #24]
        break;
 8003e4c:	e00c      	b.n	8003e68 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e4e:	f7fe ffe3 	bl	8002e18 <HAL_RCC_GetSysClockFreq>
 8003e52:	61b8      	str	r0, [r7, #24]
        break;
 8003e54:	e008      	b.n	8003e68 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e5a:	61bb      	str	r3, [r7, #24]
        break;
 8003e5c:	e004      	b.n	8003e68 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	77bb      	strb	r3, [r7, #30]
        break;
 8003e66:	bf00      	nop
    }

    if (pclk != 0U)
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d018      	beq.n	8003ea0 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	085a      	lsrs	r2, r3, #1
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	441a      	add	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b0f      	cmp	r3, #15
 8003e88:	d908      	bls.n	8003e9c <UART_SetConfig+0x49c>
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e90:	d204      	bcs.n	8003e9c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	60da      	str	r2, [r3, #12]
 8003e9a:	e001      	b.n	8003ea0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003eac:	7fbb      	ldrb	r3, [r7, #30]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3720      	adds	r7, #32
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	40007c00 	.word	0x40007c00
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	00f42400 	.word	0x00f42400

08003ec4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00a      	beq.n	8003eee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00a      	beq.n	8003f10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f14:	f003 0304 	and.w	r3, r3, #4
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00a      	beq.n	8003f32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f58:	f003 0310 	and.w	r3, r3, #16
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00a      	beq.n	8003f76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7a:	f003 0320 	and.w	r3, r3, #32
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00a      	beq.n	8003f98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d01a      	beq.n	8003fda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fc2:	d10a      	bne.n	8003fda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	605a      	str	r2, [r3, #4]
  }
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af02      	add	r7, sp, #8
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004018:	f7fd f886 	bl	8001128 <HAL_GetTick>
 800401c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0308 	and.w	r3, r3, #8
 8004028:	2b08      	cmp	r3, #8
 800402a:	d10e      	bne.n	800404a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800402c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f82d 	bl	800409a <UART_WaitOnFlagUntilTimeout>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e023      	b.n	8004092 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0304 	and.w	r3, r3, #4
 8004054:	2b04      	cmp	r3, #4
 8004056:	d10e      	bne.n	8004076 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004058:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f817 	bl	800409a <UART_WaitOnFlagUntilTimeout>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e00d      	b.n	8004092 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2220      	movs	r2, #32
 800407a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2220      	movs	r2, #32
 8004080:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	b084      	sub	sp, #16
 800409e:	af00      	add	r7, sp, #0
 80040a0:	60f8      	str	r0, [r7, #12]
 80040a2:	60b9      	str	r1, [r7, #8]
 80040a4:	603b      	str	r3, [r7, #0]
 80040a6:	4613      	mov	r3, r2
 80040a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040aa:	e05e      	b.n	800416a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b2:	d05a      	beq.n	800416a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b4:	f7fd f838 	bl	8001128 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d302      	bcc.n	80040ca <UART_WaitOnFlagUntilTimeout+0x30>
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d11b      	bne.n	8004102 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040d8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0201 	bic.w	r2, r2, #1
 80040e8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2220      	movs	r2, #32
 80040f4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e043      	b.n	800418a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	2b00      	cmp	r3, #0
 800410e:	d02c      	beq.n	800416a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800411a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800411e:	d124      	bne.n	800416a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004128:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004138:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	689a      	ldr	r2, [r3, #8]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 0201 	bic.w	r2, r2, #1
 8004148:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2220      	movs	r2, #32
 800414e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2220      	movs	r2, #32
 800415a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e00f      	b.n	800418a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	69da      	ldr	r2, [r3, #28]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4013      	ands	r3, r2
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	429a      	cmp	r2, r3
 8004178:	bf0c      	ite	eq
 800417a:	2301      	moveq	r3, #1
 800417c:	2300      	movne	r3, #0
 800417e:	b2db      	uxtb	r3, r3
 8004180:	461a      	mov	r2, r3
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	429a      	cmp	r2, r3
 8004186:	d091      	beq.n	80040ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <__errno>:
 8004194:	4b01      	ldr	r3, [pc, #4]	; (800419c <__errno+0x8>)
 8004196:	6818      	ldr	r0, [r3, #0]
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000020 	.word	0x20000020

080041a0 <__libc_init_array>:
 80041a0:	b570      	push	{r4, r5, r6, lr}
 80041a2:	4d0d      	ldr	r5, [pc, #52]	; (80041d8 <__libc_init_array+0x38>)
 80041a4:	4c0d      	ldr	r4, [pc, #52]	; (80041dc <__libc_init_array+0x3c>)
 80041a6:	1b64      	subs	r4, r4, r5
 80041a8:	10a4      	asrs	r4, r4, #2
 80041aa:	2600      	movs	r6, #0
 80041ac:	42a6      	cmp	r6, r4
 80041ae:	d109      	bne.n	80041c4 <__libc_init_array+0x24>
 80041b0:	4d0b      	ldr	r5, [pc, #44]	; (80041e0 <__libc_init_array+0x40>)
 80041b2:	4c0c      	ldr	r4, [pc, #48]	; (80041e4 <__libc_init_array+0x44>)
 80041b4:	f002 fe24 	bl	8006e00 <_init>
 80041b8:	1b64      	subs	r4, r4, r5
 80041ba:	10a4      	asrs	r4, r4, #2
 80041bc:	2600      	movs	r6, #0
 80041be:	42a6      	cmp	r6, r4
 80041c0:	d105      	bne.n	80041ce <__libc_init_array+0x2e>
 80041c2:	bd70      	pop	{r4, r5, r6, pc}
 80041c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80041c8:	4798      	blx	r3
 80041ca:	3601      	adds	r6, #1
 80041cc:	e7ee      	b.n	80041ac <__libc_init_array+0xc>
 80041ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80041d2:	4798      	blx	r3
 80041d4:	3601      	adds	r6, #1
 80041d6:	e7f2      	b.n	80041be <__libc_init_array+0x1e>
 80041d8:	08007254 	.word	0x08007254
 80041dc:	08007254 	.word	0x08007254
 80041e0:	08007254 	.word	0x08007254
 80041e4:	08007258 	.word	0x08007258

080041e8 <memset>:
 80041e8:	4402      	add	r2, r0
 80041ea:	4603      	mov	r3, r0
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d100      	bne.n	80041f2 <memset+0xa>
 80041f0:	4770      	bx	lr
 80041f2:	f803 1b01 	strb.w	r1, [r3], #1
 80041f6:	e7f9      	b.n	80041ec <memset+0x4>

080041f8 <__cvt>:
 80041f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041fa:	ed2d 8b02 	vpush	{d8}
 80041fe:	eeb0 8b40 	vmov.f64	d8, d0
 8004202:	b085      	sub	sp, #20
 8004204:	4617      	mov	r7, r2
 8004206:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004208:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800420a:	ee18 2a90 	vmov	r2, s17
 800420e:	f025 0520 	bic.w	r5, r5, #32
 8004212:	2a00      	cmp	r2, #0
 8004214:	bfb6      	itet	lt
 8004216:	222d      	movlt	r2, #45	; 0x2d
 8004218:	2200      	movge	r2, #0
 800421a:	eeb1 8b40 	vneglt.f64	d8, d0
 800421e:	2d46      	cmp	r5, #70	; 0x46
 8004220:	460c      	mov	r4, r1
 8004222:	701a      	strb	r2, [r3, #0]
 8004224:	d004      	beq.n	8004230 <__cvt+0x38>
 8004226:	2d45      	cmp	r5, #69	; 0x45
 8004228:	d100      	bne.n	800422c <__cvt+0x34>
 800422a:	3401      	adds	r4, #1
 800422c:	2102      	movs	r1, #2
 800422e:	e000      	b.n	8004232 <__cvt+0x3a>
 8004230:	2103      	movs	r1, #3
 8004232:	ab03      	add	r3, sp, #12
 8004234:	9301      	str	r3, [sp, #4]
 8004236:	ab02      	add	r3, sp, #8
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	4622      	mov	r2, r4
 800423c:	4633      	mov	r3, r6
 800423e:	eeb0 0b48 	vmov.f64	d0, d8
 8004242:	f000 fcc9 	bl	8004bd8 <_dtoa_r>
 8004246:	2d47      	cmp	r5, #71	; 0x47
 8004248:	d109      	bne.n	800425e <__cvt+0x66>
 800424a:	07fb      	lsls	r3, r7, #31
 800424c:	d407      	bmi.n	800425e <__cvt+0x66>
 800424e:	9b03      	ldr	r3, [sp, #12]
 8004250:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004252:	1a1b      	subs	r3, r3, r0
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	b005      	add	sp, #20
 8004258:	ecbd 8b02 	vpop	{d8}
 800425c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800425e:	2d46      	cmp	r5, #70	; 0x46
 8004260:	eb00 0204 	add.w	r2, r0, r4
 8004264:	d10c      	bne.n	8004280 <__cvt+0x88>
 8004266:	7803      	ldrb	r3, [r0, #0]
 8004268:	2b30      	cmp	r3, #48	; 0x30
 800426a:	d107      	bne.n	800427c <__cvt+0x84>
 800426c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004274:	bf1c      	itt	ne
 8004276:	f1c4 0401 	rsbne	r4, r4, #1
 800427a:	6034      	strne	r4, [r6, #0]
 800427c:	6833      	ldr	r3, [r6, #0]
 800427e:	441a      	add	r2, r3
 8004280:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004288:	bf08      	it	eq
 800428a:	9203      	streq	r2, [sp, #12]
 800428c:	2130      	movs	r1, #48	; 0x30
 800428e:	9b03      	ldr	r3, [sp, #12]
 8004290:	4293      	cmp	r3, r2
 8004292:	d2dc      	bcs.n	800424e <__cvt+0x56>
 8004294:	1c5c      	adds	r4, r3, #1
 8004296:	9403      	str	r4, [sp, #12]
 8004298:	7019      	strb	r1, [r3, #0]
 800429a:	e7f8      	b.n	800428e <__cvt+0x96>

0800429c <__exponent>:
 800429c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800429e:	4603      	mov	r3, r0
 80042a0:	2900      	cmp	r1, #0
 80042a2:	bfb8      	it	lt
 80042a4:	4249      	neglt	r1, r1
 80042a6:	f803 2b02 	strb.w	r2, [r3], #2
 80042aa:	bfb4      	ite	lt
 80042ac:	222d      	movlt	r2, #45	; 0x2d
 80042ae:	222b      	movge	r2, #43	; 0x2b
 80042b0:	2909      	cmp	r1, #9
 80042b2:	7042      	strb	r2, [r0, #1]
 80042b4:	dd2a      	ble.n	800430c <__exponent+0x70>
 80042b6:	f10d 0407 	add.w	r4, sp, #7
 80042ba:	46a4      	mov	ip, r4
 80042bc:	270a      	movs	r7, #10
 80042be:	46a6      	mov	lr, r4
 80042c0:	460a      	mov	r2, r1
 80042c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80042c6:	fb07 1516 	mls	r5, r7, r6, r1
 80042ca:	3530      	adds	r5, #48	; 0x30
 80042cc:	2a63      	cmp	r2, #99	; 0x63
 80042ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80042d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80042d6:	4631      	mov	r1, r6
 80042d8:	dcf1      	bgt.n	80042be <__exponent+0x22>
 80042da:	3130      	adds	r1, #48	; 0x30
 80042dc:	f1ae 0502 	sub.w	r5, lr, #2
 80042e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80042e4:	1c44      	adds	r4, r0, #1
 80042e6:	4629      	mov	r1, r5
 80042e8:	4561      	cmp	r1, ip
 80042ea:	d30a      	bcc.n	8004302 <__exponent+0x66>
 80042ec:	f10d 0209 	add.w	r2, sp, #9
 80042f0:	eba2 020e 	sub.w	r2, r2, lr
 80042f4:	4565      	cmp	r5, ip
 80042f6:	bf88      	it	hi
 80042f8:	2200      	movhi	r2, #0
 80042fa:	4413      	add	r3, r2
 80042fc:	1a18      	subs	r0, r3, r0
 80042fe:	b003      	add	sp, #12
 8004300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004302:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004306:	f804 2f01 	strb.w	r2, [r4, #1]!
 800430a:	e7ed      	b.n	80042e8 <__exponent+0x4c>
 800430c:	2330      	movs	r3, #48	; 0x30
 800430e:	3130      	adds	r1, #48	; 0x30
 8004310:	7083      	strb	r3, [r0, #2]
 8004312:	70c1      	strb	r1, [r0, #3]
 8004314:	1d03      	adds	r3, r0, #4
 8004316:	e7f1      	b.n	80042fc <__exponent+0x60>

08004318 <_printf_float>:
 8004318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800431c:	b08b      	sub	sp, #44	; 0x2c
 800431e:	460c      	mov	r4, r1
 8004320:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004324:	4616      	mov	r6, r2
 8004326:	461f      	mov	r7, r3
 8004328:	4605      	mov	r5, r0
 800432a:	f001 f9d7 	bl	80056dc <_localeconv_r>
 800432e:	f8d0 b000 	ldr.w	fp, [r0]
 8004332:	4658      	mov	r0, fp
 8004334:	f7fb ff84 	bl	8000240 <strlen>
 8004338:	2300      	movs	r3, #0
 800433a:	9308      	str	r3, [sp, #32]
 800433c:	f8d8 3000 	ldr.w	r3, [r8]
 8004340:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004344:	6822      	ldr	r2, [r4, #0]
 8004346:	3307      	adds	r3, #7
 8004348:	f023 0307 	bic.w	r3, r3, #7
 800434c:	f103 0108 	add.w	r1, r3, #8
 8004350:	f8c8 1000 	str.w	r1, [r8]
 8004354:	4682      	mov	sl, r0
 8004356:	e9d3 0100 	ldrd	r0, r1, [r3]
 800435a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800435e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80045c0 <_printf_float+0x2a8>
 8004362:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004366:	eeb0 6bc0 	vabs.f64	d6, d0
 800436a:	eeb4 6b47 	vcmp.f64	d6, d7
 800436e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004372:	dd24      	ble.n	80043be <_printf_float+0xa6>
 8004374:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437c:	d502      	bpl.n	8004384 <_printf_float+0x6c>
 800437e:	232d      	movs	r3, #45	; 0x2d
 8004380:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004384:	4b90      	ldr	r3, [pc, #576]	; (80045c8 <_printf_float+0x2b0>)
 8004386:	4891      	ldr	r0, [pc, #580]	; (80045cc <_printf_float+0x2b4>)
 8004388:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800438c:	bf94      	ite	ls
 800438e:	4698      	movls	r8, r3
 8004390:	4680      	movhi	r8, r0
 8004392:	2303      	movs	r3, #3
 8004394:	6123      	str	r3, [r4, #16]
 8004396:	f022 0204 	bic.w	r2, r2, #4
 800439a:	2300      	movs	r3, #0
 800439c:	6022      	str	r2, [r4, #0]
 800439e:	9304      	str	r3, [sp, #16]
 80043a0:	9700      	str	r7, [sp, #0]
 80043a2:	4633      	mov	r3, r6
 80043a4:	aa09      	add	r2, sp, #36	; 0x24
 80043a6:	4621      	mov	r1, r4
 80043a8:	4628      	mov	r0, r5
 80043aa:	f000 f9d3 	bl	8004754 <_printf_common>
 80043ae:	3001      	adds	r0, #1
 80043b0:	f040 808a 	bne.w	80044c8 <_printf_float+0x1b0>
 80043b4:	f04f 30ff 	mov.w	r0, #4294967295
 80043b8:	b00b      	add	sp, #44	; 0x2c
 80043ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043be:	eeb4 0b40 	vcmp.f64	d0, d0
 80043c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c6:	d709      	bvc.n	80043dc <_printf_float+0xc4>
 80043c8:	ee10 3a90 	vmov	r3, s1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	bfbc      	itt	lt
 80043d0:	232d      	movlt	r3, #45	; 0x2d
 80043d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80043d6:	487e      	ldr	r0, [pc, #504]	; (80045d0 <_printf_float+0x2b8>)
 80043d8:	4b7e      	ldr	r3, [pc, #504]	; (80045d4 <_printf_float+0x2bc>)
 80043da:	e7d5      	b.n	8004388 <_printf_float+0x70>
 80043dc:	6863      	ldr	r3, [r4, #4]
 80043de:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80043e2:	9104      	str	r1, [sp, #16]
 80043e4:	1c59      	adds	r1, r3, #1
 80043e6:	d13c      	bne.n	8004462 <_printf_float+0x14a>
 80043e8:	2306      	movs	r3, #6
 80043ea:	6063      	str	r3, [r4, #4]
 80043ec:	2300      	movs	r3, #0
 80043ee:	9303      	str	r3, [sp, #12]
 80043f0:	ab08      	add	r3, sp, #32
 80043f2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80043f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043fa:	ab07      	add	r3, sp, #28
 80043fc:	6861      	ldr	r1, [r4, #4]
 80043fe:	9300      	str	r3, [sp, #0]
 8004400:	6022      	str	r2, [r4, #0]
 8004402:	f10d 031b 	add.w	r3, sp, #27
 8004406:	4628      	mov	r0, r5
 8004408:	f7ff fef6 	bl	80041f8 <__cvt>
 800440c:	9b04      	ldr	r3, [sp, #16]
 800440e:	9907      	ldr	r1, [sp, #28]
 8004410:	2b47      	cmp	r3, #71	; 0x47
 8004412:	4680      	mov	r8, r0
 8004414:	d108      	bne.n	8004428 <_printf_float+0x110>
 8004416:	1cc8      	adds	r0, r1, #3
 8004418:	db02      	blt.n	8004420 <_printf_float+0x108>
 800441a:	6863      	ldr	r3, [r4, #4]
 800441c:	4299      	cmp	r1, r3
 800441e:	dd41      	ble.n	80044a4 <_printf_float+0x18c>
 8004420:	f1a9 0902 	sub.w	r9, r9, #2
 8004424:	fa5f f989 	uxtb.w	r9, r9
 8004428:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800442c:	d820      	bhi.n	8004470 <_printf_float+0x158>
 800442e:	3901      	subs	r1, #1
 8004430:	464a      	mov	r2, r9
 8004432:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004436:	9107      	str	r1, [sp, #28]
 8004438:	f7ff ff30 	bl	800429c <__exponent>
 800443c:	9a08      	ldr	r2, [sp, #32]
 800443e:	9004      	str	r0, [sp, #16]
 8004440:	1813      	adds	r3, r2, r0
 8004442:	2a01      	cmp	r2, #1
 8004444:	6123      	str	r3, [r4, #16]
 8004446:	dc02      	bgt.n	800444e <_printf_float+0x136>
 8004448:	6822      	ldr	r2, [r4, #0]
 800444a:	07d2      	lsls	r2, r2, #31
 800444c:	d501      	bpl.n	8004452 <_printf_float+0x13a>
 800444e:	3301      	adds	r3, #1
 8004450:	6123      	str	r3, [r4, #16]
 8004452:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d0a2      	beq.n	80043a0 <_printf_float+0x88>
 800445a:	232d      	movs	r3, #45	; 0x2d
 800445c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004460:	e79e      	b.n	80043a0 <_printf_float+0x88>
 8004462:	9904      	ldr	r1, [sp, #16]
 8004464:	2947      	cmp	r1, #71	; 0x47
 8004466:	d1c1      	bne.n	80043ec <_printf_float+0xd4>
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1bf      	bne.n	80043ec <_printf_float+0xd4>
 800446c:	2301      	movs	r3, #1
 800446e:	e7bc      	b.n	80043ea <_printf_float+0xd2>
 8004470:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004474:	d118      	bne.n	80044a8 <_printf_float+0x190>
 8004476:	2900      	cmp	r1, #0
 8004478:	6863      	ldr	r3, [r4, #4]
 800447a:	dd0b      	ble.n	8004494 <_printf_float+0x17c>
 800447c:	6121      	str	r1, [r4, #16]
 800447e:	b913      	cbnz	r3, 8004486 <_printf_float+0x16e>
 8004480:	6822      	ldr	r2, [r4, #0]
 8004482:	07d0      	lsls	r0, r2, #31
 8004484:	d502      	bpl.n	800448c <_printf_float+0x174>
 8004486:	3301      	adds	r3, #1
 8004488:	440b      	add	r3, r1
 800448a:	6123      	str	r3, [r4, #16]
 800448c:	2300      	movs	r3, #0
 800448e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004490:	9304      	str	r3, [sp, #16]
 8004492:	e7de      	b.n	8004452 <_printf_float+0x13a>
 8004494:	b913      	cbnz	r3, 800449c <_printf_float+0x184>
 8004496:	6822      	ldr	r2, [r4, #0]
 8004498:	07d2      	lsls	r2, r2, #31
 800449a:	d501      	bpl.n	80044a0 <_printf_float+0x188>
 800449c:	3302      	adds	r3, #2
 800449e:	e7f4      	b.n	800448a <_printf_float+0x172>
 80044a0:	2301      	movs	r3, #1
 80044a2:	e7f2      	b.n	800448a <_printf_float+0x172>
 80044a4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80044a8:	9b08      	ldr	r3, [sp, #32]
 80044aa:	4299      	cmp	r1, r3
 80044ac:	db05      	blt.n	80044ba <_printf_float+0x1a2>
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	6121      	str	r1, [r4, #16]
 80044b2:	07d8      	lsls	r0, r3, #31
 80044b4:	d5ea      	bpl.n	800448c <_printf_float+0x174>
 80044b6:	1c4b      	adds	r3, r1, #1
 80044b8:	e7e7      	b.n	800448a <_printf_float+0x172>
 80044ba:	2900      	cmp	r1, #0
 80044bc:	bfd4      	ite	le
 80044be:	f1c1 0202 	rsble	r2, r1, #2
 80044c2:	2201      	movgt	r2, #1
 80044c4:	4413      	add	r3, r2
 80044c6:	e7e0      	b.n	800448a <_printf_float+0x172>
 80044c8:	6823      	ldr	r3, [r4, #0]
 80044ca:	055a      	lsls	r2, r3, #21
 80044cc:	d407      	bmi.n	80044de <_printf_float+0x1c6>
 80044ce:	6923      	ldr	r3, [r4, #16]
 80044d0:	4642      	mov	r2, r8
 80044d2:	4631      	mov	r1, r6
 80044d4:	4628      	mov	r0, r5
 80044d6:	47b8      	blx	r7
 80044d8:	3001      	adds	r0, #1
 80044da:	d12a      	bne.n	8004532 <_printf_float+0x21a>
 80044dc:	e76a      	b.n	80043b4 <_printf_float+0x9c>
 80044de:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80044e2:	f240 80e2 	bls.w	80046aa <_printf_float+0x392>
 80044e6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80044ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80044ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044f2:	d133      	bne.n	800455c <_printf_float+0x244>
 80044f4:	4a38      	ldr	r2, [pc, #224]	; (80045d8 <_printf_float+0x2c0>)
 80044f6:	2301      	movs	r3, #1
 80044f8:	4631      	mov	r1, r6
 80044fa:	4628      	mov	r0, r5
 80044fc:	47b8      	blx	r7
 80044fe:	3001      	adds	r0, #1
 8004500:	f43f af58 	beq.w	80043b4 <_printf_float+0x9c>
 8004504:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004508:	429a      	cmp	r2, r3
 800450a:	db02      	blt.n	8004512 <_printf_float+0x1fa>
 800450c:	6823      	ldr	r3, [r4, #0]
 800450e:	07d8      	lsls	r0, r3, #31
 8004510:	d50f      	bpl.n	8004532 <_printf_float+0x21a>
 8004512:	4653      	mov	r3, sl
 8004514:	465a      	mov	r2, fp
 8004516:	4631      	mov	r1, r6
 8004518:	4628      	mov	r0, r5
 800451a:	47b8      	blx	r7
 800451c:	3001      	adds	r0, #1
 800451e:	f43f af49 	beq.w	80043b4 <_printf_float+0x9c>
 8004522:	f04f 0800 	mov.w	r8, #0
 8004526:	f104 091a 	add.w	r9, r4, #26
 800452a:	9b08      	ldr	r3, [sp, #32]
 800452c:	3b01      	subs	r3, #1
 800452e:	4543      	cmp	r3, r8
 8004530:	dc09      	bgt.n	8004546 <_printf_float+0x22e>
 8004532:	6823      	ldr	r3, [r4, #0]
 8004534:	079b      	lsls	r3, r3, #30
 8004536:	f100 8108 	bmi.w	800474a <_printf_float+0x432>
 800453a:	68e0      	ldr	r0, [r4, #12]
 800453c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800453e:	4298      	cmp	r0, r3
 8004540:	bfb8      	it	lt
 8004542:	4618      	movlt	r0, r3
 8004544:	e738      	b.n	80043b8 <_printf_float+0xa0>
 8004546:	2301      	movs	r3, #1
 8004548:	464a      	mov	r2, r9
 800454a:	4631      	mov	r1, r6
 800454c:	4628      	mov	r0, r5
 800454e:	47b8      	blx	r7
 8004550:	3001      	adds	r0, #1
 8004552:	f43f af2f 	beq.w	80043b4 <_printf_float+0x9c>
 8004556:	f108 0801 	add.w	r8, r8, #1
 800455a:	e7e6      	b.n	800452a <_printf_float+0x212>
 800455c:	9b07      	ldr	r3, [sp, #28]
 800455e:	2b00      	cmp	r3, #0
 8004560:	dc3c      	bgt.n	80045dc <_printf_float+0x2c4>
 8004562:	4a1d      	ldr	r2, [pc, #116]	; (80045d8 <_printf_float+0x2c0>)
 8004564:	2301      	movs	r3, #1
 8004566:	4631      	mov	r1, r6
 8004568:	4628      	mov	r0, r5
 800456a:	47b8      	blx	r7
 800456c:	3001      	adds	r0, #1
 800456e:	f43f af21 	beq.w	80043b4 <_printf_float+0x9c>
 8004572:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004576:	4313      	orrs	r3, r2
 8004578:	d102      	bne.n	8004580 <_printf_float+0x268>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	07d9      	lsls	r1, r3, #31
 800457e:	d5d8      	bpl.n	8004532 <_printf_float+0x21a>
 8004580:	4653      	mov	r3, sl
 8004582:	465a      	mov	r2, fp
 8004584:	4631      	mov	r1, r6
 8004586:	4628      	mov	r0, r5
 8004588:	47b8      	blx	r7
 800458a:	3001      	adds	r0, #1
 800458c:	f43f af12 	beq.w	80043b4 <_printf_float+0x9c>
 8004590:	f04f 0900 	mov.w	r9, #0
 8004594:	f104 0a1a 	add.w	sl, r4, #26
 8004598:	9b07      	ldr	r3, [sp, #28]
 800459a:	425b      	negs	r3, r3
 800459c:	454b      	cmp	r3, r9
 800459e:	dc01      	bgt.n	80045a4 <_printf_float+0x28c>
 80045a0:	9b08      	ldr	r3, [sp, #32]
 80045a2:	e795      	b.n	80044d0 <_printf_float+0x1b8>
 80045a4:	2301      	movs	r3, #1
 80045a6:	4652      	mov	r2, sl
 80045a8:	4631      	mov	r1, r6
 80045aa:	4628      	mov	r0, r5
 80045ac:	47b8      	blx	r7
 80045ae:	3001      	adds	r0, #1
 80045b0:	f43f af00 	beq.w	80043b4 <_printf_float+0x9c>
 80045b4:	f109 0901 	add.w	r9, r9, #1
 80045b8:	e7ee      	b.n	8004598 <_printf_float+0x280>
 80045ba:	bf00      	nop
 80045bc:	f3af 8000 	nop.w
 80045c0:	ffffffff 	.word	0xffffffff
 80045c4:	7fefffff 	.word	0x7fefffff
 80045c8:	08006e70 	.word	0x08006e70
 80045cc:	08006e74 	.word	0x08006e74
 80045d0:	08006e7c 	.word	0x08006e7c
 80045d4:	08006e78 	.word	0x08006e78
 80045d8:	08006e80 	.word	0x08006e80
 80045dc:	9a08      	ldr	r2, [sp, #32]
 80045de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045e0:	429a      	cmp	r2, r3
 80045e2:	bfa8      	it	ge
 80045e4:	461a      	movge	r2, r3
 80045e6:	2a00      	cmp	r2, #0
 80045e8:	4691      	mov	r9, r2
 80045ea:	dc38      	bgt.n	800465e <_printf_float+0x346>
 80045ec:	2300      	movs	r3, #0
 80045ee:	9305      	str	r3, [sp, #20]
 80045f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045f4:	f104 021a 	add.w	r2, r4, #26
 80045f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045fa:	9905      	ldr	r1, [sp, #20]
 80045fc:	9304      	str	r3, [sp, #16]
 80045fe:	eba3 0309 	sub.w	r3, r3, r9
 8004602:	428b      	cmp	r3, r1
 8004604:	dc33      	bgt.n	800466e <_printf_float+0x356>
 8004606:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800460a:	429a      	cmp	r2, r3
 800460c:	db3c      	blt.n	8004688 <_printf_float+0x370>
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	07da      	lsls	r2, r3, #31
 8004612:	d439      	bmi.n	8004688 <_printf_float+0x370>
 8004614:	9a08      	ldr	r2, [sp, #32]
 8004616:	9b04      	ldr	r3, [sp, #16]
 8004618:	9907      	ldr	r1, [sp, #28]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	eba2 0901 	sub.w	r9, r2, r1
 8004620:	4599      	cmp	r9, r3
 8004622:	bfa8      	it	ge
 8004624:	4699      	movge	r9, r3
 8004626:	f1b9 0f00 	cmp.w	r9, #0
 800462a:	dc35      	bgt.n	8004698 <_printf_float+0x380>
 800462c:	f04f 0800 	mov.w	r8, #0
 8004630:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004634:	f104 0a1a 	add.w	sl, r4, #26
 8004638:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	eba3 0309 	sub.w	r3, r3, r9
 8004642:	4543      	cmp	r3, r8
 8004644:	f77f af75 	ble.w	8004532 <_printf_float+0x21a>
 8004648:	2301      	movs	r3, #1
 800464a:	4652      	mov	r2, sl
 800464c:	4631      	mov	r1, r6
 800464e:	4628      	mov	r0, r5
 8004650:	47b8      	blx	r7
 8004652:	3001      	adds	r0, #1
 8004654:	f43f aeae 	beq.w	80043b4 <_printf_float+0x9c>
 8004658:	f108 0801 	add.w	r8, r8, #1
 800465c:	e7ec      	b.n	8004638 <_printf_float+0x320>
 800465e:	4613      	mov	r3, r2
 8004660:	4631      	mov	r1, r6
 8004662:	4642      	mov	r2, r8
 8004664:	4628      	mov	r0, r5
 8004666:	47b8      	blx	r7
 8004668:	3001      	adds	r0, #1
 800466a:	d1bf      	bne.n	80045ec <_printf_float+0x2d4>
 800466c:	e6a2      	b.n	80043b4 <_printf_float+0x9c>
 800466e:	2301      	movs	r3, #1
 8004670:	4631      	mov	r1, r6
 8004672:	4628      	mov	r0, r5
 8004674:	9204      	str	r2, [sp, #16]
 8004676:	47b8      	blx	r7
 8004678:	3001      	adds	r0, #1
 800467a:	f43f ae9b 	beq.w	80043b4 <_printf_float+0x9c>
 800467e:	9b05      	ldr	r3, [sp, #20]
 8004680:	9a04      	ldr	r2, [sp, #16]
 8004682:	3301      	adds	r3, #1
 8004684:	9305      	str	r3, [sp, #20]
 8004686:	e7b7      	b.n	80045f8 <_printf_float+0x2e0>
 8004688:	4653      	mov	r3, sl
 800468a:	465a      	mov	r2, fp
 800468c:	4631      	mov	r1, r6
 800468e:	4628      	mov	r0, r5
 8004690:	47b8      	blx	r7
 8004692:	3001      	adds	r0, #1
 8004694:	d1be      	bne.n	8004614 <_printf_float+0x2fc>
 8004696:	e68d      	b.n	80043b4 <_printf_float+0x9c>
 8004698:	9a04      	ldr	r2, [sp, #16]
 800469a:	464b      	mov	r3, r9
 800469c:	4442      	add	r2, r8
 800469e:	4631      	mov	r1, r6
 80046a0:	4628      	mov	r0, r5
 80046a2:	47b8      	blx	r7
 80046a4:	3001      	adds	r0, #1
 80046a6:	d1c1      	bne.n	800462c <_printf_float+0x314>
 80046a8:	e684      	b.n	80043b4 <_printf_float+0x9c>
 80046aa:	9a08      	ldr	r2, [sp, #32]
 80046ac:	2a01      	cmp	r2, #1
 80046ae:	dc01      	bgt.n	80046b4 <_printf_float+0x39c>
 80046b0:	07db      	lsls	r3, r3, #31
 80046b2:	d537      	bpl.n	8004724 <_printf_float+0x40c>
 80046b4:	2301      	movs	r3, #1
 80046b6:	4642      	mov	r2, r8
 80046b8:	4631      	mov	r1, r6
 80046ba:	4628      	mov	r0, r5
 80046bc:	47b8      	blx	r7
 80046be:	3001      	adds	r0, #1
 80046c0:	f43f ae78 	beq.w	80043b4 <_printf_float+0x9c>
 80046c4:	4653      	mov	r3, sl
 80046c6:	465a      	mov	r2, fp
 80046c8:	4631      	mov	r1, r6
 80046ca:	4628      	mov	r0, r5
 80046cc:	47b8      	blx	r7
 80046ce:	3001      	adds	r0, #1
 80046d0:	f43f ae70 	beq.w	80043b4 <_printf_float+0x9c>
 80046d4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80046d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80046dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e0:	d01b      	beq.n	800471a <_printf_float+0x402>
 80046e2:	9b08      	ldr	r3, [sp, #32]
 80046e4:	f108 0201 	add.w	r2, r8, #1
 80046e8:	3b01      	subs	r3, #1
 80046ea:	4631      	mov	r1, r6
 80046ec:	4628      	mov	r0, r5
 80046ee:	47b8      	blx	r7
 80046f0:	3001      	adds	r0, #1
 80046f2:	d10e      	bne.n	8004712 <_printf_float+0x3fa>
 80046f4:	e65e      	b.n	80043b4 <_printf_float+0x9c>
 80046f6:	2301      	movs	r3, #1
 80046f8:	464a      	mov	r2, r9
 80046fa:	4631      	mov	r1, r6
 80046fc:	4628      	mov	r0, r5
 80046fe:	47b8      	blx	r7
 8004700:	3001      	adds	r0, #1
 8004702:	f43f ae57 	beq.w	80043b4 <_printf_float+0x9c>
 8004706:	f108 0801 	add.w	r8, r8, #1
 800470a:	9b08      	ldr	r3, [sp, #32]
 800470c:	3b01      	subs	r3, #1
 800470e:	4543      	cmp	r3, r8
 8004710:	dcf1      	bgt.n	80046f6 <_printf_float+0x3de>
 8004712:	9b04      	ldr	r3, [sp, #16]
 8004714:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004718:	e6db      	b.n	80044d2 <_printf_float+0x1ba>
 800471a:	f04f 0800 	mov.w	r8, #0
 800471e:	f104 091a 	add.w	r9, r4, #26
 8004722:	e7f2      	b.n	800470a <_printf_float+0x3f2>
 8004724:	2301      	movs	r3, #1
 8004726:	4642      	mov	r2, r8
 8004728:	e7df      	b.n	80046ea <_printf_float+0x3d2>
 800472a:	2301      	movs	r3, #1
 800472c:	464a      	mov	r2, r9
 800472e:	4631      	mov	r1, r6
 8004730:	4628      	mov	r0, r5
 8004732:	47b8      	blx	r7
 8004734:	3001      	adds	r0, #1
 8004736:	f43f ae3d 	beq.w	80043b4 <_printf_float+0x9c>
 800473a:	f108 0801 	add.w	r8, r8, #1
 800473e:	68e3      	ldr	r3, [r4, #12]
 8004740:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004742:	1a5b      	subs	r3, r3, r1
 8004744:	4543      	cmp	r3, r8
 8004746:	dcf0      	bgt.n	800472a <_printf_float+0x412>
 8004748:	e6f7      	b.n	800453a <_printf_float+0x222>
 800474a:	f04f 0800 	mov.w	r8, #0
 800474e:	f104 0919 	add.w	r9, r4, #25
 8004752:	e7f4      	b.n	800473e <_printf_float+0x426>

08004754 <_printf_common>:
 8004754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004758:	4616      	mov	r6, r2
 800475a:	4699      	mov	r9, r3
 800475c:	688a      	ldr	r2, [r1, #8]
 800475e:	690b      	ldr	r3, [r1, #16]
 8004760:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004764:	4293      	cmp	r3, r2
 8004766:	bfb8      	it	lt
 8004768:	4613      	movlt	r3, r2
 800476a:	6033      	str	r3, [r6, #0]
 800476c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004770:	4607      	mov	r7, r0
 8004772:	460c      	mov	r4, r1
 8004774:	b10a      	cbz	r2, 800477a <_printf_common+0x26>
 8004776:	3301      	adds	r3, #1
 8004778:	6033      	str	r3, [r6, #0]
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	0699      	lsls	r1, r3, #26
 800477e:	bf42      	ittt	mi
 8004780:	6833      	ldrmi	r3, [r6, #0]
 8004782:	3302      	addmi	r3, #2
 8004784:	6033      	strmi	r3, [r6, #0]
 8004786:	6825      	ldr	r5, [r4, #0]
 8004788:	f015 0506 	ands.w	r5, r5, #6
 800478c:	d106      	bne.n	800479c <_printf_common+0x48>
 800478e:	f104 0a19 	add.w	sl, r4, #25
 8004792:	68e3      	ldr	r3, [r4, #12]
 8004794:	6832      	ldr	r2, [r6, #0]
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	42ab      	cmp	r3, r5
 800479a:	dc26      	bgt.n	80047ea <_printf_common+0x96>
 800479c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047a0:	1e13      	subs	r3, r2, #0
 80047a2:	6822      	ldr	r2, [r4, #0]
 80047a4:	bf18      	it	ne
 80047a6:	2301      	movne	r3, #1
 80047a8:	0692      	lsls	r2, r2, #26
 80047aa:	d42b      	bmi.n	8004804 <_printf_common+0xb0>
 80047ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047b0:	4649      	mov	r1, r9
 80047b2:	4638      	mov	r0, r7
 80047b4:	47c0      	blx	r8
 80047b6:	3001      	adds	r0, #1
 80047b8:	d01e      	beq.n	80047f8 <_printf_common+0xa4>
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	68e5      	ldr	r5, [r4, #12]
 80047be:	6832      	ldr	r2, [r6, #0]
 80047c0:	f003 0306 	and.w	r3, r3, #6
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	bf08      	it	eq
 80047c8:	1aad      	subeq	r5, r5, r2
 80047ca:	68a3      	ldr	r3, [r4, #8]
 80047cc:	6922      	ldr	r2, [r4, #16]
 80047ce:	bf0c      	ite	eq
 80047d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047d4:	2500      	movne	r5, #0
 80047d6:	4293      	cmp	r3, r2
 80047d8:	bfc4      	itt	gt
 80047da:	1a9b      	subgt	r3, r3, r2
 80047dc:	18ed      	addgt	r5, r5, r3
 80047de:	2600      	movs	r6, #0
 80047e0:	341a      	adds	r4, #26
 80047e2:	42b5      	cmp	r5, r6
 80047e4:	d11a      	bne.n	800481c <_printf_common+0xc8>
 80047e6:	2000      	movs	r0, #0
 80047e8:	e008      	b.n	80047fc <_printf_common+0xa8>
 80047ea:	2301      	movs	r3, #1
 80047ec:	4652      	mov	r2, sl
 80047ee:	4649      	mov	r1, r9
 80047f0:	4638      	mov	r0, r7
 80047f2:	47c0      	blx	r8
 80047f4:	3001      	adds	r0, #1
 80047f6:	d103      	bne.n	8004800 <_printf_common+0xac>
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004800:	3501      	adds	r5, #1
 8004802:	e7c6      	b.n	8004792 <_printf_common+0x3e>
 8004804:	18e1      	adds	r1, r4, r3
 8004806:	1c5a      	adds	r2, r3, #1
 8004808:	2030      	movs	r0, #48	; 0x30
 800480a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800480e:	4422      	add	r2, r4
 8004810:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004814:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004818:	3302      	adds	r3, #2
 800481a:	e7c7      	b.n	80047ac <_printf_common+0x58>
 800481c:	2301      	movs	r3, #1
 800481e:	4622      	mov	r2, r4
 8004820:	4649      	mov	r1, r9
 8004822:	4638      	mov	r0, r7
 8004824:	47c0      	blx	r8
 8004826:	3001      	adds	r0, #1
 8004828:	d0e6      	beq.n	80047f8 <_printf_common+0xa4>
 800482a:	3601      	adds	r6, #1
 800482c:	e7d9      	b.n	80047e2 <_printf_common+0x8e>
	...

08004830 <_printf_i>:
 8004830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004834:	460c      	mov	r4, r1
 8004836:	4691      	mov	r9, r2
 8004838:	7e27      	ldrb	r7, [r4, #24]
 800483a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800483c:	2f78      	cmp	r7, #120	; 0x78
 800483e:	4680      	mov	r8, r0
 8004840:	469a      	mov	sl, r3
 8004842:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004846:	d807      	bhi.n	8004858 <_printf_i+0x28>
 8004848:	2f62      	cmp	r7, #98	; 0x62
 800484a:	d80a      	bhi.n	8004862 <_printf_i+0x32>
 800484c:	2f00      	cmp	r7, #0
 800484e:	f000 80d8 	beq.w	8004a02 <_printf_i+0x1d2>
 8004852:	2f58      	cmp	r7, #88	; 0x58
 8004854:	f000 80a3 	beq.w	800499e <_printf_i+0x16e>
 8004858:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800485c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004860:	e03a      	b.n	80048d8 <_printf_i+0xa8>
 8004862:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004866:	2b15      	cmp	r3, #21
 8004868:	d8f6      	bhi.n	8004858 <_printf_i+0x28>
 800486a:	a001      	add	r0, pc, #4	; (adr r0, 8004870 <_printf_i+0x40>)
 800486c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004870:	080048c9 	.word	0x080048c9
 8004874:	080048dd 	.word	0x080048dd
 8004878:	08004859 	.word	0x08004859
 800487c:	08004859 	.word	0x08004859
 8004880:	08004859 	.word	0x08004859
 8004884:	08004859 	.word	0x08004859
 8004888:	080048dd 	.word	0x080048dd
 800488c:	08004859 	.word	0x08004859
 8004890:	08004859 	.word	0x08004859
 8004894:	08004859 	.word	0x08004859
 8004898:	08004859 	.word	0x08004859
 800489c:	080049e9 	.word	0x080049e9
 80048a0:	0800490d 	.word	0x0800490d
 80048a4:	080049cb 	.word	0x080049cb
 80048a8:	08004859 	.word	0x08004859
 80048ac:	08004859 	.word	0x08004859
 80048b0:	08004a0b 	.word	0x08004a0b
 80048b4:	08004859 	.word	0x08004859
 80048b8:	0800490d 	.word	0x0800490d
 80048bc:	08004859 	.word	0x08004859
 80048c0:	08004859 	.word	0x08004859
 80048c4:	080049d3 	.word	0x080049d3
 80048c8:	680b      	ldr	r3, [r1, #0]
 80048ca:	1d1a      	adds	r2, r3, #4
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	600a      	str	r2, [r1, #0]
 80048d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80048d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048d8:	2301      	movs	r3, #1
 80048da:	e0a3      	b.n	8004a24 <_printf_i+0x1f4>
 80048dc:	6825      	ldr	r5, [r4, #0]
 80048de:	6808      	ldr	r0, [r1, #0]
 80048e0:	062e      	lsls	r6, r5, #24
 80048e2:	f100 0304 	add.w	r3, r0, #4
 80048e6:	d50a      	bpl.n	80048fe <_printf_i+0xce>
 80048e8:	6805      	ldr	r5, [r0, #0]
 80048ea:	600b      	str	r3, [r1, #0]
 80048ec:	2d00      	cmp	r5, #0
 80048ee:	da03      	bge.n	80048f8 <_printf_i+0xc8>
 80048f0:	232d      	movs	r3, #45	; 0x2d
 80048f2:	426d      	negs	r5, r5
 80048f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048f8:	485e      	ldr	r0, [pc, #376]	; (8004a74 <_printf_i+0x244>)
 80048fa:	230a      	movs	r3, #10
 80048fc:	e019      	b.n	8004932 <_printf_i+0x102>
 80048fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004902:	6805      	ldr	r5, [r0, #0]
 8004904:	600b      	str	r3, [r1, #0]
 8004906:	bf18      	it	ne
 8004908:	b22d      	sxthne	r5, r5
 800490a:	e7ef      	b.n	80048ec <_printf_i+0xbc>
 800490c:	680b      	ldr	r3, [r1, #0]
 800490e:	6825      	ldr	r5, [r4, #0]
 8004910:	1d18      	adds	r0, r3, #4
 8004912:	6008      	str	r0, [r1, #0]
 8004914:	0628      	lsls	r0, r5, #24
 8004916:	d501      	bpl.n	800491c <_printf_i+0xec>
 8004918:	681d      	ldr	r5, [r3, #0]
 800491a:	e002      	b.n	8004922 <_printf_i+0xf2>
 800491c:	0669      	lsls	r1, r5, #25
 800491e:	d5fb      	bpl.n	8004918 <_printf_i+0xe8>
 8004920:	881d      	ldrh	r5, [r3, #0]
 8004922:	4854      	ldr	r0, [pc, #336]	; (8004a74 <_printf_i+0x244>)
 8004924:	2f6f      	cmp	r7, #111	; 0x6f
 8004926:	bf0c      	ite	eq
 8004928:	2308      	moveq	r3, #8
 800492a:	230a      	movne	r3, #10
 800492c:	2100      	movs	r1, #0
 800492e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004932:	6866      	ldr	r6, [r4, #4]
 8004934:	60a6      	str	r6, [r4, #8]
 8004936:	2e00      	cmp	r6, #0
 8004938:	bfa2      	ittt	ge
 800493a:	6821      	ldrge	r1, [r4, #0]
 800493c:	f021 0104 	bicge.w	r1, r1, #4
 8004940:	6021      	strge	r1, [r4, #0]
 8004942:	b90d      	cbnz	r5, 8004948 <_printf_i+0x118>
 8004944:	2e00      	cmp	r6, #0
 8004946:	d04d      	beq.n	80049e4 <_printf_i+0x1b4>
 8004948:	4616      	mov	r6, r2
 800494a:	fbb5 f1f3 	udiv	r1, r5, r3
 800494e:	fb03 5711 	mls	r7, r3, r1, r5
 8004952:	5dc7      	ldrb	r7, [r0, r7]
 8004954:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004958:	462f      	mov	r7, r5
 800495a:	42bb      	cmp	r3, r7
 800495c:	460d      	mov	r5, r1
 800495e:	d9f4      	bls.n	800494a <_printf_i+0x11a>
 8004960:	2b08      	cmp	r3, #8
 8004962:	d10b      	bne.n	800497c <_printf_i+0x14c>
 8004964:	6823      	ldr	r3, [r4, #0]
 8004966:	07df      	lsls	r7, r3, #31
 8004968:	d508      	bpl.n	800497c <_printf_i+0x14c>
 800496a:	6923      	ldr	r3, [r4, #16]
 800496c:	6861      	ldr	r1, [r4, #4]
 800496e:	4299      	cmp	r1, r3
 8004970:	bfde      	ittt	le
 8004972:	2330      	movle	r3, #48	; 0x30
 8004974:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004978:	f106 36ff 	addle.w	r6, r6, #4294967295
 800497c:	1b92      	subs	r2, r2, r6
 800497e:	6122      	str	r2, [r4, #16]
 8004980:	f8cd a000 	str.w	sl, [sp]
 8004984:	464b      	mov	r3, r9
 8004986:	aa03      	add	r2, sp, #12
 8004988:	4621      	mov	r1, r4
 800498a:	4640      	mov	r0, r8
 800498c:	f7ff fee2 	bl	8004754 <_printf_common>
 8004990:	3001      	adds	r0, #1
 8004992:	d14c      	bne.n	8004a2e <_printf_i+0x1fe>
 8004994:	f04f 30ff 	mov.w	r0, #4294967295
 8004998:	b004      	add	sp, #16
 800499a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800499e:	4835      	ldr	r0, [pc, #212]	; (8004a74 <_printf_i+0x244>)
 80049a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	680e      	ldr	r6, [r1, #0]
 80049a8:	061f      	lsls	r7, r3, #24
 80049aa:	f856 5b04 	ldr.w	r5, [r6], #4
 80049ae:	600e      	str	r6, [r1, #0]
 80049b0:	d514      	bpl.n	80049dc <_printf_i+0x1ac>
 80049b2:	07d9      	lsls	r1, r3, #31
 80049b4:	bf44      	itt	mi
 80049b6:	f043 0320 	orrmi.w	r3, r3, #32
 80049ba:	6023      	strmi	r3, [r4, #0]
 80049bc:	b91d      	cbnz	r5, 80049c6 <_printf_i+0x196>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	f023 0320 	bic.w	r3, r3, #32
 80049c4:	6023      	str	r3, [r4, #0]
 80049c6:	2310      	movs	r3, #16
 80049c8:	e7b0      	b.n	800492c <_printf_i+0xfc>
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	f043 0320 	orr.w	r3, r3, #32
 80049d0:	6023      	str	r3, [r4, #0]
 80049d2:	2378      	movs	r3, #120	; 0x78
 80049d4:	4828      	ldr	r0, [pc, #160]	; (8004a78 <_printf_i+0x248>)
 80049d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049da:	e7e3      	b.n	80049a4 <_printf_i+0x174>
 80049dc:	065e      	lsls	r6, r3, #25
 80049de:	bf48      	it	mi
 80049e0:	b2ad      	uxthmi	r5, r5
 80049e2:	e7e6      	b.n	80049b2 <_printf_i+0x182>
 80049e4:	4616      	mov	r6, r2
 80049e6:	e7bb      	b.n	8004960 <_printf_i+0x130>
 80049e8:	680b      	ldr	r3, [r1, #0]
 80049ea:	6826      	ldr	r6, [r4, #0]
 80049ec:	6960      	ldr	r0, [r4, #20]
 80049ee:	1d1d      	adds	r5, r3, #4
 80049f0:	600d      	str	r5, [r1, #0]
 80049f2:	0635      	lsls	r5, r6, #24
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	d501      	bpl.n	80049fc <_printf_i+0x1cc>
 80049f8:	6018      	str	r0, [r3, #0]
 80049fa:	e002      	b.n	8004a02 <_printf_i+0x1d2>
 80049fc:	0671      	lsls	r1, r6, #25
 80049fe:	d5fb      	bpl.n	80049f8 <_printf_i+0x1c8>
 8004a00:	8018      	strh	r0, [r3, #0]
 8004a02:	2300      	movs	r3, #0
 8004a04:	6123      	str	r3, [r4, #16]
 8004a06:	4616      	mov	r6, r2
 8004a08:	e7ba      	b.n	8004980 <_printf_i+0x150>
 8004a0a:	680b      	ldr	r3, [r1, #0]
 8004a0c:	1d1a      	adds	r2, r3, #4
 8004a0e:	600a      	str	r2, [r1, #0]
 8004a10:	681e      	ldr	r6, [r3, #0]
 8004a12:	6862      	ldr	r2, [r4, #4]
 8004a14:	2100      	movs	r1, #0
 8004a16:	4630      	mov	r0, r6
 8004a18:	f7fb fc1a 	bl	8000250 <memchr>
 8004a1c:	b108      	cbz	r0, 8004a22 <_printf_i+0x1f2>
 8004a1e:	1b80      	subs	r0, r0, r6
 8004a20:	6060      	str	r0, [r4, #4]
 8004a22:	6863      	ldr	r3, [r4, #4]
 8004a24:	6123      	str	r3, [r4, #16]
 8004a26:	2300      	movs	r3, #0
 8004a28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a2c:	e7a8      	b.n	8004980 <_printf_i+0x150>
 8004a2e:	6923      	ldr	r3, [r4, #16]
 8004a30:	4632      	mov	r2, r6
 8004a32:	4649      	mov	r1, r9
 8004a34:	4640      	mov	r0, r8
 8004a36:	47d0      	blx	sl
 8004a38:	3001      	adds	r0, #1
 8004a3a:	d0ab      	beq.n	8004994 <_printf_i+0x164>
 8004a3c:	6823      	ldr	r3, [r4, #0]
 8004a3e:	079b      	lsls	r3, r3, #30
 8004a40:	d413      	bmi.n	8004a6a <_printf_i+0x23a>
 8004a42:	68e0      	ldr	r0, [r4, #12]
 8004a44:	9b03      	ldr	r3, [sp, #12]
 8004a46:	4298      	cmp	r0, r3
 8004a48:	bfb8      	it	lt
 8004a4a:	4618      	movlt	r0, r3
 8004a4c:	e7a4      	b.n	8004998 <_printf_i+0x168>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	4632      	mov	r2, r6
 8004a52:	4649      	mov	r1, r9
 8004a54:	4640      	mov	r0, r8
 8004a56:	47d0      	blx	sl
 8004a58:	3001      	adds	r0, #1
 8004a5a:	d09b      	beq.n	8004994 <_printf_i+0x164>
 8004a5c:	3501      	adds	r5, #1
 8004a5e:	68e3      	ldr	r3, [r4, #12]
 8004a60:	9903      	ldr	r1, [sp, #12]
 8004a62:	1a5b      	subs	r3, r3, r1
 8004a64:	42ab      	cmp	r3, r5
 8004a66:	dcf2      	bgt.n	8004a4e <_printf_i+0x21e>
 8004a68:	e7eb      	b.n	8004a42 <_printf_i+0x212>
 8004a6a:	2500      	movs	r5, #0
 8004a6c:	f104 0619 	add.w	r6, r4, #25
 8004a70:	e7f5      	b.n	8004a5e <_printf_i+0x22e>
 8004a72:	bf00      	nop
 8004a74:	08006e82 	.word	0x08006e82
 8004a78:	08006e93 	.word	0x08006e93

08004a7c <siprintf>:
 8004a7c:	b40e      	push	{r1, r2, r3}
 8004a7e:	b500      	push	{lr}
 8004a80:	b09c      	sub	sp, #112	; 0x70
 8004a82:	ab1d      	add	r3, sp, #116	; 0x74
 8004a84:	9002      	str	r0, [sp, #8]
 8004a86:	9006      	str	r0, [sp, #24]
 8004a88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a8c:	4809      	ldr	r0, [pc, #36]	; (8004ab4 <siprintf+0x38>)
 8004a8e:	9107      	str	r1, [sp, #28]
 8004a90:	9104      	str	r1, [sp, #16]
 8004a92:	4909      	ldr	r1, [pc, #36]	; (8004ab8 <siprintf+0x3c>)
 8004a94:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a98:	9105      	str	r1, [sp, #20]
 8004a9a:	6800      	ldr	r0, [r0, #0]
 8004a9c:	9301      	str	r3, [sp, #4]
 8004a9e:	a902      	add	r1, sp, #8
 8004aa0:	f001 faca 	bl	8006038 <_svfiprintf_r>
 8004aa4:	9b02      	ldr	r3, [sp, #8]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	701a      	strb	r2, [r3, #0]
 8004aaa:	b01c      	add	sp, #112	; 0x70
 8004aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ab0:	b003      	add	sp, #12
 8004ab2:	4770      	bx	lr
 8004ab4:	20000020 	.word	0x20000020
 8004ab8:	ffff0208 	.word	0xffff0208

08004abc <quorem>:
 8004abc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac0:	6903      	ldr	r3, [r0, #16]
 8004ac2:	690c      	ldr	r4, [r1, #16]
 8004ac4:	42a3      	cmp	r3, r4
 8004ac6:	4607      	mov	r7, r0
 8004ac8:	f2c0 8081 	blt.w	8004bce <quorem+0x112>
 8004acc:	3c01      	subs	r4, #1
 8004ace:	f101 0814 	add.w	r8, r1, #20
 8004ad2:	f100 0514 	add.w	r5, r0, #20
 8004ad6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ada:	9301      	str	r3, [sp, #4]
 8004adc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ae0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004aec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004af0:	fbb2 f6f3 	udiv	r6, r2, r3
 8004af4:	d331      	bcc.n	8004b5a <quorem+0x9e>
 8004af6:	f04f 0e00 	mov.w	lr, #0
 8004afa:	4640      	mov	r0, r8
 8004afc:	46ac      	mov	ip, r5
 8004afe:	46f2      	mov	sl, lr
 8004b00:	f850 2b04 	ldr.w	r2, [r0], #4
 8004b04:	b293      	uxth	r3, r2
 8004b06:	fb06 e303 	mla	r3, r6, r3, lr
 8004b0a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	ebaa 0303 	sub.w	r3, sl, r3
 8004b14:	0c12      	lsrs	r2, r2, #16
 8004b16:	f8dc a000 	ldr.w	sl, [ip]
 8004b1a:	fb06 e202 	mla	r2, r6, r2, lr
 8004b1e:	fa13 f38a 	uxtah	r3, r3, sl
 8004b22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004b26:	fa1f fa82 	uxth.w	sl, r2
 8004b2a:	f8dc 2000 	ldr.w	r2, [ip]
 8004b2e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004b32:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b3c:	4581      	cmp	r9, r0
 8004b3e:	f84c 3b04 	str.w	r3, [ip], #4
 8004b42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004b46:	d2db      	bcs.n	8004b00 <quorem+0x44>
 8004b48:	f855 300b 	ldr.w	r3, [r5, fp]
 8004b4c:	b92b      	cbnz	r3, 8004b5a <quorem+0x9e>
 8004b4e:	9b01      	ldr	r3, [sp, #4]
 8004b50:	3b04      	subs	r3, #4
 8004b52:	429d      	cmp	r5, r3
 8004b54:	461a      	mov	r2, r3
 8004b56:	d32e      	bcc.n	8004bb6 <quorem+0xfa>
 8004b58:	613c      	str	r4, [r7, #16]
 8004b5a:	4638      	mov	r0, r7
 8004b5c:	f001 f856 	bl	8005c0c <__mcmp>
 8004b60:	2800      	cmp	r0, #0
 8004b62:	db24      	blt.n	8004bae <quorem+0xf2>
 8004b64:	3601      	adds	r6, #1
 8004b66:	4628      	mov	r0, r5
 8004b68:	f04f 0c00 	mov.w	ip, #0
 8004b6c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b70:	f8d0 e000 	ldr.w	lr, [r0]
 8004b74:	b293      	uxth	r3, r2
 8004b76:	ebac 0303 	sub.w	r3, ip, r3
 8004b7a:	0c12      	lsrs	r2, r2, #16
 8004b7c:	fa13 f38e 	uxtah	r3, r3, lr
 8004b80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004b84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b8e:	45c1      	cmp	r9, r8
 8004b90:	f840 3b04 	str.w	r3, [r0], #4
 8004b94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004b98:	d2e8      	bcs.n	8004b6c <quorem+0xb0>
 8004b9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ba2:	b922      	cbnz	r2, 8004bae <quorem+0xf2>
 8004ba4:	3b04      	subs	r3, #4
 8004ba6:	429d      	cmp	r5, r3
 8004ba8:	461a      	mov	r2, r3
 8004baa:	d30a      	bcc.n	8004bc2 <quorem+0x106>
 8004bac:	613c      	str	r4, [r7, #16]
 8004bae:	4630      	mov	r0, r6
 8004bb0:	b003      	add	sp, #12
 8004bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bb6:	6812      	ldr	r2, [r2, #0]
 8004bb8:	3b04      	subs	r3, #4
 8004bba:	2a00      	cmp	r2, #0
 8004bbc:	d1cc      	bne.n	8004b58 <quorem+0x9c>
 8004bbe:	3c01      	subs	r4, #1
 8004bc0:	e7c7      	b.n	8004b52 <quorem+0x96>
 8004bc2:	6812      	ldr	r2, [r2, #0]
 8004bc4:	3b04      	subs	r3, #4
 8004bc6:	2a00      	cmp	r2, #0
 8004bc8:	d1f0      	bne.n	8004bac <quorem+0xf0>
 8004bca:	3c01      	subs	r4, #1
 8004bcc:	e7eb      	b.n	8004ba6 <quorem+0xea>
 8004bce:	2000      	movs	r0, #0
 8004bd0:	e7ee      	b.n	8004bb0 <quorem+0xf4>
 8004bd2:	0000      	movs	r0, r0
 8004bd4:	0000      	movs	r0, r0
	...

08004bd8 <_dtoa_r>:
 8004bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bdc:	ec59 8b10 	vmov	r8, r9, d0
 8004be0:	b095      	sub	sp, #84	; 0x54
 8004be2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004be4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004be6:	9107      	str	r1, [sp, #28]
 8004be8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004bec:	4606      	mov	r6, r0
 8004bee:	9209      	str	r2, [sp, #36]	; 0x24
 8004bf0:	9310      	str	r3, [sp, #64]	; 0x40
 8004bf2:	b975      	cbnz	r5, 8004c12 <_dtoa_r+0x3a>
 8004bf4:	2010      	movs	r0, #16
 8004bf6:	f000 fd75 	bl	80056e4 <malloc>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	6270      	str	r0, [r6, #36]	; 0x24
 8004bfe:	b920      	cbnz	r0, 8004c0a <_dtoa_r+0x32>
 8004c00:	4bab      	ldr	r3, [pc, #684]	; (8004eb0 <_dtoa_r+0x2d8>)
 8004c02:	21ea      	movs	r1, #234	; 0xea
 8004c04:	48ab      	ldr	r0, [pc, #684]	; (8004eb4 <_dtoa_r+0x2dc>)
 8004c06:	f001 fb27 	bl	8006258 <__assert_func>
 8004c0a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004c0e:	6005      	str	r5, [r0, #0]
 8004c10:	60c5      	str	r5, [r0, #12]
 8004c12:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004c14:	6819      	ldr	r1, [r3, #0]
 8004c16:	b151      	cbz	r1, 8004c2e <_dtoa_r+0x56>
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	604a      	str	r2, [r1, #4]
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	4093      	lsls	r3, r2
 8004c20:	608b      	str	r3, [r1, #8]
 8004c22:	4630      	mov	r0, r6
 8004c24:	f000 fdb4 	bl	8005790 <_Bfree>
 8004c28:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	f1b9 0300 	subs.w	r3, r9, #0
 8004c32:	bfbb      	ittet	lt
 8004c34:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004c38:	9303      	strlt	r3, [sp, #12]
 8004c3a:	2300      	movge	r3, #0
 8004c3c:	2201      	movlt	r2, #1
 8004c3e:	bfac      	ite	ge
 8004c40:	6023      	strge	r3, [r4, #0]
 8004c42:	6022      	strlt	r2, [r4, #0]
 8004c44:	4b9c      	ldr	r3, [pc, #624]	; (8004eb8 <_dtoa_r+0x2e0>)
 8004c46:	9c03      	ldr	r4, [sp, #12]
 8004c48:	43a3      	bics	r3, r4
 8004c4a:	d11a      	bne.n	8004c82 <_dtoa_r+0xaa>
 8004c4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004c4e:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c52:	6013      	str	r3, [r2, #0]
 8004c54:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8004c58:	ea53 0308 	orrs.w	r3, r3, r8
 8004c5c:	f000 8512 	beq.w	8005684 <_dtoa_r+0xaac>
 8004c60:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004c62:	b953      	cbnz	r3, 8004c7a <_dtoa_r+0xa2>
 8004c64:	4b95      	ldr	r3, [pc, #596]	; (8004ebc <_dtoa_r+0x2e4>)
 8004c66:	e01f      	b.n	8004ca8 <_dtoa_r+0xd0>
 8004c68:	4b95      	ldr	r3, [pc, #596]	; (8004ec0 <_dtoa_r+0x2e8>)
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	3308      	adds	r3, #8
 8004c6e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004c70:	6013      	str	r3, [r2, #0]
 8004c72:	9800      	ldr	r0, [sp, #0]
 8004c74:	b015      	add	sp, #84	; 0x54
 8004c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c7a:	4b90      	ldr	r3, [pc, #576]	; (8004ebc <_dtoa_r+0x2e4>)
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	3303      	adds	r3, #3
 8004c80:	e7f5      	b.n	8004c6e <_dtoa_r+0x96>
 8004c82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004c86:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004c92:	d10b      	bne.n	8004cac <_dtoa_r+0xd4>
 8004c94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004c96:	2301      	movs	r3, #1
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f000 84ee 	beq.w	800567e <_dtoa_r+0xaa6>
 8004ca2:	4888      	ldr	r0, [pc, #544]	; (8004ec4 <_dtoa_r+0x2ec>)
 8004ca4:	6018      	str	r0, [r3, #0]
 8004ca6:	1e43      	subs	r3, r0, #1
 8004ca8:	9300      	str	r3, [sp, #0]
 8004caa:	e7e2      	b.n	8004c72 <_dtoa_r+0x9a>
 8004cac:	a913      	add	r1, sp, #76	; 0x4c
 8004cae:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004cb2:	aa12      	add	r2, sp, #72	; 0x48
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	f001 f84d 	bl	8005d54 <__d2b>
 8004cba:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8004cbe:	4605      	mov	r5, r0
 8004cc0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004cc2:	2900      	cmp	r1, #0
 8004cc4:	d047      	beq.n	8004d56 <_dtoa_r+0x17e>
 8004cc6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004cc8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004ccc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004cd0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8004cd4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004cd8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8004cdc:	2400      	movs	r4, #0
 8004cde:	ec43 2b16 	vmov	d6, r2, r3
 8004ce2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8004ce6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8004e98 <_dtoa_r+0x2c0>
 8004cea:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004cee:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8004ea0 <_dtoa_r+0x2c8>
 8004cf2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8004cf6:	eeb0 7b46 	vmov.f64	d7, d6
 8004cfa:	ee06 1a90 	vmov	s13, r1
 8004cfe:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8004d02:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8004ea8 <_dtoa_r+0x2d0>
 8004d06:	eea5 7b06 	vfma.f64	d7, d5, d6
 8004d0a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8004d0e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d16:	ee16 ba90 	vmov	fp, s13
 8004d1a:	9411      	str	r4, [sp, #68]	; 0x44
 8004d1c:	d508      	bpl.n	8004d30 <_dtoa_r+0x158>
 8004d1e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004d22:	eeb4 6b47 	vcmp.f64	d6, d7
 8004d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d2a:	bf18      	it	ne
 8004d2c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8004d30:	f1bb 0f16 	cmp.w	fp, #22
 8004d34:	d832      	bhi.n	8004d9c <_dtoa_r+0x1c4>
 8004d36:	4b64      	ldr	r3, [pc, #400]	; (8004ec8 <_dtoa_r+0x2f0>)
 8004d38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004d3c:	ed93 7b00 	vldr	d7, [r3]
 8004d40:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004d44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d4c:	d501      	bpl.n	8004d52 <_dtoa_r+0x17a>
 8004d4e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d52:	2300      	movs	r3, #0
 8004d54:	e023      	b.n	8004d9e <_dtoa_r+0x1c6>
 8004d56:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8004d58:	4401      	add	r1, r0
 8004d5a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8004d5e:	2b20      	cmp	r3, #32
 8004d60:	bfc3      	ittte	gt
 8004d62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004d66:	fa04 f303 	lslgt.w	r3, r4, r3
 8004d6a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8004d6e:	f1c3 0320 	rsble	r3, r3, #32
 8004d72:	bfc6      	itte	gt
 8004d74:	fa28 f804 	lsrgt.w	r8, r8, r4
 8004d78:	ea43 0308 	orrgt.w	r3, r3, r8
 8004d7c:	fa08 f303 	lslle.w	r3, r8, r3
 8004d80:	ee07 3a90 	vmov	s15, r3
 8004d84:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004d88:	3901      	subs	r1, #1
 8004d8a:	ed8d 7b00 	vstr	d7, [sp]
 8004d8e:	9c01      	ldr	r4, [sp, #4]
 8004d90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d94:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8004d98:	2401      	movs	r4, #1
 8004d9a:	e7a0      	b.n	8004cde <_dtoa_r+0x106>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004da0:	1a43      	subs	r3, r0, r1
 8004da2:	1e5a      	subs	r2, r3, #1
 8004da4:	bf45      	ittet	mi
 8004da6:	f1c3 0301 	rsbmi	r3, r3, #1
 8004daa:	9305      	strmi	r3, [sp, #20]
 8004dac:	2300      	movpl	r3, #0
 8004dae:	2300      	movmi	r3, #0
 8004db0:	9206      	str	r2, [sp, #24]
 8004db2:	bf54      	ite	pl
 8004db4:	9305      	strpl	r3, [sp, #20]
 8004db6:	9306      	strmi	r3, [sp, #24]
 8004db8:	f1bb 0f00 	cmp.w	fp, #0
 8004dbc:	db18      	blt.n	8004df0 <_dtoa_r+0x218>
 8004dbe:	9b06      	ldr	r3, [sp, #24]
 8004dc0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8004dc4:	445b      	add	r3, fp
 8004dc6:	9306      	str	r3, [sp, #24]
 8004dc8:	2300      	movs	r3, #0
 8004dca:	9a07      	ldr	r2, [sp, #28]
 8004dcc:	2a09      	cmp	r2, #9
 8004dce:	d849      	bhi.n	8004e64 <_dtoa_r+0x28c>
 8004dd0:	2a05      	cmp	r2, #5
 8004dd2:	bfc4      	itt	gt
 8004dd4:	3a04      	subgt	r2, #4
 8004dd6:	9207      	strgt	r2, [sp, #28]
 8004dd8:	9a07      	ldr	r2, [sp, #28]
 8004dda:	f1a2 0202 	sub.w	r2, r2, #2
 8004dde:	bfcc      	ite	gt
 8004de0:	2400      	movgt	r4, #0
 8004de2:	2401      	movle	r4, #1
 8004de4:	2a03      	cmp	r2, #3
 8004de6:	d848      	bhi.n	8004e7a <_dtoa_r+0x2a2>
 8004de8:	e8df f002 	tbb	[pc, r2]
 8004dec:	3a2c2e0b 	.word	0x3a2c2e0b
 8004df0:	9b05      	ldr	r3, [sp, #20]
 8004df2:	2200      	movs	r2, #0
 8004df4:	eba3 030b 	sub.w	r3, r3, fp
 8004df8:	9305      	str	r3, [sp, #20]
 8004dfa:	920e      	str	r2, [sp, #56]	; 0x38
 8004dfc:	f1cb 0300 	rsb	r3, fp, #0
 8004e00:	e7e3      	b.n	8004dca <_dtoa_r+0x1f2>
 8004e02:	2200      	movs	r2, #0
 8004e04:	9208      	str	r2, [sp, #32]
 8004e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e08:	2a00      	cmp	r2, #0
 8004e0a:	dc39      	bgt.n	8004e80 <_dtoa_r+0x2a8>
 8004e0c:	f04f 0a01 	mov.w	sl, #1
 8004e10:	46d1      	mov	r9, sl
 8004e12:	4652      	mov	r2, sl
 8004e14:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8004e18:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	6079      	str	r1, [r7, #4]
 8004e1e:	2004      	movs	r0, #4
 8004e20:	f100 0c14 	add.w	ip, r0, #20
 8004e24:	4594      	cmp	ip, r2
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	d92f      	bls.n	8004e8a <_dtoa_r+0x2b2>
 8004e2a:	4630      	mov	r0, r6
 8004e2c:	930c      	str	r3, [sp, #48]	; 0x30
 8004e2e:	f000 fc6f 	bl	8005710 <_Balloc>
 8004e32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e34:	9000      	str	r0, [sp, #0]
 8004e36:	4602      	mov	r2, r0
 8004e38:	2800      	cmp	r0, #0
 8004e3a:	d149      	bne.n	8004ed0 <_dtoa_r+0x2f8>
 8004e3c:	4b23      	ldr	r3, [pc, #140]	; (8004ecc <_dtoa_r+0x2f4>)
 8004e3e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004e42:	e6df      	b.n	8004c04 <_dtoa_r+0x2c>
 8004e44:	2201      	movs	r2, #1
 8004e46:	e7dd      	b.n	8004e04 <_dtoa_r+0x22c>
 8004e48:	2200      	movs	r2, #0
 8004e4a:	9208      	str	r2, [sp, #32]
 8004e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e4e:	eb0b 0a02 	add.w	sl, fp, r2
 8004e52:	f10a 0901 	add.w	r9, sl, #1
 8004e56:	464a      	mov	r2, r9
 8004e58:	2a01      	cmp	r2, #1
 8004e5a:	bfb8      	it	lt
 8004e5c:	2201      	movlt	r2, #1
 8004e5e:	e7db      	b.n	8004e18 <_dtoa_r+0x240>
 8004e60:	2201      	movs	r2, #1
 8004e62:	e7f2      	b.n	8004e4a <_dtoa_r+0x272>
 8004e64:	2401      	movs	r4, #1
 8004e66:	2200      	movs	r2, #0
 8004e68:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8004e6c:	f04f 3aff 	mov.w	sl, #4294967295
 8004e70:	2100      	movs	r1, #0
 8004e72:	46d1      	mov	r9, sl
 8004e74:	2212      	movs	r2, #18
 8004e76:	9109      	str	r1, [sp, #36]	; 0x24
 8004e78:	e7ce      	b.n	8004e18 <_dtoa_r+0x240>
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	9208      	str	r2, [sp, #32]
 8004e7e:	e7f5      	b.n	8004e6c <_dtoa_r+0x294>
 8004e80:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8004e84:	46d1      	mov	r9, sl
 8004e86:	4652      	mov	r2, sl
 8004e88:	e7c6      	b.n	8004e18 <_dtoa_r+0x240>
 8004e8a:	3101      	adds	r1, #1
 8004e8c:	6079      	str	r1, [r7, #4]
 8004e8e:	0040      	lsls	r0, r0, #1
 8004e90:	e7c6      	b.n	8004e20 <_dtoa_r+0x248>
 8004e92:	bf00      	nop
 8004e94:	f3af 8000 	nop.w
 8004e98:	636f4361 	.word	0x636f4361
 8004e9c:	3fd287a7 	.word	0x3fd287a7
 8004ea0:	8b60c8b3 	.word	0x8b60c8b3
 8004ea4:	3fc68a28 	.word	0x3fc68a28
 8004ea8:	509f79fb 	.word	0x509f79fb
 8004eac:	3fd34413 	.word	0x3fd34413
 8004eb0:	08006eb1 	.word	0x08006eb1
 8004eb4:	08006ec8 	.word	0x08006ec8
 8004eb8:	7ff00000 	.word	0x7ff00000
 8004ebc:	08006ead 	.word	0x08006ead
 8004ec0:	08006ea4 	.word	0x08006ea4
 8004ec4:	08006e81 	.word	0x08006e81
 8004ec8:	08006fc0 	.word	0x08006fc0
 8004ecc:	08006f27 	.word	0x08006f27
 8004ed0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8004ed2:	9900      	ldr	r1, [sp, #0]
 8004ed4:	6011      	str	r1, [r2, #0]
 8004ed6:	f1b9 0f0e 	cmp.w	r9, #14
 8004eda:	d872      	bhi.n	8004fc2 <_dtoa_r+0x3ea>
 8004edc:	2c00      	cmp	r4, #0
 8004ede:	d070      	beq.n	8004fc2 <_dtoa_r+0x3ea>
 8004ee0:	f1bb 0f00 	cmp.w	fp, #0
 8004ee4:	f340 80a6 	ble.w	8005034 <_dtoa_r+0x45c>
 8004ee8:	49ca      	ldr	r1, [pc, #808]	; (8005214 <_dtoa_r+0x63c>)
 8004eea:	f00b 020f 	and.w	r2, fp, #15
 8004eee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8004ef2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004ef6:	ed92 7b00 	vldr	d7, [r2]
 8004efa:	ea4f 112b 	mov.w	r1, fp, asr #4
 8004efe:	f000 808d 	beq.w	800501c <_dtoa_r+0x444>
 8004f02:	4ac5      	ldr	r2, [pc, #788]	; (8005218 <_dtoa_r+0x640>)
 8004f04:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004f08:	ed92 6b08 	vldr	d6, [r2, #32]
 8004f0c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8004f10:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004f14:	f001 010f 	and.w	r1, r1, #15
 8004f18:	2203      	movs	r2, #3
 8004f1a:	48bf      	ldr	r0, [pc, #764]	; (8005218 <_dtoa_r+0x640>)
 8004f1c:	2900      	cmp	r1, #0
 8004f1e:	d17f      	bne.n	8005020 <_dtoa_r+0x448>
 8004f20:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004f24:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004f28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004f2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004f2e:	2900      	cmp	r1, #0
 8004f30:	f000 80b2 	beq.w	8005098 <_dtoa_r+0x4c0>
 8004f34:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8004f38:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004f3c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f44:	f140 80a8 	bpl.w	8005098 <_dtoa_r+0x4c0>
 8004f48:	f1b9 0f00 	cmp.w	r9, #0
 8004f4c:	f000 80a4 	beq.w	8005098 <_dtoa_r+0x4c0>
 8004f50:	f1ba 0f00 	cmp.w	sl, #0
 8004f54:	dd31      	ble.n	8004fba <_dtoa_r+0x3e2>
 8004f56:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8004f5a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004f5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004f62:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004f66:	3201      	adds	r2, #1
 8004f68:	4650      	mov	r0, sl
 8004f6a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004f6e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8004f72:	ee07 2a90 	vmov	s15, r2
 8004f76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004f7a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8004f7e:	ed8d 5b02 	vstr	d5, [sp, #8]
 8004f82:	9c03      	ldr	r4, [sp, #12]
 8004f84:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004f88:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	f040 8086 	bne.w	800509e <_dtoa_r+0x4c6>
 8004f92:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004f96:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004f9a:	ec42 1b17 	vmov	d7, r1, r2
 8004f9e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fa6:	f300 8272 	bgt.w	800548e <_dtoa_r+0x8b6>
 8004faa:	eeb1 7b47 	vneg.f64	d7, d7
 8004fae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb6:	f100 8267 	bmi.w	8005488 <_dtoa_r+0x8b0>
 8004fba:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8004fbe:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004fc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004fc4:	2a00      	cmp	r2, #0
 8004fc6:	f2c0 8129 	blt.w	800521c <_dtoa_r+0x644>
 8004fca:	f1bb 0f0e 	cmp.w	fp, #14
 8004fce:	f300 8125 	bgt.w	800521c <_dtoa_r+0x644>
 8004fd2:	4b90      	ldr	r3, [pc, #576]	; (8005214 <_dtoa_r+0x63c>)
 8004fd4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004fd8:	ed93 6b00 	vldr	d6, [r3]
 8004fdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f280 80c3 	bge.w	800516a <_dtoa_r+0x592>
 8004fe4:	f1b9 0f00 	cmp.w	r9, #0
 8004fe8:	f300 80bf 	bgt.w	800516a <_dtoa_r+0x592>
 8004fec:	f040 824c 	bne.w	8005488 <_dtoa_r+0x8b0>
 8004ff0:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004ff4:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004ff8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004ffc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005004:	464c      	mov	r4, r9
 8005006:	464f      	mov	r7, r9
 8005008:	f280 8222 	bge.w	8005450 <_dtoa_r+0x878>
 800500c:	f8dd 8000 	ldr.w	r8, [sp]
 8005010:	2331      	movs	r3, #49	; 0x31
 8005012:	f808 3b01 	strb.w	r3, [r8], #1
 8005016:	f10b 0b01 	add.w	fp, fp, #1
 800501a:	e21e      	b.n	800545a <_dtoa_r+0x882>
 800501c:	2202      	movs	r2, #2
 800501e:	e77c      	b.n	8004f1a <_dtoa_r+0x342>
 8005020:	07cc      	lsls	r4, r1, #31
 8005022:	d504      	bpl.n	800502e <_dtoa_r+0x456>
 8005024:	ed90 6b00 	vldr	d6, [r0]
 8005028:	3201      	adds	r2, #1
 800502a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800502e:	1049      	asrs	r1, r1, #1
 8005030:	3008      	adds	r0, #8
 8005032:	e773      	b.n	8004f1c <_dtoa_r+0x344>
 8005034:	d02e      	beq.n	8005094 <_dtoa_r+0x4bc>
 8005036:	f1cb 0100 	rsb	r1, fp, #0
 800503a:	4a76      	ldr	r2, [pc, #472]	; (8005214 <_dtoa_r+0x63c>)
 800503c:	f001 000f 	and.w	r0, r1, #15
 8005040:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005044:	ed92 7b00 	vldr	d7, [r2]
 8005048:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800504c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005050:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8005054:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8005058:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800505c:	486e      	ldr	r0, [pc, #440]	; (8005218 <_dtoa_r+0x640>)
 800505e:	1109      	asrs	r1, r1, #4
 8005060:	2400      	movs	r4, #0
 8005062:	2202      	movs	r2, #2
 8005064:	b939      	cbnz	r1, 8005076 <_dtoa_r+0x49e>
 8005066:	2c00      	cmp	r4, #0
 8005068:	f43f af60 	beq.w	8004f2c <_dtoa_r+0x354>
 800506c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005070:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005074:	e75a      	b.n	8004f2c <_dtoa_r+0x354>
 8005076:	07cf      	lsls	r7, r1, #31
 8005078:	d509      	bpl.n	800508e <_dtoa_r+0x4b6>
 800507a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800507e:	ed90 7b00 	vldr	d7, [r0]
 8005082:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005086:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800508a:	3201      	adds	r2, #1
 800508c:	2401      	movs	r4, #1
 800508e:	1049      	asrs	r1, r1, #1
 8005090:	3008      	adds	r0, #8
 8005092:	e7e7      	b.n	8005064 <_dtoa_r+0x48c>
 8005094:	2202      	movs	r2, #2
 8005096:	e749      	b.n	8004f2c <_dtoa_r+0x354>
 8005098:	465f      	mov	r7, fp
 800509a:	4648      	mov	r0, r9
 800509c:	e765      	b.n	8004f6a <_dtoa_r+0x392>
 800509e:	ec42 1b17 	vmov	d7, r1, r2
 80050a2:	4a5c      	ldr	r2, [pc, #368]	; (8005214 <_dtoa_r+0x63c>)
 80050a4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80050a8:	ed12 4b02 	vldr	d4, [r2, #-8]
 80050ac:	9a00      	ldr	r2, [sp, #0]
 80050ae:	1814      	adds	r4, r2, r0
 80050b0:	9a08      	ldr	r2, [sp, #32]
 80050b2:	b352      	cbz	r2, 800510a <_dtoa_r+0x532>
 80050b4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80050b8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80050bc:	f8dd 8000 	ldr.w	r8, [sp]
 80050c0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80050c4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80050c8:	ee35 7b47 	vsub.f64	d7, d5, d7
 80050cc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80050d0:	ee14 2a90 	vmov	r2, s9
 80050d4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80050d8:	3230      	adds	r2, #48	; 0x30
 80050da:	ee36 6b45 	vsub.f64	d6, d6, d5
 80050de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80050e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050e6:	f808 2b01 	strb.w	r2, [r8], #1
 80050ea:	d439      	bmi.n	8005160 <_dtoa_r+0x588>
 80050ec:	ee32 5b46 	vsub.f64	d5, d2, d6
 80050f0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80050f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f8:	d472      	bmi.n	80051e0 <_dtoa_r+0x608>
 80050fa:	45a0      	cmp	r8, r4
 80050fc:	f43f af5d 	beq.w	8004fba <_dtoa_r+0x3e2>
 8005100:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005104:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005108:	e7e0      	b.n	80050cc <_dtoa_r+0x4f4>
 800510a:	f8dd 8000 	ldr.w	r8, [sp]
 800510e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005112:	4621      	mov	r1, r4
 8005114:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005118:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800511c:	ee14 2a90 	vmov	r2, s9
 8005120:	3230      	adds	r2, #48	; 0x30
 8005122:	f808 2b01 	strb.w	r2, [r8], #1
 8005126:	45a0      	cmp	r8, r4
 8005128:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800512c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005130:	d118      	bne.n	8005164 <_dtoa_r+0x58c>
 8005132:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005136:	ee37 4b05 	vadd.f64	d4, d7, d5
 800513a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800513e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005142:	dc4d      	bgt.n	80051e0 <_dtoa_r+0x608>
 8005144:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005148:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800514c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005150:	f57f af33 	bpl.w	8004fba <_dtoa_r+0x3e2>
 8005154:	4688      	mov	r8, r1
 8005156:	3901      	subs	r1, #1
 8005158:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800515c:	2b30      	cmp	r3, #48	; 0x30
 800515e:	d0f9      	beq.n	8005154 <_dtoa_r+0x57c>
 8005160:	46bb      	mov	fp, r7
 8005162:	e02a      	b.n	80051ba <_dtoa_r+0x5e2>
 8005164:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005168:	e7d6      	b.n	8005118 <_dtoa_r+0x540>
 800516a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800516e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005172:	f8dd 8000 	ldr.w	r8, [sp]
 8005176:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800517a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800517e:	ee15 3a10 	vmov	r3, s10
 8005182:	3330      	adds	r3, #48	; 0x30
 8005184:	f808 3b01 	strb.w	r3, [r8], #1
 8005188:	9b00      	ldr	r3, [sp, #0]
 800518a:	eba8 0303 	sub.w	r3, r8, r3
 800518e:	4599      	cmp	r9, r3
 8005190:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005194:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005198:	d133      	bne.n	8005202 <_dtoa_r+0x62a>
 800519a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800519e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80051a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051a6:	dc1a      	bgt.n	80051de <_dtoa_r+0x606>
 80051a8:	eeb4 7b46 	vcmp.f64	d7, d6
 80051ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051b0:	d103      	bne.n	80051ba <_dtoa_r+0x5e2>
 80051b2:	ee15 3a10 	vmov	r3, s10
 80051b6:	07d9      	lsls	r1, r3, #31
 80051b8:	d411      	bmi.n	80051de <_dtoa_r+0x606>
 80051ba:	4629      	mov	r1, r5
 80051bc:	4630      	mov	r0, r6
 80051be:	f000 fae7 	bl	8005790 <_Bfree>
 80051c2:	2300      	movs	r3, #0
 80051c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80051c6:	f888 3000 	strb.w	r3, [r8]
 80051ca:	f10b 0301 	add.w	r3, fp, #1
 80051ce:	6013      	str	r3, [r2, #0]
 80051d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f43f ad4d 	beq.w	8004c72 <_dtoa_r+0x9a>
 80051d8:	f8c3 8000 	str.w	r8, [r3]
 80051dc:	e549      	b.n	8004c72 <_dtoa_r+0x9a>
 80051de:	465f      	mov	r7, fp
 80051e0:	4643      	mov	r3, r8
 80051e2:	4698      	mov	r8, r3
 80051e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80051e8:	2a39      	cmp	r2, #57	; 0x39
 80051ea:	d106      	bne.n	80051fa <_dtoa_r+0x622>
 80051ec:	9a00      	ldr	r2, [sp, #0]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d1f7      	bne.n	80051e2 <_dtoa_r+0x60a>
 80051f2:	9900      	ldr	r1, [sp, #0]
 80051f4:	2230      	movs	r2, #48	; 0x30
 80051f6:	3701      	adds	r7, #1
 80051f8:	700a      	strb	r2, [r1, #0]
 80051fa:	781a      	ldrb	r2, [r3, #0]
 80051fc:	3201      	adds	r2, #1
 80051fe:	701a      	strb	r2, [r3, #0]
 8005200:	e7ae      	b.n	8005160 <_dtoa_r+0x588>
 8005202:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005206:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800520a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520e:	d1b2      	bne.n	8005176 <_dtoa_r+0x59e>
 8005210:	e7d3      	b.n	80051ba <_dtoa_r+0x5e2>
 8005212:	bf00      	nop
 8005214:	08006fc0 	.word	0x08006fc0
 8005218:	08006f98 	.word	0x08006f98
 800521c:	9908      	ldr	r1, [sp, #32]
 800521e:	2900      	cmp	r1, #0
 8005220:	f000 80d1 	beq.w	80053c6 <_dtoa_r+0x7ee>
 8005224:	9907      	ldr	r1, [sp, #28]
 8005226:	2901      	cmp	r1, #1
 8005228:	f300 80b4 	bgt.w	8005394 <_dtoa_r+0x7bc>
 800522c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800522e:	2900      	cmp	r1, #0
 8005230:	f000 80ac 	beq.w	800538c <_dtoa_r+0x7b4>
 8005234:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005238:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800523c:	461c      	mov	r4, r3
 800523e:	930a      	str	r3, [sp, #40]	; 0x28
 8005240:	9b05      	ldr	r3, [sp, #20]
 8005242:	4413      	add	r3, r2
 8005244:	9305      	str	r3, [sp, #20]
 8005246:	9b06      	ldr	r3, [sp, #24]
 8005248:	2101      	movs	r1, #1
 800524a:	4413      	add	r3, r2
 800524c:	4630      	mov	r0, r6
 800524e:	9306      	str	r3, [sp, #24]
 8005250:	f000 fb5a 	bl	8005908 <__i2b>
 8005254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005256:	4607      	mov	r7, r0
 8005258:	f1b8 0f00 	cmp.w	r8, #0
 800525c:	dd0d      	ble.n	800527a <_dtoa_r+0x6a2>
 800525e:	9a06      	ldr	r2, [sp, #24]
 8005260:	2a00      	cmp	r2, #0
 8005262:	dd0a      	ble.n	800527a <_dtoa_r+0x6a2>
 8005264:	4542      	cmp	r2, r8
 8005266:	9905      	ldr	r1, [sp, #20]
 8005268:	bfa8      	it	ge
 800526a:	4642      	movge	r2, r8
 800526c:	1a89      	subs	r1, r1, r2
 800526e:	9105      	str	r1, [sp, #20]
 8005270:	9906      	ldr	r1, [sp, #24]
 8005272:	eba8 0802 	sub.w	r8, r8, r2
 8005276:	1a8a      	subs	r2, r1, r2
 8005278:	9206      	str	r2, [sp, #24]
 800527a:	b303      	cbz	r3, 80052be <_dtoa_r+0x6e6>
 800527c:	9a08      	ldr	r2, [sp, #32]
 800527e:	2a00      	cmp	r2, #0
 8005280:	f000 80a6 	beq.w	80053d0 <_dtoa_r+0x7f8>
 8005284:	2c00      	cmp	r4, #0
 8005286:	dd13      	ble.n	80052b0 <_dtoa_r+0x6d8>
 8005288:	4639      	mov	r1, r7
 800528a:	4622      	mov	r2, r4
 800528c:	4630      	mov	r0, r6
 800528e:	930c      	str	r3, [sp, #48]	; 0x30
 8005290:	f000 fbf6 	bl	8005a80 <__pow5mult>
 8005294:	462a      	mov	r2, r5
 8005296:	4601      	mov	r1, r0
 8005298:	4607      	mov	r7, r0
 800529a:	4630      	mov	r0, r6
 800529c:	f000 fb4a 	bl	8005934 <__multiply>
 80052a0:	4629      	mov	r1, r5
 80052a2:	900a      	str	r0, [sp, #40]	; 0x28
 80052a4:	4630      	mov	r0, r6
 80052a6:	f000 fa73 	bl	8005790 <_Bfree>
 80052aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052ae:	4615      	mov	r5, r2
 80052b0:	1b1a      	subs	r2, r3, r4
 80052b2:	d004      	beq.n	80052be <_dtoa_r+0x6e6>
 80052b4:	4629      	mov	r1, r5
 80052b6:	4630      	mov	r0, r6
 80052b8:	f000 fbe2 	bl	8005a80 <__pow5mult>
 80052bc:	4605      	mov	r5, r0
 80052be:	2101      	movs	r1, #1
 80052c0:	4630      	mov	r0, r6
 80052c2:	f000 fb21 	bl	8005908 <__i2b>
 80052c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	4604      	mov	r4, r0
 80052cc:	f340 8082 	ble.w	80053d4 <_dtoa_r+0x7fc>
 80052d0:	461a      	mov	r2, r3
 80052d2:	4601      	mov	r1, r0
 80052d4:	4630      	mov	r0, r6
 80052d6:	f000 fbd3 	bl	8005a80 <__pow5mult>
 80052da:	9b07      	ldr	r3, [sp, #28]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	4604      	mov	r4, r0
 80052e0:	dd7b      	ble.n	80053da <_dtoa_r+0x802>
 80052e2:	2300      	movs	r3, #0
 80052e4:	930a      	str	r3, [sp, #40]	; 0x28
 80052e6:	6922      	ldr	r2, [r4, #16]
 80052e8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80052ec:	6910      	ldr	r0, [r2, #16]
 80052ee:	f000 fabb 	bl	8005868 <__hi0bits>
 80052f2:	f1c0 0020 	rsb	r0, r0, #32
 80052f6:	9b06      	ldr	r3, [sp, #24]
 80052f8:	4418      	add	r0, r3
 80052fa:	f010 001f 	ands.w	r0, r0, #31
 80052fe:	f000 808d 	beq.w	800541c <_dtoa_r+0x844>
 8005302:	f1c0 0220 	rsb	r2, r0, #32
 8005306:	2a04      	cmp	r2, #4
 8005308:	f340 8086 	ble.w	8005418 <_dtoa_r+0x840>
 800530c:	f1c0 001c 	rsb	r0, r0, #28
 8005310:	9b05      	ldr	r3, [sp, #20]
 8005312:	4403      	add	r3, r0
 8005314:	9305      	str	r3, [sp, #20]
 8005316:	9b06      	ldr	r3, [sp, #24]
 8005318:	4403      	add	r3, r0
 800531a:	4480      	add	r8, r0
 800531c:	9306      	str	r3, [sp, #24]
 800531e:	9b05      	ldr	r3, [sp, #20]
 8005320:	2b00      	cmp	r3, #0
 8005322:	dd05      	ble.n	8005330 <_dtoa_r+0x758>
 8005324:	4629      	mov	r1, r5
 8005326:	461a      	mov	r2, r3
 8005328:	4630      	mov	r0, r6
 800532a:	f000 fc03 	bl	8005b34 <__lshift>
 800532e:	4605      	mov	r5, r0
 8005330:	9b06      	ldr	r3, [sp, #24]
 8005332:	2b00      	cmp	r3, #0
 8005334:	dd05      	ble.n	8005342 <_dtoa_r+0x76a>
 8005336:	4621      	mov	r1, r4
 8005338:	461a      	mov	r2, r3
 800533a:	4630      	mov	r0, r6
 800533c:	f000 fbfa 	bl	8005b34 <__lshift>
 8005340:	4604      	mov	r4, r0
 8005342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005344:	2b00      	cmp	r3, #0
 8005346:	d06b      	beq.n	8005420 <_dtoa_r+0x848>
 8005348:	4621      	mov	r1, r4
 800534a:	4628      	mov	r0, r5
 800534c:	f000 fc5e 	bl	8005c0c <__mcmp>
 8005350:	2800      	cmp	r0, #0
 8005352:	da65      	bge.n	8005420 <_dtoa_r+0x848>
 8005354:	2300      	movs	r3, #0
 8005356:	4629      	mov	r1, r5
 8005358:	220a      	movs	r2, #10
 800535a:	4630      	mov	r0, r6
 800535c:	f000 fa3a 	bl	80057d4 <__multadd>
 8005360:	9b08      	ldr	r3, [sp, #32]
 8005362:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005366:	4605      	mov	r5, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 8192 	beq.w	8005692 <_dtoa_r+0xaba>
 800536e:	4639      	mov	r1, r7
 8005370:	2300      	movs	r3, #0
 8005372:	220a      	movs	r2, #10
 8005374:	4630      	mov	r0, r6
 8005376:	f000 fa2d 	bl	80057d4 <__multadd>
 800537a:	f1ba 0f00 	cmp.w	sl, #0
 800537e:	4607      	mov	r7, r0
 8005380:	f300 808e 	bgt.w	80054a0 <_dtoa_r+0x8c8>
 8005384:	9b07      	ldr	r3, [sp, #28]
 8005386:	2b02      	cmp	r3, #2
 8005388:	dc51      	bgt.n	800542e <_dtoa_r+0x856>
 800538a:	e089      	b.n	80054a0 <_dtoa_r+0x8c8>
 800538c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800538e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005392:	e751      	b.n	8005238 <_dtoa_r+0x660>
 8005394:	f109 34ff 	add.w	r4, r9, #4294967295
 8005398:	42a3      	cmp	r3, r4
 800539a:	bfbf      	itttt	lt
 800539c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800539e:	1ae3      	sublt	r3, r4, r3
 80053a0:	18d2      	addlt	r2, r2, r3
 80053a2:	4613      	movlt	r3, r2
 80053a4:	bfb7      	itett	lt
 80053a6:	930e      	strlt	r3, [sp, #56]	; 0x38
 80053a8:	1b1c      	subge	r4, r3, r4
 80053aa:	4623      	movlt	r3, r4
 80053ac:	2400      	movlt	r4, #0
 80053ae:	f1b9 0f00 	cmp.w	r9, #0
 80053b2:	bfb5      	itete	lt
 80053b4:	9a05      	ldrlt	r2, [sp, #20]
 80053b6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 80053ba:	eba2 0809 	sublt.w	r8, r2, r9
 80053be:	464a      	movge	r2, r9
 80053c0:	bfb8      	it	lt
 80053c2:	2200      	movlt	r2, #0
 80053c4:	e73b      	b.n	800523e <_dtoa_r+0x666>
 80053c6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80053ca:	9f08      	ldr	r7, [sp, #32]
 80053cc:	461c      	mov	r4, r3
 80053ce:	e743      	b.n	8005258 <_dtoa_r+0x680>
 80053d0:	461a      	mov	r2, r3
 80053d2:	e76f      	b.n	80052b4 <_dtoa_r+0x6dc>
 80053d4:	9b07      	ldr	r3, [sp, #28]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	dc18      	bgt.n	800540c <_dtoa_r+0x834>
 80053da:	9b02      	ldr	r3, [sp, #8]
 80053dc:	b9b3      	cbnz	r3, 800540c <_dtoa_r+0x834>
 80053de:	9b03      	ldr	r3, [sp, #12]
 80053e0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80053e4:	b9a2      	cbnz	r2, 8005410 <_dtoa_r+0x838>
 80053e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80053ea:	0d12      	lsrs	r2, r2, #20
 80053ec:	0512      	lsls	r2, r2, #20
 80053ee:	b18a      	cbz	r2, 8005414 <_dtoa_r+0x83c>
 80053f0:	9b05      	ldr	r3, [sp, #20]
 80053f2:	3301      	adds	r3, #1
 80053f4:	9305      	str	r3, [sp, #20]
 80053f6:	9b06      	ldr	r3, [sp, #24]
 80053f8:	3301      	adds	r3, #1
 80053fa:	9306      	str	r3, [sp, #24]
 80053fc:	2301      	movs	r3, #1
 80053fe:	930a      	str	r3, [sp, #40]	; 0x28
 8005400:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005402:	2b00      	cmp	r3, #0
 8005404:	f47f af6f 	bne.w	80052e6 <_dtoa_r+0x70e>
 8005408:	2001      	movs	r0, #1
 800540a:	e774      	b.n	80052f6 <_dtoa_r+0x71e>
 800540c:	2300      	movs	r3, #0
 800540e:	e7f6      	b.n	80053fe <_dtoa_r+0x826>
 8005410:	9b02      	ldr	r3, [sp, #8]
 8005412:	e7f4      	b.n	80053fe <_dtoa_r+0x826>
 8005414:	920a      	str	r2, [sp, #40]	; 0x28
 8005416:	e7f3      	b.n	8005400 <_dtoa_r+0x828>
 8005418:	d081      	beq.n	800531e <_dtoa_r+0x746>
 800541a:	4610      	mov	r0, r2
 800541c:	301c      	adds	r0, #28
 800541e:	e777      	b.n	8005310 <_dtoa_r+0x738>
 8005420:	f1b9 0f00 	cmp.w	r9, #0
 8005424:	dc37      	bgt.n	8005496 <_dtoa_r+0x8be>
 8005426:	9b07      	ldr	r3, [sp, #28]
 8005428:	2b02      	cmp	r3, #2
 800542a:	dd34      	ble.n	8005496 <_dtoa_r+0x8be>
 800542c:	46ca      	mov	sl, r9
 800542e:	f1ba 0f00 	cmp.w	sl, #0
 8005432:	d10d      	bne.n	8005450 <_dtoa_r+0x878>
 8005434:	4621      	mov	r1, r4
 8005436:	4653      	mov	r3, sl
 8005438:	2205      	movs	r2, #5
 800543a:	4630      	mov	r0, r6
 800543c:	f000 f9ca 	bl	80057d4 <__multadd>
 8005440:	4601      	mov	r1, r0
 8005442:	4604      	mov	r4, r0
 8005444:	4628      	mov	r0, r5
 8005446:	f000 fbe1 	bl	8005c0c <__mcmp>
 800544a:	2800      	cmp	r0, #0
 800544c:	f73f adde 	bgt.w	800500c <_dtoa_r+0x434>
 8005450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005452:	f8dd 8000 	ldr.w	r8, [sp]
 8005456:	ea6f 0b03 	mvn.w	fp, r3
 800545a:	f04f 0900 	mov.w	r9, #0
 800545e:	4621      	mov	r1, r4
 8005460:	4630      	mov	r0, r6
 8005462:	f000 f995 	bl	8005790 <_Bfree>
 8005466:	2f00      	cmp	r7, #0
 8005468:	f43f aea7 	beq.w	80051ba <_dtoa_r+0x5e2>
 800546c:	f1b9 0f00 	cmp.w	r9, #0
 8005470:	d005      	beq.n	800547e <_dtoa_r+0x8a6>
 8005472:	45b9      	cmp	r9, r7
 8005474:	d003      	beq.n	800547e <_dtoa_r+0x8a6>
 8005476:	4649      	mov	r1, r9
 8005478:	4630      	mov	r0, r6
 800547a:	f000 f989 	bl	8005790 <_Bfree>
 800547e:	4639      	mov	r1, r7
 8005480:	4630      	mov	r0, r6
 8005482:	f000 f985 	bl	8005790 <_Bfree>
 8005486:	e698      	b.n	80051ba <_dtoa_r+0x5e2>
 8005488:	2400      	movs	r4, #0
 800548a:	4627      	mov	r7, r4
 800548c:	e7e0      	b.n	8005450 <_dtoa_r+0x878>
 800548e:	46bb      	mov	fp, r7
 8005490:	4604      	mov	r4, r0
 8005492:	4607      	mov	r7, r0
 8005494:	e5ba      	b.n	800500c <_dtoa_r+0x434>
 8005496:	9b08      	ldr	r3, [sp, #32]
 8005498:	46ca      	mov	sl, r9
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 8100 	beq.w	80056a0 <_dtoa_r+0xac8>
 80054a0:	f1b8 0f00 	cmp.w	r8, #0
 80054a4:	dd05      	ble.n	80054b2 <_dtoa_r+0x8da>
 80054a6:	4639      	mov	r1, r7
 80054a8:	4642      	mov	r2, r8
 80054aa:	4630      	mov	r0, r6
 80054ac:	f000 fb42 	bl	8005b34 <__lshift>
 80054b0:	4607      	mov	r7, r0
 80054b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d05d      	beq.n	8005574 <_dtoa_r+0x99c>
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	4630      	mov	r0, r6
 80054bc:	f000 f928 	bl	8005710 <_Balloc>
 80054c0:	4680      	mov	r8, r0
 80054c2:	b928      	cbnz	r0, 80054d0 <_dtoa_r+0x8f8>
 80054c4:	4b82      	ldr	r3, [pc, #520]	; (80056d0 <_dtoa_r+0xaf8>)
 80054c6:	4602      	mov	r2, r0
 80054c8:	f240 21ea 	movw	r1, #746	; 0x2ea
 80054cc:	f7ff bb9a 	b.w	8004c04 <_dtoa_r+0x2c>
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	3202      	adds	r2, #2
 80054d4:	0092      	lsls	r2, r2, #2
 80054d6:	f107 010c 	add.w	r1, r7, #12
 80054da:	300c      	adds	r0, #12
 80054dc:	f000 f90a 	bl	80056f4 <memcpy>
 80054e0:	2201      	movs	r2, #1
 80054e2:	4641      	mov	r1, r8
 80054e4:	4630      	mov	r0, r6
 80054e6:	f000 fb25 	bl	8005b34 <__lshift>
 80054ea:	9b00      	ldr	r3, [sp, #0]
 80054ec:	3301      	adds	r3, #1
 80054ee:	9305      	str	r3, [sp, #20]
 80054f0:	9b00      	ldr	r3, [sp, #0]
 80054f2:	4453      	add	r3, sl
 80054f4:	9309      	str	r3, [sp, #36]	; 0x24
 80054f6:	9b02      	ldr	r3, [sp, #8]
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	46b9      	mov	r9, r7
 80054fe:	9308      	str	r3, [sp, #32]
 8005500:	4607      	mov	r7, r0
 8005502:	9b05      	ldr	r3, [sp, #20]
 8005504:	4621      	mov	r1, r4
 8005506:	3b01      	subs	r3, #1
 8005508:	4628      	mov	r0, r5
 800550a:	9302      	str	r3, [sp, #8]
 800550c:	f7ff fad6 	bl	8004abc <quorem>
 8005510:	4603      	mov	r3, r0
 8005512:	3330      	adds	r3, #48	; 0x30
 8005514:	9006      	str	r0, [sp, #24]
 8005516:	4649      	mov	r1, r9
 8005518:	4628      	mov	r0, r5
 800551a:	930a      	str	r3, [sp, #40]	; 0x28
 800551c:	f000 fb76 	bl	8005c0c <__mcmp>
 8005520:	463a      	mov	r2, r7
 8005522:	4682      	mov	sl, r0
 8005524:	4621      	mov	r1, r4
 8005526:	4630      	mov	r0, r6
 8005528:	f000 fb8c 	bl	8005c44 <__mdiff>
 800552c:	68c2      	ldr	r2, [r0, #12]
 800552e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005530:	4680      	mov	r8, r0
 8005532:	bb0a      	cbnz	r2, 8005578 <_dtoa_r+0x9a0>
 8005534:	4601      	mov	r1, r0
 8005536:	4628      	mov	r0, r5
 8005538:	f000 fb68 	bl	8005c0c <__mcmp>
 800553c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800553e:	4602      	mov	r2, r0
 8005540:	4641      	mov	r1, r8
 8005542:	4630      	mov	r0, r6
 8005544:	920e      	str	r2, [sp, #56]	; 0x38
 8005546:	930a      	str	r3, [sp, #40]	; 0x28
 8005548:	f000 f922 	bl	8005790 <_Bfree>
 800554c:	9b07      	ldr	r3, [sp, #28]
 800554e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005550:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8005554:	ea43 0102 	orr.w	r1, r3, r2
 8005558:	9b08      	ldr	r3, [sp, #32]
 800555a:	430b      	orrs	r3, r1
 800555c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800555e:	d10d      	bne.n	800557c <_dtoa_r+0x9a4>
 8005560:	2b39      	cmp	r3, #57	; 0x39
 8005562:	d029      	beq.n	80055b8 <_dtoa_r+0x9e0>
 8005564:	f1ba 0f00 	cmp.w	sl, #0
 8005568:	dd01      	ble.n	800556e <_dtoa_r+0x996>
 800556a:	9b06      	ldr	r3, [sp, #24]
 800556c:	3331      	adds	r3, #49	; 0x31
 800556e:	9a02      	ldr	r2, [sp, #8]
 8005570:	7013      	strb	r3, [r2, #0]
 8005572:	e774      	b.n	800545e <_dtoa_r+0x886>
 8005574:	4638      	mov	r0, r7
 8005576:	e7b8      	b.n	80054ea <_dtoa_r+0x912>
 8005578:	2201      	movs	r2, #1
 800557a:	e7e1      	b.n	8005540 <_dtoa_r+0x968>
 800557c:	f1ba 0f00 	cmp.w	sl, #0
 8005580:	db06      	blt.n	8005590 <_dtoa_r+0x9b8>
 8005582:	9907      	ldr	r1, [sp, #28]
 8005584:	ea41 0a0a 	orr.w	sl, r1, sl
 8005588:	9908      	ldr	r1, [sp, #32]
 800558a:	ea5a 0101 	orrs.w	r1, sl, r1
 800558e:	d120      	bne.n	80055d2 <_dtoa_r+0x9fa>
 8005590:	2a00      	cmp	r2, #0
 8005592:	ddec      	ble.n	800556e <_dtoa_r+0x996>
 8005594:	4629      	mov	r1, r5
 8005596:	2201      	movs	r2, #1
 8005598:	4630      	mov	r0, r6
 800559a:	9305      	str	r3, [sp, #20]
 800559c:	f000 faca 	bl	8005b34 <__lshift>
 80055a0:	4621      	mov	r1, r4
 80055a2:	4605      	mov	r5, r0
 80055a4:	f000 fb32 	bl	8005c0c <__mcmp>
 80055a8:	2800      	cmp	r0, #0
 80055aa:	9b05      	ldr	r3, [sp, #20]
 80055ac:	dc02      	bgt.n	80055b4 <_dtoa_r+0x9dc>
 80055ae:	d1de      	bne.n	800556e <_dtoa_r+0x996>
 80055b0:	07da      	lsls	r2, r3, #31
 80055b2:	d5dc      	bpl.n	800556e <_dtoa_r+0x996>
 80055b4:	2b39      	cmp	r3, #57	; 0x39
 80055b6:	d1d8      	bne.n	800556a <_dtoa_r+0x992>
 80055b8:	9a02      	ldr	r2, [sp, #8]
 80055ba:	2339      	movs	r3, #57	; 0x39
 80055bc:	7013      	strb	r3, [r2, #0]
 80055be:	4643      	mov	r3, r8
 80055c0:	4698      	mov	r8, r3
 80055c2:	3b01      	subs	r3, #1
 80055c4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80055c8:	2a39      	cmp	r2, #57	; 0x39
 80055ca:	d051      	beq.n	8005670 <_dtoa_r+0xa98>
 80055cc:	3201      	adds	r2, #1
 80055ce:	701a      	strb	r2, [r3, #0]
 80055d0:	e745      	b.n	800545e <_dtoa_r+0x886>
 80055d2:	2a00      	cmp	r2, #0
 80055d4:	dd03      	ble.n	80055de <_dtoa_r+0xa06>
 80055d6:	2b39      	cmp	r3, #57	; 0x39
 80055d8:	d0ee      	beq.n	80055b8 <_dtoa_r+0x9e0>
 80055da:	3301      	adds	r3, #1
 80055dc:	e7c7      	b.n	800556e <_dtoa_r+0x996>
 80055de:	9a05      	ldr	r2, [sp, #20]
 80055e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055e2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80055e6:	428a      	cmp	r2, r1
 80055e8:	d02b      	beq.n	8005642 <_dtoa_r+0xa6a>
 80055ea:	4629      	mov	r1, r5
 80055ec:	2300      	movs	r3, #0
 80055ee:	220a      	movs	r2, #10
 80055f0:	4630      	mov	r0, r6
 80055f2:	f000 f8ef 	bl	80057d4 <__multadd>
 80055f6:	45b9      	cmp	r9, r7
 80055f8:	4605      	mov	r5, r0
 80055fa:	f04f 0300 	mov.w	r3, #0
 80055fe:	f04f 020a 	mov.w	r2, #10
 8005602:	4649      	mov	r1, r9
 8005604:	4630      	mov	r0, r6
 8005606:	d107      	bne.n	8005618 <_dtoa_r+0xa40>
 8005608:	f000 f8e4 	bl	80057d4 <__multadd>
 800560c:	4681      	mov	r9, r0
 800560e:	4607      	mov	r7, r0
 8005610:	9b05      	ldr	r3, [sp, #20]
 8005612:	3301      	adds	r3, #1
 8005614:	9305      	str	r3, [sp, #20]
 8005616:	e774      	b.n	8005502 <_dtoa_r+0x92a>
 8005618:	f000 f8dc 	bl	80057d4 <__multadd>
 800561c:	4639      	mov	r1, r7
 800561e:	4681      	mov	r9, r0
 8005620:	2300      	movs	r3, #0
 8005622:	220a      	movs	r2, #10
 8005624:	4630      	mov	r0, r6
 8005626:	f000 f8d5 	bl	80057d4 <__multadd>
 800562a:	4607      	mov	r7, r0
 800562c:	e7f0      	b.n	8005610 <_dtoa_r+0xa38>
 800562e:	f1ba 0f00 	cmp.w	sl, #0
 8005632:	9a00      	ldr	r2, [sp, #0]
 8005634:	bfcc      	ite	gt
 8005636:	46d0      	movgt	r8, sl
 8005638:	f04f 0801 	movle.w	r8, #1
 800563c:	4490      	add	r8, r2
 800563e:	f04f 0900 	mov.w	r9, #0
 8005642:	4629      	mov	r1, r5
 8005644:	2201      	movs	r2, #1
 8005646:	4630      	mov	r0, r6
 8005648:	9302      	str	r3, [sp, #8]
 800564a:	f000 fa73 	bl	8005b34 <__lshift>
 800564e:	4621      	mov	r1, r4
 8005650:	4605      	mov	r5, r0
 8005652:	f000 fadb 	bl	8005c0c <__mcmp>
 8005656:	2800      	cmp	r0, #0
 8005658:	dcb1      	bgt.n	80055be <_dtoa_r+0x9e6>
 800565a:	d102      	bne.n	8005662 <_dtoa_r+0xa8a>
 800565c:	9b02      	ldr	r3, [sp, #8]
 800565e:	07db      	lsls	r3, r3, #31
 8005660:	d4ad      	bmi.n	80055be <_dtoa_r+0x9e6>
 8005662:	4643      	mov	r3, r8
 8005664:	4698      	mov	r8, r3
 8005666:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800566a:	2a30      	cmp	r2, #48	; 0x30
 800566c:	d0fa      	beq.n	8005664 <_dtoa_r+0xa8c>
 800566e:	e6f6      	b.n	800545e <_dtoa_r+0x886>
 8005670:	9a00      	ldr	r2, [sp, #0]
 8005672:	429a      	cmp	r2, r3
 8005674:	d1a4      	bne.n	80055c0 <_dtoa_r+0x9e8>
 8005676:	f10b 0b01 	add.w	fp, fp, #1
 800567a:	2331      	movs	r3, #49	; 0x31
 800567c:	e778      	b.n	8005570 <_dtoa_r+0x998>
 800567e:	4b15      	ldr	r3, [pc, #84]	; (80056d4 <_dtoa_r+0xafc>)
 8005680:	f7ff bb12 	b.w	8004ca8 <_dtoa_r+0xd0>
 8005684:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005686:	2b00      	cmp	r3, #0
 8005688:	f47f aaee 	bne.w	8004c68 <_dtoa_r+0x90>
 800568c:	4b12      	ldr	r3, [pc, #72]	; (80056d8 <_dtoa_r+0xb00>)
 800568e:	f7ff bb0b 	b.w	8004ca8 <_dtoa_r+0xd0>
 8005692:	f1ba 0f00 	cmp.w	sl, #0
 8005696:	dc03      	bgt.n	80056a0 <_dtoa_r+0xac8>
 8005698:	9b07      	ldr	r3, [sp, #28]
 800569a:	2b02      	cmp	r3, #2
 800569c:	f73f aec7 	bgt.w	800542e <_dtoa_r+0x856>
 80056a0:	f8dd 8000 	ldr.w	r8, [sp]
 80056a4:	4621      	mov	r1, r4
 80056a6:	4628      	mov	r0, r5
 80056a8:	f7ff fa08 	bl	8004abc <quorem>
 80056ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80056b0:	f808 3b01 	strb.w	r3, [r8], #1
 80056b4:	9a00      	ldr	r2, [sp, #0]
 80056b6:	eba8 0202 	sub.w	r2, r8, r2
 80056ba:	4592      	cmp	sl, r2
 80056bc:	ddb7      	ble.n	800562e <_dtoa_r+0xa56>
 80056be:	4629      	mov	r1, r5
 80056c0:	2300      	movs	r3, #0
 80056c2:	220a      	movs	r2, #10
 80056c4:	4630      	mov	r0, r6
 80056c6:	f000 f885 	bl	80057d4 <__multadd>
 80056ca:	4605      	mov	r5, r0
 80056cc:	e7ea      	b.n	80056a4 <_dtoa_r+0xacc>
 80056ce:	bf00      	nop
 80056d0:	08006f27 	.word	0x08006f27
 80056d4:	08006e80 	.word	0x08006e80
 80056d8:	08006ea4 	.word	0x08006ea4

080056dc <_localeconv_r>:
 80056dc:	4800      	ldr	r0, [pc, #0]	; (80056e0 <_localeconv_r+0x4>)
 80056de:	4770      	bx	lr
 80056e0:	20000174 	.word	0x20000174

080056e4 <malloc>:
 80056e4:	4b02      	ldr	r3, [pc, #8]	; (80056f0 <malloc+0xc>)
 80056e6:	4601      	mov	r1, r0
 80056e8:	6818      	ldr	r0, [r3, #0]
 80056ea:	f000 bbef 	b.w	8005ecc <_malloc_r>
 80056ee:	bf00      	nop
 80056f0:	20000020 	.word	0x20000020

080056f4 <memcpy>:
 80056f4:	440a      	add	r2, r1
 80056f6:	4291      	cmp	r1, r2
 80056f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80056fc:	d100      	bne.n	8005700 <memcpy+0xc>
 80056fe:	4770      	bx	lr
 8005700:	b510      	push	{r4, lr}
 8005702:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005706:	f803 4f01 	strb.w	r4, [r3, #1]!
 800570a:	4291      	cmp	r1, r2
 800570c:	d1f9      	bne.n	8005702 <memcpy+0xe>
 800570e:	bd10      	pop	{r4, pc}

08005710 <_Balloc>:
 8005710:	b570      	push	{r4, r5, r6, lr}
 8005712:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005714:	4604      	mov	r4, r0
 8005716:	460d      	mov	r5, r1
 8005718:	b976      	cbnz	r6, 8005738 <_Balloc+0x28>
 800571a:	2010      	movs	r0, #16
 800571c:	f7ff ffe2 	bl	80056e4 <malloc>
 8005720:	4602      	mov	r2, r0
 8005722:	6260      	str	r0, [r4, #36]	; 0x24
 8005724:	b920      	cbnz	r0, 8005730 <_Balloc+0x20>
 8005726:	4b18      	ldr	r3, [pc, #96]	; (8005788 <_Balloc+0x78>)
 8005728:	4818      	ldr	r0, [pc, #96]	; (800578c <_Balloc+0x7c>)
 800572a:	2166      	movs	r1, #102	; 0x66
 800572c:	f000 fd94 	bl	8006258 <__assert_func>
 8005730:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005734:	6006      	str	r6, [r0, #0]
 8005736:	60c6      	str	r6, [r0, #12]
 8005738:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800573a:	68f3      	ldr	r3, [r6, #12]
 800573c:	b183      	cbz	r3, 8005760 <_Balloc+0x50>
 800573e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005746:	b9b8      	cbnz	r0, 8005778 <_Balloc+0x68>
 8005748:	2101      	movs	r1, #1
 800574a:	fa01 f605 	lsl.w	r6, r1, r5
 800574e:	1d72      	adds	r2, r6, #5
 8005750:	0092      	lsls	r2, r2, #2
 8005752:	4620      	mov	r0, r4
 8005754:	f000 fb5a 	bl	8005e0c <_calloc_r>
 8005758:	b160      	cbz	r0, 8005774 <_Balloc+0x64>
 800575a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800575e:	e00e      	b.n	800577e <_Balloc+0x6e>
 8005760:	2221      	movs	r2, #33	; 0x21
 8005762:	2104      	movs	r1, #4
 8005764:	4620      	mov	r0, r4
 8005766:	f000 fb51 	bl	8005e0c <_calloc_r>
 800576a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800576c:	60f0      	str	r0, [r6, #12]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1e4      	bne.n	800573e <_Balloc+0x2e>
 8005774:	2000      	movs	r0, #0
 8005776:	bd70      	pop	{r4, r5, r6, pc}
 8005778:	6802      	ldr	r2, [r0, #0]
 800577a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800577e:	2300      	movs	r3, #0
 8005780:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005784:	e7f7      	b.n	8005776 <_Balloc+0x66>
 8005786:	bf00      	nop
 8005788:	08006eb1 	.word	0x08006eb1
 800578c:	08006f38 	.word	0x08006f38

08005790 <_Bfree>:
 8005790:	b570      	push	{r4, r5, r6, lr}
 8005792:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005794:	4605      	mov	r5, r0
 8005796:	460c      	mov	r4, r1
 8005798:	b976      	cbnz	r6, 80057b8 <_Bfree+0x28>
 800579a:	2010      	movs	r0, #16
 800579c:	f7ff ffa2 	bl	80056e4 <malloc>
 80057a0:	4602      	mov	r2, r0
 80057a2:	6268      	str	r0, [r5, #36]	; 0x24
 80057a4:	b920      	cbnz	r0, 80057b0 <_Bfree+0x20>
 80057a6:	4b09      	ldr	r3, [pc, #36]	; (80057cc <_Bfree+0x3c>)
 80057a8:	4809      	ldr	r0, [pc, #36]	; (80057d0 <_Bfree+0x40>)
 80057aa:	218a      	movs	r1, #138	; 0x8a
 80057ac:	f000 fd54 	bl	8006258 <__assert_func>
 80057b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057b4:	6006      	str	r6, [r0, #0]
 80057b6:	60c6      	str	r6, [r0, #12]
 80057b8:	b13c      	cbz	r4, 80057ca <_Bfree+0x3a>
 80057ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80057bc:	6862      	ldr	r2, [r4, #4]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057c4:	6021      	str	r1, [r4, #0]
 80057c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80057ca:	bd70      	pop	{r4, r5, r6, pc}
 80057cc:	08006eb1 	.word	0x08006eb1
 80057d0:	08006f38 	.word	0x08006f38

080057d4 <__multadd>:
 80057d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057d8:	690e      	ldr	r6, [r1, #16]
 80057da:	4607      	mov	r7, r0
 80057dc:	4698      	mov	r8, r3
 80057de:	460c      	mov	r4, r1
 80057e0:	f101 0014 	add.w	r0, r1, #20
 80057e4:	2300      	movs	r3, #0
 80057e6:	6805      	ldr	r5, [r0, #0]
 80057e8:	b2a9      	uxth	r1, r5
 80057ea:	fb02 8101 	mla	r1, r2, r1, r8
 80057ee:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80057f2:	0c2d      	lsrs	r5, r5, #16
 80057f4:	fb02 c505 	mla	r5, r2, r5, ip
 80057f8:	b289      	uxth	r1, r1
 80057fa:	3301      	adds	r3, #1
 80057fc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005800:	429e      	cmp	r6, r3
 8005802:	f840 1b04 	str.w	r1, [r0], #4
 8005806:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800580a:	dcec      	bgt.n	80057e6 <__multadd+0x12>
 800580c:	f1b8 0f00 	cmp.w	r8, #0
 8005810:	d022      	beq.n	8005858 <__multadd+0x84>
 8005812:	68a3      	ldr	r3, [r4, #8]
 8005814:	42b3      	cmp	r3, r6
 8005816:	dc19      	bgt.n	800584c <__multadd+0x78>
 8005818:	6861      	ldr	r1, [r4, #4]
 800581a:	4638      	mov	r0, r7
 800581c:	3101      	adds	r1, #1
 800581e:	f7ff ff77 	bl	8005710 <_Balloc>
 8005822:	4605      	mov	r5, r0
 8005824:	b928      	cbnz	r0, 8005832 <__multadd+0x5e>
 8005826:	4602      	mov	r2, r0
 8005828:	4b0d      	ldr	r3, [pc, #52]	; (8005860 <__multadd+0x8c>)
 800582a:	480e      	ldr	r0, [pc, #56]	; (8005864 <__multadd+0x90>)
 800582c:	21b5      	movs	r1, #181	; 0xb5
 800582e:	f000 fd13 	bl	8006258 <__assert_func>
 8005832:	6922      	ldr	r2, [r4, #16]
 8005834:	3202      	adds	r2, #2
 8005836:	f104 010c 	add.w	r1, r4, #12
 800583a:	0092      	lsls	r2, r2, #2
 800583c:	300c      	adds	r0, #12
 800583e:	f7ff ff59 	bl	80056f4 <memcpy>
 8005842:	4621      	mov	r1, r4
 8005844:	4638      	mov	r0, r7
 8005846:	f7ff ffa3 	bl	8005790 <_Bfree>
 800584a:	462c      	mov	r4, r5
 800584c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005850:	3601      	adds	r6, #1
 8005852:	f8c3 8014 	str.w	r8, [r3, #20]
 8005856:	6126      	str	r6, [r4, #16]
 8005858:	4620      	mov	r0, r4
 800585a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800585e:	bf00      	nop
 8005860:	08006f27 	.word	0x08006f27
 8005864:	08006f38 	.word	0x08006f38

08005868 <__hi0bits>:
 8005868:	0c03      	lsrs	r3, r0, #16
 800586a:	041b      	lsls	r3, r3, #16
 800586c:	b9d3      	cbnz	r3, 80058a4 <__hi0bits+0x3c>
 800586e:	0400      	lsls	r0, r0, #16
 8005870:	2310      	movs	r3, #16
 8005872:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005876:	bf04      	itt	eq
 8005878:	0200      	lsleq	r0, r0, #8
 800587a:	3308      	addeq	r3, #8
 800587c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005880:	bf04      	itt	eq
 8005882:	0100      	lsleq	r0, r0, #4
 8005884:	3304      	addeq	r3, #4
 8005886:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800588a:	bf04      	itt	eq
 800588c:	0080      	lsleq	r0, r0, #2
 800588e:	3302      	addeq	r3, #2
 8005890:	2800      	cmp	r0, #0
 8005892:	db05      	blt.n	80058a0 <__hi0bits+0x38>
 8005894:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005898:	f103 0301 	add.w	r3, r3, #1
 800589c:	bf08      	it	eq
 800589e:	2320      	moveq	r3, #32
 80058a0:	4618      	mov	r0, r3
 80058a2:	4770      	bx	lr
 80058a4:	2300      	movs	r3, #0
 80058a6:	e7e4      	b.n	8005872 <__hi0bits+0xa>

080058a8 <__lo0bits>:
 80058a8:	6803      	ldr	r3, [r0, #0]
 80058aa:	f013 0207 	ands.w	r2, r3, #7
 80058ae:	4601      	mov	r1, r0
 80058b0:	d00b      	beq.n	80058ca <__lo0bits+0x22>
 80058b2:	07da      	lsls	r2, r3, #31
 80058b4:	d424      	bmi.n	8005900 <__lo0bits+0x58>
 80058b6:	0798      	lsls	r0, r3, #30
 80058b8:	bf49      	itett	mi
 80058ba:	085b      	lsrmi	r3, r3, #1
 80058bc:	089b      	lsrpl	r3, r3, #2
 80058be:	2001      	movmi	r0, #1
 80058c0:	600b      	strmi	r3, [r1, #0]
 80058c2:	bf5c      	itt	pl
 80058c4:	600b      	strpl	r3, [r1, #0]
 80058c6:	2002      	movpl	r0, #2
 80058c8:	4770      	bx	lr
 80058ca:	b298      	uxth	r0, r3
 80058cc:	b9b0      	cbnz	r0, 80058fc <__lo0bits+0x54>
 80058ce:	0c1b      	lsrs	r3, r3, #16
 80058d0:	2010      	movs	r0, #16
 80058d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80058d6:	bf04      	itt	eq
 80058d8:	0a1b      	lsreq	r3, r3, #8
 80058da:	3008      	addeq	r0, #8
 80058dc:	071a      	lsls	r2, r3, #28
 80058de:	bf04      	itt	eq
 80058e0:	091b      	lsreq	r3, r3, #4
 80058e2:	3004      	addeq	r0, #4
 80058e4:	079a      	lsls	r2, r3, #30
 80058e6:	bf04      	itt	eq
 80058e8:	089b      	lsreq	r3, r3, #2
 80058ea:	3002      	addeq	r0, #2
 80058ec:	07da      	lsls	r2, r3, #31
 80058ee:	d403      	bmi.n	80058f8 <__lo0bits+0x50>
 80058f0:	085b      	lsrs	r3, r3, #1
 80058f2:	f100 0001 	add.w	r0, r0, #1
 80058f6:	d005      	beq.n	8005904 <__lo0bits+0x5c>
 80058f8:	600b      	str	r3, [r1, #0]
 80058fa:	4770      	bx	lr
 80058fc:	4610      	mov	r0, r2
 80058fe:	e7e8      	b.n	80058d2 <__lo0bits+0x2a>
 8005900:	2000      	movs	r0, #0
 8005902:	4770      	bx	lr
 8005904:	2020      	movs	r0, #32
 8005906:	4770      	bx	lr

08005908 <__i2b>:
 8005908:	b510      	push	{r4, lr}
 800590a:	460c      	mov	r4, r1
 800590c:	2101      	movs	r1, #1
 800590e:	f7ff feff 	bl	8005710 <_Balloc>
 8005912:	4602      	mov	r2, r0
 8005914:	b928      	cbnz	r0, 8005922 <__i2b+0x1a>
 8005916:	4b05      	ldr	r3, [pc, #20]	; (800592c <__i2b+0x24>)
 8005918:	4805      	ldr	r0, [pc, #20]	; (8005930 <__i2b+0x28>)
 800591a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800591e:	f000 fc9b 	bl	8006258 <__assert_func>
 8005922:	2301      	movs	r3, #1
 8005924:	6144      	str	r4, [r0, #20]
 8005926:	6103      	str	r3, [r0, #16]
 8005928:	bd10      	pop	{r4, pc}
 800592a:	bf00      	nop
 800592c:	08006f27 	.word	0x08006f27
 8005930:	08006f38 	.word	0x08006f38

08005934 <__multiply>:
 8005934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005938:	4614      	mov	r4, r2
 800593a:	690a      	ldr	r2, [r1, #16]
 800593c:	6923      	ldr	r3, [r4, #16]
 800593e:	429a      	cmp	r2, r3
 8005940:	bfb8      	it	lt
 8005942:	460b      	movlt	r3, r1
 8005944:	460d      	mov	r5, r1
 8005946:	bfbc      	itt	lt
 8005948:	4625      	movlt	r5, r4
 800594a:	461c      	movlt	r4, r3
 800594c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005950:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005954:	68ab      	ldr	r3, [r5, #8]
 8005956:	6869      	ldr	r1, [r5, #4]
 8005958:	eb0a 0709 	add.w	r7, sl, r9
 800595c:	42bb      	cmp	r3, r7
 800595e:	b085      	sub	sp, #20
 8005960:	bfb8      	it	lt
 8005962:	3101      	addlt	r1, #1
 8005964:	f7ff fed4 	bl	8005710 <_Balloc>
 8005968:	b930      	cbnz	r0, 8005978 <__multiply+0x44>
 800596a:	4602      	mov	r2, r0
 800596c:	4b42      	ldr	r3, [pc, #264]	; (8005a78 <__multiply+0x144>)
 800596e:	4843      	ldr	r0, [pc, #268]	; (8005a7c <__multiply+0x148>)
 8005970:	f240 115d 	movw	r1, #349	; 0x15d
 8005974:	f000 fc70 	bl	8006258 <__assert_func>
 8005978:	f100 0614 	add.w	r6, r0, #20
 800597c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005980:	4633      	mov	r3, r6
 8005982:	2200      	movs	r2, #0
 8005984:	4543      	cmp	r3, r8
 8005986:	d31e      	bcc.n	80059c6 <__multiply+0x92>
 8005988:	f105 0c14 	add.w	ip, r5, #20
 800598c:	f104 0314 	add.w	r3, r4, #20
 8005990:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005994:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005998:	9202      	str	r2, [sp, #8]
 800599a:	ebac 0205 	sub.w	r2, ip, r5
 800599e:	3a15      	subs	r2, #21
 80059a0:	f022 0203 	bic.w	r2, r2, #3
 80059a4:	3204      	adds	r2, #4
 80059a6:	f105 0115 	add.w	r1, r5, #21
 80059aa:	458c      	cmp	ip, r1
 80059ac:	bf38      	it	cc
 80059ae:	2204      	movcc	r2, #4
 80059b0:	9201      	str	r2, [sp, #4]
 80059b2:	9a02      	ldr	r2, [sp, #8]
 80059b4:	9303      	str	r3, [sp, #12]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d808      	bhi.n	80059cc <__multiply+0x98>
 80059ba:	2f00      	cmp	r7, #0
 80059bc:	dc55      	bgt.n	8005a6a <__multiply+0x136>
 80059be:	6107      	str	r7, [r0, #16]
 80059c0:	b005      	add	sp, #20
 80059c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059c6:	f843 2b04 	str.w	r2, [r3], #4
 80059ca:	e7db      	b.n	8005984 <__multiply+0x50>
 80059cc:	f8b3 a000 	ldrh.w	sl, [r3]
 80059d0:	f1ba 0f00 	cmp.w	sl, #0
 80059d4:	d020      	beq.n	8005a18 <__multiply+0xe4>
 80059d6:	f105 0e14 	add.w	lr, r5, #20
 80059da:	46b1      	mov	r9, r6
 80059dc:	2200      	movs	r2, #0
 80059de:	f85e 4b04 	ldr.w	r4, [lr], #4
 80059e2:	f8d9 b000 	ldr.w	fp, [r9]
 80059e6:	b2a1      	uxth	r1, r4
 80059e8:	fa1f fb8b 	uxth.w	fp, fp
 80059ec:	fb0a b101 	mla	r1, sl, r1, fp
 80059f0:	4411      	add	r1, r2
 80059f2:	f8d9 2000 	ldr.w	r2, [r9]
 80059f6:	0c24      	lsrs	r4, r4, #16
 80059f8:	0c12      	lsrs	r2, r2, #16
 80059fa:	fb0a 2404 	mla	r4, sl, r4, r2
 80059fe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005a02:	b289      	uxth	r1, r1
 8005a04:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005a08:	45f4      	cmp	ip, lr
 8005a0a:	f849 1b04 	str.w	r1, [r9], #4
 8005a0e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005a12:	d8e4      	bhi.n	80059de <__multiply+0xaa>
 8005a14:	9901      	ldr	r1, [sp, #4]
 8005a16:	5072      	str	r2, [r6, r1]
 8005a18:	9a03      	ldr	r2, [sp, #12]
 8005a1a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005a1e:	3304      	adds	r3, #4
 8005a20:	f1b9 0f00 	cmp.w	r9, #0
 8005a24:	d01f      	beq.n	8005a66 <__multiply+0x132>
 8005a26:	6834      	ldr	r4, [r6, #0]
 8005a28:	f105 0114 	add.w	r1, r5, #20
 8005a2c:	46b6      	mov	lr, r6
 8005a2e:	f04f 0a00 	mov.w	sl, #0
 8005a32:	880a      	ldrh	r2, [r1, #0]
 8005a34:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005a38:	fb09 b202 	mla	r2, r9, r2, fp
 8005a3c:	4492      	add	sl, r2
 8005a3e:	b2a4      	uxth	r4, r4
 8005a40:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005a44:	f84e 4b04 	str.w	r4, [lr], #4
 8005a48:	f851 4b04 	ldr.w	r4, [r1], #4
 8005a4c:	f8be 2000 	ldrh.w	r2, [lr]
 8005a50:	0c24      	lsrs	r4, r4, #16
 8005a52:	fb09 2404 	mla	r4, r9, r4, r2
 8005a56:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005a5a:	458c      	cmp	ip, r1
 8005a5c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005a60:	d8e7      	bhi.n	8005a32 <__multiply+0xfe>
 8005a62:	9a01      	ldr	r2, [sp, #4]
 8005a64:	50b4      	str	r4, [r6, r2]
 8005a66:	3604      	adds	r6, #4
 8005a68:	e7a3      	b.n	80059b2 <__multiply+0x7e>
 8005a6a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1a5      	bne.n	80059be <__multiply+0x8a>
 8005a72:	3f01      	subs	r7, #1
 8005a74:	e7a1      	b.n	80059ba <__multiply+0x86>
 8005a76:	bf00      	nop
 8005a78:	08006f27 	.word	0x08006f27
 8005a7c:	08006f38 	.word	0x08006f38

08005a80 <__pow5mult>:
 8005a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a84:	4615      	mov	r5, r2
 8005a86:	f012 0203 	ands.w	r2, r2, #3
 8005a8a:	4606      	mov	r6, r0
 8005a8c:	460f      	mov	r7, r1
 8005a8e:	d007      	beq.n	8005aa0 <__pow5mult+0x20>
 8005a90:	4c25      	ldr	r4, [pc, #148]	; (8005b28 <__pow5mult+0xa8>)
 8005a92:	3a01      	subs	r2, #1
 8005a94:	2300      	movs	r3, #0
 8005a96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005a9a:	f7ff fe9b 	bl	80057d4 <__multadd>
 8005a9e:	4607      	mov	r7, r0
 8005aa0:	10ad      	asrs	r5, r5, #2
 8005aa2:	d03d      	beq.n	8005b20 <__pow5mult+0xa0>
 8005aa4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005aa6:	b97c      	cbnz	r4, 8005ac8 <__pow5mult+0x48>
 8005aa8:	2010      	movs	r0, #16
 8005aaa:	f7ff fe1b 	bl	80056e4 <malloc>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	6270      	str	r0, [r6, #36]	; 0x24
 8005ab2:	b928      	cbnz	r0, 8005ac0 <__pow5mult+0x40>
 8005ab4:	4b1d      	ldr	r3, [pc, #116]	; (8005b2c <__pow5mult+0xac>)
 8005ab6:	481e      	ldr	r0, [pc, #120]	; (8005b30 <__pow5mult+0xb0>)
 8005ab8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005abc:	f000 fbcc 	bl	8006258 <__assert_func>
 8005ac0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ac4:	6004      	str	r4, [r0, #0]
 8005ac6:	60c4      	str	r4, [r0, #12]
 8005ac8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005acc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ad0:	b94c      	cbnz	r4, 8005ae6 <__pow5mult+0x66>
 8005ad2:	f240 2171 	movw	r1, #625	; 0x271
 8005ad6:	4630      	mov	r0, r6
 8005ad8:	f7ff ff16 	bl	8005908 <__i2b>
 8005adc:	2300      	movs	r3, #0
 8005ade:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	6003      	str	r3, [r0, #0]
 8005ae6:	f04f 0900 	mov.w	r9, #0
 8005aea:	07eb      	lsls	r3, r5, #31
 8005aec:	d50a      	bpl.n	8005b04 <__pow5mult+0x84>
 8005aee:	4639      	mov	r1, r7
 8005af0:	4622      	mov	r2, r4
 8005af2:	4630      	mov	r0, r6
 8005af4:	f7ff ff1e 	bl	8005934 <__multiply>
 8005af8:	4639      	mov	r1, r7
 8005afa:	4680      	mov	r8, r0
 8005afc:	4630      	mov	r0, r6
 8005afe:	f7ff fe47 	bl	8005790 <_Bfree>
 8005b02:	4647      	mov	r7, r8
 8005b04:	106d      	asrs	r5, r5, #1
 8005b06:	d00b      	beq.n	8005b20 <__pow5mult+0xa0>
 8005b08:	6820      	ldr	r0, [r4, #0]
 8005b0a:	b938      	cbnz	r0, 8005b1c <__pow5mult+0x9c>
 8005b0c:	4622      	mov	r2, r4
 8005b0e:	4621      	mov	r1, r4
 8005b10:	4630      	mov	r0, r6
 8005b12:	f7ff ff0f 	bl	8005934 <__multiply>
 8005b16:	6020      	str	r0, [r4, #0]
 8005b18:	f8c0 9000 	str.w	r9, [r0]
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	e7e4      	b.n	8005aea <__pow5mult+0x6a>
 8005b20:	4638      	mov	r0, r7
 8005b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b26:	bf00      	nop
 8005b28:	08007088 	.word	0x08007088
 8005b2c:	08006eb1 	.word	0x08006eb1
 8005b30:	08006f38 	.word	0x08006f38

08005b34 <__lshift>:
 8005b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b38:	460c      	mov	r4, r1
 8005b3a:	6849      	ldr	r1, [r1, #4]
 8005b3c:	6923      	ldr	r3, [r4, #16]
 8005b3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005b42:	68a3      	ldr	r3, [r4, #8]
 8005b44:	4607      	mov	r7, r0
 8005b46:	4691      	mov	r9, r2
 8005b48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005b4c:	f108 0601 	add.w	r6, r8, #1
 8005b50:	42b3      	cmp	r3, r6
 8005b52:	db0b      	blt.n	8005b6c <__lshift+0x38>
 8005b54:	4638      	mov	r0, r7
 8005b56:	f7ff fddb 	bl	8005710 <_Balloc>
 8005b5a:	4605      	mov	r5, r0
 8005b5c:	b948      	cbnz	r0, 8005b72 <__lshift+0x3e>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	4b28      	ldr	r3, [pc, #160]	; (8005c04 <__lshift+0xd0>)
 8005b62:	4829      	ldr	r0, [pc, #164]	; (8005c08 <__lshift+0xd4>)
 8005b64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005b68:	f000 fb76 	bl	8006258 <__assert_func>
 8005b6c:	3101      	adds	r1, #1
 8005b6e:	005b      	lsls	r3, r3, #1
 8005b70:	e7ee      	b.n	8005b50 <__lshift+0x1c>
 8005b72:	2300      	movs	r3, #0
 8005b74:	f100 0114 	add.w	r1, r0, #20
 8005b78:	f100 0210 	add.w	r2, r0, #16
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	4553      	cmp	r3, sl
 8005b80:	db33      	blt.n	8005bea <__lshift+0xb6>
 8005b82:	6920      	ldr	r0, [r4, #16]
 8005b84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005b88:	f104 0314 	add.w	r3, r4, #20
 8005b8c:	f019 091f 	ands.w	r9, r9, #31
 8005b90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005b94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005b98:	d02b      	beq.n	8005bf2 <__lshift+0xbe>
 8005b9a:	f1c9 0e20 	rsb	lr, r9, #32
 8005b9e:	468a      	mov	sl, r1
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	6818      	ldr	r0, [r3, #0]
 8005ba4:	fa00 f009 	lsl.w	r0, r0, r9
 8005ba8:	4302      	orrs	r2, r0
 8005baa:	f84a 2b04 	str.w	r2, [sl], #4
 8005bae:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bb2:	459c      	cmp	ip, r3
 8005bb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8005bb8:	d8f3      	bhi.n	8005ba2 <__lshift+0x6e>
 8005bba:	ebac 0304 	sub.w	r3, ip, r4
 8005bbe:	3b15      	subs	r3, #21
 8005bc0:	f023 0303 	bic.w	r3, r3, #3
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	f104 0015 	add.w	r0, r4, #21
 8005bca:	4584      	cmp	ip, r0
 8005bcc:	bf38      	it	cc
 8005bce:	2304      	movcc	r3, #4
 8005bd0:	50ca      	str	r2, [r1, r3]
 8005bd2:	b10a      	cbz	r2, 8005bd8 <__lshift+0xa4>
 8005bd4:	f108 0602 	add.w	r6, r8, #2
 8005bd8:	3e01      	subs	r6, #1
 8005bda:	4638      	mov	r0, r7
 8005bdc:	612e      	str	r6, [r5, #16]
 8005bde:	4621      	mov	r1, r4
 8005be0:	f7ff fdd6 	bl	8005790 <_Bfree>
 8005be4:	4628      	mov	r0, r5
 8005be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bea:	f842 0f04 	str.w	r0, [r2, #4]!
 8005bee:	3301      	adds	r3, #1
 8005bf0:	e7c5      	b.n	8005b7e <__lshift+0x4a>
 8005bf2:	3904      	subs	r1, #4
 8005bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bf8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005bfc:	459c      	cmp	ip, r3
 8005bfe:	d8f9      	bhi.n	8005bf4 <__lshift+0xc0>
 8005c00:	e7ea      	b.n	8005bd8 <__lshift+0xa4>
 8005c02:	bf00      	nop
 8005c04:	08006f27 	.word	0x08006f27
 8005c08:	08006f38 	.word	0x08006f38

08005c0c <__mcmp>:
 8005c0c:	b530      	push	{r4, r5, lr}
 8005c0e:	6902      	ldr	r2, [r0, #16]
 8005c10:	690c      	ldr	r4, [r1, #16]
 8005c12:	1b12      	subs	r2, r2, r4
 8005c14:	d10e      	bne.n	8005c34 <__mcmp+0x28>
 8005c16:	f100 0314 	add.w	r3, r0, #20
 8005c1a:	3114      	adds	r1, #20
 8005c1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005c20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005c24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005c28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005c2c:	42a5      	cmp	r5, r4
 8005c2e:	d003      	beq.n	8005c38 <__mcmp+0x2c>
 8005c30:	d305      	bcc.n	8005c3e <__mcmp+0x32>
 8005c32:	2201      	movs	r2, #1
 8005c34:	4610      	mov	r0, r2
 8005c36:	bd30      	pop	{r4, r5, pc}
 8005c38:	4283      	cmp	r3, r0
 8005c3a:	d3f3      	bcc.n	8005c24 <__mcmp+0x18>
 8005c3c:	e7fa      	b.n	8005c34 <__mcmp+0x28>
 8005c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c42:	e7f7      	b.n	8005c34 <__mcmp+0x28>

08005c44 <__mdiff>:
 8005c44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c48:	460c      	mov	r4, r1
 8005c4a:	4606      	mov	r6, r0
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	4620      	mov	r0, r4
 8005c50:	4617      	mov	r7, r2
 8005c52:	f7ff ffdb 	bl	8005c0c <__mcmp>
 8005c56:	1e05      	subs	r5, r0, #0
 8005c58:	d110      	bne.n	8005c7c <__mdiff+0x38>
 8005c5a:	4629      	mov	r1, r5
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	f7ff fd57 	bl	8005710 <_Balloc>
 8005c62:	b930      	cbnz	r0, 8005c72 <__mdiff+0x2e>
 8005c64:	4b39      	ldr	r3, [pc, #228]	; (8005d4c <__mdiff+0x108>)
 8005c66:	4602      	mov	r2, r0
 8005c68:	f240 2132 	movw	r1, #562	; 0x232
 8005c6c:	4838      	ldr	r0, [pc, #224]	; (8005d50 <__mdiff+0x10c>)
 8005c6e:	f000 faf3 	bl	8006258 <__assert_func>
 8005c72:	2301      	movs	r3, #1
 8005c74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005c78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c7c:	bfa4      	itt	ge
 8005c7e:	463b      	movge	r3, r7
 8005c80:	4627      	movge	r7, r4
 8005c82:	4630      	mov	r0, r6
 8005c84:	6879      	ldr	r1, [r7, #4]
 8005c86:	bfa6      	itte	ge
 8005c88:	461c      	movge	r4, r3
 8005c8a:	2500      	movge	r5, #0
 8005c8c:	2501      	movlt	r5, #1
 8005c8e:	f7ff fd3f 	bl	8005710 <_Balloc>
 8005c92:	b920      	cbnz	r0, 8005c9e <__mdiff+0x5a>
 8005c94:	4b2d      	ldr	r3, [pc, #180]	; (8005d4c <__mdiff+0x108>)
 8005c96:	4602      	mov	r2, r0
 8005c98:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005c9c:	e7e6      	b.n	8005c6c <__mdiff+0x28>
 8005c9e:	693e      	ldr	r6, [r7, #16]
 8005ca0:	60c5      	str	r5, [r0, #12]
 8005ca2:	6925      	ldr	r5, [r4, #16]
 8005ca4:	f107 0114 	add.w	r1, r7, #20
 8005ca8:	f104 0914 	add.w	r9, r4, #20
 8005cac:	f100 0e14 	add.w	lr, r0, #20
 8005cb0:	f107 0210 	add.w	r2, r7, #16
 8005cb4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005cb8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005cbc:	46f2      	mov	sl, lr
 8005cbe:	2700      	movs	r7, #0
 8005cc0:	f859 3b04 	ldr.w	r3, [r9], #4
 8005cc4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005cc8:	fa1f f883 	uxth.w	r8, r3
 8005ccc:	fa17 f78b 	uxtah	r7, r7, fp
 8005cd0:	0c1b      	lsrs	r3, r3, #16
 8005cd2:	eba7 0808 	sub.w	r8, r7, r8
 8005cd6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005cda:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005cde:	fa1f f888 	uxth.w	r8, r8
 8005ce2:	141f      	asrs	r7, r3, #16
 8005ce4:	454d      	cmp	r5, r9
 8005ce6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005cea:	f84a 3b04 	str.w	r3, [sl], #4
 8005cee:	d8e7      	bhi.n	8005cc0 <__mdiff+0x7c>
 8005cf0:	1b2b      	subs	r3, r5, r4
 8005cf2:	3b15      	subs	r3, #21
 8005cf4:	f023 0303 	bic.w	r3, r3, #3
 8005cf8:	3304      	adds	r3, #4
 8005cfa:	3415      	adds	r4, #21
 8005cfc:	42a5      	cmp	r5, r4
 8005cfe:	bf38      	it	cc
 8005d00:	2304      	movcc	r3, #4
 8005d02:	4419      	add	r1, r3
 8005d04:	4473      	add	r3, lr
 8005d06:	469e      	mov	lr, r3
 8005d08:	460d      	mov	r5, r1
 8005d0a:	4565      	cmp	r5, ip
 8005d0c:	d30e      	bcc.n	8005d2c <__mdiff+0xe8>
 8005d0e:	f10c 0203 	add.w	r2, ip, #3
 8005d12:	1a52      	subs	r2, r2, r1
 8005d14:	f022 0203 	bic.w	r2, r2, #3
 8005d18:	3903      	subs	r1, #3
 8005d1a:	458c      	cmp	ip, r1
 8005d1c:	bf38      	it	cc
 8005d1e:	2200      	movcc	r2, #0
 8005d20:	441a      	add	r2, r3
 8005d22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005d26:	b17b      	cbz	r3, 8005d48 <__mdiff+0x104>
 8005d28:	6106      	str	r6, [r0, #16]
 8005d2a:	e7a5      	b.n	8005c78 <__mdiff+0x34>
 8005d2c:	f855 8b04 	ldr.w	r8, [r5], #4
 8005d30:	fa17 f488 	uxtah	r4, r7, r8
 8005d34:	1422      	asrs	r2, r4, #16
 8005d36:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8005d3a:	b2a4      	uxth	r4, r4
 8005d3c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005d40:	f84e 4b04 	str.w	r4, [lr], #4
 8005d44:	1417      	asrs	r7, r2, #16
 8005d46:	e7e0      	b.n	8005d0a <__mdiff+0xc6>
 8005d48:	3e01      	subs	r6, #1
 8005d4a:	e7ea      	b.n	8005d22 <__mdiff+0xde>
 8005d4c:	08006f27 	.word	0x08006f27
 8005d50:	08006f38 	.word	0x08006f38

08005d54 <__d2b>:
 8005d54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005d58:	4689      	mov	r9, r1
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	ec57 6b10 	vmov	r6, r7, d0
 8005d60:	4690      	mov	r8, r2
 8005d62:	f7ff fcd5 	bl	8005710 <_Balloc>
 8005d66:	4604      	mov	r4, r0
 8005d68:	b930      	cbnz	r0, 8005d78 <__d2b+0x24>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	4b25      	ldr	r3, [pc, #148]	; (8005e04 <__d2b+0xb0>)
 8005d6e:	4826      	ldr	r0, [pc, #152]	; (8005e08 <__d2b+0xb4>)
 8005d70:	f240 310a 	movw	r1, #778	; 0x30a
 8005d74:	f000 fa70 	bl	8006258 <__assert_func>
 8005d78:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005d7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005d80:	bb35      	cbnz	r5, 8005dd0 <__d2b+0x7c>
 8005d82:	2e00      	cmp	r6, #0
 8005d84:	9301      	str	r3, [sp, #4]
 8005d86:	d028      	beq.n	8005dda <__d2b+0x86>
 8005d88:	4668      	mov	r0, sp
 8005d8a:	9600      	str	r6, [sp, #0]
 8005d8c:	f7ff fd8c 	bl	80058a8 <__lo0bits>
 8005d90:	9900      	ldr	r1, [sp, #0]
 8005d92:	b300      	cbz	r0, 8005dd6 <__d2b+0x82>
 8005d94:	9a01      	ldr	r2, [sp, #4]
 8005d96:	f1c0 0320 	rsb	r3, r0, #32
 8005d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9e:	430b      	orrs	r3, r1
 8005da0:	40c2      	lsrs	r2, r0
 8005da2:	6163      	str	r3, [r4, #20]
 8005da4:	9201      	str	r2, [sp, #4]
 8005da6:	9b01      	ldr	r3, [sp, #4]
 8005da8:	61a3      	str	r3, [r4, #24]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	bf14      	ite	ne
 8005dae:	2202      	movne	r2, #2
 8005db0:	2201      	moveq	r2, #1
 8005db2:	6122      	str	r2, [r4, #16]
 8005db4:	b1d5      	cbz	r5, 8005dec <__d2b+0x98>
 8005db6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005dba:	4405      	add	r5, r0
 8005dbc:	f8c9 5000 	str.w	r5, [r9]
 8005dc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005dc4:	f8c8 0000 	str.w	r0, [r8]
 8005dc8:	4620      	mov	r0, r4
 8005dca:	b003      	add	sp, #12
 8005dcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005dd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dd4:	e7d5      	b.n	8005d82 <__d2b+0x2e>
 8005dd6:	6161      	str	r1, [r4, #20]
 8005dd8:	e7e5      	b.n	8005da6 <__d2b+0x52>
 8005dda:	a801      	add	r0, sp, #4
 8005ddc:	f7ff fd64 	bl	80058a8 <__lo0bits>
 8005de0:	9b01      	ldr	r3, [sp, #4]
 8005de2:	6163      	str	r3, [r4, #20]
 8005de4:	2201      	movs	r2, #1
 8005de6:	6122      	str	r2, [r4, #16]
 8005de8:	3020      	adds	r0, #32
 8005dea:	e7e3      	b.n	8005db4 <__d2b+0x60>
 8005dec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005df0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005df4:	f8c9 0000 	str.w	r0, [r9]
 8005df8:	6918      	ldr	r0, [r3, #16]
 8005dfa:	f7ff fd35 	bl	8005868 <__hi0bits>
 8005dfe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005e02:	e7df      	b.n	8005dc4 <__d2b+0x70>
 8005e04:	08006f27 	.word	0x08006f27
 8005e08:	08006f38 	.word	0x08006f38

08005e0c <_calloc_r>:
 8005e0c:	b513      	push	{r0, r1, r4, lr}
 8005e0e:	434a      	muls	r2, r1
 8005e10:	4611      	mov	r1, r2
 8005e12:	9201      	str	r2, [sp, #4]
 8005e14:	f000 f85a 	bl	8005ecc <_malloc_r>
 8005e18:	4604      	mov	r4, r0
 8005e1a:	b118      	cbz	r0, 8005e24 <_calloc_r+0x18>
 8005e1c:	9a01      	ldr	r2, [sp, #4]
 8005e1e:	2100      	movs	r1, #0
 8005e20:	f7fe f9e2 	bl	80041e8 <memset>
 8005e24:	4620      	mov	r0, r4
 8005e26:	b002      	add	sp, #8
 8005e28:	bd10      	pop	{r4, pc}
	...

08005e2c <_free_r>:
 8005e2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e2e:	2900      	cmp	r1, #0
 8005e30:	d048      	beq.n	8005ec4 <_free_r+0x98>
 8005e32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e36:	9001      	str	r0, [sp, #4]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f1a1 0404 	sub.w	r4, r1, #4
 8005e3e:	bfb8      	it	lt
 8005e40:	18e4      	addlt	r4, r4, r3
 8005e42:	f000 fa65 	bl	8006310 <__malloc_lock>
 8005e46:	4a20      	ldr	r2, [pc, #128]	; (8005ec8 <_free_r+0x9c>)
 8005e48:	9801      	ldr	r0, [sp, #4]
 8005e4a:	6813      	ldr	r3, [r2, #0]
 8005e4c:	4615      	mov	r5, r2
 8005e4e:	b933      	cbnz	r3, 8005e5e <_free_r+0x32>
 8005e50:	6063      	str	r3, [r4, #4]
 8005e52:	6014      	str	r4, [r2, #0]
 8005e54:	b003      	add	sp, #12
 8005e56:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e5a:	f000 ba5f 	b.w	800631c <__malloc_unlock>
 8005e5e:	42a3      	cmp	r3, r4
 8005e60:	d90b      	bls.n	8005e7a <_free_r+0x4e>
 8005e62:	6821      	ldr	r1, [r4, #0]
 8005e64:	1862      	adds	r2, r4, r1
 8005e66:	4293      	cmp	r3, r2
 8005e68:	bf04      	itt	eq
 8005e6a:	681a      	ldreq	r2, [r3, #0]
 8005e6c:	685b      	ldreq	r3, [r3, #4]
 8005e6e:	6063      	str	r3, [r4, #4]
 8005e70:	bf04      	itt	eq
 8005e72:	1852      	addeq	r2, r2, r1
 8005e74:	6022      	streq	r2, [r4, #0]
 8005e76:	602c      	str	r4, [r5, #0]
 8005e78:	e7ec      	b.n	8005e54 <_free_r+0x28>
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	b10b      	cbz	r3, 8005e84 <_free_r+0x58>
 8005e80:	42a3      	cmp	r3, r4
 8005e82:	d9fa      	bls.n	8005e7a <_free_r+0x4e>
 8005e84:	6811      	ldr	r1, [r2, #0]
 8005e86:	1855      	adds	r5, r2, r1
 8005e88:	42a5      	cmp	r5, r4
 8005e8a:	d10b      	bne.n	8005ea4 <_free_r+0x78>
 8005e8c:	6824      	ldr	r4, [r4, #0]
 8005e8e:	4421      	add	r1, r4
 8005e90:	1854      	adds	r4, r2, r1
 8005e92:	42a3      	cmp	r3, r4
 8005e94:	6011      	str	r1, [r2, #0]
 8005e96:	d1dd      	bne.n	8005e54 <_free_r+0x28>
 8005e98:	681c      	ldr	r4, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	6053      	str	r3, [r2, #4]
 8005e9e:	4421      	add	r1, r4
 8005ea0:	6011      	str	r1, [r2, #0]
 8005ea2:	e7d7      	b.n	8005e54 <_free_r+0x28>
 8005ea4:	d902      	bls.n	8005eac <_free_r+0x80>
 8005ea6:	230c      	movs	r3, #12
 8005ea8:	6003      	str	r3, [r0, #0]
 8005eaa:	e7d3      	b.n	8005e54 <_free_r+0x28>
 8005eac:	6825      	ldr	r5, [r4, #0]
 8005eae:	1961      	adds	r1, r4, r5
 8005eb0:	428b      	cmp	r3, r1
 8005eb2:	bf04      	itt	eq
 8005eb4:	6819      	ldreq	r1, [r3, #0]
 8005eb6:	685b      	ldreq	r3, [r3, #4]
 8005eb8:	6063      	str	r3, [r4, #4]
 8005eba:	bf04      	itt	eq
 8005ebc:	1949      	addeq	r1, r1, r5
 8005ebe:	6021      	streq	r1, [r4, #0]
 8005ec0:	6054      	str	r4, [r2, #4]
 8005ec2:	e7c7      	b.n	8005e54 <_free_r+0x28>
 8005ec4:	b003      	add	sp, #12
 8005ec6:	bd30      	pop	{r4, r5, pc}
 8005ec8:	20000214 	.word	0x20000214

08005ecc <_malloc_r>:
 8005ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ece:	1ccd      	adds	r5, r1, #3
 8005ed0:	f025 0503 	bic.w	r5, r5, #3
 8005ed4:	3508      	adds	r5, #8
 8005ed6:	2d0c      	cmp	r5, #12
 8005ed8:	bf38      	it	cc
 8005eda:	250c      	movcc	r5, #12
 8005edc:	2d00      	cmp	r5, #0
 8005ede:	4606      	mov	r6, r0
 8005ee0:	db01      	blt.n	8005ee6 <_malloc_r+0x1a>
 8005ee2:	42a9      	cmp	r1, r5
 8005ee4:	d903      	bls.n	8005eee <_malloc_r+0x22>
 8005ee6:	230c      	movs	r3, #12
 8005ee8:	6033      	str	r3, [r6, #0]
 8005eea:	2000      	movs	r0, #0
 8005eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eee:	f000 fa0f 	bl	8006310 <__malloc_lock>
 8005ef2:	4921      	ldr	r1, [pc, #132]	; (8005f78 <_malloc_r+0xac>)
 8005ef4:	680a      	ldr	r2, [r1, #0]
 8005ef6:	4614      	mov	r4, r2
 8005ef8:	b99c      	cbnz	r4, 8005f22 <_malloc_r+0x56>
 8005efa:	4f20      	ldr	r7, [pc, #128]	; (8005f7c <_malloc_r+0xb0>)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	b923      	cbnz	r3, 8005f0a <_malloc_r+0x3e>
 8005f00:	4621      	mov	r1, r4
 8005f02:	4630      	mov	r0, r6
 8005f04:	f000 f998 	bl	8006238 <_sbrk_r>
 8005f08:	6038      	str	r0, [r7, #0]
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	4630      	mov	r0, r6
 8005f0e:	f000 f993 	bl	8006238 <_sbrk_r>
 8005f12:	1c43      	adds	r3, r0, #1
 8005f14:	d123      	bne.n	8005f5e <_malloc_r+0x92>
 8005f16:	230c      	movs	r3, #12
 8005f18:	6033      	str	r3, [r6, #0]
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	f000 f9fe 	bl	800631c <__malloc_unlock>
 8005f20:	e7e3      	b.n	8005eea <_malloc_r+0x1e>
 8005f22:	6823      	ldr	r3, [r4, #0]
 8005f24:	1b5b      	subs	r3, r3, r5
 8005f26:	d417      	bmi.n	8005f58 <_malloc_r+0x8c>
 8005f28:	2b0b      	cmp	r3, #11
 8005f2a:	d903      	bls.n	8005f34 <_malloc_r+0x68>
 8005f2c:	6023      	str	r3, [r4, #0]
 8005f2e:	441c      	add	r4, r3
 8005f30:	6025      	str	r5, [r4, #0]
 8005f32:	e004      	b.n	8005f3e <_malloc_r+0x72>
 8005f34:	6863      	ldr	r3, [r4, #4]
 8005f36:	42a2      	cmp	r2, r4
 8005f38:	bf0c      	ite	eq
 8005f3a:	600b      	streq	r3, [r1, #0]
 8005f3c:	6053      	strne	r3, [r2, #4]
 8005f3e:	4630      	mov	r0, r6
 8005f40:	f000 f9ec 	bl	800631c <__malloc_unlock>
 8005f44:	f104 000b 	add.w	r0, r4, #11
 8005f48:	1d23      	adds	r3, r4, #4
 8005f4a:	f020 0007 	bic.w	r0, r0, #7
 8005f4e:	1ac2      	subs	r2, r0, r3
 8005f50:	d0cc      	beq.n	8005eec <_malloc_r+0x20>
 8005f52:	1a1b      	subs	r3, r3, r0
 8005f54:	50a3      	str	r3, [r4, r2]
 8005f56:	e7c9      	b.n	8005eec <_malloc_r+0x20>
 8005f58:	4622      	mov	r2, r4
 8005f5a:	6864      	ldr	r4, [r4, #4]
 8005f5c:	e7cc      	b.n	8005ef8 <_malloc_r+0x2c>
 8005f5e:	1cc4      	adds	r4, r0, #3
 8005f60:	f024 0403 	bic.w	r4, r4, #3
 8005f64:	42a0      	cmp	r0, r4
 8005f66:	d0e3      	beq.n	8005f30 <_malloc_r+0x64>
 8005f68:	1a21      	subs	r1, r4, r0
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	f000 f964 	bl	8006238 <_sbrk_r>
 8005f70:	3001      	adds	r0, #1
 8005f72:	d1dd      	bne.n	8005f30 <_malloc_r+0x64>
 8005f74:	e7cf      	b.n	8005f16 <_malloc_r+0x4a>
 8005f76:	bf00      	nop
 8005f78:	20000214 	.word	0x20000214
 8005f7c:	20000218 	.word	0x20000218

08005f80 <__ssputs_r>:
 8005f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f84:	688e      	ldr	r6, [r1, #8]
 8005f86:	429e      	cmp	r6, r3
 8005f88:	4682      	mov	sl, r0
 8005f8a:	460c      	mov	r4, r1
 8005f8c:	4690      	mov	r8, r2
 8005f8e:	461f      	mov	r7, r3
 8005f90:	d838      	bhi.n	8006004 <__ssputs_r+0x84>
 8005f92:	898a      	ldrh	r2, [r1, #12]
 8005f94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f98:	d032      	beq.n	8006000 <__ssputs_r+0x80>
 8005f9a:	6825      	ldr	r5, [r4, #0]
 8005f9c:	6909      	ldr	r1, [r1, #16]
 8005f9e:	eba5 0901 	sub.w	r9, r5, r1
 8005fa2:	6965      	ldr	r5, [r4, #20]
 8005fa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005fa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005fac:	3301      	adds	r3, #1
 8005fae:	444b      	add	r3, r9
 8005fb0:	106d      	asrs	r5, r5, #1
 8005fb2:	429d      	cmp	r5, r3
 8005fb4:	bf38      	it	cc
 8005fb6:	461d      	movcc	r5, r3
 8005fb8:	0553      	lsls	r3, r2, #21
 8005fba:	d531      	bpl.n	8006020 <__ssputs_r+0xa0>
 8005fbc:	4629      	mov	r1, r5
 8005fbe:	f7ff ff85 	bl	8005ecc <_malloc_r>
 8005fc2:	4606      	mov	r6, r0
 8005fc4:	b950      	cbnz	r0, 8005fdc <__ssputs_r+0x5c>
 8005fc6:	230c      	movs	r3, #12
 8005fc8:	f8ca 3000 	str.w	r3, [sl]
 8005fcc:	89a3      	ldrh	r3, [r4, #12]
 8005fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fd2:	81a3      	strh	r3, [r4, #12]
 8005fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fdc:	6921      	ldr	r1, [r4, #16]
 8005fde:	464a      	mov	r2, r9
 8005fe0:	f7ff fb88 	bl	80056f4 <memcpy>
 8005fe4:	89a3      	ldrh	r3, [r4, #12]
 8005fe6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fee:	81a3      	strh	r3, [r4, #12]
 8005ff0:	6126      	str	r6, [r4, #16]
 8005ff2:	6165      	str	r5, [r4, #20]
 8005ff4:	444e      	add	r6, r9
 8005ff6:	eba5 0509 	sub.w	r5, r5, r9
 8005ffa:	6026      	str	r6, [r4, #0]
 8005ffc:	60a5      	str	r5, [r4, #8]
 8005ffe:	463e      	mov	r6, r7
 8006000:	42be      	cmp	r6, r7
 8006002:	d900      	bls.n	8006006 <__ssputs_r+0x86>
 8006004:	463e      	mov	r6, r7
 8006006:	4632      	mov	r2, r6
 8006008:	6820      	ldr	r0, [r4, #0]
 800600a:	4641      	mov	r1, r8
 800600c:	f000 f966 	bl	80062dc <memmove>
 8006010:	68a3      	ldr	r3, [r4, #8]
 8006012:	6822      	ldr	r2, [r4, #0]
 8006014:	1b9b      	subs	r3, r3, r6
 8006016:	4432      	add	r2, r6
 8006018:	60a3      	str	r3, [r4, #8]
 800601a:	6022      	str	r2, [r4, #0]
 800601c:	2000      	movs	r0, #0
 800601e:	e7db      	b.n	8005fd8 <__ssputs_r+0x58>
 8006020:	462a      	mov	r2, r5
 8006022:	f000 f981 	bl	8006328 <_realloc_r>
 8006026:	4606      	mov	r6, r0
 8006028:	2800      	cmp	r0, #0
 800602a:	d1e1      	bne.n	8005ff0 <__ssputs_r+0x70>
 800602c:	6921      	ldr	r1, [r4, #16]
 800602e:	4650      	mov	r0, sl
 8006030:	f7ff fefc 	bl	8005e2c <_free_r>
 8006034:	e7c7      	b.n	8005fc6 <__ssputs_r+0x46>
	...

08006038 <_svfiprintf_r>:
 8006038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800603c:	4698      	mov	r8, r3
 800603e:	898b      	ldrh	r3, [r1, #12]
 8006040:	061b      	lsls	r3, r3, #24
 8006042:	b09d      	sub	sp, #116	; 0x74
 8006044:	4607      	mov	r7, r0
 8006046:	460d      	mov	r5, r1
 8006048:	4614      	mov	r4, r2
 800604a:	d50e      	bpl.n	800606a <_svfiprintf_r+0x32>
 800604c:	690b      	ldr	r3, [r1, #16]
 800604e:	b963      	cbnz	r3, 800606a <_svfiprintf_r+0x32>
 8006050:	2140      	movs	r1, #64	; 0x40
 8006052:	f7ff ff3b 	bl	8005ecc <_malloc_r>
 8006056:	6028      	str	r0, [r5, #0]
 8006058:	6128      	str	r0, [r5, #16]
 800605a:	b920      	cbnz	r0, 8006066 <_svfiprintf_r+0x2e>
 800605c:	230c      	movs	r3, #12
 800605e:	603b      	str	r3, [r7, #0]
 8006060:	f04f 30ff 	mov.w	r0, #4294967295
 8006064:	e0d1      	b.n	800620a <_svfiprintf_r+0x1d2>
 8006066:	2340      	movs	r3, #64	; 0x40
 8006068:	616b      	str	r3, [r5, #20]
 800606a:	2300      	movs	r3, #0
 800606c:	9309      	str	r3, [sp, #36]	; 0x24
 800606e:	2320      	movs	r3, #32
 8006070:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006074:	f8cd 800c 	str.w	r8, [sp, #12]
 8006078:	2330      	movs	r3, #48	; 0x30
 800607a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006224 <_svfiprintf_r+0x1ec>
 800607e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006082:	f04f 0901 	mov.w	r9, #1
 8006086:	4623      	mov	r3, r4
 8006088:	469a      	mov	sl, r3
 800608a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800608e:	b10a      	cbz	r2, 8006094 <_svfiprintf_r+0x5c>
 8006090:	2a25      	cmp	r2, #37	; 0x25
 8006092:	d1f9      	bne.n	8006088 <_svfiprintf_r+0x50>
 8006094:	ebba 0b04 	subs.w	fp, sl, r4
 8006098:	d00b      	beq.n	80060b2 <_svfiprintf_r+0x7a>
 800609a:	465b      	mov	r3, fp
 800609c:	4622      	mov	r2, r4
 800609e:	4629      	mov	r1, r5
 80060a0:	4638      	mov	r0, r7
 80060a2:	f7ff ff6d 	bl	8005f80 <__ssputs_r>
 80060a6:	3001      	adds	r0, #1
 80060a8:	f000 80aa 	beq.w	8006200 <_svfiprintf_r+0x1c8>
 80060ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060ae:	445a      	add	r2, fp
 80060b0:	9209      	str	r2, [sp, #36]	; 0x24
 80060b2:	f89a 3000 	ldrb.w	r3, [sl]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 80a2 	beq.w	8006200 <_svfiprintf_r+0x1c8>
 80060bc:	2300      	movs	r3, #0
 80060be:	f04f 32ff 	mov.w	r2, #4294967295
 80060c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060c6:	f10a 0a01 	add.w	sl, sl, #1
 80060ca:	9304      	str	r3, [sp, #16]
 80060cc:	9307      	str	r3, [sp, #28]
 80060ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060d2:	931a      	str	r3, [sp, #104]	; 0x68
 80060d4:	4654      	mov	r4, sl
 80060d6:	2205      	movs	r2, #5
 80060d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060dc:	4851      	ldr	r0, [pc, #324]	; (8006224 <_svfiprintf_r+0x1ec>)
 80060de:	f7fa f8b7 	bl	8000250 <memchr>
 80060e2:	9a04      	ldr	r2, [sp, #16]
 80060e4:	b9d8      	cbnz	r0, 800611e <_svfiprintf_r+0xe6>
 80060e6:	06d0      	lsls	r0, r2, #27
 80060e8:	bf44      	itt	mi
 80060ea:	2320      	movmi	r3, #32
 80060ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060f0:	0711      	lsls	r1, r2, #28
 80060f2:	bf44      	itt	mi
 80060f4:	232b      	movmi	r3, #43	; 0x2b
 80060f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060fa:	f89a 3000 	ldrb.w	r3, [sl]
 80060fe:	2b2a      	cmp	r3, #42	; 0x2a
 8006100:	d015      	beq.n	800612e <_svfiprintf_r+0xf6>
 8006102:	9a07      	ldr	r2, [sp, #28]
 8006104:	4654      	mov	r4, sl
 8006106:	2000      	movs	r0, #0
 8006108:	f04f 0c0a 	mov.w	ip, #10
 800610c:	4621      	mov	r1, r4
 800610e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006112:	3b30      	subs	r3, #48	; 0x30
 8006114:	2b09      	cmp	r3, #9
 8006116:	d94e      	bls.n	80061b6 <_svfiprintf_r+0x17e>
 8006118:	b1b0      	cbz	r0, 8006148 <_svfiprintf_r+0x110>
 800611a:	9207      	str	r2, [sp, #28]
 800611c:	e014      	b.n	8006148 <_svfiprintf_r+0x110>
 800611e:	eba0 0308 	sub.w	r3, r0, r8
 8006122:	fa09 f303 	lsl.w	r3, r9, r3
 8006126:	4313      	orrs	r3, r2
 8006128:	9304      	str	r3, [sp, #16]
 800612a:	46a2      	mov	sl, r4
 800612c:	e7d2      	b.n	80060d4 <_svfiprintf_r+0x9c>
 800612e:	9b03      	ldr	r3, [sp, #12]
 8006130:	1d19      	adds	r1, r3, #4
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	9103      	str	r1, [sp, #12]
 8006136:	2b00      	cmp	r3, #0
 8006138:	bfbb      	ittet	lt
 800613a:	425b      	neglt	r3, r3
 800613c:	f042 0202 	orrlt.w	r2, r2, #2
 8006140:	9307      	strge	r3, [sp, #28]
 8006142:	9307      	strlt	r3, [sp, #28]
 8006144:	bfb8      	it	lt
 8006146:	9204      	strlt	r2, [sp, #16]
 8006148:	7823      	ldrb	r3, [r4, #0]
 800614a:	2b2e      	cmp	r3, #46	; 0x2e
 800614c:	d10c      	bne.n	8006168 <_svfiprintf_r+0x130>
 800614e:	7863      	ldrb	r3, [r4, #1]
 8006150:	2b2a      	cmp	r3, #42	; 0x2a
 8006152:	d135      	bne.n	80061c0 <_svfiprintf_r+0x188>
 8006154:	9b03      	ldr	r3, [sp, #12]
 8006156:	1d1a      	adds	r2, r3, #4
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	9203      	str	r2, [sp, #12]
 800615c:	2b00      	cmp	r3, #0
 800615e:	bfb8      	it	lt
 8006160:	f04f 33ff 	movlt.w	r3, #4294967295
 8006164:	3402      	adds	r4, #2
 8006166:	9305      	str	r3, [sp, #20]
 8006168:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006234 <_svfiprintf_r+0x1fc>
 800616c:	7821      	ldrb	r1, [r4, #0]
 800616e:	2203      	movs	r2, #3
 8006170:	4650      	mov	r0, sl
 8006172:	f7fa f86d 	bl	8000250 <memchr>
 8006176:	b140      	cbz	r0, 800618a <_svfiprintf_r+0x152>
 8006178:	2340      	movs	r3, #64	; 0x40
 800617a:	eba0 000a 	sub.w	r0, r0, sl
 800617e:	fa03 f000 	lsl.w	r0, r3, r0
 8006182:	9b04      	ldr	r3, [sp, #16]
 8006184:	4303      	orrs	r3, r0
 8006186:	3401      	adds	r4, #1
 8006188:	9304      	str	r3, [sp, #16]
 800618a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800618e:	4826      	ldr	r0, [pc, #152]	; (8006228 <_svfiprintf_r+0x1f0>)
 8006190:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006194:	2206      	movs	r2, #6
 8006196:	f7fa f85b 	bl	8000250 <memchr>
 800619a:	2800      	cmp	r0, #0
 800619c:	d038      	beq.n	8006210 <_svfiprintf_r+0x1d8>
 800619e:	4b23      	ldr	r3, [pc, #140]	; (800622c <_svfiprintf_r+0x1f4>)
 80061a0:	bb1b      	cbnz	r3, 80061ea <_svfiprintf_r+0x1b2>
 80061a2:	9b03      	ldr	r3, [sp, #12]
 80061a4:	3307      	adds	r3, #7
 80061a6:	f023 0307 	bic.w	r3, r3, #7
 80061aa:	3308      	adds	r3, #8
 80061ac:	9303      	str	r3, [sp, #12]
 80061ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061b0:	4433      	add	r3, r6
 80061b2:	9309      	str	r3, [sp, #36]	; 0x24
 80061b4:	e767      	b.n	8006086 <_svfiprintf_r+0x4e>
 80061b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80061ba:	460c      	mov	r4, r1
 80061bc:	2001      	movs	r0, #1
 80061be:	e7a5      	b.n	800610c <_svfiprintf_r+0xd4>
 80061c0:	2300      	movs	r3, #0
 80061c2:	3401      	adds	r4, #1
 80061c4:	9305      	str	r3, [sp, #20]
 80061c6:	4619      	mov	r1, r3
 80061c8:	f04f 0c0a 	mov.w	ip, #10
 80061cc:	4620      	mov	r0, r4
 80061ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061d2:	3a30      	subs	r2, #48	; 0x30
 80061d4:	2a09      	cmp	r2, #9
 80061d6:	d903      	bls.n	80061e0 <_svfiprintf_r+0x1a8>
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d0c5      	beq.n	8006168 <_svfiprintf_r+0x130>
 80061dc:	9105      	str	r1, [sp, #20]
 80061de:	e7c3      	b.n	8006168 <_svfiprintf_r+0x130>
 80061e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80061e4:	4604      	mov	r4, r0
 80061e6:	2301      	movs	r3, #1
 80061e8:	e7f0      	b.n	80061cc <_svfiprintf_r+0x194>
 80061ea:	ab03      	add	r3, sp, #12
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	462a      	mov	r2, r5
 80061f0:	4b0f      	ldr	r3, [pc, #60]	; (8006230 <_svfiprintf_r+0x1f8>)
 80061f2:	a904      	add	r1, sp, #16
 80061f4:	4638      	mov	r0, r7
 80061f6:	f7fe f88f 	bl	8004318 <_printf_float>
 80061fa:	1c42      	adds	r2, r0, #1
 80061fc:	4606      	mov	r6, r0
 80061fe:	d1d6      	bne.n	80061ae <_svfiprintf_r+0x176>
 8006200:	89ab      	ldrh	r3, [r5, #12]
 8006202:	065b      	lsls	r3, r3, #25
 8006204:	f53f af2c 	bmi.w	8006060 <_svfiprintf_r+0x28>
 8006208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800620a:	b01d      	add	sp, #116	; 0x74
 800620c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006210:	ab03      	add	r3, sp, #12
 8006212:	9300      	str	r3, [sp, #0]
 8006214:	462a      	mov	r2, r5
 8006216:	4b06      	ldr	r3, [pc, #24]	; (8006230 <_svfiprintf_r+0x1f8>)
 8006218:	a904      	add	r1, sp, #16
 800621a:	4638      	mov	r0, r7
 800621c:	f7fe fb08 	bl	8004830 <_printf_i>
 8006220:	e7eb      	b.n	80061fa <_svfiprintf_r+0x1c2>
 8006222:	bf00      	nop
 8006224:	08007094 	.word	0x08007094
 8006228:	0800709e 	.word	0x0800709e
 800622c:	08004319 	.word	0x08004319
 8006230:	08005f81 	.word	0x08005f81
 8006234:	0800709a 	.word	0x0800709a

08006238 <_sbrk_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4d06      	ldr	r5, [pc, #24]	; (8006254 <_sbrk_r+0x1c>)
 800623c:	2300      	movs	r3, #0
 800623e:	4604      	mov	r4, r0
 8006240:	4608      	mov	r0, r1
 8006242:	602b      	str	r3, [r5, #0]
 8006244:	f7fa fe3a 	bl	8000ebc <_sbrk>
 8006248:	1c43      	adds	r3, r0, #1
 800624a:	d102      	bne.n	8006252 <_sbrk_r+0x1a>
 800624c:	682b      	ldr	r3, [r5, #0]
 800624e:	b103      	cbz	r3, 8006252 <_sbrk_r+0x1a>
 8006250:	6023      	str	r3, [r4, #0]
 8006252:	bd38      	pop	{r3, r4, r5, pc}
 8006254:	20000370 	.word	0x20000370

08006258 <__assert_func>:
 8006258:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800625a:	4614      	mov	r4, r2
 800625c:	461a      	mov	r2, r3
 800625e:	4b09      	ldr	r3, [pc, #36]	; (8006284 <__assert_func+0x2c>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4605      	mov	r5, r0
 8006264:	68d8      	ldr	r0, [r3, #12]
 8006266:	b14c      	cbz	r4, 800627c <__assert_func+0x24>
 8006268:	4b07      	ldr	r3, [pc, #28]	; (8006288 <__assert_func+0x30>)
 800626a:	9100      	str	r1, [sp, #0]
 800626c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006270:	4906      	ldr	r1, [pc, #24]	; (800628c <__assert_func+0x34>)
 8006272:	462b      	mov	r3, r5
 8006274:	f000 f80e 	bl	8006294 <fiprintf>
 8006278:	f000 faa4 	bl	80067c4 <abort>
 800627c:	4b04      	ldr	r3, [pc, #16]	; (8006290 <__assert_func+0x38>)
 800627e:	461c      	mov	r4, r3
 8006280:	e7f3      	b.n	800626a <__assert_func+0x12>
 8006282:	bf00      	nop
 8006284:	20000020 	.word	0x20000020
 8006288:	080070a5 	.word	0x080070a5
 800628c:	080070b2 	.word	0x080070b2
 8006290:	080070e0 	.word	0x080070e0

08006294 <fiprintf>:
 8006294:	b40e      	push	{r1, r2, r3}
 8006296:	b503      	push	{r0, r1, lr}
 8006298:	4601      	mov	r1, r0
 800629a:	ab03      	add	r3, sp, #12
 800629c:	4805      	ldr	r0, [pc, #20]	; (80062b4 <fiprintf+0x20>)
 800629e:	f853 2b04 	ldr.w	r2, [r3], #4
 80062a2:	6800      	ldr	r0, [r0, #0]
 80062a4:	9301      	str	r3, [sp, #4]
 80062a6:	f000 f88f 	bl	80063c8 <_vfiprintf_r>
 80062aa:	b002      	add	sp, #8
 80062ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80062b0:	b003      	add	sp, #12
 80062b2:	4770      	bx	lr
 80062b4:	20000020 	.word	0x20000020

080062b8 <__ascii_mbtowc>:
 80062b8:	b082      	sub	sp, #8
 80062ba:	b901      	cbnz	r1, 80062be <__ascii_mbtowc+0x6>
 80062bc:	a901      	add	r1, sp, #4
 80062be:	b142      	cbz	r2, 80062d2 <__ascii_mbtowc+0x1a>
 80062c0:	b14b      	cbz	r3, 80062d6 <__ascii_mbtowc+0x1e>
 80062c2:	7813      	ldrb	r3, [r2, #0]
 80062c4:	600b      	str	r3, [r1, #0]
 80062c6:	7812      	ldrb	r2, [r2, #0]
 80062c8:	1e10      	subs	r0, r2, #0
 80062ca:	bf18      	it	ne
 80062cc:	2001      	movne	r0, #1
 80062ce:	b002      	add	sp, #8
 80062d0:	4770      	bx	lr
 80062d2:	4610      	mov	r0, r2
 80062d4:	e7fb      	b.n	80062ce <__ascii_mbtowc+0x16>
 80062d6:	f06f 0001 	mvn.w	r0, #1
 80062da:	e7f8      	b.n	80062ce <__ascii_mbtowc+0x16>

080062dc <memmove>:
 80062dc:	4288      	cmp	r0, r1
 80062de:	b510      	push	{r4, lr}
 80062e0:	eb01 0402 	add.w	r4, r1, r2
 80062e4:	d902      	bls.n	80062ec <memmove+0x10>
 80062e6:	4284      	cmp	r4, r0
 80062e8:	4623      	mov	r3, r4
 80062ea:	d807      	bhi.n	80062fc <memmove+0x20>
 80062ec:	1e43      	subs	r3, r0, #1
 80062ee:	42a1      	cmp	r1, r4
 80062f0:	d008      	beq.n	8006304 <memmove+0x28>
 80062f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80062fa:	e7f8      	b.n	80062ee <memmove+0x12>
 80062fc:	4402      	add	r2, r0
 80062fe:	4601      	mov	r1, r0
 8006300:	428a      	cmp	r2, r1
 8006302:	d100      	bne.n	8006306 <memmove+0x2a>
 8006304:	bd10      	pop	{r4, pc}
 8006306:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800630a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800630e:	e7f7      	b.n	8006300 <memmove+0x24>

08006310 <__malloc_lock>:
 8006310:	4801      	ldr	r0, [pc, #4]	; (8006318 <__malloc_lock+0x8>)
 8006312:	f000 bc17 	b.w	8006b44 <__retarget_lock_acquire_recursive>
 8006316:	bf00      	nop
 8006318:	20000378 	.word	0x20000378

0800631c <__malloc_unlock>:
 800631c:	4801      	ldr	r0, [pc, #4]	; (8006324 <__malloc_unlock+0x8>)
 800631e:	f000 bc12 	b.w	8006b46 <__retarget_lock_release_recursive>
 8006322:	bf00      	nop
 8006324:	20000378 	.word	0x20000378

08006328 <_realloc_r>:
 8006328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632a:	4607      	mov	r7, r0
 800632c:	4614      	mov	r4, r2
 800632e:	460e      	mov	r6, r1
 8006330:	b921      	cbnz	r1, 800633c <_realloc_r+0x14>
 8006332:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006336:	4611      	mov	r1, r2
 8006338:	f7ff bdc8 	b.w	8005ecc <_malloc_r>
 800633c:	b922      	cbnz	r2, 8006348 <_realloc_r+0x20>
 800633e:	f7ff fd75 	bl	8005e2c <_free_r>
 8006342:	4625      	mov	r5, r4
 8006344:	4628      	mov	r0, r5
 8006346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006348:	f000 fc62 	bl	8006c10 <_malloc_usable_size_r>
 800634c:	42a0      	cmp	r0, r4
 800634e:	d20f      	bcs.n	8006370 <_realloc_r+0x48>
 8006350:	4621      	mov	r1, r4
 8006352:	4638      	mov	r0, r7
 8006354:	f7ff fdba 	bl	8005ecc <_malloc_r>
 8006358:	4605      	mov	r5, r0
 800635a:	2800      	cmp	r0, #0
 800635c:	d0f2      	beq.n	8006344 <_realloc_r+0x1c>
 800635e:	4631      	mov	r1, r6
 8006360:	4622      	mov	r2, r4
 8006362:	f7ff f9c7 	bl	80056f4 <memcpy>
 8006366:	4631      	mov	r1, r6
 8006368:	4638      	mov	r0, r7
 800636a:	f7ff fd5f 	bl	8005e2c <_free_r>
 800636e:	e7e9      	b.n	8006344 <_realloc_r+0x1c>
 8006370:	4635      	mov	r5, r6
 8006372:	e7e7      	b.n	8006344 <_realloc_r+0x1c>

08006374 <__sfputc_r>:
 8006374:	6893      	ldr	r3, [r2, #8]
 8006376:	3b01      	subs	r3, #1
 8006378:	2b00      	cmp	r3, #0
 800637a:	b410      	push	{r4}
 800637c:	6093      	str	r3, [r2, #8]
 800637e:	da08      	bge.n	8006392 <__sfputc_r+0x1e>
 8006380:	6994      	ldr	r4, [r2, #24]
 8006382:	42a3      	cmp	r3, r4
 8006384:	db01      	blt.n	800638a <__sfputc_r+0x16>
 8006386:	290a      	cmp	r1, #10
 8006388:	d103      	bne.n	8006392 <__sfputc_r+0x1e>
 800638a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800638e:	f000 b94b 	b.w	8006628 <__swbuf_r>
 8006392:	6813      	ldr	r3, [r2, #0]
 8006394:	1c58      	adds	r0, r3, #1
 8006396:	6010      	str	r0, [r2, #0]
 8006398:	7019      	strb	r1, [r3, #0]
 800639a:	4608      	mov	r0, r1
 800639c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <__sfputs_r>:
 80063a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063a4:	4606      	mov	r6, r0
 80063a6:	460f      	mov	r7, r1
 80063a8:	4614      	mov	r4, r2
 80063aa:	18d5      	adds	r5, r2, r3
 80063ac:	42ac      	cmp	r4, r5
 80063ae:	d101      	bne.n	80063b4 <__sfputs_r+0x12>
 80063b0:	2000      	movs	r0, #0
 80063b2:	e007      	b.n	80063c4 <__sfputs_r+0x22>
 80063b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063b8:	463a      	mov	r2, r7
 80063ba:	4630      	mov	r0, r6
 80063bc:	f7ff ffda 	bl	8006374 <__sfputc_r>
 80063c0:	1c43      	adds	r3, r0, #1
 80063c2:	d1f3      	bne.n	80063ac <__sfputs_r+0xa>
 80063c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080063c8 <_vfiprintf_r>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	460d      	mov	r5, r1
 80063ce:	b09d      	sub	sp, #116	; 0x74
 80063d0:	4614      	mov	r4, r2
 80063d2:	4698      	mov	r8, r3
 80063d4:	4606      	mov	r6, r0
 80063d6:	b118      	cbz	r0, 80063e0 <_vfiprintf_r+0x18>
 80063d8:	6983      	ldr	r3, [r0, #24]
 80063da:	b90b      	cbnz	r3, 80063e0 <_vfiprintf_r+0x18>
 80063dc:	f000 fb14 	bl	8006a08 <__sinit>
 80063e0:	4b89      	ldr	r3, [pc, #548]	; (8006608 <_vfiprintf_r+0x240>)
 80063e2:	429d      	cmp	r5, r3
 80063e4:	d11b      	bne.n	800641e <_vfiprintf_r+0x56>
 80063e6:	6875      	ldr	r5, [r6, #4]
 80063e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063ea:	07d9      	lsls	r1, r3, #31
 80063ec:	d405      	bmi.n	80063fa <_vfiprintf_r+0x32>
 80063ee:	89ab      	ldrh	r3, [r5, #12]
 80063f0:	059a      	lsls	r2, r3, #22
 80063f2:	d402      	bmi.n	80063fa <_vfiprintf_r+0x32>
 80063f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063f6:	f000 fba5 	bl	8006b44 <__retarget_lock_acquire_recursive>
 80063fa:	89ab      	ldrh	r3, [r5, #12]
 80063fc:	071b      	lsls	r3, r3, #28
 80063fe:	d501      	bpl.n	8006404 <_vfiprintf_r+0x3c>
 8006400:	692b      	ldr	r3, [r5, #16]
 8006402:	b9eb      	cbnz	r3, 8006440 <_vfiprintf_r+0x78>
 8006404:	4629      	mov	r1, r5
 8006406:	4630      	mov	r0, r6
 8006408:	f000 f96e 	bl	80066e8 <__swsetup_r>
 800640c:	b1c0      	cbz	r0, 8006440 <_vfiprintf_r+0x78>
 800640e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006410:	07dc      	lsls	r4, r3, #31
 8006412:	d50e      	bpl.n	8006432 <_vfiprintf_r+0x6a>
 8006414:	f04f 30ff 	mov.w	r0, #4294967295
 8006418:	b01d      	add	sp, #116	; 0x74
 800641a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800641e:	4b7b      	ldr	r3, [pc, #492]	; (800660c <_vfiprintf_r+0x244>)
 8006420:	429d      	cmp	r5, r3
 8006422:	d101      	bne.n	8006428 <_vfiprintf_r+0x60>
 8006424:	68b5      	ldr	r5, [r6, #8]
 8006426:	e7df      	b.n	80063e8 <_vfiprintf_r+0x20>
 8006428:	4b79      	ldr	r3, [pc, #484]	; (8006610 <_vfiprintf_r+0x248>)
 800642a:	429d      	cmp	r5, r3
 800642c:	bf08      	it	eq
 800642e:	68f5      	ldreq	r5, [r6, #12]
 8006430:	e7da      	b.n	80063e8 <_vfiprintf_r+0x20>
 8006432:	89ab      	ldrh	r3, [r5, #12]
 8006434:	0598      	lsls	r0, r3, #22
 8006436:	d4ed      	bmi.n	8006414 <_vfiprintf_r+0x4c>
 8006438:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800643a:	f000 fb84 	bl	8006b46 <__retarget_lock_release_recursive>
 800643e:	e7e9      	b.n	8006414 <_vfiprintf_r+0x4c>
 8006440:	2300      	movs	r3, #0
 8006442:	9309      	str	r3, [sp, #36]	; 0x24
 8006444:	2320      	movs	r3, #32
 8006446:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800644a:	f8cd 800c 	str.w	r8, [sp, #12]
 800644e:	2330      	movs	r3, #48	; 0x30
 8006450:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006614 <_vfiprintf_r+0x24c>
 8006454:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006458:	f04f 0901 	mov.w	r9, #1
 800645c:	4623      	mov	r3, r4
 800645e:	469a      	mov	sl, r3
 8006460:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006464:	b10a      	cbz	r2, 800646a <_vfiprintf_r+0xa2>
 8006466:	2a25      	cmp	r2, #37	; 0x25
 8006468:	d1f9      	bne.n	800645e <_vfiprintf_r+0x96>
 800646a:	ebba 0b04 	subs.w	fp, sl, r4
 800646e:	d00b      	beq.n	8006488 <_vfiprintf_r+0xc0>
 8006470:	465b      	mov	r3, fp
 8006472:	4622      	mov	r2, r4
 8006474:	4629      	mov	r1, r5
 8006476:	4630      	mov	r0, r6
 8006478:	f7ff ff93 	bl	80063a2 <__sfputs_r>
 800647c:	3001      	adds	r0, #1
 800647e:	f000 80aa 	beq.w	80065d6 <_vfiprintf_r+0x20e>
 8006482:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006484:	445a      	add	r2, fp
 8006486:	9209      	str	r2, [sp, #36]	; 0x24
 8006488:	f89a 3000 	ldrb.w	r3, [sl]
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 80a2 	beq.w	80065d6 <_vfiprintf_r+0x20e>
 8006492:	2300      	movs	r3, #0
 8006494:	f04f 32ff 	mov.w	r2, #4294967295
 8006498:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800649c:	f10a 0a01 	add.w	sl, sl, #1
 80064a0:	9304      	str	r3, [sp, #16]
 80064a2:	9307      	str	r3, [sp, #28]
 80064a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80064a8:	931a      	str	r3, [sp, #104]	; 0x68
 80064aa:	4654      	mov	r4, sl
 80064ac:	2205      	movs	r2, #5
 80064ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064b2:	4858      	ldr	r0, [pc, #352]	; (8006614 <_vfiprintf_r+0x24c>)
 80064b4:	f7f9 fecc 	bl	8000250 <memchr>
 80064b8:	9a04      	ldr	r2, [sp, #16]
 80064ba:	b9d8      	cbnz	r0, 80064f4 <_vfiprintf_r+0x12c>
 80064bc:	06d1      	lsls	r1, r2, #27
 80064be:	bf44      	itt	mi
 80064c0:	2320      	movmi	r3, #32
 80064c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064c6:	0713      	lsls	r3, r2, #28
 80064c8:	bf44      	itt	mi
 80064ca:	232b      	movmi	r3, #43	; 0x2b
 80064cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064d0:	f89a 3000 	ldrb.w	r3, [sl]
 80064d4:	2b2a      	cmp	r3, #42	; 0x2a
 80064d6:	d015      	beq.n	8006504 <_vfiprintf_r+0x13c>
 80064d8:	9a07      	ldr	r2, [sp, #28]
 80064da:	4654      	mov	r4, sl
 80064dc:	2000      	movs	r0, #0
 80064de:	f04f 0c0a 	mov.w	ip, #10
 80064e2:	4621      	mov	r1, r4
 80064e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064e8:	3b30      	subs	r3, #48	; 0x30
 80064ea:	2b09      	cmp	r3, #9
 80064ec:	d94e      	bls.n	800658c <_vfiprintf_r+0x1c4>
 80064ee:	b1b0      	cbz	r0, 800651e <_vfiprintf_r+0x156>
 80064f0:	9207      	str	r2, [sp, #28]
 80064f2:	e014      	b.n	800651e <_vfiprintf_r+0x156>
 80064f4:	eba0 0308 	sub.w	r3, r0, r8
 80064f8:	fa09 f303 	lsl.w	r3, r9, r3
 80064fc:	4313      	orrs	r3, r2
 80064fe:	9304      	str	r3, [sp, #16]
 8006500:	46a2      	mov	sl, r4
 8006502:	e7d2      	b.n	80064aa <_vfiprintf_r+0xe2>
 8006504:	9b03      	ldr	r3, [sp, #12]
 8006506:	1d19      	adds	r1, r3, #4
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	9103      	str	r1, [sp, #12]
 800650c:	2b00      	cmp	r3, #0
 800650e:	bfbb      	ittet	lt
 8006510:	425b      	neglt	r3, r3
 8006512:	f042 0202 	orrlt.w	r2, r2, #2
 8006516:	9307      	strge	r3, [sp, #28]
 8006518:	9307      	strlt	r3, [sp, #28]
 800651a:	bfb8      	it	lt
 800651c:	9204      	strlt	r2, [sp, #16]
 800651e:	7823      	ldrb	r3, [r4, #0]
 8006520:	2b2e      	cmp	r3, #46	; 0x2e
 8006522:	d10c      	bne.n	800653e <_vfiprintf_r+0x176>
 8006524:	7863      	ldrb	r3, [r4, #1]
 8006526:	2b2a      	cmp	r3, #42	; 0x2a
 8006528:	d135      	bne.n	8006596 <_vfiprintf_r+0x1ce>
 800652a:	9b03      	ldr	r3, [sp, #12]
 800652c:	1d1a      	adds	r2, r3, #4
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	9203      	str	r2, [sp, #12]
 8006532:	2b00      	cmp	r3, #0
 8006534:	bfb8      	it	lt
 8006536:	f04f 33ff 	movlt.w	r3, #4294967295
 800653a:	3402      	adds	r4, #2
 800653c:	9305      	str	r3, [sp, #20]
 800653e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006624 <_vfiprintf_r+0x25c>
 8006542:	7821      	ldrb	r1, [r4, #0]
 8006544:	2203      	movs	r2, #3
 8006546:	4650      	mov	r0, sl
 8006548:	f7f9 fe82 	bl	8000250 <memchr>
 800654c:	b140      	cbz	r0, 8006560 <_vfiprintf_r+0x198>
 800654e:	2340      	movs	r3, #64	; 0x40
 8006550:	eba0 000a 	sub.w	r0, r0, sl
 8006554:	fa03 f000 	lsl.w	r0, r3, r0
 8006558:	9b04      	ldr	r3, [sp, #16]
 800655a:	4303      	orrs	r3, r0
 800655c:	3401      	adds	r4, #1
 800655e:	9304      	str	r3, [sp, #16]
 8006560:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006564:	482c      	ldr	r0, [pc, #176]	; (8006618 <_vfiprintf_r+0x250>)
 8006566:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800656a:	2206      	movs	r2, #6
 800656c:	f7f9 fe70 	bl	8000250 <memchr>
 8006570:	2800      	cmp	r0, #0
 8006572:	d03f      	beq.n	80065f4 <_vfiprintf_r+0x22c>
 8006574:	4b29      	ldr	r3, [pc, #164]	; (800661c <_vfiprintf_r+0x254>)
 8006576:	bb1b      	cbnz	r3, 80065c0 <_vfiprintf_r+0x1f8>
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	3307      	adds	r3, #7
 800657c:	f023 0307 	bic.w	r3, r3, #7
 8006580:	3308      	adds	r3, #8
 8006582:	9303      	str	r3, [sp, #12]
 8006584:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006586:	443b      	add	r3, r7
 8006588:	9309      	str	r3, [sp, #36]	; 0x24
 800658a:	e767      	b.n	800645c <_vfiprintf_r+0x94>
 800658c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006590:	460c      	mov	r4, r1
 8006592:	2001      	movs	r0, #1
 8006594:	e7a5      	b.n	80064e2 <_vfiprintf_r+0x11a>
 8006596:	2300      	movs	r3, #0
 8006598:	3401      	adds	r4, #1
 800659a:	9305      	str	r3, [sp, #20]
 800659c:	4619      	mov	r1, r3
 800659e:	f04f 0c0a 	mov.w	ip, #10
 80065a2:	4620      	mov	r0, r4
 80065a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065a8:	3a30      	subs	r2, #48	; 0x30
 80065aa:	2a09      	cmp	r2, #9
 80065ac:	d903      	bls.n	80065b6 <_vfiprintf_r+0x1ee>
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0c5      	beq.n	800653e <_vfiprintf_r+0x176>
 80065b2:	9105      	str	r1, [sp, #20]
 80065b4:	e7c3      	b.n	800653e <_vfiprintf_r+0x176>
 80065b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80065ba:	4604      	mov	r4, r0
 80065bc:	2301      	movs	r3, #1
 80065be:	e7f0      	b.n	80065a2 <_vfiprintf_r+0x1da>
 80065c0:	ab03      	add	r3, sp, #12
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	462a      	mov	r2, r5
 80065c6:	4b16      	ldr	r3, [pc, #88]	; (8006620 <_vfiprintf_r+0x258>)
 80065c8:	a904      	add	r1, sp, #16
 80065ca:	4630      	mov	r0, r6
 80065cc:	f7fd fea4 	bl	8004318 <_printf_float>
 80065d0:	4607      	mov	r7, r0
 80065d2:	1c78      	adds	r0, r7, #1
 80065d4:	d1d6      	bne.n	8006584 <_vfiprintf_r+0x1bc>
 80065d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065d8:	07d9      	lsls	r1, r3, #31
 80065da:	d405      	bmi.n	80065e8 <_vfiprintf_r+0x220>
 80065dc:	89ab      	ldrh	r3, [r5, #12]
 80065de:	059a      	lsls	r2, r3, #22
 80065e0:	d402      	bmi.n	80065e8 <_vfiprintf_r+0x220>
 80065e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065e4:	f000 faaf 	bl	8006b46 <__retarget_lock_release_recursive>
 80065e8:	89ab      	ldrh	r3, [r5, #12]
 80065ea:	065b      	lsls	r3, r3, #25
 80065ec:	f53f af12 	bmi.w	8006414 <_vfiprintf_r+0x4c>
 80065f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065f2:	e711      	b.n	8006418 <_vfiprintf_r+0x50>
 80065f4:	ab03      	add	r3, sp, #12
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	462a      	mov	r2, r5
 80065fa:	4b09      	ldr	r3, [pc, #36]	; (8006620 <_vfiprintf_r+0x258>)
 80065fc:	a904      	add	r1, sp, #16
 80065fe:	4630      	mov	r0, r6
 8006600:	f7fe f916 	bl	8004830 <_printf_i>
 8006604:	e7e4      	b.n	80065d0 <_vfiprintf_r+0x208>
 8006606:	bf00      	nop
 8006608:	0800720c 	.word	0x0800720c
 800660c:	0800722c 	.word	0x0800722c
 8006610:	080071ec 	.word	0x080071ec
 8006614:	08007094 	.word	0x08007094
 8006618:	0800709e 	.word	0x0800709e
 800661c:	08004319 	.word	0x08004319
 8006620:	080063a3 	.word	0x080063a3
 8006624:	0800709a 	.word	0x0800709a

08006628 <__swbuf_r>:
 8006628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662a:	460e      	mov	r6, r1
 800662c:	4614      	mov	r4, r2
 800662e:	4605      	mov	r5, r0
 8006630:	b118      	cbz	r0, 800663a <__swbuf_r+0x12>
 8006632:	6983      	ldr	r3, [r0, #24]
 8006634:	b90b      	cbnz	r3, 800663a <__swbuf_r+0x12>
 8006636:	f000 f9e7 	bl	8006a08 <__sinit>
 800663a:	4b21      	ldr	r3, [pc, #132]	; (80066c0 <__swbuf_r+0x98>)
 800663c:	429c      	cmp	r4, r3
 800663e:	d12b      	bne.n	8006698 <__swbuf_r+0x70>
 8006640:	686c      	ldr	r4, [r5, #4]
 8006642:	69a3      	ldr	r3, [r4, #24]
 8006644:	60a3      	str	r3, [r4, #8]
 8006646:	89a3      	ldrh	r3, [r4, #12]
 8006648:	071a      	lsls	r2, r3, #28
 800664a:	d52f      	bpl.n	80066ac <__swbuf_r+0x84>
 800664c:	6923      	ldr	r3, [r4, #16]
 800664e:	b36b      	cbz	r3, 80066ac <__swbuf_r+0x84>
 8006650:	6923      	ldr	r3, [r4, #16]
 8006652:	6820      	ldr	r0, [r4, #0]
 8006654:	1ac0      	subs	r0, r0, r3
 8006656:	6963      	ldr	r3, [r4, #20]
 8006658:	b2f6      	uxtb	r6, r6
 800665a:	4283      	cmp	r3, r0
 800665c:	4637      	mov	r7, r6
 800665e:	dc04      	bgt.n	800666a <__swbuf_r+0x42>
 8006660:	4621      	mov	r1, r4
 8006662:	4628      	mov	r0, r5
 8006664:	f000 f93c 	bl	80068e0 <_fflush_r>
 8006668:	bb30      	cbnz	r0, 80066b8 <__swbuf_r+0x90>
 800666a:	68a3      	ldr	r3, [r4, #8]
 800666c:	3b01      	subs	r3, #1
 800666e:	60a3      	str	r3, [r4, #8]
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	6022      	str	r2, [r4, #0]
 8006676:	701e      	strb	r6, [r3, #0]
 8006678:	6963      	ldr	r3, [r4, #20]
 800667a:	3001      	adds	r0, #1
 800667c:	4283      	cmp	r3, r0
 800667e:	d004      	beq.n	800668a <__swbuf_r+0x62>
 8006680:	89a3      	ldrh	r3, [r4, #12]
 8006682:	07db      	lsls	r3, r3, #31
 8006684:	d506      	bpl.n	8006694 <__swbuf_r+0x6c>
 8006686:	2e0a      	cmp	r6, #10
 8006688:	d104      	bne.n	8006694 <__swbuf_r+0x6c>
 800668a:	4621      	mov	r1, r4
 800668c:	4628      	mov	r0, r5
 800668e:	f000 f927 	bl	80068e0 <_fflush_r>
 8006692:	b988      	cbnz	r0, 80066b8 <__swbuf_r+0x90>
 8006694:	4638      	mov	r0, r7
 8006696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006698:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <__swbuf_r+0x9c>)
 800669a:	429c      	cmp	r4, r3
 800669c:	d101      	bne.n	80066a2 <__swbuf_r+0x7a>
 800669e:	68ac      	ldr	r4, [r5, #8]
 80066a0:	e7cf      	b.n	8006642 <__swbuf_r+0x1a>
 80066a2:	4b09      	ldr	r3, [pc, #36]	; (80066c8 <__swbuf_r+0xa0>)
 80066a4:	429c      	cmp	r4, r3
 80066a6:	bf08      	it	eq
 80066a8:	68ec      	ldreq	r4, [r5, #12]
 80066aa:	e7ca      	b.n	8006642 <__swbuf_r+0x1a>
 80066ac:	4621      	mov	r1, r4
 80066ae:	4628      	mov	r0, r5
 80066b0:	f000 f81a 	bl	80066e8 <__swsetup_r>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	d0cb      	beq.n	8006650 <__swbuf_r+0x28>
 80066b8:	f04f 37ff 	mov.w	r7, #4294967295
 80066bc:	e7ea      	b.n	8006694 <__swbuf_r+0x6c>
 80066be:	bf00      	nop
 80066c0:	0800720c 	.word	0x0800720c
 80066c4:	0800722c 	.word	0x0800722c
 80066c8:	080071ec 	.word	0x080071ec

080066cc <__ascii_wctomb>:
 80066cc:	b149      	cbz	r1, 80066e2 <__ascii_wctomb+0x16>
 80066ce:	2aff      	cmp	r2, #255	; 0xff
 80066d0:	bf85      	ittet	hi
 80066d2:	238a      	movhi	r3, #138	; 0x8a
 80066d4:	6003      	strhi	r3, [r0, #0]
 80066d6:	700a      	strbls	r2, [r1, #0]
 80066d8:	f04f 30ff 	movhi.w	r0, #4294967295
 80066dc:	bf98      	it	ls
 80066de:	2001      	movls	r0, #1
 80066e0:	4770      	bx	lr
 80066e2:	4608      	mov	r0, r1
 80066e4:	4770      	bx	lr
	...

080066e8 <__swsetup_r>:
 80066e8:	4b32      	ldr	r3, [pc, #200]	; (80067b4 <__swsetup_r+0xcc>)
 80066ea:	b570      	push	{r4, r5, r6, lr}
 80066ec:	681d      	ldr	r5, [r3, #0]
 80066ee:	4606      	mov	r6, r0
 80066f0:	460c      	mov	r4, r1
 80066f2:	b125      	cbz	r5, 80066fe <__swsetup_r+0x16>
 80066f4:	69ab      	ldr	r3, [r5, #24]
 80066f6:	b913      	cbnz	r3, 80066fe <__swsetup_r+0x16>
 80066f8:	4628      	mov	r0, r5
 80066fa:	f000 f985 	bl	8006a08 <__sinit>
 80066fe:	4b2e      	ldr	r3, [pc, #184]	; (80067b8 <__swsetup_r+0xd0>)
 8006700:	429c      	cmp	r4, r3
 8006702:	d10f      	bne.n	8006724 <__swsetup_r+0x3c>
 8006704:	686c      	ldr	r4, [r5, #4]
 8006706:	89a3      	ldrh	r3, [r4, #12]
 8006708:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800670c:	0719      	lsls	r1, r3, #28
 800670e:	d42c      	bmi.n	800676a <__swsetup_r+0x82>
 8006710:	06dd      	lsls	r5, r3, #27
 8006712:	d411      	bmi.n	8006738 <__swsetup_r+0x50>
 8006714:	2309      	movs	r3, #9
 8006716:	6033      	str	r3, [r6, #0]
 8006718:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800671c:	81a3      	strh	r3, [r4, #12]
 800671e:	f04f 30ff 	mov.w	r0, #4294967295
 8006722:	e03e      	b.n	80067a2 <__swsetup_r+0xba>
 8006724:	4b25      	ldr	r3, [pc, #148]	; (80067bc <__swsetup_r+0xd4>)
 8006726:	429c      	cmp	r4, r3
 8006728:	d101      	bne.n	800672e <__swsetup_r+0x46>
 800672a:	68ac      	ldr	r4, [r5, #8]
 800672c:	e7eb      	b.n	8006706 <__swsetup_r+0x1e>
 800672e:	4b24      	ldr	r3, [pc, #144]	; (80067c0 <__swsetup_r+0xd8>)
 8006730:	429c      	cmp	r4, r3
 8006732:	bf08      	it	eq
 8006734:	68ec      	ldreq	r4, [r5, #12]
 8006736:	e7e6      	b.n	8006706 <__swsetup_r+0x1e>
 8006738:	0758      	lsls	r0, r3, #29
 800673a:	d512      	bpl.n	8006762 <__swsetup_r+0x7a>
 800673c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800673e:	b141      	cbz	r1, 8006752 <__swsetup_r+0x6a>
 8006740:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006744:	4299      	cmp	r1, r3
 8006746:	d002      	beq.n	800674e <__swsetup_r+0x66>
 8006748:	4630      	mov	r0, r6
 800674a:	f7ff fb6f 	bl	8005e2c <_free_r>
 800674e:	2300      	movs	r3, #0
 8006750:	6363      	str	r3, [r4, #52]	; 0x34
 8006752:	89a3      	ldrh	r3, [r4, #12]
 8006754:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006758:	81a3      	strh	r3, [r4, #12]
 800675a:	2300      	movs	r3, #0
 800675c:	6063      	str	r3, [r4, #4]
 800675e:	6923      	ldr	r3, [r4, #16]
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	89a3      	ldrh	r3, [r4, #12]
 8006764:	f043 0308 	orr.w	r3, r3, #8
 8006768:	81a3      	strh	r3, [r4, #12]
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	b94b      	cbnz	r3, 8006782 <__swsetup_r+0x9a>
 800676e:	89a3      	ldrh	r3, [r4, #12]
 8006770:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006778:	d003      	beq.n	8006782 <__swsetup_r+0x9a>
 800677a:	4621      	mov	r1, r4
 800677c:	4630      	mov	r0, r6
 800677e:	f000 fa07 	bl	8006b90 <__smakebuf_r>
 8006782:	89a0      	ldrh	r0, [r4, #12]
 8006784:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006788:	f010 0301 	ands.w	r3, r0, #1
 800678c:	d00a      	beq.n	80067a4 <__swsetup_r+0xbc>
 800678e:	2300      	movs	r3, #0
 8006790:	60a3      	str	r3, [r4, #8]
 8006792:	6963      	ldr	r3, [r4, #20]
 8006794:	425b      	negs	r3, r3
 8006796:	61a3      	str	r3, [r4, #24]
 8006798:	6923      	ldr	r3, [r4, #16]
 800679a:	b943      	cbnz	r3, 80067ae <__swsetup_r+0xc6>
 800679c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80067a0:	d1ba      	bne.n	8006718 <__swsetup_r+0x30>
 80067a2:	bd70      	pop	{r4, r5, r6, pc}
 80067a4:	0781      	lsls	r1, r0, #30
 80067a6:	bf58      	it	pl
 80067a8:	6963      	ldrpl	r3, [r4, #20]
 80067aa:	60a3      	str	r3, [r4, #8]
 80067ac:	e7f4      	b.n	8006798 <__swsetup_r+0xb0>
 80067ae:	2000      	movs	r0, #0
 80067b0:	e7f7      	b.n	80067a2 <__swsetup_r+0xba>
 80067b2:	bf00      	nop
 80067b4:	20000020 	.word	0x20000020
 80067b8:	0800720c 	.word	0x0800720c
 80067bc:	0800722c 	.word	0x0800722c
 80067c0:	080071ec 	.word	0x080071ec

080067c4 <abort>:
 80067c4:	b508      	push	{r3, lr}
 80067c6:	2006      	movs	r0, #6
 80067c8:	f000 fa52 	bl	8006c70 <raise>
 80067cc:	2001      	movs	r0, #1
 80067ce:	f7fa fafd 	bl	8000dcc <_exit>
	...

080067d4 <__sflush_r>:
 80067d4:	898a      	ldrh	r2, [r1, #12]
 80067d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067da:	4605      	mov	r5, r0
 80067dc:	0710      	lsls	r0, r2, #28
 80067de:	460c      	mov	r4, r1
 80067e0:	d458      	bmi.n	8006894 <__sflush_r+0xc0>
 80067e2:	684b      	ldr	r3, [r1, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	dc05      	bgt.n	80067f4 <__sflush_r+0x20>
 80067e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	dc02      	bgt.n	80067f4 <__sflush_r+0x20>
 80067ee:	2000      	movs	r0, #0
 80067f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067f6:	2e00      	cmp	r6, #0
 80067f8:	d0f9      	beq.n	80067ee <__sflush_r+0x1a>
 80067fa:	2300      	movs	r3, #0
 80067fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006800:	682f      	ldr	r7, [r5, #0]
 8006802:	602b      	str	r3, [r5, #0]
 8006804:	d032      	beq.n	800686c <__sflush_r+0x98>
 8006806:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	075a      	lsls	r2, r3, #29
 800680c:	d505      	bpl.n	800681a <__sflush_r+0x46>
 800680e:	6863      	ldr	r3, [r4, #4]
 8006810:	1ac0      	subs	r0, r0, r3
 8006812:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006814:	b10b      	cbz	r3, 800681a <__sflush_r+0x46>
 8006816:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006818:	1ac0      	subs	r0, r0, r3
 800681a:	2300      	movs	r3, #0
 800681c:	4602      	mov	r2, r0
 800681e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006820:	6a21      	ldr	r1, [r4, #32]
 8006822:	4628      	mov	r0, r5
 8006824:	47b0      	blx	r6
 8006826:	1c43      	adds	r3, r0, #1
 8006828:	89a3      	ldrh	r3, [r4, #12]
 800682a:	d106      	bne.n	800683a <__sflush_r+0x66>
 800682c:	6829      	ldr	r1, [r5, #0]
 800682e:	291d      	cmp	r1, #29
 8006830:	d82c      	bhi.n	800688c <__sflush_r+0xb8>
 8006832:	4a2a      	ldr	r2, [pc, #168]	; (80068dc <__sflush_r+0x108>)
 8006834:	40ca      	lsrs	r2, r1
 8006836:	07d6      	lsls	r6, r2, #31
 8006838:	d528      	bpl.n	800688c <__sflush_r+0xb8>
 800683a:	2200      	movs	r2, #0
 800683c:	6062      	str	r2, [r4, #4]
 800683e:	04d9      	lsls	r1, r3, #19
 8006840:	6922      	ldr	r2, [r4, #16]
 8006842:	6022      	str	r2, [r4, #0]
 8006844:	d504      	bpl.n	8006850 <__sflush_r+0x7c>
 8006846:	1c42      	adds	r2, r0, #1
 8006848:	d101      	bne.n	800684e <__sflush_r+0x7a>
 800684a:	682b      	ldr	r3, [r5, #0]
 800684c:	b903      	cbnz	r3, 8006850 <__sflush_r+0x7c>
 800684e:	6560      	str	r0, [r4, #84]	; 0x54
 8006850:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006852:	602f      	str	r7, [r5, #0]
 8006854:	2900      	cmp	r1, #0
 8006856:	d0ca      	beq.n	80067ee <__sflush_r+0x1a>
 8006858:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800685c:	4299      	cmp	r1, r3
 800685e:	d002      	beq.n	8006866 <__sflush_r+0x92>
 8006860:	4628      	mov	r0, r5
 8006862:	f7ff fae3 	bl	8005e2c <_free_r>
 8006866:	2000      	movs	r0, #0
 8006868:	6360      	str	r0, [r4, #52]	; 0x34
 800686a:	e7c1      	b.n	80067f0 <__sflush_r+0x1c>
 800686c:	6a21      	ldr	r1, [r4, #32]
 800686e:	2301      	movs	r3, #1
 8006870:	4628      	mov	r0, r5
 8006872:	47b0      	blx	r6
 8006874:	1c41      	adds	r1, r0, #1
 8006876:	d1c7      	bne.n	8006808 <__sflush_r+0x34>
 8006878:	682b      	ldr	r3, [r5, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d0c4      	beq.n	8006808 <__sflush_r+0x34>
 800687e:	2b1d      	cmp	r3, #29
 8006880:	d001      	beq.n	8006886 <__sflush_r+0xb2>
 8006882:	2b16      	cmp	r3, #22
 8006884:	d101      	bne.n	800688a <__sflush_r+0xb6>
 8006886:	602f      	str	r7, [r5, #0]
 8006888:	e7b1      	b.n	80067ee <__sflush_r+0x1a>
 800688a:	89a3      	ldrh	r3, [r4, #12]
 800688c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006890:	81a3      	strh	r3, [r4, #12]
 8006892:	e7ad      	b.n	80067f0 <__sflush_r+0x1c>
 8006894:	690f      	ldr	r7, [r1, #16]
 8006896:	2f00      	cmp	r7, #0
 8006898:	d0a9      	beq.n	80067ee <__sflush_r+0x1a>
 800689a:	0793      	lsls	r3, r2, #30
 800689c:	680e      	ldr	r6, [r1, #0]
 800689e:	bf08      	it	eq
 80068a0:	694b      	ldreq	r3, [r1, #20]
 80068a2:	600f      	str	r7, [r1, #0]
 80068a4:	bf18      	it	ne
 80068a6:	2300      	movne	r3, #0
 80068a8:	eba6 0807 	sub.w	r8, r6, r7
 80068ac:	608b      	str	r3, [r1, #8]
 80068ae:	f1b8 0f00 	cmp.w	r8, #0
 80068b2:	dd9c      	ble.n	80067ee <__sflush_r+0x1a>
 80068b4:	6a21      	ldr	r1, [r4, #32]
 80068b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068b8:	4643      	mov	r3, r8
 80068ba:	463a      	mov	r2, r7
 80068bc:	4628      	mov	r0, r5
 80068be:	47b0      	blx	r6
 80068c0:	2800      	cmp	r0, #0
 80068c2:	dc06      	bgt.n	80068d2 <__sflush_r+0xfe>
 80068c4:	89a3      	ldrh	r3, [r4, #12]
 80068c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068ca:	81a3      	strh	r3, [r4, #12]
 80068cc:	f04f 30ff 	mov.w	r0, #4294967295
 80068d0:	e78e      	b.n	80067f0 <__sflush_r+0x1c>
 80068d2:	4407      	add	r7, r0
 80068d4:	eba8 0800 	sub.w	r8, r8, r0
 80068d8:	e7e9      	b.n	80068ae <__sflush_r+0xda>
 80068da:	bf00      	nop
 80068dc:	20400001 	.word	0x20400001

080068e0 <_fflush_r>:
 80068e0:	b538      	push	{r3, r4, r5, lr}
 80068e2:	690b      	ldr	r3, [r1, #16]
 80068e4:	4605      	mov	r5, r0
 80068e6:	460c      	mov	r4, r1
 80068e8:	b913      	cbnz	r3, 80068f0 <_fflush_r+0x10>
 80068ea:	2500      	movs	r5, #0
 80068ec:	4628      	mov	r0, r5
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	b118      	cbz	r0, 80068fa <_fflush_r+0x1a>
 80068f2:	6983      	ldr	r3, [r0, #24]
 80068f4:	b90b      	cbnz	r3, 80068fa <_fflush_r+0x1a>
 80068f6:	f000 f887 	bl	8006a08 <__sinit>
 80068fa:	4b14      	ldr	r3, [pc, #80]	; (800694c <_fflush_r+0x6c>)
 80068fc:	429c      	cmp	r4, r3
 80068fe:	d11b      	bne.n	8006938 <_fflush_r+0x58>
 8006900:	686c      	ldr	r4, [r5, #4]
 8006902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d0ef      	beq.n	80068ea <_fflush_r+0xa>
 800690a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800690c:	07d0      	lsls	r0, r2, #31
 800690e:	d404      	bmi.n	800691a <_fflush_r+0x3a>
 8006910:	0599      	lsls	r1, r3, #22
 8006912:	d402      	bmi.n	800691a <_fflush_r+0x3a>
 8006914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006916:	f000 f915 	bl	8006b44 <__retarget_lock_acquire_recursive>
 800691a:	4628      	mov	r0, r5
 800691c:	4621      	mov	r1, r4
 800691e:	f7ff ff59 	bl	80067d4 <__sflush_r>
 8006922:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006924:	07da      	lsls	r2, r3, #31
 8006926:	4605      	mov	r5, r0
 8006928:	d4e0      	bmi.n	80068ec <_fflush_r+0xc>
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	059b      	lsls	r3, r3, #22
 800692e:	d4dd      	bmi.n	80068ec <_fflush_r+0xc>
 8006930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006932:	f000 f908 	bl	8006b46 <__retarget_lock_release_recursive>
 8006936:	e7d9      	b.n	80068ec <_fflush_r+0xc>
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <_fflush_r+0x70>)
 800693a:	429c      	cmp	r4, r3
 800693c:	d101      	bne.n	8006942 <_fflush_r+0x62>
 800693e:	68ac      	ldr	r4, [r5, #8]
 8006940:	e7df      	b.n	8006902 <_fflush_r+0x22>
 8006942:	4b04      	ldr	r3, [pc, #16]	; (8006954 <_fflush_r+0x74>)
 8006944:	429c      	cmp	r4, r3
 8006946:	bf08      	it	eq
 8006948:	68ec      	ldreq	r4, [r5, #12]
 800694a:	e7da      	b.n	8006902 <_fflush_r+0x22>
 800694c:	0800720c 	.word	0x0800720c
 8006950:	0800722c 	.word	0x0800722c
 8006954:	080071ec 	.word	0x080071ec

08006958 <std>:
 8006958:	2300      	movs	r3, #0
 800695a:	b510      	push	{r4, lr}
 800695c:	4604      	mov	r4, r0
 800695e:	e9c0 3300 	strd	r3, r3, [r0]
 8006962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006966:	6083      	str	r3, [r0, #8]
 8006968:	8181      	strh	r1, [r0, #12]
 800696a:	6643      	str	r3, [r0, #100]	; 0x64
 800696c:	81c2      	strh	r2, [r0, #14]
 800696e:	6183      	str	r3, [r0, #24]
 8006970:	4619      	mov	r1, r3
 8006972:	2208      	movs	r2, #8
 8006974:	305c      	adds	r0, #92	; 0x5c
 8006976:	f7fd fc37 	bl	80041e8 <memset>
 800697a:	4b05      	ldr	r3, [pc, #20]	; (8006990 <std+0x38>)
 800697c:	6263      	str	r3, [r4, #36]	; 0x24
 800697e:	4b05      	ldr	r3, [pc, #20]	; (8006994 <std+0x3c>)
 8006980:	62a3      	str	r3, [r4, #40]	; 0x28
 8006982:	4b05      	ldr	r3, [pc, #20]	; (8006998 <std+0x40>)
 8006984:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006986:	4b05      	ldr	r3, [pc, #20]	; (800699c <std+0x44>)
 8006988:	6224      	str	r4, [r4, #32]
 800698a:	6323      	str	r3, [r4, #48]	; 0x30
 800698c:	bd10      	pop	{r4, pc}
 800698e:	bf00      	nop
 8006990:	08006ca9 	.word	0x08006ca9
 8006994:	08006ccb 	.word	0x08006ccb
 8006998:	08006d03 	.word	0x08006d03
 800699c:	08006d27 	.word	0x08006d27

080069a0 <_cleanup_r>:
 80069a0:	4901      	ldr	r1, [pc, #4]	; (80069a8 <_cleanup_r+0x8>)
 80069a2:	f000 b8af 	b.w	8006b04 <_fwalk_reent>
 80069a6:	bf00      	nop
 80069a8:	080068e1 	.word	0x080068e1

080069ac <__sfmoreglue>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	1e4a      	subs	r2, r1, #1
 80069b0:	2568      	movs	r5, #104	; 0x68
 80069b2:	4355      	muls	r5, r2
 80069b4:	460e      	mov	r6, r1
 80069b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80069ba:	f7ff fa87 	bl	8005ecc <_malloc_r>
 80069be:	4604      	mov	r4, r0
 80069c0:	b140      	cbz	r0, 80069d4 <__sfmoreglue+0x28>
 80069c2:	2100      	movs	r1, #0
 80069c4:	e9c0 1600 	strd	r1, r6, [r0]
 80069c8:	300c      	adds	r0, #12
 80069ca:	60a0      	str	r0, [r4, #8]
 80069cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80069d0:	f7fd fc0a 	bl	80041e8 <memset>
 80069d4:	4620      	mov	r0, r4
 80069d6:	bd70      	pop	{r4, r5, r6, pc}

080069d8 <__sfp_lock_acquire>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__sfp_lock_acquire+0x8>)
 80069da:	f000 b8b3 	b.w	8006b44 <__retarget_lock_acquire_recursive>
 80069de:	bf00      	nop
 80069e0:	2000037c 	.word	0x2000037c

080069e4 <__sfp_lock_release>:
 80069e4:	4801      	ldr	r0, [pc, #4]	; (80069ec <__sfp_lock_release+0x8>)
 80069e6:	f000 b8ae 	b.w	8006b46 <__retarget_lock_release_recursive>
 80069ea:	bf00      	nop
 80069ec:	2000037c 	.word	0x2000037c

080069f0 <__sinit_lock_acquire>:
 80069f0:	4801      	ldr	r0, [pc, #4]	; (80069f8 <__sinit_lock_acquire+0x8>)
 80069f2:	f000 b8a7 	b.w	8006b44 <__retarget_lock_acquire_recursive>
 80069f6:	bf00      	nop
 80069f8:	20000377 	.word	0x20000377

080069fc <__sinit_lock_release>:
 80069fc:	4801      	ldr	r0, [pc, #4]	; (8006a04 <__sinit_lock_release+0x8>)
 80069fe:	f000 b8a2 	b.w	8006b46 <__retarget_lock_release_recursive>
 8006a02:	bf00      	nop
 8006a04:	20000377 	.word	0x20000377

08006a08 <__sinit>:
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	f7ff fff0 	bl	80069f0 <__sinit_lock_acquire>
 8006a10:	69a3      	ldr	r3, [r4, #24]
 8006a12:	b11b      	cbz	r3, 8006a1c <__sinit+0x14>
 8006a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a18:	f7ff bff0 	b.w	80069fc <__sinit_lock_release>
 8006a1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006a20:	6523      	str	r3, [r4, #80]	; 0x50
 8006a22:	4b13      	ldr	r3, [pc, #76]	; (8006a70 <__sinit+0x68>)
 8006a24:	4a13      	ldr	r2, [pc, #76]	; (8006a74 <__sinit+0x6c>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a2a:	42a3      	cmp	r3, r4
 8006a2c:	bf04      	itt	eq
 8006a2e:	2301      	moveq	r3, #1
 8006a30:	61a3      	streq	r3, [r4, #24]
 8006a32:	4620      	mov	r0, r4
 8006a34:	f000 f820 	bl	8006a78 <__sfp>
 8006a38:	6060      	str	r0, [r4, #4]
 8006a3a:	4620      	mov	r0, r4
 8006a3c:	f000 f81c 	bl	8006a78 <__sfp>
 8006a40:	60a0      	str	r0, [r4, #8]
 8006a42:	4620      	mov	r0, r4
 8006a44:	f000 f818 	bl	8006a78 <__sfp>
 8006a48:	2200      	movs	r2, #0
 8006a4a:	60e0      	str	r0, [r4, #12]
 8006a4c:	2104      	movs	r1, #4
 8006a4e:	6860      	ldr	r0, [r4, #4]
 8006a50:	f7ff ff82 	bl	8006958 <std>
 8006a54:	68a0      	ldr	r0, [r4, #8]
 8006a56:	2201      	movs	r2, #1
 8006a58:	2109      	movs	r1, #9
 8006a5a:	f7ff ff7d 	bl	8006958 <std>
 8006a5e:	68e0      	ldr	r0, [r4, #12]
 8006a60:	2202      	movs	r2, #2
 8006a62:	2112      	movs	r1, #18
 8006a64:	f7ff ff78 	bl	8006958 <std>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	61a3      	str	r3, [r4, #24]
 8006a6c:	e7d2      	b.n	8006a14 <__sinit+0xc>
 8006a6e:	bf00      	nop
 8006a70:	08006e6c 	.word	0x08006e6c
 8006a74:	080069a1 	.word	0x080069a1

08006a78 <__sfp>:
 8006a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a7a:	4607      	mov	r7, r0
 8006a7c:	f7ff ffac 	bl	80069d8 <__sfp_lock_acquire>
 8006a80:	4b1e      	ldr	r3, [pc, #120]	; (8006afc <__sfp+0x84>)
 8006a82:	681e      	ldr	r6, [r3, #0]
 8006a84:	69b3      	ldr	r3, [r6, #24]
 8006a86:	b913      	cbnz	r3, 8006a8e <__sfp+0x16>
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f7ff ffbd 	bl	8006a08 <__sinit>
 8006a8e:	3648      	adds	r6, #72	; 0x48
 8006a90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a94:	3b01      	subs	r3, #1
 8006a96:	d503      	bpl.n	8006aa0 <__sfp+0x28>
 8006a98:	6833      	ldr	r3, [r6, #0]
 8006a9a:	b30b      	cbz	r3, 8006ae0 <__sfp+0x68>
 8006a9c:	6836      	ldr	r6, [r6, #0]
 8006a9e:	e7f7      	b.n	8006a90 <__sfp+0x18>
 8006aa0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006aa4:	b9d5      	cbnz	r5, 8006adc <__sfp+0x64>
 8006aa6:	4b16      	ldr	r3, [pc, #88]	; (8006b00 <__sfp+0x88>)
 8006aa8:	60e3      	str	r3, [r4, #12]
 8006aaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006aae:	6665      	str	r5, [r4, #100]	; 0x64
 8006ab0:	f000 f847 	bl	8006b42 <__retarget_lock_init_recursive>
 8006ab4:	f7ff ff96 	bl	80069e4 <__sfp_lock_release>
 8006ab8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006abc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ac0:	6025      	str	r5, [r4, #0]
 8006ac2:	61a5      	str	r5, [r4, #24]
 8006ac4:	2208      	movs	r2, #8
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006acc:	f7fd fb8c 	bl	80041e8 <memset>
 8006ad0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ad4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ad8:	4620      	mov	r0, r4
 8006ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006adc:	3468      	adds	r4, #104	; 0x68
 8006ade:	e7d9      	b.n	8006a94 <__sfp+0x1c>
 8006ae0:	2104      	movs	r1, #4
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	f7ff ff62 	bl	80069ac <__sfmoreglue>
 8006ae8:	4604      	mov	r4, r0
 8006aea:	6030      	str	r0, [r6, #0]
 8006aec:	2800      	cmp	r0, #0
 8006aee:	d1d5      	bne.n	8006a9c <__sfp+0x24>
 8006af0:	f7ff ff78 	bl	80069e4 <__sfp_lock_release>
 8006af4:	230c      	movs	r3, #12
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	e7ee      	b.n	8006ad8 <__sfp+0x60>
 8006afa:	bf00      	nop
 8006afc:	08006e6c 	.word	0x08006e6c
 8006b00:	ffff0001 	.word	0xffff0001

08006b04 <_fwalk_reent>:
 8006b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b08:	4606      	mov	r6, r0
 8006b0a:	4688      	mov	r8, r1
 8006b0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b10:	2700      	movs	r7, #0
 8006b12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b16:	f1b9 0901 	subs.w	r9, r9, #1
 8006b1a:	d505      	bpl.n	8006b28 <_fwalk_reent+0x24>
 8006b1c:	6824      	ldr	r4, [r4, #0]
 8006b1e:	2c00      	cmp	r4, #0
 8006b20:	d1f7      	bne.n	8006b12 <_fwalk_reent+0xe>
 8006b22:	4638      	mov	r0, r7
 8006b24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b28:	89ab      	ldrh	r3, [r5, #12]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d907      	bls.n	8006b3e <_fwalk_reent+0x3a>
 8006b2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b32:	3301      	adds	r3, #1
 8006b34:	d003      	beq.n	8006b3e <_fwalk_reent+0x3a>
 8006b36:	4629      	mov	r1, r5
 8006b38:	4630      	mov	r0, r6
 8006b3a:	47c0      	blx	r8
 8006b3c:	4307      	orrs	r7, r0
 8006b3e:	3568      	adds	r5, #104	; 0x68
 8006b40:	e7e9      	b.n	8006b16 <_fwalk_reent+0x12>

08006b42 <__retarget_lock_init_recursive>:
 8006b42:	4770      	bx	lr

08006b44 <__retarget_lock_acquire_recursive>:
 8006b44:	4770      	bx	lr

08006b46 <__retarget_lock_release_recursive>:
 8006b46:	4770      	bx	lr

08006b48 <__swhatbuf_r>:
 8006b48:	b570      	push	{r4, r5, r6, lr}
 8006b4a:	460e      	mov	r6, r1
 8006b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b50:	2900      	cmp	r1, #0
 8006b52:	b096      	sub	sp, #88	; 0x58
 8006b54:	4614      	mov	r4, r2
 8006b56:	461d      	mov	r5, r3
 8006b58:	da07      	bge.n	8006b6a <__swhatbuf_r+0x22>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	602b      	str	r3, [r5, #0]
 8006b5e:	89b3      	ldrh	r3, [r6, #12]
 8006b60:	061a      	lsls	r2, r3, #24
 8006b62:	d410      	bmi.n	8006b86 <__swhatbuf_r+0x3e>
 8006b64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b68:	e00e      	b.n	8006b88 <__swhatbuf_r+0x40>
 8006b6a:	466a      	mov	r2, sp
 8006b6c:	f000 f902 	bl	8006d74 <_fstat_r>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	dbf2      	blt.n	8006b5a <__swhatbuf_r+0x12>
 8006b74:	9a01      	ldr	r2, [sp, #4]
 8006b76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006b7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006b7e:	425a      	negs	r2, r3
 8006b80:	415a      	adcs	r2, r3
 8006b82:	602a      	str	r2, [r5, #0]
 8006b84:	e7ee      	b.n	8006b64 <__swhatbuf_r+0x1c>
 8006b86:	2340      	movs	r3, #64	; 0x40
 8006b88:	2000      	movs	r0, #0
 8006b8a:	6023      	str	r3, [r4, #0]
 8006b8c:	b016      	add	sp, #88	; 0x58
 8006b8e:	bd70      	pop	{r4, r5, r6, pc}

08006b90 <__smakebuf_r>:
 8006b90:	898b      	ldrh	r3, [r1, #12]
 8006b92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b94:	079d      	lsls	r5, r3, #30
 8006b96:	4606      	mov	r6, r0
 8006b98:	460c      	mov	r4, r1
 8006b9a:	d507      	bpl.n	8006bac <__smakebuf_r+0x1c>
 8006b9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006ba0:	6023      	str	r3, [r4, #0]
 8006ba2:	6123      	str	r3, [r4, #16]
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	6163      	str	r3, [r4, #20]
 8006ba8:	b002      	add	sp, #8
 8006baa:	bd70      	pop	{r4, r5, r6, pc}
 8006bac:	ab01      	add	r3, sp, #4
 8006bae:	466a      	mov	r2, sp
 8006bb0:	f7ff ffca 	bl	8006b48 <__swhatbuf_r>
 8006bb4:	9900      	ldr	r1, [sp, #0]
 8006bb6:	4605      	mov	r5, r0
 8006bb8:	4630      	mov	r0, r6
 8006bba:	f7ff f987 	bl	8005ecc <_malloc_r>
 8006bbe:	b948      	cbnz	r0, 8006bd4 <__smakebuf_r+0x44>
 8006bc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bc4:	059a      	lsls	r2, r3, #22
 8006bc6:	d4ef      	bmi.n	8006ba8 <__smakebuf_r+0x18>
 8006bc8:	f023 0303 	bic.w	r3, r3, #3
 8006bcc:	f043 0302 	orr.w	r3, r3, #2
 8006bd0:	81a3      	strh	r3, [r4, #12]
 8006bd2:	e7e3      	b.n	8006b9c <__smakebuf_r+0xc>
 8006bd4:	4b0d      	ldr	r3, [pc, #52]	; (8006c0c <__smakebuf_r+0x7c>)
 8006bd6:	62b3      	str	r3, [r6, #40]	; 0x28
 8006bd8:	89a3      	ldrh	r3, [r4, #12]
 8006bda:	6020      	str	r0, [r4, #0]
 8006bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006be0:	81a3      	strh	r3, [r4, #12]
 8006be2:	9b00      	ldr	r3, [sp, #0]
 8006be4:	6163      	str	r3, [r4, #20]
 8006be6:	9b01      	ldr	r3, [sp, #4]
 8006be8:	6120      	str	r0, [r4, #16]
 8006bea:	b15b      	cbz	r3, 8006c04 <__smakebuf_r+0x74>
 8006bec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	f000 f8d1 	bl	8006d98 <_isatty_r>
 8006bf6:	b128      	cbz	r0, 8006c04 <__smakebuf_r+0x74>
 8006bf8:	89a3      	ldrh	r3, [r4, #12]
 8006bfa:	f023 0303 	bic.w	r3, r3, #3
 8006bfe:	f043 0301 	orr.w	r3, r3, #1
 8006c02:	81a3      	strh	r3, [r4, #12]
 8006c04:	89a0      	ldrh	r0, [r4, #12]
 8006c06:	4305      	orrs	r5, r0
 8006c08:	81a5      	strh	r5, [r4, #12]
 8006c0a:	e7cd      	b.n	8006ba8 <__smakebuf_r+0x18>
 8006c0c:	080069a1 	.word	0x080069a1

08006c10 <_malloc_usable_size_r>:
 8006c10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c14:	1f18      	subs	r0, r3, #4
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	bfbc      	itt	lt
 8006c1a:	580b      	ldrlt	r3, [r1, r0]
 8006c1c:	18c0      	addlt	r0, r0, r3
 8006c1e:	4770      	bx	lr

08006c20 <_raise_r>:
 8006c20:	291f      	cmp	r1, #31
 8006c22:	b538      	push	{r3, r4, r5, lr}
 8006c24:	4604      	mov	r4, r0
 8006c26:	460d      	mov	r5, r1
 8006c28:	d904      	bls.n	8006c34 <_raise_r+0x14>
 8006c2a:	2316      	movs	r3, #22
 8006c2c:	6003      	str	r3, [r0, #0]
 8006c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c32:	bd38      	pop	{r3, r4, r5, pc}
 8006c34:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006c36:	b112      	cbz	r2, 8006c3e <_raise_r+0x1e>
 8006c38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c3c:	b94b      	cbnz	r3, 8006c52 <_raise_r+0x32>
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 f830 	bl	8006ca4 <_getpid_r>
 8006c44:	462a      	mov	r2, r5
 8006c46:	4601      	mov	r1, r0
 8006c48:	4620      	mov	r0, r4
 8006c4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c4e:	f000 b817 	b.w	8006c80 <_kill_r>
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d00a      	beq.n	8006c6c <_raise_r+0x4c>
 8006c56:	1c59      	adds	r1, r3, #1
 8006c58:	d103      	bne.n	8006c62 <_raise_r+0x42>
 8006c5a:	2316      	movs	r3, #22
 8006c5c:	6003      	str	r3, [r0, #0]
 8006c5e:	2001      	movs	r0, #1
 8006c60:	e7e7      	b.n	8006c32 <_raise_r+0x12>
 8006c62:	2400      	movs	r4, #0
 8006c64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006c68:	4628      	mov	r0, r5
 8006c6a:	4798      	blx	r3
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	e7e0      	b.n	8006c32 <_raise_r+0x12>

08006c70 <raise>:
 8006c70:	4b02      	ldr	r3, [pc, #8]	; (8006c7c <raise+0xc>)
 8006c72:	4601      	mov	r1, r0
 8006c74:	6818      	ldr	r0, [r3, #0]
 8006c76:	f7ff bfd3 	b.w	8006c20 <_raise_r>
 8006c7a:	bf00      	nop
 8006c7c:	20000020 	.word	0x20000020

08006c80 <_kill_r>:
 8006c80:	b538      	push	{r3, r4, r5, lr}
 8006c82:	4d07      	ldr	r5, [pc, #28]	; (8006ca0 <_kill_r+0x20>)
 8006c84:	2300      	movs	r3, #0
 8006c86:	4604      	mov	r4, r0
 8006c88:	4608      	mov	r0, r1
 8006c8a:	4611      	mov	r1, r2
 8006c8c:	602b      	str	r3, [r5, #0]
 8006c8e:	f7fa f88d 	bl	8000dac <_kill>
 8006c92:	1c43      	adds	r3, r0, #1
 8006c94:	d102      	bne.n	8006c9c <_kill_r+0x1c>
 8006c96:	682b      	ldr	r3, [r5, #0]
 8006c98:	b103      	cbz	r3, 8006c9c <_kill_r+0x1c>
 8006c9a:	6023      	str	r3, [r4, #0]
 8006c9c:	bd38      	pop	{r3, r4, r5, pc}
 8006c9e:	bf00      	nop
 8006ca0:	20000370 	.word	0x20000370

08006ca4 <_getpid_r>:
 8006ca4:	f7fa b87a 	b.w	8000d9c <_getpid>

08006ca8 <__sread>:
 8006ca8:	b510      	push	{r4, lr}
 8006caa:	460c      	mov	r4, r1
 8006cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cb0:	f000 f894 	bl	8006ddc <_read_r>
 8006cb4:	2800      	cmp	r0, #0
 8006cb6:	bfab      	itete	ge
 8006cb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006cba:	89a3      	ldrhlt	r3, [r4, #12]
 8006cbc:	181b      	addge	r3, r3, r0
 8006cbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006cc2:	bfac      	ite	ge
 8006cc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006cc6:	81a3      	strhlt	r3, [r4, #12]
 8006cc8:	bd10      	pop	{r4, pc}

08006cca <__swrite>:
 8006cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cce:	461f      	mov	r7, r3
 8006cd0:	898b      	ldrh	r3, [r1, #12]
 8006cd2:	05db      	lsls	r3, r3, #23
 8006cd4:	4605      	mov	r5, r0
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	4616      	mov	r6, r2
 8006cda:	d505      	bpl.n	8006ce8 <__swrite+0x1e>
 8006cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ce0:	2302      	movs	r3, #2
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f000 f868 	bl	8006db8 <_lseek_r>
 8006ce8:	89a3      	ldrh	r3, [r4, #12]
 8006cea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cf2:	81a3      	strh	r3, [r4, #12]
 8006cf4:	4632      	mov	r2, r6
 8006cf6:	463b      	mov	r3, r7
 8006cf8:	4628      	mov	r0, r5
 8006cfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cfe:	f000 b817 	b.w	8006d30 <_write_r>

08006d02 <__sseek>:
 8006d02:	b510      	push	{r4, lr}
 8006d04:	460c      	mov	r4, r1
 8006d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d0a:	f000 f855 	bl	8006db8 <_lseek_r>
 8006d0e:	1c43      	adds	r3, r0, #1
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	bf15      	itete	ne
 8006d14:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d1e:	81a3      	strheq	r3, [r4, #12]
 8006d20:	bf18      	it	ne
 8006d22:	81a3      	strhne	r3, [r4, #12]
 8006d24:	bd10      	pop	{r4, pc}

08006d26 <__sclose>:
 8006d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d2a:	f000 b813 	b.w	8006d54 <_close_r>
	...

08006d30 <_write_r>:
 8006d30:	b538      	push	{r3, r4, r5, lr}
 8006d32:	4d07      	ldr	r5, [pc, #28]	; (8006d50 <_write_r+0x20>)
 8006d34:	4604      	mov	r4, r0
 8006d36:	4608      	mov	r0, r1
 8006d38:	4611      	mov	r1, r2
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	602a      	str	r2, [r5, #0]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	f7fa f86b 	bl	8000e1a <_write>
 8006d44:	1c43      	adds	r3, r0, #1
 8006d46:	d102      	bne.n	8006d4e <_write_r+0x1e>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	b103      	cbz	r3, 8006d4e <_write_r+0x1e>
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	bd38      	pop	{r3, r4, r5, pc}
 8006d50:	20000370 	.word	0x20000370

08006d54 <_close_r>:
 8006d54:	b538      	push	{r3, r4, r5, lr}
 8006d56:	4d06      	ldr	r5, [pc, #24]	; (8006d70 <_close_r+0x1c>)
 8006d58:	2300      	movs	r3, #0
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	4608      	mov	r0, r1
 8006d5e:	602b      	str	r3, [r5, #0]
 8006d60:	f7fa f877 	bl	8000e52 <_close>
 8006d64:	1c43      	adds	r3, r0, #1
 8006d66:	d102      	bne.n	8006d6e <_close_r+0x1a>
 8006d68:	682b      	ldr	r3, [r5, #0]
 8006d6a:	b103      	cbz	r3, 8006d6e <_close_r+0x1a>
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	20000370 	.word	0x20000370

08006d74 <_fstat_r>:
 8006d74:	b538      	push	{r3, r4, r5, lr}
 8006d76:	4d07      	ldr	r5, [pc, #28]	; (8006d94 <_fstat_r+0x20>)
 8006d78:	2300      	movs	r3, #0
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	4608      	mov	r0, r1
 8006d7e:	4611      	mov	r1, r2
 8006d80:	602b      	str	r3, [r5, #0]
 8006d82:	f7fa f872 	bl	8000e6a <_fstat>
 8006d86:	1c43      	adds	r3, r0, #1
 8006d88:	d102      	bne.n	8006d90 <_fstat_r+0x1c>
 8006d8a:	682b      	ldr	r3, [r5, #0]
 8006d8c:	b103      	cbz	r3, 8006d90 <_fstat_r+0x1c>
 8006d8e:	6023      	str	r3, [r4, #0]
 8006d90:	bd38      	pop	{r3, r4, r5, pc}
 8006d92:	bf00      	nop
 8006d94:	20000370 	.word	0x20000370

08006d98 <_isatty_r>:
 8006d98:	b538      	push	{r3, r4, r5, lr}
 8006d9a:	4d06      	ldr	r5, [pc, #24]	; (8006db4 <_isatty_r+0x1c>)
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	4604      	mov	r4, r0
 8006da0:	4608      	mov	r0, r1
 8006da2:	602b      	str	r3, [r5, #0]
 8006da4:	f7fa f871 	bl	8000e8a <_isatty>
 8006da8:	1c43      	adds	r3, r0, #1
 8006daa:	d102      	bne.n	8006db2 <_isatty_r+0x1a>
 8006dac:	682b      	ldr	r3, [r5, #0]
 8006dae:	b103      	cbz	r3, 8006db2 <_isatty_r+0x1a>
 8006db0:	6023      	str	r3, [r4, #0]
 8006db2:	bd38      	pop	{r3, r4, r5, pc}
 8006db4:	20000370 	.word	0x20000370

08006db8 <_lseek_r>:
 8006db8:	b538      	push	{r3, r4, r5, lr}
 8006dba:	4d07      	ldr	r5, [pc, #28]	; (8006dd8 <_lseek_r+0x20>)
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	4608      	mov	r0, r1
 8006dc0:	4611      	mov	r1, r2
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	602a      	str	r2, [r5, #0]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	f7fa f86a 	bl	8000ea0 <_lseek>
 8006dcc:	1c43      	adds	r3, r0, #1
 8006dce:	d102      	bne.n	8006dd6 <_lseek_r+0x1e>
 8006dd0:	682b      	ldr	r3, [r5, #0]
 8006dd2:	b103      	cbz	r3, 8006dd6 <_lseek_r+0x1e>
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	bd38      	pop	{r3, r4, r5, pc}
 8006dd8:	20000370 	.word	0x20000370

08006ddc <_read_r>:
 8006ddc:	b538      	push	{r3, r4, r5, lr}
 8006dde:	4d07      	ldr	r5, [pc, #28]	; (8006dfc <_read_r+0x20>)
 8006de0:	4604      	mov	r4, r0
 8006de2:	4608      	mov	r0, r1
 8006de4:	4611      	mov	r1, r2
 8006de6:	2200      	movs	r2, #0
 8006de8:	602a      	str	r2, [r5, #0]
 8006dea:	461a      	mov	r2, r3
 8006dec:	f7f9 fff8 	bl	8000de0 <_read>
 8006df0:	1c43      	adds	r3, r0, #1
 8006df2:	d102      	bne.n	8006dfa <_read_r+0x1e>
 8006df4:	682b      	ldr	r3, [r5, #0]
 8006df6:	b103      	cbz	r3, 8006dfa <_read_r+0x1e>
 8006df8:	6023      	str	r3, [r4, #0]
 8006dfa:	bd38      	pop	{r3, r4, r5, pc}
 8006dfc:	20000370 	.word	0x20000370

08006e00 <_init>:
 8006e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e02:	bf00      	nop
 8006e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e06:	bc08      	pop	{r3}
 8006e08:	469e      	mov	lr, r3
 8006e0a:	4770      	bx	lr

08006e0c <_fini>:
 8006e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e0e:	bf00      	nop
 8006e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e12:	bc08      	pop	{r3}
 8006e14:	469e      	mov	lr, r3
 8006e16:	4770      	bx	lr
