/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p72vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 27394.800000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007273;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003668") ;
            }
            fall_power("scalar") {
                values ("0.003668") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007107;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003668") ;
            }
            fall_power("scalar") {
                values ("0.003668") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001674;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.906612, 0.922798, 0.943352, 0.978704, 1.037319" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003668") ;
            }
            fall_power("scalar") {
                values ("0.003668") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003969 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.169070, 0.187054, 0.209892, 0.249172, 0.314300" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.350660, 0.368645, 0.391483, 0.430763, 0.495891" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.007347, 1.025331, 1.048169, 1.087449, 1.152577" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.007350" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.690879") ;
            }
            fall_power("scalar") {
                values ("0.076764") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.630138") ;
            }
            fall_power("scalar") {
                values ("0.070015") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.660508") ;
            }
            fall_power("scalar") {
                values ("0.073390") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005804") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001824 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280128, 0.296988, 0.319626, 0.366254, 0.446182",\
              "0.263128, 0.279989, 0.302627, 0.349255, 0.429183",\
              "0.242898, 0.259759, 0.282397, 0.329025, 0.408952",\
              "0.208057, 0.224917, 0.247556, 0.294183, 0.374111",\
              "0.154736, 0.171597, 0.194235, 0.240863, 0.320790"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280128, 0.296988, 0.319626, 0.366254, 0.446182",\
              "0.263128, 0.279989, 0.302627, 0.349255, 0.429183",\
              "0.242898, 0.259759, 0.282397, 0.329025, 0.408952",\
              "0.208057, 0.224917, 0.247556, 0.294183, 0.374111",\
              "0.154736, 0.171597, 0.194235, 0.240863, 0.320790"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.147355, 0.139991, 0.129616, 0.112664, 0.088190",\
              "0.171798, 0.164434, 0.154059, 0.137107, 0.112633",\
              "0.202952, 0.195589, 0.185214, 0.168262, 0.143787",\
              "0.255503, 0.248139, 0.237764, 0.220813, 0.196338",\
              "0.343257, 0.335894, 0.325518, 0.308567, 0.284092"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.147355, 0.139991, 0.129616, 0.112664, 0.088190",\
              "0.171798, 0.164434, 0.154059, 0.137107, 0.112633",\
              "0.202952, 0.195589, 0.185214, 0.168262, 0.143787",\
              "0.255503, 0.248139, 0.237764, 0.220813, 0.196338",\
              "0.343257, 0.335894, 0.325518, 0.308567, 0.284092"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003668") ;
            }
            fall_power("scalar") {
                values ("0.003668") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001392 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.205415, 0.221998, 0.244876, 0.288193, 0.361058",\
              "0.188023, 0.204606, 0.227484, 0.270801, 0.343666",\
              "0.165967, 0.182550, 0.205428, 0.248745, 0.321610",\
              "0.128306, 0.144889, 0.167767, 0.211084, 0.283949",\
              "0.065634, 0.082217, 0.105095, 0.148412, 0.221277"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.205415, 0.221998, 0.244876, 0.288193, 0.361058",\
              "0.188023, 0.204606, 0.227484, 0.270801, 0.343666",\
              "0.165967, 0.182550, 0.205428, 0.248745, 0.321610",\
              "0.128306, 0.144889, 0.167767, 0.211084, 0.283949",\
              "0.065634, 0.082217, 0.105095, 0.148412, 0.221277"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282016, 0.275041, 0.264699, 0.247955, 0.223665",\
              "0.306459, 0.299485, 0.289142, 0.272398, 0.248108",\
              "0.337614, 0.330639, 0.320297, 0.303553, 0.279263",\
              "0.390165, 0.383190, 0.372848, 0.356103, 0.331814",\
              "0.477919, 0.470944, 0.460602, 0.443857, 0.419568"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282016, 0.275041, 0.264699, 0.247955, 0.223665",\
              "0.306459, 0.299485, 0.289142, 0.272398, 0.248108",\
              "0.337614, 0.330639, 0.320297, 0.303553, 0.279263",\
              "0.390165, 0.383190, 0.372848, 0.356103, 0.331814",\
              "0.477919, 0.470944, 0.460602, 0.443857, 0.419568"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.030048") ;
            }
            fall_power("scalar") {
                values ("0.030048") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001551 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.143509, 0.161226, 0.187494, 0.233795, 0.317157",\
              "0.126117, 0.143834, 0.170102, 0.216403, 0.299765",\
              "0.104061, 0.121778, 0.148046, 0.194347, 0.277709",\
              "0.066400, 0.084117, 0.110385, 0.156686, 0.240047",\
              "0.003728, 0.021445, 0.047713, 0.094014, 0.177376"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.143509, 0.161226, 0.187494, 0.233795, 0.317157",\
              "0.126117, 0.143834, 0.170102, 0.216403, 0.299765",\
              "0.104061, 0.121778, 0.148046, 0.194347, 0.277709",\
              "0.066400, 0.084117, 0.110385, 0.156686, 0.240047",\
              "0.003728, 0.021445, 0.047713, 0.094014, 0.177376"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.343106, 0.325896, 0.298926, 0.252427, 0.183544",\
              "0.360565, 0.343356, 0.316385, 0.269887, 0.201003",\
              "0.382819, 0.365609, 0.338639, 0.292140, 0.223257",\
              "0.420355, 0.403145, 0.376175, 0.329676, 0.260793",\
              "0.483036, 0.465827, 0.438856, 0.392358, 0.323474"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.343106, 0.325896, 0.298926, 0.252427, 0.183544",\
              "0.360565, 0.343356, 0.316385, 0.269887, 0.201003",\
              "0.382819, 0.365609, 0.338639, 0.292140, 0.223257",\
              "0.420355, 0.403145, 0.376175, 0.329676, 0.260793",\
              "0.483036, 0.465827, 0.438856, 0.392358, 0.323474"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008326") ;
            }
            fall_power("scalar") {
                values ("0.008326") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001593 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.164721, 0.181368, 0.208707, 0.255578, 0.338369",\
              "0.147722, 0.164369, 0.191708, 0.238579, 0.321370",\
              "0.127492, 0.144139, 0.171477, 0.218348, 0.301140",\
              "0.092650, 0.109297, 0.136636, 0.183507, 0.266298",\
              "0.039330, 0.055976, 0.083315, 0.130186, 0.212978"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.164721, 0.181368, 0.208707, 0.255578, 0.338369",\
              "0.147722, 0.164369, 0.191708, 0.238579, 0.321370",\
              "0.127492, 0.144139, 0.171477, 0.218348, 0.301140",\
              "0.092650, 0.109297, 0.136636, 0.183507, 0.266298",\
              "0.039330, 0.055976, 0.083315, 0.130186, 0.212978"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280404, 0.263358, 0.240849, 0.200337, 0.130378",\
              "0.297863, 0.280818, 0.258308, 0.217796, 0.147837",\
              "0.320117, 0.303071, 0.280562, 0.240049, 0.170090",\
              "0.357653, 0.340608, 0.318098, 0.277585, 0.207626",\
              "0.420334, 0.403289, 0.380779, 0.340267, 0.270308"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280404, 0.263358, 0.240849, 0.200337, 0.130378",\
              "0.297863, 0.280818, 0.258308, 0.217796, 0.147837",\
              "0.320117, 0.303071, 0.280562, 0.240049, 0.170090",\
              "0.357653, 0.340608, 0.318098, 0.277585, 0.207626",\
              "0.420334, 0.403289, 0.380779, 0.340267, 0.270308"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005924") ;
            }
            fall_power("scalar") {
                values ("0.005924") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004019 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.337178, 0.345952, 0.352531, 0.361208, 0.370937" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.751054, 0.759829, 0.766407, 0.775085, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.751054, 0.759829, 0.766407, 0.775085, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.751054" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.392170") ;
            }
            fall_power("scalar") {
                values ("0.588254") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006400") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001829 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.310259, 0.327601, 0.350199, 0.396423, 0.475619",\
              "0.290721, 0.308063, 0.330661, 0.376886, 0.456081",\
              "0.268462, 0.285803, 0.308401, 0.354626, 0.433822",\
              "0.234154, 0.251495, 0.274094, 0.320319, 0.399514",\
              "0.177026, 0.194367, 0.216966, 0.263190, 0.342386"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.310259, 0.327601, 0.350199, 0.396423, 0.475619",\
              "0.290721, 0.308063, 0.330661, 0.376886, 0.456081",\
              "0.268462, 0.285803, 0.308401, 0.354626, 0.433822",\
              "0.234154, 0.251495, 0.274094, 0.320319, 0.399514",\
              "0.177026, 0.194367, 0.216966, 0.263190, 0.342386"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142155, 0.134765, 0.124242, 0.107219, 0.082369",\
              "0.154148, 0.146758, 0.136235, 0.119212, 0.094362",\
              "0.163338, 0.155948, 0.145426, 0.128402, 0.103552",\
              "0.175332, 0.167942, 0.157419, 0.140396, 0.115546",\
              "0.189167, 0.181777, 0.171254, 0.154231, 0.129381"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.142155, 0.134765, 0.124242, 0.107219, 0.082369",\
              "0.154148, 0.146758, 0.136235, 0.119212, 0.094362",\
              "0.163338, 0.155948, 0.145426, 0.128402, 0.103552",\
              "0.175332, 0.167942, 0.157419, 0.140396, 0.115546",\
              "0.189167, 0.181777, 0.171254, 0.154231, 0.129381"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004184") ;
            }
            fall_power("scalar") {
                values ("0.004184") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001404 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204889, 0.217360, 0.232535, 0.258143, 0.293630",\
              "0.196303, 0.208775, 0.223950, 0.249558, 0.285044",\
              "0.189707, 0.202179, 0.217354, 0.242962, 0.278448",\
              "0.181182, 0.193653, 0.208828, 0.234437, 0.269923",\
              "0.171252, 0.183724, 0.198898, 0.224507, 0.259993"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204889, 0.217360, 0.232535, 0.258143, 0.293630",\
              "0.196303, 0.208775, 0.223950, 0.249558, 0.285044",\
              "0.189707, 0.202179, 0.217354, 0.242962, 0.278448",\
              "0.181182, 0.193653, 0.208828, 0.234437, 0.269923",\
              "0.171252, 0.183724, 0.198898, 0.224507, 0.259993"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167807, 0.161956, 0.155592, 0.147429, 0.135200",\
              "0.179801, 0.173949, 0.167585, 0.159422, 0.147193",\
              "0.188991, 0.183140, 0.176776, 0.168613, 0.156383",\
              "0.200985, 0.195133, 0.188770, 0.180606, 0.168377",\
              "0.214820, 0.208968, 0.202605, 0.194441, 0.182212"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167807, 0.161956, 0.155592, 0.147429, 0.135200",\
              "0.179801, 0.173949, 0.167585, 0.159422, 0.147193",\
              "0.188991, 0.183140, 0.176776, 0.168613, 0.156383",\
              "0.200985, 0.195133, 0.188770, 0.180606, 0.168377",\
              "0.214820, 0.208968, 0.202605, 0.194441, 0.182212"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.030048") ;
            }
            fall_power("scalar") {
                values ("0.030048") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.367475, 0.408717, 0.449912, 0.527920, 0.679359",\
              "0.376249, 0.417491, 0.458686, 0.536695, 0.688133",\
              "0.382827, 0.424070, 0.465265, 0.543273, 0.694712",\
              "0.391505, 0.432748, 0.473943, 0.551951, 0.703390",\
              "0.401234, 0.442476, 0.483672, 0.561679, 0.713119"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.367475, 0.408717, 0.449912, 0.527920, 0.679359",\
              "0.376249, 0.417491, 0.458686, 0.536695, 0.688133",\
              "0.382827, 0.424070, 0.465265, 0.543273, 0.694712",\
              "0.391505, 0.432748, 0.473943, 0.551951, 0.703390",\
              "0.401234, 0.442476, 0.483672, 0.561679, 0.713119"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.223650, 0.251984, 0.278417, 0.330804, 0.431145",\
              "0.232006, 0.260340, 0.286773, 0.339160, 0.439502",\
              "0.238271, 0.266605, 0.293038, 0.345426, 0.445767",\
              "0.246536, 0.274870, 0.301303, 0.353690, 0.454031",\
              "0.255801, 0.284136, 0.310569, 0.362956, 0.463297"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.223650, 0.251984, 0.278417, 0.330804, 0.431145",\
              "0.232006, 0.260340, 0.286773, 0.339160, 0.439502",\
              "0.238271, 0.266605, 0.293038, 0.345426, 0.445767",\
              "0.246536, 0.274870, 0.301303, 0.353690, 0.454031",\
              "0.255801, 0.284136, 0.310569, 0.362956, 0.463297"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.028390, 0.087790, 0.158263, 0.299171, 0.592807" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.028390, 0.087790, 0.158263, 0.299171, 0.592807" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.021521, 0.065091, 0.113274, 0.208674, 0.400891" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.021521, 0.065091, 0.113274, 0.208674, 0.400891" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003095, 0.003095, 0.003095, 0.003095, 0.003095") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.051952;
  }
  


}   /* cell() */

}   /* library() */

