{"Source Block": ["hdl/projects/fmcomms2/zc706/system_top.v@193:203@HdlIdDef", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n"], "Clone Blocks": [["hdl/projects/fmcomms2/zc706/system_top.v@194:204", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@185:195", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@191:201", "  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@195:205", "  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@196:206", "  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@196:206", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@189:199", "  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@192:202", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@190:200", "  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@184:194", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@197:207", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@198:208", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@186:196", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"]], "Diff Content": {"Delete": [[198, "  wire            dma_adc_dsync;\n"]], "Add": []}}