{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676048565035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676048565035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 22:32:44 2023 " "Processing started: Fri Feb 10 22:32:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676048565035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676048565035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676048565035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676048565285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/csd/Imposters/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/csd/Imposters/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(20) " "Verilog HDL information at alu_control.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676048565323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/csd/Imposters/register_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565325 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(10) " "Verilog HDL Expression warning at maincontroller.v(10): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(11) " "Verilog HDL Expression warning at maincontroller.v(11): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(12) " "Verilog HDL Expression warning at maincontroller.v(12): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(13) " "Verilog HDL Expression warning at maincontroller.v(13): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(15) " "Verilog HDL Expression warning at maincontroller.v(15): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(19) " "Verilog HDL Expression warning at maincontroller.v(19): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565328 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(20) " "Verilog HDL Expression warning at maincontroller.v(20): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565328 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(22) " "Verilog HDL Expression warning at maincontroller.v(22): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048565328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainController " "Found entity 1: mainController" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565328 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(20) " "Verilog HDL warning at data_memory.v(20): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/csd/Imposters/data_memory.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676048565330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/csd/Imposters/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_N_bit " "Found entity 1: mux_N_bit" {  } { { "mux_N_bit.v" "" { Text "D:/csd/Imposters/mux_N_bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.v" "" { Text "D:/csd/Imposters/sign_extension.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/csd/Imposters/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add_only.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add_only.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add_only " "Found entity 1: alu_add_only" {  } { { "alu_add_only.v" "" { Text "D:/csd/Imposters/alu_add_only.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "D:/csd/Imposters/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048565340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048565340 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"RegWrite\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"MemWrite\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRead maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"MemRead\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Branch\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"ALUSrc\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alu0 maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Alu0\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alu1 maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Alu1\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"jump\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_En maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"ALU_En\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_reg maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"mem_reg\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_control " "Elaborating entity \"alu_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676048565363 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_En alu_control.v(22) " "Verilog HDL Always Construct warning at alu_control.v(22): variable \"ALU_En\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048565364 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_op alu_control.v(25) " "Verilog HDL Always Construct warning at alu_control.v(25): variable \"alu_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048565364 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct alu_control.v(28) " "Verilog HDL Always Construct warning at alu_control.v(28): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048565364 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(35) " "Verilog HDL assignment warning at alu_control.v(35): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565364 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(51) " "Verilog HDL assignment warning at alu_control.v(51): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(55) " "Verilog HDL assignment warning at alu_control.v(55): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(59) " "Verilog HDL assignment warning at alu_control.v(59): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(63) " "Verilog HDL assignment warning at alu_control.v(63): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(67) " "Verilog HDL assignment warning at alu_control.v(67): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(28) " "Verilog HDL Case Statement warning at alu_control.v(28): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(74) " "Verilog HDL Always Construct warning at alu_control.v(74): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(93) " "Verilog HDL assignment warning at alu_control.v(93): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(98) " "Verilog HDL assignment warning at alu_control.v(98): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(100) " "Verilog HDL assignment warning at alu_control.v(100): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(74) " "Verilog HDL Case Statement warning at alu_control.v(74): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 74 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(108) " "Verilog HDL Always Construct warning at alu_control.v(108): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(117) " "Verilog HDL assignment warning at alu_control.v(117): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(122) " "Verilog HDL assignment warning at alu_control.v(122): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(127) " "Verilog HDL assignment warning at alu_control.v(127): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(132) " "Verilog HDL assignment warning at alu_control.v(132): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(108) " "Verilog HDL Case Statement warning at alu_control.v(108): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048565365 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(139) " "Verilog HDL Always Construct warning at alu_control.v(139): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(143) " "Verilog HDL assignment warning at alu_control.v(143): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(148) " "Verilog HDL assignment warning at alu_control.v(148): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(152) " "Verilog HDL assignment warning at alu_control.v(152): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(153) " "Verilog HDL assignment warning at alu_control.v(153): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(157) " "Verilog HDL assignment warning at alu_control.v(157): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(158) " "Verilog HDL assignment warning at alu_control.v(158): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(162) " "Verilog HDL assignment warning at alu_control.v(162): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(163) " "Verilog HDL assignment warning at alu_control.v(163): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(167) " "Verilog HDL assignment warning at alu_control.v(167): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(168) " "Verilog HDL assignment warning at alu_control.v(168): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(139) " "Verilog HDL Case Statement warning at alu_control.v(139): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "equal_comp alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"equal_comp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"mem\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_to_alu alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"out_to_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[0\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[0\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[1\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[1\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[2\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[2\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[3\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[3\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\] alu_control.v(22) " "Inferred latch for \"mem\[0\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\] alu_control.v(22) " "Inferred latch for \"mem\[1\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\] alu_control.v(22) " "Inferred latch for \"mem\[2\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[0\] alu_control.v(22) " "Inferred latch for \"equal_comp\[0\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[1\] alu_control.v(22) " "Inferred latch for \"equal_comp\[1\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048565366 "|alu_control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[0\]\$latch " "Latch out_to_alu\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op\[0\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048565663 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048565663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[1\]\$latch " "Latch out_to_alu\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_op\[1\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048565663 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048565663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[2\]\$latch " "Latch out_to_alu\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[14\] " "Ports D and ENA on the latch are fed by the same signal instr\[14\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048565663 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048565663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[3\]\$latch " "Latch out_to_alu\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_op\[1\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048565663 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048565663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676048565764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/csd/Imposters/output_files/RiscvProcessor.map.smsg " "Generated suppressed messages file D:/csd/Imposters/output_files/RiscvProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676048565928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676048565981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048565981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[0\] " "No output dependent on input pin \"instr\[0\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[1\] " "No output dependent on input pin \"instr\[1\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[2\] " "No output dependent on input pin \"instr\[2\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[4\] " "No output dependent on input pin \"instr\[4\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[5\] " "No output dependent on input pin \"instr\[5\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[6\] " "No output dependent on input pin \"instr\[6\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[7\] " "No output dependent on input pin \"instr\[7\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[8\] " "No output dependent on input pin \"instr\[8\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[9\] " "No output dependent on input pin \"instr\[9\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[10\] " "No output dependent on input pin \"instr\[10\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[11\] " "No output dependent on input pin \"instr\[11\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[15\] " "No output dependent on input pin \"instr\[15\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[16\] " "No output dependent on input pin \"instr\[16\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[17\] " "No output dependent on input pin \"instr\[17\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[18\] " "No output dependent on input pin \"instr\[18\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[19\] " "No output dependent on input pin \"instr\[19\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[20\] " "No output dependent on input pin \"instr\[20\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[21\] " "No output dependent on input pin \"instr\[21\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[22\] " "No output dependent on input pin \"instr\[22\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[23\] " "No output dependent on input pin \"instr\[23\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[24\] " "No output dependent on input pin \"instr\[24\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[25\] " "No output dependent on input pin \"instr\[25\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[27\] " "No output dependent on input pin \"instr\[27\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[28\] " "No output dependent on input pin \"instr\[28\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[29\] " "No output dependent on input pin \"instr\[29\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[31\] " "No output dependent on input pin \"instr\[31\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048566001 "|alu_control|instr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676048566001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676048566003 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676048566003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676048566003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676048566003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676048566016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 22:32:46 2023 " "Processing ended: Fri Feb 10 22:32:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676048566016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676048566016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676048566016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676048566016 ""}
