set ::env(PROJECT_NAME) d_ff
set ::env(DESIGN_TOP) d_ff
set ::env(DESIGN_DIR) RTL_Benchmark/d_ff/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/d_ff/rtl/d_ff.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) ci_unit_tests
