// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv2d_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_depth,
        input_height,
        input_width,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_depth,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] input_depth;
input  [15:0] input_height;
input  [15:0] input_width;
output  [8:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
input  [15:0] output_depth;
output  [8:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_r_ce0;
reg output_r_we0;
reg[15:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] SeparableConv2D_2_b_s_address0;
reg    SeparableConv2D_2_b_s_ce0;
wire   [12:0] SeparableConv2D_2_b_s_q0;
wire   [31:0] tmp_s_fu_180_p1;
reg   [31:0] tmp_s_reg_379;
wire   [31:0] tmp_15_fu_184_p1;
reg   [31:0] tmp_15_reg_385;
wire   [31:0] next_mul2_fu_188_p2;
reg   [31:0] next_mul2_reg_391;
wire    ap_CS_fsm_state2;
wire   [15:0] out_d_2_fu_198_p2;
reg   [15:0] out_d_2_reg_399;
wire   [0:0] exitcond3_fu_193_p2;
wire  signed [15:0] SeparableConv2D_2_b_3_fu_209_p1;
reg  signed [15:0] SeparableConv2D_2_b_3_reg_409;
wire    ap_CS_fsm_state3;
wire  signed [14:0] tmp_1_fu_213_p1;
reg  signed [14:0] tmp_1_reg_414;
wire   [15:0] out_h_2_fu_222_p2;
reg   [15:0] out_h_2_reg_422;
wire    ap_CS_fsm_state4;
wire   [31:0] tmp_19_fu_228_p1;
reg   [31:0] tmp_19_reg_427;
wire   [0:0] exitcond2_fu_217_p2;
wire  signed [31:0] tmp_fu_232_p2;
reg  signed [31:0] tmp_reg_432;
wire   [31:0] tmp1_fu_238_p2;
reg   [31:0] tmp1_reg_437;
wire    ap_CS_fsm_state5;
wire   [15:0] out_w_2_fu_247_p2;
reg   [15:0] out_w_2_reg_445;
wire    ap_CS_fsm_state6;
wire   [31:0] tmp_20_fu_253_p1;
reg   [31:0] tmp_20_reg_450;
wire   [0:0] exitcond1_fu_242_p2;
reg   [8:0] output_addr_reg_455;
wire   [15:0] in_d_1_fu_272_p2;
reg   [15:0] in_d_1_reg_463;
wire    ap_CS_fsm_state7;
wire   [31:0] next_mul_fu_278_p2;
reg   [31:0] next_mul_reg_468;
wire   [0:0] exitcond_fu_267_p2;
wire  signed [31:0] tmp2_fu_283_p2;
reg  signed [31:0] tmp2_reg_473;
wire   [14:0] p_tmp_s_fu_310_p3;
reg   [14:0] p_tmp_s_reg_478;
wire   [31:0] tmp3_fu_318_p2;
reg   [31:0] tmp3_reg_483;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg  signed [15:0] input_load_reg_493;
wire    ap_CS_fsm_state10;
reg   [15:0] tmp_31_reg_498;
wire    ap_CS_fsm_state11;
wire   [15:0] tmp_32_fu_343_p2;
wire    ap_CS_fsm_state12;
reg   [15:0] out_d_reg_100;
reg   [31:0] phi_mul1_reg_111;
reg   [15:0] out_h_reg_123;
reg   [15:0] out_w_reg_134;
wire    ap_CS_fsm_state13;
reg   [15:0] output_load_1_reg_145;
reg   [15:0] in_d_reg_158;
reg   [31:0] phi_mul_reg_169;
wire   [63:0] tmp_18_fu_204_p1;
wire  signed [63:0] tmp_22_fu_262_p1;
wire  signed [63:0] tmp_28_fu_326_p1;
wire   [15:0] p_tmp_cast_fu_348_p1;
wire  signed [12:0] SeparableConv2D_2_b_3_fu_209_p0;
wire  signed [12:0] tmp_1_fu_213_p0;
wire   [15:0] tmp1_fu_238_p1;
wire   [31:0] tmp_21_fu_257_p2;
wire   [14:0] tmp_9_fu_288_p1;
wire   [15:0] tmp_23_fu_292_p2;
wire   [0:0] tmp_10_fu_302_p3;
wire   [14:0] tmp_23_cast_fu_297_p2;
wire   [15:0] tmp3_fu_318_p1;
wire   [31:0] tmp_27_fu_322_p2;
wire  signed [29:0] tmp_29_fu_352_p2;
wire   [14:0] tmp_29_fu_352_p1;
reg   [12:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
end

pointwise_conv2d_fix_SeparableConv2D_2_b_s #(
    .DataWidth( 13 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
SeparableConv2D_2_b_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_2_b_s_address0),
    .ce0(SeparableConv2D_2_b_s_ce0),
    .q0(SeparableConv2D_2_b_s_q0)
);

network_mul_mul_16s_15ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15ns_30_1_1_U78(
    .din0(input_load_reg_493),
    .din1(tmp_29_fu_352_p1),
    .dout(tmp_29_fu_352_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        in_d_reg_158 <= in_d_1_reg_463;
    end else if (((exitcond1_fu_242_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        in_d_reg_158 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_217_p2 == 1'd1))) begin
        out_d_reg_100 <= out_d_2_reg_399;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_d_reg_100 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_242_p2 == 1'd1))) begin
        out_h_reg_123 <= out_h_2_reg_422;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_reg_123 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_w_reg_134 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_w_reg_134 <= out_w_2_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_load_1_reg_145 <= tmp_32_fu_343_p2;
    end else if (((exitcond1_fu_242_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        output_load_1_reg_145 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_217_p2 == 1'd1))) begin
        phi_mul1_reg_111 <= next_mul2_reg_391;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul1_reg_111 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        phi_mul_reg_169 <= next_mul_reg_468;
    end else if (((exitcond1_fu_242_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        phi_mul_reg_169 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        SeparableConv2D_2_b_3_reg_409 <= SeparableConv2D_2_b_3_fu_209_p1;
        tmp_1_reg_414 <= tmp_1_fu_213_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        in_d_1_reg_463 <= in_d_1_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_load_reg_493 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        next_mul2_reg_391 <= next_mul2_fu_188_p2;
        out_d_2_reg_399 <= out_d_2_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        next_mul_reg_468 <= next_mul_fu_278_p2;
        tmp2_reg_473 <= tmp2_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_h_2_reg_422 <= out_h_2_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_w_2_reg_445 <= out_w_2_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_242_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        output_addr_reg_455 <= tmp_22_fu_262_p1;
        tmp_20_reg_450[15 : 0] <= tmp_20_fu_253_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond_fu_267_p2 == 1'd1))) begin
        p_tmp_s_reg_478 <= p_tmp_s_fu_310_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp1_reg_437 <= tmp1_fu_238_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp3_reg_483 <= tmp3_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_15_reg_385[15 : 0] <= tmp_15_fu_184_p1[15 : 0];
        tmp_s_reg_379[15 : 0] <= tmp_s_fu_180_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_217_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_19_reg_427[15 : 0] <= tmp_19_fu_228_p1[15 : 0];
        tmp_reg_432 <= tmp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_31_reg_498 <= {{tmp_29_fu_352_p2[29:14]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_2_b_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_2_b_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond3_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_d0 = p_tmp_cast_fu_348_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        output_r_d0 = output_load_1_reg_145;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond3_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_217_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_242_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond_fu_267_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SeparableConv2D_2_b_3_fu_209_p0 = SeparableConv2D_2_b_s_q0;

assign SeparableConv2D_2_b_3_fu_209_p1 = SeparableConv2D_2_b_3_fu_209_p0;

assign SeparableConv2D_2_b_s_address0 = tmp_18_fu_204_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond1_fu_242_p2 = ((out_w_reg_134 == input_width) ? 1'b1 : 1'b0);

assign exitcond2_fu_217_p2 = ((out_h_reg_123 == input_height) ? 1'b1 : 1'b0);

assign exitcond3_fu_193_p2 = ((out_d_reg_100 == output_depth) ? 1'b1 : 1'b0);

assign exitcond_fu_267_p2 = ((in_d_reg_158 == input_depth) ? 1'b1 : 1'b0);

assign in_d_1_fu_272_p2 = (in_d_reg_158 + 16'd1);

assign input_r_address0 = tmp_28_fu_326_p1;

assign next_mul2_fu_188_p2 = (phi_mul1_reg_111 + tmp_s_reg_379);

assign next_mul_fu_278_p2 = (phi_mul_reg_169 + tmp_s_reg_379);

assign out_d_2_fu_198_p2 = (out_d_reg_100 + 16'd1);

assign out_h_2_fu_222_p2 = (out_h_reg_123 + 16'd1);

assign out_w_2_fu_247_p2 = (out_w_reg_134 + 16'd1);

assign output_r_address0 = output_addr_reg_455;

assign p_tmp_cast_fu_348_p1 = p_tmp_s_reg_478;

assign p_tmp_s_fu_310_p3 = ((tmp_10_fu_302_p3[0:0] === 1'b1) ? 15'd0 : tmp_23_cast_fu_297_p2);

assign tmp1_fu_238_p1 = tmp_15_reg_385;

assign tmp1_fu_238_p2 = ($signed(tmp_reg_432) * $signed({{1'b0}, {tmp1_fu_238_p1}}));

assign tmp2_fu_283_p2 = (phi_mul_reg_169 + tmp_19_reg_427);

assign tmp3_fu_318_p1 = tmp_15_reg_385;

assign tmp3_fu_318_p2 = ($signed(tmp2_reg_473) * $signed({{1'b0}, {tmp3_fu_318_p1}}));

assign tmp_10_fu_302_p3 = tmp_23_fu_292_p2[32'd15];

assign tmp_15_fu_184_p1 = input_width;

assign tmp_18_fu_204_p1 = out_d_reg_100;

assign tmp_19_fu_228_p1 = out_h_reg_123;

assign tmp_1_fu_213_p0 = SeparableConv2D_2_b_s_q0;

assign tmp_1_fu_213_p1 = tmp_1_fu_213_p0;

assign tmp_20_fu_253_p1 = out_w_reg_134;

assign tmp_21_fu_257_p2 = (tmp1_reg_437 + tmp_20_fu_253_p1);

assign tmp_22_fu_262_p1 = $signed(tmp_21_fu_257_p2);

assign tmp_23_cast_fu_297_p2 = ($signed(tmp_9_fu_288_p1) + $signed(tmp_1_reg_414));

assign tmp_23_fu_292_p2 = ($signed(SeparableConv2D_2_b_3_reg_409) + $signed(output_load_1_reg_145));

assign tmp_27_fu_322_p2 = (tmp3_reg_483 + tmp_20_reg_450);

assign tmp_28_fu_326_p1 = $signed(tmp_27_fu_322_p2);

assign tmp_29_fu_352_p1 = 30'd10898;

assign tmp_32_fu_343_p2 = (output_load_1_reg_145 + tmp_31_reg_498);

assign tmp_9_fu_288_p1 = output_load_1_reg_145[14:0];

assign tmp_fu_232_p2 = (phi_mul1_reg_111 + tmp_19_fu_228_p1);

assign tmp_s_fu_180_p1 = input_height;

always @ (posedge ap_clk) begin
    tmp_s_reg_379[31:16] <= 16'b0000000000000000;
    tmp_15_reg_385[31:16] <= 16'b0000000000000000;
    tmp_19_reg_427[31:16] <= 16'b0000000000000000;
    tmp_20_reg_450[31:16] <= 16'b0000000000000000;
end

endmodule //pointwise_conv2d_fix
