DSCH 3.5
VERSION 5/19/2022 6:58:10 PM
BB(-35,10,220,110)
SYM  #dreg
BB(20,50,50,75)
TITLE 32 58  #dreg37
MODEL 860
PROP                                                                                                                                    
REC(-5,40,0,0,r)
VIS 5
PIN(20,55,0.000,0.000)D
PIN(20,65,0.000,0.000)RST
PIN(35,75,0.000,0.000)H
PIN(50,65,0.020,0.004)Q
PIN(50,55,0.020,0.002)nQ
LIG(20,65,25,65)
LIG(20,55,25,55)
LIG(35,75,35,74)
LIG(35,72,35,72)
LIG(45,65,50,65)
LIG(45,55,50,55)
LIG(45,70,25,70)
LIG(45,50,45,70)
LIG(25,50,45,50)
LIG(25,70,25,50)
LIG(34,70,35,68)
LIG(35,68,36,70)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(60,50,90,75)
TITLE 72 58  #dreg38
MODEL 860
PROP                                                                                                                                    
REC(35,40,0,0,r)
VIS 5
PIN(60,55,0.000,0.000)D
PIN(60,65,0.000,0.000)RST
PIN(75,75,0.000,0.000)H
PIN(90,65,0.020,0.004)Q
PIN(90,55,0.020,0.002)nQ
LIG(60,65,65,65)
LIG(60,55,65,55)
LIG(75,75,75,74)
LIG(75,72,75,72)
LIG(85,65,90,65)
LIG(85,55,90,55)
LIG(85,70,65,70)
LIG(85,50,85,70)
LIG(65,50,85,50)
LIG(65,70,65,50)
LIG(74,70,75,68)
LIG(75,68,76,70)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(100,50,130,75)
TITLE 112 58  #dreg39
MODEL 860
PROP                                                                                                                                    
REC(75,40,0,0,r)
VIS 5
PIN(100,55,0.000,0.000)D
PIN(100,65,0.000,0.000)RST
PIN(115,75,0.000,0.000)H
PIN(130,65,0.020,0.004)Q
PIN(130,55,0.020,0.002)nQ
LIG(100,65,105,65)
LIG(100,55,105,55)
LIG(115,75,115,74)
LIG(115,72,115,72)
LIG(125,65,130,65)
LIG(125,55,130,55)
LIG(125,70,105,70)
LIG(125,50,125,70)
LIG(105,50,125,50)
LIG(105,70,105,50)
LIG(114,70,115,68)
LIG(115,68,116,70)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(140,50,170,75)
TITLE 152 58  #dreg40
MODEL 860
PROP                                                                                                                                    
REC(115,40,0,0,r)
VIS 5
PIN(140,55,0.000,0.000)D
PIN(140,65,0.000,0.000)RST
PIN(155,75,0.000,0.000)H
PIN(170,65,0.020,0.002)Q
PIN(170,55,0.020,0.002)nQ
LIG(140,65,145,65)
LIG(140,55,145,55)
LIG(155,75,155,74)
LIG(155,72,155,72)
LIG(165,65,170,65)
LIG(165,55,170,55)
LIG(165,70,145,70)
LIG(165,50,165,70)
LIG(145,50,165,50)
LIG(145,70,145,50)
LIG(154,70,155,68)
LIG(155,68,156,70)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #inv
BB(-25,65,10,85)
TITLE -10 75  #~
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(-25,75,0.000,0.000)in
PIN(10,75,0.005,0.008)out
LIG(-25,75,-15,75)
LIG(-15,65,-15,85)
LIG(-15,65,0,75)
LIG(-15,85,0,75)
LIG(2,75,2,75)
LIG(4,75,10,75)
VLG not not1(out,in);
FSYM
SYM  #button
BB(-34,71,-25,79)
TITLE -30 75  #ClearCounter
MODEL 59
PROP                                                                                                                                    
REC(-33,72,6,6,r)
VIS 1
PIN(-25,75,0.000,0.000)ClearCounter
LIG(-26,75,-25,75)
LIG(-34,79,-34,71)
LIG(-26,79,-34,79)
LIG(-26,71,-26,79)
LIG(-34,71,-26,71)
LIG(-33,78,-33,72)
LIG(-27,78,-33,78)
LIG(-27,72,-27,78)
LIG(-33,72,-27,72)
FSYM
SYM  #and2
BB(0,90,35,110)
TITLE 12 101  #&
MODEL 402
PROP                                                                                                                                    
REC(5,-5,0,0, )
VIS 0
PIN(0,105,0.000,0.000)b
PIN(0,95,0.000,0.000)a
PIN(35,100,0.015,0.002)s
LIG(0,105,8,105)
LIG(8,90,8,110)
LIG(28,100,35,100)
LIG(27,102,24,106)
LIG(28,100,27,102)
LIG(27,98,28,100)
LIG(24,94,27,98)
LIG(19,91,24,94)
LIG(24,106,19,109)
LIG(19,109,8,110)
LIG(8,90,19,91)
LIG(0,95,8,95)
VLG and and2(out,a,b);
FSYM
SYM  #clock
BB(-35,92,-20,98)
TITLE -30 95  #clock1
MODEL 69
PROP   10 10 0                                                                                                                               
REC(-33,93,6,4,r)
VIS 1
PIN(-20,95,0.250,0.002)MainClock
LIG(-25,95,-20,95)
LIG(-30,93,-32,93)
LIG(-26,93,-28,93)
LIG(-25,92,-25,98)
LIG(-35,98,-35,92)
LIG(-30,97,-30,93)
LIG(-28,93,-28,97)
LIG(-28,97,-30,97)
LIG(-32,97,-34,97)
LIG(-32,93,-32,97)
LIG(-25,98,-35,98)
LIG(-25,92,-35,92)
FSYM
SYM  #button
BB(-34,101,-25,109)
TITLE -30 105  #EnableCount
MODEL 59
PROP                                                                                                                                    
REC(-33,102,6,6,r)
VIS 1
PIN(-25,105,0.000,0.000)EnableCount
LIG(-26,105,-25,105)
LIG(-34,109,-34,101)
LIG(-26,109,-34,109)
LIG(-26,101,-26,109)
LIG(-34,101,-26,101)
LIG(-33,108,-33,102)
LIG(-27,108,-33,108)
LIG(-27,102,-27,108)
LIG(-33,102,-27,102)
FSYM
SYM  #digit
BB(195,10,220,45)
TITLE 195 42  #PC
MODEL 89
PROP                                                                                                                                    
REC(200,15,15,21,r)
VIS 4
PIN(200,45,0.000,0.000)PC[3]
PIN(205,45,0.000,0.000)PC[2]
PIN(210,45,0.000,0.000)PC[1]
PIN(215,45,0.000,0.000)PC[0]
LIG(195,10,195,40)
LIG(220,10,195,10)
LIG(220,40,220,10)
LIG(195,40,220,40)
LIG(200,40,200,45)
LIG(205,40,205,45)
LIG(210,40,210,45)
LIG(215,40,215,45)
FSYM
CNC(100 80)
CNC(60 80)
CNC(20 75)
CNC(50 75)
CNC(130 75)
CNC(90 75)
LIG(130,95,205,95)
LIG(20,65,20,75)
LIG(20,80,60,80)
LIG(140,80,140,65)
LIG(100,65,100,80)
LIG(100,80,140,80)
LIG(60,65,60,80)
LIG(60,80,100,80)
LIG(10,75,20,75)
LIG(20,75,20,80)
LIG(20,55,20,45)
LIG(20,45,50,45)
LIG(50,45,50,55)
LIG(60,55,60,45)
LIG(60,45,90,45)
LIG(90,45,90,55)
LIG(100,55,100,45)
LIG(100,45,130,45)
LIG(130,45,130,55)
LIG(140,55,140,45)
LIG(140,45,170,45)
LIG(170,45,170,55)
LIG(-20,95,0,95)
LIG(-25,105,0,105)
LIG(50,105,215,105)
LIG(35,75,35,100)
LIG(50,65,50,75)
LIG(50,75,75,75)
LIG(90,65,90,75)
LIG(90,75,115,75)
LIG(130,65,130,75)
LIG(130,75,155,75)
LIG(170,65,200,65)
LIG(200,65,200,45)
LIG(50,75,50,105)
LIG(215,45,215,105)
LIG(90,75,90,100)
LIG(90,100,210,100)
LIG(210,45,210,100)
LIG(205,45,205,95)
LIG(130,75,130,95)
FFIG C:\Users\andreea.olescu\Desktop\vlsi\proiect-bun\final\Counter16.sch
