library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity contador is port (
	clock, reset: in std_logic;
	cont: out std_logic_vector(9 downto 0);
end contador;

architecture arqContador of contador is
begin
	process(clock,reset)
		begin
			if (reset = '0') then
				cont <= "0000000000";
			elsif (clock'event AND clock = '1') then
				cont = cont + '1';
			end if;
		end process;
end arqContador;