Muthu Manikandan Baskaran , Albert Hartono , Sanket Tavarageri , Thomas Henretty , J. Ramanujam , P. Sadayappan, Parameterized tiling revisited, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization, April 24-28, 2010, Toronto, Ontario, Canada[doi>10.1145/1772954.1772983]
Cedric Bastoul, Code Generation in the Polyhedral Model Is Easier Than You Think, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.7-16, September 29-October 03, 2004[doi>10.1109/PACT.2004.11]
Jeff Bilmes , Krste Asanovic , Chee-Whye Chin , Jim Demmel, Optimizing matrix multiply using PHiPAC: a portable, high-performance, ANSI C coding methodology, Proceedings of the 11th international conference on Supercomputing, p.340-347, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263662]
Uday Bondhugula , Albert Hartono , J. Ramanujam , P. Sadayappan, A practical automatic polyhedral parallelizer and locality optimizer, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375595]
Jacqueline Chame , Sungdo Moon, A tile selection algorithm for data locality and cache interference, Proceedings of the 13th international conference on Supercomputing, p.492-499, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305245]
Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.286-297, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378859]
Chun Chen , Jacqueline Chame , Mary Hall, Combining Models and Guided Empirical Search to Optimize for Multiple Levels of the Memory Hierarchy, Proceedings of the international symposium on Code generation and optimization, p.111-122, March 20-23, 2005[doi>10.1109/CGO.2005.10]
Chen, C., Chame, J., and Hall, M. 2008. CHiLL: A Framework for Composing High-Level Loop Transformations. Technical Report (2008), 08--897. University of Southern California.
Stephanie Coleman , Kathryn S. McKinley, Tile size selection using cache organization and data layout, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.279-290, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207162]
Cooper, K. and Sandoval, J. 2011. Portable Techniques to Find Effective Memory Hierarchy Parameters. Technical Report.
Datta, K. 2009. Auto-tuning Stencil Codes for Cache-Based Multicore Platforms. Technical Report. University of California at Berkeley.
J. J. Dongarra , Jeremy Du Croz , Sven Hammarling , I. S. Duff, A set of level 3 basic linear algebra subprograms, ACM Transactions on Mathematical Software (TOMS), v.16 n.1, p.1-17, March 1990[doi>10.1145/77626.79170]
Esseghir, K. 1993. Improving Data Locality for Caches. Ph.D. Dissertation. Rice University.
Jeanne Ferrante , Vivek Sarkar , W. Thrash, On Estimating and Enhancing Cache Effectiveness, Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, p.328-343, August 07-09, 1991
Matteo Frigo, A fast Fourier transform compiler, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.169-180, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301661]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: an analytical representation of cache misses, Proceedings of the 11th international conference on Supercomputing, p.317-324, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263657]
Kazushige Goto , Robert Van De Geijn, High-performance implementation of the level-3 BLAS, ACM Transactions on Mathematical Software (TOMS), v.35 n.1, p.1-14, July 2008[doi>10.1145/1377603.1377607]
Chung-hsing Hsu , Ulrich Kremer, A Quantitative Analysis of Tile Size Selection Algorithms, The Journal of Supercomputing, v.27 n.3, p.279-294, March 2004[doi>10.1023/B:SUPE.0000011388.54204.8e]
Knijnenburg, P. M. W., Kisuki, T., and O’Boyle, M. F. P. 2003. Combined selection of tile sizes and unroll factors using iterative compilation. Journal of Supercomputing 24, 1, 43--67.
Monica D. Lam , Edward E. Rothberg , Michael E. Wolf, The cache performance and optimizations of blocked algorithms, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.63-74, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106981]
Amy W. Lim , Shih-Wei Liao , Monica S. Lam, Blocking and array contraction across arbitrarily nested loops using affine partitioning, ACM SIGPLAN Notices, v.36 n.7, p.103-112, July 2001[doi>10.1145/568014.379586]
Preeti Ranjan Panda , Hiroshi Nakamura , Nikil D. Dutt , Alexandru Nicolau, Augmenting Loop Tiling with Data Alignment for Improved Cache Performance, IEEE Transactions on Computers, v.48 n.2, p.142-149, February 1999[doi>10.1109/12.752655]
Pouchet, L.-N. 2013. Polybench Benchmark Suite. (2013). Available at http://www/-roc.inria.fr/∼pouchet/software/polybench/.
Ramanujam, J. and Sadayappan, P. 1992. Tiling multidimensional iteration spaces for multicomputers. J. Parallel and Distrib. Comput. 16, 2, 108--120.
Gabriel Rivera , Chau-Wen Tseng, A Comparison of Compiler Tiling Algorithms, Proceedings of the 8th International Conference on Compiler Construction, Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS'99, p.168-182, March 22-28, 1999
V. Sarkar, Automatic selection of high-order transformations in the IBM XL FORTRAN compilers, IBM Journal of Research and Development, v.41 n.3, p.233-264, May 1997[doi>10.1147/rd.413.0233]
V. Sarkar , N. Megiddo, An analytical model for loop tiling and its solution, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.146-153, April 24-25, 2000
Jun Shirako , Kamal Sharma , Naznin Fauzia , Louis-Noël Pouchet , J. Ramanujam , P. Sadayappan , Vivek Sarkar, Analytical bounds for optimal tile size selection, Proceedings of the 21st international conference on Compiler Construction, March 24-April 01, 2012, Tallinn, Estonia[doi>10.1007/978-3-642-28652-0_6]
Cristian Ţăpuş , I-Hsin Chung , Jeffrey K. Hollingsworth, Active harmony: towards automated performance tuning, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-11, November 16, 2002, Baltimore, Maryland
Sanket Tavarageri , Louis-Noel Pouchet , J. Ramanujam , Atanas Rountev , P. Sadayappan, Dynamic selection of tile sizes, Proceedings of the 2011 18th International Conference on High Performance Computing, p.1-10, December 18-21, 2011[doi>10.1109/HiPC.2011.6152742]
O. Temam , E. D. Granston , W. Jalby, To copy or not to copy: a compile-time technique for assessing when data copying should be used to eliminate cache conflicts, Proceedings of the 1993 ACM/IEEE conference on Supercomputing, p.410-419, November 15-19, 1993, Portland, Oregon, USA[doi>10.1145/169627.169762]
Ananta Tiwari , Chun Chen , Jacqueline Chame , Mary Hall , Jeffrey K. Hollingsworth, A scalable auto-tuning framework for compiler optimization, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-12, May 23-29, 2009[doi>10.1109/IPDPS.2009.5161054]
Whaley, R. C., Petitet, A., and Dongarra, J. J. 2001. Automated empirical optimizations of software and the ATLAS project. Parallel Comput. 27, 3--35.
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
M. Wolfe, More iteration space tiling, Proceedings of the 1989 ACM/IEEE conference on Supercomputing, p.655-664, November 12-17, 1989, Reno, Nevada, USA[doi>10.1145/76263.76337]
David Wonnacott, Achieving Scalable Locality with Time Skewing, International Journal of Parallel Programming, v.30 n.3, p.181-221, June 2002[doi>10.1023/A:1015460304860]
Jianxin Xiong , Jeremy Johnson , Robert Johnson , David Padua, SPL: a language and compiler for DSP algorithms, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.298-308, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378860]
Yotov, K., Li, X., Ren, G., Garzaran, M. J. S., Padua, D., Pingali, K., and Stodghill, P. 2005. Is search really necessary to generate high-performance BLAS&quest; Proc. IEEE 93, 2, 358--386.
Tomofumi Yuki , Lakshminarayanan Renganarayanan , Sanjay Rajopadhye , Charles Anderson , Alexandre E. Eichenberger , Kevin O'Brien, Automatic creation of tile size selection models, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization, April 24-28, 2010, Toronto, Ontario, Canada[doi>10.1145/1772954.1772982]
