

================================================================
== Vitis HLS Report for 'Bert_layer_dataflow_region_2_3_1'
================================================================
* Date:           Sat Sep 16 08:44:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.470 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1282280|  1282280|  4.270 ms|  4.270 ms|  1282280|  1282280|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |                                  |                               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
        |             Instance             |             Module            |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |dataflow_in_loop_l_pack_seq38_U0  |dataflow_in_loop_l_pack_seq38  |    40138|    40138|  0.134 ms|  0.134 ms|  40069|  40069|  dataflow|
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_pack_seq  |  1282279|  1282279|     40141|          -|          -|    32|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|       97|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      232|  1424|   534846|   531162|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      232|  1424|   534955|   531205|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       17|    47|       61|      122|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        5|    15|       20|       40|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+------+--------+--------+-----+
    |             Instance             |             Module            | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +----------------------------------+-------------------------------+---------+------+--------+--------+-----+
    |dataflow_in_loop_l_pack_seq38_U0  |dataflow_in_loop_l_pack_seq38  |      232|  1424|  534846|  531162|    0|
    +----------------------------------+-------------------------------+---------+------+--------+--------+-----+
    |Total                             |                               |      232|  1424|  534846|  531162|    0|
    +----------------------------------+-------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  31|   8|           6|           1|
    |loop_dataflow_output_count  |         +|   0|  31|   8|           6|           1|
    |bound_minus_1               |         -|   0|  35|   9|           7|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  97|  25|          19|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    6|         12|
    |loop_dataflow_output_count  |   9|          2|    6|         12|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   12|         24|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  6|   0|    6|          0|
    |loop_dataflow_output_count  |  6|   0|    6|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 12|   0|   12|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------+-----+-----+------------+----------------------------------+--------------+
|outp_ln0_dout     |   in|  512|     ap_fifo|                          outp_ln0|       pointer|
|outp_ln0_empty_n  |   in|    1|     ap_fifo|                          outp_ln0|       pointer|
|outp_ln0_read     |  out|    1|     ap_fifo|                          outp_ln0|       pointer|
|outp_0_address0   |  out|   15|   ap_memory|                            outp_0|         array|
|outp_0_ce0        |  out|    1|   ap_memory|                            outp_0|         array|
|outp_0_d0         |  out|   32|   ap_memory|                            outp_0|         array|
|outp_0_q0         |   in|   32|   ap_memory|                            outp_0|         array|
|outp_0_we0        |  out|    1|   ap_memory|                            outp_0|         array|
|outp_0_address1   |  out|   15|   ap_memory|                            outp_0|         array|
|outp_0_ce1        |  out|    1|   ap_memory|                            outp_0|         array|
|outp_0_d1         |  out|   32|   ap_memory|                            outp_0|         array|
|outp_0_q1         |   in|   32|   ap_memory|                            outp_0|         array|
|outp_0_we1        |  out|    1|   ap_memory|                            outp_0|         array|
|outp_1_address0   |  out|   15|   ap_memory|                            outp_1|         array|
|outp_1_ce0        |  out|    1|   ap_memory|                            outp_1|         array|
|outp_1_d0         |  out|   32|   ap_memory|                            outp_1|         array|
|outp_1_q0         |   in|   32|   ap_memory|                            outp_1|         array|
|outp_1_we0        |  out|    1|   ap_memory|                            outp_1|         array|
|outp_1_address1   |  out|   15|   ap_memory|                            outp_1|         array|
|outp_1_ce1        |  out|    1|   ap_memory|                            outp_1|         array|
|outp_1_d1         |  out|   32|   ap_memory|                            outp_1|         array|
|outp_1_q1         |   in|   32|   ap_memory|                            outp_1|         array|
|outp_1_we1        |  out|    1|   ap_memory|                            outp_1|         array|
|outp_2_address0   |  out|   15|   ap_memory|                            outp_2|         array|
|outp_2_ce0        |  out|    1|   ap_memory|                            outp_2|         array|
|outp_2_d0         |  out|   32|   ap_memory|                            outp_2|         array|
|outp_2_q0         |   in|   32|   ap_memory|                            outp_2|         array|
|outp_2_we0        |  out|    1|   ap_memory|                            outp_2|         array|
|outp_2_address1   |  out|   15|   ap_memory|                            outp_2|         array|
|outp_2_ce1        |  out|    1|   ap_memory|                            outp_2|         array|
|outp_2_d1         |  out|   32|   ap_memory|                            outp_2|         array|
|outp_2_q1         |   in|   32|   ap_memory|                            outp_2|         array|
|outp_2_we1        |  out|    1|   ap_memory|                            outp_2|         array|
|outp_3_address0   |  out|   15|   ap_memory|                            outp_3|         array|
|outp_3_ce0        |  out|    1|   ap_memory|                            outp_3|         array|
|outp_3_d0         |  out|   32|   ap_memory|                            outp_3|         array|
|outp_3_q0         |   in|   32|   ap_memory|                            outp_3|         array|
|outp_3_we0        |  out|    1|   ap_memory|                            outp_3|         array|
|outp_3_address1   |  out|   15|   ap_memory|                            outp_3|         array|
|outp_3_ce1        |  out|    1|   ap_memory|                            outp_3|         array|
|outp_3_d1         |  out|   32|   ap_memory|                            outp_3|         array|
|outp_3_q1         |   in|   32|   ap_memory|                            outp_3|         array|
|outp_3_we1        |  out|    1|   ap_memory|                            outp_3|         array|
|outp_4_address0   |  out|   15|   ap_memory|                            outp_4|         array|
|outp_4_ce0        |  out|    1|   ap_memory|                            outp_4|         array|
|outp_4_d0         |  out|   32|   ap_memory|                            outp_4|         array|
|outp_4_q0         |   in|   32|   ap_memory|                            outp_4|         array|
|outp_4_we0        |  out|    1|   ap_memory|                            outp_4|         array|
|outp_4_address1   |  out|   15|   ap_memory|                            outp_4|         array|
|outp_4_ce1        |  out|    1|   ap_memory|                            outp_4|         array|
|outp_4_d1         |  out|   32|   ap_memory|                            outp_4|         array|
|outp_4_q1         |   in|   32|   ap_memory|                            outp_4|         array|
|outp_4_we1        |  out|    1|   ap_memory|                            outp_4|         array|
|outp_5_address0   |  out|   15|   ap_memory|                            outp_5|         array|
|outp_5_ce0        |  out|    1|   ap_memory|                            outp_5|         array|
|outp_5_d0         |  out|   32|   ap_memory|                            outp_5|         array|
|outp_5_q0         |   in|   32|   ap_memory|                            outp_5|         array|
|outp_5_we0        |  out|    1|   ap_memory|                            outp_5|         array|
|outp_5_address1   |  out|   15|   ap_memory|                            outp_5|         array|
|outp_5_ce1        |  out|    1|   ap_memory|                            outp_5|         array|
|outp_5_d1         |  out|   32|   ap_memory|                            outp_5|         array|
|outp_5_q1         |   in|   32|   ap_memory|                            outp_5|         array|
|outp_5_we1        |  out|    1|   ap_memory|                            outp_5|         array|
|outp_6_address0   |  out|   15|   ap_memory|                            outp_6|         array|
|outp_6_ce0        |  out|    1|   ap_memory|                            outp_6|         array|
|outp_6_d0         |  out|   32|   ap_memory|                            outp_6|         array|
|outp_6_q0         |   in|   32|   ap_memory|                            outp_6|         array|
|outp_6_we0        |  out|    1|   ap_memory|                            outp_6|         array|
|outp_6_address1   |  out|   15|   ap_memory|                            outp_6|         array|
|outp_6_ce1        |  out|    1|   ap_memory|                            outp_6|         array|
|outp_6_d1         |  out|   32|   ap_memory|                            outp_6|         array|
|outp_6_q1         |   in|   32|   ap_memory|                            outp_6|         array|
|outp_6_we1        |  out|    1|   ap_memory|                            outp_6|         array|
|outp_7_address0   |  out|   15|   ap_memory|                            outp_7|         array|
|outp_7_ce0        |  out|    1|   ap_memory|                            outp_7|         array|
|outp_7_d0         |  out|   32|   ap_memory|                            outp_7|         array|
|outp_7_q0         |   in|   32|   ap_memory|                            outp_7|         array|
|outp_7_we0        |  out|    1|   ap_memory|                            outp_7|         array|
|outp_7_address1   |  out|   15|   ap_memory|                            outp_7|         array|
|outp_7_ce1        |  out|    1|   ap_memory|                            outp_7|         array|
|outp_7_d1         |  out|   32|   ap_memory|                            outp_7|         array|
|outp_7_q1         |   in|   32|   ap_memory|                            outp_7|         array|
|outp_7_we1        |  out|    1|   ap_memory|                            outp_7|         array|
|outp_8_address0   |  out|   15|   ap_memory|                            outp_8|         array|
|outp_8_ce0        |  out|    1|   ap_memory|                            outp_8|         array|
|outp_8_d0         |  out|   32|   ap_memory|                            outp_8|         array|
|outp_8_q0         |   in|   32|   ap_memory|                            outp_8|         array|
|outp_8_we0        |  out|    1|   ap_memory|                            outp_8|         array|
|outp_8_address1   |  out|   15|   ap_memory|                            outp_8|         array|
|outp_8_ce1        |  out|    1|   ap_memory|                            outp_8|         array|
|outp_8_d1         |  out|   32|   ap_memory|                            outp_8|         array|
|outp_8_q1         |   in|   32|   ap_memory|                            outp_8|         array|
|outp_8_we1        |  out|    1|   ap_memory|                            outp_8|         array|
|outp_9_address0   |  out|   15|   ap_memory|                            outp_9|         array|
|outp_9_ce0        |  out|    1|   ap_memory|                            outp_9|         array|
|outp_9_d0         |  out|   32|   ap_memory|                            outp_9|         array|
|outp_9_q0         |   in|   32|   ap_memory|                            outp_9|         array|
|outp_9_we0        |  out|    1|   ap_memory|                            outp_9|         array|
|outp_9_address1   |  out|   15|   ap_memory|                            outp_9|         array|
|outp_9_ce1        |  out|    1|   ap_memory|                            outp_9|         array|
|outp_9_d1         |  out|   32|   ap_memory|                            outp_9|         array|
|outp_9_q1         |   in|   32|   ap_memory|                            outp_9|         array|
|outp_9_we1        |  out|    1|   ap_memory|                            outp_9|         array|
|outp_10_address0  |  out|   15|   ap_memory|                           outp_10|         array|
|outp_10_ce0       |  out|    1|   ap_memory|                           outp_10|         array|
|outp_10_d0        |  out|   32|   ap_memory|                           outp_10|         array|
|outp_10_q0        |   in|   32|   ap_memory|                           outp_10|         array|
|outp_10_we0       |  out|    1|   ap_memory|                           outp_10|         array|
|outp_10_address1  |  out|   15|   ap_memory|                           outp_10|         array|
|outp_10_ce1       |  out|    1|   ap_memory|                           outp_10|         array|
|outp_10_d1        |  out|   32|   ap_memory|                           outp_10|         array|
|outp_10_q1        |   in|   32|   ap_memory|                           outp_10|         array|
|outp_10_we1       |  out|    1|   ap_memory|                           outp_10|         array|
|outp_11_address0  |  out|   15|   ap_memory|                           outp_11|         array|
|outp_11_ce0       |  out|    1|   ap_memory|                           outp_11|         array|
|outp_11_d0        |  out|   32|   ap_memory|                           outp_11|         array|
|outp_11_q0        |   in|   32|   ap_memory|                           outp_11|         array|
|outp_11_we0       |  out|    1|   ap_memory|                           outp_11|         array|
|outp_11_address1  |  out|   15|   ap_memory|                           outp_11|         array|
|outp_11_ce1       |  out|    1|   ap_memory|                           outp_11|         array|
|outp_11_d1        |  out|   32|   ap_memory|                           outp_11|         array|
|outp_11_q1        |   in|   32|   ap_memory|                           outp_11|         array|
|outp_11_we1       |  out|    1|   ap_memory|                           outp_11|         array|
|outp_12_address0  |  out|   15|   ap_memory|                           outp_12|         array|
|outp_12_ce0       |  out|    1|   ap_memory|                           outp_12|         array|
|outp_12_d0        |  out|   32|   ap_memory|                           outp_12|         array|
|outp_12_q0        |   in|   32|   ap_memory|                           outp_12|         array|
|outp_12_we0       |  out|    1|   ap_memory|                           outp_12|         array|
|outp_12_address1  |  out|   15|   ap_memory|                           outp_12|         array|
|outp_12_ce1       |  out|    1|   ap_memory|                           outp_12|         array|
|outp_12_d1        |  out|   32|   ap_memory|                           outp_12|         array|
|outp_12_q1        |   in|   32|   ap_memory|                           outp_12|         array|
|outp_12_we1       |  out|    1|   ap_memory|                           outp_12|         array|
|outp_13_address0  |  out|   15|   ap_memory|                           outp_13|         array|
|outp_13_ce0       |  out|    1|   ap_memory|                           outp_13|         array|
|outp_13_d0        |  out|   32|   ap_memory|                           outp_13|         array|
|outp_13_q0        |   in|   32|   ap_memory|                           outp_13|         array|
|outp_13_we0       |  out|    1|   ap_memory|                           outp_13|         array|
|outp_13_address1  |  out|   15|   ap_memory|                           outp_13|         array|
|outp_13_ce1       |  out|    1|   ap_memory|                           outp_13|         array|
|outp_13_d1        |  out|   32|   ap_memory|                           outp_13|         array|
|outp_13_q1        |   in|   32|   ap_memory|                           outp_13|         array|
|outp_13_we1       |  out|    1|   ap_memory|                           outp_13|         array|
|outp_14_address0  |  out|   15|   ap_memory|                           outp_14|         array|
|outp_14_ce0       |  out|    1|   ap_memory|                           outp_14|         array|
|outp_14_d0        |  out|   32|   ap_memory|                           outp_14|         array|
|outp_14_q0        |   in|   32|   ap_memory|                           outp_14|         array|
|outp_14_we0       |  out|    1|   ap_memory|                           outp_14|         array|
|outp_14_address1  |  out|   15|   ap_memory|                           outp_14|         array|
|outp_14_ce1       |  out|    1|   ap_memory|                           outp_14|         array|
|outp_14_d1        |  out|   32|   ap_memory|                           outp_14|         array|
|outp_14_q1        |   in|   32|   ap_memory|                           outp_14|         array|
|outp_14_we1       |  out|    1|   ap_memory|                           outp_14|         array|
|outp_15_address0  |  out|   15|   ap_memory|                           outp_15|         array|
|outp_15_ce0       |  out|    1|   ap_memory|                           outp_15|         array|
|outp_15_d0        |  out|   32|   ap_memory|                           outp_15|         array|
|outp_15_q0        |   in|   32|   ap_memory|                           outp_15|         array|
|outp_15_we0       |  out|    1|   ap_memory|                           outp_15|         array|
|outp_15_address1  |  out|   15|   ap_memory|                           outp_15|         array|
|outp_15_ce1       |  out|    1|   ap_memory|                           outp_15|         array|
|outp_15_d1        |  out|   32|   ap_memory|                           outp_15|         array|
|outp_15_q1        |   in|   32|   ap_memory|                           outp_15|         array|
|outp_15_we1       |  out|    1|   ap_memory|                           outp_15|         array|
|ap_clk            |   in|    1|  ap_ctrl_hs|  Bert_layer_dataflow_region_2_3.1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Bert_layer_dataflow_region_2_3.1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Bert_layer_dataflow_region_2_3.1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Bert_layer_dataflow_region_2_3.1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Bert_layer_dataflow_region_2_3.1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Bert_layer_dataflow_region_2_3.1|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  Bert_layer_dataflow_region_2_3.1|  return value|
+------------------+-----+-----+------------+----------------------------------+--------------+

