// Seed: 1303112906
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_8;
  wire id_22;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7
    , id_15,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    output wor id_13
);
  assign id_0 = 1 !=? 1 - id_10;
  module_0(
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign id_13 = 1 ? 1 == 1 : 1;
endmodule
