#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar  9 12:41:27 2023
# Process ID: 18076
# Current directory: /zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.runs/synth_1
# Command line: vivado -log ProgramCounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ProgramCounter.tcl
# Log file: /zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.runs/synth_1/ProgramCounter.vds
# Journal file: /zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ProgramCounter.tcl -notrace
Command: synth_design -top ProgramCounter -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2023.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18222 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.719 ; gain = 87.000 ; free physical = 13452 ; free virtual = 131264
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:14]
WARNING: [Synth 8-614] signal 'PS' is read in the process but is not in the sensitivity list [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:21]
WARNING: [Synth 8-614] signal 'adr' is read in the process but is not in the sensitivity list [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:21]
WARNING: [Synth 8-614] signal 'Offset' is read in the process but is not in the sensitivity list [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:21]
WARNING: [Synth 8-614] signal 'Address_In' is read in the process but is not in the sensitivity list [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:14]
WARNING: [Synth 8-3917] design ProgramCounter has port PC[7] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[6] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[5] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[4] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[3] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[2] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[1] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[0] driven by constant 0
WARNING: [Synth 8-3331] design ProgramCounter has unconnected port RESET
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.359 ; gain = 131.641 ; free physical = 13464 ; free virtual = 131276
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.359 ; gain = 131.641 ; free physical = 13463 ; free virtual = 131275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.359 ; gain = 131.641 ; free physical = 13463 ; free virtual = 131275
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/zhome/4a/d/162008/project1/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ProgramCounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ProgramCounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1923.742 ; gain = 0.000 ; free physical = 13190 ; free virtual = 131016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:03:00 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13288 ; free virtual = 131115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:03:00 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13288 ; free virtual = 131115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:03:00 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13290 ; free virtual = 131117
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-327] inferring latch for variable 'adr_reg' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:03:00 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13281 ; free virtual = 131108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ProgramCounter has port PC[7] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[6] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[5] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[4] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[3] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[2] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[1] driven by constant 0
WARNING: [Synth 8-3917] design ProgramCounter has port PC[0] driven by constant 0
WARNING: [Synth 8-3331] design ProgramCounter has unconnected port RESET
WARNING: [Synth 8-3332] Sequential element (adr_reg[7]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[7]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-3332] Sequential element (adr_reg[6]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[6]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-3332] Sequential element (adr_reg[5]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[5]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-3332] Sequential element (adr_reg[4]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[4]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-3332] Sequential element (adr_reg[3]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[3]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-3332] Sequential element (adr_reg[2]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[2]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-3332] Sequential element (adr_reg[1]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[1]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
WARNING: [Synth 8-3332] Sequential element (adr_reg[0]) is unused and will be removed from module ProgramCounter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'adr_reg[0]/Q' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:19]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:03:00 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13280 ; free virtual = 131109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:03:14 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13182 ; free virtual = 131017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:03:14 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13182 ; free virtual = 131017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:03:14 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13182 ; free virtual = 131017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13183 ; free virtual = 131018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13183 ; free virtual = 131018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13183 ; free virtual = 131018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13183 ; free virtual = 131018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13183 ; free virtual = 131018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13183 ; free virtual = 131018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13183 ; free virtual = 131018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1923.742 ; gain = 131.641 ; free physical = 13237 ; free virtual = 131072
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:03:15 . Memory (MB): peak = 1923.742 ; gain = 597.023 ; free physical = 13247 ; free virtual = 131082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 68 Warnings, 62 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1923.742 ; gain = 623.609 ; free physical = 13226 ; free virtual = 131061
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.runs/synth_1/ProgramCounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ProgramCounter_utilization_synth.rpt -pb ProgramCounter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1923.742 ; gain = 0.000 ; free physical = 13231 ; free virtual = 131066
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 12:45:01 2023...
