--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml UART_full.twx UART_full.ncd -o UART_full.twr UART_full.pcf
-ucf uart_port.ucf

Design file:              UART_full.ncd
Physical constraint file: UART_full.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2147 paths analyzed, 600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.382ns.
--------------------------------------------------------------------------------

Paths for end point uart_tx_unit/b_reg_3 (SLICE_X52Y15.D1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_6 (FF)
  Destination:          uart_tx_unit/b_reg_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.622 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_6 to uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y29.CQ      Tcko                  0.525   baud_gen_unit/r_reg<7>
                                                       baud_gen_unit/r_reg_6
    SLICE_X44Y30.A1      net (fanout=5)        0.776   baud_gen_unit/r_reg<6>
    SLICE_X44Y30.A       Tilo                  0.254   uart_rx_unit/_n0109_inv1_cepot
                                                       baud_gen_unit/max_tick<7>_SW0_2
    SLICE_X48Y25.D5      net (fanout=8)        1.080   baud_gen_unit/max_tick<7>_SW01
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.D1      net (fanout=8)        2.114   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3_rstpot
                                                       uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (1.372ns logic, 3.970ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_0 (FF)
  Destination:          uart_tx_unit/b_reg_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.622 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_0 to uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y28.AQ      Tcko                  0.525   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_0
    SLICE_X44Y30.A4      net (fanout=5)        0.704   baud_gen_unit/r_reg<0>
    SLICE_X44Y30.A       Tilo                  0.254   uart_rx_unit/_n0109_inv1_cepot
                                                       baud_gen_unit/max_tick<7>_SW0_2
    SLICE_X48Y25.D5      net (fanout=8)        1.080   baud_gen_unit/max_tick<7>_SW01
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.D1      net (fanout=8)        2.114   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3_rstpot
                                                       uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (1.372ns logic, 3.898ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_unit/s_reg_1 (FF)
  Destination:          uart_tx_unit/b_reg_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_unit/s_reg_1 to uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.430   uart_tx_unit/s_reg<2>
                                                       uart_tx_unit/s_reg_1
    SLICE_X48Y35.A2      net (fanout=4)        0.719   uart_tx_unit/s_reg<1>
    SLICE_X48Y35.A       Tilo                  0.254   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
                                                       uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o<3>1
    SLICE_X48Y25.D4      net (fanout=14)       1.040   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.D1      net (fanout=8)        2.114   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3_rstpot
                                                       uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (1.277ns logic, 3.873ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_tx_unit/b_reg_0 (SLICE_X52Y15.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_6 (FF)
  Destination:          uart_tx_unit/b_reg_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.622 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_6 to uart_tx_unit/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y29.CQ      Tcko                  0.525   baud_gen_unit/r_reg<7>
                                                       baud_gen_unit/r_reg_6
    SLICE_X44Y30.A1      net (fanout=5)        0.776   baud_gen_unit/r_reg<6>
    SLICE_X44Y30.A       Tilo                  0.254   uart_rx_unit/_n0109_inv1_cepot
                                                       baud_gen_unit/max_tick<7>_SW0_2
    SLICE_X48Y25.D5      net (fanout=8)        1.080   baud_gen_unit/max_tick<7>_SW01
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.A1      net (fanout=8)        2.082   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_0_rstpot
                                                       uart_tx_unit/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.372ns logic, 3.938ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_0 (FF)
  Destination:          uart_tx_unit/b_reg_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.622 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_0 to uart_tx_unit/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y28.AQ      Tcko                  0.525   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_0
    SLICE_X44Y30.A4      net (fanout=5)        0.704   baud_gen_unit/r_reg<0>
    SLICE_X44Y30.A       Tilo                  0.254   uart_rx_unit/_n0109_inv1_cepot
                                                       baud_gen_unit/max_tick<7>_SW0_2
    SLICE_X48Y25.D5      net (fanout=8)        1.080   baud_gen_unit/max_tick<7>_SW01
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.A1      net (fanout=8)        2.082   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_0_rstpot
                                                       uart_tx_unit/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.372ns logic, 3.866ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_unit/s_reg_1 (FF)
  Destination:          uart_tx_unit/b_reg_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.118ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_unit/s_reg_1 to uart_tx_unit/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.430   uart_tx_unit/s_reg<2>
                                                       uart_tx_unit/s_reg_1
    SLICE_X48Y35.A2      net (fanout=4)        0.719   uart_tx_unit/s_reg<1>
    SLICE_X48Y35.A       Tilo                  0.254   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
                                                       uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o<3>1
    SLICE_X48Y25.D4      net (fanout=14)       1.040   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.A1      net (fanout=8)        2.082   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_0_rstpot
                                                       uart_tx_unit/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (1.277ns logic, 3.841ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_tx_unit/b_reg_1 (SLICE_X52Y15.B4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_6 (FF)
  Destination:          uart_tx_unit/b_reg_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.622 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_6 to uart_tx_unit/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y29.CQ      Tcko                  0.525   baud_gen_unit/r_reg<7>
                                                       baud_gen_unit/r_reg_6
    SLICE_X44Y30.A1      net (fanout=5)        0.776   baud_gen_unit/r_reg<6>
    SLICE_X44Y30.A       Tilo                  0.254   uart_rx_unit/_n0109_inv1_cepot
                                                       baud_gen_unit/max_tick<7>_SW0_2
    SLICE_X48Y25.D5      net (fanout=8)        1.080   baud_gen_unit/max_tick<7>_SW01
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.B4      net (fanout=8)        1.825   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_1_rstpot
                                                       uart_tx_unit/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (1.372ns logic, 3.681ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_0 (FF)
  Destination:          uart_tx_unit/b_reg_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.981ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.622 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_0 to uart_tx_unit/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y28.AQ      Tcko                  0.525   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_0
    SLICE_X44Y30.A4      net (fanout=5)        0.704   baud_gen_unit/r_reg<0>
    SLICE_X44Y30.A       Tilo                  0.254   uart_rx_unit/_n0109_inv1_cepot
                                                       baud_gen_unit/max_tick<7>_SW0_2
    SLICE_X48Y25.D5      net (fanout=8)        1.080   baud_gen_unit/max_tick<7>_SW01
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.B4      net (fanout=8)        1.825   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_1_rstpot
                                                       uart_tx_unit/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (1.372ns logic, 3.609ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_unit/s_reg_1 (FF)
  Destination:          uart_tx_unit/b_reg_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_unit/s_reg_1 to uart_tx_unit/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.430   uart_tx_unit/s_reg<2>
                                                       uart_tx_unit/s_reg_1
    SLICE_X48Y35.A2      net (fanout=4)        0.719   uart_tx_unit/s_reg<1>
    SLICE_X48Y35.A       Tilo                  0.254   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
                                                       uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o<3>1
    SLICE_X48Y25.D4      net (fanout=14)       1.040   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
    SLICE_X48Y25.D       Tilo                  0.254   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0125_inv1
    SLICE_X52Y15.B4      net (fanout=8)        1.825   uart_tx_unit/_n0125_inv
    SLICE_X52Y15.CLK     Tas                   0.339   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_1_rstpot
                                                       uart_tx_unit/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.277ns logic, 3.584ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_rx_unit/array_reg_3_7 (SLICE_X40Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_rx_unit/array_reg_3_7 (FF)
  Destination:          fifo_rx_unit/array_reg_3_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_rx_unit/array_reg_3_7 to fifo_rx_unit/array_reg_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.DQ      Tcko                  0.200   fifo_rx_unit/array_reg_3<7>
                                                       fifo_rx_unit/array_reg_3_7
    SLICE_X40Y21.D6      net (fanout=2)        0.025   fifo_rx_unit/array_reg_3<7>
    SLICE_X40Y21.CLK     Tah         (-Th)    -0.190   fifo_rx_unit/array_reg_3<7>
                                                       fifo_rx_unit/array_reg_3_7_dpot1
                                                       fifo_rx_unit/array_reg_3_7
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_rx_unit/array_reg_2_7 (SLICE_X42Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_rx_unit/array_reg_2_7 (FF)
  Destination:          fifo_rx_unit/array_reg_2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_rx_unit/array_reg_2_7 to fifo_rx_unit/array_reg_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y21.DQ      Tcko                  0.200   fifo_rx_unit/array_reg_2<7>
                                                       fifo_rx_unit/array_reg_2_7
    SLICE_X42Y21.D6      net (fanout=2)        0.025   fifo_rx_unit/array_reg_2<7>
    SLICE_X42Y21.CLK     Tah         (-Th)    -0.190   fifo_rx_unit/array_reg_2<7>
                                                       fifo_rx_unit/array_reg_2_7_dpot1
                                                       fifo_rx_unit/array_reg_2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_rx_unit/array_reg_1_0 (SLICE_X45Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_rx_unit/array_reg_1_0 (FF)
  Destination:          fifo_rx_unit/array_reg_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_rx_unit/array_reg_1_0 to fifo_rx_unit/array_reg_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y17.AQ      Tcko                  0.198   fifo_rx_unit/array_reg_1<3>
                                                       fifo_rx_unit/array_reg_1_0
    SLICE_X45Y17.A6      net (fanout=2)        0.024   fifo_rx_unit/array_reg_1<0>
    SLICE_X45Y17.CLK     Tah         (-Th)    -0.215   fifo_rx_unit/array_reg_1<3>
                                                       fifo_rx_unit/array_reg_1_0_dpot1
                                                       fifo_rx_unit/array_reg_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 34.371ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 36.557ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: baud_gen_unit/r_reg<3>/SR
  Logical resource: baud_gen_unit/r_reg_0/SR
  Location pin: SLICE_X44Y28.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 36.557ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: baud_gen_unit/r_reg<3>/SR
  Logical resource: baud_gen_unit/r_reg_1/SR
  Location pin: SLICE_X44Y28.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.382|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2147 paths, 0 nets, and 899 connections

Design statistics:
   Minimum period:   5.382ns{1}   (Maximum frequency: 185.805MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 21 10:37:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4624 MB



