SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx110t
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff1136
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_CORE_CLASS com.xilinx.ip.sysmon_wiz_v2_1.sysmon_wiz_v2_1
SET_CORE_PATH C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sysmon_wiz_v2_1\
SET_CORE_GUIPATH C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sysmon_wiz_v2_1\gui\sysmon_wiz_v2_1.tcl
SET_CORE_NAME System Monitor Wizard
SET_CORE_VERSION 2.1
SET_CORE_VLNV xilinx.com:ip:sysmon_wiz:2.1
SET_CORE_DATASHEET C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sysmon_wiz_v2_1\doc\sysmon_wiz_ds608.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sysmon_wiz_v2_1\doc\sysmon_wiz_ds608.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sysmon_wiz_v2_1\doc\sysmon_wiz_v2_1_vinfo.html><Version Information>
