sv work \
           ./sim_define.v\
        -i ../../bench/verilog\
        -i ../../rtl/verilog\
        -i ../../../../mac/mac_integer/rtl/verilog\
           ../../bench/verilog/top.v\
           ../../bench/verilog/amba_axi_m2s2.v\
           ../../bench/verilog/axi_to_apb.v\
           ../../bench/verilog/mem_axi_beh.v\
           ../../bench/verilog/tester_pooling_2d.v\
           ../../rtl/verilog/pooling_2d.v\
           ../../../../mac/mac_integer/rtl/verilog/mac_core.v
