
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _147_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.03    0.05    0.14    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.30 ^ _147_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.35    0.64 ^ _147_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net5 (net)
                  0.08    0.00    0.64 ^ output5/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.18    0.23    0.87 ^ output5/X (sky130_fd_sc_hd__buf_2)
                                         an[4] (net)
                  0.18    0.00    0.87 ^ an[4] (out)
                                  0.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)


max slew violations count Typical: 0
max fanout violations count Typical: 2
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 reset
 cpu_top_16/LO
Found 11 partially unannotated drivers.
 clk
 _064_/X
 _073_/Y
 _079_/Y
 _118_/X
 _119_/X
 _121_/Y
 _123_/X
 _138_/Q
 clkbuf_0_clk/X
 output7/X

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unconstrained endpoint.
  cx[0]
