#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd0c1b0c990 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fd0c1b0c890 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fd0c1c24d10_0 .var "in", 0 0;
v0x7fd0c1c24dd0_0 .var/i "mismatch_count", 31 0;
v0x7fd0c1c24e60_0 .net "next_state", 3 0, L_0x7fd0c1c264d0;  1 drivers
v0x7fd0c1c24ef0_0 .net "out", 0 0, L_0x7fd0c1c26800;  1 drivers
v0x7fd0c1c24f80_0 .var "state", 3 0;
S_0x7fd0c1b0cbc0 .scope module, "UUT" "top_module" 2 17, 3 1 0, S_0x7fd0c1b0c990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x7fd0c1b0cd30 .param/l "A" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x7fd0c1b0cd70 .param/l "B" 0 3 7, +C4<00000000000000000000000000000001>;
P_0x7fd0c1b0cdb0 .param/l "C" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x7fd0c1b0cdf0 .param/l "D" 0 3 7, +C4<00000000000000000000000000000011>;
L_0x7fd0c1c25150 .functor NOT 1, v0x7fd0c1c24d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd0c1c25200 .functor AND 1, L_0x7fd0c1c25050, L_0x7fd0c1c25150, C4<1>, C4<1>;
L_0x7fd0c1c253b0 .functor NOT 1, v0x7fd0c1c24d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd0c1c25440 .functor AND 1, L_0x7fd0c1c25310, L_0x7fd0c1c253b0, C4<1>, C4<1>;
L_0x7fd0c1c25570 .functor OR 1, L_0x7fd0c1c25200, L_0x7fd0c1c25440, C4<0>, C4<0>;
L_0x7fd0c1c257b0 .functor AND 1, L_0x7fd0c1c25690, v0x7fd0c1c24d10_0, C4<1>, C4<1>;
L_0x7fd0c1c25980 .functor AND 1, L_0x7fd0c1c258e0, v0x7fd0c1c24d10_0, C4<1>, C4<1>;
L_0x7fd0c1c25a70 .functor OR 1, L_0x7fd0c1c257b0, L_0x7fd0c1c25980, C4<0>, C4<0>;
L_0x7fd0c1c25c00 .functor AND 1, L_0x7fd0c1c25b60, v0x7fd0c1c24d10_0, C4<1>, C4<1>;
L_0x7fd0c1c25d00 .functor OR 1, L_0x7fd0c1c25a70, L_0x7fd0c1c25c00, C4<0>, C4<0>;
L_0x7fd0c1c25e70 .functor NOT 1, v0x7fd0c1c24d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd0c1c25f40 .functor AND 1, L_0x7fd0c1c25dd0, L_0x7fd0c1c25e70, C4<1>, C4<1>;
L_0x7fd0c1c25730 .functor NOT 1, v0x7fd0c1c24d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd0c1c25860 .functor AND 1, L_0x7fd0c1c26030, L_0x7fd0c1c25730, C4<1>, C4<1>;
L_0x7fd0c1c263e0 .functor OR 1, L_0x7fd0c1c25f40, L_0x7fd0c1c25860, C4<0>, C4<0>;
L_0x7fd0c1c26750 .functor AND 1, L_0x7fd0c1c26660, v0x7fd0c1c24d10_0, C4<1>, C4<1>;
v0x7fd0c1b0d010_0 .net *"_ivl_10", 0 0, L_0x7fd0c1c253b0;  1 drivers
v0x7fd0c1c238f0_0 .net *"_ivl_12", 0 0, L_0x7fd0c1c25440;  1 drivers
v0x7fd0c1c239b0_0 .net *"_ivl_14", 0 0, L_0x7fd0c1c25570;  1 drivers
v0x7fd0c1c23a60_0 .net *"_ivl_19", 0 0, L_0x7fd0c1c25690;  1 drivers
v0x7fd0c1c23af0_0 .net *"_ivl_20", 0 0, L_0x7fd0c1c257b0;  1 drivers
v0x7fd0c1c23be0_0 .net *"_ivl_23", 0 0, L_0x7fd0c1c258e0;  1 drivers
v0x7fd0c1c23c90_0 .net *"_ivl_24", 0 0, L_0x7fd0c1c25980;  1 drivers
v0x7fd0c1c23d40_0 .net *"_ivl_26", 0 0, L_0x7fd0c1c25a70;  1 drivers
v0x7fd0c1c23df0_0 .net *"_ivl_29", 0 0, L_0x7fd0c1c25b60;  1 drivers
v0x7fd0c1c23f00_0 .net *"_ivl_3", 0 0, L_0x7fd0c1c25050;  1 drivers
v0x7fd0c1c23fb0_0 .net *"_ivl_30", 0 0, L_0x7fd0c1c25c00;  1 drivers
v0x7fd0c1c24060_0 .net *"_ivl_32", 0 0, L_0x7fd0c1c25d00;  1 drivers
v0x7fd0c1c24110_0 .net *"_ivl_37", 0 0, L_0x7fd0c1c25dd0;  1 drivers
v0x7fd0c1c241c0_0 .net *"_ivl_38", 0 0, L_0x7fd0c1c25e70;  1 drivers
v0x7fd0c1c24270_0 .net *"_ivl_4", 0 0, L_0x7fd0c1c25150;  1 drivers
v0x7fd0c1c24320_0 .net *"_ivl_40", 0 0, L_0x7fd0c1c25f40;  1 drivers
v0x7fd0c1c243d0_0 .net *"_ivl_43", 0 0, L_0x7fd0c1c26030;  1 drivers
v0x7fd0c1c24560_0 .net *"_ivl_44", 0 0, L_0x7fd0c1c25730;  1 drivers
v0x7fd0c1c245f0_0 .net *"_ivl_46", 0 0, L_0x7fd0c1c25860;  1 drivers
v0x7fd0c1c246a0_0 .net *"_ivl_48", 0 0, L_0x7fd0c1c263e0;  1 drivers
v0x7fd0c1c24750_0 .net *"_ivl_54", 0 0, L_0x7fd0c1c26660;  1 drivers
v0x7fd0c1c24800_0 .net *"_ivl_55", 0 0, L_0x7fd0c1c26750;  1 drivers
v0x7fd0c1c248b0_0 .net *"_ivl_6", 0 0, L_0x7fd0c1c25200;  1 drivers
v0x7fd0c1c24960_0 .net *"_ivl_9", 0 0, L_0x7fd0c1c25310;  1 drivers
v0x7fd0c1c24a10_0 .net "in", 0 0, v0x7fd0c1c24d10_0;  1 drivers
v0x7fd0c1c24ab0_0 .net "next_state", 3 0, L_0x7fd0c1c264d0;  alias, 1 drivers
v0x7fd0c1c24b60_0 .net "out", 0 0, L_0x7fd0c1c26800;  alias, 1 drivers
v0x7fd0c1c24c00_0 .net "state", 3 0, v0x7fd0c1c24f80_0;  1 drivers
L_0x7fd0c1c25050 .part v0x7fd0c1c24f80_0, 0, 1;
L_0x7fd0c1c25310 .part v0x7fd0c1c24f80_0, 2, 1;
L_0x7fd0c1c25690 .part v0x7fd0c1c24f80_0, 0, 1;
L_0x7fd0c1c258e0 .part v0x7fd0c1c24f80_0, 1, 1;
L_0x7fd0c1c25b60 .part v0x7fd0c1c24f80_0, 3, 1;
L_0x7fd0c1c25dd0 .part v0x7fd0c1c24f80_0, 1, 1;
L_0x7fd0c1c26030 .part v0x7fd0c1c24f80_0, 3, 1;
L_0x7fd0c1c264d0 .concat8 [ 1 1 1 1], L_0x7fd0c1c25570, L_0x7fd0c1c25d00, L_0x7fd0c1c263e0, L_0x7fd0c1c26750;
L_0x7fd0c1c26660 .part v0x7fd0c1c24f80_0, 2, 1;
L_0x7fd0c1c26800 .part v0x7fd0c1c24f80_0, 3, 1;
    .scope S_0x7fd0c1b0c990;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0001, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.14, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.17, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0100, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b1000, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_0.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.20, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.23, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0c1c24d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd0c1c24f80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd0c1c24e60_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.26, 6;
    %load/vec4 v0x7fd0c1c24ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %vpi_call 2 122 "$display", "Mismatch at index 8: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd0c1c24e60_0, v0x7fd0c1c24ef0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd0c1c24dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0c1c24dd0_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %vpi_call 2 127 "$display", "Test 8 passed!" {0 0 0};
T_0.25 ;
    %load/vec4 v0x7fd0c1c24dd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.27, 4;
    %vpi_call 2 131 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.28;
T_0.27 ;
    %vpi_call 2 133 "$display", "%0d mismatches out of %0d total tests.", v0x7fd0c1c24dd0_0, 32'sb00000000000000000000000000001001 {0 0 0};
T_0.28 ;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fsm3onehot_0_tb.v";
    "RaR/modules/Fsm3onehot.v";
