
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7492
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Clock.vhd:20]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'setClock' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/setClock.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Dposition' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Dposition.vhd:16]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (1#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Dposition' (2#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Dposition.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'setClock' (3#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/setClock.vhd:23]
WARNING: [Synth 8-3848] Net BTNU in module/entity Clock does not have driver. [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Clock.vhd:37]
WARNING: [Synth 8-3848] Net BTND in module/entity Clock does not have driver. [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Clock.vhd:38]
WARNING: [Synth 8-3848] Net BTNR in module/entity Clock does not have driver. [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Clock.vhd:40]
WARNING: [Synth 8-3848] Net BTNL in module/entity Clock does not have driver. [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Clock.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Clock' (4#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Clock.vhd:20]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/cnt_up_down.vhd:25]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (5#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/cnt_up_down.vhd:25]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_6digits' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/driver_7seg_6digits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized1' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized1' (5#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (6#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_6digits' (7#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/driver_7seg_6digits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'alarmcompare' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarmcompare.vhd:25]
INFO: [Synth 8-638] synthesizing module 'alarm' [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarm.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'alarm' (8#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarm.vhd:27]
WARNING: [Synth 8-3848] Net switch in module/entity alarmcompare does not have driver. [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarmcompare.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'alarmcompare' (9#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarmcompare.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Top' (10#1) [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/Top.vhd:41]
WARNING: [Synth 8-3917] design Top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Top has port AN[6] driven by constant 1
WARNING: [Synth 8-7129] Port LED[15] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1253.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/constrs_1/new/Nexys-A7-50T.xdc]
Finished Parsing XDC File [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/constrs_1/new/Nexys-A7-50T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/constrs_1/new/Nexys-A7-50T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 25    
	   2 Input    3 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 25    
	   2 Input    3 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 89    
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Top has port AN[6] driven by constant 1
WARNING: [Synth 8-7129] Port LED[15] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    10|
|4     |LUT2   |    11|
|5     |LUT3   |    23|
|6     |LUT4   |    41|
|7     |LUT5   |     9|
|8     |LUT6   |    36|
|9     |FDRE   |   190|
|10    |FDSE   |     6|
|11    |IBUF   |     5|
|12    |OBUF   |    23|
|13    |OBUFT  |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1253.711 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1253.711 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1253.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9cdaa9bb
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 16:07:05 2022...
