{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 22:49:30 2015 " "Info: Processing started: Sun Dec 13 22:49:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final1 -c final1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final1 -c final1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file final1.v" { { "Info" "ISGN_ENTITY_NAME" "1 final1 " "Info: Found entity 1: final1" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_Matrix_Driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LED_Matrix_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Matrix_Driver " "Info: Found entity 1: LED_Matrix_Driver" {  } { { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7disp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7disp " "Info: Found entity 1: seg7disp" {  } { { "seg7disp.v" "" { Text "C:/Users/waynewayne22/Desktop/final/seg7disp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Info: Found entity 1: button" {  } { { "button.v" "" { Text "C:/Users/waynewayne22/Desktop/final/button.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clickcount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clickcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 clickcount " "Info: Found entity 1: clickcount" {  } { { "clickcount.v" "" { Text "C:/Users/waynewayne22/Desktop/final/clickcount.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final1.v(63) " "Critical Warning (10846): Verilog HDL Instantiation warning at final1.v(63): instance has no name" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "final1 " "Info: Elaborating entity \"final1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bossATK final1.v(12) " "Warning (10036): Verilog HDL or VHDL warning at final1.v(12): object \"bossATK\" assigned a value but never read" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final1.v(82) " "Warning (10230): Verilog HDL assignment warning at final1.v(82): truncated value with size 32 to match size of target (10)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final1.v(94) " "Warning (10230): Verilog HDL assignment warning at final1.v(94): truncated value with size 32 to match size of target (10)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final1.v(108) " "Warning (10230): Verilog HDL assignment warning at final1.v(108): truncated value with size 32 to match size of target (10)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final1.v(122) " "Warning (10230): Verilog HDL assignment warning at final1.v(122): truncated value with size 32 to match size of target (10)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final1.v(136) " "Warning (10230): Verilog HDL assignment warning at final1.v(136): truncated value with size 32 to match size of target (10)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final1.v(192) " "Warning (10230): Verilog HDL assignment warning at final1.v(192): truncated value with size 32 to match size of target (8)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final1.v(236) " "Warning (10230): Verilog HDL assignment warning at final1.v(236): truncated value with size 32 to match size of target (4)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final1.v(257) " "Warning (10230): Verilog HDL assignment warning at final1.v(257): truncated value with size 32 to match size of target (8)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final1.v(269) " "Warning (10230): Verilog HDL assignment warning at final1.v(269): truncated value with size 32 to match size of target (8)" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:fire1b " "Info: Elaborating entity \"button\" for hierarchy \"button:fire1b\"" {  } { { "final1.v" "fire1b" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Matrix_Driver LED_Matrix_Driver:screenPC " "Info: Elaborating entity \"LED_Matrix_Driver\" for hierarchy \"LED_Matrix_Driver:screenPC\"" {  } { { "final1.v" "screenPC" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:countTime " "Info: Elaborating entity \"counter\" for hierarchy \"counter:countTime\"" {  } { { "final1.v" "countTime" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.v(32) " "Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (12)" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(33) " "Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7disp counter:countTime\|seg7disp:S7 " "Info: Elaborating entity \"seg7disp\" for hierarchy \"counter:countTime\|seg7disp:S7\"" {  } { { "counter.v" "S7" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clickcount clickcount:comb_4 " "Info: Elaborating entity \"clickcount\" for hierarchy \"clickcount:comb_4\"" {  } { { "final1.v" "comb_4" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clickcount.v(12) " "Warning (10230): Verilog HDL assignment warning at clickcount.v(12): truncated value with size 32 to match size of target (8)" {  } { { "clickcount.v" "" { Text "C:/Users/waynewayne22/Desktop/final/clickcount.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:countTime\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:countTime\|Div0\"" {  } { { "counter.v" "Div0" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 33 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:countTime\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"counter:countTime\|lpm_divide:Div0\"" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:countTime\|lpm_divide:Div0 " "Info: Instantiated megafunction \"counter:countTime\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Info: Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v6m " "Info: Found entity 1: lpm_divide_v6m" {  } { { "db/lpm_divide_v6m.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/lpm_divide_v6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6re.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6re " "Info: Found entity 1: alt_u_div_6re" {  } { { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jec " "Info: Found entity 1: add_sub_jec" {  } { { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Info: Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adc " "Info: Found entity 1: add_sub_adc" {  } { { "db/add_sub_adc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_adc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bdc " "Info: Found entity 1: add_sub_bdc" {  } { { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "r1 GND " "Warning (13410): Pin \"r1\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "g1 GND " "Warning (13410): Pin \"g1\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Cout77\[7\] VCC " "Warning (13410): Pin \"Cout77\[7\]\" is stuck at VCC" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "reda88\[9\] GND " "Warning (13410): Pin \"reda88\[9\]\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "redb88\[9\] GND " "Warning (13410): Pin \"redb88\[9\]\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "redb88\[15\] GND " "Warning (13410): Pin \"redb88\[15\]\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[1\] GND " "Warning (13410): Pin \"y1\[1\]\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[2\] GND " "Warning (13410): Pin \"y1\[2\]\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[3\] GND " "Warning (13410): Pin \"y1\[3\]\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[4\] GND " "Warning (13410): Pin \"y1\[4\]\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "amin1 VCC " "Warning (13410): Pin \"amin1\" is stuck at VCC" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "bosscheck GND " "Warning (13410): Pin \"bosscheck\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "amin2 VCC " "Warning (13410): Pin \"amin2\" is stuck at VCC" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Playercheck GND " "Warning (13410): Pin \"Playercheck\" is stuck at GND" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[5\] " "Info: Register \"bossHp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[4\] " "Info: Register \"bossHp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[3\] " "Info: Register \"bossHp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[2\] " "Info: Register \"bossHp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[1\] " "Info: Register \"bossHp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[0\] " "Info: Register \"bossHp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[6\] " "Info: Register \"bossHp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[7\] " "Info: Register \"bossHp\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[8\] " "Info: Register \"bossHp\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bossHp\[9\] " "Info: Register \"bossHp\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PcHp\[7\] " "Info: Register \"PcHp\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PcHp\[6\] " "Info: Register \"PcHp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PcHp\[5\] " "Info: Register \"PcHp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PcHp\[4\] " "Info: Register \"PcHp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PcHp\[3\] " "Info: Register \"PcHp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PcHp\[2\] " "Info: Register \"PcHp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Info: Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Info: Implemented 251 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 22:50:02 2015 " "Info: Processing ended: Sun Dec 13 22:50:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 22:50:04 2015 " "Info: Processing started: Sun Dec 13 22:50:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final1 -c final1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final1 -c final1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "final1 EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"final1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 58 " "Warning: No exact pin location assignment(s) for 6 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "into " "Info: Pin into not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { into } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { into } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selectATK " "Info: Pin selectATK not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { selectATK } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { selectATK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "amin1 " "Info: Pin amin1 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { amin1 } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { amin1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bosscheck " "Info: Pin bosscheck not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bosscheck } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bosscheck } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "amin2 " "Info: Pin amin2 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { amin2 } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { amin2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Playercheck " "Info: Pin Playercheck not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Playercheck } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Playercheck } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Info: Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "Info: I/O standards used: 3.3-V LVCMOS." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 31 13 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 35 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 28 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.325 ns register register " "Info: Estimated most critical path is register to register delay of 16.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:countTime\|countt\[5\] 1 REG LAB_X35_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y12; Fanout = 8; REG Node = 'counter:countTime\|countt\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:countTime|countt[5] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.575 ns) 1.280 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[2\]~COUTCOUT1_58 2 COMB LAB_X36_Y12 1 " "Info: 2: + IC(0.705 ns) + CELL(0.575 ns) = 1.280 ns; Loc. = LAB_X36_Y12; Fanout = 1; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[2\]~COUTCOUT1_58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 1.888 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~36 3 COMB LAB_X36_Y12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 1.888 ns; Loc. = LAB_X36_Y12; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.575 ns) 2.847 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~33COUT1_46 4 COMB LAB_X36_Y12 2 " "Info: 4: + IC(0.384 ns) + CELL(0.575 ns) = 2.847 ns; Loc. = LAB_X36_Y12; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~33COUT1_46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33COUT1_46 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.927 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~31COUT1_48 5 COMB LAB_X36_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.927 ns; Loc. = LAB_X36_Y12; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~31COUT1_48'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33COUT1_46 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31COUT1_48 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.007 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~29COUT1_50 6 COMB LAB_X36_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.007 ns; Loc. = LAB_X36_Y12; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~29COUT1_50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31COUT1_48 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29COUT1_50 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.087 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~25COUT1_52 7 COMB LAB_X36_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.087 ns; Loc. = LAB_X36_Y12; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~25COUT1_52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29COUT1_50 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25COUT1_52 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 3.345 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~21 8 COMB LAB_X36_Y12 4 " "Info: 8: + IC(0.000 ns) + CELL(0.258 ns) = 3.345 ns; Loc. = LAB_X36_Y12; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25COUT1_52 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 4.024 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~18 9 COMB LAB_X36_Y12 20 " "Info: 9: + IC(0.000 ns) + CELL(0.679 ns) = 4.024 ns; Loc. = LAB_X36_Y12; Fanout = 20; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 5.366 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[83\]~66 10 COMB LAB_X35_Y11 3 " "Info: 10: + IC(1.228 ns) + CELL(0.114 ns) = 5.366 ns; Loc. = LAB_X35_Y11; Fanout = 3; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[83\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[83]~66 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.575 ns) 7.037 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~33COUT1_55 11 COMB LAB_X36_Y13 2 " "Info: 11: + IC(1.096 ns) + CELL(0.575 ns) = 7.037 ns; Loc. = LAB_X36_Y13; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~33COUT1_55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[83]~66 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33COUT1_55 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.117 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~31COUT1_57 12 COMB LAB_X36_Y13 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.117 ns; Loc. = LAB_X36_Y13; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~31COUT1_57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33COUT1_55 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31COUT1_57 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 7.375 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~27 13 COMB LAB_X36_Y13 4 " "Info: 13: + IC(0.000 ns) + CELL(0.258 ns) = 7.375 ns; Loc. = LAB_X36_Y13; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31COUT1_57 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 8.054 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~20 14 COMB LAB_X36_Y13 20 " "Info: 14: + IC(0.000 ns) + CELL(0.679 ns) = 8.054 ns; Loc. = LAB_X36_Y13; Fanout = 20; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 9.396 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[93\]~249 15 COMB LAB_X35_Y12 4 " "Info: 15: + IC(1.228 ns) + CELL(0.114 ns) = 9.396 ns; Loc. = LAB_X35_Y12; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[93\]~249'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[93]~249 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.575 ns) 11.372 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~33COUT1_55 16 COMB LAB_X38_Y13 2 " "Info: 16: + IC(1.401 ns) + CELL(0.575 ns) = 11.372 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~33COUT1_55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[93]~249 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~33COUT1_55 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.452 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~31COUT1_57 17 COMB LAB_X38_Y13 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 11.452 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~31COUT1_57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~33COUT1_55 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31COUT1_57 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 11.710 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~29 18 COMB LAB_X38_Y13 4 " "Info: 18: + IC(0.000 ns) + CELL(0.258 ns) = 11.710 ns; Loc. = LAB_X38_Y13; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31COUT1_57 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 12.389 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~20 19 COMB LAB_X38_Y13 16 " "Info: 19: + IC(0.000 ns) + CELL(0.679 ns) = 12.389 ns; Loc. = LAB_X38_Y13; Fanout = 16; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 13.731 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[101\]~28 20 COMB LAB_X37_Y12 2 " "Info: 20: + IC(1.228 ns) + CELL(0.114 ns) = 13.731 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[101\]~28'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[101]~28 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.575 ns) 14.929 ns counter:countTime\|out7\[0\]~67COUT1_95 21 COMB LAB_X38_Y12 1 " "Info: 21: + IC(0.623 ns) + CELL(0.575 ns) = 14.929 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~67COUT1_95'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[101]~28 counter:countTime|out7[0]~67COUT1_95 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.009 ns counter:countTime\|out7\[0\]~64COUT1_98 22 COMB LAB_X38_Y12 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 15.009 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~64COUT1_98'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|out7[0]~67COUT1_95 counter:countTime|out7[0]~64COUT1_98 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.089 ns counter:countTime\|out7\[0\]~61COUT1_101 23 COMB LAB_X38_Y12 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 15.089 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~61COUT1_101'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|out7[0]~64COUT1_98 counter:countTime|out7[0]~61COUT1_101 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.169 ns counter:countTime\|out7\[0\]~58COUT1_104 24 COMB LAB_X38_Y12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 15.169 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~58COUT1_104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:countTime|out7[0]~61COUT1_101 counter:countTime|out7[0]~58COUT1_104 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 15.427 ns counter:countTime\|out7\[0\]~55 25 COMB LAB_X38_Y12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.258 ns) = 15.427 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { counter:countTime|out7[0]~58COUT1_104 counter:countTime|out7[0]~55 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 16.325 ns counter:countTime\|out7\[0\] 26 REG LAB_X38_Y12 7 " "Info: 26: + IC(0.000 ns) + CELL(0.898 ns) = 16.325 ns; Loc. = LAB_X38_Y12; Fanout = 7; REG Node = 'counter:countTime\|out7\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.432 ns ( 51.65 % ) " "Info: Total cell delay = 8.432 ns ( 51.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.893 ns ( 48.35 % ) " "Info: Total interconnect delay = 7.893 ns ( 48.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.325 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33COUT1_46 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31COUT1_48 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29COUT1_50 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25COUT1_52 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[83]~66 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33COUT1_55 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31COUT1_57 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[93]~249 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~33COUT1_55 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31COUT1_57 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[101]~28 counter:countTime|out7[0]~67COUT1_95 counter:countTime|out7[0]~64COUT1_98 counter:countTime|out7[0]~61COUT1_101 counter:countTime|out7[0]~58COUT1_104 counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X9_Y13 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X9_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "14 " "Warning: Following 14 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "r1 GND " "Info: Pin r1 has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { r1 } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "r1" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g1 GND " "Info: Pin g1 has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { g1 } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "g1" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { g1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Cout77\[7\] VCC " "Info: Pin Cout77\[7\] has VCC driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Cout77[7] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cout77\[7\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout77[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reda88\[9\] GND " "Info: Pin reda88\[9\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { reda88[9] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "reda88\[9\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 5 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reda88[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "redb88\[9\] GND " "Info: Pin redb88\[9\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { redb88[9] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "redb88\[9\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 6 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { redb88[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "redb88\[15\] GND " "Info: Pin redb88\[15\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { redb88[15] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "redb88\[15\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 6 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { redb88[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[1\] GND " "Info: Pin y1\[1\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { y1[1] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "y1\[1\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { y1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[2\] GND " "Info: Pin y1\[2\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { y1[2] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "y1\[2\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { y1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[3\] GND " "Info: Pin y1\[3\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { y1[3] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "y1\[3\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { y1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[4\] GND " "Info: Pin y1\[4\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { y1[4] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "y1\[4\]" } } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 65 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { y1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "amin1 VCC " "Info: Pin amin1 has VCC driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { amin1 } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { amin1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "bosscheck GND " "Info: Pin bosscheck has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bosscheck } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bosscheck } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "amin2 VCC " "Info: Pin amin2 has VCC driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { amin2 } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { amin2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Playercheck GND " "Info: Pin Playercheck has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Playercheck } } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 54 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Playercheck } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 22:50:15 2015 " "Info: Processing ended: Sun Dec 13 22:50:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 22:50:17 2015 " "Info: Processing started: Sun Dec 13 22:50:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final1 -c final1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off final1 -c final1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 22:50:20 2015 " "Info: Processing ended: Sun Dec 13 22:50:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 22:50:22 2015 " "Info: Processing started: Sun Dec 13 22:50:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final1 -c final1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final1 -c final1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:countTime\|countt\[5\] register counter:countTime\|out7\[0\] 60.05 MHz 16.653 ns Internal " "Info: Clock \"clk\" has Internal fmax of 60.05 MHz between source register \"counter:countTime\|countt\[5\]\" and destination register \"counter:countTime\|out7\[0\]\" (period= 16.653 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.392 ns + Longest register register " "Info: + Longest register to register delay is 16.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:countTime\|countt\[5\] 1 REG LC_X35_Y12_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y12_N9; Fanout = 8; REG Node = 'counter:countTime\|countt\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:countTime|countt[5] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.432 ns) 1.163 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[2\]~COUTCOUT1_58 2 COMB LC_X36_Y12_N8 1 " "Info: 2: + IC(0.731 ns) + CELL(0.432 ns) = 1.163 ns; Loc. = LC_X36_Y12_N8; Fanout = 1; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[2\]~COUTCOUT1_58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 1.771 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~36 3 COMB LC_X36_Y12_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 1.771 ns; Loc. = LC_X36_Y12_N9; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.564 ns) 2.759 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~33 4 COMB LC_X36_Y12_N0 2 " "Info: 4: + IC(0.424 ns) + CELL(0.564 ns) = 2.759 ns; Loc. = LC_X36_Y12_N0; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.837 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~31 5 COMB LC_X36_Y12_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 2.837 ns; Loc. = LC_X36_Y12_N1; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.915 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~29 6 COMB LC_X36_Y12_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 2.915 ns; Loc. = LC_X36_Y12_N2; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.993 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~25 7 COMB LC_X36_Y12_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 2.993 ns; Loc. = LC_X36_Y12_N3; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 3.171 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~21 8 COMB LC_X36_Y12_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 3.171 ns; Loc. = LC_X36_Y12_N4; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.792 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~18 9 COMB LC_X36_Y12_N7 20 " "Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 3.792 ns; Loc. = LC_X36_Y12_N7; Fanout = 20; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.114 ns) 5.164 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[82\]~77 10 COMB LC_X35_Y12_N2 3 " "Info: 10: + IC(1.258 ns) + CELL(0.114 ns) = 5.164 ns; Loc. = LC_X35_Y12_N2; Fanout = 3; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[82\]~77'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.564 ns) 6.951 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~35 11 COMB LC_X36_Y13_N1 2 " "Info: 11: + IC(1.223 ns) + CELL(0.564 ns) = 6.951 ns; Loc. = LC_X36_Y13_N1; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 7.029 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~33 12 COMB LC_X36_Y13_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.078 ns) = 7.029 ns; Loc. = LC_X36_Y13_N2; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 7.107 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~31 13 COMB LC_X36_Y13_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.078 ns) = 7.107 ns; Loc. = LC_X36_Y13_N3; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 7.285 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~27 14 COMB LC_X36_Y13_N4 4 " "Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 7.285 ns; Loc. = LC_X36_Y13_N4; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 7.906 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~20 15 COMB LC_X36_Y13_N8 20 " "Info: 15: + IC(0.000 ns) + CELL(0.621 ns) = 7.906 ns; Loc. = LC_X36_Y13_N8; Fanout = 20; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.114 ns) 9.320 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[94\]~247 16 COMB LC_X35_Y11_N8 4 " "Info: 16: + IC(1.300 ns) + CELL(0.114 ns) = 9.320 ns; Loc. = LC_X35_Y11_N8; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[94\]~247'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.564 ns) 11.469 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~31 17 COMB LC_X38_Y13_N3 2 " "Info: 17: + IC(1.585 ns) + CELL(0.564 ns) = 11.469 ns; Loc. = LC_X38_Y13_N3; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 11.647 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~29 18 COMB LC_X38_Y13_N4 4 " "Info: 18: + IC(0.000 ns) + CELL(0.178 ns) = 11.647 ns; Loc. = LC_X38_Y13_N4; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 12.268 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~20 19 COMB LC_X38_Y13_N8 16 " "Info: 19: + IC(0.000 ns) + CELL(0.621 ns) = 12.268 ns; Loc. = LC_X38_Y13_N8; Fanout = 16; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.114 ns) 13.514 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[103\]~251 20 COMB LC_X39_Y13_N7 2 " "Info: 20: + IC(1.132 ns) + CELL(0.114 ns) = 13.514 ns; Loc. = LC_X39_Y13_N7; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[103\]~251'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.564 ns) 15.297 ns counter:countTime\|out7\[0\]~61COUT0_100 21 COMB LC_X38_Y12_N2 1 " "Info: 21: + IC(1.219 ns) + CELL(0.564 ns) = 15.297 ns; Loc. = LC_X38_Y12_N2; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~61COUT0_100'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 counter:countTime|out7[0]~61COUT0_100 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.375 ns counter:countTime\|out7\[0\]~58COUT0_103 22 COMB LC_X38_Y12_N3 1 " "Info: 22: + IC(0.000 ns) + CELL(0.078 ns) = 15.375 ns; Loc. = LC_X38_Y12_N3; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~58COUT0_103'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|out7[0]~61COUT0_100 counter:countTime|out7[0]~58COUT0_103 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.553 ns counter:countTime\|out7\[0\]~55 23 COMB LC_X38_Y12_N4 1 " "Info: 23: + IC(0.000 ns) + CELL(0.178 ns) = 15.553 ns; Loc. = LC_X38_Y12_N4; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|out7[0]~58COUT0_103 counter:countTime|out7[0]~55 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 16.392 ns counter:countTime\|out7\[0\] 24 REG LC_X38_Y12_N8 7 " "Info: 24: + IC(0.000 ns) + CELL(0.839 ns) = 16.392 ns; Loc. = LC_X38_Y12_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.520 ns ( 45.88 % ) " "Info: Total cell delay = 7.520 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.872 ns ( 54.12 % ) " "Info: Total interconnect delay = 8.872 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.392 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 counter:countTime|out7[0]~61COUT0_100 counter:countTime|out7[0]~58COUT0_103 counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.392 ns" { counter:countTime|countt[5] {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 {} counter:countTime|out7[0]~61COUT0_100 {} counter:countTime|out7[0]~58COUT0_103 {} counter:countTime|out7[0]~55 {} counter:countTime|out7[0] {} } { 0.000ns 0.731ns 0.000ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.258ns 1.223ns 0.000ns 0.000ns 0.000ns 0.000ns 1.300ns 1.585ns 0.000ns 0.000ns 1.132ns 1.219ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.432ns 0.608ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns counter:countTime\|out7\[0\] 2 REG LC_X38_Y12_N8 7 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X38_Y12_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|out7[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns counter:countTime\|countt\[5\] 2 REG LC_X35_Y12_N9 8 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X35_Y12_N9; Fanout = 8; REG Node = 'counter:countTime\|countt\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|countt[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|out7[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|countt[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.392 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 counter:countTime|out7[0]~61COUT0_100 counter:countTime|out7[0]~58COUT0_103 counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.392 ns" { counter:countTime|countt[5] {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 {} counter:countTime|out7[0]~61COUT0_100 {} counter:countTime|out7[0]~58COUT0_103 {} counter:countTime|out7[0]~55 {} counter:countTime|out7[0] {} } { 0.000ns 0.731ns 0.000ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.258ns 1.223ns 0.000ns 0.000ns 0.000ns 0.000ns 1.300ns 1.585ns 0.000ns 0.000ns 1.132ns 1.219ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.432ns 0.608ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.178ns 0.839ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|out7[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|countt[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LED_Matrix_Driver:screenPlayer\|dataout\[3\] reset clk 9.521 ns register " "Info: tsu for register \"LED_Matrix_Driver:screenPlayer\|dataout\[3\]\" (data pin = \"reset\", clock pin = \"clk\") is 9.521 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.654 ns + Longest pin register " "Info: + Longest pin to register delay is 12.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_98 52 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_98; Fanout = 52; PIN Node = 'reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.257 ns) + CELL(0.590 ns) 10.322 ns LED_Matrix_Driver:screenPC\|dataout~23 2 COMB LC_X5_Y12_N5 1 " "Info: 2: + IC(8.257 ns) + CELL(0.590 ns) = 10.322 ns; Loc. = LC_X5_Y12_N5; Fanout = 1; COMB Node = 'LED_Matrix_Driver:screenPC\|dataout~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.847 ns" { reset LED_Matrix_Driver:screenPC|dataout~23 } "NODE_NAME" } } { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.478 ns) 12.654 ns LED_Matrix_Driver:screenPlayer\|dataout\[3\] 3 REG LC_X5_Y12_N1 1 " "Info: 3: + IC(1.854 ns) + CELL(0.478 ns) = 12.654 ns; Loc. = LC_X5_Y12_N1; Fanout = 1; REG Node = 'LED_Matrix_Driver:screenPlayer\|dataout\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { LED_Matrix_Driver:screenPC|dataout~23 LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.543 ns ( 20.10 % ) " "Info: Total cell delay = 2.543 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.111 ns ( 79.90 % ) " "Info: Total interconnect delay = 10.111 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { reset LED_Matrix_Driver:screenPC|dataout~23 LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { reset {} reset~out0 {} LED_Matrix_Driver:screenPC|dataout~23 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 8.257ns 1.854ns } { 0.000ns 1.475ns 0.590ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.170 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns LED_Matrix_Driver:screenPlayer\|dataout\[3\] 2 REG LC_X5_Y12_N1 1 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X5_Y12_N1; Fanout = 1; REG Node = 'LED_Matrix_Driver:screenPlayer\|dataout\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { clk LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { reset LED_Matrix_Driver:screenPC|dataout~23 LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { reset {} reset~out0 {} LED_Matrix_Driver:screenPC|dataout~23 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 8.257ns 1.854ns } { 0.000ns 1.475ns 0.590ns 0.478ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Cout77\[6\] counter:countTime\|out7\[1\] 14.840 ns register " "Info: tco from clock \"clk\" to destination pin \"Cout77\[6\]\" through register \"counter:countTime\|out7\[1\]\" is 14.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns counter:countTime\|out7\[1\] 2 REG LC_X38_Y13_N8 7 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y13_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk counter:countTime|out7[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk counter:countTime|out7[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} counter:countTime|out7[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.438 ns + Longest register pin " "Info: + Longest register to pin delay is 11.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:countTime\|out7\[1\] 1 REG LC_X38_Y13_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y13_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:countTime|out7[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.590 ns) 6.286 ns counter:countTime\|seg7disp:S7\|WideOr0~0 2 COMB LC_X1_Y3_N9 1 " "Info: 2: + IC(5.696 ns) + CELL(0.590 ns) = 6.286 ns; Loc. = LC_X1_Y3_N9; Fanout = 1; COMB Node = 'counter:countTime\|seg7disp:S7\|WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { counter:countTime|out7[1] counter:countTime|seg7disp:S7|WideOr0~0 } "NODE_NAME" } } { "seg7disp.v" "" { Text "C:/Users/waynewayne22/Desktop/final/seg7disp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.442 ns) 7.881 ns counter:countTime\|seg7disp:S7\|WideOr0~1 3 COMB LC_X1_Y2_N4 1 " "Info: 3: + IC(1.153 ns) + CELL(0.442 ns) = 7.881 ns; Loc. = LC_X1_Y2_N4; Fanout = 1; COMB Node = 'counter:countTime\|seg7disp:S7\|WideOr0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter:countTime|seg7disp:S7|WideOr0~0 counter:countTime|seg7disp:S7|WideOr0~1 } "NODE_NAME" } } { "seg7disp.v" "" { Text "C:/Users/waynewayne22/Desktop/final/seg7disp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(2.124 ns) 11.438 ns Cout77\[6\] 4 PIN PIN_59 0 " "Info: 4: + IC(1.433 ns) + CELL(2.124 ns) = 11.438 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'Cout77\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { counter:countTime|seg7disp:S7|WideOr0~1 Cout77[6] } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 27.59 % ) " "Info: Total cell delay = 3.156 ns ( 27.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.282 ns ( 72.41 % ) " "Info: Total interconnect delay = 8.282 ns ( 72.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.438 ns" { counter:countTime|out7[1] counter:countTime|seg7disp:S7|WideOr0~0 counter:countTime|seg7disp:S7|WideOr0~1 Cout77[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.438 ns" { counter:countTime|out7[1] {} counter:countTime|seg7disp:S7|WideOr0~0 {} counter:countTime|seg7disp:S7|WideOr0~1 {} Cout77[6] {} } { 0.000ns 5.696ns 1.153ns 1.433ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk counter:countTime|out7[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} counter:countTime|out7[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.438 ns" { counter:countTime|out7[1] counter:countTime|seg7disp:S7|WideOr0~0 counter:countTime|seg7disp:S7|WideOr0~1 Cout77[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.438 ns" { counter:countTime|out7[1] {} counter:countTime|seg7disp:S7|WideOr0~0 {} counter:countTime|seg7disp:S7|WideOr0~1 {} Cout77[6] {} } { 0.000ns 5.696ns 1.153ns 1.433ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rst Cout77\[5\] 13.484 ns Longest " "Info: Longest tpd from source pin \"rst\" to destination pin \"Cout77\[5\]\" is 13.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns rst 1 PIN PIN_99 7 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 7; PIN Node = 'rst'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.807 ns) + CELL(0.590 ns) 9.872 ns counter:countTime\|seg7disp:S7\|WideOr1~1 2 COMB LC_X1_Y3_N5 1 " "Info: 2: + IC(7.807 ns) + CELL(0.590 ns) = 9.872 ns; Loc. = LC_X1_Y3_N5; Fanout = 1; COMB Node = 'counter:countTime\|seg7disp:S7\|WideOr1~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { rst counter:countTime|seg7disp:S7|WideOr1~1 } "NODE_NAME" } } { "seg7disp.v" "" { Text "C:/Users/waynewayne22/Desktop/final/seg7disp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(2.124 ns) 13.484 ns Cout77\[5\] 3 PIN PIN_58 0 " "Info: 3: + IC(1.488 ns) + CELL(2.124 ns) = 13.484 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'Cout77\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { counter:countTime|seg7disp:S7|WideOr1~1 Cout77[5] } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.189 ns ( 31.07 % ) " "Info: Total cell delay = 4.189 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.295 ns ( 68.93 % ) " "Info: Total interconnect delay = 9.295 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.484 ns" { rst counter:countTime|seg7disp:S7|WideOr1~1 Cout77[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.484 ns" { rst {} rst~out0 {} counter:countTime|seg7disp:S7|WideOr1~1 {} Cout77[5] {} } { 0.000ns 0.000ns 7.807ns 1.488ns } { 0.000ns 1.475ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "detectST fire1 clk -4.975 ns register " "Info: th for register \"detectST\" (data pin = \"fire1\", clock pin = \"clk\") is -4.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.170 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns detectST 2 REG LC_X9_Y12_N4 8 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X9_Y12_N4; Fanout = 8; REG Node = 'detectST'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { clk detectST } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} detectST {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.160 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns fire1 1 PIN PIN_226 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 3; PIN Node = 'fire1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fire1 } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.376 ns) + CELL(0.309 ns) 8.160 ns detectST 2 REG LC_X9_Y12_N4 8 " "Info: 2: + IC(6.376 ns) + CELL(0.309 ns) = 8.160 ns; Loc. = LC_X9_Y12_N4; Fanout = 8; REG Node = 'detectST'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.685 ns" { fire1 detectST } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 21.86 % ) " "Info: Total cell delay = 1.784 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.376 ns ( 78.14 % ) " "Info: Total interconnect delay = 6.376 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { fire1 detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { fire1 {} fire1~out0 {} detectST {} } { 0.000ns 0.000ns 6.376ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} detectST {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { fire1 detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { fire1 {} fire1~out0 {} detectST {} } { 0.000ns 0.000ns 6.376ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 22:50:22 2015 " "Info: Processing ended: Sun Dec 13 22:50:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Info: Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
