// Goal: communintate between host PC and FPGA;
// Baud: 115200; Data: 8bit;odd parity; end-1bit;

