#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU0_INTTYPE1
#define SCL__0__MASK 0x02u
#define SCL__0__PC CYREG_PRT0_PC1
#define SCL__0__PORT 0u
#define SCL__0__SHIFT 1u
#define SCL__AG CYREG_PRT0_AG
#define SCL__AMUX CYREG_PRT0_AMUX
#define SCL__BIE CYREG_PRT0_BIE
#define SCL__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCL__BYP CYREG_PRT0_BYP
#define SCL__CTL CYREG_PRT0_CTL
#define SCL__DM0 CYREG_PRT0_DM0
#define SCL__DM1 CYREG_PRT0_DM1
#define SCL__DM2 CYREG_PRT0_DM2
#define SCL__DR CYREG_PRT0_DR
#define SCL__INP_DIS CYREG_PRT0_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT0_LCD_EN
#define SCL__MASK 0x02u
#define SCL__PORT 0u
#define SCL__PRT CYREG_PRT0_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCL__PS CYREG_PRT0_PS
#define SCL__SHIFT 1u
#define SCL__SLW CYREG_PRT0_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SDA__0__MASK 0x08u
#define SDA__0__PC CYREG_PRT12_PC3
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 3u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x08u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 3u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* I2C_M_bI2C_UDB */
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB05_A0
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB05_A1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB05_D0
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB05_D1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB05_F0
#define I2C_M_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB05_F1
#define I2C_M_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2C_M_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2C_M_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2C_M_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2C_M_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_M_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2C_M_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2C_M_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2C_M_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB07_A0
#define I2C_M_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB07_A1
#define I2C_M_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2C_M_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB07_D0
#define I2C_M_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB07_D1
#define I2C_M_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_M_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2C_M_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB07_F0
#define I2C_M_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB07_F1
#define I2C_M_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_M_bI2C_UDB_StsReg__0__POS 0
#define I2C_M_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_M_bI2C_UDB_StsReg__1__POS 1
#define I2C_M_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2C_M_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define I2C_M_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_M_bI2C_UDB_StsReg__2__POS 2
#define I2C_M_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_M_bI2C_UDB_StsReg__3__POS 3
#define I2C_M_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_M_bI2C_UDB_StsReg__4__POS 4
#define I2C_M_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_M_bI2C_UDB_StsReg__5__POS 5
#define I2C_M_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_M_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB03_MSK
#define I2C_M_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2C_M_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB03_ST
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB00_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB00_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2C_M_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB00_MSK

/* I2C_M_I2C_IRQ */
#define I2C_M_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_M_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_M_I2C_IRQ__INTC_MASK 0x01u
#define I2C_M_I2C_IRQ__INTC_NUMBER 0u
#define I2C_M_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_M_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define I2C_M_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_M_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_M_IntClock */
#define I2C_M_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define I2C_M_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define I2C_M_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define I2C_M_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_M_IntClock__INDEX 0x00u
#define I2C_M_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_M_IntClock__PM_ACT_MSK 0x01u
#define I2C_M_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_M_IntClock__PM_STBY_MSK 0x01u

/* Button */
#define Button__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Button__0__MASK 0x80u
#define Button__0__PC CYREG_PRT1_PC7
#define Button__0__PORT 1u
#define Button__0__SHIFT 7u
#define Button__AG CYREG_PRT1_AG
#define Button__AMUX CYREG_PRT1_AMUX
#define Button__BIE CYREG_PRT1_BIE
#define Button__BIT_MASK CYREG_PRT1_BIT_MASK
#define Button__BYP CYREG_PRT1_BYP
#define Button__CTL CYREG_PRT1_CTL
#define Button__DM0 CYREG_PRT1_DM0
#define Button__DM1 CYREG_PRT1_DM1
#define Button__DM2 CYREG_PRT1_DM2
#define Button__DR CYREG_PRT1_DR
#define Button__INP_DIS CYREG_PRT1_INP_DIS
#define Button__INTSTAT CYREG_PICU1_INTSTAT
#define Button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Button__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Button__LCD_EN CYREG_PRT1_LCD_EN
#define Button__MASK 0x80u
#define Button__PORT 1u
#define Button__PRT CYREG_PRT1_PRT
#define Button__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Button__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Button__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Button__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Button__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Button__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Button__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Button__PS CYREG_PRT1_PS
#define Button__SHIFT 7u
#define Button__SLW CYREG_PRT1_SLW
#define Button__SNAP CYREG_PICU1_SNAP

/* Button_Isr */
#define Button_Isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Button_Isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Button_Isr__INTC_MASK 0x20u
#define Button_Isr__INTC_NUMBER 5u
#define Button_Isr__INTC_PRIOR_NUM 7u
#define Button_Isr__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define Button_Isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Button_Isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_RST */
#define LCD_RST__0__INTTYPE CYREG_PICU3_INTTYPE5
#define LCD_RST__0__MASK 0x20u
#define LCD_RST__0__PC CYREG_PRT3_PC5
#define LCD_RST__0__PORT 3u
#define LCD_RST__0__SHIFT 5u
#define LCD_RST__AG CYREG_PRT3_AG
#define LCD_RST__AMUX CYREG_PRT3_AMUX
#define LCD_RST__BIE CYREG_PRT3_BIE
#define LCD_RST__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_RST__BYP CYREG_PRT3_BYP
#define LCD_RST__CTL CYREG_PRT3_CTL
#define LCD_RST__DM0 CYREG_PRT3_DM0
#define LCD_RST__DM1 CYREG_PRT3_DM1
#define LCD_RST__DM2 CYREG_PRT3_DM2
#define LCD_RST__DR CYREG_PRT3_DR
#define LCD_RST__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_RST__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_RST__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_RST__MASK 0x20u
#define LCD_RST__PORT 3u
#define LCD_RST__PRT CYREG_PRT3_PRT
#define LCD_RST__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_RST__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_RST__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_RST__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_RST__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_RST__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_RST__PS CYREG_PRT3_PS
#define LCD_RST__SHIFT 5u
#define LCD_RST__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "I2C_LCD_Example01"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
