// Seed: 1981355270
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
  wire id_2;
  wire id_3;
  ;
  wire id_4;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd83
) (
    output tri   id_0,
    input  tri1  _id_1,
    output uwire id_2
);
  logic id_4;
  module_0 modCall_1 ();
  id_5 :
  assert property (@(posedge 1) id_4 ? id_4[id_1 :-1] | id_4[1] | id_4 | id_5 : -1)
  else $clog2(28);
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_13;
  assign id_13 = -1;
  wire id_14;
  always @(posedge id_2 or negedge id_12) $clog2(74);
  ;
endmodule
