
cv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000438  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004f8  080004f8  000104f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004fc  080004fc  000104fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000500  00020000  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000004  08000504  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08000504  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000009bd  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000002f1  00000000  00000000  000209e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000a8  00000000  00000000  00020ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000080  00000000  00000000  00020d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00008472  00000000  00000000  00020e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000009fc  00000000  00000000  0002927a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0002c4db  00000000  00000000  00029c76  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00056151  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000178  00000000  00000000  000561cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080004e0 	.word	0x080004e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	080004e0 	.word	0x080004e0

08000108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000114:	1dfb      	adds	r3, r7, #7
 8000116:	781b      	ldrb	r3, [r3, #0]
 8000118:	2b7f      	cmp	r3, #127	; 0x7f
 800011a:	d809      	bhi.n	8000130 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800011c:	1dfb      	adds	r3, r7, #7
 800011e:	781b      	ldrb	r3, [r3, #0]
 8000120:	001a      	movs	r2, r3
 8000122:	231f      	movs	r3, #31
 8000124:	401a      	ands	r2, r3
 8000126:	4b04      	ldr	r3, [pc, #16]	; (8000138 <__NVIC_EnableIRQ+0x30>)
 8000128:	2101      	movs	r1, #1
 800012a:	4091      	lsls	r1, r2
 800012c:	000a      	movs	r2, r1
 800012e:	601a      	str	r2, [r3, #0]
  }
}
 8000130:	46c0      	nop			; (mov r8, r8)
 8000132:	46bd      	mov	sp, r7
 8000134:	b002      	add	sp, #8
 8000136:	bd80      	pop	{r7, pc}
 8000138:	e000e100 	.word	0xe000e100

0800013c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800013c:	b590      	push	{r4, r7, lr}
 800013e:	b083      	sub	sp, #12
 8000140:	af00      	add	r7, sp, #0
 8000142:	0002      	movs	r2, r0
 8000144:	6039      	str	r1, [r7, #0]
 8000146:	1dfb      	adds	r3, r7, #7
 8000148:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800014a:	1dfb      	adds	r3, r7, #7
 800014c:	781b      	ldrb	r3, [r3, #0]
 800014e:	2b7f      	cmp	r3, #127	; 0x7f
 8000150:	d828      	bhi.n	80001a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000152:	4a2f      	ldr	r2, [pc, #188]	; (8000210 <__NVIC_SetPriority+0xd4>)
 8000154:	1dfb      	adds	r3, r7, #7
 8000156:	781b      	ldrb	r3, [r3, #0]
 8000158:	b25b      	sxtb	r3, r3
 800015a:	089b      	lsrs	r3, r3, #2
 800015c:	33c0      	adds	r3, #192	; 0xc0
 800015e:	009b      	lsls	r3, r3, #2
 8000160:	589b      	ldr	r3, [r3, r2]
 8000162:	1dfa      	adds	r2, r7, #7
 8000164:	7812      	ldrb	r2, [r2, #0]
 8000166:	0011      	movs	r1, r2
 8000168:	2203      	movs	r2, #3
 800016a:	400a      	ands	r2, r1
 800016c:	00d2      	lsls	r2, r2, #3
 800016e:	21ff      	movs	r1, #255	; 0xff
 8000170:	4091      	lsls	r1, r2
 8000172:	000a      	movs	r2, r1
 8000174:	43d2      	mvns	r2, r2
 8000176:	401a      	ands	r2, r3
 8000178:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800017a:	683b      	ldr	r3, [r7, #0]
 800017c:	019b      	lsls	r3, r3, #6
 800017e:	22ff      	movs	r2, #255	; 0xff
 8000180:	401a      	ands	r2, r3
 8000182:	1dfb      	adds	r3, r7, #7
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	0018      	movs	r0, r3
 8000188:	2303      	movs	r3, #3
 800018a:	4003      	ands	r3, r0
 800018c:	00db      	lsls	r3, r3, #3
 800018e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000190:	481f      	ldr	r0, [pc, #124]	; (8000210 <__NVIC_SetPriority+0xd4>)
 8000192:	1dfb      	adds	r3, r7, #7
 8000194:	781b      	ldrb	r3, [r3, #0]
 8000196:	b25b      	sxtb	r3, r3
 8000198:	089b      	lsrs	r3, r3, #2
 800019a:	430a      	orrs	r2, r1
 800019c:	33c0      	adds	r3, #192	; 0xc0
 800019e:	009b      	lsls	r3, r3, #2
 80001a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80001a2:	e031      	b.n	8000208 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001a4:	4a1b      	ldr	r2, [pc, #108]	; (8000214 <__NVIC_SetPriority+0xd8>)
 80001a6:	1dfb      	adds	r3, r7, #7
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	0019      	movs	r1, r3
 80001ac:	230f      	movs	r3, #15
 80001ae:	400b      	ands	r3, r1
 80001b0:	3b08      	subs	r3, #8
 80001b2:	089b      	lsrs	r3, r3, #2
 80001b4:	3306      	adds	r3, #6
 80001b6:	009b      	lsls	r3, r3, #2
 80001b8:	18d3      	adds	r3, r2, r3
 80001ba:	3304      	adds	r3, #4
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	1dfa      	adds	r2, r7, #7
 80001c0:	7812      	ldrb	r2, [r2, #0]
 80001c2:	0011      	movs	r1, r2
 80001c4:	2203      	movs	r2, #3
 80001c6:	400a      	ands	r2, r1
 80001c8:	00d2      	lsls	r2, r2, #3
 80001ca:	21ff      	movs	r1, #255	; 0xff
 80001cc:	4091      	lsls	r1, r2
 80001ce:	000a      	movs	r2, r1
 80001d0:	43d2      	mvns	r2, r2
 80001d2:	401a      	ands	r2, r3
 80001d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80001d6:	683b      	ldr	r3, [r7, #0]
 80001d8:	019b      	lsls	r3, r3, #6
 80001da:	22ff      	movs	r2, #255	; 0xff
 80001dc:	401a      	ands	r2, r3
 80001de:	1dfb      	adds	r3, r7, #7
 80001e0:	781b      	ldrb	r3, [r3, #0]
 80001e2:	0018      	movs	r0, r3
 80001e4:	2303      	movs	r3, #3
 80001e6:	4003      	ands	r3, r0
 80001e8:	00db      	lsls	r3, r3, #3
 80001ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001ec:	4809      	ldr	r0, [pc, #36]	; (8000214 <__NVIC_SetPriority+0xd8>)
 80001ee:	1dfb      	adds	r3, r7, #7
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	001c      	movs	r4, r3
 80001f4:	230f      	movs	r3, #15
 80001f6:	4023      	ands	r3, r4
 80001f8:	3b08      	subs	r3, #8
 80001fa:	089b      	lsrs	r3, r3, #2
 80001fc:	430a      	orrs	r2, r1
 80001fe:	3306      	adds	r3, #6
 8000200:	009b      	lsls	r3, r3, #2
 8000202:	18c3      	adds	r3, r0, r3
 8000204:	3304      	adds	r3, #4
 8000206:	601a      	str	r2, [r3, #0]
}
 8000208:	46c0      	nop			; (mov r8, r8)
 800020a:	46bd      	mov	sp, r7
 800020c:	b003      	add	sp, #12
 800020e:	bd90      	pop	{r4, r7, pc}
 8000210:	e000e100 	.word	0xe000e100
 8000214:	e000ed00 	.word	0xe000ed00

08000218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	3b01      	subs	r3, #1
 8000224:	4a0c      	ldr	r2, [pc, #48]	; (8000258 <SysTick_Config+0x40>)
 8000226:	4293      	cmp	r3, r2
 8000228:	d901      	bls.n	800022e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800022a:	2301      	movs	r3, #1
 800022c:	e010      	b.n	8000250 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800022e:	4b0b      	ldr	r3, [pc, #44]	; (800025c <SysTick_Config+0x44>)
 8000230:	687a      	ldr	r2, [r7, #4]
 8000232:	3a01      	subs	r2, #1
 8000234:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000236:	2301      	movs	r3, #1
 8000238:	425b      	negs	r3, r3
 800023a:	2103      	movs	r1, #3
 800023c:	0018      	movs	r0, r3
 800023e:	f7ff ff7d 	bl	800013c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000242:	4b06      	ldr	r3, [pc, #24]	; (800025c <SysTick_Config+0x44>)
 8000244:	2200      	movs	r2, #0
 8000246:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000248:	4b04      	ldr	r3, [pc, #16]	; (800025c <SysTick_Config+0x44>)
 800024a:	2207      	movs	r2, #7
 800024c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800024e:	2300      	movs	r3, #0
}
 8000250:	0018      	movs	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	b002      	add	sp, #8
 8000256:	bd80      	pop	{r7, pc}
 8000258:	00ffffff 	.word	0x00ffffff
 800025c:	e000e010 	.word	0xe000e010

08000260 <EXTI0_1_IRQHandler>:
#define BUTTON_WAIT 5

volatile uint32_t Tick = 0;

void EXTI0_1_IRQHandler(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) { // check line 0 has triggered the IT
 8000264:	4b06      	ldr	r3, [pc, #24]	; (8000280 <EXTI0_1_IRQHandler+0x20>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	2201      	movs	r2, #1
 800026a:	4013      	ands	r3, r2
 800026c:	d005      	beq.n	800027a <EXTI0_1_IRQHandler+0x1a>
		EXTI->PR |= EXTI_PR_PR0; // clear the pending bit
 800026e:	4b04      	ldr	r3, [pc, #16]	; (8000280 <EXTI0_1_IRQHandler+0x20>)
 8000270:	695a      	ldr	r2, [r3, #20]
 8000272:	4b03      	ldr	r3, [pc, #12]	; (8000280 <EXTI0_1_IRQHandler+0x20>)
 8000274:	2101      	movs	r1, #1
 8000276:	430a      	orrs	r2, r1
 8000278:	615a      	str	r2, [r3, #20]
//		GPIOB->ODR ^= (1<<0);
	}
}
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}
 8000280:	40010400 	.word	0x40010400

08000284 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	Tick++;
 8000288:	4b03      	ldr	r3, [pc, #12]	; (8000298 <SysTick_Handler+0x14>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	1c5a      	adds	r2, r3, #1
 800028e:	4b02      	ldr	r3, [pc, #8]	; (8000298 <SysTick_Handler+0x14>)
 8000290:	601a      	str	r2, [r3, #0]
}
 8000292:	46c0      	nop			; (mov r8, r8)
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	20000020 	.word	0x20000020

0800029c <tlacitka>:
		GPIOA->ODR ^= (1<<4);
		delay = Tick;
	}
}

void tlacitka(void) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
	static uint32_t delay;
	static uint16_t debounce = 0xFFFF;
	uint32_t new_s2;
	uint32_t new_s1;

	if (Tick > delay + BUTTON_WAIT) {
 80002a2:	4b32      	ldr	r3, [pc, #200]	; (800036c <tlacitka+0xd0>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	1d5a      	adds	r2, r3, #5
 80002a8:	4b31      	ldr	r3, [pc, #196]	; (8000370 <tlacitka+0xd4>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	429a      	cmp	r2, r3
 80002ae:	d258      	bcs.n	8000362 <tlacitka+0xc6>

		new_s2 = GPIOC->IDR & (1<<0);
 80002b0:	4b30      	ldr	r3, [pc, #192]	; (8000374 <tlacitka+0xd8>)
 80002b2:	691b      	ldr	r3, [r3, #16]
 80002b4:	2201      	movs	r2, #1
 80002b6:	4013      	ands	r3, r2
 80002b8:	607b      	str	r3, [r7, #4]
		new_s1 = GPIOC->IDR & (1<<1);
 80002ba:	4b2e      	ldr	r3, [pc, #184]	; (8000374 <tlacitka+0xd8>)
 80002bc:	691b      	ldr	r3, [r3, #16]
 80002be:	2202      	movs	r2, #2
 80002c0:	4013      	ands	r3, r2
 80002c2:	603b      	str	r3, [r7, #0]
		debounce <<= 1;
 80002c4:	4b2c      	ldr	r3, [pc, #176]	; (8000378 <tlacitka+0xdc>)
 80002c6:	881b      	ldrh	r3, [r3, #0]
 80002c8:	18db      	adds	r3, r3, r3
 80002ca:	b29a      	uxth	r2, r3
 80002cc:	4b2a      	ldr	r3, [pc, #168]	; (8000378 <tlacitka+0xdc>)
 80002ce:	801a      	strh	r2, [r3, #0]

		if (GPIOC->IDR & (1<<1))
 80002d0:	4b28      	ldr	r3, [pc, #160]	; (8000374 <tlacitka+0xd8>)
 80002d2:	691b      	ldr	r3, [r3, #16]
 80002d4:	2202      	movs	r2, #2
 80002d6:	4013      	ands	r3, r2
 80002d8:	d006      	beq.n	80002e8 <tlacitka+0x4c>
			debounce |= 0x0001;
 80002da:	4b27      	ldr	r3, [pc, #156]	; (8000378 <tlacitka+0xdc>)
 80002dc:	881b      	ldrh	r3, [r3, #0]
 80002de:	2201      	movs	r2, #1
 80002e0:	4313      	orrs	r3, r2
 80002e2:	b29a      	uxth	r2, r3
 80002e4:	4b24      	ldr	r3, [pc, #144]	; (8000378 <tlacitka+0xdc>)
 80002e6:	801a      	strh	r2, [r3, #0]

		if (debounce == 0x7FFF)
 80002e8:	4b23      	ldr	r3, [pc, #140]	; (8000378 <tlacitka+0xdc>)
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	4a23      	ldr	r2, [pc, #140]	; (800037c <tlacitka+0xe0>)
 80002ee:	4293      	cmp	r3, r2
 80002f0:	d106      	bne.n	8000300 <tlacitka+0x64>
			off_time_s1 = Tick + LED_TIME_LONG;
 80002f2:	4b1f      	ldr	r3, [pc, #124]	; (8000370 <tlacitka+0xd4>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	22fa      	movs	r2, #250	; 0xfa
 80002f8:	0092      	lsls	r2, r2, #2
 80002fa:	189a      	adds	r2, r3, r2
 80002fc:	4b20      	ldr	r3, [pc, #128]	; (8000380 <tlacitka+0xe4>)
 80002fe:	601a      	str	r2, [r3, #0]
			GPIOA->BSRR = (1<<4);
 8000300:	2390      	movs	r3, #144	; 0x90
 8000302:	05db      	lsls	r3, r3, #23
 8000304:	2210      	movs	r2, #16
 8000306:	619a      	str	r2, [r3, #24]

		if (old_s2 && !new_s2) { // falling edge
 8000308:	4b1e      	ldr	r3, [pc, #120]	; (8000384 <tlacitka+0xe8>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	2b00      	cmp	r3, #0
 800030e:	d00b      	beq.n	8000328 <tlacitka+0x8c>
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d108      	bne.n	8000328 <tlacitka+0x8c>
			off_time_s2 = Tick + LED_TIME_SHORT;
 8000316:	4b16      	ldr	r3, [pc, #88]	; (8000370 <tlacitka+0xd4>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	3364      	adds	r3, #100	; 0x64
 800031c:	001a      	movs	r2, r3
 800031e:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <tlacitka+0xec>)
 8000320:	601a      	str	r2, [r3, #0]
			GPIOB->BSRR = (1<<0);
 8000322:	4b1a      	ldr	r3, [pc, #104]	; (800038c <tlacitka+0xf0>)
 8000324:	2201      	movs	r2, #1
 8000326:	619a      	str	r2, [r3, #24]
//		if (old_s1 && !new_s1) { // falling edge
//			off_time = Tick + LED_TIME_LONG;
//			GPIOA->BSRR = (1<<4);
//		}

		old_s2 = new_s2;
 8000328:	4b16      	ldr	r3, [pc, #88]	; (8000384 <tlacitka+0xe8>)
 800032a:	687a      	ldr	r2, [r7, #4]
 800032c:	601a      	str	r2, [r3, #0]
		old_s1 = new_s1;
 800032e:	4b18      	ldr	r3, [pc, #96]	; (8000390 <tlacitka+0xf4>)
 8000330:	683a      	ldr	r2, [r7, #0]
 8000332:	601a      	str	r2, [r3, #0]

		if (Tick > off_time_s1) {
 8000334:	4b0e      	ldr	r3, [pc, #56]	; (8000370 <tlacitka+0xd4>)
 8000336:	681a      	ldr	r2, [r3, #0]
 8000338:	4b11      	ldr	r3, [pc, #68]	; (8000380 <tlacitka+0xe4>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	429a      	cmp	r2, r3
 800033e:	d903      	bls.n	8000348 <tlacitka+0xac>
//			GPIOB->BRR = (1<<0);
			GPIOA->BRR = (1<<4);
 8000340:	2390      	movs	r3, #144	; 0x90
 8000342:	05db      	lsls	r3, r3, #23
 8000344:	2210      	movs	r2, #16
 8000346:	629a      	str	r2, [r3, #40]	; 0x28
		}

		if (Tick > off_time_s2) {
 8000348:	4b09      	ldr	r3, [pc, #36]	; (8000370 <tlacitka+0xd4>)
 800034a:	681a      	ldr	r2, [r3, #0]
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <tlacitka+0xec>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	429a      	cmp	r2, r3
 8000352:	d902      	bls.n	800035a <tlacitka+0xbe>
			GPIOB->BRR = (1<<0);
 8000354:	4b0d      	ldr	r3, [pc, #52]	; (800038c <tlacitka+0xf0>)
 8000356:	2201      	movs	r2, #1
 8000358:	629a      	str	r2, [r3, #40]	; 0x28
//			GPIOA->BRR = (1<<4);
		}

		delay = Tick;
 800035a:	4b05      	ldr	r3, [pc, #20]	; (8000370 <tlacitka+0xd4>)
 800035c:	681a      	ldr	r2, [r3, #0]
 800035e:	4b03      	ldr	r3, [pc, #12]	; (800036c <tlacitka+0xd0>)
 8000360:	601a      	str	r2, [r3, #0]
	}

}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	b002      	add	sp, #8
 8000368:	bd80      	pop	{r7, pc}
 800036a:	46c0      	nop			; (mov r8, r8)
 800036c:	20000024 	.word	0x20000024
 8000370:	20000020 	.word	0x20000020
 8000374:	48000800 	.word	0x48000800
 8000378:	20000000 	.word	0x20000000
 800037c:	00007fff 	.word	0x00007fff
 8000380:	20000028 	.word	0x20000028
 8000384:	2000002c 	.word	0x2000002c
 8000388:	20000030 	.word	0x20000030
 800038c:	48000400 	.word	0x48000400
 8000390:	20000034 	.word	0x20000034

08000394 <main>:

int main(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN | RCC_AHBENR_GPIOCEN; // enable
 8000398:	4b22      	ldr	r3, [pc, #136]	; (8000424 <main+0x90>)
 800039a:	695a      	ldr	r2, [r3, #20]
 800039c:	4b21      	ldr	r3, [pc, #132]	; (8000424 <main+0x90>)
 800039e:	21e0      	movs	r1, #224	; 0xe0
 80003a0:	0309      	lsls	r1, r1, #12
 80003a2:	430a      	orrs	r2, r1
 80003a4:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER4_0; // LED1 = PA4, output
 80003a6:	2390      	movs	r3, #144	; 0x90
 80003a8:	05db      	lsls	r3, r3, #23
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	2390      	movs	r3, #144	; 0x90
 80003ae:	05db      	lsls	r3, r3, #23
 80003b0:	2180      	movs	r1, #128	; 0x80
 80003b2:	0049      	lsls	r1, r1, #1
 80003b4:	430a      	orrs	r2, r1
 80003b6:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER0_0; // LED2 = PB0, output
 80003b8:	4b1b      	ldr	r3, [pc, #108]	; (8000428 <main+0x94>)
 80003ba:	681a      	ldr	r2, [r3, #0]
 80003bc:	4b1a      	ldr	r3, [pc, #104]	; (8000428 <main+0x94>)
 80003be:	2101      	movs	r1, #1
 80003c0:	430a      	orrs	r2, r1
 80003c2:	601a      	str	r2, [r3, #0]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR0_0; // S2 = PC0, pullup
 80003c4:	4b19      	ldr	r3, [pc, #100]	; (800042c <main+0x98>)
 80003c6:	68da      	ldr	r2, [r3, #12]
 80003c8:	4b18      	ldr	r3, [pc, #96]	; (800042c <main+0x98>)
 80003ca:	2101      	movs	r1, #1
 80003cc:	430a      	orrs	r2, r1
 80003ce:	60da      	str	r2, [r3, #12]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR1_0; // S1 = PC1, pullup
 80003d0:	4b16      	ldr	r3, [pc, #88]	; (800042c <main+0x98>)
 80003d2:	68da      	ldr	r2, [r3, #12]
 80003d4:	4b15      	ldr	r3, [pc, #84]	; (800042c <main+0x98>)
 80003d6:	2104      	movs	r1, #4
 80003d8:	430a      	orrs	r2, r1
 80003da:	60da      	str	r2, [r3, #12]

	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; // enable clock for syscfg
 80003dc:	4b11      	ldr	r3, [pc, #68]	; (8000424 <main+0x90>)
 80003de:	699a      	ldr	r2, [r3, #24]
 80003e0:	4b10      	ldr	r3, [pc, #64]	; (8000424 <main+0x90>)
 80003e2:	2101      	movs	r1, #1
 80003e4:	430a      	orrs	r2, r1
 80003e6:	619a      	str	r2, [r3, #24]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PC; // select PC0 for EXTI0
 80003e8:	4b11      	ldr	r3, [pc, #68]	; (8000430 <main+0x9c>)
 80003ea:	689a      	ldr	r2, [r3, #8]
 80003ec:	4b10      	ldr	r3, [pc, #64]	; (8000430 <main+0x9c>)
 80003ee:	2102      	movs	r1, #2
 80003f0:	430a      	orrs	r2, r1
 80003f2:	609a      	str	r2, [r3, #8]
	EXTI->IMR |= EXTI_IMR_MR0; // mask
 80003f4:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <main+0xa0>)
 80003f6:	681a      	ldr	r2, [r3, #0]
 80003f8:	4b0e      	ldr	r3, [pc, #56]	; (8000434 <main+0xa0>)
 80003fa:	2101      	movs	r1, #1
 80003fc:	430a      	orrs	r2, r1
 80003fe:	601a      	str	r2, [r3, #0]
	EXTI->FTSR |= EXTI_FTSR_TR0; // trigger on falling edge
 8000400:	4b0c      	ldr	r3, [pc, #48]	; (8000434 <main+0xa0>)
 8000402:	68da      	ldr	r2, [r3, #12]
 8000404:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <main+0xa0>)
 8000406:	2101      	movs	r1, #1
 8000408:	430a      	orrs	r2, r1
 800040a:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(EXTI0_1_IRQn); // enable EXTI0_1
 800040c:	2005      	movs	r0, #5
 800040e:	f7ff fe7b 	bl	8000108 <__NVIC_EnableIRQ>

	SysTick_Config(8000);
 8000412:	23fa      	movs	r3, #250	; 0xfa
 8000414:	015b      	lsls	r3, r3, #5
 8000416:	0018      	movs	r0, r3
 8000418:	f7ff fefe 	bl	8000218 <SysTick_Config>

	while(1) {
//		blikac();
		tlacitka();
 800041c:	f7ff ff3e 	bl	800029c <tlacitka>
 8000420:	e7fc      	b.n	800041c <main+0x88>
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	40021000 	.word	0x40021000
 8000428:	48000400 	.word	0x48000400
 800042c:	48000800 	.word	0x48000800
 8000430:	40010000 	.word	0x40010000
 8000434:	40010400 	.word	0x40010400

08000438 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800043c:	46c0      	nop			; (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
	...

08000444 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000444:	480d      	ldr	r0, [pc, #52]	; (800047c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000446:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000448:	480d      	ldr	r0, [pc, #52]	; (8000480 <LoopForever+0x6>)
  ldr r1, =_edata
 800044a:	490e      	ldr	r1, [pc, #56]	; (8000484 <LoopForever+0xa>)
  ldr r2, =_sidata
 800044c:	4a0e      	ldr	r2, [pc, #56]	; (8000488 <LoopForever+0xe>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000450:	e002      	b.n	8000458 <LoopCopyDataInit>

08000452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000456:	3304      	adds	r3, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800045c:	d3f9      	bcc.n	8000452 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045e:	4a0b      	ldr	r2, [pc, #44]	; (800048c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000460:	4c0b      	ldr	r4, [pc, #44]	; (8000490 <LoopForever+0x16>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000464:	e001      	b.n	800046a <LoopFillZerobss>

08000466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000468:	3204      	adds	r2, #4

0800046a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800046c:	d3fb      	bcc.n	8000466 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800046e:	f7ff ffe3 	bl	8000438 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000472:	f000 f811 	bl	8000498 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000476:	f7ff ff8d 	bl	8000394 <main>

0800047a <LoopForever>:

LoopForever:
    b LoopForever
 800047a:	e7fe      	b.n	800047a <LoopForever>
  ldr   r0, =_estack
 800047c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000484:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000488:	08000500 	.word	0x08000500
  ldr r2, =_sbss
 800048c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000490:	20000038 	.word	0x20000038

08000494 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000494:	e7fe      	b.n	8000494 <ADC_IRQHandler>
	...

08000498 <__libc_init_array>:
 8000498:	b570      	push	{r4, r5, r6, lr}
 800049a:	2600      	movs	r6, #0
 800049c:	4d0c      	ldr	r5, [pc, #48]	; (80004d0 <__libc_init_array+0x38>)
 800049e:	4c0d      	ldr	r4, [pc, #52]	; (80004d4 <__libc_init_array+0x3c>)
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	10a4      	asrs	r4, r4, #2
 80004a4:	42a6      	cmp	r6, r4
 80004a6:	d109      	bne.n	80004bc <__libc_init_array+0x24>
 80004a8:	2600      	movs	r6, #0
 80004aa:	f000 f819 	bl	80004e0 <_init>
 80004ae:	4d0a      	ldr	r5, [pc, #40]	; (80004d8 <__libc_init_array+0x40>)
 80004b0:	4c0a      	ldr	r4, [pc, #40]	; (80004dc <__libc_init_array+0x44>)
 80004b2:	1b64      	subs	r4, r4, r5
 80004b4:	10a4      	asrs	r4, r4, #2
 80004b6:	42a6      	cmp	r6, r4
 80004b8:	d105      	bne.n	80004c6 <__libc_init_array+0x2e>
 80004ba:	bd70      	pop	{r4, r5, r6, pc}
 80004bc:	00b3      	lsls	r3, r6, #2
 80004be:	58eb      	ldr	r3, [r5, r3]
 80004c0:	4798      	blx	r3
 80004c2:	3601      	adds	r6, #1
 80004c4:	e7ee      	b.n	80004a4 <__libc_init_array+0xc>
 80004c6:	00b3      	lsls	r3, r6, #2
 80004c8:	58eb      	ldr	r3, [r5, r3]
 80004ca:	4798      	blx	r3
 80004cc:	3601      	adds	r6, #1
 80004ce:	e7f2      	b.n	80004b6 <__libc_init_array+0x1e>
 80004d0:	080004f8 	.word	0x080004f8
 80004d4:	080004f8 	.word	0x080004f8
 80004d8:	080004f8 	.word	0x080004f8
 80004dc:	080004fc 	.word	0x080004fc

080004e0 <_init>:
 80004e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004e6:	bc08      	pop	{r3}
 80004e8:	469e      	mov	lr, r3
 80004ea:	4770      	bx	lr

080004ec <_fini>:
 80004ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004f2:	bc08      	pop	{r3}
 80004f4:	469e      	mov	lr, r3
 80004f6:	4770      	bx	lr
