// Seed: 3913239939
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output reg id_3,
    input logic id_4
);
  initial begin
    id_3 <= (1) ? 1 + 1 : 1 + 1;
    if (id_4) begin
      id_1 = 1;
    end
  end
  logic id_5;
endmodule
