# 9.7.8.3. Logic and Shift Instructions: xor

#### 9.7.8.3. [Logic and Shift Instructions: `xor`](https://docs.nvidia.com/cuda/parallel-thread-execution/#logic-and-shift-instructions-xor)[ÔÉÅ](https://docs.nvidia.com/cuda/parallel-thread-execution/#logic-and-shift-instructions-xor "Permalink to this headline")

`xor`

Bitwise exclusive-OR (inequality).

Syntax

```
xor.type d, a, b;

.type = { .pred, .b16, .b32, .b64 };
```

Copy to clipboard

Description

Compute the bit-wise exclusive-or operation for the bits in `a` and `b`.

Semantics

```
d = a ^ b;
```

Copy to clipboard

Notes

The size of the operands must match, but not necessarily the type.

Allowed types include predicate registers.

PTX ISA Notes

Introduced in PTX ISA version 1.0.

Target ISA Notes

Supported on all target architectures.

Examples

```
xor.b32  d,q,r;
xor.b16  d,x,0x0001;
```

Copy to clipboard