<stg><name>cx2341x_set_ctrl</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="1" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="!133"/>
<literal name="ctrl_id_read" val="!131"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="37" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="1"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_sampling_freq), !map !70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_capabilities), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_encoding), !map !78

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_l2_bitrate), !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_ac3_bitrate), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_mode), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_mode_extension), !map !94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_emphasis), !map !98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_crc), !map !102

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_audio_mute), !map !106

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_aspect), !map !110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_gop_size), !map !114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_b_frames), !map !118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_gop_closure), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_bitrate_mode), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_bitrate), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_bitrate_peak), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_temporal_decimation), !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_mute), !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_mute_yuv), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_stream_type), !map !150

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_stream_vbi_fmt), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_spatial_filter_mode), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_spatial_filter), !map !162

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_luma_spatial_filter_type), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_chroma_spatial_filter_type), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_temporal_filter_mode), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_temporal_filter), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_median_filter_type), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_luma_median_filter_top), !map !186

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_luma_median_filter_bottom), !map !190

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_chroma_median_filter_top), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_chroma_median_filter_bottom), !map !198

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_stream_insert_nav_packets), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(i32* %params_video_encoding), !map !206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i32 %busy), !map !210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_id), !map !216

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_value), !map !220

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @cx2341x_set_ctrl_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %busy_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %busy)

]]></Node>
<StgValue><ssdm name="busy_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %ctrl_id_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %ctrl_id)

]]></Node>
<StgValue><ssdm name="ctrl_id_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %gop_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %ctrl_value)

]]></Node>
<StgValue><ssdm name="gop_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %icmp_ln66 = icmp eq i32 %busy_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
:44  switch i32 %ctrl_id_read, label %6 [
    i32 152, label %1
    i32 157, label %3
    i32 156, label %4
    i32 151, label %43
    i32 155, label %7
    i32 154, label %8
    i32 158, label %9
    i32 159, label %10
    i32 153, label %11
    i32 137, label %12
    i32 133, label %13
    i32 131, label %16
    i32 132, label %20
    i32 135, label %21
    i32 136, label %23
    i32 134, label %25
    i32 128, label %27
    i32 130, label %28
    i32 129, label %29
    i32 139, label %30
    i32 138, label %31
    i32 142, label %32
    i32 143, label %33
    i32 145, label %34
    i32 148, label %35
    i32 140, label %36
    i32 141, label %37
    i32 144, label %38
    i32 146, label %39
    i32 147, label %40
    i32 149, label %41
    i32 150, label %42
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="150"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_chroma_median_filter_bottom, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="150"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="149"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_chroma_median_filter_top, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="149"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="147"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_luma_median_filter_bottom, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln202"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="147"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="146"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_luma_median_filter_top, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="146"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="144"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_median_filter_type, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln196"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="144"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="141"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_temporal_filter, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln193"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="141"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="140"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_temporal_filter_mode, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="140"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="148"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_chroma_spatial_filter_type, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln187"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="148"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="145"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_luma_spatial_filter_type, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln184"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="145"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="143"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_spatial_filter, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="143"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="142"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_spatial_filter_mode, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln178"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="142"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="138"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_stream_vbi_fmt, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln175"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="138"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="139"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln66, label %._crit_edge8, label %6

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="139"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_stream_type, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln163"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="139"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_encoding, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln164"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="139"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_bitrate_mode, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln171"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="139"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="129"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_mute_yuv, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="129"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="130"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln155 = icmp ne i32 %gop_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="130"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1">
<![CDATA[
:1  %zext_ln155 = zext i1 %icmp_ln155 to i32

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="130"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_mute, i32 %zext_ln155)

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="130"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_temporal_decimation, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln152"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="134"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln66, label %26, label %6

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="134"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_bitrate_peak, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln149"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="134"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="136"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln66, label %24, label %6

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="136"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_bitrate, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="136"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln66, label %22, label %6

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %params_video_encodin = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %params_video_encoding)

]]></Node>
<StgValue><ssdm name="params_video_encodin"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln136 = icmp ne i32 %params_video_encodin, 0

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln136_1 = icmp eq i32 %gop_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln136 = or i1 %icmp_ln136, %icmp_ln136_1

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_ln136, label %._crit_edge4, label %6

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
<literal name="or_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge4:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_bitrate_mode, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
<literal name="or_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="132"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_gop_closure, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="132"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %params_video_b_frame = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %params_video_b_frames)

]]></Node>
<StgValue><ssdm name="params_video_b_frame"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %b_1 = add nsw i32 %params_video_b_frame, 1

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln122 = add i32 %gop_1, %params_video_b_frame

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b = add nsw i32 %gop_1, 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %gop = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %params_video_gop_size)

]]></Node>
<StgValue><ssdm name="gop"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_b_frames, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln112"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln113 = add i32 %gop, %gop_1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="137"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_aspect, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="137"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="153"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_mute, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="153"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="159"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_crc, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="159"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="158"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_emphasis, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="158"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="154"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_mode_extension, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln95"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="154"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="155"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_mode, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="155"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="151"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_stream_insert_nav_packets, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln211"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="151"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="156"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln66, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="156"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_l2_bitrate, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="156"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="157"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln66, label %._crit_edge, label %6

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="157"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_encoding, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="157"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="152"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln66, label %2, label %6

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="152"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_audio_sampling_freq, i32 %gop_1)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="152"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="168" st_id="2" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="170" st_id="3" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="172" st_id="4" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="176" st_id="6" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="178" st_id="7" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="182" st_id="9" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="186" st_id="11" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="192" st_id="14" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="198" st_id="17" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="200" st_id="18" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="202" st_id="19" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="204" st_id="20" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="206" st_id="21" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="208" st_id="22" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="210" st_id="23" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="212" st_id="24" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="214" st_id="25" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="216" st_id="26" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="218" st_id="27" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="220" st_id="28" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="222" st_id="29" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="224" st_id="30" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="226" st_id="31" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="228" st_id="32" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="230" st_id="33" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="232" st_id="34" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="233" st_id="34" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="234" st_id="35" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="236" st_id="36" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %srem_ln122 = srem i32 %add_ln122, %b_1

]]></Node>
<StgValue><ssdm name="srem_ln122"/></StgValue>
</operation>

<operation id="237" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sub_ln122 = sub i32 %add_ln122, %srem_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>

<operation id="238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %17

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %srem_ln113 = srem i32 %add_ln113, %b

]]></Node>
<StgValue><ssdm name="srem_ln113"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sub_ln113 = sub i32 %add_ln113, %srem_ln113

]]></Node>
<StgValue><ssdm name="sub_ln113"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %14

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i32 [ %sub_ln122, %16 ], [ %sub_ln125, %18 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln124 = icmp sgt i32 %storemerge, 34

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln124, label %18, label %19

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="245" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sub_ln125 = sub nsw i32 %storemerge, %b_1

]]></Node>
<StgValue><ssdm name="sub_ln125"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_gop_size, i32 %storemerge)

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %ctrl_value, i32 %storemerge)

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge1 = phi i32 [ %sub_ln113, %13 ], [ %sub_ln116, %15 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln115 = icmp sgt i32 %storemerge1, 34

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln115, label %15, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sub_ln116 = sub nsw i32 %storemerge1, %b

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="255" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.loopexit:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %params_video_gop_size, i32 %storemerge1)

]]></Node>
<StgValue><ssdm name="write_ln116"/></StgValue>
</operation>

<operation id="256" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="133"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="150"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="149"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="147"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="146"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="144"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="141"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="140"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="148"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="145"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="143"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="142"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="138"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="139"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="129"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="130"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="128"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="134"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="136"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="135"/>
<literal name="icmp_ln66" val="1"/>
<literal name="or_ln136" val="1"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="132"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="0"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="133"/>
<literal name="icmp_ln115" val="0"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="137"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="153"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="159"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="158"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="154"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="155"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="151"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="156"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="157"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="152"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ctrl_id_read" val="!131"/>
<literal name="icmp_ln115" val="0"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="131"/>
<literal name="icmp_ln124" val="0"/>
</and_exp><and_exp><literal name="ctrl_id_read" val="!133"/>
<literal name="ctrl_id_read" val="!131"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
