// Seed: 4254401780
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge -1) 1)
  else begin : LABEL_0
    if (1) id_3 <= -1;
  end
  wire id_4;
  assign id_3 = id_3 - -1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2
    , id_11,
    output wor id_3,
    input tri1 id_4,
    output wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wire id_9
);
  localparam id_12 = 1;
  xnor primCall (id_0, id_12, id_1, id_2, id_6, id_8, id_9);
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
