# Floating_Point_Adder
Verilog implementation of half precision adder on DE2 115 FPGA

This was one of the Assignment for the course EE705-VLSI Design Lab at IIT Bombay.
The simulation was done using Quartus and Modelsim and the implementation on FPGA was done on DE2 115 FPGA Board 
on Labsland.
