

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_fe'
================================================================
* Date:           Tue Mar 27 14:01:27 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.18|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6145|  6145|  6145|  6145|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6144|  6144|         3|          -|          -|  2048|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.79ns
ST_1: stg_5 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:0  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn2, [8 x i8]* @str84, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str84, [8 x i8]* @str84, [8 x i8]* @str84)

ST_1: stg_6 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:1  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn1, [8 x i8]* @str83, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str83, [8 x i8]* @str83, [8 x i8]* @str83)

ST_1: stg_7 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:2  call void (...)* @_ssdm_op_SpecInterface(i16* %config_inv_data_V, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str82, [8 x i8]* @str82, [8 x i8]* @str82)

ST_1: stg_8 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:3  call void (...)* @_ssdm_op_SpecInterface(i16* %config_fwd_data_V, [8 x i8]* @str81, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str81, [8 x i8]* @str81, [8 x i8]* @str81)

ST_1: stg_9 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %input_xn2, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_10 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %input_xn2, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: p_Result_s [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:6  %p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 3135, i32 0, i32 12)

ST_1: stg_12 [1/1] 1.79ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:7  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_fwd_data_V, i16 %p_Result_s)

ST_1: p_Result_1 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:8  %p_Result_1 = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 2, i32 0, i32 12)

ST_1: stg_14 [1/1] 1.79ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:9  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_inv_data_V, i16 %p_Result_1)

ST_1: stg_15 [1/1] 0.89ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:10  br label %0


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_1, %5 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_20 [1/1] 0.00ns
:4  br i1 %exitcond, label %6, label %1

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i12 %i to i64

ST_2: input_xn2_addr [1/1] 0.00ns
:1  %input_xn2_addr = getelementptr [2048 x i64]* %input_xn2, i64 0, i64 %tmp

ST_2: input_xn2_load [2/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8

ST_2: stg_24 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.18ns
ST_3: input_xn2_load [1/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8

ST_3: stg_26 [1/1] 1.79ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn2, i64 %input_xn2_load)

ST_3: tmp_5 [1/1] 0.00ns
:4  %tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_3: icmp [1/1] 0.94ns
:5  %icmp = icmp eq i3 %tmp_5, 0

ST_3: stg_29 [1/1] 0.00ns
:6  br i1 %icmp, label %2, label %3

ST_3: in_read [1/1] 0.00ns
:0  %in_read = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %in_r)

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = trunc i64 %in_read to i32

ST_3: in_M_imag_V_load_new [1/1] 0.00ns
:2  %in_M_imag_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_read, i32 32, i32 63)

ST_3: stg_33 [1/1] 1.79ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %in_read)

ST_3: tmp_4 [1/1] 1.30ns
:4  %tmp_4 = icmp ugt i12 %i, 1535

ST_3: stg_35 [1/1] 0.00ns
:5  br i1 %tmp_4, label %4, label %._crit_edge

ST_3: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = trunc i12 %i to i9

ST_3: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i9 %tmp_8 to i64

ST_3: detector_tail_M_real_V_addr_1 [1/1] 0.00ns
:2  %detector_tail_M_real_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp_6

ST_3: stg_39 [1/1] 2.39ns
:3  store i32 %tmp_7, i32* %detector_tail_M_real_V_addr_1, align 4

ST_3: detector_tail_M_imag_V_addr_1 [1/1] 0.00ns
:4  %detector_tail_M_imag_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp_6

ST_3: stg_41 [1/1] 2.39ns
:5  store i32 %in_M_imag_V_load_new, i32* %detector_tail_M_imag_V_addr_1, align 4

ST_3: stg_42 [1/1] 0.00ns
:6  br label %._crit_edge

ST_3: stg_43 [1/1] 0.00ns
._crit_edge:0  br label %5

ST_3: detector_tail_M_real_V_addr [1/1] 0.00ns
:0  %detector_tail_M_real_V_addr = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp

ST_3: detector_tail_M_real_V_load [2/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_3: detector_tail_M_imag_V_addr [1/1] 0.00ns
:2  %detector_tail_M_imag_V_addr = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp

ST_3: detector_tail_M_imag_V_load [2/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4


 <State 4>: 4.18ns
ST_4: detector_tail_M_real_V_load [1/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_4: detector_tail_M_imag_V_load [1/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4

ST_4: output_xn1_M_imag_V_addr [1/1] 0.00ns
:4  %output_xn1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %detector_tail_M_imag_V_load, i32 %detector_tail_M_real_V_load)

ST_4: stg_51 [1/1] 1.79ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %output_xn1_M_imag_V_addr)

ST_4: stg_52 [1/1] 0.00ns
:6  br label %5

ST_4: stg_53 [1/1] 0.00ns
:0  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ config_fwd_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3ceb380; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ config_inv_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3ceb3e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x429c660; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ input_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3ceb440; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_xn1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3ceb4a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x6ae1d00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ detector_tail_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x429cc70; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ detector_tail_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x42a27a0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5                         (specinterface    ) [ 00000]
stg_6                         (specinterface    ) [ 00000]
stg_7                         (specinterface    ) [ 00000]
stg_8                         (specinterface    ) [ 00000]
stg_9                         (specmemcore      ) [ 00000]
stg_10                        (specinterface    ) [ 00000]
p_Result_s                    (partset          ) [ 00000]
stg_12                        (write            ) [ 00000]
p_Result_1                    (partset          ) [ 00000]
stg_14                        (write            ) [ 00000]
stg_15                        (br               ) [ 01111]
i                             (phi              ) [ 00110]
exitcond                      (icmp             ) [ 00111]
empty                         (speclooptripcount) [ 00000]
i_1                           (add              ) [ 01111]
stg_20                        (br               ) [ 00000]
tmp                           (zext             ) [ 00010]
input_xn2_addr                (getelementptr    ) [ 00010]
stg_24                        (ret              ) [ 00000]
input_xn2_load                (load             ) [ 00000]
stg_26                        (write            ) [ 00000]
tmp_5                         (partselect       ) [ 00000]
icmp                          (icmp             ) [ 00111]
stg_29                        (br               ) [ 00000]
in_read                       (read             ) [ 00000]
tmp_7                         (trunc            ) [ 00000]
in_M_imag_V_load_new          (partselect       ) [ 00000]
stg_33                        (write            ) [ 00000]
tmp_4                         (icmp             ) [ 00111]
stg_35                        (br               ) [ 00000]
tmp_8                         (trunc            ) [ 00000]
tmp_6                         (zext             ) [ 00000]
detector_tail_M_real_V_addr_1 (getelementptr    ) [ 00000]
stg_39                        (store            ) [ 00000]
detector_tail_M_imag_V_addr_1 (getelementptr    ) [ 00000]
stg_41                        (store            ) [ 00000]
stg_42                        (br               ) [ 00000]
stg_43                        (br               ) [ 00000]
detector_tail_M_real_V_addr   (getelementptr    ) [ 00001]
detector_tail_M_imag_V_addr   (getelementptr    ) [ 00001]
detector_tail_M_real_V_load   (load             ) [ 00000]
detector_tail_M_imag_V_load   (load             ) [ 00000]
output_xn1_M_imag_V_addr      (bitconcatenate   ) [ 00000]
stg_51                        (write            ) [ 00000]
stg_52                        (br               ) [ 00000]
stg_53                        (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_fwd_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_fwd_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="config_inv_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_inv_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_xn2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xn2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_xn1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_xn2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="detector_tail_M_real_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="detector_tail_M_imag_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str84"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str83"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str82"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str81"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i16.i16.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="stg_12_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="stg_14_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="0" index="2" bw="16" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_14/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_26_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_26/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="in_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="0" index="2" bw="64" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_33/3 stg_51/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="input_xn2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_xn2_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_xn2_load/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="detector_tail_M_real_V_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_real_V_addr_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_39/3 detector_tail_M_real_V_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="detector_tail_M_imag_V_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_imag_V_addr_1/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_41/3 detector_tail_M_imag_V_load/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="detector_tail_M_real_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="1"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_real_V_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="detector_tail_M_imag_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="1"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_imag_V_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="1"/>
<pin id="174" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="12" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_Result_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="0" index="3" bw="1" slack="0"/>
<pin id="190" dir="0" index="4" bw="5" slack="0"/>
<pin id="191" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Result_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="0" index="4" bw="5" slack="0"/>
<pin id="204" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="12" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="1"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="5" slack="0"/>
<pin id="233" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="in_M_imag_V_load_new_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_M_imag_V_load_new/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="1"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_8_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="1"/>
<pin id="268" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="output_xn1_M_imag_V_addr_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xn1_M_imag_V_addr/4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="299" class="1005" name="input_xn2_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="1"/>
<pin id="301" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_xn2_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="311" class="1005" name="detector_tail_M_real_V_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_real_V_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="detector_tail_M_imag_V_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="1"/>
<pin id="318" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_imag_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="105" pin="2"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="126" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="60" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="185" pin=4"/></net>

<net id="197"><net_src comp="185" pin="5"/><net_sink comp="84" pin=2"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="210"><net_src comp="198" pin="5"/><net_sink comp="91" pin=2"/></net>

<net id="215"><net_src comp="176" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="176" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="176" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="172" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="228" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="105" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="255"><net_src comp="74" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="105" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="78" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="259"><net_src comp="249" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="264"><net_src comp="172" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="80" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="172" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="281"><net_src comp="82" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="151" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="139" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="291"><net_src comp="217" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="296"><net_src comp="223" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="302"><net_src comp="119" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="307"><net_src comp="238" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="156" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="319"><net_src comp="164" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: config_fwd_data_V | {1 }
	Port: config_inv_data_V | {1 }
	Port: output_xn1 | {3 4 }
	Port: output_xn2 | {3 }
  - Chain level:
	State 1
		stg_12 : 1
		stg_14 : 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_20 : 2
		tmp : 1
		input_xn2_addr : 2
		input_xn2_load : 3
	State 3
		stg_26 : 1
		icmp : 1
		stg_29 : 2
		stg_35 : 1
		tmp_6 : 1
		detector_tail_M_real_V_addr_1 : 2
		stg_39 : 3
		detector_tail_M_imag_V_addr_1 : 2
		stg_41 : 3
		detector_tail_M_real_V_load : 1
		detector_tail_M_imag_V_load : 1
	State 4
		output_xn1_M_imag_V_addr : 1
		stg_51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         exitcond_fu_211         |    0    |    12   |
|   icmp   |           icmp_fu_238           |    0    |    2    |
|          |           tmp_4_fu_260          |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |            i_1_fu_217           |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |        stg_12_write_fu_84       |    0    |    0    |
|   write  |        stg_14_write_fu_91       |    0    |    0    |
|          |        stg_26_write_fu_98       |    0    |    0    |
|          |         grp_write_fu_111        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   read   |       in_read_read_fu_105       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  partset |        p_Result_s_fu_185        |    0    |    0    |
|          |        p_Result_1_fu_198        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |            tmp_fu_223           |    0    |    0    |
|          |           tmp_6_fu_270          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|           tmp_5_fu_228          |    0    |    0    |
|          |   in_M_imag_V_load_new_fu_249   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |           tmp_7_fu_244          |    0    |    0    |
|          |           tmp_8_fu_266          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate| output_xn1_M_imag_V_addr_fu_276 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    38   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|detector_tail_M_imag_V_addr_reg_316|    9   |
|detector_tail_M_real_V_addr_reg_311|    9   |
|            i_1_reg_288            |   12   |
|             i_reg_172             |   12   |
|            icmp_reg_304           |    1   |
|       input_xn2_addr_reg_299      |   11   |
|            tmp_reg_293            |   64   |
+-----------------------------------+--------+
|               Total               |   118  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_111 |  p2  |   2  |  64  |   128  ||    64   |
| grp_access_fu_126 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_139 |  p0  |   3  |   9  |   27   ||    9    |
| grp_access_fu_151 |  p0  |   3  |   9  |   27   ||    9    |
|     i_reg_172     |  p0  |   2  |  12  |   24   ||    12   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  ||   4.46  ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   105  |
|  Register |    -   |   118  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   118  |   143  |
+-----------+--------+--------+--------+
