
Rx_M4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012188  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  08012428  08012428  00013428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012838  08012838  000142fc  2**0
                  CONTENTS
  4 .ARM          00000008  08012838  08012838  00013838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012840  08012840  000142fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012840  08012840  00013840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012844  08012844  00013844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  24000000  08012848  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022a0  240002fc  08012b44  000142fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400259c  08012b44  0001459c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000142fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000242fc  00000000  00000000  0001432a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e6f  00000000  00000000  00038626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001af8  00000000  00000000  0003d498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014b0  00000000  00000000  0003ef90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ffdb  00000000  00000000  00040440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027dc9  00000000  00000000  0008041b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018e213  00000000  00000000  000a81e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002363f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008014  00000000  00000000  0023643c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0023e450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002fc 	.word	0x240002fc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08012410 	.word	0x08012410

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000300 	.word	0x24000300
 80002dc:	08012410 	.word	0x08012410

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007b2:	4b19      	ldr	r3, [pc, #100]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007b8:	4a17      	ldr	r2, [pc, #92]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007ba:	f043 0301 	orr.w	r3, r3, #1
 80007be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007c8:	f003 0301 	and.w	r3, r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2100      	movs	r1, #0
 80007d4:	200c      	movs	r0, #12
 80007d6:	f001 fe2a 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80007da:	200c      	movs	r0, #12
 80007dc:	f001 fe41 	bl	8002462 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	200e      	movs	r0, #14
 80007e6:	f001 fe22 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80007ea:	200e      	movs	r0, #14
 80007ec:	f001 fe39 	bl	8002462 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	200f      	movs	r0, #15
 80007f6:	f001 fe1a 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80007fa:	200f      	movs	r0, #15
 80007fc:	f001 fe31 	bl	8002462 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2010      	movs	r0, #16
 8000806:	f001 fe12 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800080a:	2010      	movs	r0, #16
 800080c:	f001 fe29 	bl	8002462 <HAL_NVIC_EnableIRQ>

}
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	58024400 	.word	0x58024400

0800081c <dshot_init>:
static void dshot_enable_dma_request();


/* Functions */
void dshot_init(dshot_type_e dshot_type)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	4618      	mov	r0, r3
 800082a:	f000 f833 	bl	8000894 <dshot_set_timer>
	dshot_put_tc_callback_function();
 800082e:	f000 f8d3 	bl	80009d8 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 8000832:	f000 f8ef 	bl	8000a14 <dshot_start_pwm>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <dshot_write>:

void dshot_write(uint16_t* motor_value)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer_all(motor_value);
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f000 f962 	bl	8000b10 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 800084c:	f000 f98c 	bl	8000b68 <dshot_dma_start>
	dshot_enable_dma_request();
 8000850:	f000 f9c2 	bl	8000bd8 <dshot_enable_dma_request>
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <dshot_choose_type>:


/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b01      	cmp	r3, #1
 800086a:	d003      	beq.n	8000874 <dshot_choose_type+0x18>
 800086c:	2b02      	cmp	r3, #2
 800086e:	d103      	bne.n	8000878 <dshot_choose_type+0x1c>
	{
		case(DSHOT600):
				return DSHOT600_HZ;
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <dshot_choose_type+0x2c>)
 8000872:	e002      	b.n	800087a <dshot_choose_type+0x1e>

		case(DSHOT300):
				return DSHOT300_HZ;
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <dshot_choose_type+0x30>)
 8000876:	e000      	b.n	800087a <dshot_choose_type+0x1e>

		default:
		case(DSHOT150):
				return DSHOT150_HZ;
 8000878:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <dshot_choose_type+0x34>)
	}
}
 800087a:	4618      	mov	r0, r3
 800087c:	370c      	adds	r7, #12
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	00b71b00 	.word	0x00b71b00
 800088c:	005b8d80 	.word	0x005b8d80
 8000890:	002dc6c0 	.word	0x002dc6c0

08000894 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	ed2d 8b02 	vpush	{d8}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 80008a2:	4b27      	ldr	r3, [pc, #156]	@ (8000940 <dshot_set_timer+0xac>)
 80008a4:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float) timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	ee07 3a90 	vmov	s15, r3
 80008ac:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ffd2 	bl	800085c <dshot_choose_type>
 80008b8:	ee07 0a90 	vmov	s15, r0
 80008bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80008c0:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80008c4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000944 <dshot_set_timer+0xb0>
 80008c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008cc:	eeb0 0a67 	vmov.f32	s0, s15
 80008d0:	f011 fce4 	bl	801229c <lrintf>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	3b01      	subs	r3, #1
 80008da:	817b      	strh	r3, [r7, #10]

	// motor1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 80008dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000948 <dshot_set_timer+0xb4>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	897a      	ldrh	r2, [r7, #10]
 80008e2:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 80008e4:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <dshot_set_timer+0xb4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2214      	movs	r2, #20
 80008ea:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ec:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <dshot_set_timer+0xb4>)
 80008ee:	2214      	movs	r2, #20
 80008f0:	60da      	str	r2, [r3, #12]

	// motor2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 80008f2:	4b16      	ldr	r3, [pc, #88]	@ (800094c <dshot_set_timer+0xb8>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	897a      	ldrh	r2, [r7, #10]
 80008f8:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
 80008fa:	4b14      	ldr	r3, [pc, #80]	@ (800094c <dshot_set_timer+0xb8>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2214      	movs	r2, #20
 8000900:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000902:	4b12      	ldr	r3, [pc, #72]	@ (800094c <dshot_set_timer+0xb8>)
 8000904:	2214      	movs	r2, #20
 8000906:	60da      	str	r2, [r3, #12]

	// motor3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8000908:	4b10      	ldr	r3, [pc, #64]	@ (800094c <dshot_set_timer+0xb8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	897a      	ldrh	r2, [r7, #10]
 800090e:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 8000910:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <dshot_set_timer+0xb8>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2214      	movs	r2, #20
 8000916:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <dshot_set_timer+0xb8>)
 800091a:	2214      	movs	r2, #20
 800091c:	60da      	str	r2, [r3, #12]

	// motor4
	__HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
 800091e:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <dshot_set_timer+0xb4>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	897a      	ldrh	r2, [r7, #10]
 8000924:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
 8000926:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <dshot_set_timer+0xb4>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2214      	movs	r2, #20
 800092c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800092e:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <dshot_set_timer+0xb4>)
 8000930:	2214      	movs	r2, #20
 8000932:	60da      	str	r2, [r3, #12]
}
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	ecbd 8b02 	vpop	{d8}
 800093e:	bd80      	pop	{r7, pc}
 8000940:	05f5e100 	.word	0x05f5e100
 8000944:	3c23d70a 	.word	0x3c23d70a
 8000948:	2400059c 	.word	0x2400059c
 800094c:	240004b8 	.word	0x240004b8

08000950 <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800095c:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	d108      	bne.n	800097a <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	68da      	ldr	r2, [r3, #12]
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000976:	60da      	str	r2, [r3, #12]
	}
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 8000978:	e028      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	429a      	cmp	r2, r3
 8000982:	d108      	bne.n	8000996 <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	68da      	ldr	r2, [r3, #12]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000992:	60da      	str	r2, [r3, #12]
}
 8000994:	e01a      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	429a      	cmp	r2, r3
 800099e:	d108      	bne.n	80009b2 <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80009ae:	60da      	str	r2, [r3, #12]
}
 80009b0:	e00c      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d107      	bne.n	80009cc <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	68da      	ldr	r2, [r3, #12]
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80009ca:	60da      	str	r2, [r3, #12]
}
 80009cc:	bf00      	nop
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 80009dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a08 <dshot_put_tc_callback_function+0x30>)
 80009de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e0:	4a0a      	ldr	r2, [pc, #40]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009e2:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <dshot_put_tc_callback_function+0x38>)
 80009e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e8:	4a08      	ldr	r2, [pc, #32]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <dshot_put_tc_callback_function+0x38>)
 80009ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009f0:	4a06      	ldr	r2, [pc, #24]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <dshot_put_tc_callback_function+0x30>)
 80009f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f8:	4a04      	ldr	r2, [pc, #16]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009fa:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	2400059c 	.word	0x2400059c
 8000a0c:	08000951 	.word	0x08000951
 8000a10:	240004b8 	.word	0x240004b8

08000a14 <dshot_start_pwm>:

static void dshot_start_pwm()
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	// Start the timer channel now.
    // Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
  	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 8000a18:	210c      	movs	r1, #12
 8000a1a:	4808      	ldr	r0, [pc, #32]	@ (8000a3c <dshot_start_pwm+0x28>)
 8000a1c:	f008 faec 	bl	8008ff8 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
 8000a20:	2108      	movs	r1, #8
 8000a22:	4807      	ldr	r0, [pc, #28]	@ (8000a40 <dshot_start_pwm+0x2c>)
 8000a24:	f008 fae8 	bl	8008ff8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4805      	ldr	r0, [pc, #20]	@ (8000a40 <dshot_start_pwm+0x2c>)
 8000a2c:	f008 fae4 	bl	8008ff8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
 8000a30:	2104      	movs	r1, #4
 8000a32:	4802      	ldr	r0, [pc, #8]	@ (8000a3c <dshot_start_pwm+0x28>)
 8000a34:	f008 fae0 	bl	8008ff8 <HAL_TIM_PWM_Start>
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2400059c 	.word	0x2400059c
 8000a40:	240004b8 	.word	0x240004b8

08000a44 <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b087      	sub	sp, #28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	72fb      	strb	r3, [r7, #11]

	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 8000a52:	88fb      	ldrh	r3, [r7, #6]
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	b21a      	sxth	r2, r3
 8000a58:	7afb      	ldrb	r3, [r7, #11]
 8000a5a:	b21b      	sxth	r3, r3
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	b21b      	sxth	r3, r3
 8000a60:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 8000a66:	893b      	ldrh	r3, [r7, #8]
 8000a68:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < 3; i++)
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	e009      	b.n	8000a84 <dshot_prepare_packet+0x40>
	{
        csum ^=  csum_data; // xor data by nibbles
 8000a70:	697a      	ldr	r2, [r7, #20]
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	4053      	eors	r3, r2
 8000a76:	617b      	str	r3, [r7, #20]
        csum_data >>= 4;
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	091b      	lsrs	r3, r3, #4
 8000a7c:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < 3; i++)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	3301      	adds	r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	ddf2      	ble.n	8000a70 <dshot_prepare_packet+0x2c>
	}

	csum &= 0xf;
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	f003 030f 	and.w	r3, r3, #15
 8000a90:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000a92:	893b      	ldrh	r3, [r7, #8]
 8000a94:	011b      	lsls	r3, r3, #4
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	813b      	strh	r3, [r7, #8]

	return packet;
 8000aa0:	893b      	ldrh	r3, [r7, #8]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	371c      	adds	r7, #28
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr

08000aae <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b084      	sub	sp, #16
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
 8000ab6:	460b      	mov	r3, r1
 8000ab8:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8000aba:	887b      	ldrh	r3, [r7, #2]
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ffc1 	bl	8000a44 <dshot_prepare_packet>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	81fb      	strh	r3, [r7, #14]

	for(int i = 0; i < 16; i++)
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	e011      	b.n	8000af0 <dshot_prepare_dmabuffer+0x42>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8000acc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	da01      	bge.n	8000ad8 <dshot_prepare_dmabuffer+0x2a>
 8000ad4:	220e      	movs	r2, #14
 8000ad6:	e000      	b.n	8000ada <dshot_prepare_dmabuffer+0x2c>
 8000ad8:	2207      	movs	r2, #7
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	6879      	ldr	r1, [r7, #4]
 8000ae0:	440b      	add	r3, r1
 8000ae2:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 8000ae4:	89fb      	ldrh	r3, [r7, #14]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 16; i++)
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	3301      	adds	r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	2b0f      	cmp	r3, #15
 8000af4:	ddea      	ble.n	8000acc <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3340      	adds	r3, #64	@ 0x40
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	3344      	adds	r3, #68	@ 0x44
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_value)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0]);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	881b      	ldrh	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480e      	ldr	r0, [pc, #56]	@ (8000b58 <dshot_prepare_dmabuffer_all+0x48>)
 8000b20:	f7ff ffc5 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3302      	adds	r3, #2
 8000b28:	881b      	ldrh	r3, [r3, #0]
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	@ (8000b5c <dshot_prepare_dmabuffer_all+0x4c>)
 8000b2e:	f7ff ffbe 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2]);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	3304      	adds	r3, #4
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4809      	ldr	r0, [pc, #36]	@ (8000b60 <dshot_prepare_dmabuffer_all+0x50>)
 8000b3c:	f7ff ffb7 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3306      	adds	r3, #6
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4806      	ldr	r0, [pc, #24]	@ (8000b64 <dshot_prepare_dmabuffer_all+0x54>)
 8000b4a:	f7ff ffb0 	bl	8000aae <dshot_prepare_dmabuffer>
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	24000318 	.word	0x24000318
 8000b5c:	24000360 	.word	0x24000360
 8000b60:	240003a8 	.word	0x240003a8
 8000b64:	240003f0 	.word	0x240003f0

08000b68 <dshot_dma_start>:

static void dshot_dma_start()
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8000b6c:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000b6e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000b70:	4914      	ldr	r1, [pc, #80]	@ (8000bc4 <dshot_dma_start+0x5c>)
 8000b72:	4b13      	ldr	r3, [pc, #76]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	3340      	adds	r3, #64	@ 0x40
 8000b78:	461a      	mov	r2, r3
 8000b7a:	2312      	movs	r3, #18
 8000b7c:	f001 fffc 	bl	8002b78 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b82:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000b84:	4911      	ldr	r1, [pc, #68]	@ (8000bcc <dshot_dma_start+0x64>)
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	333c      	adds	r3, #60	@ 0x3c
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	2312      	movs	r3, #18
 8000b90:	f001 fff2 	bl	8002b78 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM->Instance->CCR1, DSHOT_DMA_BUFFER_SIZE);
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b96:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000b98:	490d      	ldr	r1, [pc, #52]	@ (8000bd0 <dshot_dma_start+0x68>)
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3334      	adds	r3, #52	@ 0x34
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	2312      	movs	r3, #18
 8000ba4:	f001 ffe8 	bl	8002b78 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
 8000ba8:	4b05      	ldr	r3, [pc, #20]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000baa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000bac:	4909      	ldr	r1, [pc, #36]	@ (8000bd4 <dshot_dma_start+0x6c>)
 8000bae:	4b04      	ldr	r3, [pc, #16]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	3338      	adds	r3, #56	@ 0x38
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	2312      	movs	r3, #18
 8000bb8:	f001 ffde 	bl	8002b78 <HAL_DMA_Start_IT>
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	2400059c 	.word	0x2400059c
 8000bc4:	24000318 	.word	0x24000318
 8000bc8:	240004b8 	.word	0x240004b8
 8000bcc:	24000360 	.word	0x24000360
 8000bd0:	240003a8 	.word	0x240003a8
 8000bd4:	240003f0 	.word	0x240003f0

08000bd8 <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC4);
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	68da      	ldr	r2, [r3, #12]
 8000be2:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000bea:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
 8000bec:	4b0f      	ldr	r3, [pc, #60]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	68da      	ldr	r2, [r3, #12]
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000bfa:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC1);
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	68da      	ldr	r2, [r3, #12]
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000c0a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, TIM_DMA_CC2);
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	68da      	ldr	r2, [r3, #12]
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000c1a:	60da      	str	r2, [r3, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	2400059c 	.word	0x2400059c
 8000c2c:	240004b8 	.word	0x240004b8

08000c30 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	4b48      	ldr	r3, [pc, #288]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4c:	4a46      	ldr	r2, [pc, #280]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c56:	4b44      	ldr	r3, [pc, #272]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b40      	ldr	r3, [pc, #256]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a3f      	ldr	r2, [pc, #252]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b3c      	ldr	r3, [pc, #240]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c82:	4b39      	ldr	r3, [pc, #228]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c88:	4a37      	ldr	r2, [pc, #220]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c8a:	f043 0302 	orr.w	r3, r3, #2
 8000c8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c92:	4b35      	ldr	r3, [pc, #212]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ca0:	4b31      	ldr	r3, [pc, #196]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca6:	4a30      	ldr	r2, [pc, #192]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000ca8:	f043 0308 	orr.w	r3, r3, #8
 8000cac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb6:	f003 0308 	and.w	r3, r3, #8
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc4:	4a28      	ldr	r2, [pc, #160]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cce:	4b26      	ldr	r3, [pc, #152]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	603b      	str	r3, [r7, #0]
 8000cda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000cdc:	2332      	movs	r3, #50	@ 0x32
 8000cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cec:	230b      	movs	r3, #11
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	481d      	ldr	r0, [pc, #116]	@ (8000d6c <MX_GPIO_Init+0x13c>)
 8000cf8:	f003 fd2a 	bl	8004750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cfc:	2380      	movs	r3, #128	@ 0x80
 8000cfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d00:	2302      	movs	r3, #2
 8000d02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d0c:	230b      	movs	r3, #11
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	4619      	mov	r1, r3
 8000d16:	4816      	ldr	r0, [pc, #88]	@ (8000d70 <MX_GPIO_Init+0x140>)
 8000d18:	f003 fd1a 	bl	8004750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d2e:	230b      	movs	r3, #11
 8000d30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4619      	mov	r1, r3
 8000d38:	480e      	ldr	r0, [pc, #56]	@ (8000d74 <MX_GPIO_Init+0x144>)
 8000d3a:	f003 fd09 	bl	8004750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d3e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d50:	230b      	movs	r3, #11
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <MX_GPIO_Init+0x148>)
 8000d5c:	f003 fcf8 	bl	8004750 <HAL_GPIO_Init>

}
 8000d60:	bf00      	nop
 8000d62:	3728      	adds	r7, #40	@ 0x28
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	58024400 	.word	0x58024400
 8000d6c:	58020800 	.word	0x58020800
 8000d70:	58020000 	.word	0x58020000
 8000d74:	58020400 	.word	0x58020400
 8000d78:	58021800 	.word	0x58021800

08000d7c <HAL_TIM_IC_CaptureCallback>:
		}
		xfr_ptr->sts_4to7 = 0; // M4 to M7 buffer is empty
	}
	return buffer; // return the buffer (pointer)
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	contador = __HAL_TIM_GET_COUNTER(&htim4);
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <HAL_TIM_IC_CaptureCallback+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d8a:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <HAL_TIM_IC_CaptureCallback+0x24>)
 8000d8c:	6013      	str	r3, [r2, #0]
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	24000550 	.word	0x24000550
 8000da0:	24000448 	.word	0x24000448

08000da4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08e      	sub	sp, #56	@ 0x38
 8000da8:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000daa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dae:	637b      	str	r3, [r7, #52]	@ 0x34
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000db0:	bf00      	nop
 8000db2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f30 <main+0x18c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d004      	beq.n	8000dc8 <main+0x24>
 8000dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dc0:	1e5a      	subs	r2, r3, #1
 8000dc2:	637a      	str	r2, [r7, #52]	@ 0x34
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	dcf4      	bgt.n	8000db2 <main+0xe>
  if ( timeout < 0 )
 8000dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	da01      	bge.n	8000dd2 <main+0x2e>
  {
  Error_Handler();
 8000dce:	f000 f941 	bl	8001054 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd2:	f001 f98f 	bl	80020f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd6:	f000 f8bd 	bl	8000f54 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000dda:	4b55      	ldr	r3, [pc, #340]	@ (8000f30 <main+0x18c>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	4a53      	ldr	r2, [pc, #332]	@ (8000f30 <main+0x18c>)
 8000de2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dea:	4b51      	ldr	r3, [pc, #324]	@ (8000f30 <main+0x18c>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f003 fe8d 	bl	8004b18 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000dfe:	2100      	movs	r1, #0
 8000e00:	2000      	movs	r0, #0
 8000e02:	f003 fea3 	bl	8004b4c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e0a:	637b      	str	r3, [r7, #52]	@ 0x34
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000e0c:	bf00      	nop
 8000e0e:	4b48      	ldr	r3, [pc, #288]	@ (8000f30 <main+0x18c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d104      	bne.n	8000e24 <main+0x80>
 8000e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e1c:	1e5a      	subs	r2, r3, #1
 8000e1e:	637a      	str	r2, [r7, #52]	@ 0x34
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dcf4      	bgt.n	8000e0e <main+0x6a>
if ( timeout < 0 )
 8000e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	da01      	bge.n	8000e2e <main+0x8a>
{
Error_Handler();
 8000e2a:	f000 f913 	bl	8001054 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f7ff feff 	bl	8000c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e32:	f7ff fcbb 	bl	80007ac <MX_DMA_Init>
  MX_TIM2_Init();
 8000e36:	f000 fc0b 	bl	8001650 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000e3a:	f000 fd11 	bl	8001860 <MX_TIM5_Init>
  MX_TIM3_Init();
 8000e3e:	f000 fc6b 	bl	8001718 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e42:	f000 fcb7 	bl	80017b4 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8000e46:	f00d ff21 	bl	800ec8c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  int count = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000e4e:	213c      	movs	r1, #60	@ 0x3c
 8000e50:	4838      	ldr	r0, [pc, #224]	@ (8000f34 <main+0x190>)
 8000e52:	f008 fa85 	bl	8009360 <HAL_TIM_Encoder_Start_IT>
	uint8_t * xfr_data; // pointer to transfer data


	//initialize inter-core status pointers
	xfr_ptr->sts_4to7 = 0;
 8000e56:	4b38      	ldr	r3, [pc, #224]	@ (8000f38 <main+0x194>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
	xfr_ptr->sts_7to4 = 0;
 8000e5c:	4b36      	ldr	r3, [pc, #216]	@ (8000f38 <main+0x194>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	705a      	strb	r2, [r3, #1]
	extern uint16_t uM[4];

	dshot_init(DSHOT150);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f7ff fcda 	bl	800081c <dshot_init>
	  if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000e68:	4834      	ldr	r0, [pc, #208]	@ (8000f3c <main+0x198>)
 8000e6a:	f007 fff5 	bl	8008e58 <HAL_TIM_Base_Start_IT>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <main+0xd4>
	    {
	      /* Starting Error */
	      Error_Handler();
 8000e74:	f000 f8ee 	bl	8001054 <Error_Handler>
	    }
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000e78:	2000      	movs	r0, #0
 8000e7a:	f000 ff57 	bl	8001d2c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f000 ff54 	bl	8001d2c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000e84:	2002      	movs	r0, #2
 8000e86:	f000 ff51 	bl	8001d2c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f000 ffc3 	bl	8001e18 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000e92:	4b2b      	ldr	r3, [pc, #172]	@ (8000f40 <main+0x19c>)
 8000e94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e98:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000e9a:	4b29      	ldr	r3, [pc, #164]	@ (8000f40 <main+0x19c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000ea0:	4b27      	ldr	r3, [pc, #156]	@ (8000f40 <main+0x19c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000ea6:	4b26      	ldr	r3, [pc, #152]	@ (8000f40 <main+0x19c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000eac:	4b24      	ldr	r3, [pc, #144]	@ (8000f40 <main+0x19c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000eb2:	4923      	ldr	r1, [pc, #140]	@ (8000f40 <main+0x19c>)
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	f001 f83f 	bl	8001f38 <BSP_COM_Init>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <main+0x120>
  {
    Error_Handler();
 8000ec0:	f000 f8c8 	bl	8001054 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char message[40]={'\0'};
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60bb      	str	r3, [r7, #8]
 8000ec8:	f107 030c 	add.w	r3, r7, #12
 8000ecc:	2224      	movs	r2, #36	@ 0x24
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f00f f986 	bl	80101e2 <memset>
	  	  for(int n=0;n<4;n++){
	  		  motores[n] = (Mensagem[n]*2048)/255;

	  	  }
	  	  */
	  	  motores[0]=0;
 8000ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f44 <main+0x1a0>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	801a      	strh	r2, [r3, #0]
	  	  if(count<5000){
 8000edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ede:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	dc03      	bgt.n	8000eee <main+0x14a>
	  	  dshot_write(motores);
 8000ee6:	4817      	ldr	r0, [pc, #92]	@ (8000f44 <main+0x1a0>)
 8000ee8:	f7ff fca9 	bl	800083e <dshot_write>
 8000eec:	e007      	b.n	8000efe <main+0x15a>
	  	  }
	  	  else if(count>=5000){
 8000eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ef0:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	dd02      	ble.n	8000efe <main+0x15a>
	  		dshot_write(uM);
 8000ef8:	4813      	ldr	r0, [pc, #76]	@ (8000f48 <main+0x1a4>)
 8000efa:	f7ff fca0 	bl	800083e <dshot_write>
	  	  }
	  	  count++;
 8000efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f00:	3301      	adds	r3, #1
 8000f02:	633b      	str	r3, [r7, #48]	@ 0x30

	  	  sprintf(message, "velocidade : %f \n \r",velocidade);
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <main+0x1a8>)
 8000f06:	edd3 7a00 	vldr	s15, [r3]
 8000f0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f0e:	f107 0008 	add.w	r0, r7, #8
 8000f12:	ec53 2b17 	vmov	r2, r3, d7
 8000f16:	490e      	ldr	r1, [pc, #56]	@ (8000f50 <main+0x1ac>)
 8000f18:	f00f f900 	bl	801011c <siprintf>
	  	  CDC_Transmit_FS(message,sizeof(message));
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	2128      	movs	r1, #40	@ 0x28
 8000f22:	4618      	mov	r0, r3
 8000f24:	f00d ff72 	bl	800ee0c <CDC_Transmit_FS>
	  	  HAL_Delay(1);
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f001 f975 	bl	8002218 <HAL_Delay>
  {
 8000f2e:	e7d2      	b.n	8000ed6 <main+0x132>
 8000f30:	58024400 	.word	0x58024400
 8000f34:	24000550 	.word	0x24000550
 8000f38:	38001000 	.word	0x38001000
 8000f3c:	24000504 	.word	0x24000504
 8000f40:	24000438 	.word	0x24000438
 8000f44:	24000450 	.word	0x24000450
 8000f48:	24000490 	.word	0x24000490
 8000f4c:	2400044c 	.word	0x2400044c
 8000f50:	08012428 	.word	0x08012428

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b09c      	sub	sp, #112	@ 0x70
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f5e:	224c      	movs	r2, #76	@ 0x4c
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f00f f93d 	bl	80101e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	2220      	movs	r2, #32
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f00f f937 	bl	80101e2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000f74:	2004      	movs	r0, #4
 8000f76:	f005 f89b 	bl	80060b0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	603b      	str	r3, [r7, #0]
 8000f7e:	4b33      	ldr	r3, [pc, #204]	@ (800104c <SystemClock_Config+0xf8>)
 8000f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f82:	4a32      	ldr	r2, [pc, #200]	@ (800104c <SystemClock_Config+0xf8>)
 8000f84:	f023 0301 	bic.w	r3, r3, #1
 8000f88:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000f8a:	4b30      	ldr	r3, [pc, #192]	@ (800104c <SystemClock_Config+0xf8>)
 8000f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	603b      	str	r3, [r7, #0]
 8000f94:	4b2e      	ldr	r3, [pc, #184]	@ (8001050 <SystemClock_Config+0xfc>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8001050 <SystemClock_Config+0xfc>)
 8000f9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fa2:	6193      	str	r3, [r2, #24]
 8000fa4:	4b2a      	ldr	r3, [pc, #168]	@ (8001050 <SystemClock_Config+0xfc>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fac:	603b      	str	r3, [r7, #0]
 8000fae:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000fb0:	bf00      	nop
 8000fb2:	4b27      	ldr	r3, [pc, #156]	@ (8001050 <SystemClock_Config+0xfc>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fbe:	d1f8      	bne.n	8000fb2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000fc0:	2322      	movs	r3, #34	@ 0x22
 8000fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc8:	2340      	movs	r3, #64	@ 0x40
 8000fca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fd8:	2304      	movs	r3, #4
 8000fda:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 8000fdc:	2319      	movs	r3, #25
 8000fde:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000fe4:	2305      	movs	r3, #5
 8000fe6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000fec:	230c      	movs	r3, #12
 8000fee:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f005 f8c1 	bl	8006184 <HAL_RCC_OscConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001008:	f000 f824 	bl	8001054 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100c:	233f      	movs	r3, #63	@ 0x3f
 800100e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001010:	2303      	movs	r3, #3
 8001012:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001018:	2300      	movs	r3, #0
 800101a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800101c:	2340      	movs	r3, #64	@ 0x40
 800101e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001020:	2340      	movs	r3, #64	@ 0x40
 8001022:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001024:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001028:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800102a:	2340      	movs	r3, #64	@ 0x40
 800102c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2104      	movs	r1, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f005 fd00 	bl	8006a38 <HAL_RCC_ClockConfig>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800103e:	f000 f809 	bl	8001054 <Error_Handler>
  }
}
 8001042:	bf00      	nop
 8001044:	3770      	adds	r7, #112	@ 0x70
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	58000400 	.word	0x58000400
 8001050:	58024800 	.word	0x58024800

08001054 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001058:	b672      	cpsid	i
}
 800105a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800105c:	bf00      	nop
 800105e:	e7fd      	b.n	800105c <Error_Handler+0x8>

08001060 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001066:	4b0a      	ldr	r3, [pc, #40]	@ (8001090 <HAL_MspInit+0x30>)
 8001068:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800106c:	4a08      	ldr	r2, [pc, #32]	@ (8001090 <HAL_MspInit+0x30>)
 800106e:	f043 0302 	orr.w	r3, r3, #2
 8001072:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001076:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_MspInit+0x30>)
 8001078:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	58024400 	.word	0x58024400

08001094 <Controle>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Controle(){
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	@ 0x28
 8001098:	af00      	add	r7, sp, #0
	float error[4];
	float deltaU[4];

	for(uint8_t n=0;n<4;n++){
 800109a:	2300      	movs	r3, #0
 800109c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80010a0:	e0cd      	b.n	800123e <Controle+0x1aa>
		error[n] =ref[n] -  speed[n];
 80010a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010a6:	4a9f      	ldr	r2, [pc, #636]	@ (8001324 <Controle+0x290>)
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4413      	add	r3, r2
 80010ac:	ed93 7a00 	vldr	s14, [r3]
 80010b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010b4:	4a9c      	ldr	r2, [pc, #624]	@ (8001328 <Controle+0x294>)
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	4413      	add	r3, r2
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	3328      	adds	r3, #40	@ 0x28
 80010ca:	443b      	add	r3, r7
 80010cc:	3b14      	subs	r3, #20
 80010ce:	edc3 7a00 	vstr	s15, [r3]
		deltaU[n] = Kc*(error[n]- preverror[n]) + error[n]*Ki -Kd*(speed[n]-2*prevspeed[n] + prevspeed2[n]);
 80010d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	3328      	adds	r3, #40	@ 0x28
 80010da:	443b      	add	r3, r7
 80010dc:	3b14      	subs	r3, #20
 80010de:	ed93 7a00 	vldr	s14, [r3]
 80010e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010e6:	4a91      	ldr	r2, [pc, #580]	@ (800132c <Controle+0x298>)
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	edd3 7a00 	vldr	s15, [r3]
 80010f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010f4:	4b8e      	ldr	r3, [pc, #568]	@ (8001330 <Controle+0x29c>)
 80010f6:	edd3 7a00 	vldr	s15, [r3]
 80010fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	3328      	adds	r3, #40	@ 0x28
 8001106:	443b      	add	r3, r7
 8001108:	3b14      	subs	r3, #20
 800110a:	edd3 6a00 	vldr	s13, [r3]
 800110e:	4b89      	ldr	r3, [pc, #548]	@ (8001334 <Controle+0x2a0>)
 8001110:	edd3 7a00 	vldr	s15, [r3]
 8001114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001118:	ee37 7a27 	vadd.f32	s14, s14, s15
 800111c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001120:	4a81      	ldr	r2, [pc, #516]	@ (8001328 <Controle+0x294>)
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4413      	add	r3, r2
 8001126:	edd3 6a00 	vldr	s13, [r3]
 800112a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800112e:	4a82      	ldr	r2, [pc, #520]	@ (8001338 <Controle+0x2a4>)
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	4413      	add	r3, r2
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800113c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001140:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001144:	4a7d      	ldr	r2, [pc, #500]	@ (800133c <Controle+0x2a8>)
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001152:	4b7b      	ldr	r3, [pc, #492]	@ (8001340 <Controle+0x2ac>)
 8001154:	edd3 7a00 	vldr	s15, [r3]
 8001158:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800115c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001160:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	3328      	adds	r3, #40	@ 0x28
 8001168:	443b      	add	r3, r7
 800116a:	3b24      	subs	r3, #36	@ 0x24
 800116c:	edc3 7a00 	vstr	s15, [r3]
		deltaU[n] = floor(deltaU[n]);
 8001170:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	3328      	adds	r3, #40	@ 0x28
 8001178:	443b      	add	r3, r7
 800117a:	3b24      	subs	r3, #36	@ 0x24
 800117c:	edd3 7a00 	vldr	s15, [r3]
 8001180:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001184:	eeb0 0b47 	vmov.f64	d0, d7
 8001188:	f011 f8ca 	bl	8012320 <floor>
 800118c:	eeb0 7b40 	vmov.f64	d7, d0
 8001190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001194:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	3328      	adds	r3, #40	@ 0x28
 800119c:	443b      	add	r3, r7
 800119e:	3b24      	subs	r3, #36	@ 0x24
 80011a0:	edc3 7a00 	vstr	s15, [r3]
		uM[n] = uM[n] = deltaU[n];
 80011a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	3328      	adds	r3, #40	@ 0x28
 80011ac:	443b      	add	r3, r7
 80011ae:	3b24      	subs	r3, #36	@ 0x24
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011bc:	ee17 2a90 	vmov	r2, s15
 80011c0:	b291      	uxth	r1, r2
 80011c2:	4a60      	ldr	r2, [pc, #384]	@ (8001344 <Controle+0x2b0>)
 80011c4:	4608      	mov	r0, r1
 80011c6:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
 80011ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011ce:	4a5d      	ldr	r2, [pc, #372]	@ (8001344 <Controle+0x2b0>)
 80011d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		//saturador
		if(uM[n]>1024){
 80011d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011d8:	4a5a      	ldr	r2, [pc, #360]	@ (8001344 <Controle+0x2b0>)
 80011da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011e4:	d907      	bls.n	80011f6 <Controle+0x162>
			uM[n]= 1024;
 80011e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011ea:	4a56      	ldr	r2, [pc, #344]	@ (8001344 <Controle+0x2b0>)
 80011ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80011f4:	e004      	b.n	8001200 <Controle+0x16c>
		} else if(uM[n]<0){
 80011f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011fa:	4a52      	ldr	r2, [pc, #328]	@ (8001344 <Controle+0x2b0>)
 80011fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
			uM[n]=0;
		}
		if(ref[n] < 0){
 8001200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001204:	4a47      	ldr	r2, [pc, #284]	@ (8001324 <Controle+0x290>)
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	edd3 7a00 	vldr	s15, [r3]
 800120e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001216:	d50d      	bpl.n	8001234 <Controle+0x1a0>
			uM[n]= uM[n]+1024;
 8001218:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800121c:	4a49      	ldr	r2, [pc, #292]	@ (8001344 <Controle+0x2b0>)
 800121e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001222:	b29a      	uxth	r2, r3
 8001224:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001228:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800122c:	b291      	uxth	r1, r2
 800122e:	4a45      	ldr	r2, [pc, #276]	@ (8001344 <Controle+0x2b0>)
 8001230:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t n=0;n<4;n++){
 8001234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001238:	3301      	adds	r3, #1
 800123a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800123e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001242:	2b03      	cmp	r3, #3
 8001244:	f67f af2d 	bls.w	80010a2 <Controle+0xe>
		}

	}

	cont = cont +1;
 8001248:	4b3f      	ldr	r3, [pc, #252]	@ (8001348 <Controle+0x2b4>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	3301      	adds	r3, #1
 800124e:	b2da      	uxtb	r2, r3
 8001250:	4b3d      	ldr	r3, [pc, #244]	@ (8001348 <Controle+0x2b4>)
 8001252:	701a      	strb	r2, [r3, #0]
	if(cont == 1){
 8001254:	4b3c      	ldr	r3, [pc, #240]	@ (8001348 <Controle+0x2b4>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d126      	bne.n	80012aa <Controle+0x216>
		for(uint8_t n=0;n<4;n++){
 800125c:	2300      	movs	r3, #0
 800125e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001262:	e01d      	b.n	80012a0 <Controle+0x20c>
			prevspeed[n] = speed[n];
 8001264:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001268:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800126c:	492e      	ldr	r1, [pc, #184]	@ (8001328 <Controle+0x294>)
 800126e:	0092      	lsls	r2, r2, #2
 8001270:	440a      	add	r2, r1
 8001272:	6812      	ldr	r2, [r2, #0]
 8001274:	4930      	ldr	r1, [pc, #192]	@ (8001338 <Controle+0x2a4>)
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	440b      	add	r3, r1
 800127a:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 800127c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001280:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001284:	0092      	lsls	r2, r2, #2
 8001286:	3228      	adds	r2, #40	@ 0x28
 8001288:	443a      	add	r2, r7
 800128a:	3a14      	subs	r2, #20
 800128c:	6812      	ldr	r2, [r2, #0]
 800128e:	4927      	ldr	r1, [pc, #156]	@ (800132c <Controle+0x298>)
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	440b      	add	r3, r1
 8001294:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 8001296:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800129a:	3301      	adds	r3, #1
 800129c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80012a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80012a4:	2b03      	cmp	r3, #3
 80012a6:	d9dd      	bls.n	8001264 <Controle+0x1d0>
			prevspeed[n] = speed[n];
			preverror[n] = error[n];
		}
		cont = 1;
	}
}
 80012a8:	e038      	b.n	800131c <Controle+0x288>
	} else if(cont ==2){
 80012aa:	4b27      	ldr	r3, [pc, #156]	@ (8001348 <Controle+0x2b4>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d134      	bne.n	800131c <Controle+0x288>
		for(uint8_t n=0;n<4;n++){
 80012b2:	2300      	movs	r3, #0
 80012b4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80012b8:	e029      	b.n	800130e <Controle+0x27a>
			prevspeed2[n] = prevspeed[n];
 80012ba:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80012be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80012c2:	491d      	ldr	r1, [pc, #116]	@ (8001338 <Controle+0x2a4>)
 80012c4:	0092      	lsls	r2, r2, #2
 80012c6:	440a      	add	r2, r1
 80012c8:	6812      	ldr	r2, [r2, #0]
 80012ca:	491c      	ldr	r1, [pc, #112]	@ (800133c <Controle+0x2a8>)
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	440b      	add	r3, r1
 80012d0:	601a      	str	r2, [r3, #0]
			prevspeed[n] = speed[n];
 80012d2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80012d6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80012da:	4913      	ldr	r1, [pc, #76]	@ (8001328 <Controle+0x294>)
 80012dc:	0092      	lsls	r2, r2, #2
 80012de:	440a      	add	r2, r1
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	4915      	ldr	r1, [pc, #84]	@ (8001338 <Controle+0x2a4>)
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	440b      	add	r3, r1
 80012e8:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 80012ea:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80012ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80012f2:	0092      	lsls	r2, r2, #2
 80012f4:	3228      	adds	r2, #40	@ 0x28
 80012f6:	443a      	add	r2, r7
 80012f8:	3a14      	subs	r2, #20
 80012fa:	6812      	ldr	r2, [r2, #0]
 80012fc:	490b      	ldr	r1, [pc, #44]	@ (800132c <Controle+0x298>)
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	440b      	add	r3, r1
 8001302:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 8001304:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001308:	3301      	adds	r3, #1
 800130a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800130e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001312:	2b03      	cmp	r3, #3
 8001314:	d9d1      	bls.n	80012ba <Controle+0x226>
		cont = 1;
 8001316:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <Controle+0x2b4>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
}
 800131c:	bf00      	nop
 800131e:	3728      	adds	r7, #40	@ 0x28
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	24000008 	.word	0x24000008
 8001328:	240004a4 	.word	0x240004a4
 800132c:	24000480 	.word	0x24000480
 8001330:	24000018 	.word	0x24000018
 8001334:	24000458 	.word	0x24000458
 8001338:	24000460 	.word	0x24000460
 800133c:	24000470 	.word	0x24000470
 8001340:	2400045c 	.word	0x2400045c
 8001344:	24000490 	.word	0x24000490
 8001348:	24000498 	.word	0x24000498

0800134c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <NMI_Handler+0x4>

08001354 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <HardFault_Handler+0x4>

0800135c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <MemManage_Handler+0x4>

08001364 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <BusFault_Handler+0x4>

0800136c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <UsageFault_Handler+0x4>

08001374 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013a2:	f000 ff19 	bl	80021d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 80013b0:	4802      	ldr	r0, [pc, #8]	@ (80013bc <DMA1_Stream1_IRQHandler+0x10>)
 80013b2:	f001 fe4b 	bl	800304c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	24000660 	.word	0x24000660

080013c0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 80013c4:	4802      	ldr	r0, [pc, #8]	@ (80013d0 <DMA1_Stream3_IRQHandler+0x10>)
 80013c6:	f001 fe41 	bl	800304c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	24000750 	.word	0x24000750

080013d4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <DMA1_Stream4_IRQHandler+0x10>)
 80013da:	f001 fe37 	bl	800304c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	240006d8 	.word	0x240006d8

080013e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <DMA1_Stream5_IRQHandler+0x10>)
 80013ee:	f001 fe2d 	bl	800304c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	240005e8 	.word	0x240005e8
 80013fc:	00000000 	.word	0x00000000

08001400 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001404:	481e      	ldr	r0, [pc, #120]	@ (8001480 <TIM3_IRQHandler+0x80>)
 8001406:	f008 f859 	bl	80094bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  Enc_1 = TIM4->CNT;
 800140a:	4b1e      	ldr	r3, [pc, #120]	@ (8001484 <TIM3_IRQHandler+0x84>)
 800140c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800140e:	4a1e      	ldr	r2, [pc, #120]	@ (8001488 <TIM3_IRQHandler+0x88>)
 8001410:	6013      	str	r3, [r2, #0]
  TIM4->CNT = 0;
 8001412:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <TIM3_IRQHandler+0x84>)
 8001414:	2200      	movs	r2, #0
 8001416:	625a      	str	r2, [r3, #36]	@ 0x24
  vel_1 = Enc_1;
 8001418:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <TIM3_IRQHandler+0x88>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	461a      	mov	r2, r3
 800141e:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <TIM3_IRQHandler+0x8c>)
 8001420:	601a      	str	r2, [r3, #0]
  if(vel_1>60000){
 8001422:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <TIM3_IRQHandler+0x8c>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800142a:	4293      	cmp	r3, r2
 800142c:	dd05      	ble.n	800143a <TIM3_IRQHandler+0x3a>
		  vel_1 = vel_1 - 65356;
 800142e:	4b17      	ldr	r3, [pc, #92]	@ (800148c <TIM3_IRQHandler+0x8c>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <TIM3_IRQHandler+0x90>)
 8001434:	4413      	add	r3, r2
 8001436:	4a15      	ldr	r2, [pc, #84]	@ (800148c <TIM3_IRQHandler+0x8c>)
 8001438:	6013      	str	r3, [r2, #0]
  }
  speed[0] = vel_1/(81.92);
 800143a:	4b14      	ldr	r3, [pc, #80]	@ (800148c <TIM3_IRQHandler+0x8c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	ee07 3a90 	vmov	s15, r3
 8001442:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001446:	ed9f 5b0c 	vldr	d5, [pc, #48]	@ 8001478 <TIM3_IRQHandler+0x78>
 800144a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800144e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <TIM3_IRQHandler+0x94>)
 8001454:	edc3 7a00 	vstr	s15, [r3]
  velocidade = speed[0];
 8001458:	4b0e      	ldr	r3, [pc, #56]	@ (8001494 <TIM3_IRQHandler+0x94>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a0e      	ldr	r2, [pc, #56]	@ (8001498 <TIM3_IRQHandler+0x98>)
 800145e:	6013      	str	r3, [r2, #0]
  Controle();
 8001460:	f7ff fe18 	bl	8001094 <Controle>

  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 8001464:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001468:	480c      	ldr	r0, [pc, #48]	@ (800149c <TIM3_IRQHandler+0x9c>)
 800146a:	f003 fb3a 	bl	8004ae2 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	f3af 8000 	nop.w
 8001478:	47ae147b 	.word	0x47ae147b
 800147c:	40547ae1 	.word	0x40547ae1
 8001480:	24000504 	.word	0x24000504
 8001484:	40000800 	.word	0x40000800
 8001488:	2400049c 	.word	0x2400049c
 800148c:	240004a0 	.word	0x240004a0
 8001490:	ffff00b4 	.word	0xffff00b4
 8001494:	240004a4 	.word	0x240004a4
 8001498:	2400044c 	.word	0x2400044c
 800149c:	58020400 	.word	0x58020400

080014a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80014a4:	2000      	movs	r0, #0
 80014a6:	f000 fd29 	bl	8001efc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80014b4:	4802      	ldr	r0, [pc, #8]	@ (80014c0 <OTG_FS_IRQHandler+0x10>)
 80014b6:	f003 fc9e 	bl	8004df6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	24001d4c 	.word	0x24001d4c

080014c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return 1;
 80014c8:	2301      	movs	r3, #1
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <_kill>:

int _kill(int pid, int sig)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014de:	f00e fed3 	bl	8010288 <__errno>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2216      	movs	r2, #22
 80014e6:	601a      	str	r2, [r3, #0]
  return -1;
 80014e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <_exit>:

void _exit (int status)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ffe7 	bl	80014d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001506:	bf00      	nop
 8001508:	e7fd      	b.n	8001506 <_exit+0x12>

0800150a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b086      	sub	sp, #24
 800150e:	af00      	add	r7, sp, #0
 8001510:	60f8      	str	r0, [r7, #12]
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e00a      	b.n	8001532 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800151c:	f3af 8000 	nop.w
 8001520:	4601      	mov	r1, r0
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	60ba      	str	r2, [r7, #8]
 8001528:	b2ca      	uxtb	r2, r1
 800152a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	3301      	adds	r3, #1
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	429a      	cmp	r2, r3
 8001538:	dbf0      	blt.n	800151c <_read+0x12>
  }

  return len;
 800153a:	687b      	ldr	r3, [r7, #4]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	e009      	b.n	800156a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	1c5a      	adds	r2, r3, #1
 800155a:	60ba      	str	r2, [r7, #8]
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f000 fd4c 	bl	8001ffc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	3301      	adds	r3, #1
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	429a      	cmp	r2, r3
 8001570:	dbf1      	blt.n	8001556 <_write+0x12>
  }
  return len;
 8001572:	687b      	ldr	r3, [r7, #4]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <_close>:

int _close(int file)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001588:	4618      	mov	r0, r3
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015a4:	605a      	str	r2, [r3, #4]
  return 0;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <_isatty>:

int _isatty(int file)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015bc:	2301      	movs	r3, #1
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b085      	sub	sp, #20
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	60f8      	str	r0, [r7, #12]
 80015d2:	60b9      	str	r1, [r7, #8]
 80015d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015ec:	4a14      	ldr	r2, [pc, #80]	@ (8001640 <_sbrk+0x5c>)
 80015ee:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <_sbrk+0x60>)
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f8:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d102      	bne.n	8001606 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <_sbrk+0x64>)
 8001602:	4a12      	ldr	r2, [pc, #72]	@ (800164c <_sbrk+0x68>)
 8001604:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001606:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <_sbrk+0x64>)
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	429a      	cmp	r2, r3
 8001612:	d207      	bcs.n	8001624 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001614:	f00e fe38 	bl	8010288 <__errno>
 8001618:	4603      	mov	r3, r0
 800161a:	220c      	movs	r2, #12
 800161c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	e009      	b.n	8001638 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001624:	4b08      	ldr	r3, [pc, #32]	@ (8001648 <_sbrk+0x64>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800162a:	4b07      	ldr	r3, [pc, #28]	@ (8001648 <_sbrk+0x64>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	4a05      	ldr	r2, [pc, #20]	@ (8001648 <_sbrk+0x64>)
 8001634:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001636:	68fb      	ldr	r3, [r7, #12]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3718      	adds	r7, #24
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	24080000 	.word	0x24080000
 8001644:	00000400 	.word	0x00000400
 8001648:	240004b4 	.word	0x240004b4
 800164c:	240025a0 	.word	0x240025a0

08001650 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch2;
DMA_HandleTypeDef hdma_tim5_ch4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	@ 0x28
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001656:	f107 031c 	add.w	r3, r7, #28
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001662:	463b      	mov	r3, r7
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
 8001670:	615a      	str	r2, [r3, #20]
 8001672:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001674:	4b27      	ldr	r3, [pc, #156]	@ (8001714 <MX_TIM2_Init+0xc4>)
 8001676:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800167a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800167c:	4b25      	ldr	r3, [pc, #148]	@ (8001714 <MX_TIM2_Init+0xc4>)
 800167e:	2200      	movs	r2, #0
 8001680:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001682:	4b24      	ldr	r3, [pc, #144]	@ (8001714 <MX_TIM2_Init+0xc4>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001688:	4b22      	ldr	r3, [pc, #136]	@ (8001714 <MX_TIM2_Init+0xc4>)
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800168e:	4b21      	ldr	r3, [pc, #132]	@ (8001714 <MX_TIM2_Init+0xc4>)
 8001690:	2200      	movs	r2, #0
 8001692:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001694:	4b1f      	ldr	r3, [pc, #124]	@ (8001714 <MX_TIM2_Init+0xc4>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800169a:	481e      	ldr	r0, [pc, #120]	@ (8001714 <MX_TIM2_Init+0xc4>)
 800169c:	f007 fc54 	bl	8008f48 <HAL_TIM_PWM_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80016a6:	f7ff fcd5 	bl	8001054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016aa:	2300      	movs	r3, #0
 80016ac:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016b2:	f107 031c 	add.w	r3, r7, #28
 80016b6:	4619      	mov	r1, r3
 80016b8:	4816      	ldr	r0, [pc, #88]	@ (8001714 <MX_TIM2_Init+0xc4>)
 80016ba:	f008 fe7b 	bl	800a3b4 <HAL_TIMEx_MasterConfigSynchronization>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80016c4:	f7ff fcc6 	bl	8001054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016c8:	2360      	movs	r3, #96	@ 0x60
 80016ca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016d8:	463b      	mov	r3, r7
 80016da:	2200      	movs	r2, #0
 80016dc:	4619      	mov	r1, r3
 80016de:	480d      	ldr	r0, [pc, #52]	@ (8001714 <MX_TIM2_Init+0xc4>)
 80016e0:	f007 fff4 	bl	80096cc <HAL_TIM_PWM_ConfigChannel>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80016ea:	f7ff fcb3 	bl	8001054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	2208      	movs	r2, #8
 80016f2:	4619      	mov	r1, r3
 80016f4:	4807      	ldr	r0, [pc, #28]	@ (8001714 <MX_TIM2_Init+0xc4>)
 80016f6:	f007 ffe9 	bl	80096cc <HAL_TIM_PWM_ConfigChannel>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001700:	f7ff fca8 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001704:	4803      	ldr	r0, [pc, #12]	@ (8001714 <MX_TIM2_Init+0xc4>)
 8001706:	f000 fa87 	bl	8001c18 <HAL_TIM_MspPostInit>

}
 800170a:	bf00      	nop
 800170c:	3728      	adds	r7, #40	@ 0x28
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	240004b8 	.word	0x240004b8

08001718 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171e:	f107 0310 	add.w	r3, r7, #16
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001736:	4b1d      	ldr	r3, [pc, #116]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001738:	4a1d      	ldr	r2, [pc, #116]	@ (80017b0 <MX_TIM3_Init+0x98>)
 800173a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 800173c:	4b1b      	ldr	r3, [pc, #108]	@ (80017ac <MX_TIM3_Init+0x94>)
 800173e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001742:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b19      	ldr	r3, [pc, #100]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800174a:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <MX_TIM3_Init+0x94>)
 800174c:	2263      	movs	r2, #99	@ 0x63
 800174e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001750:	4b16      	ldr	r3, [pc, #88]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800175c:	4813      	ldr	r0, [pc, #76]	@ (80017ac <MX_TIM3_Init+0x94>)
 800175e:	f007 fb23 	bl	8008da8 <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001768:	f7ff fc74 	bl	8001054 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001770:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001772:	f107 0310 	add.w	r3, r7, #16
 8001776:	4619      	mov	r1, r3
 8001778:	480c      	ldr	r0, [pc, #48]	@ (80017ac <MX_TIM3_Init+0x94>)
 800177a:	f008 f8bb 	bl	80098f4 <HAL_TIM_ConfigClockSource>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001784:	f7ff fc66 	bl	8001054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001788:	2300      	movs	r3, #0
 800178a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001796:	f008 fe0d 	bl	800a3b4 <HAL_TIMEx_MasterConfigSynchronization>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80017a0:	f7ff fc58 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3720      	adds	r7, #32
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	24000504 	.word	0x24000504
 80017b0:	40000400 	.word	0x40000400

080017b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08c      	sub	sp, #48	@ 0x30
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017ba:	f107 030c 	add.w	r3, r7, #12
 80017be:	2224      	movs	r2, #36	@ 0x24
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f00e fd0d 	bl	80101e2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c8:	463b      	mov	r3, r7
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80017d2:	4b21      	ldr	r3, [pc, #132]	@ (8001858 <MX_TIM4_Init+0xa4>)
 80017d4:	4a21      	ldr	r2, [pc, #132]	@ (800185c <MX_TIM4_Init+0xa8>)
 80017d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80017d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001858 <MX_TIM4_Init+0xa4>)
 80017da:	2200      	movs	r2, #0
 80017dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017de:	4b1e      	ldr	r3, [pc, #120]	@ (8001858 <MX_TIM4_Init+0xa4>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80017e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <MX_TIM4_Init+0xa4>)
 80017e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <MX_TIM4_Init+0xa4>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f2:	4b19      	ldr	r3, [pc, #100]	@ (8001858 <MX_TIM4_Init+0xa4>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017f8:	2303      	movs	r3, #3
 80017fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80017fc:	2302      	movs	r3, #2
 80017fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001800:	2301      	movs	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800180c:	2302      	movs	r3, #2
 800180e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001810:	2301      	movs	r3, #1
 8001812:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001814:	2300      	movs	r3, #0
 8001816:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800181c:	f107 030c 	add.w	r3, r7, #12
 8001820:	4619      	mov	r1, r3
 8001822:	480d      	ldr	r0, [pc, #52]	@ (8001858 <MX_TIM4_Init+0xa4>)
 8001824:	f007 fcf6 	bl	8009214 <HAL_TIM_Encoder_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800182e:	f7ff fc11 	bl	8001054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001836:	2300      	movs	r3, #0
 8001838:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800183a:	463b      	mov	r3, r7
 800183c:	4619      	mov	r1, r3
 800183e:	4806      	ldr	r0, [pc, #24]	@ (8001858 <MX_TIM4_Init+0xa4>)
 8001840:	f008 fdb8 	bl	800a3b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800184a:	f7ff fc03 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	3730      	adds	r7, #48	@ 0x30
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	24000550 	.word	0x24000550
 800185c:	40000800 	.word	0x40000800

08001860 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	@ 0x28
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001866:	f107 031c 	add.w	r3, r7, #28
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001872:	463b      	mov	r3, r7
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
 8001880:	615a      	str	r2, [r3, #20]
 8001882:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001884:	4b26      	ldr	r3, [pc, #152]	@ (8001920 <MX_TIM5_Init+0xc0>)
 8001886:	4a27      	ldr	r2, [pc, #156]	@ (8001924 <MX_TIM5_Init+0xc4>)
 8001888:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800188a:	4b25      	ldr	r3, [pc, #148]	@ (8001920 <MX_TIM5_Init+0xc0>)
 800188c:	2200      	movs	r2, #0
 800188e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001890:	4b23      	ldr	r3, [pc, #140]	@ (8001920 <MX_TIM5_Init+0xc0>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8001896:	4b22      	ldr	r3, [pc, #136]	@ (8001920 <MX_TIM5_Init+0xc0>)
 8001898:	2200      	movs	r2, #0
 800189a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800189c:	4b20      	ldr	r3, [pc, #128]	@ (8001920 <MX_TIM5_Init+0xc0>)
 800189e:	2200      	movs	r2, #0
 80018a0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001920 <MX_TIM5_Init+0xc0>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80018a8:	481d      	ldr	r0, [pc, #116]	@ (8001920 <MX_TIM5_Init+0xc0>)
 80018aa:	f007 fb4d 	bl	8008f48 <HAL_TIM_PWM_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80018b4:	f7ff fbce 	bl	8001054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80018c0:	f107 031c 	add.w	r3, r7, #28
 80018c4:	4619      	mov	r1, r3
 80018c6:	4816      	ldr	r0, [pc, #88]	@ (8001920 <MX_TIM5_Init+0xc0>)
 80018c8:	f008 fd74 	bl	800a3b4 <HAL_TIMEx_MasterConfigSynchronization>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80018d2:	f7ff fbbf 	bl	8001054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018d6:	2360      	movs	r3, #96	@ 0x60
 80018d8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018e6:	463b      	mov	r3, r7
 80018e8:	2204      	movs	r2, #4
 80018ea:	4619      	mov	r1, r3
 80018ec:	480c      	ldr	r0, [pc, #48]	@ (8001920 <MX_TIM5_Init+0xc0>)
 80018ee:	f007 feed 	bl	80096cc <HAL_TIM_PWM_ConfigChannel>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80018f8:	f7ff fbac 	bl	8001054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80018fc:	463b      	mov	r3, r7
 80018fe:	220c      	movs	r2, #12
 8001900:	4619      	mov	r1, r3
 8001902:	4807      	ldr	r0, [pc, #28]	@ (8001920 <MX_TIM5_Init+0xc0>)
 8001904:	f007 fee2 	bl	80096cc <HAL_TIM_PWM_ConfigChannel>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800190e:	f7ff fba1 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001912:	4803      	ldr	r0, [pc, #12]	@ (8001920 <MX_TIM5_Init+0xc0>)
 8001914:	f000 f980 	bl	8001c18 <HAL_TIM_MspPostInit>

}
 8001918:	bf00      	nop
 800191a:	3728      	adds	r7, #40	@ 0x28
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	2400059c 	.word	0x2400059c
 8001924:	40000c00 	.word	0x40000c00

08001928 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001938:	d16f      	bne.n	8001a1a <HAL_TIM_PWM_MspInit+0xf2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800193a:	4b74      	ldr	r3, [pc, #464]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x1e4>)
 800193c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001940:	4a72      	ldr	r2, [pc, #456]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x1e4>)
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800194a:	4b70      	ldr	r3, [pc, #448]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x1e4>)
 800194c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8001958:	4b6d      	ldr	r3, [pc, #436]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 800195a:	4a6e      	ldr	r2, [pc, #440]	@ (8001b14 <HAL_TIM_PWM_MspInit+0x1ec>)
 800195c:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 800195e:	4b6c      	ldr	r3, [pc, #432]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001960:	2212      	movs	r2, #18
 8001962:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001964:	4b6a      	ldr	r3, [pc, #424]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001966:	2240      	movs	r2, #64	@ 0x40
 8001968:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800196a:	4b69      	ldr	r3, [pc, #420]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 800196c:	2200      	movs	r2, #0
 800196e:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001970:	4b67      	ldr	r3, [pc, #412]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001972:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001976:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001978:	4b65      	ldr	r3, [pc, #404]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 800197a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800197e:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001980:	4b63      	ldr	r3, [pc, #396]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001982:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001986:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001988:	4b61      	ldr	r3, [pc, #388]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800198e:	4b60      	ldr	r3, [pc, #384]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001990:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001994:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001996:	4b5e      	ldr	r3, [pc, #376]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001998:	2200      	movs	r2, #0
 800199a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800199c:	485c      	ldr	r0, [pc, #368]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 800199e:	f000 fd8f 	bl	80024c0 <HAL_DMA_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <HAL_TIM_PWM_MspInit+0x84>
    {
      Error_Handler();
 80019a8:	f7ff fb54 	bl	8001054 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a58      	ldr	r2, [pc, #352]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 80019b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80019b2:	4a57      	ldr	r2, [pc, #348]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x1e8>)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 80019b8:	4b57      	ldr	r3, [pc, #348]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019ba:	4a58      	ldr	r2, [pc, #352]	@ (8001b1c <HAL_TIM_PWM_MspInit+0x1f4>)
 80019bc:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 80019be:	4b56      	ldr	r3, [pc, #344]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019c0:	2214      	movs	r2, #20
 80019c2:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019c4:	4b54      	ldr	r3, [pc, #336]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019c6:	2240      	movs	r2, #64	@ 0x40
 80019c8:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ca:	4b53      	ldr	r3, [pc, #332]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80019d0:	4b51      	ldr	r3, [pc, #324]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d6:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019d8:	4b4f      	ldr	r3, [pc, #316]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019de:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019e0:	4b4d      	ldr	r3, [pc, #308]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019e6:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 80019e8:	4b4b      	ldr	r3, [pc, #300]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 80019ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80019f4:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019f6:	4b48      	ldr	r3, [pc, #288]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 80019fc:	4846      	ldr	r0, [pc, #280]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 80019fe:	f000 fd5f 	bl	80024c0 <HAL_DMA_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <HAL_TIM_PWM_MspInit+0xe4>
    {
      Error_Handler();
 8001a08:	f7ff fb24 	bl	8001054 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a42      	ldr	r2, [pc, #264]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001a10:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a12:	4a41      	ldr	r2, [pc, #260]	@ (8001b18 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001a18:	e073      	b.n	8001b02 <HAL_TIM_PWM_MspInit+0x1da>
  else if(tim_pwmHandle->Instance==TIM5)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a40      	ldr	r2, [pc, #256]	@ (8001b20 <HAL_TIM_PWM_MspInit+0x1f8>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d16e      	bne.n	8001b02 <HAL_TIM_PWM_MspInit+0x1da>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001a24:	4b39      	ldr	r3, [pc, #228]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x1e4>)
 8001a26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a2a:	4a38      	ldr	r2, [pc, #224]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x1e4>)
 8001a2c:	f043 0308 	orr.w	r3, r3, #8
 8001a30:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a34:	4b35      	ldr	r3, [pc, #212]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x1e4>)
 8001a36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 8001a42:	4b38      	ldr	r3, [pc, #224]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a44:	4a38      	ldr	r2, [pc, #224]	@ (8001b28 <HAL_TIM_PWM_MspInit+0x200>)
 8001a46:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Request = DMA_REQUEST_TIM5_CH2;
 8001a48:	4b36      	ldr	r3, [pc, #216]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a4a:	2238      	movs	r2, #56	@ 0x38
 8001a4c:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a4e:	4b35      	ldr	r3, [pc, #212]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a50:	2240      	movs	r2, #64	@ 0x40
 8001a52:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a54:	4b33      	ldr	r3, [pc, #204]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001a5a:	4b32      	ldr	r3, [pc, #200]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a60:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a62:	4b30      	ldr	r3, [pc, #192]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a64:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a68:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a6c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a70:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 8001a72:	4b2c      	ldr	r3, [pc, #176]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8001a78:	4b2a      	ldr	r3, [pc, #168]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a7e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a80:	4b28      	ldr	r3, [pc, #160]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 8001a86:	4827      	ldr	r0, [pc, #156]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a88:	f000 fd1a 	bl	80024c0 <HAL_DMA_Init>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <HAL_TIM_PWM_MspInit+0x16e>
      Error_Handler();
 8001a92:	f7ff fadf 	bl	8001054 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a22      	ldr	r2, [pc, #136]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a9a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a9c:	4a21      	ldr	r2, [pc, #132]	@ (8001b24 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4.Instance = DMA1_Stream3;
 8001aa2:	4b22      	ldr	r3, [pc, #136]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001aa4:	4a22      	ldr	r2, [pc, #136]	@ (8001b30 <HAL_TIM_PWM_MspInit+0x208>)
 8001aa6:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 8001aa8:	4b20      	ldr	r3, [pc, #128]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001aaa:	223a      	movs	r2, #58	@ 0x3a
 8001aac:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001aae:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001ab0:	2240      	movs	r2, #64	@ 0x40
 8001ab2:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001aba:	4b1c      	ldr	r3, [pc, #112]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001abc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ac0:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001ac4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ac8:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001aca:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001acc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ad0:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8001ad2:	4b16      	ldr	r3, [pc, #88]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001ada:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ade:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ae0:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 8001ae6:	4811      	ldr	r0, [pc, #68]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001ae8:	f000 fcea 	bl	80024c0 <HAL_DMA_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_TIM_PWM_MspInit+0x1ce>
      Error_Handler();
 8001af2:	f7ff faaf 	bl	8001054 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a0c      	ldr	r2, [pc, #48]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001afa:	631a      	str	r2, [r3, #48]	@ 0x30
 8001afc:	4a0b      	ldr	r2, [pc, #44]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x204>)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	58024400 	.word	0x58024400
 8001b10:	240005e8 	.word	0x240005e8
 8001b14:	40020088 	.word	0x40020088
 8001b18:	24000660 	.word	0x24000660
 8001b1c:	40020028 	.word	0x40020028
 8001b20:	40000c00 	.word	0x40000c00
 8001b24:	240006d8 	.word	0x240006d8
 8001b28:	40020070 	.word	0x40020070
 8001b2c:	24000750 	.word	0x24000750
 8001b30:	40020058 	.word	0x40020058

08001b34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a0e      	ldr	r2, [pc, #56]	@ (8001b7c <HAL_TIM_Base_MspInit+0x48>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d116      	bne.n	8001b74 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <HAL_TIM_Base_MspInit+0x4c>)
 8001b48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001b80 <HAL_TIM_Base_MspInit+0x4c>)
 8001b4e:	f043 0302 	orr.w	r3, r3, #2
 8001b52:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_TIM_Base_MspInit+0x4c>)
 8001b58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b64:	2200      	movs	r2, #0
 8001b66:	2100      	movs	r1, #0
 8001b68:	201d      	movs	r0, #29
 8001b6a:	f000 fc60 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b6e:	201d      	movs	r0, #29
 8001b70:	f000 fc77 	bl	8002462 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40000400 	.word	0x40000400
 8001b80:	58024400 	.word	0x58024400

08001b84 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	@ 0x28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8001c0c <HAL_TIM_Encoder_MspInit+0x88>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d12e      	bne.n	8001c04 <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001ba8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bac:	4a18      	ldr	r2, [pc, #96]	@ (8001c10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001bae:	f043 0304 	orr.w	r3, r3, #4
 8001bb2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001bb6:	4b16      	ldr	r3, [pc, #88]	@ (8001c10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001bb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bc4:	4b12      	ldr	r3, [pc, #72]	@ (8001c10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bca:	4a11      	ldr	r2, [pc, #68]	@ (8001c10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001bcc:	f043 0308 	orr.w	r3, r3, #8
 8001bd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bda:	f003 0308 	and.w	r3, r3, #8
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001be2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4805      	ldr	r0, [pc, #20]	@ (8001c14 <HAL_TIM_Encoder_MspInit+0x90>)
 8001c00:	f002 fda6 	bl	8004750 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	@ 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40000800 	.word	0x40000800
 8001c10:	58024400 	.word	0x58024400
 8001c14:	58020c00 	.word	0x58020c00

08001c18 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08a      	sub	sp, #40	@ 0x28
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c20:	f107 0314 	add.w	r3, r7, #20
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c38:	d11f      	bne.n	8001c7a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	4b24      	ldr	r3, [pc, #144]	@ (8001ccc <HAL_TIM_MspPostInit+0xb4>)
 8001c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c40:	4a22      	ldr	r2, [pc, #136]	@ (8001ccc <HAL_TIM_MspPostInit+0xb4>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c4a:	4b20      	ldr	r3, [pc, #128]	@ (8001ccc <HAL_TIM_MspPostInit+0xb4>)
 8001c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001c58:	2305      	movs	r3, #5
 8001c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c64:	2300      	movs	r3, #0
 8001c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	4619      	mov	r1, r3
 8001c72:	4817      	ldr	r0, [pc, #92]	@ (8001cd0 <HAL_TIM_MspPostInit+0xb8>)
 8001c74:	f002 fd6c 	bl	8004750 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001c78:	e023      	b.n	8001cc2 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a15      	ldr	r2, [pc, #84]	@ (8001cd4 <HAL_TIM_MspPostInit+0xbc>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d11e      	bne.n	8001cc2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c84:	4b11      	ldr	r3, [pc, #68]	@ (8001ccc <HAL_TIM_MspPostInit+0xb4>)
 8001c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c8a:	4a10      	ldr	r2, [pc, #64]	@ (8001ccc <HAL_TIM_MspPostInit+0xb4>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c94:	4b0d      	ldr	r3, [pc, #52]	@ (8001ccc <HAL_TIM_MspPostInit+0xb4>)
 8001c96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001ca2:	230a      	movs	r3, #10
 8001ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4804      	ldr	r0, [pc, #16]	@ (8001cd0 <HAL_TIM_MspPostInit+0xb8>)
 8001cbe:	f002 fd47 	bl	8004750 <HAL_GPIO_Init>
}
 8001cc2:	bf00      	nop
 8001cc4:	3728      	adds	r7, #40	@ 0x28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	58024400 	.word	0x58024400
 8001cd0:	58020000 	.word	0x58020000
 8001cd4:	40000c00 	.word	0x40000c00

08001cd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001cd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d10 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001cdc:	f7fe fcd0 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce0:	480c      	ldr	r0, [pc, #48]	@ (8001d14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ce2:	490d      	ldr	r1, [pc, #52]	@ (8001d18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8001d1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ce6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce8:	e002      	b.n	8001cf0 <LoopCopyDataInit>

08001cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cee:	3304      	adds	r3, #4

08001cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf4:	d3f9      	bcc.n	8001cea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cf8:	4c0a      	ldr	r4, [pc, #40]	@ (8001d24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cfc:	e001      	b.n	8001d02 <LoopFillZerobss>

08001cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d00:	3204      	adds	r2, #4

08001d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d04:	d3fb      	bcc.n	8001cfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d06:	f00e fac5 	bl	8010294 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d0a:	f7ff f84b 	bl	8000da4 <main>
  bx  lr
 8001d0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d10:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001d14:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001d18:	240002fc 	.word	0x240002fc
  ldr r2, =_sidata
 8001d1c:	08012848 	.word	0x08012848
  ldr r2, =_sbss
 8001d20:	240002fc 	.word	0x240002fc
  ldr r4, =_ebss
 8001d24:	2400259c 	.word	0x2400259c

08001d28 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d28:	e7fe      	b.n	8001d28 <ADC3_IRQHandler>
	...

08001d2c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08c      	sub	sp, #48	@ 0x30
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d009      	beq.n	8001d54 <BSP_LED_Init+0x28>
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d006      	beq.n	8001d54 <BSP_LED_Init+0x28>
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d003      	beq.n	8001d54 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001d4c:	f06f 0301 	mvn.w	r3, #1
 8001d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d52:	e055      	b.n	8001e00 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10f      	bne.n	8001d7a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001d5a:	4b2c      	ldr	r3, [pc, #176]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d60:	4a2a      	ldr	r2, [pc, #168]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001d62:	f043 0302 	orr.w	r3, r3, #2
 8001d66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d6a:	4b28      	ldr	r3, [pc, #160]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	e021      	b.n	8001dbe <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d10f      	bne.n	8001da0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001d80:	4b22      	ldr	r3, [pc, #136]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d86:	4a21      	ldr	r2, [pc, #132]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001d88:	f043 0310 	orr.w	r3, r3, #16
 8001d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d90:	4b1e      	ldr	r3, [pc, #120]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	e00e      	b.n	8001dbe <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001da0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001da2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001da6:	4a19      	ldr	r2, [pc, #100]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001db0:	4b16      	ldr	r3, [pc, #88]	@ (8001e0c <BSP_LED_Init+0xe0>)
 8001db2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	4a13      	ldr	r2, [pc, #76]	@ (8001e10 <BSP_LED_Init+0xe4>)
 8001dc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001dc6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8001e14 <BSP_LED_Init+0xe8>)
 8001dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ddc:	f107 0218 	add.w	r2, r7, #24
 8001de0:	4611      	mov	r1, r2
 8001de2:	4618      	mov	r0, r3
 8001de4:	f002 fcb4 	bl	8004750 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <BSP_LED_Init+0xe8>)
 8001dec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	4a07      	ldr	r2, [pc, #28]	@ (8001e10 <BSP_LED_Init+0xe4>)
 8001df4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	f002 fe58 	bl	8004ab0 <HAL_GPIO_WritePin>
  }

  return ret;
 8001e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3730      	adds	r7, #48	@ 0x30
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	58024400 	.word	0x58024400
 8001e10:	08012494 	.word	0x08012494
 8001e14:	24000020 	.word	0x24000020

08001e18 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b088      	sub	sp, #32
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	460a      	mov	r2, r1
 8001e22:	71fb      	strb	r3, [r7, #7]
 8001e24:	4613      	mov	r3, r2
 8001e26:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001e28:	4b2e      	ldr	r3, [pc, #184]	@ (8001ee4 <BSP_PB_Init+0xcc>)
 8001e2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001ee4 <BSP_PB_Init+0xcc>)
 8001e30:	f043 0304 	orr.w	r3, r3, #4
 8001e34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e38:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee4 <BSP_PB_Init+0xcc>)
 8001e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e3e:	f003 0304 	and.w	r3, r3, #4
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001e46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e4a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e50:	2302      	movs	r3, #2
 8001e52:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001e54:	79bb      	ldrb	r3, [r7, #6]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10c      	bne.n	8001e74 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	4a21      	ldr	r2, [pc, #132]	@ (8001ee8 <BSP_PB_Init+0xd0>)
 8001e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e66:	f107 020c 	add.w	r2, r7, #12
 8001e6a:	4611      	mov	r1, r2
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f002 fc6f 	bl	8004750 <HAL_GPIO_Init>
 8001e72:	e031      	b.n	8001ed8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001e74:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e78:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ee8 <BSP_PB_Init+0xd0>)
 8001e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e82:	f107 020c 	add.w	r2, r7, #12
 8001e86:	4611      	mov	r1, r2
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f002 fc61 	bl	8004750 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	00db      	lsls	r3, r3, #3
 8001e92:	4a16      	ldr	r2, [pc, #88]	@ (8001eec <BSP_PB_Init+0xd4>)
 8001e94:	441a      	add	r2, r3
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	4915      	ldr	r1, [pc, #84]	@ (8001ef0 <BSP_PB_Init+0xd8>)
 8001e9a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	f002 fc04 	bl	80046ae <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	4a10      	ldr	r2, [pc, #64]	@ (8001eec <BSP_PB_Init+0xd4>)
 8001eac:	1898      	adds	r0, r3, r2
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <BSP_PB_Init+0xdc>)
 8001eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	2100      	movs	r1, #0
 8001eba:	f002 fbd9 	bl	8004670 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001ebe:	2028      	movs	r0, #40	@ 0x28
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef8 <BSP_PB_Init+0xe0>)
 8001ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	4619      	mov	r1, r3
 8001ecc:	f000 faaf 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001ed0:	2328      	movs	r3, #40	@ 0x28
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f000 fac5 	bl	8002462 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3720      	adds	r7, #32
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	58024400 	.word	0x58024400
 8001ee8:	2400002c 	.word	0x2400002c
 8001eec:	240007c8 	.word	0x240007c8
 8001ef0:	0801249c 	.word	0x0801249c
 8001ef4:	24000030 	.word	0x24000030
 8001ef8:	24000034 	.word	0x24000034

08001efc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	00db      	lsls	r3, r3, #3
 8001f0a:	4a04      	ldr	r2, [pc, #16]	@ (8001f1c <BSP_PB_IRQHandler+0x20>)
 8001f0c:	4413      	add	r3, r2
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f002 fbe2 	bl	80046d8 <HAL_EXTI_IRQHandler>
}
 8001f14:	bf00      	nop
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	240007c8 	.word	0x240007c8

08001f20 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
	...

08001f38 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	6039      	str	r1, [r7, #0]
 8001f42:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001f4e:	f06f 0301 	mvn.w	r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	e018      	b.n	8001f88 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	2294      	movs	r2, #148	@ 0x94
 8001f5a:	fb02 f303 	mul.w	r3, r2, r3
 8001f5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001f94 <BSP_COM_Init+0x5c>)
 8001f60:	4413      	add	r3, r2
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 f86e 	bl	8002044 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	2294      	movs	r2, #148	@ 0x94
 8001f6c:	fb02 f303 	mul.w	r3, r2, r3
 8001f70:	4a08      	ldr	r2, [pc, #32]	@ (8001f94 <BSP_COM_Init+0x5c>)
 8001f72:	4413      	add	r3, r2
 8001f74:	6839      	ldr	r1, [r7, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 f80e 	bl	8001f98 <MX_USART3_Init>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d002      	beq.n	8001f88 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001f82:	f06f 0303 	mvn.w	r3, #3
 8001f86:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001f88:	68fb      	ldr	r3, [r7, #12]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	240007d0 	.word	0x240007d0

08001f98 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001fa2:	4b15      	ldr	r3, [pc, #84]	@ (8001ff8 <MX_USART3_Init+0x60>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	220c      	movs	r2, #12
 8001fb6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	895b      	ldrh	r3, [r3, #10]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	891b      	ldrh	r3, [r3, #8]
 8001fce:	461a      	mov	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	899b      	ldrh	r3, [r3, #12]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001fe4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f008 fa90 	bl	800a50c <HAL_UART_Init>
 8001fec:	4603      	mov	r3, r0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	2400001c 	.word	0x2400001c

08001ffc <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002004:	4b09      	ldr	r3, [pc, #36]	@ (800202c <__io_putchar+0x30>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	461a      	mov	r2, r3
 800200a:	2394      	movs	r3, #148	@ 0x94
 800200c:	fb02 f303 	mul.w	r3, r2, r3
 8002010:	4a07      	ldr	r2, [pc, #28]	@ (8002030 <__io_putchar+0x34>)
 8002012:	1898      	adds	r0, r3, r2
 8002014:	1d39      	adds	r1, r7, #4
 8002016:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800201a:	2201      	movs	r2, #1
 800201c:	f008 fad0 	bl	800a5c0 <HAL_UART_Transmit>
  return ch;
 8002020:	687b      	ldr	r3, [r7, #4]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	24000864 	.word	0x24000864
 8002030:	240007d0 	.word	0x240007d0

08002034 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002038:	2000      	movs	r0, #0
 800203a:	f7ff ff71 	bl	8001f20 <BSP_PB_Callback>
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	@ 0x28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800204c:	4b27      	ldr	r3, [pc, #156]	@ (80020ec <COM1_MspInit+0xa8>)
 800204e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002052:	4a26      	ldr	r2, [pc, #152]	@ (80020ec <COM1_MspInit+0xa8>)
 8002054:	f043 0308 	orr.w	r3, r3, #8
 8002058:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800205c:	4b23      	ldr	r3, [pc, #140]	@ (80020ec <COM1_MspInit+0xa8>)
 800205e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800206a:	4b20      	ldr	r3, [pc, #128]	@ (80020ec <COM1_MspInit+0xa8>)
 800206c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002070:	4a1e      	ldr	r2, [pc, #120]	@ (80020ec <COM1_MspInit+0xa8>)
 8002072:	f043 0308 	orr.w	r3, r3, #8
 8002076:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800207a:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <COM1_MspInit+0xa8>)
 800207c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002088:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <COM1_MspInit+0xa8>)
 800208a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800208e:	4a17      	ldr	r2, [pc, #92]	@ (80020ec <COM1_MspInit+0xa8>)
 8002090:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002094:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002098:	4b14      	ldr	r3, [pc, #80]	@ (80020ec <COM1_MspInit+0xa8>)
 800209a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800209e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80020a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020aa:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80020b0:	2302      	movs	r3, #2
 80020b2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80020b4:	2301      	movs	r3, #1
 80020b6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80020b8:	2307      	movs	r3, #7
 80020ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4619      	mov	r1, r3
 80020c2:	480b      	ldr	r0, [pc, #44]	@ (80020f0 <COM1_MspInit+0xac>)
 80020c4:	f002 fb44 	bl	8004750 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80020c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020cc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80020d2:	2307      	movs	r3, #7
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80020d6:	f107 0314 	add.w	r3, r7, #20
 80020da:	4619      	mov	r1, r3
 80020dc:	4804      	ldr	r0, [pc, #16]	@ (80020f0 <COM1_MspInit+0xac>)
 80020de:	f002 fb37 	bl	8004750 <HAL_GPIO_Init>
}
 80020e2:	bf00      	nop
 80020e4:	3728      	adds	r7, #40	@ 0x28
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	58024400 	.word	0x58024400
 80020f0:	58020c00 	.word	0x58020c00

080020f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020fa:	2003      	movs	r0, #3
 80020fc:	f000 f98c 	bl	8002418 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002100:	f004 fe50 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8002104:	4602      	mov	r2, r0
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <HAL_Init+0x68>)
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	0a1b      	lsrs	r3, r3, #8
 800210c:	f003 030f 	and.w	r3, r3, #15
 8002110:	4913      	ldr	r1, [pc, #76]	@ (8002160 <HAL_Init+0x6c>)
 8002112:	5ccb      	ldrb	r3, [r1, r3]
 8002114:	f003 031f 	and.w	r3, r3, #31
 8002118:	fa22 f303 	lsr.w	r3, r2, r3
 800211c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800211e:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <HAL_Init+0x68>)
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	f003 030f 	and.w	r3, r3, #15
 8002126:	4a0e      	ldr	r2, [pc, #56]	@ (8002160 <HAL_Init+0x6c>)
 8002128:	5cd3      	ldrb	r3, [r2, r3]
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	fa22 f303 	lsr.w	r3, r2, r3
 8002134:	4a0b      	ldr	r2, [pc, #44]	@ (8002164 <HAL_Init+0x70>)
 8002136:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002138:	4a0b      	ldr	r2, [pc, #44]	@ (8002168 <HAL_Init+0x74>)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800213e:	2000      	movs	r0, #0
 8002140:	f000 f814 	bl	800216c <HAL_InitTick>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e002      	b.n	8002154 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800214e:	f7fe ff87 	bl	8001060 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	58024400 	.word	0x58024400
 8002160:	08012484 	.word	0x08012484
 8002164:	24000004 	.word	0x24000004
 8002168:	24000000 	.word	0x24000000

0800216c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002174:	4b15      	ldr	r3, [pc, #84]	@ (80021cc <HAL_InitTick+0x60>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e021      	b.n	80021c4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <HAL_InitTick+0x64>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <HAL_InitTick+0x60>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	4619      	mov	r1, r3
 800218a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800218e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002192:	fbb2 f3f3 	udiv	r3, r2, r3
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f971 	bl	800247e <HAL_SYSTICK_Config>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e00e      	b.n	80021c4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b0f      	cmp	r3, #15
 80021aa:	d80a      	bhi.n	80021c2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ac:	2200      	movs	r2, #0
 80021ae:	6879      	ldr	r1, [r7, #4]
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295
 80021b4:	f000 f93b 	bl	800242e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021b8:	4a06      	ldr	r2, [pc, #24]	@ (80021d4 <HAL_InitTick+0x68>)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	e000      	b.n	80021c4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	2400003c 	.word	0x2400003c
 80021d0:	24000000 	.word	0x24000000
 80021d4:	24000038 	.word	0x24000038

080021d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021dc:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <HAL_IncTick+0x20>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	461a      	mov	r2, r3
 80021e2:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_IncTick+0x24>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4413      	add	r3, r2
 80021e8:	4a04      	ldr	r2, [pc, #16]	@ (80021fc <HAL_IncTick+0x24>)
 80021ea:	6013      	str	r3, [r2, #0]
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	2400003c 	.word	0x2400003c
 80021fc:	24000868 	.word	0x24000868

08002200 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  return uwTick;
 8002204:	4b03      	ldr	r3, [pc, #12]	@ (8002214 <HAL_GetTick+0x14>)
 8002206:	681b      	ldr	r3, [r3, #0]
}
 8002208:	4618      	mov	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	24000868 	.word	0x24000868

08002218 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002220:	f7ff ffee 	bl	8002200 <HAL_GetTick>
 8002224:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002230:	d005      	beq.n	800223e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002232:	4b0a      	ldr	r3, [pc, #40]	@ (800225c <HAL_Delay+0x44>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	4413      	add	r3, r2
 800223c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800223e:	bf00      	nop
 8002240:	f7ff ffde 	bl	8002200 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	429a      	cmp	r2, r3
 800224e:	d8f7      	bhi.n	8002240 <HAL_Delay+0x28>
  {
  }
}
 8002250:	bf00      	nop
 8002252:	bf00      	nop
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	2400003c 	.word	0x2400003c

08002260 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002264:	4b03      	ldr	r3, [pc, #12]	@ (8002274 <HAL_GetREVID+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	0c1b      	lsrs	r3, r3, #16
}
 800226a:	4618      	mov	r0, r3
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	5c001000 	.word	0x5c001000

08002278 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002288:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <__NVIC_SetPriorityGrouping+0x40>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002294:	4013      	ands	r3, r2
 8002296:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80022a0:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <__NVIC_SetPriorityGrouping+0x44>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022a6:	4a04      	ldr	r2, [pc, #16]	@ (80022b8 <__NVIC_SetPriorityGrouping+0x40>)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	60d3      	str	r3, [r2, #12]
}
 80022ac:	bf00      	nop
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	e000ed00 	.word	0xe000ed00
 80022bc:	05fa0000 	.word	0x05fa0000

080022c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c4:	4b04      	ldr	r3, [pc, #16]	@ (80022d8 <__NVIC_GetPriorityGrouping+0x18>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	0a1b      	lsrs	r3, r3, #8
 80022ca:	f003 0307 	and.w	r3, r3, #7
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	e000ed00 	.word	0xe000ed00

080022dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80022e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	db0b      	blt.n	8002306 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	f003 021f 	and.w	r2, r3, #31
 80022f4:	4907      	ldr	r1, [pc, #28]	@ (8002314 <__NVIC_EnableIRQ+0x38>)
 80022f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022fa:	095b      	lsrs	r3, r3, #5
 80022fc:	2001      	movs	r0, #1
 80022fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000e100 	.word	0xe000e100

08002318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	6039      	str	r1, [r7, #0]
 8002322:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002324:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002328:	2b00      	cmp	r3, #0
 800232a:	db0a      	blt.n	8002342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	b2da      	uxtb	r2, r3
 8002330:	490c      	ldr	r1, [pc, #48]	@ (8002364 <__NVIC_SetPriority+0x4c>)
 8002332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002336:	0112      	lsls	r2, r2, #4
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	440b      	add	r3, r1
 800233c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002340:	e00a      	b.n	8002358 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4908      	ldr	r1, [pc, #32]	@ (8002368 <__NVIC_SetPriority+0x50>)
 8002348:	88fb      	ldrh	r3, [r7, #6]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	3b04      	subs	r3, #4
 8002350:	0112      	lsls	r2, r2, #4
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	440b      	add	r3, r1
 8002356:	761a      	strb	r2, [r3, #24]
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	e000e100 	.word	0xe000e100
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800236c:	b480      	push	{r7}
 800236e:	b089      	sub	sp, #36	@ 0x24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f1c3 0307 	rsb	r3, r3, #7
 8002386:	2b04      	cmp	r3, #4
 8002388:	bf28      	it	cs
 800238a:	2304      	movcs	r3, #4
 800238c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	3304      	adds	r3, #4
 8002392:	2b06      	cmp	r3, #6
 8002394:	d902      	bls.n	800239c <NVIC_EncodePriority+0x30>
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3b03      	subs	r3, #3
 800239a:	e000      	b.n	800239e <NVIC_EncodePriority+0x32>
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a0:	f04f 32ff 	mov.w	r2, #4294967295
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43da      	mvns	r2, r3
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	401a      	ands	r2, r3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b4:	f04f 31ff 	mov.w	r1, #4294967295
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	fa01 f303 	lsl.w	r3, r1, r3
 80023be:	43d9      	mvns	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	4313      	orrs	r3, r2
         );
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3724      	adds	r7, #36	@ 0x24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
	...

080023d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3b01      	subs	r3, #1
 80023e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023e4:	d301      	bcc.n	80023ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023e6:	2301      	movs	r3, #1
 80023e8:	e00f      	b.n	800240a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002414 <SysTick_Config+0x40>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023f2:	210f      	movs	r1, #15
 80023f4:	f04f 30ff 	mov.w	r0, #4294967295
 80023f8:	f7ff ff8e 	bl	8002318 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <SysTick_Config+0x40>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002402:	4b04      	ldr	r3, [pc, #16]	@ (8002414 <SysTick_Config+0x40>)
 8002404:	2207      	movs	r2, #7
 8002406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	e000e010 	.word	0xe000e010

08002418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff ff29 	bl	8002278 <__NVIC_SetPriorityGrouping>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b086      	sub	sp, #24
 8002432:	af00      	add	r7, sp, #0
 8002434:	4603      	mov	r3, r0
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
 800243a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800243c:	f7ff ff40 	bl	80022c0 <__NVIC_GetPriorityGrouping>
 8002440:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	68b9      	ldr	r1, [r7, #8]
 8002446:	6978      	ldr	r0, [r7, #20]
 8002448:	f7ff ff90 	bl	800236c <NVIC_EncodePriority>
 800244c:	4602      	mov	r2, r0
 800244e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002452:	4611      	mov	r1, r2
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff ff5f 	bl	8002318 <__NVIC_SetPriority>
}
 800245a:	bf00      	nop
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800246c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff33 	bl	80022dc <__NVIC_EnableIRQ>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b082      	sub	sp, #8
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff ffa4 	bl	80023d4 <SysTick_Config>
 800248c:	4603      	mov	r3, r0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 800249c:	4b07      	ldr	r3, [pc, #28]	@ (80024bc <HAL_GetCurrentCPUID+0x24>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	091b      	lsrs	r3, r3, #4
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	2b07      	cmp	r3, #7
 80024a8:	d101      	bne.n	80024ae <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e000      	b.n	80024b0 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 80024ae:	2301      	movs	r3, #1
  }
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80024c8:	f7ff fe9a 	bl	8002200 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e316      	b.n	8002b06 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a66      	ldr	r2, [pc, #408]	@ (8002678 <HAL_DMA_Init+0x1b8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d04a      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a65      	ldr	r2, [pc, #404]	@ (800267c <HAL_DMA_Init+0x1bc>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d045      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a63      	ldr	r2, [pc, #396]	@ (8002680 <HAL_DMA_Init+0x1c0>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d040      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a62      	ldr	r2, [pc, #392]	@ (8002684 <HAL_DMA_Init+0x1c4>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d03b      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a60      	ldr	r2, [pc, #384]	@ (8002688 <HAL_DMA_Init+0x1c8>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d036      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a5f      	ldr	r2, [pc, #380]	@ (800268c <HAL_DMA_Init+0x1cc>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d031      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a5d      	ldr	r2, [pc, #372]	@ (8002690 <HAL_DMA_Init+0x1d0>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d02c      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a5c      	ldr	r2, [pc, #368]	@ (8002694 <HAL_DMA_Init+0x1d4>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d027      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a5a      	ldr	r2, [pc, #360]	@ (8002698 <HAL_DMA_Init+0x1d8>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d022      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a59      	ldr	r2, [pc, #356]	@ (800269c <HAL_DMA_Init+0x1dc>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d01d      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a57      	ldr	r2, [pc, #348]	@ (80026a0 <HAL_DMA_Init+0x1e0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d018      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a56      	ldr	r2, [pc, #344]	@ (80026a4 <HAL_DMA_Init+0x1e4>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d013      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a54      	ldr	r2, [pc, #336]	@ (80026a8 <HAL_DMA_Init+0x1e8>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d00e      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a53      	ldr	r2, [pc, #332]	@ (80026ac <HAL_DMA_Init+0x1ec>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d009      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a51      	ldr	r2, [pc, #324]	@ (80026b0 <HAL_DMA_Init+0x1f0>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d004      	beq.n	8002578 <HAL_DMA_Init+0xb8>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a50      	ldr	r2, [pc, #320]	@ (80026b4 <HAL_DMA_Init+0x1f4>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d101      	bne.n	800257c <HAL_DMA_Init+0xbc>
 8002578:	2301      	movs	r3, #1
 800257a:	e000      	b.n	800257e <HAL_DMA_Init+0xbe>
 800257c:	2300      	movs	r3, #0
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 813b 	beq.w	80027fa <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2202      	movs	r2, #2
 8002588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a37      	ldr	r2, [pc, #220]	@ (8002678 <HAL_DMA_Init+0x1b8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d04a      	beq.n	8002634 <HAL_DMA_Init+0x174>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a36      	ldr	r2, [pc, #216]	@ (800267c <HAL_DMA_Init+0x1bc>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d045      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a34      	ldr	r2, [pc, #208]	@ (8002680 <HAL_DMA_Init+0x1c0>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d040      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a33      	ldr	r2, [pc, #204]	@ (8002684 <HAL_DMA_Init+0x1c4>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d03b      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a31      	ldr	r2, [pc, #196]	@ (8002688 <HAL_DMA_Init+0x1c8>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d036      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a30      	ldr	r2, [pc, #192]	@ (800268c <HAL_DMA_Init+0x1cc>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d031      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002690 <HAL_DMA_Init+0x1d0>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d02c      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a2d      	ldr	r2, [pc, #180]	@ (8002694 <HAL_DMA_Init+0x1d4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d027      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a2b      	ldr	r2, [pc, #172]	@ (8002698 <HAL_DMA_Init+0x1d8>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d022      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a2a      	ldr	r2, [pc, #168]	@ (800269c <HAL_DMA_Init+0x1dc>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d01d      	beq.n	8002634 <HAL_DMA_Init+0x174>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a28      	ldr	r2, [pc, #160]	@ (80026a0 <HAL_DMA_Init+0x1e0>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d018      	beq.n	8002634 <HAL_DMA_Init+0x174>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a27      	ldr	r2, [pc, #156]	@ (80026a4 <HAL_DMA_Init+0x1e4>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d013      	beq.n	8002634 <HAL_DMA_Init+0x174>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a25      	ldr	r2, [pc, #148]	@ (80026a8 <HAL_DMA_Init+0x1e8>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00e      	beq.n	8002634 <HAL_DMA_Init+0x174>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a24      	ldr	r2, [pc, #144]	@ (80026ac <HAL_DMA_Init+0x1ec>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d009      	beq.n	8002634 <HAL_DMA_Init+0x174>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a22      	ldr	r2, [pc, #136]	@ (80026b0 <HAL_DMA_Init+0x1f0>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d004      	beq.n	8002634 <HAL_DMA_Init+0x174>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a21      	ldr	r2, [pc, #132]	@ (80026b4 <HAL_DMA_Init+0x1f4>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d108      	bne.n	8002646 <HAL_DMA_Init+0x186>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0201 	bic.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	e007      	b.n	8002656 <HAL_DMA_Init+0x196>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 0201 	bic.w	r2, r2, #1
 8002654:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002656:	e02f      	b.n	80026b8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002658:	f7ff fdd2 	bl	8002200 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b05      	cmp	r3, #5
 8002664:	d928      	bls.n	80026b8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2220      	movs	r2, #32
 800266a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2203      	movs	r2, #3
 8002670:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e246      	b.n	8002b06 <HAL_DMA_Init+0x646>
 8002678:	40020010 	.word	0x40020010
 800267c:	40020028 	.word	0x40020028
 8002680:	40020040 	.word	0x40020040
 8002684:	40020058 	.word	0x40020058
 8002688:	40020070 	.word	0x40020070
 800268c:	40020088 	.word	0x40020088
 8002690:	400200a0 	.word	0x400200a0
 8002694:	400200b8 	.word	0x400200b8
 8002698:	40020410 	.word	0x40020410
 800269c:	40020428 	.word	0x40020428
 80026a0:	40020440 	.word	0x40020440
 80026a4:	40020458 	.word	0x40020458
 80026a8:	40020470 	.word	0x40020470
 80026ac:	40020488 	.word	0x40020488
 80026b0:	400204a0 	.word	0x400204a0
 80026b4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1c8      	bne.n	8002658 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	4b83      	ldr	r3, [pc, #524]	@ (80028e0 <HAL_DMA_Init+0x420>)
 80026d2:	4013      	ands	r3, r2
 80026d4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80026de:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026f6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	4313      	orrs	r3, r2
 8002702:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002708:	2b04      	cmp	r3, #4
 800270a:	d107      	bne.n	800271c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002714:	4313      	orrs	r3, r2
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	4313      	orrs	r3, r2
 800271a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800271c:	4b71      	ldr	r3, [pc, #452]	@ (80028e4 <HAL_DMA_Init+0x424>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b71      	ldr	r3, [pc, #452]	@ (80028e8 <HAL_DMA_Init+0x428>)
 8002722:	4013      	ands	r3, r2
 8002724:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002728:	d328      	bcc.n	800277c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b28      	cmp	r3, #40	@ 0x28
 8002730:	d903      	bls.n	800273a <HAL_DMA_Init+0x27a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2b2e      	cmp	r3, #46	@ 0x2e
 8002738:	d917      	bls.n	800276a <HAL_DMA_Init+0x2aa>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002740:	d903      	bls.n	800274a <HAL_DMA_Init+0x28a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2b42      	cmp	r3, #66	@ 0x42
 8002748:	d90f      	bls.n	800276a <HAL_DMA_Init+0x2aa>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b46      	cmp	r3, #70	@ 0x46
 8002750:	d903      	bls.n	800275a <HAL_DMA_Init+0x29a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b48      	cmp	r3, #72	@ 0x48
 8002758:	d907      	bls.n	800276a <HAL_DMA_Init+0x2aa>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b4e      	cmp	r3, #78	@ 0x4e
 8002760:	d905      	bls.n	800276e <HAL_DMA_Init+0x2ae>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	2b52      	cmp	r3, #82	@ 0x52
 8002768:	d801      	bhi.n	800276e <HAL_DMA_Init+0x2ae>
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <HAL_DMA_Init+0x2b0>
 800276e:	2300      	movs	r3, #0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800277a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	f023 0307 	bic.w	r3, r3, #7
 8002792:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	4313      	orrs	r3, r2
 800279c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	d117      	bne.n	80027d6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00e      	beq.n	80027d6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f001 fdcf 	bl	800435c <DMA_CheckFifoParam>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d008      	beq.n	80027d6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2240      	movs	r2, #64	@ 0x40
 80027c8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e197      	b.n	8002b06 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f001 fd0a 	bl	80041f8 <DMA_CalcBaseAndBitshift>
 80027e4:	4603      	mov	r3, r0
 80027e6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ec:	f003 031f 	and.w	r3, r3, #31
 80027f0:	223f      	movs	r2, #63	@ 0x3f
 80027f2:	409a      	lsls	r2, r3
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	e0cd      	b.n	8002996 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a3b      	ldr	r2, [pc, #236]	@ (80028ec <HAL_DMA_Init+0x42c>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d022      	beq.n	800284a <HAL_DMA_Init+0x38a>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a39      	ldr	r2, [pc, #228]	@ (80028f0 <HAL_DMA_Init+0x430>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d01d      	beq.n	800284a <HAL_DMA_Init+0x38a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a38      	ldr	r2, [pc, #224]	@ (80028f4 <HAL_DMA_Init+0x434>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d018      	beq.n	800284a <HAL_DMA_Init+0x38a>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a36      	ldr	r2, [pc, #216]	@ (80028f8 <HAL_DMA_Init+0x438>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d013      	beq.n	800284a <HAL_DMA_Init+0x38a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a35      	ldr	r2, [pc, #212]	@ (80028fc <HAL_DMA_Init+0x43c>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d00e      	beq.n	800284a <HAL_DMA_Init+0x38a>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a33      	ldr	r2, [pc, #204]	@ (8002900 <HAL_DMA_Init+0x440>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d009      	beq.n	800284a <HAL_DMA_Init+0x38a>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a32      	ldr	r2, [pc, #200]	@ (8002904 <HAL_DMA_Init+0x444>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d004      	beq.n	800284a <HAL_DMA_Init+0x38a>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a30      	ldr	r2, [pc, #192]	@ (8002908 <HAL_DMA_Init+0x448>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d101      	bne.n	800284e <HAL_DMA_Init+0x38e>
 800284a:	2301      	movs	r3, #1
 800284c:	e000      	b.n	8002850 <HAL_DMA_Init+0x390>
 800284e:	2300      	movs	r3, #0
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 8097 	beq.w	8002984 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a24      	ldr	r2, [pc, #144]	@ (80028ec <HAL_DMA_Init+0x42c>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d021      	beq.n	80028a4 <HAL_DMA_Init+0x3e4>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a22      	ldr	r2, [pc, #136]	@ (80028f0 <HAL_DMA_Init+0x430>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d01c      	beq.n	80028a4 <HAL_DMA_Init+0x3e4>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a21      	ldr	r2, [pc, #132]	@ (80028f4 <HAL_DMA_Init+0x434>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d017      	beq.n	80028a4 <HAL_DMA_Init+0x3e4>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a1f      	ldr	r2, [pc, #124]	@ (80028f8 <HAL_DMA_Init+0x438>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d012      	beq.n	80028a4 <HAL_DMA_Init+0x3e4>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a1e      	ldr	r2, [pc, #120]	@ (80028fc <HAL_DMA_Init+0x43c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d00d      	beq.n	80028a4 <HAL_DMA_Init+0x3e4>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a1c      	ldr	r2, [pc, #112]	@ (8002900 <HAL_DMA_Init+0x440>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d008      	beq.n	80028a4 <HAL_DMA_Init+0x3e4>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a1b      	ldr	r2, [pc, #108]	@ (8002904 <HAL_DMA_Init+0x444>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d003      	beq.n	80028a4 <HAL_DMA_Init+0x3e4>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a19      	ldr	r2, [pc, #100]	@ (8002908 <HAL_DMA_Init+0x448>)
 80028a2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2202      	movs	r2, #2
 80028a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	4b13      	ldr	r3, [pc, #76]	@ (800290c <HAL_DMA_Init+0x44c>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b40      	cmp	r3, #64	@ 0x40
 80028ca:	d021      	beq.n	8002910 <HAL_DMA_Init+0x450>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	2b80      	cmp	r3, #128	@ 0x80
 80028d2:	d102      	bne.n	80028da <HAL_DMA_Init+0x41a>
 80028d4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028d8:	e01b      	b.n	8002912 <HAL_DMA_Init+0x452>
 80028da:	2300      	movs	r3, #0
 80028dc:	e019      	b.n	8002912 <HAL_DMA_Init+0x452>
 80028de:	bf00      	nop
 80028e0:	fe10803f 	.word	0xfe10803f
 80028e4:	5c001000 	.word	0x5c001000
 80028e8:	ffff0000 	.word	0xffff0000
 80028ec:	58025408 	.word	0x58025408
 80028f0:	5802541c 	.word	0x5802541c
 80028f4:	58025430 	.word	0x58025430
 80028f8:	58025444 	.word	0x58025444
 80028fc:	58025458 	.word	0x58025458
 8002900:	5802546c 	.word	0x5802546c
 8002904:	58025480 	.word	0x58025480
 8002908:	58025494 	.word	0x58025494
 800290c:	fffe000f 	.word	0xfffe000f
 8002910:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	68d2      	ldr	r2, [r2, #12]
 8002916:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002918:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002920:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002928:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002930:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002938:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002940:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	4313      	orrs	r3, r2
 8002946:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b6e      	ldr	r3, [pc, #440]	@ (8002b10 <HAL_DMA_Init+0x650>)
 8002958:	4413      	add	r3, r2
 800295a:	4a6e      	ldr	r2, [pc, #440]	@ (8002b14 <HAL_DMA_Init+0x654>)
 800295c:	fba2 2303 	umull	r2, r3, r2, r3
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	009a      	lsls	r2, r3, #2
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f001 fc45 	bl	80041f8 <DMA_CalcBaseAndBitshift>
 800296e:	4603      	mov	r3, r0
 8002970:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002976:	f003 031f 	and.w	r3, r3, #31
 800297a:	2201      	movs	r2, #1
 800297c:	409a      	lsls	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	e008      	b.n	8002996 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2240      	movs	r2, #64	@ 0x40
 8002988:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2203      	movs	r2, #3
 800298e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e0b7      	b.n	8002b06 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a5f      	ldr	r2, [pc, #380]	@ (8002b18 <HAL_DMA_Init+0x658>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d072      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a5d      	ldr	r2, [pc, #372]	@ (8002b1c <HAL_DMA_Init+0x65c>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d06d      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a5c      	ldr	r2, [pc, #368]	@ (8002b20 <HAL_DMA_Init+0x660>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d068      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002b24 <HAL_DMA_Init+0x664>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d063      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a59      	ldr	r2, [pc, #356]	@ (8002b28 <HAL_DMA_Init+0x668>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d05e      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a57      	ldr	r2, [pc, #348]	@ (8002b2c <HAL_DMA_Init+0x66c>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d059      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a56      	ldr	r2, [pc, #344]	@ (8002b30 <HAL_DMA_Init+0x670>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d054      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a54      	ldr	r2, [pc, #336]	@ (8002b34 <HAL_DMA_Init+0x674>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d04f      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a53      	ldr	r2, [pc, #332]	@ (8002b38 <HAL_DMA_Init+0x678>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d04a      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a51      	ldr	r2, [pc, #324]	@ (8002b3c <HAL_DMA_Init+0x67c>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d045      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a50      	ldr	r2, [pc, #320]	@ (8002b40 <HAL_DMA_Init+0x680>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d040      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a4e      	ldr	r2, [pc, #312]	@ (8002b44 <HAL_DMA_Init+0x684>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d03b      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a4d      	ldr	r2, [pc, #308]	@ (8002b48 <HAL_DMA_Init+0x688>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d036      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a4b      	ldr	r2, [pc, #300]	@ (8002b4c <HAL_DMA_Init+0x68c>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d031      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a4a      	ldr	r2, [pc, #296]	@ (8002b50 <HAL_DMA_Init+0x690>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d02c      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a48      	ldr	r2, [pc, #288]	@ (8002b54 <HAL_DMA_Init+0x694>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d027      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a47      	ldr	r2, [pc, #284]	@ (8002b58 <HAL_DMA_Init+0x698>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d022      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a45      	ldr	r2, [pc, #276]	@ (8002b5c <HAL_DMA_Init+0x69c>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d01d      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a44      	ldr	r2, [pc, #272]	@ (8002b60 <HAL_DMA_Init+0x6a0>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d018      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a42      	ldr	r2, [pc, #264]	@ (8002b64 <HAL_DMA_Init+0x6a4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d013      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a41      	ldr	r2, [pc, #260]	@ (8002b68 <HAL_DMA_Init+0x6a8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d00e      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a3f      	ldr	r2, [pc, #252]	@ (8002b6c <HAL_DMA_Init+0x6ac>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d009      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a3e      	ldr	r2, [pc, #248]	@ (8002b70 <HAL_DMA_Init+0x6b0>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d004      	beq.n	8002a86 <HAL_DMA_Init+0x5c6>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a3c      	ldr	r2, [pc, #240]	@ (8002b74 <HAL_DMA_Init+0x6b4>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d101      	bne.n	8002a8a <HAL_DMA_Init+0x5ca>
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <HAL_DMA_Init+0x5cc>
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d032      	beq.n	8002af6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f001 fcdf 	bl	8004454 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b80      	cmp	r3, #128	@ 0x80
 8002a9c:	d102      	bne.n	8002aa4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002ab8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d010      	beq.n	8002ae4 <HAL_DMA_Init+0x624>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b08      	cmp	r3, #8
 8002ac8:	d80c      	bhi.n	8002ae4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f001 fd5c 	bl	8004588 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	e008      	b.n	8002af6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	a7fdabf8 	.word	0xa7fdabf8
 8002b14:	cccccccd 	.word	0xcccccccd
 8002b18:	40020010 	.word	0x40020010
 8002b1c:	40020028 	.word	0x40020028
 8002b20:	40020040 	.word	0x40020040
 8002b24:	40020058 	.word	0x40020058
 8002b28:	40020070 	.word	0x40020070
 8002b2c:	40020088 	.word	0x40020088
 8002b30:	400200a0 	.word	0x400200a0
 8002b34:	400200b8 	.word	0x400200b8
 8002b38:	40020410 	.word	0x40020410
 8002b3c:	40020428 	.word	0x40020428
 8002b40:	40020440 	.word	0x40020440
 8002b44:	40020458 	.word	0x40020458
 8002b48:	40020470 	.word	0x40020470
 8002b4c:	40020488 	.word	0x40020488
 8002b50:	400204a0 	.word	0x400204a0
 8002b54:	400204b8 	.word	0x400204b8
 8002b58:	58025408 	.word	0x58025408
 8002b5c:	5802541c 	.word	0x5802541c
 8002b60:	58025430 	.word	0x58025430
 8002b64:	58025444 	.word	0x58025444
 8002b68:	58025458 	.word	0x58025458
 8002b6c:	5802546c 	.word	0x5802546c
 8002b70:	58025480 	.word	0x58025480
 8002b74:	58025494 	.word	0x58025494

08002b78 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
 8002b84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b86:	2300      	movs	r3, #0
 8002b88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e226      	b.n	8002fe2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d101      	bne.n	8002ba2 <HAL_DMA_Start_IT+0x2a>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e21f      	b.n	8002fe2 <HAL_DMA_Start_IT+0x46a>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	f040 820a 	bne.w	8002fcc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a68      	ldr	r2, [pc, #416]	@ (8002d6c <HAL_DMA_Start_IT+0x1f4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d04a      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a66      	ldr	r2, [pc, #408]	@ (8002d70 <HAL_DMA_Start_IT+0x1f8>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d045      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a65      	ldr	r2, [pc, #404]	@ (8002d74 <HAL_DMA_Start_IT+0x1fc>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d040      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a63      	ldr	r2, [pc, #396]	@ (8002d78 <HAL_DMA_Start_IT+0x200>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d03b      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a62      	ldr	r2, [pc, #392]	@ (8002d7c <HAL_DMA_Start_IT+0x204>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d036      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a60      	ldr	r2, [pc, #384]	@ (8002d80 <HAL_DMA_Start_IT+0x208>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d031      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a5f      	ldr	r2, [pc, #380]	@ (8002d84 <HAL_DMA_Start_IT+0x20c>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d02c      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a5d      	ldr	r2, [pc, #372]	@ (8002d88 <HAL_DMA_Start_IT+0x210>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d027      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a5c      	ldr	r2, [pc, #368]	@ (8002d8c <HAL_DMA_Start_IT+0x214>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d022      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a5a      	ldr	r2, [pc, #360]	@ (8002d90 <HAL_DMA_Start_IT+0x218>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d01d      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a59      	ldr	r2, [pc, #356]	@ (8002d94 <HAL_DMA_Start_IT+0x21c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d018      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a57      	ldr	r2, [pc, #348]	@ (8002d98 <HAL_DMA_Start_IT+0x220>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d013      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a56      	ldr	r2, [pc, #344]	@ (8002d9c <HAL_DMA_Start_IT+0x224>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d00e      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a54      	ldr	r2, [pc, #336]	@ (8002da0 <HAL_DMA_Start_IT+0x228>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d009      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a53      	ldr	r2, [pc, #332]	@ (8002da4 <HAL_DMA_Start_IT+0x22c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d004      	beq.n	8002c66 <HAL_DMA_Start_IT+0xee>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a51      	ldr	r2, [pc, #324]	@ (8002da8 <HAL_DMA_Start_IT+0x230>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d108      	bne.n	8002c78 <HAL_DMA_Start_IT+0x100>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0201 	bic.w	r2, r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	e007      	b.n	8002c88 <HAL_DMA_Start_IT+0x110>
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0201 	bic.w	r2, r2, #1
 8002c86:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	68b9      	ldr	r1, [r7, #8]
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f001 f906 	bl	8003ea0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a34      	ldr	r2, [pc, #208]	@ (8002d6c <HAL_DMA_Start_IT+0x1f4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d04a      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a33      	ldr	r2, [pc, #204]	@ (8002d70 <HAL_DMA_Start_IT+0x1f8>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d045      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a31      	ldr	r2, [pc, #196]	@ (8002d74 <HAL_DMA_Start_IT+0x1fc>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d040      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a30      	ldr	r2, [pc, #192]	@ (8002d78 <HAL_DMA_Start_IT+0x200>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d03b      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a2e      	ldr	r2, [pc, #184]	@ (8002d7c <HAL_DMA_Start_IT+0x204>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d036      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a2d      	ldr	r2, [pc, #180]	@ (8002d80 <HAL_DMA_Start_IT+0x208>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d031      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a2b      	ldr	r2, [pc, #172]	@ (8002d84 <HAL_DMA_Start_IT+0x20c>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d02c      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a2a      	ldr	r2, [pc, #168]	@ (8002d88 <HAL_DMA_Start_IT+0x210>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d027      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a28      	ldr	r2, [pc, #160]	@ (8002d8c <HAL_DMA_Start_IT+0x214>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d022      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a27      	ldr	r2, [pc, #156]	@ (8002d90 <HAL_DMA_Start_IT+0x218>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d01d      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a25      	ldr	r2, [pc, #148]	@ (8002d94 <HAL_DMA_Start_IT+0x21c>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d018      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a24      	ldr	r2, [pc, #144]	@ (8002d98 <HAL_DMA_Start_IT+0x220>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d013      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a22      	ldr	r2, [pc, #136]	@ (8002d9c <HAL_DMA_Start_IT+0x224>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00e      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a21      	ldr	r2, [pc, #132]	@ (8002da0 <HAL_DMA_Start_IT+0x228>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d009      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a1f      	ldr	r2, [pc, #124]	@ (8002da4 <HAL_DMA_Start_IT+0x22c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d004      	beq.n	8002d34 <HAL_DMA_Start_IT+0x1bc>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a1e      	ldr	r2, [pc, #120]	@ (8002da8 <HAL_DMA_Start_IT+0x230>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d101      	bne.n	8002d38 <HAL_DMA_Start_IT+0x1c0>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_DMA_Start_IT+0x1c2>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d036      	beq.n	8002dac <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f023 021e 	bic.w	r2, r3, #30
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0216 	orr.w	r2, r2, #22
 8002d50:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d03e      	beq.n	8002dd8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f042 0208 	orr.w	r2, r2, #8
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	e035      	b.n	8002dd8 <HAL_DMA_Start_IT+0x260>
 8002d6c:	40020010 	.word	0x40020010
 8002d70:	40020028 	.word	0x40020028
 8002d74:	40020040 	.word	0x40020040
 8002d78:	40020058 	.word	0x40020058
 8002d7c:	40020070 	.word	0x40020070
 8002d80:	40020088 	.word	0x40020088
 8002d84:	400200a0 	.word	0x400200a0
 8002d88:	400200b8 	.word	0x400200b8
 8002d8c:	40020410 	.word	0x40020410
 8002d90:	40020428 	.word	0x40020428
 8002d94:	40020440 	.word	0x40020440
 8002d98:	40020458 	.word	0x40020458
 8002d9c:	40020470 	.word	0x40020470
 8002da0:	40020488 	.word	0x40020488
 8002da4:	400204a0 	.word	0x400204a0
 8002da8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f023 020e 	bic.w	r2, r3, #14
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 020a 	orr.w	r2, r2, #10
 8002dbe:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0204 	orr.w	r2, r2, #4
 8002dd6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a83      	ldr	r2, [pc, #524]	@ (8002fec <HAL_DMA_Start_IT+0x474>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d072      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a82      	ldr	r2, [pc, #520]	@ (8002ff0 <HAL_DMA_Start_IT+0x478>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d06d      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a80      	ldr	r2, [pc, #512]	@ (8002ff4 <HAL_DMA_Start_IT+0x47c>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d068      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a7f      	ldr	r2, [pc, #508]	@ (8002ff8 <HAL_DMA_Start_IT+0x480>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d063      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a7d      	ldr	r2, [pc, #500]	@ (8002ffc <HAL_DMA_Start_IT+0x484>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d05e      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a7c      	ldr	r2, [pc, #496]	@ (8003000 <HAL_DMA_Start_IT+0x488>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d059      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a7a      	ldr	r2, [pc, #488]	@ (8003004 <HAL_DMA_Start_IT+0x48c>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d054      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a79      	ldr	r2, [pc, #484]	@ (8003008 <HAL_DMA_Start_IT+0x490>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d04f      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a77      	ldr	r2, [pc, #476]	@ (800300c <HAL_DMA_Start_IT+0x494>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d04a      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a76      	ldr	r2, [pc, #472]	@ (8003010 <HAL_DMA_Start_IT+0x498>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d045      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a74      	ldr	r2, [pc, #464]	@ (8003014 <HAL_DMA_Start_IT+0x49c>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d040      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a73      	ldr	r2, [pc, #460]	@ (8003018 <HAL_DMA_Start_IT+0x4a0>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d03b      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a71      	ldr	r2, [pc, #452]	@ (800301c <HAL_DMA_Start_IT+0x4a4>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d036      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a70      	ldr	r2, [pc, #448]	@ (8003020 <HAL_DMA_Start_IT+0x4a8>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d031      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a6e      	ldr	r2, [pc, #440]	@ (8003024 <HAL_DMA_Start_IT+0x4ac>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d02c      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a6d      	ldr	r2, [pc, #436]	@ (8003028 <HAL_DMA_Start_IT+0x4b0>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d027      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a6b      	ldr	r2, [pc, #428]	@ (800302c <HAL_DMA_Start_IT+0x4b4>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d022      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a6a      	ldr	r2, [pc, #424]	@ (8003030 <HAL_DMA_Start_IT+0x4b8>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d01d      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a68      	ldr	r2, [pc, #416]	@ (8003034 <HAL_DMA_Start_IT+0x4bc>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d018      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a67      	ldr	r2, [pc, #412]	@ (8003038 <HAL_DMA_Start_IT+0x4c0>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d013      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a65      	ldr	r2, [pc, #404]	@ (800303c <HAL_DMA_Start_IT+0x4c4>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d00e      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a64      	ldr	r2, [pc, #400]	@ (8003040 <HAL_DMA_Start_IT+0x4c8>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d009      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a62      	ldr	r2, [pc, #392]	@ (8003044 <HAL_DMA_Start_IT+0x4cc>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d004      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x350>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a61      	ldr	r2, [pc, #388]	@ (8003048 <HAL_DMA_Start_IT+0x4d0>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d101      	bne.n	8002ecc <HAL_DMA_Start_IT+0x354>
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e000      	b.n	8002ece <HAL_DMA_Start_IT+0x356>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d01a      	beq.n	8002f08 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d007      	beq.n	8002ef0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002eee:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d007      	beq.n	8002f08 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f06:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a37      	ldr	r2, [pc, #220]	@ (8002fec <HAL_DMA_Start_IT+0x474>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d04a      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a36      	ldr	r2, [pc, #216]	@ (8002ff0 <HAL_DMA_Start_IT+0x478>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d045      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a34      	ldr	r2, [pc, #208]	@ (8002ff4 <HAL_DMA_Start_IT+0x47c>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d040      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a33      	ldr	r2, [pc, #204]	@ (8002ff8 <HAL_DMA_Start_IT+0x480>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d03b      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a31      	ldr	r2, [pc, #196]	@ (8002ffc <HAL_DMA_Start_IT+0x484>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d036      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a30      	ldr	r2, [pc, #192]	@ (8003000 <HAL_DMA_Start_IT+0x488>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d031      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a2e      	ldr	r2, [pc, #184]	@ (8003004 <HAL_DMA_Start_IT+0x48c>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d02c      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a2d      	ldr	r2, [pc, #180]	@ (8003008 <HAL_DMA_Start_IT+0x490>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d027      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a2b      	ldr	r2, [pc, #172]	@ (800300c <HAL_DMA_Start_IT+0x494>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d022      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a2a      	ldr	r2, [pc, #168]	@ (8003010 <HAL_DMA_Start_IT+0x498>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d01d      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a28      	ldr	r2, [pc, #160]	@ (8003014 <HAL_DMA_Start_IT+0x49c>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d018      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a27      	ldr	r2, [pc, #156]	@ (8003018 <HAL_DMA_Start_IT+0x4a0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d013      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a25      	ldr	r2, [pc, #148]	@ (800301c <HAL_DMA_Start_IT+0x4a4>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d00e      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a24      	ldr	r2, [pc, #144]	@ (8003020 <HAL_DMA_Start_IT+0x4a8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d009      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a22      	ldr	r2, [pc, #136]	@ (8003024 <HAL_DMA_Start_IT+0x4ac>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d004      	beq.n	8002fa8 <HAL_DMA_Start_IT+0x430>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a21      	ldr	r2, [pc, #132]	@ (8003028 <HAL_DMA_Start_IT+0x4b0>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d108      	bne.n	8002fba <HAL_DMA_Start_IT+0x442>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	e012      	b.n	8002fe0 <HAL_DMA_Start_IT+0x468>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f042 0201 	orr.w	r2, r2, #1
 8002fc8:	601a      	str	r2, [r3, #0]
 8002fca:	e009      	b.n	8002fe0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002fd2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40020010 	.word	0x40020010
 8002ff0:	40020028 	.word	0x40020028
 8002ff4:	40020040 	.word	0x40020040
 8002ff8:	40020058 	.word	0x40020058
 8002ffc:	40020070 	.word	0x40020070
 8003000:	40020088 	.word	0x40020088
 8003004:	400200a0 	.word	0x400200a0
 8003008:	400200b8 	.word	0x400200b8
 800300c:	40020410 	.word	0x40020410
 8003010:	40020428 	.word	0x40020428
 8003014:	40020440 	.word	0x40020440
 8003018:	40020458 	.word	0x40020458
 800301c:	40020470 	.word	0x40020470
 8003020:	40020488 	.word	0x40020488
 8003024:	400204a0 	.word	0x400204a0
 8003028:	400204b8 	.word	0x400204b8
 800302c:	58025408 	.word	0x58025408
 8003030:	5802541c 	.word	0x5802541c
 8003034:	58025430 	.word	0x58025430
 8003038:	58025444 	.word	0x58025444
 800303c:	58025458 	.word	0x58025458
 8003040:	5802546c 	.word	0x5802546c
 8003044:	58025480 	.word	0x58025480
 8003048:	58025494 	.word	0x58025494

0800304c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08a      	sub	sp, #40	@ 0x28
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003054:	2300      	movs	r3, #0
 8003056:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003058:	4b67      	ldr	r3, [pc, #412]	@ (80031f8 <HAL_DMA_IRQHandler+0x1ac>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a67      	ldr	r2, [pc, #412]	@ (80031fc <HAL_DMA_IRQHandler+0x1b0>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	0a9b      	lsrs	r3, r3, #10
 8003064:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003070:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003072:	6a3b      	ldr	r3, [r7, #32]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a5f      	ldr	r2, [pc, #380]	@ (8003200 <HAL_DMA_IRQHandler+0x1b4>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d04a      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a5d      	ldr	r2, [pc, #372]	@ (8003204 <HAL_DMA_IRQHandler+0x1b8>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d045      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a5c      	ldr	r2, [pc, #368]	@ (8003208 <HAL_DMA_IRQHandler+0x1bc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d040      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a5a      	ldr	r2, [pc, #360]	@ (800320c <HAL_DMA_IRQHandler+0x1c0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d03b      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a59      	ldr	r2, [pc, #356]	@ (8003210 <HAL_DMA_IRQHandler+0x1c4>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d036      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a57      	ldr	r2, [pc, #348]	@ (8003214 <HAL_DMA_IRQHandler+0x1c8>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d031      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a56      	ldr	r2, [pc, #344]	@ (8003218 <HAL_DMA_IRQHandler+0x1cc>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d02c      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a54      	ldr	r2, [pc, #336]	@ (800321c <HAL_DMA_IRQHandler+0x1d0>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d027      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a53      	ldr	r2, [pc, #332]	@ (8003220 <HAL_DMA_IRQHandler+0x1d4>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d022      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a51      	ldr	r2, [pc, #324]	@ (8003224 <HAL_DMA_IRQHandler+0x1d8>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d01d      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a50      	ldr	r2, [pc, #320]	@ (8003228 <HAL_DMA_IRQHandler+0x1dc>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d018      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a4e      	ldr	r2, [pc, #312]	@ (800322c <HAL_DMA_IRQHandler+0x1e0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a4d      	ldr	r2, [pc, #308]	@ (8003230 <HAL_DMA_IRQHandler+0x1e4>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d00e      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a4b      	ldr	r2, [pc, #300]	@ (8003234 <HAL_DMA_IRQHandler+0x1e8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d009      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a4a      	ldr	r2, [pc, #296]	@ (8003238 <HAL_DMA_IRQHandler+0x1ec>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d004      	beq.n	800311e <HAL_DMA_IRQHandler+0xd2>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a48      	ldr	r2, [pc, #288]	@ (800323c <HAL_DMA_IRQHandler+0x1f0>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d101      	bne.n	8003122 <HAL_DMA_IRQHandler+0xd6>
 800311e:	2301      	movs	r3, #1
 8003120:	e000      	b.n	8003124 <HAL_DMA_IRQHandler+0xd8>
 8003122:	2300      	movs	r3, #0
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 842b 	beq.w	8003980 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312e:	f003 031f 	and.w	r3, r3, #31
 8003132:	2208      	movs	r2, #8
 8003134:	409a      	lsls	r2, r3
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 80a2 	beq.w	8003284 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a2e      	ldr	r2, [pc, #184]	@ (8003200 <HAL_DMA_IRQHandler+0x1b4>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d04a      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a2d      	ldr	r2, [pc, #180]	@ (8003204 <HAL_DMA_IRQHandler+0x1b8>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d045      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a2b      	ldr	r2, [pc, #172]	@ (8003208 <HAL_DMA_IRQHandler+0x1bc>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d040      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a2a      	ldr	r2, [pc, #168]	@ (800320c <HAL_DMA_IRQHandler+0x1c0>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d03b      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a28      	ldr	r2, [pc, #160]	@ (8003210 <HAL_DMA_IRQHandler+0x1c4>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d036      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a27      	ldr	r2, [pc, #156]	@ (8003214 <HAL_DMA_IRQHandler+0x1c8>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d031      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a25      	ldr	r2, [pc, #148]	@ (8003218 <HAL_DMA_IRQHandler+0x1cc>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d02c      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a24      	ldr	r2, [pc, #144]	@ (800321c <HAL_DMA_IRQHandler+0x1d0>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d027      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a22      	ldr	r2, [pc, #136]	@ (8003220 <HAL_DMA_IRQHandler+0x1d4>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d022      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a21      	ldr	r2, [pc, #132]	@ (8003224 <HAL_DMA_IRQHandler+0x1d8>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d01d      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003228 <HAL_DMA_IRQHandler+0x1dc>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d018      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a1e      	ldr	r2, [pc, #120]	@ (800322c <HAL_DMA_IRQHandler+0x1e0>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d013      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003230 <HAL_DMA_IRQHandler+0x1e4>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00e      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003234 <HAL_DMA_IRQHandler+0x1e8>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d009      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a19      	ldr	r2, [pc, #100]	@ (8003238 <HAL_DMA_IRQHandler+0x1ec>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d004      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x194>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a18      	ldr	r2, [pc, #96]	@ (800323c <HAL_DMA_IRQHandler+0x1f0>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d12f      	bne.n	8003240 <HAL_DMA_IRQHandler+0x1f4>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0304 	and.w	r3, r3, #4
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	bf14      	ite	ne
 80031ee:	2301      	movne	r3, #1
 80031f0:	2300      	moveq	r3, #0
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	e02e      	b.n	8003254 <HAL_DMA_IRQHandler+0x208>
 80031f6:	bf00      	nop
 80031f8:	24000000 	.word	0x24000000
 80031fc:	1b4e81b5 	.word	0x1b4e81b5
 8003200:	40020010 	.word	0x40020010
 8003204:	40020028 	.word	0x40020028
 8003208:	40020040 	.word	0x40020040
 800320c:	40020058 	.word	0x40020058
 8003210:	40020070 	.word	0x40020070
 8003214:	40020088 	.word	0x40020088
 8003218:	400200a0 	.word	0x400200a0
 800321c:	400200b8 	.word	0x400200b8
 8003220:	40020410 	.word	0x40020410
 8003224:	40020428 	.word	0x40020428
 8003228:	40020440 	.word	0x40020440
 800322c:	40020458 	.word	0x40020458
 8003230:	40020470 	.word	0x40020470
 8003234:	40020488 	.word	0x40020488
 8003238:	400204a0 	.word	0x400204a0
 800323c:	400204b8 	.word	0x400204b8
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	bf14      	ite	ne
 800324e:	2301      	movne	r3, #1
 8003250:	2300      	moveq	r3, #0
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	d015      	beq.n	8003284 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 0204 	bic.w	r2, r2, #4
 8003266:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326c:	f003 031f 	and.w	r3, r3, #31
 8003270:	2208      	movs	r2, #8
 8003272:	409a      	lsls	r2, r3
 8003274:	6a3b      	ldr	r3, [r7, #32]
 8003276:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800327c:	f043 0201 	orr.w	r2, r3, #1
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	fa22 f303 	lsr.w	r3, r2, r3
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d06e      	beq.n	8003378 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a69      	ldr	r2, [pc, #420]	@ (8003444 <HAL_DMA_IRQHandler+0x3f8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d04a      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a67      	ldr	r2, [pc, #412]	@ (8003448 <HAL_DMA_IRQHandler+0x3fc>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d045      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a66      	ldr	r2, [pc, #408]	@ (800344c <HAL_DMA_IRQHandler+0x400>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d040      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a64      	ldr	r2, [pc, #400]	@ (8003450 <HAL_DMA_IRQHandler+0x404>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d03b      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a63      	ldr	r2, [pc, #396]	@ (8003454 <HAL_DMA_IRQHandler+0x408>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d036      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a61      	ldr	r2, [pc, #388]	@ (8003458 <HAL_DMA_IRQHandler+0x40c>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d031      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a60      	ldr	r2, [pc, #384]	@ (800345c <HAL_DMA_IRQHandler+0x410>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d02c      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a5e      	ldr	r2, [pc, #376]	@ (8003460 <HAL_DMA_IRQHandler+0x414>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d027      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a5d      	ldr	r2, [pc, #372]	@ (8003464 <HAL_DMA_IRQHandler+0x418>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d022      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a5b      	ldr	r2, [pc, #364]	@ (8003468 <HAL_DMA_IRQHandler+0x41c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d01d      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a5a      	ldr	r2, [pc, #360]	@ (800346c <HAL_DMA_IRQHandler+0x420>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d018      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a58      	ldr	r2, [pc, #352]	@ (8003470 <HAL_DMA_IRQHandler+0x424>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d013      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a57      	ldr	r2, [pc, #348]	@ (8003474 <HAL_DMA_IRQHandler+0x428>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d00e      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a55      	ldr	r2, [pc, #340]	@ (8003478 <HAL_DMA_IRQHandler+0x42c>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d009      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a54      	ldr	r2, [pc, #336]	@ (800347c <HAL_DMA_IRQHandler+0x430>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d004      	beq.n	800333a <HAL_DMA_IRQHandler+0x2ee>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a52      	ldr	r2, [pc, #328]	@ (8003480 <HAL_DMA_IRQHandler+0x434>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d10a      	bne.n	8003350 <HAL_DMA_IRQHandler+0x304>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003344:	2b00      	cmp	r3, #0
 8003346:	bf14      	ite	ne
 8003348:	2301      	movne	r3, #1
 800334a:	2300      	moveq	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	e003      	b.n	8003358 <HAL_DMA_IRQHandler+0x30c>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2300      	movs	r3, #0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00d      	beq.n	8003378 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	2201      	movs	r2, #1
 8003366:	409a      	lsls	r2, r3
 8003368:	6a3b      	ldr	r3, [r7, #32]
 800336a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003370:	f043 0202 	orr.w	r2, r3, #2
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	2204      	movs	r2, #4
 8003382:	409a      	lsls	r2, r3
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	4013      	ands	r3, r2
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 808f 	beq.w	80034ac <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a2c      	ldr	r2, [pc, #176]	@ (8003444 <HAL_DMA_IRQHandler+0x3f8>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d04a      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a2a      	ldr	r2, [pc, #168]	@ (8003448 <HAL_DMA_IRQHandler+0x3fc>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d045      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a29      	ldr	r2, [pc, #164]	@ (800344c <HAL_DMA_IRQHandler+0x400>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d040      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a27      	ldr	r2, [pc, #156]	@ (8003450 <HAL_DMA_IRQHandler+0x404>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d03b      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a26      	ldr	r2, [pc, #152]	@ (8003454 <HAL_DMA_IRQHandler+0x408>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d036      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a24      	ldr	r2, [pc, #144]	@ (8003458 <HAL_DMA_IRQHandler+0x40c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d031      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a23      	ldr	r2, [pc, #140]	@ (800345c <HAL_DMA_IRQHandler+0x410>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d02c      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a21      	ldr	r2, [pc, #132]	@ (8003460 <HAL_DMA_IRQHandler+0x414>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d027      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a20      	ldr	r2, [pc, #128]	@ (8003464 <HAL_DMA_IRQHandler+0x418>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d022      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003468 <HAL_DMA_IRQHandler+0x41c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d01d      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a1d      	ldr	r2, [pc, #116]	@ (800346c <HAL_DMA_IRQHandler+0x420>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d018      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a1b      	ldr	r2, [pc, #108]	@ (8003470 <HAL_DMA_IRQHandler+0x424>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d013      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a1a      	ldr	r2, [pc, #104]	@ (8003474 <HAL_DMA_IRQHandler+0x428>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d00e      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a18      	ldr	r2, [pc, #96]	@ (8003478 <HAL_DMA_IRQHandler+0x42c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d009      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a17      	ldr	r2, [pc, #92]	@ (800347c <HAL_DMA_IRQHandler+0x430>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d004      	beq.n	800342e <HAL_DMA_IRQHandler+0x3e2>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a15      	ldr	r2, [pc, #84]	@ (8003480 <HAL_DMA_IRQHandler+0x434>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d12a      	bne.n	8003484 <HAL_DMA_IRQHandler+0x438>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	bf14      	ite	ne
 800343c:	2301      	movne	r3, #1
 800343e:	2300      	moveq	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	e023      	b.n	800348c <HAL_DMA_IRQHandler+0x440>
 8003444:	40020010 	.word	0x40020010
 8003448:	40020028 	.word	0x40020028
 800344c:	40020040 	.word	0x40020040
 8003450:	40020058 	.word	0x40020058
 8003454:	40020070 	.word	0x40020070
 8003458:	40020088 	.word	0x40020088
 800345c:	400200a0 	.word	0x400200a0
 8003460:	400200b8 	.word	0x400200b8
 8003464:	40020410 	.word	0x40020410
 8003468:	40020428 	.word	0x40020428
 800346c:	40020440 	.word	0x40020440
 8003470:	40020458 	.word	0x40020458
 8003474:	40020470 	.word	0x40020470
 8003478:	40020488 	.word	0x40020488
 800347c:	400204a0 	.word	0x400204a0
 8003480:	400204b8 	.word	0x400204b8
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2300      	movs	r3, #0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00d      	beq.n	80034ac <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	2204      	movs	r2, #4
 800349a:	409a      	lsls	r2, r3
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a4:	f043 0204 	orr.w	r2, r3, #4
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b0:	f003 031f 	and.w	r3, r3, #31
 80034b4:	2210      	movs	r2, #16
 80034b6:	409a      	lsls	r2, r3
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	4013      	ands	r3, r2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 80a6 	beq.w	800360e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a85      	ldr	r2, [pc, #532]	@ (80036dc <HAL_DMA_IRQHandler+0x690>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d04a      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a83      	ldr	r2, [pc, #524]	@ (80036e0 <HAL_DMA_IRQHandler+0x694>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d045      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a82      	ldr	r2, [pc, #520]	@ (80036e4 <HAL_DMA_IRQHandler+0x698>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d040      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a80      	ldr	r2, [pc, #512]	@ (80036e8 <HAL_DMA_IRQHandler+0x69c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d03b      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a7f      	ldr	r2, [pc, #508]	@ (80036ec <HAL_DMA_IRQHandler+0x6a0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d036      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a7d      	ldr	r2, [pc, #500]	@ (80036f0 <HAL_DMA_IRQHandler+0x6a4>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d031      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a7c      	ldr	r2, [pc, #496]	@ (80036f4 <HAL_DMA_IRQHandler+0x6a8>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d02c      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a7a      	ldr	r2, [pc, #488]	@ (80036f8 <HAL_DMA_IRQHandler+0x6ac>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d027      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a79      	ldr	r2, [pc, #484]	@ (80036fc <HAL_DMA_IRQHandler+0x6b0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d022      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a77      	ldr	r2, [pc, #476]	@ (8003700 <HAL_DMA_IRQHandler+0x6b4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d01d      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a76      	ldr	r2, [pc, #472]	@ (8003704 <HAL_DMA_IRQHandler+0x6b8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d018      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a74      	ldr	r2, [pc, #464]	@ (8003708 <HAL_DMA_IRQHandler+0x6bc>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d013      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a73      	ldr	r2, [pc, #460]	@ (800370c <HAL_DMA_IRQHandler+0x6c0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d00e      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a71      	ldr	r2, [pc, #452]	@ (8003710 <HAL_DMA_IRQHandler+0x6c4>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d009      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a70      	ldr	r2, [pc, #448]	@ (8003714 <HAL_DMA_IRQHandler+0x6c8>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d004      	beq.n	8003562 <HAL_DMA_IRQHandler+0x516>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a6e      	ldr	r2, [pc, #440]	@ (8003718 <HAL_DMA_IRQHandler+0x6cc>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d10a      	bne.n	8003578 <HAL_DMA_IRQHandler+0x52c>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	2b00      	cmp	r3, #0
 800356e:	bf14      	ite	ne
 8003570:	2301      	movne	r3, #1
 8003572:	2300      	moveq	r3, #0
 8003574:	b2db      	uxtb	r3, r3
 8003576:	e009      	b.n	800358c <HAL_DMA_IRQHandler+0x540>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0304 	and.w	r3, r3, #4
 8003582:	2b00      	cmp	r3, #0
 8003584:	bf14      	ite	ne
 8003586:	2301      	movne	r3, #1
 8003588:	2300      	moveq	r3, #0
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d03e      	beq.n	800360e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003594:	f003 031f 	and.w	r3, r3, #31
 8003598:	2210      	movs	r2, #16
 800359a:	409a      	lsls	r2, r3
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d018      	beq.n	80035e0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d108      	bne.n	80035ce <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d024      	beq.n	800360e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	4798      	blx	r3
 80035cc:	e01f      	b.n	800360e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d01b      	beq.n	800360e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	4798      	blx	r3
 80035de:	e016      	b.n	800360e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d107      	bne.n	80035fe <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0208 	bic.w	r2, r2, #8
 80035fc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003602:	2b00      	cmp	r3, #0
 8003604:	d003      	beq.n	800360e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003612:	f003 031f 	and.w	r3, r3, #31
 8003616:	2220      	movs	r2, #32
 8003618:	409a      	lsls	r2, r3
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	4013      	ands	r3, r2
 800361e:	2b00      	cmp	r3, #0
 8003620:	f000 8110 	beq.w	8003844 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a2c      	ldr	r2, [pc, #176]	@ (80036dc <HAL_DMA_IRQHandler+0x690>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d04a      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a2b      	ldr	r2, [pc, #172]	@ (80036e0 <HAL_DMA_IRQHandler+0x694>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d045      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a29      	ldr	r2, [pc, #164]	@ (80036e4 <HAL_DMA_IRQHandler+0x698>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d040      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a28      	ldr	r2, [pc, #160]	@ (80036e8 <HAL_DMA_IRQHandler+0x69c>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d03b      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a26      	ldr	r2, [pc, #152]	@ (80036ec <HAL_DMA_IRQHandler+0x6a0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d036      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a25      	ldr	r2, [pc, #148]	@ (80036f0 <HAL_DMA_IRQHandler+0x6a4>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d031      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a23      	ldr	r2, [pc, #140]	@ (80036f4 <HAL_DMA_IRQHandler+0x6a8>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d02c      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a22      	ldr	r2, [pc, #136]	@ (80036f8 <HAL_DMA_IRQHandler+0x6ac>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d027      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a20      	ldr	r2, [pc, #128]	@ (80036fc <HAL_DMA_IRQHandler+0x6b0>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d022      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a1f      	ldr	r2, [pc, #124]	@ (8003700 <HAL_DMA_IRQHandler+0x6b4>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d01d      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a1d      	ldr	r2, [pc, #116]	@ (8003704 <HAL_DMA_IRQHandler+0x6b8>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d018      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a1c      	ldr	r2, [pc, #112]	@ (8003708 <HAL_DMA_IRQHandler+0x6bc>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d013      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a1a      	ldr	r2, [pc, #104]	@ (800370c <HAL_DMA_IRQHandler+0x6c0>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d00e      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a19      	ldr	r2, [pc, #100]	@ (8003710 <HAL_DMA_IRQHandler+0x6c4>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d009      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a17      	ldr	r2, [pc, #92]	@ (8003714 <HAL_DMA_IRQHandler+0x6c8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d004      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x678>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a16      	ldr	r2, [pc, #88]	@ (8003718 <HAL_DMA_IRQHandler+0x6cc>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d12b      	bne.n	800371c <HAL_DMA_IRQHandler+0x6d0>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0310 	and.w	r3, r3, #16
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	bf14      	ite	ne
 80036d2:	2301      	movne	r3, #1
 80036d4:	2300      	moveq	r3, #0
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	e02a      	b.n	8003730 <HAL_DMA_IRQHandler+0x6e4>
 80036da:	bf00      	nop
 80036dc:	40020010 	.word	0x40020010
 80036e0:	40020028 	.word	0x40020028
 80036e4:	40020040 	.word	0x40020040
 80036e8:	40020058 	.word	0x40020058
 80036ec:	40020070 	.word	0x40020070
 80036f0:	40020088 	.word	0x40020088
 80036f4:	400200a0 	.word	0x400200a0
 80036f8:	400200b8 	.word	0x400200b8
 80036fc:	40020410 	.word	0x40020410
 8003700:	40020428 	.word	0x40020428
 8003704:	40020440 	.word	0x40020440
 8003708:	40020458 	.word	0x40020458
 800370c:	40020470 	.word	0x40020470
 8003710:	40020488 	.word	0x40020488
 8003714:	400204a0 	.word	0x400204a0
 8003718:	400204b8 	.word	0x400204b8
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	bf14      	ite	ne
 800372a:	2301      	movne	r3, #1
 800372c:	2300      	moveq	r3, #0
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 8087 	beq.w	8003844 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800373a:	f003 031f 	and.w	r3, r3, #31
 800373e:	2220      	movs	r2, #32
 8003740:	409a      	lsls	r2, r3
 8003742:	6a3b      	ldr	r3, [r7, #32]
 8003744:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b04      	cmp	r3, #4
 8003750:	d139      	bne.n	80037c6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0216 	bic.w	r2, r2, #22
 8003760:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	695a      	ldr	r2, [r3, #20]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003770:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003776:	2b00      	cmp	r3, #0
 8003778:	d103      	bne.n	8003782 <HAL_DMA_IRQHandler+0x736>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800377e:	2b00      	cmp	r3, #0
 8003780:	d007      	beq.n	8003792 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0208 	bic.w	r2, r2, #8
 8003790:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003796:	f003 031f 	and.w	r3, r3, #31
 800379a:	223f      	movs	r2, #63	@ 0x3f
 800379c:	409a      	lsls	r2, r3
 800379e:	6a3b      	ldr	r3, [r7, #32]
 80037a0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f000 834a 	beq.w	8003e50 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	4798      	blx	r3
          }
          return;
 80037c4:	e344      	b.n	8003e50 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d018      	beq.n	8003806 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d108      	bne.n	80037f4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d02c      	beq.n	8003844 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	4798      	blx	r3
 80037f2:	e027      	b.n	8003844 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d023      	beq.n	8003844 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	4798      	blx	r3
 8003804:	e01e      	b.n	8003844 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10f      	bne.n	8003834 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0210 	bic.w	r2, r2, #16
 8003822:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8306 	beq.w	8003e5a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 8088 	beq.w	800396c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2204      	movs	r2, #4
 8003860:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a7a      	ldr	r2, [pc, #488]	@ (8003a54 <HAL_DMA_IRQHandler+0xa08>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d04a      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a79      	ldr	r2, [pc, #484]	@ (8003a58 <HAL_DMA_IRQHandler+0xa0c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d045      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a77      	ldr	r2, [pc, #476]	@ (8003a5c <HAL_DMA_IRQHandler+0xa10>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d040      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a76      	ldr	r2, [pc, #472]	@ (8003a60 <HAL_DMA_IRQHandler+0xa14>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d03b      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a74      	ldr	r2, [pc, #464]	@ (8003a64 <HAL_DMA_IRQHandler+0xa18>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d036      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a73      	ldr	r2, [pc, #460]	@ (8003a68 <HAL_DMA_IRQHandler+0xa1c>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d031      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a71      	ldr	r2, [pc, #452]	@ (8003a6c <HAL_DMA_IRQHandler+0xa20>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d02c      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a70      	ldr	r2, [pc, #448]	@ (8003a70 <HAL_DMA_IRQHandler+0xa24>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d027      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a6e      	ldr	r2, [pc, #440]	@ (8003a74 <HAL_DMA_IRQHandler+0xa28>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d022      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a6d      	ldr	r2, [pc, #436]	@ (8003a78 <HAL_DMA_IRQHandler+0xa2c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d01d      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a6b      	ldr	r2, [pc, #428]	@ (8003a7c <HAL_DMA_IRQHandler+0xa30>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d018      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a6a      	ldr	r2, [pc, #424]	@ (8003a80 <HAL_DMA_IRQHandler+0xa34>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d013      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a68      	ldr	r2, [pc, #416]	@ (8003a84 <HAL_DMA_IRQHandler+0xa38>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d00e      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a67      	ldr	r2, [pc, #412]	@ (8003a88 <HAL_DMA_IRQHandler+0xa3c>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d009      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a65      	ldr	r2, [pc, #404]	@ (8003a8c <HAL_DMA_IRQHandler+0xa40>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d004      	beq.n	8003904 <HAL_DMA_IRQHandler+0x8b8>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a64      	ldr	r2, [pc, #400]	@ (8003a90 <HAL_DMA_IRQHandler+0xa44>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d108      	bne.n	8003916 <HAL_DMA_IRQHandler+0x8ca>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0201 	bic.w	r2, r2, #1
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	e007      	b.n	8003926 <HAL_DMA_IRQHandler+0x8da>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	3301      	adds	r3, #1
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800392e:	429a      	cmp	r2, r3
 8003930:	d307      	bcc.n	8003942 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1f2      	bne.n	8003926 <HAL_DMA_IRQHandler+0x8da>
 8003940:	e000      	b.n	8003944 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003942:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d004      	beq.n	800395c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2203      	movs	r2, #3
 8003956:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800395a:	e003      	b.n	8003964 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 8272 	beq.w	8003e5a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	4798      	blx	r3
 800397e:	e26c      	b.n	8003e5a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a43      	ldr	r2, [pc, #268]	@ (8003a94 <HAL_DMA_IRQHandler+0xa48>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d022      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x984>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a42      	ldr	r2, [pc, #264]	@ (8003a98 <HAL_DMA_IRQHandler+0xa4c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d01d      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x984>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a40      	ldr	r2, [pc, #256]	@ (8003a9c <HAL_DMA_IRQHandler+0xa50>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d018      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x984>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a3f      	ldr	r2, [pc, #252]	@ (8003aa0 <HAL_DMA_IRQHandler+0xa54>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d013      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x984>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a3d      	ldr	r2, [pc, #244]	@ (8003aa4 <HAL_DMA_IRQHandler+0xa58>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d00e      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x984>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a3c      	ldr	r2, [pc, #240]	@ (8003aa8 <HAL_DMA_IRQHandler+0xa5c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d009      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x984>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a3a      	ldr	r2, [pc, #232]	@ (8003aac <HAL_DMA_IRQHandler+0xa60>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d004      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x984>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a39      	ldr	r2, [pc, #228]	@ (8003ab0 <HAL_DMA_IRQHandler+0xa64>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d101      	bne.n	80039d4 <HAL_DMA_IRQHandler+0x988>
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <HAL_DMA_IRQHandler+0x98a>
 80039d4:	2300      	movs	r3, #0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 823f 	beq.w	8003e5a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e8:	f003 031f 	and.w	r3, r3, #31
 80039ec:	2204      	movs	r2, #4
 80039ee:	409a      	lsls	r2, r3
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	4013      	ands	r3, r2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 80cd 	beq.w	8003b94 <HAL_DMA_IRQHandler+0xb48>
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 80c7 	beq.w	8003b94 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a0a:	f003 031f 	and.w	r3, r3, #31
 8003a0e:	2204      	movs	r2, #4
 8003a10:	409a      	lsls	r2, r3
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d049      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d109      	bne.n	8003a3e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 8210 	beq.w	8003e54 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a3c:	e20a      	b.n	8003e54 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 8206 	beq.w	8003e54 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a50:	e200      	b.n	8003e54 <HAL_DMA_IRQHandler+0xe08>
 8003a52:	bf00      	nop
 8003a54:	40020010 	.word	0x40020010
 8003a58:	40020028 	.word	0x40020028
 8003a5c:	40020040 	.word	0x40020040
 8003a60:	40020058 	.word	0x40020058
 8003a64:	40020070 	.word	0x40020070
 8003a68:	40020088 	.word	0x40020088
 8003a6c:	400200a0 	.word	0x400200a0
 8003a70:	400200b8 	.word	0x400200b8
 8003a74:	40020410 	.word	0x40020410
 8003a78:	40020428 	.word	0x40020428
 8003a7c:	40020440 	.word	0x40020440
 8003a80:	40020458 	.word	0x40020458
 8003a84:	40020470 	.word	0x40020470
 8003a88:	40020488 	.word	0x40020488
 8003a8c:	400204a0 	.word	0x400204a0
 8003a90:	400204b8 	.word	0x400204b8
 8003a94:	58025408 	.word	0x58025408
 8003a98:	5802541c 	.word	0x5802541c
 8003a9c:	58025430 	.word	0x58025430
 8003aa0:	58025444 	.word	0x58025444
 8003aa4:	58025458 	.word	0x58025458
 8003aa8:	5802546c 	.word	0x5802546c
 8003aac:	58025480 	.word	0x58025480
 8003ab0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	f003 0320 	and.w	r3, r3, #32
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d160      	bne.n	8003b80 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a7f      	ldr	r2, [pc, #508]	@ (8003cc0 <HAL_DMA_IRQHandler+0xc74>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d04a      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a7d      	ldr	r2, [pc, #500]	@ (8003cc4 <HAL_DMA_IRQHandler+0xc78>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d045      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a7c      	ldr	r2, [pc, #496]	@ (8003cc8 <HAL_DMA_IRQHandler+0xc7c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d040      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a7a      	ldr	r2, [pc, #488]	@ (8003ccc <HAL_DMA_IRQHandler+0xc80>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d03b      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a79      	ldr	r2, [pc, #484]	@ (8003cd0 <HAL_DMA_IRQHandler+0xc84>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d036      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a77      	ldr	r2, [pc, #476]	@ (8003cd4 <HAL_DMA_IRQHandler+0xc88>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d031      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a76      	ldr	r2, [pc, #472]	@ (8003cd8 <HAL_DMA_IRQHandler+0xc8c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d02c      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a74      	ldr	r2, [pc, #464]	@ (8003cdc <HAL_DMA_IRQHandler+0xc90>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d027      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a73      	ldr	r2, [pc, #460]	@ (8003ce0 <HAL_DMA_IRQHandler+0xc94>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d022      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a71      	ldr	r2, [pc, #452]	@ (8003ce4 <HAL_DMA_IRQHandler+0xc98>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d01d      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a70      	ldr	r2, [pc, #448]	@ (8003ce8 <HAL_DMA_IRQHandler+0xc9c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d018      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a6e      	ldr	r2, [pc, #440]	@ (8003cec <HAL_DMA_IRQHandler+0xca0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d013      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a6d      	ldr	r2, [pc, #436]	@ (8003cf0 <HAL_DMA_IRQHandler+0xca4>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d00e      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a6b      	ldr	r2, [pc, #428]	@ (8003cf4 <HAL_DMA_IRQHandler+0xca8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d009      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a6a      	ldr	r2, [pc, #424]	@ (8003cf8 <HAL_DMA_IRQHandler+0xcac>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d004      	beq.n	8003b5e <HAL_DMA_IRQHandler+0xb12>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a68      	ldr	r2, [pc, #416]	@ (8003cfc <HAL_DMA_IRQHandler+0xcb0>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d108      	bne.n	8003b70 <HAL_DMA_IRQHandler+0xb24>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 0208 	bic.w	r2, r2, #8
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	e007      	b.n	8003b80 <HAL_DMA_IRQHandler+0xb34>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0204 	bic.w	r2, r2, #4
 8003b7e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 8165 	beq.w	8003e54 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b92:	e15f      	b.n	8003e54 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b98:	f003 031f 	and.w	r3, r3, #31
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	409a      	lsls	r2, r3
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 80c5 	beq.w	8003d34 <HAL_DMA_IRQHandler+0xce8>
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f000 80bf 	beq.w	8003d34 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bba:	f003 031f 	and.w	r3, r3, #31
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	409a      	lsls	r2, r3
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d018      	beq.n	8003c02 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d109      	bne.n	8003bee <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	f000 813a 	beq.w	8003e58 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003bec:	e134      	b.n	8003e58 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 8130 	beq.w	8003e58 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c00:	e12a      	b.n	8003e58 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	f003 0320 	and.w	r3, r3, #32
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f040 8089 	bne.w	8003d20 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a2b      	ldr	r2, [pc, #172]	@ (8003cc0 <HAL_DMA_IRQHandler+0xc74>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d04a      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a29      	ldr	r2, [pc, #164]	@ (8003cc4 <HAL_DMA_IRQHandler+0xc78>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d045      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a28      	ldr	r2, [pc, #160]	@ (8003cc8 <HAL_DMA_IRQHandler+0xc7c>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d040      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a26      	ldr	r2, [pc, #152]	@ (8003ccc <HAL_DMA_IRQHandler+0xc80>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d03b      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a25      	ldr	r2, [pc, #148]	@ (8003cd0 <HAL_DMA_IRQHandler+0xc84>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d036      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a23      	ldr	r2, [pc, #140]	@ (8003cd4 <HAL_DMA_IRQHandler+0xc88>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d031      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a22      	ldr	r2, [pc, #136]	@ (8003cd8 <HAL_DMA_IRQHandler+0xc8c>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d02c      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a20      	ldr	r2, [pc, #128]	@ (8003cdc <HAL_DMA_IRQHandler+0xc90>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d027      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a1f      	ldr	r2, [pc, #124]	@ (8003ce0 <HAL_DMA_IRQHandler+0xc94>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d022      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ce4 <HAL_DMA_IRQHandler+0xc98>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d01d      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a1c      	ldr	r2, [pc, #112]	@ (8003ce8 <HAL_DMA_IRQHandler+0xc9c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d018      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a1a      	ldr	r2, [pc, #104]	@ (8003cec <HAL_DMA_IRQHandler+0xca0>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d013      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a19      	ldr	r2, [pc, #100]	@ (8003cf0 <HAL_DMA_IRQHandler+0xca4>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d00e      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a17      	ldr	r2, [pc, #92]	@ (8003cf4 <HAL_DMA_IRQHandler+0xca8>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d009      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a16      	ldr	r2, [pc, #88]	@ (8003cf8 <HAL_DMA_IRQHandler+0xcac>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d004      	beq.n	8003cae <HAL_DMA_IRQHandler+0xc62>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a14      	ldr	r2, [pc, #80]	@ (8003cfc <HAL_DMA_IRQHandler+0xcb0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d128      	bne.n	8003d00 <HAL_DMA_IRQHandler+0xcb4>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0214 	bic.w	r2, r2, #20
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	e027      	b.n	8003d10 <HAL_DMA_IRQHandler+0xcc4>
 8003cc0:	40020010 	.word	0x40020010
 8003cc4:	40020028 	.word	0x40020028
 8003cc8:	40020040 	.word	0x40020040
 8003ccc:	40020058 	.word	0x40020058
 8003cd0:	40020070 	.word	0x40020070
 8003cd4:	40020088 	.word	0x40020088
 8003cd8:	400200a0 	.word	0x400200a0
 8003cdc:	400200b8 	.word	0x400200b8
 8003ce0:	40020410 	.word	0x40020410
 8003ce4:	40020428 	.word	0x40020428
 8003ce8:	40020440 	.word	0x40020440
 8003cec:	40020458 	.word	0x40020458
 8003cf0:	40020470 	.word	0x40020470
 8003cf4:	40020488 	.word	0x40020488
 8003cf8:	400204a0 	.word	0x400204a0
 8003cfc:	400204b8 	.word	0x400204b8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f022 020a 	bic.w	r2, r2, #10
 8003d0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 8097 	beq.w	8003e58 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d32:	e091      	b.n	8003e58 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d38:	f003 031f 	and.w	r3, r3, #31
 8003d3c:	2208      	movs	r2, #8
 8003d3e:	409a      	lsls	r2, r3
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	4013      	ands	r3, r2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 8088 	beq.w	8003e5a <HAL_DMA_IRQHandler+0xe0e>
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f003 0308 	and.w	r3, r3, #8
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 8082 	beq.w	8003e5a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a41      	ldr	r2, [pc, #260]	@ (8003e60 <HAL_DMA_IRQHandler+0xe14>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d04a      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a3f      	ldr	r2, [pc, #252]	@ (8003e64 <HAL_DMA_IRQHandler+0xe18>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d045      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a3e      	ldr	r2, [pc, #248]	@ (8003e68 <HAL_DMA_IRQHandler+0xe1c>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d040      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a3c      	ldr	r2, [pc, #240]	@ (8003e6c <HAL_DMA_IRQHandler+0xe20>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d03b      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a3b      	ldr	r2, [pc, #236]	@ (8003e70 <HAL_DMA_IRQHandler+0xe24>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d036      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a39      	ldr	r2, [pc, #228]	@ (8003e74 <HAL_DMA_IRQHandler+0xe28>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d031      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a38      	ldr	r2, [pc, #224]	@ (8003e78 <HAL_DMA_IRQHandler+0xe2c>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d02c      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a36      	ldr	r2, [pc, #216]	@ (8003e7c <HAL_DMA_IRQHandler+0xe30>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d027      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a35      	ldr	r2, [pc, #212]	@ (8003e80 <HAL_DMA_IRQHandler+0xe34>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d022      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a33      	ldr	r2, [pc, #204]	@ (8003e84 <HAL_DMA_IRQHandler+0xe38>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d01d      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a32      	ldr	r2, [pc, #200]	@ (8003e88 <HAL_DMA_IRQHandler+0xe3c>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d018      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a30      	ldr	r2, [pc, #192]	@ (8003e8c <HAL_DMA_IRQHandler+0xe40>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d013      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a2f      	ldr	r2, [pc, #188]	@ (8003e90 <HAL_DMA_IRQHandler+0xe44>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d00e      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a2d      	ldr	r2, [pc, #180]	@ (8003e94 <HAL_DMA_IRQHandler+0xe48>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d009      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a2c      	ldr	r2, [pc, #176]	@ (8003e98 <HAL_DMA_IRQHandler+0xe4c>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d004      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xdaa>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a2a      	ldr	r2, [pc, #168]	@ (8003e9c <HAL_DMA_IRQHandler+0xe50>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d108      	bne.n	8003e08 <HAL_DMA_IRQHandler+0xdbc>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 021c 	bic.w	r2, r2, #28
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	e007      	b.n	8003e18 <HAL_DMA_IRQHandler+0xdcc>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 020e 	bic.w	r2, r2, #14
 8003e16:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1c:	f003 031f 	and.w	r3, r3, #31
 8003e20:	2201      	movs	r2, #1
 8003e22:	409a      	lsls	r2, r3
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d009      	beq.n	8003e5a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	4798      	blx	r3
 8003e4e:	e004      	b.n	8003e5a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003e50:	bf00      	nop
 8003e52:	e002      	b.n	8003e5a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e54:	bf00      	nop
 8003e56:	e000      	b.n	8003e5a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e58:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003e5a:	3728      	adds	r7, #40	@ 0x28
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40020010 	.word	0x40020010
 8003e64:	40020028 	.word	0x40020028
 8003e68:	40020040 	.word	0x40020040
 8003e6c:	40020058 	.word	0x40020058
 8003e70:	40020070 	.word	0x40020070
 8003e74:	40020088 	.word	0x40020088
 8003e78:	400200a0 	.word	0x400200a0
 8003e7c:	400200b8 	.word	0x400200b8
 8003e80:	40020410 	.word	0x40020410
 8003e84:	40020428 	.word	0x40020428
 8003e88:	40020440 	.word	0x40020440
 8003e8c:	40020458 	.word	0x40020458
 8003e90:	40020470 	.word	0x40020470
 8003e94:	40020488 	.word	0x40020488
 8003e98:	400204a0 	.word	0x400204a0
 8003e9c:	400204b8 	.word	0x400204b8

08003ea0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
 8003eac:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a7f      	ldr	r2, [pc, #508]	@ (80040bc <DMA_SetConfig+0x21c>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d072      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a7d      	ldr	r2, [pc, #500]	@ (80040c0 <DMA_SetConfig+0x220>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d06d      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a7c      	ldr	r2, [pc, #496]	@ (80040c4 <DMA_SetConfig+0x224>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d068      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a7a      	ldr	r2, [pc, #488]	@ (80040c8 <DMA_SetConfig+0x228>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d063      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a79      	ldr	r2, [pc, #484]	@ (80040cc <DMA_SetConfig+0x22c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d05e      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a77      	ldr	r2, [pc, #476]	@ (80040d0 <DMA_SetConfig+0x230>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d059      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a76      	ldr	r2, [pc, #472]	@ (80040d4 <DMA_SetConfig+0x234>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d054      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a74      	ldr	r2, [pc, #464]	@ (80040d8 <DMA_SetConfig+0x238>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d04f      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a73      	ldr	r2, [pc, #460]	@ (80040dc <DMA_SetConfig+0x23c>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d04a      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a71      	ldr	r2, [pc, #452]	@ (80040e0 <DMA_SetConfig+0x240>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d045      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a70      	ldr	r2, [pc, #448]	@ (80040e4 <DMA_SetConfig+0x244>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d040      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a6e      	ldr	r2, [pc, #440]	@ (80040e8 <DMA_SetConfig+0x248>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d03b      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a6d      	ldr	r2, [pc, #436]	@ (80040ec <DMA_SetConfig+0x24c>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d036      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a6b      	ldr	r2, [pc, #428]	@ (80040f0 <DMA_SetConfig+0x250>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d031      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a6a      	ldr	r2, [pc, #424]	@ (80040f4 <DMA_SetConfig+0x254>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d02c      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a68      	ldr	r2, [pc, #416]	@ (80040f8 <DMA_SetConfig+0x258>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d027      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a67      	ldr	r2, [pc, #412]	@ (80040fc <DMA_SetConfig+0x25c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d022      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a65      	ldr	r2, [pc, #404]	@ (8004100 <DMA_SetConfig+0x260>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d01d      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a64      	ldr	r2, [pc, #400]	@ (8004104 <DMA_SetConfig+0x264>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d018      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a62      	ldr	r2, [pc, #392]	@ (8004108 <DMA_SetConfig+0x268>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d013      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a61      	ldr	r2, [pc, #388]	@ (800410c <DMA_SetConfig+0x26c>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d00e      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a5f      	ldr	r2, [pc, #380]	@ (8004110 <DMA_SetConfig+0x270>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d009      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a5e      	ldr	r2, [pc, #376]	@ (8004114 <DMA_SetConfig+0x274>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d004      	beq.n	8003faa <DMA_SetConfig+0x10a>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a5c      	ldr	r2, [pc, #368]	@ (8004118 <DMA_SetConfig+0x278>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d101      	bne.n	8003fae <DMA_SetConfig+0x10e>
 8003faa:	2301      	movs	r3, #1
 8003fac:	e000      	b.n	8003fb0 <DMA_SetConfig+0x110>
 8003fae:	2300      	movs	r3, #0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00d      	beq.n	8003fd0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003fbc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d004      	beq.n	8003fd0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003fce:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a39      	ldr	r2, [pc, #228]	@ (80040bc <DMA_SetConfig+0x21c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d04a      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a38      	ldr	r2, [pc, #224]	@ (80040c0 <DMA_SetConfig+0x220>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d045      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a36      	ldr	r2, [pc, #216]	@ (80040c4 <DMA_SetConfig+0x224>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d040      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a35      	ldr	r2, [pc, #212]	@ (80040c8 <DMA_SetConfig+0x228>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d03b      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a33      	ldr	r2, [pc, #204]	@ (80040cc <DMA_SetConfig+0x22c>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d036      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a32      	ldr	r2, [pc, #200]	@ (80040d0 <DMA_SetConfig+0x230>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d031      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a30      	ldr	r2, [pc, #192]	@ (80040d4 <DMA_SetConfig+0x234>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d02c      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a2f      	ldr	r2, [pc, #188]	@ (80040d8 <DMA_SetConfig+0x238>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d027      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a2d      	ldr	r2, [pc, #180]	@ (80040dc <DMA_SetConfig+0x23c>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d022      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a2c      	ldr	r2, [pc, #176]	@ (80040e0 <DMA_SetConfig+0x240>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d01d      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2a      	ldr	r2, [pc, #168]	@ (80040e4 <DMA_SetConfig+0x244>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d018      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a29      	ldr	r2, [pc, #164]	@ (80040e8 <DMA_SetConfig+0x248>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d013      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a27      	ldr	r2, [pc, #156]	@ (80040ec <DMA_SetConfig+0x24c>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d00e      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a26      	ldr	r2, [pc, #152]	@ (80040f0 <DMA_SetConfig+0x250>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d009      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a24      	ldr	r2, [pc, #144]	@ (80040f4 <DMA_SetConfig+0x254>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d004      	beq.n	8004070 <DMA_SetConfig+0x1d0>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a23      	ldr	r2, [pc, #140]	@ (80040f8 <DMA_SetConfig+0x258>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d101      	bne.n	8004074 <DMA_SetConfig+0x1d4>
 8004070:	2301      	movs	r3, #1
 8004072:	e000      	b.n	8004076 <DMA_SetConfig+0x1d6>
 8004074:	2300      	movs	r3, #0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d059      	beq.n	800412e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800407e:	f003 031f 	and.w	r3, r3, #31
 8004082:	223f      	movs	r2, #63	@ 0x3f
 8004084:	409a      	lsls	r2, r3
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004098:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b40      	cmp	r3, #64	@ 0x40
 80040a8:	d138      	bne.n	800411c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80040ba:	e086      	b.n	80041ca <DMA_SetConfig+0x32a>
 80040bc:	40020010 	.word	0x40020010
 80040c0:	40020028 	.word	0x40020028
 80040c4:	40020040 	.word	0x40020040
 80040c8:	40020058 	.word	0x40020058
 80040cc:	40020070 	.word	0x40020070
 80040d0:	40020088 	.word	0x40020088
 80040d4:	400200a0 	.word	0x400200a0
 80040d8:	400200b8 	.word	0x400200b8
 80040dc:	40020410 	.word	0x40020410
 80040e0:	40020428 	.word	0x40020428
 80040e4:	40020440 	.word	0x40020440
 80040e8:	40020458 	.word	0x40020458
 80040ec:	40020470 	.word	0x40020470
 80040f0:	40020488 	.word	0x40020488
 80040f4:	400204a0 	.word	0x400204a0
 80040f8:	400204b8 	.word	0x400204b8
 80040fc:	58025408 	.word	0x58025408
 8004100:	5802541c 	.word	0x5802541c
 8004104:	58025430 	.word	0x58025430
 8004108:	58025444 	.word	0x58025444
 800410c:	58025458 	.word	0x58025458
 8004110:	5802546c 	.word	0x5802546c
 8004114:	58025480 	.word	0x58025480
 8004118:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	60da      	str	r2, [r3, #12]
}
 800412c:	e04d      	b.n	80041ca <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a29      	ldr	r2, [pc, #164]	@ (80041d8 <DMA_SetConfig+0x338>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d022      	beq.n	800417e <DMA_SetConfig+0x2de>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a27      	ldr	r2, [pc, #156]	@ (80041dc <DMA_SetConfig+0x33c>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d01d      	beq.n	800417e <DMA_SetConfig+0x2de>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a26      	ldr	r2, [pc, #152]	@ (80041e0 <DMA_SetConfig+0x340>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d018      	beq.n	800417e <DMA_SetConfig+0x2de>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a24      	ldr	r2, [pc, #144]	@ (80041e4 <DMA_SetConfig+0x344>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d013      	beq.n	800417e <DMA_SetConfig+0x2de>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a23      	ldr	r2, [pc, #140]	@ (80041e8 <DMA_SetConfig+0x348>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d00e      	beq.n	800417e <DMA_SetConfig+0x2de>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a21      	ldr	r2, [pc, #132]	@ (80041ec <DMA_SetConfig+0x34c>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d009      	beq.n	800417e <DMA_SetConfig+0x2de>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a20      	ldr	r2, [pc, #128]	@ (80041f0 <DMA_SetConfig+0x350>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d004      	beq.n	800417e <DMA_SetConfig+0x2de>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a1e      	ldr	r2, [pc, #120]	@ (80041f4 <DMA_SetConfig+0x354>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d101      	bne.n	8004182 <DMA_SetConfig+0x2e2>
 800417e:	2301      	movs	r3, #1
 8004180:	e000      	b.n	8004184 <DMA_SetConfig+0x2e4>
 8004182:	2300      	movs	r3, #0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d020      	beq.n	80041ca <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418c:	f003 031f 	and.w	r3, r3, #31
 8004190:	2201      	movs	r2, #1
 8004192:	409a      	lsls	r2, r3
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2b40      	cmp	r3, #64	@ 0x40
 80041a6:	d108      	bne.n	80041ba <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	60da      	str	r2, [r3, #12]
}
 80041b8:	e007      	b.n	80041ca <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	60da      	str	r2, [r3, #12]
}
 80041ca:	bf00      	nop
 80041cc:	371c      	adds	r7, #28
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	58025408 	.word	0x58025408
 80041dc:	5802541c 	.word	0x5802541c
 80041e0:	58025430 	.word	0x58025430
 80041e4:	58025444 	.word	0x58025444
 80041e8:	58025458 	.word	0x58025458
 80041ec:	5802546c 	.word	0x5802546c
 80041f0:	58025480 	.word	0x58025480
 80041f4:	58025494 	.word	0x58025494

080041f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a42      	ldr	r2, [pc, #264]	@ (8004310 <DMA_CalcBaseAndBitshift+0x118>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d04a      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a41      	ldr	r2, [pc, #260]	@ (8004314 <DMA_CalcBaseAndBitshift+0x11c>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d045      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a3f      	ldr	r2, [pc, #252]	@ (8004318 <DMA_CalcBaseAndBitshift+0x120>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d040      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a3e      	ldr	r2, [pc, #248]	@ (800431c <DMA_CalcBaseAndBitshift+0x124>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d03b      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a3c      	ldr	r2, [pc, #240]	@ (8004320 <DMA_CalcBaseAndBitshift+0x128>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d036      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a3b      	ldr	r2, [pc, #236]	@ (8004324 <DMA_CalcBaseAndBitshift+0x12c>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d031      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a39      	ldr	r2, [pc, #228]	@ (8004328 <DMA_CalcBaseAndBitshift+0x130>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d02c      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a38      	ldr	r2, [pc, #224]	@ (800432c <DMA_CalcBaseAndBitshift+0x134>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d027      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a36      	ldr	r2, [pc, #216]	@ (8004330 <DMA_CalcBaseAndBitshift+0x138>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d022      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a35      	ldr	r2, [pc, #212]	@ (8004334 <DMA_CalcBaseAndBitshift+0x13c>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d01d      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a33      	ldr	r2, [pc, #204]	@ (8004338 <DMA_CalcBaseAndBitshift+0x140>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d018      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a32      	ldr	r2, [pc, #200]	@ (800433c <DMA_CalcBaseAndBitshift+0x144>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d013      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a30      	ldr	r2, [pc, #192]	@ (8004340 <DMA_CalcBaseAndBitshift+0x148>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d00e      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a2f      	ldr	r2, [pc, #188]	@ (8004344 <DMA_CalcBaseAndBitshift+0x14c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d009      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a2d      	ldr	r2, [pc, #180]	@ (8004348 <DMA_CalcBaseAndBitshift+0x150>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d004      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xa8>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a2c      	ldr	r2, [pc, #176]	@ (800434c <DMA_CalcBaseAndBitshift+0x154>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d101      	bne.n	80042a4 <DMA_CalcBaseAndBitshift+0xac>
 80042a0:	2301      	movs	r3, #1
 80042a2:	e000      	b.n	80042a6 <DMA_CalcBaseAndBitshift+0xae>
 80042a4:	2300      	movs	r3, #0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d024      	beq.n	80042f4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	3b10      	subs	r3, #16
 80042b2:	4a27      	ldr	r2, [pc, #156]	@ (8004350 <DMA_CalcBaseAndBitshift+0x158>)
 80042b4:	fba2 2303 	umull	r2, r3, r2, r3
 80042b8:	091b      	lsrs	r3, r3, #4
 80042ba:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f003 0307 	and.w	r3, r3, #7
 80042c2:	4a24      	ldr	r2, [pc, #144]	@ (8004354 <DMA_CalcBaseAndBitshift+0x15c>)
 80042c4:	5cd3      	ldrb	r3, [r2, r3]
 80042c6:	461a      	mov	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b03      	cmp	r3, #3
 80042d0:	d908      	bls.n	80042e4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004358 <DMA_CalcBaseAndBitshift+0x160>)
 80042da:	4013      	ands	r3, r2
 80042dc:	1d1a      	adds	r2, r3, #4
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80042e2:	e00d      	b.n	8004300 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	461a      	mov	r2, r3
 80042ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004358 <DMA_CalcBaseAndBitshift+0x160>)
 80042ec:	4013      	ands	r3, r2
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80042f2:	e005      	b.n	8004300 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004304:	4618      	mov	r0, r3
 8004306:	3714      	adds	r7, #20
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	40020010 	.word	0x40020010
 8004314:	40020028 	.word	0x40020028
 8004318:	40020040 	.word	0x40020040
 800431c:	40020058 	.word	0x40020058
 8004320:	40020070 	.word	0x40020070
 8004324:	40020088 	.word	0x40020088
 8004328:	400200a0 	.word	0x400200a0
 800432c:	400200b8 	.word	0x400200b8
 8004330:	40020410 	.word	0x40020410
 8004334:	40020428 	.word	0x40020428
 8004338:	40020440 	.word	0x40020440
 800433c:	40020458 	.word	0x40020458
 8004340:	40020470 	.word	0x40020470
 8004344:	40020488 	.word	0x40020488
 8004348:	400204a0 	.word	0x400204a0
 800434c:	400204b8 	.word	0x400204b8
 8004350:	aaaaaaab 	.word	0xaaaaaaab
 8004354:	080124a0 	.word	0x080124a0
 8004358:	fffffc00 	.word	0xfffffc00

0800435c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d120      	bne.n	80043b2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004374:	2b03      	cmp	r3, #3
 8004376:	d858      	bhi.n	800442a <DMA_CheckFifoParam+0xce>
 8004378:	a201      	add	r2, pc, #4	@ (adr r2, 8004380 <DMA_CheckFifoParam+0x24>)
 800437a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800437e:	bf00      	nop
 8004380:	08004391 	.word	0x08004391
 8004384:	080043a3 	.word	0x080043a3
 8004388:	08004391 	.word	0x08004391
 800438c:	0800442b 	.word	0x0800442b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004394:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d048      	beq.n	800442e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80043a0:	e045      	b.n	800442e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043aa:	d142      	bne.n	8004432 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80043b0:	e03f      	b.n	8004432 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ba:	d123      	bne.n	8004404 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d838      	bhi.n	8004436 <DMA_CheckFifoParam+0xda>
 80043c4:	a201      	add	r2, pc, #4	@ (adr r2, 80043cc <DMA_CheckFifoParam+0x70>)
 80043c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ca:	bf00      	nop
 80043cc:	080043dd 	.word	0x080043dd
 80043d0:	080043e3 	.word	0x080043e3
 80043d4:	080043dd 	.word	0x080043dd
 80043d8:	080043f5 	.word	0x080043f5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	73fb      	strb	r3, [r7, #15]
        break;
 80043e0:	e030      	b.n	8004444 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d025      	beq.n	800443a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80043f2:	e022      	b.n	800443a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043fc:	d11f      	bne.n	800443e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004402:	e01c      	b.n	800443e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004408:	2b02      	cmp	r3, #2
 800440a:	d902      	bls.n	8004412 <DMA_CheckFifoParam+0xb6>
 800440c:	2b03      	cmp	r3, #3
 800440e:	d003      	beq.n	8004418 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004410:	e018      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	73fb      	strb	r3, [r7, #15]
        break;
 8004416:	e015      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00e      	beq.n	8004442 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	73fb      	strb	r3, [r7, #15]
    break;
 8004428:	e00b      	b.n	8004442 <DMA_CheckFifoParam+0xe6>
        break;
 800442a:	bf00      	nop
 800442c:	e00a      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
        break;
 800442e:	bf00      	nop
 8004430:	e008      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
        break;
 8004432:	bf00      	nop
 8004434:	e006      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
        break;
 8004436:	bf00      	nop
 8004438:	e004      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
        break;
 800443a:	bf00      	nop
 800443c:	e002      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
        break;
 800443e:	bf00      	nop
 8004440:	e000      	b.n	8004444 <DMA_CheckFifoParam+0xe8>
    break;
 8004442:	bf00      	nop
    }
  }

  return status;
 8004444:	7bfb      	ldrb	r3, [r7, #15]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3714      	adds	r7, #20
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop

08004454 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a38      	ldr	r2, [pc, #224]	@ (8004548 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d022      	beq.n	80044b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a36      	ldr	r2, [pc, #216]	@ (800454c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d01d      	beq.n	80044b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a35      	ldr	r2, [pc, #212]	@ (8004550 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d018      	beq.n	80044b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a33      	ldr	r2, [pc, #204]	@ (8004554 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d013      	beq.n	80044b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a32      	ldr	r2, [pc, #200]	@ (8004558 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d00e      	beq.n	80044b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a30      	ldr	r2, [pc, #192]	@ (800455c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d009      	beq.n	80044b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004560 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d004      	beq.n	80044b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a2d      	ldr	r2, [pc, #180]	@ (8004564 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d101      	bne.n	80044b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80044b2:	2301      	movs	r3, #1
 80044b4:	e000      	b.n	80044b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80044b6:	2300      	movs	r3, #0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01a      	beq.n	80044f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	3b08      	subs	r3, #8
 80044c4:	4a28      	ldr	r2, [pc, #160]	@ (8004568 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80044c6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ca:	091b      	lsrs	r3, r3, #4
 80044cc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	4b26      	ldr	r3, [pc, #152]	@ (800456c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	461a      	mov	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a24      	ldr	r2, [pc, #144]	@ (8004570 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80044e0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	2201      	movs	r2, #1
 80044ea:	409a      	lsls	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80044f0:	e024      	b.n	800453c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	3b10      	subs	r3, #16
 80044fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004574 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80044fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	4a1c      	ldr	r2, [pc, #112]	@ (8004578 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d806      	bhi.n	800451a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	4a1b      	ldr	r2, [pc, #108]	@ (800457c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d902      	bls.n	800451a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3308      	adds	r3, #8
 8004518:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	4b18      	ldr	r3, [pc, #96]	@ (8004580 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	461a      	mov	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a16      	ldr	r2, [pc, #88]	@ (8004584 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800452c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f003 031f 	and.w	r3, r3, #31
 8004534:	2201      	movs	r2, #1
 8004536:	409a      	lsls	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800453c:	bf00      	nop
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	58025408 	.word	0x58025408
 800454c:	5802541c 	.word	0x5802541c
 8004550:	58025430 	.word	0x58025430
 8004554:	58025444 	.word	0x58025444
 8004558:	58025458 	.word	0x58025458
 800455c:	5802546c 	.word	0x5802546c
 8004560:	58025480 	.word	0x58025480
 8004564:	58025494 	.word	0x58025494
 8004568:	cccccccd 	.word	0xcccccccd
 800456c:	16009600 	.word	0x16009600
 8004570:	58025880 	.word	0x58025880
 8004574:	aaaaaaab 	.word	0xaaaaaaab
 8004578:	400204b8 	.word	0x400204b8
 800457c:	4002040f 	.word	0x4002040f
 8004580:	10008200 	.word	0x10008200
 8004584:	40020880 	.word	0x40020880

08004588 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	b2db      	uxtb	r3, r3
 8004596:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d04a      	beq.n	8004634 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d847      	bhi.n	8004634 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a25      	ldr	r2, [pc, #148]	@ (8004640 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d022      	beq.n	80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a24      	ldr	r2, [pc, #144]	@ (8004644 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d01d      	beq.n	80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a22      	ldr	r2, [pc, #136]	@ (8004648 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d018      	beq.n	80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a21      	ldr	r2, [pc, #132]	@ (800464c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d013      	beq.n	80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004650 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d00e      	beq.n	80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a1e      	ldr	r2, [pc, #120]	@ (8004654 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d009      	beq.n	80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a1c      	ldr	r2, [pc, #112]	@ (8004658 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d004      	beq.n	80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a1b      	ldr	r2, [pc, #108]	@ (800465c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d101      	bne.n	80045f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80045f4:	2301      	movs	r3, #1
 80045f6:	e000      	b.n	80045fa <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80045f8:	2300      	movs	r3, #0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	4b17      	ldr	r3, [pc, #92]	@ (8004660 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004602:	4413      	add	r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	461a      	mov	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a15      	ldr	r2, [pc, #84]	@ (8004664 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004610:	671a      	str	r2, [r3, #112]	@ 0x70
 8004612:	e009      	b.n	8004628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4b14      	ldr	r3, [pc, #80]	@ (8004668 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004618:	4413      	add	r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	461a      	mov	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a11      	ldr	r2, [pc, #68]	@ (800466c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004626:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3b01      	subs	r3, #1
 800462c:	2201      	movs	r2, #1
 800462e:	409a      	lsls	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004634:	bf00      	nop
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	58025408 	.word	0x58025408
 8004644:	5802541c 	.word	0x5802541c
 8004648:	58025430 	.word	0x58025430
 800464c:	58025444 	.word	0x58025444
 8004650:	58025458 	.word	0x58025458
 8004654:	5802546c 	.word	0x5802546c
 8004658:	58025480 	.word	0x58025480
 800465c:	58025494 	.word	0x58025494
 8004660:	1600963f 	.word	0x1600963f
 8004664:	58025940 	.word	0x58025940
 8004668:	1000823f 	.word	0x1000823f
 800466c:	40020940 	.word	0x40020940

08004670 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004670:	b480      	push	{r7}
 8004672:	b087      	sub	sp, #28
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	460b      	mov	r3, r1
 800467a:	607a      	str	r2, [r7, #4]
 800467c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800467e:	2300      	movs	r3, #0
 8004680:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d101      	bne.n	800468c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e00a      	b.n	80046a2 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800468c:	7afb      	ldrb	r3, [r7, #11]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d103      	bne.n	800469a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	605a      	str	r2, [r3, #4]
      break;
 8004698:	e002      	b.n	80046a0 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	75fb      	strb	r3, [r7, #23]
      break;
 800469e:	bf00      	nop
  }

  return status;
 80046a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	371c      	adds	r7, #28
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b083      	sub	sp, #12
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e003      	b.n	80046ca <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80046c8:	2300      	movs	r3, #0
  }
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	370c      	adds	r7, #12
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
	...

080046d8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	0c1b      	lsrs	r3, r3, #16
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 031f 	and.w	r3, r3, #31
 80046f4:	2201      	movs	r2, #1
 80046f6:	fa02 f303 	lsl.w	r3, r2, r3
 80046fa:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80046fc:	f7fd fecc 	bl	8002498 <HAL_GetCurrentCPUID>
 8004700:	4603      	mov	r3, r0
 8004702:	2b03      	cmp	r3, #3
 8004704:	d105      	bne.n	8004712 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	011a      	lsls	r2, r3, #4
 800470a:	4b0f      	ldr	r3, [pc, #60]	@ (8004748 <HAL_EXTI_IRQHandler+0x70>)
 800470c:	4413      	add	r3, r2
 800470e:	617b      	str	r3, [r7, #20]
 8004710:	e004      	b.n	800471c <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	011a      	lsls	r2, r3, #4
 8004716:	4b0d      	ldr	r3, [pc, #52]	@ (800474c <HAL_EXTI_IRQHandler+0x74>)
 8004718:	4413      	add	r3, r2
 800471a:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	4013      	ands	r3, r2
 8004724:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d009      	beq.n	8004740 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	4798      	blx	r3
    }
  }
}
 8004740:	bf00      	nop
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	58000088 	.word	0x58000088
 800474c:	580000c8 	.word	0x580000c8

08004750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004750:	b480      	push	{r7}
 8004752:	b089      	sub	sp, #36	@ 0x24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800475a:	2300      	movs	r3, #0
 800475c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800475e:	4b89      	ldr	r3, [pc, #548]	@ (8004984 <HAL_GPIO_Init+0x234>)
 8004760:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004762:	e194      	b.n	8004a8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	2101      	movs	r1, #1
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	fa01 f303 	lsl.w	r3, r1, r3
 8004770:	4013      	ands	r3, r2
 8004772:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 8186 	beq.w	8004a88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f003 0303 	and.w	r3, r3, #3
 8004784:	2b01      	cmp	r3, #1
 8004786:	d005      	beq.n	8004794 <HAL_GPIO_Init+0x44>
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f003 0303 	and.w	r3, r3, #3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d130      	bne.n	80047f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	005b      	lsls	r3, r3, #1
 800479e:	2203      	movs	r2, #3
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	43db      	mvns	r3, r3
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4013      	ands	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	005b      	lsls	r3, r3, #1
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69ba      	ldr	r2, [r7, #24]
 80047c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047ca:	2201      	movs	r2, #1
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	fa02 f303 	lsl.w	r3, r2, r3
 80047d2:	43db      	mvns	r3, r3
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	4013      	ands	r3, r2
 80047d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	091b      	lsrs	r3, r3, #4
 80047e0:	f003 0201 	and.w	r2, r3, #1
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	2b03      	cmp	r3, #3
 8004800:	d017      	beq.n	8004832 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	2203      	movs	r2, #3
 800480e:	fa02 f303 	lsl.w	r3, r2, r3
 8004812:	43db      	mvns	r3, r3
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	4013      	ands	r3, r2
 8004818:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	689a      	ldr	r2, [r3, #8]
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	69ba      	ldr	r2, [r7, #24]
 8004828:	4313      	orrs	r3, r2
 800482a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	69ba      	ldr	r2, [r7, #24]
 8004830:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d123      	bne.n	8004886 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	08da      	lsrs	r2, r3, #3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	3208      	adds	r2, #8
 8004846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800484a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f003 0307 	and.w	r3, r3, #7
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	220f      	movs	r2, #15
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	43db      	mvns	r3, r3
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	4013      	ands	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	691a      	ldr	r2, [r3, #16]
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	f003 0307 	and.w	r3, r3, #7
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	fa02 f303 	lsl.w	r3, r2, r3
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	4313      	orrs	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	08da      	lsrs	r2, r3, #3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	3208      	adds	r2, #8
 8004880:	69b9      	ldr	r1, [r7, #24]
 8004882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	2203      	movs	r2, #3
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	43db      	mvns	r3, r3
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	4013      	ands	r3, r2
 800489c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f003 0203 	and.w	r2, r3, #3
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	fa02 f303 	lsl.w	r3, r2, r3
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f000 80e0 	beq.w	8004a88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c8:	4b2f      	ldr	r3, [pc, #188]	@ (8004988 <HAL_GPIO_Init+0x238>)
 80048ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048ce:	4a2e      	ldr	r2, [pc, #184]	@ (8004988 <HAL_GPIO_Init+0x238>)
 80048d0:	f043 0302 	orr.w	r3, r3, #2
 80048d4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80048d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004988 <HAL_GPIO_Init+0x238>)
 80048da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048e6:	4a29      	ldr	r2, [pc, #164]	@ (800498c <HAL_GPIO_Init+0x23c>)
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	089b      	lsrs	r3, r3, #2
 80048ec:	3302      	adds	r3, #2
 80048ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	f003 0303 	and.w	r3, r3, #3
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	220f      	movs	r2, #15
 80048fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004902:	43db      	mvns	r3, r3
 8004904:	69ba      	ldr	r2, [r7, #24]
 8004906:	4013      	ands	r3, r2
 8004908:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a20      	ldr	r2, [pc, #128]	@ (8004990 <HAL_GPIO_Init+0x240>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d052      	beq.n	80049b8 <HAL_GPIO_Init+0x268>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a1f      	ldr	r2, [pc, #124]	@ (8004994 <HAL_GPIO_Init+0x244>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d031      	beq.n	800497e <HAL_GPIO_Init+0x22e>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a1e      	ldr	r2, [pc, #120]	@ (8004998 <HAL_GPIO_Init+0x248>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d02b      	beq.n	800497a <HAL_GPIO_Init+0x22a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a1d      	ldr	r2, [pc, #116]	@ (800499c <HAL_GPIO_Init+0x24c>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d025      	beq.n	8004976 <HAL_GPIO_Init+0x226>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a1c      	ldr	r2, [pc, #112]	@ (80049a0 <HAL_GPIO_Init+0x250>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d01f      	beq.n	8004972 <HAL_GPIO_Init+0x222>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a1b      	ldr	r2, [pc, #108]	@ (80049a4 <HAL_GPIO_Init+0x254>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d019      	beq.n	800496e <HAL_GPIO_Init+0x21e>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a1a      	ldr	r2, [pc, #104]	@ (80049a8 <HAL_GPIO_Init+0x258>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d013      	beq.n	800496a <HAL_GPIO_Init+0x21a>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a19      	ldr	r2, [pc, #100]	@ (80049ac <HAL_GPIO_Init+0x25c>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d00d      	beq.n	8004966 <HAL_GPIO_Init+0x216>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a18      	ldr	r2, [pc, #96]	@ (80049b0 <HAL_GPIO_Init+0x260>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d007      	beq.n	8004962 <HAL_GPIO_Init+0x212>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a17      	ldr	r2, [pc, #92]	@ (80049b4 <HAL_GPIO_Init+0x264>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d101      	bne.n	800495e <HAL_GPIO_Init+0x20e>
 800495a:	2309      	movs	r3, #9
 800495c:	e02d      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 800495e:	230a      	movs	r3, #10
 8004960:	e02b      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 8004962:	2308      	movs	r3, #8
 8004964:	e029      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 8004966:	2307      	movs	r3, #7
 8004968:	e027      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 800496a:	2306      	movs	r3, #6
 800496c:	e025      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 800496e:	2305      	movs	r3, #5
 8004970:	e023      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 8004972:	2304      	movs	r3, #4
 8004974:	e021      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 8004976:	2303      	movs	r3, #3
 8004978:	e01f      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 800497a:	2302      	movs	r3, #2
 800497c:	e01d      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 800497e:	2301      	movs	r3, #1
 8004980:	e01b      	b.n	80049ba <HAL_GPIO_Init+0x26a>
 8004982:	bf00      	nop
 8004984:	58000080 	.word	0x58000080
 8004988:	58024400 	.word	0x58024400
 800498c:	58000400 	.word	0x58000400
 8004990:	58020000 	.word	0x58020000
 8004994:	58020400 	.word	0x58020400
 8004998:	58020800 	.word	0x58020800
 800499c:	58020c00 	.word	0x58020c00
 80049a0:	58021000 	.word	0x58021000
 80049a4:	58021400 	.word	0x58021400
 80049a8:	58021800 	.word	0x58021800
 80049ac:	58021c00 	.word	0x58021c00
 80049b0:	58022000 	.word	0x58022000
 80049b4:	58022400 	.word	0x58022400
 80049b8:	2300      	movs	r3, #0
 80049ba:	69fa      	ldr	r2, [r7, #28]
 80049bc:	f002 0203 	and.w	r2, r2, #3
 80049c0:	0092      	lsls	r2, r2, #2
 80049c2:	4093      	lsls	r3, r2
 80049c4:	69ba      	ldr	r2, [r7, #24]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049ca:	4938      	ldr	r1, [pc, #224]	@ (8004aac <HAL_GPIO_Init+0x35c>)
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	089b      	lsrs	r3, r3, #2
 80049d0:	3302      	adds	r3, #2
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80049fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004a06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	43db      	mvns	r3, r3
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	4013      	ands	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004a2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	69ba      	ldr	r2, [r7, #24]
 8004a40:	4013      	ands	r3, r2
 8004a42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	43db      	mvns	r3, r3
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f47f ae63 	bne.w	8004764 <HAL_GPIO_Init+0x14>
  }
}
 8004a9e:	bf00      	nop
 8004aa0:	bf00      	nop
 8004aa2:	3724      	adds	r7, #36	@ 0x24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr
 8004aac:	58000400 	.word	0x58000400

08004ab0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	807b      	strh	r3, [r7, #2]
 8004abc:	4613      	mov	r3, r2
 8004abe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ac0:	787b      	ldrb	r3, [r7, #1]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d003      	beq.n	8004ace <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ac6:	887a      	ldrh	r2, [r7, #2]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004acc:	e003      	b.n	8004ad6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004ace:	887b      	ldrh	r3, [r7, #2]
 8004ad0:	041a      	lsls	r2, r3, #16
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	619a      	str	r2, [r3, #24]
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b085      	sub	sp, #20
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
 8004aea:	460b      	mov	r3, r1
 8004aec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004af4:	887a      	ldrh	r2, [r7, #2]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4013      	ands	r3, r2
 8004afa:	041a      	lsls	r2, r3, #16
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	43d9      	mvns	r1, r3
 8004b00:	887b      	ldrh	r3, [r7, #2]
 8004b02:	400b      	ands	r3, r1
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	619a      	str	r2, [r3, #24]
}
 8004b0a:	bf00      	nop
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
	...

08004b18 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004b20:	4a08      	ldr	r2, [pc, #32]	@ (8004b44 <HAL_HSEM_FastTake+0x2c>)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3320      	adds	r3, #32
 8004b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b2a:	4a07      	ldr	r2, [pc, #28]	@ (8004b48 <HAL_HSEM_FastTake+0x30>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d101      	bne.n	8004b34 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004b30:	2300      	movs	r3, #0
 8004b32:	e000      	b.n	8004b36 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	58026400 	.word	0x58026400
 8004b48:	80000300 	.word	0x80000300

08004b4c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8004b56:	4906      	ldr	r1, [pc, #24]	@ (8004b70 <HAL_HSEM_Release+0x24>)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr
 8004b70:	58026400 	.word	0x58026400

08004b74 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af02      	add	r7, sp, #8
 8004b7a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e0fe      	b.n	8004d84 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d106      	bne.n	8004ba0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f00a fa7e 	bl	800f09c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2203      	movs	r2, #3
 8004ba4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f006 fe42 	bl	800b836 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6818      	ldr	r0, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	7c1a      	ldrb	r2, [r3, #16]
 8004bba:	f88d 2000 	strb.w	r2, [sp]
 8004bbe:	3304      	adds	r3, #4
 8004bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bc2:	f006 fd13 	bl	800b5ec <USB_CoreInit>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d005      	beq.n	8004bd8 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e0d5      	b.n	8004d84 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2100      	movs	r1, #0
 8004bde:	4618      	mov	r0, r3
 8004be0:	f006 fe3a 	bl	800b858 <USB_SetCurrentMode>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d005      	beq.n	8004bf6 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2202      	movs	r2, #2
 8004bee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e0c6      	b.n	8004d84 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	73fb      	strb	r3, [r7, #15]
 8004bfa:	e04a      	b.n	8004c92 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004bfc:	7bfa      	ldrb	r2, [r7, #15]
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	4613      	mov	r3, r2
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	4413      	add	r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	440b      	add	r3, r1
 8004c0a:	3315      	adds	r3, #21
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004c10:	7bfa      	ldrb	r2, [r7, #15]
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	4613      	mov	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	4413      	add	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	440b      	add	r3, r1
 8004c1e:	3314      	adds	r3, #20
 8004c20:	7bfa      	ldrb	r2, [r7, #15]
 8004c22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004c24:	7bfa      	ldrb	r2, [r7, #15]
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	b298      	uxth	r0, r3
 8004c2a:	6879      	ldr	r1, [r7, #4]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	00db      	lsls	r3, r3, #3
 8004c30:	4413      	add	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	332e      	adds	r3, #46	@ 0x2e
 8004c38:	4602      	mov	r2, r0
 8004c3a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004c3c:	7bfa      	ldrb	r2, [r7, #15]
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	4613      	mov	r3, r2
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	4413      	add	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	3318      	adds	r3, #24
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004c50:	7bfa      	ldrb	r2, [r7, #15]
 8004c52:	6879      	ldr	r1, [r7, #4]
 8004c54:	4613      	mov	r3, r2
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	4413      	add	r3, r2
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	440b      	add	r3, r1
 8004c5e:	331c      	adds	r3, #28
 8004c60:	2200      	movs	r2, #0
 8004c62:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004c64:	7bfa      	ldrb	r2, [r7, #15]
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	4413      	add	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	3320      	adds	r3, #32
 8004c74:	2200      	movs	r2, #0
 8004c76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004c78:	7bfa      	ldrb	r2, [r7, #15]
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	4413      	add	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	3324      	adds	r3, #36	@ 0x24
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c8c:	7bfb      	ldrb	r3, [r7, #15]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	791b      	ldrb	r3, [r3, #4]
 8004c96:	7bfa      	ldrb	r2, [r7, #15]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d3af      	bcc.n	8004bfc <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	73fb      	strb	r3, [r7, #15]
 8004ca0:	e044      	b.n	8004d2c <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ca2:	7bfa      	ldrb	r2, [r7, #15]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	00db      	lsls	r3, r3, #3
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004cb8:	7bfa      	ldrb	r2, [r7, #15]
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004cca:	7bfa      	ldrb	r2, [r7, #15]
 8004ccc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004cce:	7bfa      	ldrb	r2, [r7, #15]
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ce4:	7bfa      	ldrb	r2, [r7, #15]
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	4413      	add	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	440b      	add	r3, r1
 8004cf2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004cfa:	7bfa      	ldrb	r2, [r7, #15]
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	00db      	lsls	r3, r3, #3
 8004d02:	4413      	add	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	440b      	add	r3, r1
 8004d08:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004d10:	7bfa      	ldrb	r2, [r7, #15]
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	4613      	mov	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	4413      	add	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004d22:	2200      	movs	r2, #0
 8004d24:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d26:	7bfb      	ldrb	r3, [r7, #15]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	791b      	ldrb	r3, [r3, #4]
 8004d30:	7bfa      	ldrb	r2, [r7, #15]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d3b5      	bcc.n	8004ca2 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	7c1a      	ldrb	r2, [r3, #16]
 8004d3e:	f88d 2000 	strb.w	r2, [sp]
 8004d42:	3304      	adds	r3, #4
 8004d44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d46:	f006 fdd3 	bl	800b8f0 <USB_DevInit>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e013      	b.n	8004d84 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	7b1b      	ldrb	r3, [r3, #12]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d102      	bne.n	8004d78 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f001 f96c 	bl	8006050 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f007 fe12 	bl	800c9a6 <USB_DevDisconnect>

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d101      	bne.n	8004da8 <HAL_PCD_Start+0x1c>
 8004da4:	2302      	movs	r3, #2
 8004da6:	e022      	b.n	8004dee <HAL_PCD_Start+0x62>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d009      	beq.n	8004dd0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d105      	bne.n	8004dd0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f006 fd1d 	bl	800b814 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4618      	mov	r0, r3
 8004de0:	f007 fdc0 	bl	800c964 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004df6:	b590      	push	{r4, r7, lr}
 8004df8:	b08d      	sub	sp, #52	@ 0x34
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e04:	6a3b      	ldr	r3, [r7, #32]
 8004e06:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f007 fe7e 	bl	800cb0e <USB_GetMode>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f040 84b9 	bne.w	800578c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f007 fde2 	bl	800c9e8 <USB_ReadInterrupts>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f000 84af 	beq.w	800578a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	0a1b      	lsrs	r3, r3, #8
 8004e36:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f007 fdcf 	bl	800c9e8 <USB_ReadInterrupts>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d107      	bne.n	8004e64 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695a      	ldr	r2, [r3, #20]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f002 0202 	and.w	r2, r2, #2
 8004e62:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f007 fdbd 	bl	800c9e8 <USB_ReadInterrupts>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	f003 0310 	and.w	r3, r3, #16
 8004e74:	2b10      	cmp	r3, #16
 8004e76:	d161      	bne.n	8004f3c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	699a      	ldr	r2, [r3, #24]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0210 	bic.w	r2, r2, #16
 8004e86:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	f003 020f 	and.w	r2, r3, #15
 8004e94:	4613      	mov	r3, r2
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	4413      	add	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	0c5b      	lsrs	r3, r3, #17
 8004eac:	f003 030f 	and.w	r3, r3, #15
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d124      	bne.n	8004efe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004eba:	4013      	ands	r3, r2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d035      	beq.n	8004f2c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	091b      	lsrs	r3, r3, #4
 8004ec8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004eca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	6a38      	ldr	r0, [r7, #32]
 8004ed4:	f007 fbf4 	bl	800c6c0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	091b      	lsrs	r3, r3, #4
 8004ee0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ee4:	441a      	add	r2, r3
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	695a      	ldr	r2, [r3, #20]
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	091b      	lsrs	r3, r3, #4
 8004ef2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ef6:	441a      	add	r2, r3
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	615a      	str	r2, [r3, #20]
 8004efc:	e016      	b.n	8004f2c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	0c5b      	lsrs	r3, r3, #17
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	2b06      	cmp	r3, #6
 8004f08:	d110      	bne.n	8004f2c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f10:	2208      	movs	r2, #8
 8004f12:	4619      	mov	r1, r3
 8004f14:	6a38      	ldr	r0, [r7, #32]
 8004f16:	f007 fbd3 	bl	800c6c0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	695a      	ldr	r2, [r3, #20]
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	091b      	lsrs	r3, r3, #4
 8004f22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f26:	441a      	add	r2, r3
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	699a      	ldr	r2, [r3, #24]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f042 0210 	orr.w	r2, r2, #16
 8004f3a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f007 fd51 	bl	800c9e8 <USB_ReadInterrupts>
 8004f46:	4603      	mov	r3, r0
 8004f48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f4c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f50:	f040 80a7 	bne.w	80050a2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f007 fd56 	bl	800ca0e <USB_ReadDevAllOutEpInterrupt>
 8004f62:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004f64:	e099      	b.n	800509a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f68:	f003 0301 	and.w	r3, r3, #1
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 808e 	beq.w	800508e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f78:	b2d2      	uxtb	r2, r2
 8004f7a:	4611      	mov	r1, r2
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f007 fd7a 	bl	800ca76 <USB_ReadDevOutEPInterrupt>
 8004f82:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00c      	beq.n	8004fa8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	015a      	lsls	r2, r3, #5
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	4413      	add	r3, r2
 8004f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004fa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fece 	bl	8005d44 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00c      	beq.n	8004fcc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb4:	015a      	lsls	r2, r3, #5
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	4413      	add	r3, r2
 8004fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	2308      	movs	r3, #8
 8004fc2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004fc4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 ffa4 	bl	8005f14 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	f003 0310 	and.w	r3, r3, #16
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d008      	beq.n	8004fe8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	2310      	movs	r3, #16
 8004fe6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d030      	beq.n	8005054 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ffa:	2b80      	cmp	r3, #128	@ 0x80
 8004ffc:	d109      	bne.n	8005012 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	69fa      	ldr	r2, [r7, #28]
 8005008:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800500c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005010:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005014:	4613      	mov	r3, r2
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	4413      	add	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	4413      	add	r3, r2
 8005024:	3304      	adds	r3, #4
 8005026:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	78db      	ldrb	r3, [r3, #3]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d108      	bne.n	8005042 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	2200      	movs	r2, #0
 8005034:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	b2db      	uxtb	r3, r3
 800503a:	4619      	mov	r1, r3
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f00a f963 	bl	800f308 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	4413      	add	r3, r2
 800504a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800504e:	461a      	mov	r2, r3
 8005050:	2302      	movs	r3, #2
 8005052:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	f003 0320 	and.w	r3, r3, #32
 800505a:	2b00      	cmp	r3, #0
 800505c:	d008      	beq.n	8005070 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	015a      	lsls	r2, r3, #5
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	4413      	add	r3, r2
 8005066:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800506a:	461a      	mov	r2, r3
 800506c:	2320      	movs	r3, #32
 800506e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d009      	beq.n	800508e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800507a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507c:	015a      	lsls	r2, r3, #5
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	4413      	add	r3, r2
 8005082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005086:	461a      	mov	r2, r3
 8005088:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800508c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800508e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005090:	3301      	adds	r3, #1
 8005092:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005096:	085b      	lsrs	r3, r3, #1
 8005098:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800509a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509c:	2b00      	cmp	r3, #0
 800509e:	f47f af62 	bne.w	8004f66 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f007 fc9e 	bl	800c9e8 <USB_ReadInterrupts>
 80050ac:	4603      	mov	r3, r0
 80050ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050b6:	f040 80db 	bne.w	8005270 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4618      	mov	r0, r3
 80050c0:	f007 fcbf 	bl	800ca42 <USB_ReadDevAllInEpInterrupt>
 80050c4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80050c6:	2300      	movs	r3, #0
 80050c8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80050ca:	e0cd      	b.n	8005268 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80050cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 80c2 	beq.w	800525c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050de:	b2d2      	uxtb	r2, r2
 80050e0:	4611      	mov	r1, r2
 80050e2:	4618      	mov	r0, r3
 80050e4:	f007 fce5 	bl	800cab2 <USB_ReadDevInEPInterrupt>
 80050e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d057      	beq.n	80051a4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	f003 030f 	and.w	r3, r3, #15
 80050fa:	2201      	movs	r2, #1
 80050fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005100:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005108:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	43db      	mvns	r3, r3
 800510e:	69f9      	ldr	r1, [r7, #28]
 8005110:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005114:	4013      	ands	r3, r2
 8005116:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511a:	015a      	lsls	r2, r3, #5
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	4413      	add	r3, r2
 8005120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005124:	461a      	mov	r2, r3
 8005126:	2301      	movs	r3, #1
 8005128:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	799b      	ldrb	r3, [r3, #6]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d132      	bne.n	8005198 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005132:	6879      	ldr	r1, [r7, #4]
 8005134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005136:	4613      	mov	r3, r2
 8005138:	00db      	lsls	r3, r3, #3
 800513a:	4413      	add	r3, r2
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	440b      	add	r3, r1
 8005140:	3320      	adds	r3, #32
 8005142:	6819      	ldr	r1, [r3, #0]
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005148:	4613      	mov	r3, r2
 800514a:	00db      	lsls	r3, r3, #3
 800514c:	4413      	add	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4403      	add	r3, r0
 8005152:	331c      	adds	r3, #28
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4419      	add	r1, r3
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800515c:	4613      	mov	r3, r2
 800515e:	00db      	lsls	r3, r3, #3
 8005160:	4413      	add	r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4403      	add	r3, r0
 8005166:	3320      	adds	r3, #32
 8005168:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800516a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516c:	2b00      	cmp	r3, #0
 800516e:	d113      	bne.n	8005198 <HAL_PCD_IRQHandler+0x3a2>
 8005170:	6879      	ldr	r1, [r7, #4]
 8005172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005174:	4613      	mov	r3, r2
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	4413      	add	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	440b      	add	r3, r1
 800517e:	3324      	adds	r3, #36	@ 0x24
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d108      	bne.n	8005198 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6818      	ldr	r0, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005190:	461a      	mov	r2, r3
 8005192:	2101      	movs	r1, #1
 8005194:	f007 fcee 	bl	800cb74 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519a:	b2db      	uxtb	r3, r3
 800519c:	4619      	mov	r1, r3
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f00a f82d 	bl	800f1fe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	f003 0308 	and.w	r3, r3, #8
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d008      	beq.n	80051c0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80051ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b0:	015a      	lsls	r2, r3, #5
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	4413      	add	r3, r2
 80051b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ba:	461a      	mov	r2, r3
 80051bc:	2308      	movs	r3, #8
 80051be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f003 0310 	and.w	r3, r3, #16
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d008      	beq.n	80051dc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80051ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051d6:	461a      	mov	r2, r3
 80051d8:	2310      	movs	r3, #16
 80051da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d008      	beq.n	80051f8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80051e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e8:	015a      	lsls	r2, r3, #5
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	4413      	add	r3, r2
 80051ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051f2:	461a      	mov	r2, r3
 80051f4:	2340      	movs	r3, #64	@ 0x40
 80051f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d023      	beq.n	800524a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005202:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005204:	6a38      	ldr	r0, [r7, #32]
 8005206:	f006 fcd1 	bl	800bbac <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800520a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800520c:	4613      	mov	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	4413      	add	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	3310      	adds	r3, #16
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	4413      	add	r3, r2
 800521a:	3304      	adds	r3, #4
 800521c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	78db      	ldrb	r3, [r3, #3]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d108      	bne.n	8005238 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2200      	movs	r2, #0
 800522a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800522c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522e:	b2db      	uxtb	r3, r3
 8005230:	4619      	mov	r1, r3
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f00a f87a 	bl	800f32c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523a:	015a      	lsls	r2, r3, #5
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	4413      	add	r3, r2
 8005240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005244:	461a      	mov	r2, r3
 8005246:	2302      	movs	r3, #2
 8005248:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005250:	2b00      	cmp	r3, #0
 8005252:	d003      	beq.n	800525c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005254:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 fce8 	bl	8005c2c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800525c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525e:	3301      	adds	r3, #1
 8005260:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005264:	085b      	lsrs	r3, r3, #1
 8005266:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526a:	2b00      	cmp	r3, #0
 800526c:	f47f af2e 	bne.w	80050cc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4618      	mov	r0, r3
 8005276:	f007 fbb7 	bl	800c9e8 <USB_ReadInterrupts>
 800527a:	4603      	mov	r3, r0
 800527c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005284:	d122      	bne.n	80052cc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	69fa      	ldr	r2, [r7, #28]
 8005290:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005294:	f023 0301 	bic.w	r3, r3, #1
 8005298:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d108      	bne.n	80052b6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80052ac:	2100      	movs	r1, #0
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 fef2 	bl	8006098 <HAL_PCDEx_LPM_Callback>
 80052b4:	e002      	b.n	80052bc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f00a f818 	bl	800f2ec <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	695a      	ldr	r2, [r3, #20]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80052ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4618      	mov	r0, r3
 80052d2:	f007 fb89 	bl	800c9e8 <USB_ReadInterrupts>
 80052d6:	4603      	mov	r3, r0
 80052d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052e0:	d112      	bne.n	8005308 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d102      	bne.n	80052f8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f009 ffd4 	bl	800f2a0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	695a      	ldr	r2, [r3, #20]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005306:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4618      	mov	r0, r3
 800530e:	f007 fb6b 	bl	800c9e8 <USB_ReadInterrupts>
 8005312:	4603      	mov	r3, r0
 8005314:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005318:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800531c:	d121      	bne.n	8005362 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	695a      	ldr	r2, [r3, #20]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800532c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005334:	2b00      	cmp	r3, #0
 8005336:	d111      	bne.n	800535c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005346:	089b      	lsrs	r3, r3, #2
 8005348:	f003 020f 	and.w	r2, r3, #15
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005352:	2101      	movs	r1, #1
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 fe9f 	bl	8006098 <HAL_PCDEx_LPM_Callback>
 800535a:	e002      	b.n	8005362 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f009 ff9f 	bl	800f2a0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4618      	mov	r0, r3
 8005368:	f007 fb3e 	bl	800c9e8 <USB_ReadInterrupts>
 800536c:	4603      	mov	r3, r0
 800536e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005376:	f040 80b7 	bne.w	80054e8 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	69fa      	ldr	r2, [r7, #28]
 8005384:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005388:	f023 0301 	bic.w	r3, r3, #1
 800538c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2110      	movs	r1, #16
 8005394:	4618      	mov	r0, r3
 8005396:	f006 fc09 	bl	800bbac <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800539a:	2300      	movs	r3, #0
 800539c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800539e:	e046      	b.n	800542e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80053a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a2:	015a      	lsls	r2, r3, #5
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ac:	461a      	mov	r2, r3
 80053ae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053b2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80053b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b6:	015a      	lsls	r2, r3, #5
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	4413      	add	r3, r2
 80053bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053c4:	0151      	lsls	r1, r2, #5
 80053c6:	69fa      	ldr	r2, [r7, #28]
 80053c8:	440a      	add	r2, r1
 80053ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053d2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80053d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d6:	015a      	lsls	r2, r3, #5
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e0:	461a      	mov	r2, r3
 80053e2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053e6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80053e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ea:	015a      	lsls	r2, r3, #5
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	4413      	add	r3, r2
 80053f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053f8:	0151      	lsls	r1, r2, #5
 80053fa:	69fa      	ldr	r2, [r7, #28]
 80053fc:	440a      	add	r2, r1
 80053fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005402:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005406:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800540a:	015a      	lsls	r2, r3, #5
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	4413      	add	r3, r2
 8005410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005418:	0151      	lsls	r1, r2, #5
 800541a:	69fa      	ldr	r2, [r7, #28]
 800541c:	440a      	add	r2, r1
 800541e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005422:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005426:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800542a:	3301      	adds	r3, #1
 800542c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	791b      	ldrb	r3, [r3, #4]
 8005432:	461a      	mov	r2, r3
 8005434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005436:	4293      	cmp	r3, r2
 8005438:	d3b2      	bcc.n	80053a0 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	69fa      	ldr	r2, [r7, #28]
 8005444:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005448:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800544c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	7bdb      	ldrb	r3, [r3, #15]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d016      	beq.n	8005484 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800545c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005460:	69fa      	ldr	r2, [r7, #28]
 8005462:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005466:	f043 030b 	orr.w	r3, r3, #11
 800546a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005476:	69fa      	ldr	r2, [r7, #28]
 8005478:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800547c:	f043 030b 	orr.w	r3, r3, #11
 8005480:	6453      	str	r3, [r2, #68]	@ 0x44
 8005482:	e015      	b.n	80054b0 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800548a:	695a      	ldr	r2, [r3, #20]
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005492:	4619      	mov	r1, r3
 8005494:	f242 032b 	movw	r3, #8235	@ 0x202b
 8005498:	4313      	orrs	r3, r2
 800549a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054a2:	691b      	ldr	r3, [r3, #16]
 80054a4:	69fa      	ldr	r2, [r7, #28]
 80054a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054aa:	f043 030b 	orr.w	r3, r3, #11
 80054ae:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	69fa      	ldr	r2, [r7, #28]
 80054ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054be:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80054c2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6818      	ldr	r0, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80054d2:	461a      	mov	r2, r3
 80054d4:	f007 fb4e 	bl	800cb74 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	695a      	ldr	r2, [r3, #20]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80054e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f007 fa7b 	bl	800c9e8 <USB_ReadInterrupts>
 80054f2:	4603      	mov	r3, r0
 80054f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054fc:	d123      	bne.n	8005546 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4618      	mov	r0, r3
 8005504:	f007 fb12 	bl	800cb2c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4618      	mov	r0, r3
 800550e:	f006 fbc6 	bl	800bc9e <USB_GetDevSpeed>
 8005512:	4603      	mov	r3, r0
 8005514:	461a      	mov	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681c      	ldr	r4, [r3, #0]
 800551e:	f001 fdbb 	bl	8007098 <HAL_RCC_GetHCLKFreq>
 8005522:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005528:	461a      	mov	r2, r3
 800552a:	4620      	mov	r0, r4
 800552c:	f006 f8d0 	bl	800b6d0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f009 fe8c 	bl	800f24e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	695a      	ldr	r2, [r3, #20]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005544:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f007 fa4c 	bl	800c9e8 <USB_ReadInterrupts>
 8005550:	4603      	mov	r3, r0
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	2b08      	cmp	r3, #8
 8005558:	d10a      	bne.n	8005570 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f009 fe69 	bl	800f232 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	695a      	ldr	r2, [r3, #20]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f002 0208 	and.w	r2, r2, #8
 800556e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4618      	mov	r0, r3
 8005576:	f007 fa37 	bl	800c9e8 <USB_ReadInterrupts>
 800557a:	4603      	mov	r3, r0
 800557c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005580:	2b80      	cmp	r3, #128	@ 0x80
 8005582:	d123      	bne.n	80055cc <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005590:	2301      	movs	r3, #1
 8005592:	627b      	str	r3, [r7, #36]	@ 0x24
 8005594:	e014      	b.n	80055c0 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800559a:	4613      	mov	r3, r2
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	4413      	add	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	440b      	add	r3, r1
 80055a4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d105      	bne.n	80055ba <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80055ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	4619      	mov	r1, r3
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f000 fb08 	bl	8005bca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055bc:	3301      	adds	r3, #1
 80055be:	627b      	str	r3, [r7, #36]	@ 0x24
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	791b      	ldrb	r3, [r3, #4]
 80055c4:	461a      	mov	r2, r3
 80055c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d3e4      	bcc.n	8005596 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f007 fa09 	bl	800c9e8 <USB_ReadInterrupts>
 80055d6:	4603      	mov	r3, r0
 80055d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055e0:	d13c      	bne.n	800565c <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055e2:	2301      	movs	r3, #1
 80055e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055e6:	e02b      	b.n	8005640 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80055e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ea:	015a      	lsls	r2, r3, #5
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	4413      	add	r3, r2
 80055f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055fc:	4613      	mov	r3, r2
 80055fe:	00db      	lsls	r3, r3, #3
 8005600:	4413      	add	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	440b      	add	r3, r1
 8005606:	3318      	adds	r3, #24
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d115      	bne.n	800563a <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800560e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005610:	2b00      	cmp	r3, #0
 8005612:	da12      	bge.n	800563a <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005618:	4613      	mov	r3, r2
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	4413      	add	r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	440b      	add	r3, r1
 8005622:	3317      	adds	r3, #23
 8005624:	2201      	movs	r2, #1
 8005626:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562a:	b2db      	uxtb	r3, r3
 800562c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005630:	b2db      	uxtb	r3, r3
 8005632:	4619      	mov	r1, r3
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 fac8 	bl	8005bca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800563a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563c:	3301      	adds	r3, #1
 800563e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	791b      	ldrb	r3, [r3, #4]
 8005644:	461a      	mov	r2, r3
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	4293      	cmp	r3, r2
 800564a:	d3cd      	bcc.n	80055e8 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	695a      	ldr	r2, [r3, #20]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800565a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4618      	mov	r0, r3
 8005662:	f007 f9c1 	bl	800c9e8 <USB_ReadInterrupts>
 8005666:	4603      	mov	r3, r0
 8005668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800566c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005670:	d156      	bne.n	8005720 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005672:	2301      	movs	r3, #1
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
 8005676:	e045      	b.n	8005704 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567a:	015a      	lsls	r2, r3, #5
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	4413      	add	r3, r2
 8005680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005688:	6879      	ldr	r1, [r7, #4]
 800568a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800568c:	4613      	mov	r3, r2
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	4413      	add	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d12e      	bne.n	80056fe <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80056a0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	da2b      	bge.n	80056fe <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80056b2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d121      	bne.n	80056fe <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80056ba:	6879      	ldr	r1, [r7, #4]
 80056bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056be:	4613      	mov	r3, r2
 80056c0:	00db      	lsls	r3, r3, #3
 80056c2:	4413      	add	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	440b      	add	r3, r1
 80056c8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80056cc:	2201      	movs	r2, #1
 80056ce:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	695b      	ldr	r3, [r3, #20]
 80056e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10a      	bne.n	80056fe <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	69fa      	ldr	r2, [r7, #28]
 80056f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056fa:	6053      	str	r3, [r2, #4]
            break;
 80056fc:	e008      	b.n	8005710 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005700:	3301      	adds	r3, #1
 8005702:	627b      	str	r3, [r7, #36]	@ 0x24
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	791b      	ldrb	r3, [r3, #4]
 8005708:	461a      	mov	r2, r3
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	4293      	cmp	r3, r2
 800570e:	d3b3      	bcc.n	8005678 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695a      	ldr	r2, [r3, #20]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800571e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4618      	mov	r0, r3
 8005726:	f007 f95f 	bl	800c9e8 <USB_ReadInterrupts>
 800572a:	4603      	mov	r3, r0
 800572c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005730:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005734:	d10a      	bne.n	800574c <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f009 fe0a 	bl	800f350 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	695a      	ldr	r2, [r3, #20]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800574a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4618      	mov	r0, r3
 8005752:	f007 f949 	bl	800c9e8 <USB_ReadInterrupts>
 8005756:	4603      	mov	r3, r0
 8005758:	f003 0304 	and.w	r3, r3, #4
 800575c:	2b04      	cmp	r3, #4
 800575e:	d115      	bne.n	800578c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f009 fdfa 	bl	800f36c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6859      	ldr	r1, [r3, #4]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69ba      	ldr	r2, [r7, #24]
 8005784:	430a      	orrs	r2, r1
 8005786:	605a      	str	r2, [r3, #4]
 8005788:	e000      	b.n	800578c <HAL_PCD_IRQHandler+0x996>
      return;
 800578a:	bf00      	nop
    }
  }
}
 800578c:	3734      	adds	r7, #52	@ 0x34
 800578e:	46bd      	mov	sp, r7
 8005790:	bd90      	pop	{r4, r7, pc}

08005792 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	b082      	sub	sp, #8
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	460b      	mov	r3, r1
 800579c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_PCD_SetAddress+0x1a>
 80057a8:	2302      	movs	r3, #2
 80057aa:	e012      	b.n	80057d2 <HAL_PCD_SetAddress+0x40>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	78fa      	ldrb	r2, [r7, #3]
 80057b8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	78fa      	ldrb	r2, [r7, #3]
 80057c0:	4611      	mov	r1, r2
 80057c2:	4618      	mov	r0, r3
 80057c4:	f007 f8a8 	bl	800c918 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3708      	adds	r7, #8
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b084      	sub	sp, #16
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
 80057e2:	4608      	mov	r0, r1
 80057e4:	4611      	mov	r1, r2
 80057e6:	461a      	mov	r2, r3
 80057e8:	4603      	mov	r3, r0
 80057ea:	70fb      	strb	r3, [r7, #3]
 80057ec:	460b      	mov	r3, r1
 80057ee:	803b      	strh	r3, [r7, #0]
 80057f0:	4613      	mov	r3, r2
 80057f2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80057f4:	2300      	movs	r3, #0
 80057f6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	da0f      	bge.n	8005820 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005800:	78fb      	ldrb	r3, [r7, #3]
 8005802:	f003 020f 	and.w	r2, r3, #15
 8005806:	4613      	mov	r3, r2
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	4413      	add	r3, r2
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	3310      	adds	r3, #16
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	4413      	add	r3, r2
 8005814:	3304      	adds	r3, #4
 8005816:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2201      	movs	r2, #1
 800581c:	705a      	strb	r2, [r3, #1]
 800581e:	e00f      	b.n	8005840 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005820:	78fb      	ldrb	r3, [r7, #3]
 8005822:	f003 020f 	and.w	r2, r3, #15
 8005826:	4613      	mov	r3, r2
 8005828:	00db      	lsls	r3, r3, #3
 800582a:	4413      	add	r3, r2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	4413      	add	r3, r2
 8005836:	3304      	adds	r3, #4
 8005838:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005840:	78fb      	ldrb	r3, [r7, #3]
 8005842:	f003 030f 	and.w	r3, r3, #15
 8005846:	b2da      	uxtb	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800584c:	883a      	ldrh	r2, [r7, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	78ba      	ldrb	r2, [r7, #2]
 8005856:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	785b      	ldrb	r3, [r3, #1]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d004      	beq.n	800586a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	461a      	mov	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800586a:	78bb      	ldrb	r3, [r7, #2]
 800586c:	2b02      	cmp	r3, #2
 800586e:	d102      	bne.n	8005876 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_PCD_EP_Open+0xaa>
 8005880:	2302      	movs	r3, #2
 8005882:	e00e      	b.n	80058a2 <HAL_PCD_EP_Open+0xc8>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68f9      	ldr	r1, [r7, #12]
 8005892:	4618      	mov	r0, r3
 8005894:	f006 fa28 	bl	800bce8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80058a0:	7afb      	ldrb	r3, [r7, #11]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b084      	sub	sp, #16
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
 80058b2:	460b      	mov	r3, r1
 80058b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80058b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	da0f      	bge.n	80058de <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058be:	78fb      	ldrb	r3, [r7, #3]
 80058c0:	f003 020f 	and.w	r2, r3, #15
 80058c4:	4613      	mov	r3, r2
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	4413      	add	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	3310      	adds	r3, #16
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	4413      	add	r3, r2
 80058d2:	3304      	adds	r3, #4
 80058d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2201      	movs	r2, #1
 80058da:	705a      	strb	r2, [r3, #1]
 80058dc:	e00f      	b.n	80058fe <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058de:	78fb      	ldrb	r3, [r7, #3]
 80058e0:	f003 020f 	and.w	r2, r3, #15
 80058e4:	4613      	mov	r3, r2
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	4413      	add	r3, r2
 80058f4:	3304      	adds	r3, #4
 80058f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80058fe:	78fb      	ldrb	r3, [r7, #3]
 8005900:	f003 030f 	and.w	r3, r3, #15
 8005904:	b2da      	uxtb	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005910:	2b01      	cmp	r3, #1
 8005912:	d101      	bne.n	8005918 <HAL_PCD_EP_Close+0x6e>
 8005914:	2302      	movs	r3, #2
 8005916:	e00e      	b.n	8005936 <HAL_PCD_EP_Close+0x8c>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68f9      	ldr	r1, [r7, #12]
 8005926:	4618      	mov	r0, r3
 8005928:	f006 fa66 	bl	800bdf8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b086      	sub	sp, #24
 8005942:	af00      	add	r7, sp, #0
 8005944:	60f8      	str	r0, [r7, #12]
 8005946:	607a      	str	r2, [r7, #4]
 8005948:	603b      	str	r3, [r7, #0]
 800594a:	460b      	mov	r3, r1
 800594c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800594e:	7afb      	ldrb	r3, [r7, #11]
 8005950:	f003 020f 	and.w	r2, r3, #15
 8005954:	4613      	mov	r3, r2
 8005956:	00db      	lsls	r3, r3, #3
 8005958:	4413      	add	r3, r2
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	4413      	add	r3, r2
 8005964:	3304      	adds	r3, #4
 8005966:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	683a      	ldr	r2, [r7, #0]
 8005972:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	2200      	movs	r2, #0
 8005978:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	2200      	movs	r2, #0
 800597e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005980:	7afb      	ldrb	r3, [r7, #11]
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	b2da      	uxtb	r2, r3
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	799b      	ldrb	r3, [r3, #6]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d102      	bne.n	800599a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6818      	ldr	r0, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	799b      	ldrb	r3, [r3, #6]
 80059a2:	461a      	mov	r2, r3
 80059a4:	6979      	ldr	r1, [r7, #20]
 80059a6:	f006 fb03 	bl	800bfb0 <USB_EPStartXfer>

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3718      	adds	r7, #24
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	460b      	mov	r3, r1
 80059be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80059c0:	78fb      	ldrb	r3, [r7, #3]
 80059c2:	f003 020f 	and.w	r2, r3, #15
 80059c6:	6879      	ldr	r1, [r7, #4]
 80059c8:	4613      	mov	r3, r2
 80059ca:	00db      	lsls	r3, r3, #3
 80059cc:	4413      	add	r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	440b      	add	r3, r1
 80059d2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80059d6:	681b      	ldr	r3, [r3, #0]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	607a      	str	r2, [r7, #4]
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	460b      	mov	r3, r1
 80059f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059f4:	7afb      	ldrb	r3, [r7, #11]
 80059f6:	f003 020f 	and.w	r2, r3, #15
 80059fa:	4613      	mov	r3, r2
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	4413      	add	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	3310      	adds	r3, #16
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	4413      	add	r3, r2
 8005a08:	3304      	adds	r3, #4
 8005a0a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	2201      	movs	r2, #1
 8005a22:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a24:	7afb      	ldrb	r3, [r7, #11]
 8005a26:	f003 030f 	and.w	r3, r3, #15
 8005a2a:	b2da      	uxtb	r2, r3
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	799b      	ldrb	r3, [r3, #6]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d102      	bne.n	8005a3e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6818      	ldr	r0, [r3, #0]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	799b      	ldrb	r3, [r3, #6]
 8005a46:	461a      	mov	r2, r3
 8005a48:	6979      	ldr	r1, [r7, #20]
 8005a4a:	f006 fab1 	bl	800bfb0 <USB_EPStartXfer>

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3718      	adds	r7, #24
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	460b      	mov	r3, r1
 8005a62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005a64:	78fb      	ldrb	r3, [r7, #3]
 8005a66:	f003 030f 	and.w	r3, r3, #15
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	7912      	ldrb	r2, [r2, #4]
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d901      	bls.n	8005a76 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e04f      	b.n	8005b16 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	da0f      	bge.n	8005a9e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a7e:	78fb      	ldrb	r3, [r7, #3]
 8005a80:	f003 020f 	and.w	r2, r3, #15
 8005a84:	4613      	mov	r3, r2
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	4413      	add	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	3310      	adds	r3, #16
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	4413      	add	r3, r2
 8005a92:	3304      	adds	r3, #4
 8005a94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	705a      	strb	r2, [r3, #1]
 8005a9c:	e00d      	b.n	8005aba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005a9e:	78fa      	ldrb	r2, [r7, #3]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	00db      	lsls	r3, r3, #3
 8005aa4:	4413      	add	r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	4413      	add	r3, r2
 8005ab0:	3304      	adds	r3, #4
 8005ab2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2201      	movs	r2, #1
 8005abe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ac0:	78fb      	ldrb	r3, [r7, #3]
 8005ac2:	f003 030f 	and.w	r3, r3, #15
 8005ac6:	b2da      	uxtb	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <HAL_PCD_EP_SetStall+0x82>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e01d      	b.n	8005b16 <HAL_PCD_EP_SetStall+0xbe>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68f9      	ldr	r1, [r7, #12]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f006 fe41 	bl	800c770 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005aee:	78fb      	ldrb	r3, [r7, #3]
 8005af0:	f003 030f 	and.w	r3, r3, #15
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d109      	bne.n	8005b0c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6818      	ldr	r0, [r3, #0]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	7999      	ldrb	r1, [r3, #6]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005b06:	461a      	mov	r2, r3
 8005b08:	f007 f834 	bl	800cb74 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}

08005b1e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b084      	sub	sp, #16
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	6078      	str	r0, [r7, #4]
 8005b26:	460b      	mov	r3, r1
 8005b28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005b2a:	78fb      	ldrb	r3, [r7, #3]
 8005b2c:	f003 030f 	and.w	r3, r3, #15
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	7912      	ldrb	r2, [r2, #4]
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d901      	bls.n	8005b3c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e042      	b.n	8005bc2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	da0f      	bge.n	8005b64 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b44:	78fb      	ldrb	r3, [r7, #3]
 8005b46:	f003 020f 	and.w	r2, r3, #15
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	00db      	lsls	r3, r3, #3
 8005b4e:	4413      	add	r3, r2
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	3310      	adds	r3, #16
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	4413      	add	r3, r2
 8005b58:	3304      	adds	r3, #4
 8005b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	705a      	strb	r2, [r3, #1]
 8005b62:	e00f      	b.n	8005b84 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b64:	78fb      	ldrb	r3, [r7, #3]
 8005b66:	f003 020f 	and.w	r2, r3, #15
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	00db      	lsls	r3, r3, #3
 8005b6e:	4413      	add	r3, r2
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	4413      	add	r3, r2
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b8a:	78fb      	ldrb	r3, [r7, #3]
 8005b8c:	f003 030f 	and.w	r3, r3, #15
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d101      	bne.n	8005ba4 <HAL_PCD_EP_ClrStall+0x86>
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	e00e      	b.n	8005bc2 <HAL_PCD_EP_ClrStall+0xa4>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68f9      	ldr	r1, [r7, #12]
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f006 fe4a 	bl	800c84c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005bd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	da0c      	bge.n	8005bf8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bde:	78fb      	ldrb	r3, [r7, #3]
 8005be0:	f003 020f 	and.w	r2, r3, #15
 8005be4:	4613      	mov	r3, r2
 8005be6:	00db      	lsls	r3, r3, #3
 8005be8:	4413      	add	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	3310      	adds	r3, #16
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	4413      	add	r3, r2
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	60fb      	str	r3, [r7, #12]
 8005bf6:	e00c      	b.n	8005c12 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bf8:	78fb      	ldrb	r3, [r7, #3]
 8005bfa:	f003 020f 	and.w	r2, r3, #15
 8005bfe:	4613      	mov	r3, r2
 8005c00:	00db      	lsls	r3, r3, #3
 8005c02:	4413      	add	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	3304      	adds	r3, #4
 8005c10:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68f9      	ldr	r1, [r7, #12]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f006 fc69 	bl	800c4f0 <USB_EPStopXfer>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005c22:	7afb      	ldrb	r3, [r7, #11]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08a      	sub	sp, #40	@ 0x28
 8005c30:	af02      	add	r7, sp, #8
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005c40:	683a      	ldr	r2, [r7, #0]
 8005c42:	4613      	mov	r3, r2
 8005c44:	00db      	lsls	r3, r3, #3
 8005c46:	4413      	add	r3, r2
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	3310      	adds	r3, #16
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	4413      	add	r3, r2
 8005c50:	3304      	adds	r3, #4
 8005c52:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	695a      	ldr	r2, [r3, #20]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d901      	bls.n	8005c64 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e06b      	b.n	8005d3c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	691a      	ldr	r2, [r3, #16]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	69fa      	ldr	r2, [r7, #28]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d902      	bls.n	8005c80 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	3303      	adds	r3, #3
 8005c84:	089b      	lsrs	r3, r3, #2
 8005c86:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c88:	e02a      	b.n	8005ce0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	691a      	ldr	r2, [r3, #16]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	69fa      	ldr	r2, [r7, #28]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d902      	bls.n	8005ca6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	3303      	adds	r3, #3
 8005caa:	089b      	lsrs	r3, r3, #2
 8005cac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	68d9      	ldr	r1, [r3, #12]
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	b2da      	uxtb	r2, r3
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	6978      	ldr	r0, [r7, #20]
 8005cc4:	f006 fcbe 	bl	800c644 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	441a      	add	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	695a      	ldr	r2, [r3, #20]
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	441a      	add	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cec:	699b      	ldr	r3, [r3, #24]
 8005cee:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d809      	bhi.n	8005d0a <PCD_WriteEmptyTxFifo+0xde>
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	695a      	ldr	r2, [r3, #20]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d203      	bcs.n	8005d0a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1bf      	bne.n	8005c8a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	691a      	ldr	r2, [r3, #16]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d811      	bhi.n	8005d3a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	f003 030f 	and.w	r3, r3, #15
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d22:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	43db      	mvns	r3, r3
 8005d30:	6939      	ldr	r1, [r7, #16]
 8005d32:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d36:	4013      	ands	r3, r2
 8005d38:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3720      	adds	r7, #32
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b088      	sub	sp, #32
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	333c      	adds	r3, #60	@ 0x3c
 8005d5c:	3304      	adds	r3, #4
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	015a      	lsls	r2, r3, #5
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	4413      	add	r3, r2
 8005d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	799b      	ldrb	r3, [r3, #6]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d17b      	bne.n	8005e72 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f003 0308 	and.w	r3, r3, #8
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d015      	beq.n	8005db0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	4a61      	ldr	r2, [pc, #388]	@ (8005f0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	f240 80b9 	bls.w	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 80b3 	beq.w	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	015a      	lsls	r2, r3, #5
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	4413      	add	r3, r2
 8005da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da6:	461a      	mov	r2, r3
 8005da8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dac:	6093      	str	r3, [r2, #8]
 8005dae:	e0a7      	b.n	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	f003 0320 	and.w	r3, r3, #32
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d009      	beq.n	8005dce <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	015a      	lsls	r2, r3, #5
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	2320      	movs	r3, #32
 8005dca:	6093      	str	r3, [r2, #8]
 8005dcc:	e098      	b.n	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f040 8093 	bne.w	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	4a4b      	ldr	r2, [pc, #300]	@ (8005f0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d90f      	bls.n	8005e02 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00a      	beq.n	8005e02 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	015a      	lsls	r2, r3, #5
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	4413      	add	r3, r2
 8005df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df8:	461a      	mov	r2, r3
 8005dfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dfe:	6093      	str	r3, [r2, #8]
 8005e00:	e07e      	b.n	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	4613      	mov	r3, r2
 8005e06:	00db      	lsls	r3, r3, #3
 8005e08:	4413      	add	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	4413      	add	r3, r2
 8005e14:	3304      	adds	r3, #4
 8005e16:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6a1a      	ldr	r2, [r3, #32]
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	0159      	lsls	r1, r3, #5
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	440b      	add	r3, r1
 8005e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e2e:	1ad2      	subs	r2, r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d114      	bne.n	8005e64 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d109      	bne.n	8005e56 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6818      	ldr	r0, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	2101      	movs	r1, #1
 8005e50:	f006 fe90 	bl	800cb74 <USB_EP0_OutStart>
 8005e54:	e006      	b.n	8005e64 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	441a      	add	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	4619      	mov	r1, r3
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f009 f9ac 	bl	800f1c8 <HAL_PCD_DataOutStageCallback>
 8005e70:	e046      	b.n	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	4a26      	ldr	r2, [pc, #152]	@ (8005f10 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d124      	bne.n	8005ec4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00a      	beq.n	8005e9a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	015a      	lsls	r2, r3, #5
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e90:	461a      	mov	r2, r3
 8005e92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e96:	6093      	str	r3, [r2, #8]
 8005e98:	e032      	b.n	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	f003 0320 	and.w	r3, r3, #32
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d008      	beq.n	8005eb6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	015a      	lsls	r2, r3, #5
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	4413      	add	r3, r2
 8005eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	2320      	movs	r3, #32
 8005eb4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	4619      	mov	r1, r3
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f009 f983 	bl	800f1c8 <HAL_PCD_DataOutStageCallback>
 8005ec2:	e01d      	b.n	8005f00 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d114      	bne.n	8005ef4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005eca:	6879      	ldr	r1, [r7, #4]
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	4413      	add	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	440b      	add	r3, r1
 8005ed8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d108      	bne.n	8005ef4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6818      	ldr	r0, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005eec:	461a      	mov	r2, r3
 8005eee:	2100      	movs	r1, #0
 8005ef0:	f006 fe40 	bl	800cb74 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	4619      	mov	r1, r3
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f009 f964 	bl	800f1c8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3720      	adds	r7, #32
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	4f54300a 	.word	0x4f54300a
 8005f10:	4f54310a 	.word	0x4f54310a

08005f14 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b086      	sub	sp, #24
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	333c      	adds	r3, #60	@ 0x3c
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	015a      	lsls	r2, r3, #5
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	4413      	add	r3, r2
 8005f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	4a15      	ldr	r2, [pc, #84]	@ (8005f9c <PCD_EP_OutSetupPacket_int+0x88>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d90e      	bls.n	8005f68 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d009      	beq.n	8005f68 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f60:	461a      	mov	r2, r3
 8005f62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f66:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f009 f91b 	bl	800f1a4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	4a0a      	ldr	r2, [pc, #40]	@ (8005f9c <PCD_EP_OutSetupPacket_int+0x88>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d90c      	bls.n	8005f90 <PCD_EP_OutSetupPacket_int+0x7c>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	799b      	ldrb	r3, [r3, #6]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d108      	bne.n	8005f90 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6818      	ldr	r0, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005f88:	461a      	mov	r2, r3
 8005f8a:	2101      	movs	r1, #1
 8005f8c:	f006 fdf2 	bl	800cb74 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3718      	adds	r7, #24
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	4f54300a 	.word	0x4f54300a

08005fa0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b085      	sub	sp, #20
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	460b      	mov	r3, r1
 8005faa:	70fb      	strb	r3, [r7, #3]
 8005fac:	4613      	mov	r3, r2
 8005fae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005fb8:	78fb      	ldrb	r3, [r7, #3]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d107      	bne.n	8005fce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005fbe:	883b      	ldrh	r3, [r7, #0]
 8005fc0:	0419      	lsls	r1, r3, #16
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	629a      	str	r2, [r3, #40]	@ 0x28
 8005fcc:	e028      	b.n	8006020 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd4:	0c1b      	lsrs	r3, r3, #16
 8005fd6:	68ba      	ldr	r2, [r7, #8]
 8005fd8:	4413      	add	r3, r2
 8005fda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005fdc:	2300      	movs	r3, #0
 8005fde:	73fb      	strb	r3, [r7, #15]
 8005fe0:	e00d      	b.n	8005ffe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
 8005fe8:	3340      	adds	r3, #64	@ 0x40
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	4413      	add	r3, r2
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	0c1b      	lsrs	r3, r3, #16
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	73fb      	strb	r3, [r7, #15]
 8005ffe:	7bfa      	ldrb	r2, [r7, #15]
 8006000:	78fb      	ldrb	r3, [r7, #3]
 8006002:	3b01      	subs	r3, #1
 8006004:	429a      	cmp	r2, r3
 8006006:	d3ec      	bcc.n	8005fe2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006008:	883b      	ldrh	r3, [r7, #0]
 800600a:	0418      	lsls	r0, r3, #16
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6819      	ldr	r1, [r3, #0]
 8006010:	78fb      	ldrb	r3, [r7, #3]
 8006012:	3b01      	subs	r3, #1
 8006014:	68ba      	ldr	r2, [r7, #8]
 8006016:	4302      	orrs	r2, r0
 8006018:	3340      	adds	r3, #64	@ 0x40
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	440b      	add	r3, r1
 800601e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3714      	adds	r7, #20
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
 8006036:	460b      	mov	r3, r1
 8006038:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	887a      	ldrh	r2, [r7, #2]
 8006040:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	699b      	ldr	r3, [r3, #24]
 8006072:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800607e:	4b05      	ldr	r3, [pc, #20]	@ (8006094 <HAL_PCDEx_ActivateLPM+0x44>)
 8006080:	4313      	orrs	r3, r2
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3714      	adds	r7, #20
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr
 8006094:	10000003 	.word	0x10000003

08006098 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	460b      	mov	r3, r1
 80060a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80060b8:	4b29      	ldr	r3, [pc, #164]	@ (8006160 <HAL_PWREx_ConfigSupply+0xb0>)
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	f003 0307 	and.w	r3, r3, #7
 80060c0:	2b06      	cmp	r3, #6
 80060c2:	d00a      	beq.n	80060da <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80060c4:	4b26      	ldr	r3, [pc, #152]	@ (8006160 <HAL_PWREx_ConfigSupply+0xb0>)
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d001      	beq.n	80060d6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e040      	b.n	8006158 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80060d6:	2300      	movs	r3, #0
 80060d8:	e03e      	b.n	8006158 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80060da:	4b21      	ldr	r3, [pc, #132]	@ (8006160 <HAL_PWREx_ConfigSupply+0xb0>)
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80060e2:	491f      	ldr	r1, [pc, #124]	@ (8006160 <HAL_PWREx_ConfigSupply+0xb0>)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80060ea:	f7fc f889 	bl	8002200 <HAL_GetTick>
 80060ee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80060f0:	e009      	b.n	8006106 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80060f2:	f7fc f885 	bl	8002200 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006100:	d901      	bls.n	8006106 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e028      	b.n	8006158 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006106:	4b16      	ldr	r3, [pc, #88]	@ (8006160 <HAL_PWREx_ConfigSupply+0xb0>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800610e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006112:	d1ee      	bne.n	80060f2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b1e      	cmp	r3, #30
 8006118:	d008      	beq.n	800612c <HAL_PWREx_ConfigSupply+0x7c>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b2e      	cmp	r3, #46	@ 0x2e
 800611e:	d005      	beq.n	800612c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b1d      	cmp	r3, #29
 8006124:	d002      	beq.n	800612c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b2d      	cmp	r3, #45	@ 0x2d
 800612a:	d114      	bne.n	8006156 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800612c:	f7fc f868 	bl	8002200 <HAL_GetTick>
 8006130:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006132:	e009      	b.n	8006148 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006134:	f7fc f864 	bl	8002200 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006142:	d901      	bls.n	8006148 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e007      	b.n	8006158 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006148:	4b05      	ldr	r3, [pc, #20]	@ (8006160 <HAL_PWREx_ConfigSupply+0xb0>)
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006154:	d1ee      	bne.n	8006134 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	58024800 	.word	0x58024800

08006164 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006164:	b480      	push	{r7}
 8006166:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006168:	4b05      	ldr	r3, [pc, #20]	@ (8006180 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	4a04      	ldr	r2, [pc, #16]	@ (8006180 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800616e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006172:	60d3      	str	r3, [r2, #12]
}
 8006174:	bf00      	nop
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	58024800 	.word	0x58024800

08006184 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b08c      	sub	sp, #48	@ 0x30
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d102      	bne.n	8006198 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	f000 bc48 	b.w	8006a28 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0301 	and.w	r3, r3, #1
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f000 8088 	beq.w	80062b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061a6:	4b99      	ldr	r3, [pc, #612]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80061b0:	4b96      	ldr	r3, [pc, #600]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80061b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80061b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b8:	2b10      	cmp	r3, #16
 80061ba:	d007      	beq.n	80061cc <HAL_RCC_OscConfig+0x48>
 80061bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061be:	2b18      	cmp	r3, #24
 80061c0:	d111      	bne.n	80061e6 <HAL_RCC_OscConfig+0x62>
 80061c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c4:	f003 0303 	and.w	r3, r3, #3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d10c      	bne.n	80061e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061cc:	4b8f      	ldr	r3, [pc, #572]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d06d      	beq.n	80062b4 <HAL_RCC_OscConfig+0x130>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d169      	bne.n	80062b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	f000 bc21 	b.w	8006a28 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061ee:	d106      	bne.n	80061fe <HAL_RCC_OscConfig+0x7a>
 80061f0:	4b86      	ldr	r3, [pc, #536]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a85      	ldr	r2, [pc, #532]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80061f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061fa:	6013      	str	r3, [r2, #0]
 80061fc:	e02e      	b.n	800625c <HAL_RCC_OscConfig+0xd8>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10c      	bne.n	8006220 <HAL_RCC_OscConfig+0x9c>
 8006206:	4b81      	ldr	r3, [pc, #516]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a80      	ldr	r2, [pc, #512]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 800620c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006210:	6013      	str	r3, [r2, #0]
 8006212:	4b7e      	ldr	r3, [pc, #504]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a7d      	ldr	r2, [pc, #500]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006218:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800621c:	6013      	str	r3, [r2, #0]
 800621e:	e01d      	b.n	800625c <HAL_RCC_OscConfig+0xd8>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006228:	d10c      	bne.n	8006244 <HAL_RCC_OscConfig+0xc0>
 800622a:	4b78      	ldr	r3, [pc, #480]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a77      	ldr	r2, [pc, #476]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006230:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006234:	6013      	str	r3, [r2, #0]
 8006236:	4b75      	ldr	r3, [pc, #468]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a74      	ldr	r2, [pc, #464]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 800623c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006240:	6013      	str	r3, [r2, #0]
 8006242:	e00b      	b.n	800625c <HAL_RCC_OscConfig+0xd8>
 8006244:	4b71      	ldr	r3, [pc, #452]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a70      	ldr	r2, [pc, #448]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 800624a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800624e:	6013      	str	r3, [r2, #0]
 8006250:	4b6e      	ldr	r3, [pc, #440]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a6d      	ldr	r2, [pc, #436]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006256:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800625a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d013      	beq.n	800628c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006264:	f7fb ffcc 	bl	8002200 <HAL_GetTick>
 8006268:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800626a:	e008      	b.n	800627e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800626c:	f7fb ffc8 	bl	8002200 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	2b64      	cmp	r3, #100	@ 0x64
 8006278:	d901      	bls.n	800627e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e3d4      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800627e:	4b63      	ldr	r3, [pc, #396]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d0f0      	beq.n	800626c <HAL_RCC_OscConfig+0xe8>
 800628a:	e014      	b.n	80062b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800628c:	f7fb ffb8 	bl	8002200 <HAL_GetTick>
 8006290:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006292:	e008      	b.n	80062a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006294:	f7fb ffb4 	bl	8002200 <HAL_GetTick>
 8006298:	4602      	mov	r2, r0
 800629a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	2b64      	cmp	r3, #100	@ 0x64
 80062a0:	d901      	bls.n	80062a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80062a2:	2303      	movs	r3, #3
 80062a4:	e3c0      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80062a6:	4b59      	ldr	r3, [pc, #356]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1f0      	bne.n	8006294 <HAL_RCC_OscConfig+0x110>
 80062b2:	e000      	b.n	80062b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0302 	and.w	r3, r3, #2
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f000 80ca 	beq.w	8006458 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062c4:	4b51      	ldr	r3, [pc, #324]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062cc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062ce:	4b4f      	ldr	r3, [pc, #316]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80062d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80062d4:	6a3b      	ldr	r3, [r7, #32]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <HAL_RCC_OscConfig+0x166>
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	2b18      	cmp	r3, #24
 80062de:	d156      	bne.n	800638e <HAL_RCC_OscConfig+0x20a>
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d151      	bne.n	800638e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062ea:	4b48      	ldr	r3, [pc, #288]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0304 	and.w	r3, r3, #4
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d005      	beq.n	8006302 <HAL_RCC_OscConfig+0x17e>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e392      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006302:	4b42      	ldr	r3, [pc, #264]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f023 0219 	bic.w	r2, r3, #25
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	493f      	ldr	r1, [pc, #252]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006310:	4313      	orrs	r3, r2
 8006312:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006314:	f7fb ff74 	bl	8002200 <HAL_GetTick>
 8006318:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800631a:	e008      	b.n	800632e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800631c:	f7fb ff70 	bl	8002200 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	2b02      	cmp	r3, #2
 8006328:	d901      	bls.n	800632e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	e37c      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800632e:	4b37      	ldr	r3, [pc, #220]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0304 	and.w	r3, r3, #4
 8006336:	2b00      	cmp	r3, #0
 8006338:	d0f0      	beq.n	800631c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800633a:	f7fb ff91 	bl	8002260 <HAL_GetREVID>
 800633e:	4603      	mov	r3, r0
 8006340:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006344:	4293      	cmp	r3, r2
 8006346:	d817      	bhi.n	8006378 <HAL_RCC_OscConfig+0x1f4>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	2b40      	cmp	r3, #64	@ 0x40
 800634e:	d108      	bne.n	8006362 <HAL_RCC_OscConfig+0x1de>
 8006350:	4b2e      	ldr	r3, [pc, #184]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006358:	4a2c      	ldr	r2, [pc, #176]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 800635a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800635e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006360:	e07a      	b.n	8006458 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006362:	4b2a      	ldr	r3, [pc, #168]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	031b      	lsls	r3, r3, #12
 8006370:	4926      	ldr	r1, [pc, #152]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006372:	4313      	orrs	r3, r2
 8006374:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006376:	e06f      	b.n	8006458 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006378:	4b24      	ldr	r3, [pc, #144]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	061b      	lsls	r3, r3, #24
 8006386:	4921      	ldr	r1, [pc, #132]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006388:	4313      	orrs	r3, r2
 800638a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800638c:	e064      	b.n	8006458 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d047      	beq.n	8006426 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006396:	4b1d      	ldr	r3, [pc, #116]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f023 0219 	bic.w	r2, r3, #25
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	491a      	ldr	r1, [pc, #104]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a8:	f7fb ff2a 	bl	8002200 <HAL_GetTick>
 80063ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063b0:	f7fb ff26 	bl	8002200 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e332      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063c2:	4b12      	ldr	r3, [pc, #72]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0304 	and.w	r3, r3, #4
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0f0      	beq.n	80063b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063ce:	f7fb ff47 	bl	8002260 <HAL_GetREVID>
 80063d2:	4603      	mov	r3, r0
 80063d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80063d8:	4293      	cmp	r3, r2
 80063da:	d819      	bhi.n	8006410 <HAL_RCC_OscConfig+0x28c>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	2b40      	cmp	r3, #64	@ 0x40
 80063e2:	d108      	bne.n	80063f6 <HAL_RCC_OscConfig+0x272>
 80063e4:	4b09      	ldr	r3, [pc, #36]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80063ec:	4a07      	ldr	r2, [pc, #28]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80063ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063f2:	6053      	str	r3, [r2, #4]
 80063f4:	e030      	b.n	8006458 <HAL_RCC_OscConfig+0x2d4>
 80063f6:	4b05      	ldr	r3, [pc, #20]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	031b      	lsls	r3, r3, #12
 8006404:	4901      	ldr	r1, [pc, #4]	@ (800640c <HAL_RCC_OscConfig+0x288>)
 8006406:	4313      	orrs	r3, r2
 8006408:	604b      	str	r3, [r1, #4]
 800640a:	e025      	b.n	8006458 <HAL_RCC_OscConfig+0x2d4>
 800640c:	58024400 	.word	0x58024400
 8006410:	4b9a      	ldr	r3, [pc, #616]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	061b      	lsls	r3, r3, #24
 800641e:	4997      	ldr	r1, [pc, #604]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006420:	4313      	orrs	r3, r2
 8006422:	604b      	str	r3, [r1, #4]
 8006424:	e018      	b.n	8006458 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006426:	4b95      	ldr	r3, [pc, #596]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a94      	ldr	r2, [pc, #592]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800642c:	f023 0301 	bic.w	r3, r3, #1
 8006430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006432:	f7fb fee5 	bl	8002200 <HAL_GetTick>
 8006436:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006438:	e008      	b.n	800644c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800643a:	f7fb fee1 	bl	8002200 <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	2b02      	cmp	r3, #2
 8006446:	d901      	bls.n	800644c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e2ed      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800644c:	4b8b      	ldr	r3, [pc, #556]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0304 	and.w	r3, r3, #4
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1f0      	bne.n	800643a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0310 	and.w	r3, r3, #16
 8006460:	2b00      	cmp	r3, #0
 8006462:	f000 80a9 	beq.w	80065b8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006466:	4b85      	ldr	r3, [pc, #532]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800646e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006470:	4b82      	ldr	r3, [pc, #520]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006474:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	2b08      	cmp	r3, #8
 800647a:	d007      	beq.n	800648c <HAL_RCC_OscConfig+0x308>
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	2b18      	cmp	r3, #24
 8006480:	d13a      	bne.n	80064f8 <HAL_RCC_OscConfig+0x374>
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f003 0303 	and.w	r3, r3, #3
 8006488:	2b01      	cmp	r3, #1
 800648a:	d135      	bne.n	80064f8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800648c:	4b7b      	ldr	r3, [pc, #492]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006494:	2b00      	cmp	r3, #0
 8006496:	d005      	beq.n	80064a4 <HAL_RCC_OscConfig+0x320>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	2b80      	cmp	r3, #128	@ 0x80
 800649e:	d001      	beq.n	80064a4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e2c1      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064a4:	f7fb fedc 	bl	8002260 <HAL_GetREVID>
 80064a8:	4603      	mov	r3, r0
 80064aa:	f241 0203 	movw	r2, #4099	@ 0x1003
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d817      	bhi.n	80064e2 <HAL_RCC_OscConfig+0x35e>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a1b      	ldr	r3, [r3, #32]
 80064b6:	2b20      	cmp	r3, #32
 80064b8:	d108      	bne.n	80064cc <HAL_RCC_OscConfig+0x348>
 80064ba:	4b70      	ldr	r3, [pc, #448]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80064c2:	4a6e      	ldr	r2, [pc, #440]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80064c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064c8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064ca:	e075      	b.n	80065b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064cc:	4b6b      	ldr	r3, [pc, #428]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a1b      	ldr	r3, [r3, #32]
 80064d8:	069b      	lsls	r3, r3, #26
 80064da:	4968      	ldr	r1, [pc, #416]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064e0:	e06a      	b.n	80065b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064e2:	4b66      	ldr	r3, [pc, #408]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a1b      	ldr	r3, [r3, #32]
 80064ee:	061b      	lsls	r3, r3, #24
 80064f0:	4962      	ldr	r1, [pc, #392]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064f6:	e05f      	b.n	80065b8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	69db      	ldr	r3, [r3, #28]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d042      	beq.n	8006586 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006500:	4b5e      	ldr	r3, [pc, #376]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a5d      	ldr	r2, [pc, #372]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006506:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800650a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800650c:	f7fb fe78 	bl	8002200 <HAL_GetTick>
 8006510:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006512:	e008      	b.n	8006526 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006514:	f7fb fe74 	bl	8002200 <HAL_GetTick>
 8006518:	4602      	mov	r2, r0
 800651a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	2b02      	cmp	r3, #2
 8006520:	d901      	bls.n	8006526 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006522:	2303      	movs	r3, #3
 8006524:	e280      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006526:	4b55      	ldr	r3, [pc, #340]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652e:	2b00      	cmp	r3, #0
 8006530:	d0f0      	beq.n	8006514 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006532:	f7fb fe95 	bl	8002260 <HAL_GetREVID>
 8006536:	4603      	mov	r3, r0
 8006538:	f241 0203 	movw	r2, #4099	@ 0x1003
 800653c:	4293      	cmp	r3, r2
 800653e:	d817      	bhi.n	8006570 <HAL_RCC_OscConfig+0x3ec>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a1b      	ldr	r3, [r3, #32]
 8006544:	2b20      	cmp	r3, #32
 8006546:	d108      	bne.n	800655a <HAL_RCC_OscConfig+0x3d6>
 8006548:	4b4c      	ldr	r3, [pc, #304]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006550:	4a4a      	ldr	r2, [pc, #296]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006552:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006556:	6053      	str	r3, [r2, #4]
 8006558:	e02e      	b.n	80065b8 <HAL_RCC_OscConfig+0x434>
 800655a:	4b48      	ldr	r3, [pc, #288]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	069b      	lsls	r3, r3, #26
 8006568:	4944      	ldr	r1, [pc, #272]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800656a:	4313      	orrs	r3, r2
 800656c:	604b      	str	r3, [r1, #4]
 800656e:	e023      	b.n	80065b8 <HAL_RCC_OscConfig+0x434>
 8006570:	4b42      	ldr	r3, [pc, #264]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	061b      	lsls	r3, r3, #24
 800657e:	493f      	ldr	r1, [pc, #252]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006580:	4313      	orrs	r3, r2
 8006582:	60cb      	str	r3, [r1, #12]
 8006584:	e018      	b.n	80065b8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006586:	4b3d      	ldr	r3, [pc, #244]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a3c      	ldr	r2, [pc, #240]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800658c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006592:	f7fb fe35 	bl	8002200 <HAL_GetTick>
 8006596:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006598:	e008      	b.n	80065ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800659a:	f7fb fe31 	bl	8002200 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d901      	bls.n	80065ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80065a8:	2303      	movs	r3, #3
 80065aa:	e23d      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80065ac:	4b33      	ldr	r3, [pc, #204]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1f0      	bne.n	800659a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 0308 	and.w	r3, r3, #8
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d036      	beq.n	8006632 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	695b      	ldr	r3, [r3, #20]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d019      	beq.n	8006600 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065cc:	4b2b      	ldr	r3, [pc, #172]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80065ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065d0:	4a2a      	ldr	r2, [pc, #168]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80065d2:	f043 0301 	orr.w	r3, r3, #1
 80065d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065d8:	f7fb fe12 	bl	8002200 <HAL_GetTick>
 80065dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80065de:	e008      	b.n	80065f2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065e0:	f7fb fe0e 	bl	8002200 <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d901      	bls.n	80065f2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e21a      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80065f2:	4b22      	ldr	r3, [pc, #136]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 80065f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d0f0      	beq.n	80065e0 <HAL_RCC_OscConfig+0x45c>
 80065fe:	e018      	b.n	8006632 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006600:	4b1e      	ldr	r3, [pc, #120]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006602:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006604:	4a1d      	ldr	r2, [pc, #116]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006606:	f023 0301 	bic.w	r3, r3, #1
 800660a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800660c:	f7fb fdf8 	bl	8002200 <HAL_GetTick>
 8006610:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006612:	e008      	b.n	8006626 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006614:	f7fb fdf4 	bl	8002200 <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	2b02      	cmp	r3, #2
 8006620:	d901      	bls.n	8006626 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e200      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006626:	4b15      	ldr	r3, [pc, #84]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800662a:	f003 0302 	and.w	r3, r3, #2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d1f0      	bne.n	8006614 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0320 	and.w	r3, r3, #32
 800663a:	2b00      	cmp	r3, #0
 800663c:	d039      	beq.n	80066b2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d01c      	beq.n	8006680 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006646:	4b0d      	ldr	r3, [pc, #52]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a0c      	ldr	r2, [pc, #48]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800664c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006650:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006652:	f7fb fdd5 	bl	8002200 <HAL_GetTick>
 8006656:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006658:	e008      	b.n	800666c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800665a:	f7fb fdd1 	bl	8002200 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b02      	cmp	r3, #2
 8006666:	d901      	bls.n	800666c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e1dd      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800666c:	4b03      	ldr	r3, [pc, #12]	@ (800667c <HAL_RCC_OscConfig+0x4f8>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d0f0      	beq.n	800665a <HAL_RCC_OscConfig+0x4d6>
 8006678:	e01b      	b.n	80066b2 <HAL_RCC_OscConfig+0x52e>
 800667a:	bf00      	nop
 800667c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006680:	4b9b      	ldr	r3, [pc, #620]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a9a      	ldr	r2, [pc, #616]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006686:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800668a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800668c:	f7fb fdb8 	bl	8002200 <HAL_GetTick>
 8006690:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006694:	f7fb fdb4 	bl	8002200 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e1c0      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066a6:	4b92      	ldr	r3, [pc, #584]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1f0      	bne.n	8006694 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0304 	and.w	r3, r3, #4
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f000 8081 	beq.w	80067c2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80066c0:	4b8c      	ldr	r3, [pc, #560]	@ (80068f4 <HAL_RCC_OscConfig+0x770>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a8b      	ldr	r2, [pc, #556]	@ (80068f4 <HAL_RCC_OscConfig+0x770>)
 80066c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066cc:	f7fb fd98 	bl	8002200 <HAL_GetTick>
 80066d0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066d2:	e008      	b.n	80066e6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066d4:	f7fb fd94 	bl	8002200 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b64      	cmp	r3, #100	@ 0x64
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e1a0      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066e6:	4b83      	ldr	r3, [pc, #524]	@ (80068f4 <HAL_RCC_OscConfig+0x770>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d0f0      	beq.n	80066d4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d106      	bne.n	8006708 <HAL_RCC_OscConfig+0x584>
 80066fa:	4b7d      	ldr	r3, [pc, #500]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80066fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066fe:	4a7c      	ldr	r2, [pc, #496]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006700:	f043 0301 	orr.w	r3, r3, #1
 8006704:	6713      	str	r3, [r2, #112]	@ 0x70
 8006706:	e02d      	b.n	8006764 <HAL_RCC_OscConfig+0x5e0>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10c      	bne.n	800672a <HAL_RCC_OscConfig+0x5a6>
 8006710:	4b77      	ldr	r3, [pc, #476]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006714:	4a76      	ldr	r2, [pc, #472]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006716:	f023 0301 	bic.w	r3, r3, #1
 800671a:	6713      	str	r3, [r2, #112]	@ 0x70
 800671c:	4b74      	ldr	r3, [pc, #464]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800671e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006720:	4a73      	ldr	r2, [pc, #460]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006722:	f023 0304 	bic.w	r3, r3, #4
 8006726:	6713      	str	r3, [r2, #112]	@ 0x70
 8006728:	e01c      	b.n	8006764 <HAL_RCC_OscConfig+0x5e0>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	2b05      	cmp	r3, #5
 8006730:	d10c      	bne.n	800674c <HAL_RCC_OscConfig+0x5c8>
 8006732:	4b6f      	ldr	r3, [pc, #444]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006736:	4a6e      	ldr	r2, [pc, #440]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006738:	f043 0304 	orr.w	r3, r3, #4
 800673c:	6713      	str	r3, [r2, #112]	@ 0x70
 800673e:	4b6c      	ldr	r3, [pc, #432]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006742:	4a6b      	ldr	r2, [pc, #428]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006744:	f043 0301 	orr.w	r3, r3, #1
 8006748:	6713      	str	r3, [r2, #112]	@ 0x70
 800674a:	e00b      	b.n	8006764 <HAL_RCC_OscConfig+0x5e0>
 800674c:	4b68      	ldr	r3, [pc, #416]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800674e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006750:	4a67      	ldr	r2, [pc, #412]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006752:	f023 0301 	bic.w	r3, r3, #1
 8006756:	6713      	str	r3, [r2, #112]	@ 0x70
 8006758:	4b65      	ldr	r3, [pc, #404]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800675a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800675c:	4a64      	ldr	r2, [pc, #400]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800675e:	f023 0304 	bic.w	r3, r3, #4
 8006762:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d015      	beq.n	8006798 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800676c:	f7fb fd48 	bl	8002200 <HAL_GetTick>
 8006770:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006772:	e00a      	b.n	800678a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006774:	f7fb fd44 	bl	8002200 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006782:	4293      	cmp	r3, r2
 8006784:	d901      	bls.n	800678a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	e14e      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800678a:	4b59      	ldr	r3, [pc, #356]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800678c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800678e:	f003 0302 	and.w	r3, r3, #2
 8006792:	2b00      	cmp	r3, #0
 8006794:	d0ee      	beq.n	8006774 <HAL_RCC_OscConfig+0x5f0>
 8006796:	e014      	b.n	80067c2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006798:	f7fb fd32 	bl	8002200 <HAL_GetTick>
 800679c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800679e:	e00a      	b.n	80067b6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067a0:	f7fb fd2e 	bl	8002200 <HAL_GetTick>
 80067a4:	4602      	mov	r2, r0
 80067a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d901      	bls.n	80067b6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e138      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067b6:	4b4e      	ldr	r3, [pc, #312]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80067b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ba:	f003 0302 	and.w	r3, r3, #2
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1ee      	bne.n	80067a0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f000 812d 	beq.w	8006a26 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80067cc:	4b48      	ldr	r3, [pc, #288]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80067d4:	2b18      	cmp	r3, #24
 80067d6:	f000 80bd 	beq.w	8006954 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067de:	2b02      	cmp	r3, #2
 80067e0:	f040 809e 	bne.w	8006920 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067e4:	4b42      	ldr	r3, [pc, #264]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a41      	ldr	r2, [pc, #260]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80067ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067f0:	f7fb fd06 	bl	8002200 <HAL_GetTick>
 80067f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067f6:	e008      	b.n	800680a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067f8:	f7fb fd02 	bl	8002200 <HAL_GetTick>
 80067fc:	4602      	mov	r2, r0
 80067fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	2b02      	cmp	r3, #2
 8006804:	d901      	bls.n	800680a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e10e      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800680a:	4b39      	ldr	r3, [pc, #228]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1f0      	bne.n	80067f8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006816:	4b36      	ldr	r3, [pc, #216]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006818:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800681a:	4b37      	ldr	r3, [pc, #220]	@ (80068f8 <HAL_RCC_OscConfig+0x774>)
 800681c:	4013      	ands	r3, r2
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006826:	0112      	lsls	r2, r2, #4
 8006828:	430a      	orrs	r2, r1
 800682a:	4931      	ldr	r1, [pc, #196]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800682c:	4313      	orrs	r3, r2
 800682e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006834:	3b01      	subs	r3, #1
 8006836:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683e:	3b01      	subs	r3, #1
 8006840:	025b      	lsls	r3, r3, #9
 8006842:	b29b      	uxth	r3, r3
 8006844:	431a      	orrs	r2, r3
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800684a:	3b01      	subs	r3, #1
 800684c:	041b      	lsls	r3, r3, #16
 800684e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006852:	431a      	orrs	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	3b01      	subs	r3, #1
 800685a:	061b      	lsls	r3, r3, #24
 800685c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006860:	4923      	ldr	r1, [pc, #140]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006862:	4313      	orrs	r3, r2
 8006864:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006866:	4b22      	ldr	r3, [pc, #136]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686a:	4a21      	ldr	r2, [pc, #132]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800686c:	f023 0301 	bic.w	r3, r3, #1
 8006870:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006872:	4b1f      	ldr	r3, [pc, #124]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006874:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006876:	4b21      	ldr	r3, [pc, #132]	@ (80068fc <HAL_RCC_OscConfig+0x778>)
 8006878:	4013      	ands	r3, r2
 800687a:	687a      	ldr	r2, [r7, #4]
 800687c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800687e:	00d2      	lsls	r2, r2, #3
 8006880:	491b      	ldr	r1, [pc, #108]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006882:	4313      	orrs	r3, r2
 8006884:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006886:	4b1a      	ldr	r3, [pc, #104]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688a:	f023 020c 	bic.w	r2, r3, #12
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006892:	4917      	ldr	r1, [pc, #92]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 8006894:	4313      	orrs	r3, r2
 8006896:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006898:	4b15      	ldr	r3, [pc, #84]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 800689a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689c:	f023 0202 	bic.w	r2, r3, #2
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a4:	4912      	ldr	r1, [pc, #72]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80068aa:	4b11      	ldr	r3, [pc, #68]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ae:	4a10      	ldr	r2, [pc, #64]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068b6:	4b0e      	ldr	r3, [pc, #56]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ba:	4a0d      	ldr	r2, [pc, #52]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80068c2:	4b0b      	ldr	r3, [pc, #44]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c6:	4a0a      	ldr	r2, [pc, #40]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80068ce:	4b08      	ldr	r3, [pc, #32]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d2:	4a07      	ldr	r2, [pc, #28]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068d4:	f043 0301 	orr.w	r3, r3, #1
 80068d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068da:	4b05      	ldr	r3, [pc, #20]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a04      	ldr	r2, [pc, #16]	@ (80068f0 <HAL_RCC_OscConfig+0x76c>)
 80068e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e6:	f7fb fc8b 	bl	8002200 <HAL_GetTick>
 80068ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068ec:	e011      	b.n	8006912 <HAL_RCC_OscConfig+0x78e>
 80068ee:	bf00      	nop
 80068f0:	58024400 	.word	0x58024400
 80068f4:	58024800 	.word	0x58024800
 80068f8:	fffffc0c 	.word	0xfffffc0c
 80068fc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006900:	f7fb fc7e 	bl	8002200 <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	2b02      	cmp	r3, #2
 800690c:	d901      	bls.n	8006912 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e08a      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006912:	4b47      	ldr	r3, [pc, #284]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d0f0      	beq.n	8006900 <HAL_RCC_OscConfig+0x77c>
 800691e:	e082      	b.n	8006a26 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006920:	4b43      	ldr	r3, [pc, #268]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a42      	ldr	r2, [pc, #264]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006926:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800692a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800692c:	f7fb fc68 	bl	8002200 <HAL_GetTick>
 8006930:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006932:	e008      	b.n	8006946 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006934:	f7fb fc64 	bl	8002200 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b02      	cmp	r3, #2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e070      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006946:	4b3a      	ldr	r3, [pc, #232]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1f0      	bne.n	8006934 <HAL_RCC_OscConfig+0x7b0>
 8006952:	e068      	b.n	8006a26 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006954:	4b36      	ldr	r3, [pc, #216]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006958:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800695a:	4b35      	ldr	r3, [pc, #212]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 800695c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006964:	2b01      	cmp	r3, #1
 8006966:	d031      	beq.n	80069cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	f003 0203 	and.w	r2, r3, #3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006972:	429a      	cmp	r2, r3
 8006974:	d12a      	bne.n	80069cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	091b      	lsrs	r3, r3, #4
 800697a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006982:	429a      	cmp	r2, r3
 8006984:	d122      	bne.n	80069cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006990:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006992:	429a      	cmp	r2, r3
 8006994:	d11a      	bne.n	80069cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	0a5b      	lsrs	r3, r3, #9
 800699a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069a2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d111      	bne.n	80069cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	0c1b      	lsrs	r3, r3, #16
 80069ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d108      	bne.n	80069cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	0e1b      	lsrs	r3, r3, #24
 80069be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d001      	beq.n	80069d0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e02b      	b.n	8006a28 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80069d0:	4b17      	ldr	r3, [pc, #92]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 80069d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069d4:	08db      	lsrs	r3, r3, #3
 80069d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069da:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d01f      	beq.n	8006a26 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80069e6:	4b12      	ldr	r3, [pc, #72]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 80069e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ea:	4a11      	ldr	r2, [pc, #68]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 80069ec:	f023 0301 	bic.w	r3, r3, #1
 80069f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80069f2:	f7fb fc05 	bl	8002200 <HAL_GetTick>
 80069f6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80069f8:	bf00      	nop
 80069fa:	f7fb fc01 	bl	8002200 <HAL_GetTick>
 80069fe:	4602      	mov	r2, r0
 8006a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d0f9      	beq.n	80069fa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006a06:	4b0a      	ldr	r3, [pc, #40]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006a08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a34 <HAL_RCC_OscConfig+0x8b0>)
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006a12:	00d2      	lsls	r2, r2, #3
 8006a14:	4906      	ldr	r1, [pc, #24]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006a16:	4313      	orrs	r3, r2
 8006a18:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006a1a:	4b05      	ldr	r3, [pc, #20]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1e:	4a04      	ldr	r2, [pc, #16]	@ (8006a30 <HAL_RCC_OscConfig+0x8ac>)
 8006a20:	f043 0301 	orr.w	r3, r3, #1
 8006a24:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006a26:	2300      	movs	r3, #0
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3730      	adds	r7, #48	@ 0x30
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	58024400 	.word	0x58024400
 8006a34:	ffff0007 	.word	0xffff0007

08006a38 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b086      	sub	sp, #24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d101      	bne.n	8006a4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e19c      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a4c:	4b8a      	ldr	r3, [pc, #552]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 030f 	and.w	r3, r3, #15
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d910      	bls.n	8006a7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a5a:	4b87      	ldr	r3, [pc, #540]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f023 020f 	bic.w	r2, r3, #15
 8006a62:	4985      	ldr	r1, [pc, #532]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a6a:	4b83      	ldr	r3, [pc, #524]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 030f 	and.w	r3, r3, #15
 8006a72:	683a      	ldr	r2, [r7, #0]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d001      	beq.n	8006a7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e184      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0304 	and.w	r3, r3, #4
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d010      	beq.n	8006aaa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691a      	ldr	r2, [r3, #16]
 8006a8c:	4b7b      	ldr	r3, [pc, #492]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d908      	bls.n	8006aaa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006a98:	4b78      	ldr	r3, [pc, #480]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	4975      	ldr	r1, [pc, #468]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0308 	and.w	r3, r3, #8
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d010      	beq.n	8006ad8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	695a      	ldr	r2, [r3, #20]
 8006aba:	4b70      	ldr	r3, [pc, #448]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d908      	bls.n	8006ad8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006ac6:	4b6d      	ldr	r3, [pc, #436]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	496a      	ldr	r1, [pc, #424]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0310 	and.w	r3, r3, #16
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d010      	beq.n	8006b06 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	699a      	ldr	r2, [r3, #24]
 8006ae8:	4b64      	ldr	r3, [pc, #400]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006aea:	69db      	ldr	r3, [r3, #28]
 8006aec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d908      	bls.n	8006b06 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006af4:	4b61      	ldr	r3, [pc, #388]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006af6:	69db      	ldr	r3, [r3, #28]
 8006af8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	495e      	ldr	r1, [pc, #376]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 0320 	and.w	r3, r3, #32
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d010      	beq.n	8006b34 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	69da      	ldr	r2, [r3, #28]
 8006b16:	4b59      	ldr	r3, [pc, #356]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d908      	bls.n	8006b34 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b22:	4b56      	ldr	r3, [pc, #344]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	4953      	ldr	r1, [pc, #332]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b30:	4313      	orrs	r3, r2
 8006b32:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0302 	and.w	r3, r3, #2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d010      	beq.n	8006b62 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	68da      	ldr	r2, [r3, #12]
 8006b44:	4b4d      	ldr	r3, [pc, #308]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	f003 030f 	and.w	r3, r3, #15
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d908      	bls.n	8006b62 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b50:	4b4a      	ldr	r3, [pc, #296]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	f023 020f 	bic.w	r2, r3, #15
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	4947      	ldr	r1, [pc, #284]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d055      	beq.n	8006c1a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006b6e:	4b43      	ldr	r3, [pc, #268]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	4940      	ldr	r1, [pc, #256]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d107      	bne.n	8006b98 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006b88:	4b3c      	ldr	r3, [pc, #240]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d121      	bne.n	8006bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e0f6      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	2b03      	cmp	r3, #3
 8006b9e:	d107      	bne.n	8006bb0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ba0:	4b36      	ldr	r3, [pc, #216]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d115      	bne.n	8006bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e0ea      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d107      	bne.n	8006bc8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006bb8:	4b30      	ldr	r3, [pc, #192]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d109      	bne.n	8006bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e0de      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006bc8:	4b2c      	ldr	r3, [pc, #176]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 0304 	and.w	r3, r3, #4
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d101      	bne.n	8006bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e0d6      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006bd8:	4b28      	ldr	r3, [pc, #160]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	f023 0207 	bic.w	r2, r3, #7
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	4925      	ldr	r1, [pc, #148]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bea:	f7fb fb09 	bl	8002200 <HAL_GetTick>
 8006bee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bf0:	e00a      	b.n	8006c08 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bf2:	f7fb fb05 	bl	8002200 <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d901      	bls.n	8006c08 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e0be      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c08:	4b1c      	ldr	r3, [pc, #112]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	00db      	lsls	r3, r3, #3
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d1eb      	bne.n	8006bf2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 0302 	and.w	r3, r3, #2
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d010      	beq.n	8006c48 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	68da      	ldr	r2, [r3, #12]
 8006c2a:	4b14      	ldr	r3, [pc, #80]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	f003 030f 	and.w	r3, r3, #15
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d208      	bcs.n	8006c48 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c36:	4b11      	ldr	r3, [pc, #68]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	f023 020f 	bic.w	r2, r3, #15
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	490e      	ldr	r1, [pc, #56]	@ (8006c7c <HAL_RCC_ClockConfig+0x244>)
 8006c44:	4313      	orrs	r3, r2
 8006c46:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c48:	4b0b      	ldr	r3, [pc, #44]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 030f 	and.w	r3, r3, #15
 8006c50:	683a      	ldr	r2, [r7, #0]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d214      	bcs.n	8006c80 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c56:	4b08      	ldr	r3, [pc, #32]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f023 020f 	bic.w	r2, r3, #15
 8006c5e:	4906      	ldr	r1, [pc, #24]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c66:	4b04      	ldr	r3, [pc, #16]	@ (8006c78 <HAL_RCC_ClockConfig+0x240>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 030f 	and.w	r3, r3, #15
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d005      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e086      	b.n	8006d86 <HAL_RCC_ClockConfig+0x34e>
 8006c78:	52002000 	.word	0x52002000
 8006c7c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0304 	and.w	r3, r3, #4
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d010      	beq.n	8006cae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	691a      	ldr	r2, [r3, #16]
 8006c90:	4b3f      	ldr	r3, [pc, #252]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006c92:	699b      	ldr	r3, [r3, #24]
 8006c94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d208      	bcs.n	8006cae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006c9c:	4b3c      	ldr	r3, [pc, #240]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	4939      	ldr	r1, [pc, #228]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006caa:	4313      	orrs	r3, r2
 8006cac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0308 	and.w	r3, r3, #8
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d010      	beq.n	8006cdc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	695a      	ldr	r2, [r3, #20]
 8006cbe:	4b34      	ldr	r3, [pc, #208]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006cc0:	69db      	ldr	r3, [r3, #28]
 8006cc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d208      	bcs.n	8006cdc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006cca:	4b31      	ldr	r3, [pc, #196]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	492e      	ldr	r1, [pc, #184]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0310 	and.w	r3, r3, #16
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d010      	beq.n	8006d0a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	699a      	ldr	r2, [r3, #24]
 8006cec:	4b28      	ldr	r3, [pc, #160]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006cee:	69db      	ldr	r3, [r3, #28]
 8006cf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d208      	bcs.n	8006d0a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006cf8:	4b25      	ldr	r3, [pc, #148]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	4922      	ldr	r1, [pc, #136]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006d06:	4313      	orrs	r3, r2
 8006d08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0320 	and.w	r3, r3, #32
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d010      	beq.n	8006d38 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	69da      	ldr	r2, [r3, #28]
 8006d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d208      	bcs.n	8006d38 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006d26:	4b1a      	ldr	r3, [pc, #104]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006d28:	6a1b      	ldr	r3, [r3, #32]
 8006d2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	69db      	ldr	r3, [r3, #28]
 8006d32:	4917      	ldr	r1, [pc, #92]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006d34:	4313      	orrs	r3, r2
 8006d36:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d38:	f000 f834 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	4b14      	ldr	r3, [pc, #80]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006d40:	699b      	ldr	r3, [r3, #24]
 8006d42:	0a1b      	lsrs	r3, r3, #8
 8006d44:	f003 030f 	and.w	r3, r3, #15
 8006d48:	4912      	ldr	r1, [pc, #72]	@ (8006d94 <HAL_RCC_ClockConfig+0x35c>)
 8006d4a:	5ccb      	ldrb	r3, [r1, r3]
 8006d4c:	f003 031f 	and.w	r3, r3, #31
 8006d50:	fa22 f303 	lsr.w	r3, r2, r3
 8006d54:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d56:	4b0e      	ldr	r3, [pc, #56]	@ (8006d90 <HAL_RCC_ClockConfig+0x358>)
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	f003 030f 	and.w	r3, r3, #15
 8006d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8006d94 <HAL_RCC_ClockConfig+0x35c>)
 8006d60:	5cd3      	ldrb	r3, [r2, r3]
 8006d62:	f003 031f 	and.w	r3, r3, #31
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	fa22 f303 	lsr.w	r3, r2, r3
 8006d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8006d98 <HAL_RCC_ClockConfig+0x360>)
 8006d6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006d70:	4a0a      	ldr	r2, [pc, #40]	@ (8006d9c <HAL_RCC_ClockConfig+0x364>)
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006d76:	4b0a      	ldr	r3, [pc, #40]	@ (8006da0 <HAL_RCC_ClockConfig+0x368>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fb f9f6 	bl	800216c <HAL_InitTick>
 8006d80:	4603      	mov	r3, r0
 8006d82:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3718      	adds	r7, #24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	58024400 	.word	0x58024400
 8006d94:	08012484 	.word	0x08012484
 8006d98:	24000004 	.word	0x24000004
 8006d9c:	24000000 	.word	0x24000000
 8006da0:	24000038 	.word	0x24000038

08006da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b089      	sub	sp, #36	@ 0x24
 8006da8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006daa:	4bb3      	ldr	r3, [pc, #716]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006db2:	2b18      	cmp	r3, #24
 8006db4:	f200 8155 	bhi.w	8007062 <HAL_RCC_GetSysClockFreq+0x2be>
 8006db8:	a201      	add	r2, pc, #4	@ (adr r2, 8006dc0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dbe:	bf00      	nop
 8006dc0:	08006e25 	.word	0x08006e25
 8006dc4:	08007063 	.word	0x08007063
 8006dc8:	08007063 	.word	0x08007063
 8006dcc:	08007063 	.word	0x08007063
 8006dd0:	08007063 	.word	0x08007063
 8006dd4:	08007063 	.word	0x08007063
 8006dd8:	08007063 	.word	0x08007063
 8006ddc:	08007063 	.word	0x08007063
 8006de0:	08006e4b 	.word	0x08006e4b
 8006de4:	08007063 	.word	0x08007063
 8006de8:	08007063 	.word	0x08007063
 8006dec:	08007063 	.word	0x08007063
 8006df0:	08007063 	.word	0x08007063
 8006df4:	08007063 	.word	0x08007063
 8006df8:	08007063 	.word	0x08007063
 8006dfc:	08007063 	.word	0x08007063
 8006e00:	08006e51 	.word	0x08006e51
 8006e04:	08007063 	.word	0x08007063
 8006e08:	08007063 	.word	0x08007063
 8006e0c:	08007063 	.word	0x08007063
 8006e10:	08007063 	.word	0x08007063
 8006e14:	08007063 	.word	0x08007063
 8006e18:	08007063 	.word	0x08007063
 8006e1c:	08007063 	.word	0x08007063
 8006e20:	08006e57 	.word	0x08006e57
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e24:	4b94      	ldr	r3, [pc, #592]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0320 	and.w	r3, r3, #32
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d009      	beq.n	8006e44 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e30:	4b91      	ldr	r3, [pc, #580]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	08db      	lsrs	r3, r3, #3
 8006e36:	f003 0303 	and.w	r3, r3, #3
 8006e3a:	4a90      	ldr	r2, [pc, #576]	@ (800707c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e40:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006e42:	e111      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e44:	4b8d      	ldr	r3, [pc, #564]	@ (800707c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e46:	61bb      	str	r3, [r7, #24]
      break;
 8006e48:	e10e      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006e4a:	4b8d      	ldr	r3, [pc, #564]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e4c:	61bb      	str	r3, [r7, #24]
      break;
 8006e4e:	e10b      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006e50:	4b8c      	ldr	r3, [pc, #560]	@ (8007084 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e52:	61bb      	str	r3, [r7, #24]
      break;
 8006e54:	e108      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e56:	4b88      	ldr	r3, [pc, #544]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5a:	f003 0303 	and.w	r3, r3, #3
 8006e5e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006e60:	4b85      	ldr	r3, [pc, #532]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e64:	091b      	lsrs	r3, r3, #4
 8006e66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e6a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006e6c:	4b82      	ldr	r3, [pc, #520]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006e76:	4b80      	ldr	r3, [pc, #512]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e7a:	08db      	lsrs	r3, r3, #3
 8006e7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	fb02 f303 	mul.w	r3, r2, r3
 8006e86:	ee07 3a90 	vmov	s15, r3
 8006e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e8e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f000 80e1 	beq.w	800705c <HAL_RCC_GetSysClockFreq+0x2b8>
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	f000 8083 	beq.w	8006fa8 <HAL_RCC_GetSysClockFreq+0x204>
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	2b02      	cmp	r3, #2
 8006ea6:	f200 80a1 	bhi.w	8006fec <HAL_RCC_GetSysClockFreq+0x248>
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d003      	beq.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x114>
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d056      	beq.n	8006f64 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006eb6:	e099      	b.n	8006fec <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006eb8:	4b6f      	ldr	r3, [pc, #444]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0320 	and.w	r3, r3, #32
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d02d      	beq.n	8006f20 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ec4:	4b6c      	ldr	r3, [pc, #432]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	08db      	lsrs	r3, r3, #3
 8006eca:	f003 0303 	and.w	r3, r3, #3
 8006ece:	4a6b      	ldr	r2, [pc, #428]	@ (800707c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ed4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	ee07 3a90 	vmov	s15, r3
 8006edc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	ee07 3a90 	vmov	s15, r3
 8006ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eee:	4b62      	ldr	r3, [pc, #392]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ef6:	ee07 3a90 	vmov	s15, r3
 8006efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006efe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f02:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f1a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006f1e:	e087      	b.n	8007030 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	ee07 3a90 	vmov	s15, r3
 8006f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f2a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800708c <HAL_RCC_GetSysClockFreq+0x2e8>
 8006f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f32:	4b51      	ldr	r3, [pc, #324]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f3a:	ee07 3a90 	vmov	s15, r3
 8006f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f42:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f46:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f62:	e065      	b.n	8007030 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f6e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007090 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f76:	4b40      	ldr	r3, [pc, #256]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f7e:	ee07 3a90 	vmov	s15, r3
 8006f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f86:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f8a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fa2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fa6:	e043      	b.n	8007030 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	ee07 3a90 	vmov	s15, r3
 8006fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007094 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fba:	4b2f      	ldr	r3, [pc, #188]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fc2:	ee07 3a90 	vmov	s15, r3
 8006fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fca:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fce:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fe6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fea:	e021      	b.n	8007030 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	ee07 3a90 	vmov	s15, r3
 8006ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ff6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007090 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007006:	ee07 3a90 	vmov	s15, r3
 800700a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800700e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007012:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800701a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800701e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800702a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800702e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007030:	4b11      	ldr	r3, [pc, #68]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007034:	0a5b      	lsrs	r3, r3, #9
 8007036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800703a:	3301      	adds	r3, #1
 800703c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	ee07 3a90 	vmov	s15, r3
 8007044:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007048:	edd7 6a07 	vldr	s13, [r7, #28]
 800704c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007050:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007054:	ee17 3a90 	vmov	r3, s15
 8007058:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800705a:	e005      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800705c:	2300      	movs	r3, #0
 800705e:	61bb      	str	r3, [r7, #24]
      break;
 8007060:	e002      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007062:	4b07      	ldr	r3, [pc, #28]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007064:	61bb      	str	r3, [r7, #24]
      break;
 8007066:	bf00      	nop
  }

  return sysclockfreq;
 8007068:	69bb      	ldr	r3, [r7, #24]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3724      	adds	r7, #36	@ 0x24
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	58024400 	.word	0x58024400
 800707c:	03d09000 	.word	0x03d09000
 8007080:	003d0900 	.word	0x003d0900
 8007084:	017d7840 	.word	0x017d7840
 8007088:	46000000 	.word	0x46000000
 800708c:	4c742400 	.word	0x4c742400
 8007090:	4a742400 	.word	0x4a742400
 8007094:	4bbebc20 	.word	0x4bbebc20

08007098 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800709e:	f7ff fe81 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 80070a2:	4602      	mov	r2, r0
 80070a4:	4b10      	ldr	r3, [pc, #64]	@ (80070e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	0a1b      	lsrs	r3, r3, #8
 80070aa:	f003 030f 	and.w	r3, r3, #15
 80070ae:	490f      	ldr	r1, [pc, #60]	@ (80070ec <HAL_RCC_GetHCLKFreq+0x54>)
 80070b0:	5ccb      	ldrb	r3, [r1, r3]
 80070b2:	f003 031f 	and.w	r3, r3, #31
 80070b6:	fa22 f303 	lsr.w	r3, r2, r3
 80070ba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80070bc:	4b0a      	ldr	r3, [pc, #40]	@ (80070e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80070be:	699b      	ldr	r3, [r3, #24]
 80070c0:	f003 030f 	and.w	r3, r3, #15
 80070c4:	4a09      	ldr	r2, [pc, #36]	@ (80070ec <HAL_RCC_GetHCLKFreq+0x54>)
 80070c6:	5cd3      	ldrb	r3, [r2, r3]
 80070c8:	f003 031f 	and.w	r3, r3, #31
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	fa22 f303 	lsr.w	r3, r2, r3
 80070d2:	4a07      	ldr	r2, [pc, #28]	@ (80070f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80070d4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80070d6:	4a07      	ldr	r2, [pc, #28]	@ (80070f4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80070dc:	4b04      	ldr	r3, [pc, #16]	@ (80070f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80070de:	681b      	ldr	r3, [r3, #0]
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3708      	adds	r7, #8
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	58024400 	.word	0x58024400
 80070ec:	08012484 	.word	0x08012484
 80070f0:	24000004 	.word	0x24000004
 80070f4:	24000000 	.word	0x24000000

080070f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80070fc:	f7ff ffcc 	bl	8007098 <HAL_RCC_GetHCLKFreq>
 8007100:	4602      	mov	r2, r0
 8007102:	4b06      	ldr	r3, [pc, #24]	@ (800711c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007104:	69db      	ldr	r3, [r3, #28]
 8007106:	091b      	lsrs	r3, r3, #4
 8007108:	f003 0307 	and.w	r3, r3, #7
 800710c:	4904      	ldr	r1, [pc, #16]	@ (8007120 <HAL_RCC_GetPCLK1Freq+0x28>)
 800710e:	5ccb      	ldrb	r3, [r1, r3]
 8007110:	f003 031f 	and.w	r3, r3, #31
 8007114:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007118:	4618      	mov	r0, r3
 800711a:	bd80      	pop	{r7, pc}
 800711c:	58024400 	.word	0x58024400
 8007120:	08012484 	.word	0x08012484

08007124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007128:	f7ff ffb6 	bl	8007098 <HAL_RCC_GetHCLKFreq>
 800712c:	4602      	mov	r2, r0
 800712e:	4b06      	ldr	r3, [pc, #24]	@ (8007148 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007130:	69db      	ldr	r3, [r3, #28]
 8007132:	0a1b      	lsrs	r3, r3, #8
 8007134:	f003 0307 	and.w	r3, r3, #7
 8007138:	4904      	ldr	r1, [pc, #16]	@ (800714c <HAL_RCC_GetPCLK2Freq+0x28>)
 800713a:	5ccb      	ldrb	r3, [r1, r3]
 800713c:	f003 031f 	and.w	r3, r3, #31
 8007140:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007144:	4618      	mov	r0, r3
 8007146:	bd80      	pop	{r7, pc}
 8007148:	58024400 	.word	0x58024400
 800714c:	08012484 	.word	0x08012484

08007150 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007154:	b0ca      	sub	sp, #296	@ 0x128
 8007156:	af00      	add	r7, sp, #0
 8007158:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800715c:	2300      	movs	r3, #0
 800715e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007162:	2300      	movs	r3, #0
 8007164:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007170:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007174:	2500      	movs	r5, #0
 8007176:	ea54 0305 	orrs.w	r3, r4, r5
 800717a:	d049      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800717c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007180:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007182:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007186:	d02f      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007188:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800718c:	d828      	bhi.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800718e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007192:	d01a      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007194:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007198:	d822      	bhi.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800719a:	2b00      	cmp	r3, #0
 800719c:	d003      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800719e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071a2:	d007      	beq.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071a4:	e01c      	b.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071a6:	4bb8      	ldr	r3, [pc, #736]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071aa:	4ab7      	ldr	r2, [pc, #732]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071b2:	e01a      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80071b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b8:	3308      	adds	r3, #8
 80071ba:	2102      	movs	r1, #2
 80071bc:	4618      	mov	r0, r3
 80071be:	f001 fc8f 	bl	8008ae0 <RCCEx_PLL2_Config>
 80071c2:	4603      	mov	r3, r0
 80071c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071c8:	e00f      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ce:	3328      	adds	r3, #40	@ 0x28
 80071d0:	2102      	movs	r1, #2
 80071d2:	4618      	mov	r0, r3
 80071d4:	f001 fd36 	bl	8008c44 <RCCEx_PLL3_Config>
 80071d8:	4603      	mov	r3, r0
 80071da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071de:	e004      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071e6:	e000      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80071e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10a      	bne.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80071f2:	4ba5      	ldr	r3, [pc, #660]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071f6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80071fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007200:	4aa1      	ldr	r2, [pc, #644]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007202:	430b      	orrs	r3, r1
 8007204:	6513      	str	r3, [r2, #80]	@ 0x50
 8007206:	e003      	b.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007208:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800720c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007218:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800721c:	f04f 0900 	mov.w	r9, #0
 8007220:	ea58 0309 	orrs.w	r3, r8, r9
 8007224:	d047      	beq.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800722a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800722c:	2b04      	cmp	r3, #4
 800722e:	d82a      	bhi.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007230:	a201      	add	r2, pc, #4	@ (adr r2, 8007238 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007236:	bf00      	nop
 8007238:	0800724d 	.word	0x0800724d
 800723c:	0800725b 	.word	0x0800725b
 8007240:	08007271 	.word	0x08007271
 8007244:	0800728f 	.word	0x0800728f
 8007248:	0800728f 	.word	0x0800728f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800724c:	4b8e      	ldr	r3, [pc, #568]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800724e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007250:	4a8d      	ldr	r2, [pc, #564]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007252:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007256:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007258:	e01a      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800725a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725e:	3308      	adds	r3, #8
 8007260:	2100      	movs	r1, #0
 8007262:	4618      	mov	r0, r3
 8007264:	f001 fc3c 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007268:	4603      	mov	r3, r0
 800726a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800726e:	e00f      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007274:	3328      	adds	r3, #40	@ 0x28
 8007276:	2100      	movs	r1, #0
 8007278:	4618      	mov	r0, r3
 800727a:	f001 fce3 	bl	8008c44 <RCCEx_PLL3_Config>
 800727e:	4603      	mov	r3, r0
 8007280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007284:	e004      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800728c:	e000      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800728e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10a      	bne.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007298:	4b7b      	ldr	r3, [pc, #492]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800729a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800729c:	f023 0107 	bic.w	r1, r3, #7
 80072a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072a6:	4a78      	ldr	r2, [pc, #480]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072a8:	430b      	orrs	r3, r1
 80072aa:	6513      	str	r3, [r2, #80]	@ 0x50
 80072ac:	e003      	b.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80072b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072be:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80072c2:	f04f 0b00 	mov.w	fp, #0
 80072c6:	ea5a 030b 	orrs.w	r3, sl, fp
 80072ca:	d04c      	beq.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80072cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072d6:	d030      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80072d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072dc:	d829      	bhi.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80072de:	2bc0      	cmp	r3, #192	@ 0xc0
 80072e0:	d02d      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80072e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80072e4:	d825      	bhi.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80072e6:	2b80      	cmp	r3, #128	@ 0x80
 80072e8:	d018      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80072ea:	2b80      	cmp	r3, #128	@ 0x80
 80072ec:	d821      	bhi.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d002      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80072f2:	2b40      	cmp	r3, #64	@ 0x40
 80072f4:	d007      	beq.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80072f6:	e01c      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072f8:	4b63      	ldr	r3, [pc, #396]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072fc:	4a62      	ldr	r2, [pc, #392]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007302:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007304:	e01c      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800730a:	3308      	adds	r3, #8
 800730c:	2100      	movs	r1, #0
 800730e:	4618      	mov	r0, r3
 8007310:	f001 fbe6 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007314:	4603      	mov	r3, r0
 8007316:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800731a:	e011      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800731c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007320:	3328      	adds	r3, #40	@ 0x28
 8007322:	2100      	movs	r1, #0
 8007324:	4618      	mov	r0, r3
 8007326:	f001 fc8d 	bl	8008c44 <RCCEx_PLL3_Config>
 800732a:	4603      	mov	r3, r0
 800732c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007330:	e006      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007338:	e002      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800733a:	bf00      	nop
 800733c:	e000      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800733e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007340:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10a      	bne.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007348:	4b4f      	ldr	r3, [pc, #316]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800734a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800734c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007356:	4a4c      	ldr	r2, [pc, #304]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007358:	430b      	orrs	r3, r1
 800735a:	6513      	str	r3, [r2, #80]	@ 0x50
 800735c:	e003      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800735e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007362:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800736a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007372:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007376:	2300      	movs	r3, #0
 8007378:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800737c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007380:	460b      	mov	r3, r1
 8007382:	4313      	orrs	r3, r2
 8007384:	d053      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800738a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800738e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007392:	d035      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007394:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007398:	d82e      	bhi.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800739a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800739e:	d031      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80073a0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80073a4:	d828      	bhi.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80073a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073aa:	d01a      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80073ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073b0:	d822      	bhi.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d003      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80073b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80073ba:	d007      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80073bc:	e01c      	b.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073be:	4b32      	ldr	r3, [pc, #200]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c2:	4a31      	ldr	r2, [pc, #196]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073ca:	e01c      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d0:	3308      	adds	r3, #8
 80073d2:	2100      	movs	r1, #0
 80073d4:	4618      	mov	r0, r3
 80073d6:	f001 fb83 	bl	8008ae0 <RCCEx_PLL2_Config>
 80073da:	4603      	mov	r3, r0
 80073dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80073e0:	e011      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e6:	3328      	adds	r3, #40	@ 0x28
 80073e8:	2100      	movs	r1, #0
 80073ea:	4618      	mov	r0, r3
 80073ec:	f001 fc2a 	bl	8008c44 <RCCEx_PLL3_Config>
 80073f0:	4603      	mov	r3, r0
 80073f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073f6:	e006      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073fe:	e002      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007400:	bf00      	nop
 8007402:	e000      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007404:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007406:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800740a:	2b00      	cmp	r3, #0
 800740c:	d10b      	bne.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800740e:	4b1e      	ldr	r3, [pc, #120]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007412:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800741e:	4a1a      	ldr	r2, [pc, #104]	@ (8007488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007420:	430b      	orrs	r3, r1
 8007422:	6593      	str	r3, [r2, #88]	@ 0x58
 8007424:	e003      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800742a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800742e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007436:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800743a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800743e:	2300      	movs	r3, #0
 8007440:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007444:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007448:	460b      	mov	r3, r1
 800744a:	4313      	orrs	r3, r2
 800744c:	d056      	beq.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800744e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007452:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007456:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800745a:	d038      	beq.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800745c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007460:	d831      	bhi.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007462:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007466:	d034      	beq.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007468:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800746c:	d82b      	bhi.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800746e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007472:	d01d      	beq.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007474:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007478:	d825      	bhi.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800747a:	2b00      	cmp	r3, #0
 800747c:	d006      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800747e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007482:	d00a      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007484:	e01f      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007486:	bf00      	nop
 8007488:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800748c:	4ba2      	ldr	r3, [pc, #648]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800748e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007490:	4aa1      	ldr	r2, [pc, #644]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007492:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007496:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007498:	e01c      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800749a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800749e:	3308      	adds	r3, #8
 80074a0:	2100      	movs	r1, #0
 80074a2:	4618      	mov	r0, r3
 80074a4:	f001 fb1c 	bl	8008ae0 <RCCEx_PLL2_Config>
 80074a8:	4603      	mov	r3, r0
 80074aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80074ae:	e011      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b4:	3328      	adds	r3, #40	@ 0x28
 80074b6:	2100      	movs	r1, #0
 80074b8:	4618      	mov	r0, r3
 80074ba:	f001 fbc3 	bl	8008c44 <RCCEx_PLL3_Config>
 80074be:	4603      	mov	r3, r0
 80074c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80074c4:	e006      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074cc:	e002      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80074ce:	bf00      	nop
 80074d0:	e000      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80074d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10b      	bne.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80074dc:	4b8e      	ldr	r3, [pc, #568]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074e0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80074e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80074ec:	4a8a      	ldr	r2, [pc, #552]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074ee:	430b      	orrs	r3, r1
 80074f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80074f2:	e003      	b.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80074fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007504:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007508:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800750c:	2300      	movs	r3, #0
 800750e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007512:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007516:	460b      	mov	r3, r1
 8007518:	4313      	orrs	r3, r2
 800751a:	d03a      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800751c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007522:	2b30      	cmp	r3, #48	@ 0x30
 8007524:	d01f      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007526:	2b30      	cmp	r3, #48	@ 0x30
 8007528:	d819      	bhi.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800752a:	2b20      	cmp	r3, #32
 800752c:	d00c      	beq.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800752e:	2b20      	cmp	r3, #32
 8007530:	d815      	bhi.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007532:	2b00      	cmp	r3, #0
 8007534:	d019      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007536:	2b10      	cmp	r3, #16
 8007538:	d111      	bne.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800753a:	4b77      	ldr	r3, [pc, #476]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800753c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753e:	4a76      	ldr	r2, [pc, #472]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007544:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007546:	e011      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800754c:	3308      	adds	r3, #8
 800754e:	2102      	movs	r1, #2
 8007550:	4618      	mov	r0, r3
 8007552:	f001 fac5 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007556:	4603      	mov	r3, r0
 8007558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800755c:	e006      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800755e:	2301      	movs	r3, #1
 8007560:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007564:	e002      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007566:	bf00      	nop
 8007568:	e000      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800756a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800756c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10a      	bne.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007574:	4b68      	ldr	r3, [pc, #416]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007578:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800757c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007582:	4a65      	ldr	r2, [pc, #404]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007584:	430b      	orrs	r3, r1
 8007586:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007588:	e003      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800758a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800758e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800759e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80075a2:	2300      	movs	r3, #0
 80075a4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80075a8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80075ac:	460b      	mov	r3, r1
 80075ae:	4313      	orrs	r3, r2
 80075b0:	d051      	beq.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80075b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075bc:	d035      	beq.n	800762a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80075be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075c2:	d82e      	bhi.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80075c4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80075c8:	d031      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80075ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80075ce:	d828      	bhi.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80075d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075d4:	d01a      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80075d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075da:	d822      	bhi.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80075e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075e4:	d007      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80075e6:	e01c      	b.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075e8:	4b4b      	ldr	r3, [pc, #300]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ec:	4a4a      	ldr	r2, [pc, #296]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075f4:	e01c      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075fa:	3308      	adds	r3, #8
 80075fc:	2100      	movs	r1, #0
 80075fe:	4618      	mov	r0, r3
 8007600:	f001 fa6e 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007604:	4603      	mov	r3, r0
 8007606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800760a:	e011      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800760c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007610:	3328      	adds	r3, #40	@ 0x28
 8007612:	2100      	movs	r1, #0
 8007614:	4618      	mov	r0, r3
 8007616:	f001 fb15 	bl	8008c44 <RCCEx_PLL3_Config>
 800761a:	4603      	mov	r3, r0
 800761c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007620:	e006      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007628:	e002      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800762a:	bf00      	nop
 800762c:	e000      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800762e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007630:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10a      	bne.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007638:	4b37      	ldr	r3, [pc, #220]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800763a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800763c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007646:	4a34      	ldr	r2, [pc, #208]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007648:	430b      	orrs	r3, r1
 800764a:	6513      	str	r3, [r2, #80]	@ 0x50
 800764c:	e003      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800764e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007652:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007662:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007666:	2300      	movs	r3, #0
 8007668:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800766c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007670:	460b      	mov	r3, r1
 8007672:	4313      	orrs	r3, r2
 8007674:	d056      	beq.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800767a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800767c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007680:	d033      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007682:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007686:	d82c      	bhi.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007688:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800768c:	d02f      	beq.n	80076ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800768e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007692:	d826      	bhi.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007694:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007698:	d02b      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800769a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800769e:	d820      	bhi.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80076a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076a4:	d012      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80076a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076aa:	d81a      	bhi.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d022      	beq.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80076b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076b4:	d115      	bne.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ba:	3308      	adds	r3, #8
 80076bc:	2101      	movs	r1, #1
 80076be:	4618      	mov	r0, r3
 80076c0:	f001 fa0e 	bl	8008ae0 <RCCEx_PLL2_Config>
 80076c4:	4603      	mov	r3, r0
 80076c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80076ca:	e015      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d0:	3328      	adds	r3, #40	@ 0x28
 80076d2:	2101      	movs	r1, #1
 80076d4:	4618      	mov	r0, r3
 80076d6:	f001 fab5 	bl	8008c44 <RCCEx_PLL3_Config>
 80076da:	4603      	mov	r3, r0
 80076dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80076e0:	e00a      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076e8:	e006      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076ea:	bf00      	nop
 80076ec:	e004      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076ee:	bf00      	nop
 80076f0:	e002      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076f2:	bf00      	nop
 80076f4:	e000      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10d      	bne.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007700:	4b05      	ldr	r3, [pc, #20]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007704:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800770c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800770e:	4a02      	ldr	r2, [pc, #8]	@ (8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007710:	430b      	orrs	r3, r1
 8007712:	6513      	str	r3, [r2, #80]	@ 0x50
 8007714:	e006      	b.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007716:	bf00      	nop
 8007718:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800771c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007720:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007730:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007734:	2300      	movs	r3, #0
 8007736:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800773a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800773e:	460b      	mov	r3, r1
 8007740:	4313      	orrs	r3, r2
 8007742:	d055      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007748:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800774c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007750:	d033      	beq.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007752:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007756:	d82c      	bhi.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800775c:	d02f      	beq.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800775e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007762:	d826      	bhi.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007764:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007768:	d02b      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800776a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800776e:	d820      	bhi.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007770:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007774:	d012      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007776:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800777a:	d81a      	bhi.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800777c:	2b00      	cmp	r3, #0
 800777e:	d022      	beq.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007780:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007784:	d115      	bne.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800778a:	3308      	adds	r3, #8
 800778c:	2101      	movs	r1, #1
 800778e:	4618      	mov	r0, r3
 8007790:	f001 f9a6 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007794:	4603      	mov	r3, r0
 8007796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800779a:	e015      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800779c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a0:	3328      	adds	r3, #40	@ 0x28
 80077a2:	2101      	movs	r1, #1
 80077a4:	4618      	mov	r0, r3
 80077a6:	f001 fa4d 	bl	8008c44 <RCCEx_PLL3_Config>
 80077aa:	4603      	mov	r3, r0
 80077ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80077b0:	e00a      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077b8:	e006      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80077ba:	bf00      	nop
 80077bc:	e004      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80077be:	bf00      	nop
 80077c0:	e002      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80077c2:	bf00      	nop
 80077c4:	e000      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80077c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10b      	bne.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80077d0:	4ba3      	ldr	r3, [pc, #652]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077d4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80077d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077e0:	4a9f      	ldr	r2, [pc, #636]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077e2:	430b      	orrs	r3, r1
 80077e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80077e6:	e003      	b.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80077f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80077fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007800:	2300      	movs	r3, #0
 8007802:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007806:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800780a:	460b      	mov	r3, r1
 800780c:	4313      	orrs	r3, r2
 800780e:	d037      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007816:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800781a:	d00e      	beq.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800781c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007820:	d816      	bhi.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007822:	2b00      	cmp	r3, #0
 8007824:	d018      	beq.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007826:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800782a:	d111      	bne.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800782c:	4b8c      	ldr	r3, [pc, #560]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800782e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007830:	4a8b      	ldr	r2, [pc, #556]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007832:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007836:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007838:	e00f      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800783a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800783e:	3308      	adds	r3, #8
 8007840:	2101      	movs	r1, #1
 8007842:	4618      	mov	r0, r3
 8007844:	f001 f94c 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007848:	4603      	mov	r3, r0
 800784a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800784e:	e004      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007856:	e000      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007858:	bf00      	nop
    }

    if (ret == HAL_OK)
 800785a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10a      	bne.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007862:	4b7f      	ldr	r3, [pc, #508]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007866:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800786a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007870:	4a7b      	ldr	r2, [pc, #492]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007872:	430b      	orrs	r3, r1
 8007874:	6513      	str	r3, [r2, #80]	@ 0x50
 8007876:	e003      	b.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007878:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800787c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007888:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800788c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007890:	2300      	movs	r3, #0
 8007892:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007896:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800789a:	460b      	mov	r3, r1
 800789c:	4313      	orrs	r3, r2
 800789e:	d039      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80078a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078a6:	2b03      	cmp	r3, #3
 80078a8:	d81c      	bhi.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80078aa:	a201      	add	r2, pc, #4	@ (adr r2, 80078b0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80078ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b0:	080078ed 	.word	0x080078ed
 80078b4:	080078c1 	.word	0x080078c1
 80078b8:	080078cf 	.word	0x080078cf
 80078bc:	080078ed 	.word	0x080078ed
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078c0:	4b67      	ldr	r3, [pc, #412]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c4:	4a66      	ldr	r2, [pc, #408]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80078cc:	e00f      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80078ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078d2:	3308      	adds	r3, #8
 80078d4:	2102      	movs	r1, #2
 80078d6:	4618      	mov	r0, r3
 80078d8:	f001 f902 	bl	8008ae0 <RCCEx_PLL2_Config>
 80078dc:	4603      	mov	r3, r0
 80078de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80078e2:	e004      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078ea:	e000      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80078ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10a      	bne.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80078f6:	4b5a      	ldr	r3, [pc, #360]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078fa:	f023 0103 	bic.w	r1, r3, #3
 80078fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007904:	4a56      	ldr	r2, [pc, #344]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007906:	430b      	orrs	r3, r1
 8007908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800790a:	e003      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800790c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007910:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007920:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007924:	2300      	movs	r3, #0
 8007926:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800792a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800792e:	460b      	mov	r3, r1
 8007930:	4313      	orrs	r3, r2
 8007932:	f000 809f 	beq.w	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007936:	4b4b      	ldr	r3, [pc, #300]	@ (8007a64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a4a      	ldr	r2, [pc, #296]	@ (8007a64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800793c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007940:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007942:	f7fa fc5d 	bl	8002200 <HAL_GetTick>
 8007946:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800794a:	e00b      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800794c:	f7fa fc58 	bl	8002200 <HAL_GetTick>
 8007950:	4602      	mov	r2, r0
 8007952:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	2b64      	cmp	r3, #100	@ 0x64
 800795a:	d903      	bls.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007962:	e005      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007964:	4b3f      	ldr	r3, [pc, #252]	@ (8007a64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800796c:	2b00      	cmp	r3, #0
 800796e:	d0ed      	beq.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007974:	2b00      	cmp	r3, #0
 8007976:	d179      	bne.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007978:	4b39      	ldr	r3, [pc, #228]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800797a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800797c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007980:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007984:	4053      	eors	r3, r2
 8007986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800798a:	2b00      	cmp	r3, #0
 800798c:	d015      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800798e:	4b34      	ldr	r3, [pc, #208]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007996:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800799a:	4b31      	ldr	r3, [pc, #196]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800799c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800799e:	4a30      	ldr	r2, [pc, #192]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079a4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80079a6:	4b2e      	ldr	r3, [pc, #184]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079aa:	4a2d      	ldr	r2, [pc, #180]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079b0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80079b2:	4a2b      	ldr	r2, [pc, #172]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80079b8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80079ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80079c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079c6:	d118      	bne.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079c8:	f7fa fc1a 	bl	8002200 <HAL_GetTick>
 80079cc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079d0:	e00d      	b.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079d2:	f7fa fc15 	bl	8002200 <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80079dc:	1ad2      	subs	r2, r2, r3
 80079de:	f241 3388 	movw	r3, #5000	@ 0x1388
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d903      	bls.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80079ec:	e005      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079ee:	4b1c      	ldr	r3, [pc, #112]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079f2:	f003 0302 	and.w	r3, r3, #2
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d0eb      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80079fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d129      	bne.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a12:	d10e      	bne.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007a14:	4b12      	ldr	r3, [pc, #72]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a20:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a24:	091a      	lsrs	r2, r3, #4
 8007a26:	4b10      	ldr	r3, [pc, #64]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007a28:	4013      	ands	r3, r2
 8007a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a2c:	430b      	orrs	r3, r1
 8007a2e:	6113      	str	r3, [r2, #16]
 8007a30:	e005      	b.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007a32:	4b0b      	ldr	r3, [pc, #44]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	4a0a      	ldr	r2, [pc, #40]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007a3c:	6113      	str	r3, [r2, #16]
 8007a3e:	4b08      	ldr	r3, [pc, #32]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a40:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a4e:	4a04      	ldr	r2, [pc, #16]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a50:	430b      	orrs	r3, r1
 8007a52:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a54:	e00e      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007a5e:	e009      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007a60:	58024400 	.word	0x58024400
 8007a64:	58024800 	.word	0x58024800
 8007a68:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	f002 0301 	and.w	r3, r2, #1
 8007a80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a84:	2300      	movs	r3, #0
 8007a86:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007a8a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a8e:	460b      	mov	r3, r1
 8007a90:	4313      	orrs	r3, r2
 8007a92:	f000 8089 	beq.w	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a9c:	2b28      	cmp	r3, #40	@ 0x28
 8007a9e:	d86b      	bhi.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa6:	bf00      	nop
 8007aa8:	08007b81 	.word	0x08007b81
 8007aac:	08007b79 	.word	0x08007b79
 8007ab0:	08007b79 	.word	0x08007b79
 8007ab4:	08007b79 	.word	0x08007b79
 8007ab8:	08007b79 	.word	0x08007b79
 8007abc:	08007b79 	.word	0x08007b79
 8007ac0:	08007b79 	.word	0x08007b79
 8007ac4:	08007b79 	.word	0x08007b79
 8007ac8:	08007b4d 	.word	0x08007b4d
 8007acc:	08007b79 	.word	0x08007b79
 8007ad0:	08007b79 	.word	0x08007b79
 8007ad4:	08007b79 	.word	0x08007b79
 8007ad8:	08007b79 	.word	0x08007b79
 8007adc:	08007b79 	.word	0x08007b79
 8007ae0:	08007b79 	.word	0x08007b79
 8007ae4:	08007b79 	.word	0x08007b79
 8007ae8:	08007b63 	.word	0x08007b63
 8007aec:	08007b79 	.word	0x08007b79
 8007af0:	08007b79 	.word	0x08007b79
 8007af4:	08007b79 	.word	0x08007b79
 8007af8:	08007b79 	.word	0x08007b79
 8007afc:	08007b79 	.word	0x08007b79
 8007b00:	08007b79 	.word	0x08007b79
 8007b04:	08007b79 	.word	0x08007b79
 8007b08:	08007b81 	.word	0x08007b81
 8007b0c:	08007b79 	.word	0x08007b79
 8007b10:	08007b79 	.word	0x08007b79
 8007b14:	08007b79 	.word	0x08007b79
 8007b18:	08007b79 	.word	0x08007b79
 8007b1c:	08007b79 	.word	0x08007b79
 8007b20:	08007b79 	.word	0x08007b79
 8007b24:	08007b79 	.word	0x08007b79
 8007b28:	08007b81 	.word	0x08007b81
 8007b2c:	08007b79 	.word	0x08007b79
 8007b30:	08007b79 	.word	0x08007b79
 8007b34:	08007b79 	.word	0x08007b79
 8007b38:	08007b79 	.word	0x08007b79
 8007b3c:	08007b79 	.word	0x08007b79
 8007b40:	08007b79 	.word	0x08007b79
 8007b44:	08007b79 	.word	0x08007b79
 8007b48:	08007b81 	.word	0x08007b81
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b50:	3308      	adds	r3, #8
 8007b52:	2101      	movs	r1, #1
 8007b54:	4618      	mov	r0, r3
 8007b56:	f000 ffc3 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007b60:	e00f      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b66:	3328      	adds	r3, #40	@ 0x28
 8007b68:	2101      	movs	r1, #1
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f001 f86a 	bl	8008c44 <RCCEx_PLL3_Config>
 8007b70:	4603      	mov	r3, r0
 8007b72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007b76:	e004      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b7e:	e000      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007b80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d10a      	bne.n	8007ba0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007b8a:	4bbf      	ldr	r3, [pc, #764]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b8e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b98:	4abb      	ldr	r2, [pc, #748]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b9a:	430b      	orrs	r3, r1
 8007b9c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b9e:	e003      	b.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ba0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ba4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb0:	f002 0302 	and.w	r3, r2, #2
 8007bb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007bb8:	2300      	movs	r3, #0
 8007bba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007bbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	d041      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007bce:	2b05      	cmp	r3, #5
 8007bd0:	d824      	bhi.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd8:	08007c25 	.word	0x08007c25
 8007bdc:	08007bf1 	.word	0x08007bf1
 8007be0:	08007c07 	.word	0x08007c07
 8007be4:	08007c25 	.word	0x08007c25
 8007be8:	08007c25 	.word	0x08007c25
 8007bec:	08007c25 	.word	0x08007c25
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bf4:	3308      	adds	r3, #8
 8007bf6:	2101      	movs	r1, #1
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f000 ff71 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007c04:	e00f      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0a:	3328      	adds	r3, #40	@ 0x28
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f001 f818 	bl	8008c44 <RCCEx_PLL3_Config>
 8007c14:	4603      	mov	r3, r0
 8007c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007c1a:	e004      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c22:	e000      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007c24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d10a      	bne.n	8007c44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007c2e:	4b96      	ldr	r3, [pc, #600]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c32:	f023 0107 	bic.w	r1, r3, #7
 8007c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c3c:	4a92      	ldr	r2, [pc, #584]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c3e:	430b      	orrs	r3, r1
 8007c40:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c42:	e003      	b.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c54:	f002 0304 	and.w	r3, r2, #4
 8007c58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c62:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007c66:	460b      	mov	r3, r1
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	d044      	beq.n	8007cf6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c74:	2b05      	cmp	r3, #5
 8007c76:	d825      	bhi.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007c78:	a201      	add	r2, pc, #4	@ (adr r2, 8007c80 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c7e:	bf00      	nop
 8007c80:	08007ccd 	.word	0x08007ccd
 8007c84:	08007c99 	.word	0x08007c99
 8007c88:	08007caf 	.word	0x08007caf
 8007c8c:	08007ccd 	.word	0x08007ccd
 8007c90:	08007ccd 	.word	0x08007ccd
 8007c94:	08007ccd 	.word	0x08007ccd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9c:	3308      	adds	r3, #8
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f000 ff1d 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007cac:	e00f      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb2:	3328      	adds	r3, #40	@ 0x28
 8007cb4:	2101      	movs	r1, #1
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f000 ffc4 	bl	8008c44 <RCCEx_PLL3_Config>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007cc2:	e004      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007cca:	e000      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007ccc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d10b      	bne.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007cd6:	4b6c      	ldr	r3, [pc, #432]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cda:	f023 0107 	bic.w	r1, r3, #7
 8007cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ce6:	4a68      	ldr	r2, [pc, #416]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ce8:	430b      	orrs	r3, r1
 8007cea:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cec:	e003      	b.n	8007cf6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfe:	f002 0320 	and.w	r3, r2, #32
 8007d02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007d06:	2300      	movs	r3, #0
 8007d08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007d10:	460b      	mov	r3, r1
 8007d12:	4313      	orrs	r3, r2
 8007d14:	d055      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007d22:	d033      	beq.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007d28:	d82c      	bhi.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d2e:	d02f      	beq.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d34:	d826      	bhi.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007d36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007d3a:	d02b      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007d3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007d40:	d820      	bhi.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007d42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d46:	d012      	beq.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007d48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d4c:	d81a      	bhi.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d022      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007d52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d56:	d115      	bne.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d5c:	3308      	adds	r3, #8
 8007d5e:	2100      	movs	r1, #0
 8007d60:	4618      	mov	r0, r3
 8007d62:	f000 febd 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007d66:	4603      	mov	r3, r0
 8007d68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d6c:	e015      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d72:	3328      	adds	r3, #40	@ 0x28
 8007d74:	2102      	movs	r1, #2
 8007d76:	4618      	mov	r0, r3
 8007d78:	f000 ff64 	bl	8008c44 <RCCEx_PLL3_Config>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d82:	e00a      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d8a:	e006      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d8c:	bf00      	nop
 8007d8e:	e004      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d90:	bf00      	nop
 8007d92:	e002      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d94:	bf00      	nop
 8007d96:	e000      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d10b      	bne.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007da2:	4b39      	ldr	r3, [pc, #228]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007db2:	4a35      	ldr	r2, [pc, #212]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007db4:	430b      	orrs	r3, r1
 8007db6:	6553      	str	r3, [r2, #84]	@ 0x54
 8007db8:	e003      	b.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dca:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007dce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007dd8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007ddc:	460b      	mov	r3, r1
 8007dde:	4313      	orrs	r3, r2
 8007de0:	d058      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007dea:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007dee:	d033      	beq.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007df0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007df4:	d82c      	bhi.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007df6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dfa:	d02f      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007dfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e00:	d826      	bhi.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007e02:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e06:	d02b      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007e08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e0c:	d820      	bhi.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007e0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e12:	d012      	beq.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007e14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e18:	d81a      	bhi.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d022      	beq.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e22:	d115      	bne.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e28:	3308      	adds	r3, #8
 8007e2a:	2100      	movs	r1, #0
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f000 fe57 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007e32:	4603      	mov	r3, r0
 8007e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007e38:	e015      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e3e:	3328      	adds	r3, #40	@ 0x28
 8007e40:	2102      	movs	r1, #2
 8007e42:	4618      	mov	r0, r3
 8007e44:	f000 fefe 	bl	8008c44 <RCCEx_PLL3_Config>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007e4e:	e00a      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e56:	e006      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e58:	bf00      	nop
 8007e5a:	e004      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e5c:	bf00      	nop
 8007e5e:	e002      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e60:	bf00      	nop
 8007e62:	e000      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d10e      	bne.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007e6e:	4b06      	ldr	r3, [pc, #24]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e72:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e7e:	4a02      	ldr	r2, [pc, #8]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e80:	430b      	orrs	r3, r1
 8007e82:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e84:	e006      	b.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007e86:	bf00      	nop
 8007e88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007eaa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	d055      	beq.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eb8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007ebc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007ec0:	d033      	beq.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007ec2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007ec6:	d82c      	bhi.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007ec8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ecc:	d02f      	beq.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007ece:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ed2:	d826      	bhi.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007ed4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007ed8:	d02b      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007eda:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007ede:	d820      	bhi.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007ee0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ee4:	d012      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007ee6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007eea:	d81a      	bhi.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d022      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007ef0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ef4:	d115      	bne.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007efa:	3308      	adds	r3, #8
 8007efc:	2100      	movs	r1, #0
 8007efe:	4618      	mov	r0, r3
 8007f00:	f000 fdee 	bl	8008ae0 <RCCEx_PLL2_Config>
 8007f04:	4603      	mov	r3, r0
 8007f06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007f0a:	e015      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f10:	3328      	adds	r3, #40	@ 0x28
 8007f12:	2102      	movs	r1, #2
 8007f14:	4618      	mov	r0, r3
 8007f16:	f000 fe95 	bl	8008c44 <RCCEx_PLL3_Config>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007f20:	e00a      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f28:	e006      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007f2a:	bf00      	nop
 8007f2c:	e004      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007f2e:	bf00      	nop
 8007f30:	e002      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007f32:	bf00      	nop
 8007f34:	e000      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d10b      	bne.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007f40:	4ba1      	ldr	r3, [pc, #644]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f44:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f4c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f50:	4a9d      	ldr	r2, [pc, #628]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f52:	430b      	orrs	r3, r1
 8007f54:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f56:	e003      	b.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f68:	f002 0308 	and.w	r3, r2, #8
 8007f6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f70:	2300      	movs	r3, #0
 8007f72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f76:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	d01e      	beq.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f8c:	d10c      	bne.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f92:	3328      	adds	r3, #40	@ 0x28
 8007f94:	2102      	movs	r1, #2
 8007f96:	4618      	mov	r0, r3
 8007f98:	f000 fe54 	bl	8008c44 <RCCEx_PLL3_Config>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d002      	beq.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007fa8:	4b87      	ldr	r3, [pc, #540]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fac:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fb8:	4a83      	ldr	r2, [pc, #524]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fba:	430b      	orrs	r3, r1
 8007fbc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	f002 0310 	and.w	r3, r2, #16
 8007fca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007fce:	2300      	movs	r3, #0
 8007fd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007fd4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007fd8:	460b      	mov	r3, r1
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	d01e      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fe2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fea:	d10c      	bne.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff0:	3328      	adds	r3, #40	@ 0x28
 8007ff2:	2102      	movs	r1, #2
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f000 fe25 	bl	8008c44 <RCCEx_PLL3_Config>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d002      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008006:	4b70      	ldr	r3, [pc, #448]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800800a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800800e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008012:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008016:	4a6c      	ldr	r2, [pc, #432]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008018:	430b      	orrs	r3, r1
 800801a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800801c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008024:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008028:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800802c:	2300      	movs	r3, #0
 800802e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008032:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008036:	460b      	mov	r3, r1
 8008038:	4313      	orrs	r3, r2
 800803a:	d03e      	beq.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800803c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008040:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008044:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008048:	d022      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800804a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800804e:	d81b      	bhi.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008050:	2b00      	cmp	r3, #0
 8008052:	d003      	beq.n	800805c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008058:	d00b      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800805a:	e015      	b.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800805c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008060:	3308      	adds	r3, #8
 8008062:	2100      	movs	r1, #0
 8008064:	4618      	mov	r0, r3
 8008066:	f000 fd3b 	bl	8008ae0 <RCCEx_PLL2_Config>
 800806a:	4603      	mov	r3, r0
 800806c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008070:	e00f      	b.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008076:	3328      	adds	r3, #40	@ 0x28
 8008078:	2102      	movs	r1, #2
 800807a:	4618      	mov	r0, r3
 800807c:	f000 fde2 	bl	8008c44 <RCCEx_PLL3_Config>
 8008080:	4603      	mov	r3, r0
 8008082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008086:	e004      	b.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008088:	2301      	movs	r3, #1
 800808a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800808e:	e000      	b.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10b      	bne.n	80080b2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800809a:	4b4b      	ldr	r3, [pc, #300]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800809c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800809e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80080a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80080aa:	4a47      	ldr	r2, [pc, #284]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080ac:	430b      	orrs	r3, r1
 80080ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80080b0:	e003      	b.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80080ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80080c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80080c8:	2300      	movs	r3, #0
 80080ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80080cc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80080d0:	460b      	mov	r3, r1
 80080d2:	4313      	orrs	r3, r2
 80080d4:	d03b      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80080d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80080e2:	d01f      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80080e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80080e8:	d818      	bhi.n	800811c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80080ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080ee:	d003      	beq.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80080f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080f4:	d007      	beq.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80080f6:	e011      	b.n	800811c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080f8:	4b33      	ldr	r3, [pc, #204]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080fc:	4a32      	ldr	r2, [pc, #200]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008102:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008104:	e00f      	b.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800810a:	3328      	adds	r3, #40	@ 0x28
 800810c:	2101      	movs	r1, #1
 800810e:	4618      	mov	r0, r3
 8008110:	f000 fd98 	bl	8008c44 <RCCEx_PLL3_Config>
 8008114:	4603      	mov	r3, r0
 8008116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800811a:	e004      	b.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008122:	e000      	b.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008124:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10b      	bne.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800812e:	4b26      	ldr	r3, [pc, #152]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008132:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800813a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800813e:	4a22      	ldr	r2, [pc, #136]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008140:	430b      	orrs	r3, r1
 8008142:	6553      	str	r3, [r2, #84]	@ 0x54
 8008144:	e003      	b.n	800814e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800814a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800814e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008156:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800815a:	673b      	str	r3, [r7, #112]	@ 0x70
 800815c:	2300      	movs	r3, #0
 800815e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008160:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008164:	460b      	mov	r3, r1
 8008166:	4313      	orrs	r3, r2
 8008168:	d034      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800816a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800816e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008170:	2b00      	cmp	r3, #0
 8008172:	d003      	beq.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008174:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008178:	d007      	beq.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800817a:	e011      	b.n	80081a0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800817c:	4b12      	ldr	r3, [pc, #72]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800817e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008180:	4a11      	ldr	r2, [pc, #68]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008182:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008188:	e00e      	b.n	80081a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800818a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800818e:	3308      	adds	r3, #8
 8008190:	2102      	movs	r1, #2
 8008192:	4618      	mov	r0, r3
 8008194:	f000 fca4 	bl	8008ae0 <RCCEx_PLL2_Config>
 8008198:	4603      	mov	r3, r0
 800819a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800819e:	e003      	b.n	80081a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80081a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10d      	bne.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80081b0:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081b4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80081b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081be:	4a02      	ldr	r2, [pc, #8]	@ (80081c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081c0:	430b      	orrs	r3, r1
 80081c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80081c4:	e006      	b.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80081c6:	bf00      	nop
 80081c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80081d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80081e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081e2:	2300      	movs	r3, #0
 80081e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80081e6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80081ea:	460b      	mov	r3, r1
 80081ec:	4313      	orrs	r3, r2
 80081ee:	d00c      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80081f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081f4:	3328      	adds	r3, #40	@ 0x28
 80081f6:	2102      	movs	r1, #2
 80081f8:	4618      	mov	r0, r3
 80081fa:	f000 fd23 	bl	8008c44 <RCCEx_PLL3_Config>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b00      	cmp	r3, #0
 8008202:	d002      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800820a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800820e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008212:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008216:	663b      	str	r3, [r7, #96]	@ 0x60
 8008218:	2300      	movs	r3, #0
 800821a:	667b      	str	r3, [r7, #100]	@ 0x64
 800821c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008220:	460b      	mov	r3, r1
 8008222:	4313      	orrs	r3, r2
 8008224:	d038      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800822a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800822e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008232:	d018      	beq.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008234:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008238:	d811      	bhi.n	800825e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800823a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800823e:	d014      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008244:	d80b      	bhi.n	800825e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008246:	2b00      	cmp	r3, #0
 8008248:	d011      	beq.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800824a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800824e:	d106      	bne.n	800825e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008250:	4bc3      	ldr	r3, [pc, #780]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008254:	4ac2      	ldr	r2, [pc, #776]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008256:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800825a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800825c:	e008      	b.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008264:	e004      	b.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008266:	bf00      	nop
 8008268:	e002      	b.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800826a:	bf00      	nop
 800826c:	e000      	b.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800826e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008270:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008274:	2b00      	cmp	r3, #0
 8008276:	d10b      	bne.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008278:	4bb9      	ldr	r3, [pc, #740]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800827a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800827c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008284:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008288:	4ab5      	ldr	r2, [pc, #724]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800828a:	430b      	orrs	r3, r1
 800828c:	6553      	str	r3, [r2, #84]	@ 0x54
 800828e:	e003      	b.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008294:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800829c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80082a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082a6:	2300      	movs	r3, #0
 80082a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082aa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80082ae:	460b      	mov	r3, r1
 80082b0:	4313      	orrs	r3, r2
 80082b2:	d009      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80082b4:	4baa      	ldr	r3, [pc, #680]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80082bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082c2:	4aa7      	ldr	r2, [pc, #668]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082c4:	430b      	orrs	r3, r1
 80082c6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80082c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80082d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80082d6:	2300      	movs	r3, #0
 80082d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80082da:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80082de:	460b      	mov	r3, r1
 80082e0:	4313      	orrs	r3, r2
 80082e2:	d00a      	beq.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80082e4:	4b9e      	ldr	r3, [pc, #632]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082e6:	691b      	ldr	r3, [r3, #16]
 80082e8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80082ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80082f4:	4a9a      	ldr	r2, [pc, #616]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082f6:	430b      	orrs	r3, r1
 80082f8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80082fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008302:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008306:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008308:	2300      	movs	r3, #0
 800830a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800830c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008310:	460b      	mov	r3, r1
 8008312:	4313      	orrs	r3, r2
 8008314:	d009      	beq.n	800832a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008316:	4b92      	ldr	r3, [pc, #584]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800831a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800831e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008322:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008324:	4a8e      	ldr	r2, [pc, #568]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008326:	430b      	orrs	r3, r1
 8008328:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800832a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800832e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008332:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008336:	643b      	str	r3, [r7, #64]	@ 0x40
 8008338:	2300      	movs	r3, #0
 800833a:	647b      	str	r3, [r7, #68]	@ 0x44
 800833c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008340:	460b      	mov	r3, r1
 8008342:	4313      	orrs	r3, r2
 8008344:	d00e      	beq.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008346:	4b86      	ldr	r3, [pc, #536]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	4a85      	ldr	r2, [pc, #532]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800834c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008350:	6113      	str	r3, [r2, #16]
 8008352:	4b83      	ldr	r3, [pc, #524]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008354:	6919      	ldr	r1, [r3, #16]
 8008356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800835a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800835e:	4a80      	ldr	r2, [pc, #512]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008360:	430b      	orrs	r3, r1
 8008362:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008370:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008372:	2300      	movs	r3, #0
 8008374:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008376:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800837a:	460b      	mov	r3, r1
 800837c:	4313      	orrs	r3, r2
 800837e:	d009      	beq.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008380:	4b77      	ldr	r3, [pc, #476]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008384:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800838c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800838e:	4a74      	ldr	r2, [pc, #464]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008390:	430b      	orrs	r3, r1
 8008392:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80083a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80083a2:	2300      	movs	r3, #0
 80083a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80083a6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80083aa:	460b      	mov	r3, r1
 80083ac:	4313      	orrs	r3, r2
 80083ae:	d00a      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80083b0:	4b6b      	ldr	r3, [pc, #428]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083b4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80083b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083c0:	4a67      	ldr	r2, [pc, #412]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083c2:	430b      	orrs	r3, r1
 80083c4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80083c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ce:	2100      	movs	r1, #0
 80083d0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80083d2:	f003 0301 	and.w	r3, r3, #1
 80083d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083d8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80083dc:	460b      	mov	r3, r1
 80083de:	4313      	orrs	r3, r2
 80083e0:	d011      	beq.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80083e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083e6:	3308      	adds	r3, #8
 80083e8:	2100      	movs	r1, #0
 80083ea:	4618      	mov	r0, r3
 80083ec:	f000 fb78 	bl	8008ae0 <RCCEx_PLL2_Config>
 80083f0:	4603      	mov	r3, r0
 80083f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80083f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d003      	beq.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800840a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840e:	2100      	movs	r1, #0
 8008410:	6239      	str	r1, [r7, #32]
 8008412:	f003 0302 	and.w	r3, r3, #2
 8008416:	627b      	str	r3, [r7, #36]	@ 0x24
 8008418:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800841c:	460b      	mov	r3, r1
 800841e:	4313      	orrs	r3, r2
 8008420:	d011      	beq.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008426:	3308      	adds	r3, #8
 8008428:	2101      	movs	r1, #1
 800842a:	4618      	mov	r0, r3
 800842c:	f000 fb58 	bl	8008ae0 <RCCEx_PLL2_Config>
 8008430:	4603      	mov	r3, r0
 8008432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800843a:	2b00      	cmp	r3, #0
 800843c:	d003      	beq.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800843e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008442:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	2100      	movs	r1, #0
 8008450:	61b9      	str	r1, [r7, #24]
 8008452:	f003 0304 	and.w	r3, r3, #4
 8008456:	61fb      	str	r3, [r7, #28]
 8008458:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800845c:	460b      	mov	r3, r1
 800845e:	4313      	orrs	r3, r2
 8008460:	d011      	beq.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008466:	3308      	adds	r3, #8
 8008468:	2102      	movs	r1, #2
 800846a:	4618      	mov	r0, r3
 800846c:	f000 fb38 	bl	8008ae0 <RCCEx_PLL2_Config>
 8008470:	4603      	mov	r3, r0
 8008472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800847a:	2b00      	cmp	r3, #0
 800847c:	d003      	beq.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800847e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008482:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800848a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848e:	2100      	movs	r1, #0
 8008490:	6139      	str	r1, [r7, #16]
 8008492:	f003 0308 	and.w	r3, r3, #8
 8008496:	617b      	str	r3, [r7, #20]
 8008498:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800849c:	460b      	mov	r3, r1
 800849e:	4313      	orrs	r3, r2
 80084a0:	d011      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80084a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084a6:	3328      	adds	r3, #40	@ 0x28
 80084a8:	2100      	movs	r1, #0
 80084aa:	4618      	mov	r0, r3
 80084ac:	f000 fbca 	bl	8008c44 <RCCEx_PLL3_Config>
 80084b0:	4603      	mov	r3, r0
 80084b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80084b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d003      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80084c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ce:	2100      	movs	r1, #0
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	f003 0310 	and.w	r3, r3, #16
 80084d6:	60fb      	str	r3, [r7, #12]
 80084d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80084dc:	460b      	mov	r3, r1
 80084de:	4313      	orrs	r3, r2
 80084e0:	d011      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80084e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084e6:	3328      	adds	r3, #40	@ 0x28
 80084e8:	2101      	movs	r1, #1
 80084ea:	4618      	mov	r0, r3
 80084ec:	f000 fbaa 	bl	8008c44 <RCCEx_PLL3_Config>
 80084f0:	4603      	mov	r3, r0
 80084f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80084f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d003      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008502:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800850a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850e:	2100      	movs	r1, #0
 8008510:	6039      	str	r1, [r7, #0]
 8008512:	f003 0320 	and.w	r3, r3, #32
 8008516:	607b      	str	r3, [r7, #4]
 8008518:	e9d7 1200 	ldrd	r1, r2, [r7]
 800851c:	460b      	mov	r3, r1
 800851e:	4313      	orrs	r3, r2
 8008520:	d011      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008526:	3328      	adds	r3, #40	@ 0x28
 8008528:	2102      	movs	r1, #2
 800852a:	4618      	mov	r0, r3
 800852c:	f000 fb8a 	bl	8008c44 <RCCEx_PLL3_Config>
 8008530:	4603      	mov	r3, r0
 8008532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008536:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800853a:	2b00      	cmp	r3, #0
 800853c:	d003      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800853e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008546:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	e000      	b.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
}
 8008554:	4618      	mov	r0, r3
 8008556:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800855a:	46bd      	mov	sp, r7
 800855c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008560:	58024400 	.word	0x58024400

08008564 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008568:	f7fe fd96 	bl	8007098 <HAL_RCC_GetHCLKFreq>
 800856c:	4602      	mov	r2, r0
 800856e:	4b06      	ldr	r3, [pc, #24]	@ (8008588 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008570:	6a1b      	ldr	r3, [r3, #32]
 8008572:	091b      	lsrs	r3, r3, #4
 8008574:	f003 0307 	and.w	r3, r3, #7
 8008578:	4904      	ldr	r1, [pc, #16]	@ (800858c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800857a:	5ccb      	ldrb	r3, [r1, r3]
 800857c:	f003 031f 	and.w	r3, r3, #31
 8008580:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008584:	4618      	mov	r0, r3
 8008586:	bd80      	pop	{r7, pc}
 8008588:	58024400 	.word	0x58024400
 800858c:	08012484 	.word	0x08012484

08008590 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008590:	b480      	push	{r7}
 8008592:	b089      	sub	sp, #36	@ 0x24
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008598:	4ba1      	ldr	r3, [pc, #644]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800859a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800859c:	f003 0303 	and.w	r3, r3, #3
 80085a0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80085a2:	4b9f      	ldr	r3, [pc, #636]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a6:	0b1b      	lsrs	r3, r3, #12
 80085a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80085ac:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80085ae:	4b9c      	ldr	r3, [pc, #624]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b2:	091b      	lsrs	r3, r3, #4
 80085b4:	f003 0301 	and.w	r3, r3, #1
 80085b8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80085ba:	4b99      	ldr	r3, [pc, #612]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085be:	08db      	lsrs	r3, r3, #3
 80085c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80085c4:	693a      	ldr	r2, [r7, #16]
 80085c6:	fb02 f303 	mul.w	r3, r2, r3
 80085ca:	ee07 3a90 	vmov	s15, r3
 80085ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	f000 8111 	beq.w	8008800 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	f000 8083 	beq.w	80086ec <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	f200 80a1 	bhi.w	8008730 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d003      	beq.n	80085fc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d056      	beq.n	80086a8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80085fa:	e099      	b.n	8008730 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80085fc:	4b88      	ldr	r3, [pc, #544]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f003 0320 	and.w	r3, r3, #32
 8008604:	2b00      	cmp	r3, #0
 8008606:	d02d      	beq.n	8008664 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008608:	4b85      	ldr	r3, [pc, #532]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	08db      	lsrs	r3, r3, #3
 800860e:	f003 0303 	and.w	r3, r3, #3
 8008612:	4a84      	ldr	r2, [pc, #528]	@ (8008824 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008614:	fa22 f303 	lsr.w	r3, r2, r3
 8008618:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	ee07 3a90 	vmov	s15, r3
 8008620:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	ee07 3a90 	vmov	s15, r3
 800862a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800862e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008632:	4b7b      	ldr	r3, [pc, #492]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800863a:	ee07 3a90 	vmov	s15, r3
 800863e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008642:	ed97 6a03 	vldr	s12, [r7, #12]
 8008646:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800864a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800864e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008652:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800865a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800865e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008662:	e087      	b.n	8008774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	ee07 3a90 	vmov	s15, r3
 800866a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800866e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800882c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008676:	4b6a      	ldr	r3, [pc, #424]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800867e:	ee07 3a90 	vmov	s15, r3
 8008682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008686:	ed97 6a03 	vldr	s12, [r7, #12]
 800868a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800868e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008696:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800869a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800869e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80086a6:	e065      	b.n	8008774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	ee07 3a90 	vmov	s15, r3
 80086ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086b2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008830 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80086b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086ba:	4b59      	ldr	r3, [pc, #356]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086c2:	ee07 3a90 	vmov	s15, r3
 80086c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80086ce:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80086ea:	e043      	b.n	8008774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	ee07 3a90 	vmov	s15, r3
 80086f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086f6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008834 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80086fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086fe:	4b48      	ldr	r3, [pc, #288]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008706:	ee07 3a90 	vmov	s15, r3
 800870a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800870e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008712:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008716:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800871a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800871e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800872a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800872e:	e021      	b.n	8008774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	ee07 3a90 	vmov	s15, r3
 8008736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800873a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008830 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800873e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008742:	4b37      	ldr	r3, [pc, #220]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800874a:	ee07 3a90 	vmov	s15, r3
 800874e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008752:	ed97 6a03 	vldr	s12, [r7, #12]
 8008756:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800875a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800875e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008762:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800876a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800876e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008772:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008774:	4b2a      	ldr	r3, [pc, #168]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008778:	0a5b      	lsrs	r3, r3, #9
 800877a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800877e:	ee07 3a90 	vmov	s15, r3
 8008782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008786:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800878a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800878e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008796:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800879a:	ee17 2a90 	vmov	r2, s15
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80087a2:	4b1f      	ldr	r3, [pc, #124]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a6:	0c1b      	lsrs	r3, r3, #16
 80087a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087ac:	ee07 3a90 	vmov	s15, r3
 80087b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80087bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80087c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087c8:	ee17 2a90 	vmov	r2, s15
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80087d0:	4b13      	ldr	r3, [pc, #76]	@ (8008820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087d4:	0e1b      	lsrs	r3, r3, #24
 80087d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087da:	ee07 3a90 	vmov	s15, r3
 80087de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80087ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80087ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087f6:	ee17 2a90 	vmov	r2, s15
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80087fe:	e008      	b.n	8008812 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2200      	movs	r2, #0
 8008810:	609a      	str	r2, [r3, #8]
}
 8008812:	bf00      	nop
 8008814:	3724      	adds	r7, #36	@ 0x24
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop
 8008820:	58024400 	.word	0x58024400
 8008824:	03d09000 	.word	0x03d09000
 8008828:	46000000 	.word	0x46000000
 800882c:	4c742400 	.word	0x4c742400
 8008830:	4a742400 	.word	0x4a742400
 8008834:	4bbebc20 	.word	0x4bbebc20

08008838 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008838:	b480      	push	{r7}
 800883a:	b089      	sub	sp, #36	@ 0x24
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008840:	4ba1      	ldr	r3, [pc, #644]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008844:	f003 0303 	and.w	r3, r3, #3
 8008848:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800884a:	4b9f      	ldr	r3, [pc, #636]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800884c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800884e:	0d1b      	lsrs	r3, r3, #20
 8008850:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008854:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008856:	4b9c      	ldr	r3, [pc, #624]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800885a:	0a1b      	lsrs	r3, r3, #8
 800885c:	f003 0301 	and.w	r3, r3, #1
 8008860:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008862:	4b99      	ldr	r3, [pc, #612]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008866:	08db      	lsrs	r3, r3, #3
 8008868:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800886c:	693a      	ldr	r2, [r7, #16]
 800886e:	fb02 f303 	mul.w	r3, r2, r3
 8008872:	ee07 3a90 	vmov	s15, r3
 8008876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800887a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	2b00      	cmp	r3, #0
 8008882:	f000 8111 	beq.w	8008aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008886:	69bb      	ldr	r3, [r7, #24]
 8008888:	2b02      	cmp	r3, #2
 800888a:	f000 8083 	beq.w	8008994 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	2b02      	cmp	r3, #2
 8008892:	f200 80a1 	bhi.w	80089d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d003      	beq.n	80088a4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800889c:	69bb      	ldr	r3, [r7, #24]
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d056      	beq.n	8008950 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80088a2:	e099      	b.n	80089d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088a4:	4b88      	ldr	r3, [pc, #544]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f003 0320 	and.w	r3, r3, #32
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d02d      	beq.n	800890c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80088b0:	4b85      	ldr	r3, [pc, #532]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	08db      	lsrs	r3, r3, #3
 80088b6:	f003 0303 	and.w	r3, r3, #3
 80088ba:	4a84      	ldr	r2, [pc, #528]	@ (8008acc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80088bc:	fa22 f303 	lsr.w	r3, r2, r3
 80088c0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	ee07 3a90 	vmov	s15, r3
 80088c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	ee07 3a90 	vmov	s15, r3
 80088d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088da:	4b7b      	ldr	r3, [pc, #492]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088e2:	ee07 3a90 	vmov	s15, r3
 80088e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80088ee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80088f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008906:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800890a:	e087      	b.n	8008a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	ee07 3a90 	vmov	s15, r3
 8008912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008916:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800891a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800891e:	4b6a      	ldr	r3, [pc, #424]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008926:	ee07 3a90 	vmov	s15, r3
 800892a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800892e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008932:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800893a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800893e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800894a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800894e:	e065      	b.n	8008a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	ee07 3a90 	vmov	s15, r3
 8008956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800895a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800895e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008962:	4b59      	ldr	r3, [pc, #356]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800896a:	ee07 3a90 	vmov	s15, r3
 800896e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008972:	ed97 6a03 	vldr	s12, [r7, #12]
 8008976:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800897a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800897e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800898a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800898e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008992:	e043      	b.n	8008a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	ee07 3a90 	vmov	s15, r3
 800899a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800899e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80089a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089a6:	4b48      	ldr	r3, [pc, #288]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ae:	ee07 3a90 	vmov	s15, r3
 80089b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80089ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089d6:	e021      	b.n	8008a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	ee07 3a90 	vmov	s15, r3
 80089de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80089e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089ea:	4b37      	ldr	r3, [pc, #220]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089f2:	ee07 3a90 	vmov	s15, r3
 80089f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80089fe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a1a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a20:	0a5b      	lsrs	r3, r3, #9
 8008a22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a26:	ee07 3a90 	vmov	s15, r3
 8008a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a36:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a42:	ee17 2a90 	vmov	r2, s15
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a4e:	0c1b      	lsrs	r3, r3, #16
 8008a50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a54:	ee07 3a90 	vmov	s15, r3
 8008a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a64:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a70:	ee17 2a90 	vmov	r2, s15
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008a78:	4b13      	ldr	r3, [pc, #76]	@ (8008ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a7c:	0e1b      	lsrs	r3, r3, #24
 8008a7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a82:	ee07 3a90 	vmov	s15, r3
 8008a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a92:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a9e:	ee17 2a90 	vmov	r2, s15
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008aa6:	e008      	b.n	8008aba <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	609a      	str	r2, [r3, #8]
}
 8008aba:	bf00      	nop
 8008abc:	3724      	adds	r7, #36	@ 0x24
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac4:	4770      	bx	lr
 8008ac6:	bf00      	nop
 8008ac8:	58024400 	.word	0x58024400
 8008acc:	03d09000 	.word	0x03d09000
 8008ad0:	46000000 	.word	0x46000000
 8008ad4:	4c742400 	.word	0x4c742400
 8008ad8:	4a742400 	.word	0x4a742400
 8008adc:	4bbebc20 	.word	0x4bbebc20

08008ae0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b084      	sub	sp, #16
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008aee:	4b53      	ldr	r3, [pc, #332]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af2:	f003 0303 	and.w	r3, r3, #3
 8008af6:	2b03      	cmp	r3, #3
 8008af8:	d101      	bne.n	8008afe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008afa:	2301      	movs	r3, #1
 8008afc:	e099      	b.n	8008c32 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008afe:	4b4f      	ldr	r3, [pc, #316]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a4e      	ldr	r2, [pc, #312]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b04:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b0a:	f7f9 fb79 	bl	8002200 <HAL_GetTick>
 8008b0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b10:	e008      	b.n	8008b24 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008b12:	f7f9 fb75 	bl	8002200 <HAL_GetTick>
 8008b16:	4602      	mov	r2, r0
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	1ad3      	subs	r3, r2, r3
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	d901      	bls.n	8008b24 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e086      	b.n	8008c32 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b24:	4b45      	ldr	r3, [pc, #276]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1f0      	bne.n	8008b12 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008b30:	4b42      	ldr	r3, [pc, #264]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b34:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	031b      	lsls	r3, r3, #12
 8008b3e:	493f      	ldr	r1, [pc, #252]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b40:	4313      	orrs	r3, r2
 8008b42:	628b      	str	r3, [r1, #40]	@ 0x28
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	3b01      	subs	r3, #1
 8008b54:	025b      	lsls	r3, r3, #9
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	041b      	lsls	r3, r3, #16
 8008b62:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008b66:	431a      	orrs	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	691b      	ldr	r3, [r3, #16]
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	061b      	lsls	r3, r3, #24
 8008b70:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008b74:	4931      	ldr	r1, [pc, #196]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b76:	4313      	orrs	r3, r2
 8008b78:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008b7a:	4b30      	ldr	r3, [pc, #192]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b7e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	695b      	ldr	r3, [r3, #20]
 8008b86:	492d      	ldr	r1, [pc, #180]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008b8c:	4b2b      	ldr	r3, [pc, #172]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b90:	f023 0220 	bic.w	r2, r3, #32
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	4928      	ldr	r1, [pc, #160]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008b9e:	4b27      	ldr	r3, [pc, #156]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba2:	4a26      	ldr	r2, [pc, #152]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008ba4:	f023 0310 	bic.w	r3, r3, #16
 8008ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008baa:	4b24      	ldr	r3, [pc, #144]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008bae:	4b24      	ldr	r3, [pc, #144]	@ (8008c40 <RCCEx_PLL2_Config+0x160>)
 8008bb0:	4013      	ands	r3, r2
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	69d2      	ldr	r2, [r2, #28]
 8008bb6:	00d2      	lsls	r2, r2, #3
 8008bb8:	4920      	ldr	r1, [pc, #128]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bc4:	f043 0310 	orr.w	r3, r3, #16
 8008bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d106      	bne.n	8008bde <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd4:	4a19      	ldr	r2, [pc, #100]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bd6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008bda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008bdc:	e00f      	b.n	8008bfe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d106      	bne.n	8008bf2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008be4:	4b15      	ldr	r3, [pc, #84]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be8:	4a14      	ldr	r2, [pc, #80]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008bee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008bf0:	e005      	b.n	8008bfe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008bf2:	4b12      	ldr	r3, [pc, #72]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf6:	4a11      	ldr	r2, [pc, #68]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008bf8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a0e      	ldr	r2, [pc, #56]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008c04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008c08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c0a:	f7f9 faf9 	bl	8002200 <HAL_GetTick>
 8008c0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008c10:	e008      	b.n	8008c24 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008c12:	f7f9 faf5 	bl	8002200 <HAL_GetTick>
 8008c16:	4602      	mov	r2, r0
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	1ad3      	subs	r3, r2, r3
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d901      	bls.n	8008c24 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008c20:	2303      	movs	r3, #3
 8008c22:	e006      	b.n	8008c32 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008c24:	4b05      	ldr	r3, [pc, #20]	@ (8008c3c <RCCEx_PLL2_Config+0x15c>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d0f0      	beq.n	8008c12 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	58024400 	.word	0x58024400
 8008c40:	ffff0007 	.word	0xffff0007

08008c44 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c52:	4b53      	ldr	r3, [pc, #332]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c56:	f003 0303 	and.w	r3, r3, #3
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d101      	bne.n	8008c62 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e099      	b.n	8008d96 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008c62:	4b4f      	ldr	r3, [pc, #316]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a4e      	ldr	r2, [pc, #312]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008c68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c6e:	f7f9 fac7 	bl	8002200 <HAL_GetTick>
 8008c72:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c74:	e008      	b.n	8008c88 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008c76:	f7f9 fac3 	bl	8002200 <HAL_GetTick>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	1ad3      	subs	r3, r2, r3
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	d901      	bls.n	8008c88 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e086      	b.n	8008d96 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c88:	4b45      	ldr	r3, [pc, #276]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1f0      	bne.n	8008c76 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008c94:	4b42      	ldr	r3, [pc, #264]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c98:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	051b      	lsls	r3, r3, #20
 8008ca2:	493f      	ldr	r1, [pc, #252]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	628b      	str	r3, [r1, #40]	@ 0x28
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	3b01      	subs	r3, #1
 8008cae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	3b01      	subs	r3, #1
 8008cb8:	025b      	lsls	r3, r3, #9
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	431a      	orrs	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	68db      	ldr	r3, [r3, #12]
 8008cc2:	3b01      	subs	r3, #1
 8008cc4:	041b      	lsls	r3, r3, #16
 8008cc6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	061b      	lsls	r3, r3, #24
 8008cd4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008cd8:	4931      	ldr	r1, [pc, #196]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008cde:	4b30      	ldr	r3, [pc, #192]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ce2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	695b      	ldr	r3, [r3, #20]
 8008cea:	492d      	ldr	r1, [pc, #180]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008cec:	4313      	orrs	r3, r2
 8008cee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	4928      	ldr	r1, [pc, #160]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008d02:	4b27      	ldr	r3, [pc, #156]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d06:	4a26      	ldr	r2, [pc, #152]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008d0e:	4b24      	ldr	r3, [pc, #144]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d12:	4b24      	ldr	r3, [pc, #144]	@ (8008da4 <RCCEx_PLL3_Config+0x160>)
 8008d14:	4013      	ands	r3, r2
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	69d2      	ldr	r2, [r2, #28]
 8008d1a:	00d2      	lsls	r2, r2, #3
 8008d1c:	4920      	ldr	r1, [pc, #128]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008d22:	4b1f      	ldr	r3, [pc, #124]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d26:	4a1e      	ldr	r2, [pc, #120]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d106      	bne.n	8008d42 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008d34:	4b1a      	ldr	r3, [pc, #104]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d38:	4a19      	ldr	r2, [pc, #100]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d3a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008d3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008d40:	e00f      	b.n	8008d62 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d106      	bne.n	8008d56 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008d48:	4b15      	ldr	r3, [pc, #84]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d4c:	4a14      	ldr	r2, [pc, #80]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d4e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008d52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008d54:	e005      	b.n	8008d62 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008d56:	4b12      	ldr	r3, [pc, #72]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d5a:	4a11      	ldr	r2, [pc, #68]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008d62:	4b0f      	ldr	r3, [pc, #60]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a0e      	ldr	r2, [pc, #56]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d6e:	f7f9 fa47 	bl	8002200 <HAL_GetTick>
 8008d72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d74:	e008      	b.n	8008d88 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008d76:	f7f9 fa43 	bl	8002200 <HAL_GetTick>
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	1ad3      	subs	r3, r2, r3
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	d901      	bls.n	8008d88 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008d84:	2303      	movs	r3, #3
 8008d86:	e006      	b.n	8008d96 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d88:	4b05      	ldr	r3, [pc, #20]	@ (8008da0 <RCCEx_PLL3_Config+0x15c>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d0f0      	beq.n	8008d76 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3710      	adds	r7, #16
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	58024400 	.word	0x58024400
 8008da4:	ffff0007 	.word	0xffff0007

08008da8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b082      	sub	sp, #8
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e049      	b.n	8008e4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d106      	bne.n	8008dd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f7f8 feb0 	bl	8001b34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2202      	movs	r2, #2
 8008dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	3304      	adds	r3, #4
 8008de4:	4619      	mov	r1, r3
 8008de6:	4610      	mov	r0, r2
 8008de8:	f000 fea4 	bl	8009b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e4c:	2300      	movs	r3, #0
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3708      	adds	r7, #8
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
	...

08008e58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b085      	sub	sp, #20
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	d001      	beq.n	8008e70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e054      	b.n	8008f1a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2202      	movs	r2, #2
 8008e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	68da      	ldr	r2, [r3, #12]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f042 0201 	orr.w	r2, r2, #1
 8008e86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a26      	ldr	r2, [pc, #152]	@ (8008f28 <HAL_TIM_Base_Start_IT+0xd0>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d022      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0x80>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e9a:	d01d      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0x80>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a22      	ldr	r2, [pc, #136]	@ (8008f2c <HAL_TIM_Base_Start_IT+0xd4>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d018      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0x80>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a21      	ldr	r2, [pc, #132]	@ (8008f30 <HAL_TIM_Base_Start_IT+0xd8>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d013      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0x80>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8008f34 <HAL_TIM_Base_Start_IT+0xdc>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d00e      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0x80>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8008f38 <HAL_TIM_Base_Start_IT+0xe0>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d009      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0x80>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8008f3c <HAL_TIM_Base_Start_IT+0xe4>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d004      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0x80>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8008f40 <HAL_TIM_Base_Start_IT+0xe8>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d115      	bne.n	8008f04 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	689a      	ldr	r2, [r3, #8]
 8008ede:	4b19      	ldr	r3, [pc, #100]	@ (8008f44 <HAL_TIM_Base_Start_IT+0xec>)
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2b06      	cmp	r3, #6
 8008ee8:	d015      	beq.n	8008f16 <HAL_TIM_Base_Start_IT+0xbe>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ef0:	d011      	beq.n	8008f16 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f042 0201 	orr.w	r2, r2, #1
 8008f00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f02:	e008      	b.n	8008f16 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	681a      	ldr	r2, [r3, #0]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f042 0201 	orr.w	r2, r2, #1
 8008f12:	601a      	str	r2, [r3, #0]
 8008f14:	e000      	b.n	8008f18 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3714      	adds	r7, #20
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr
 8008f26:	bf00      	nop
 8008f28:	40010000 	.word	0x40010000
 8008f2c:	40000400 	.word	0x40000400
 8008f30:	40000800 	.word	0x40000800
 8008f34:	40000c00 	.word	0x40000c00
 8008f38:	40010400 	.word	0x40010400
 8008f3c:	40001800 	.word	0x40001800
 8008f40:	40014000 	.word	0x40014000
 8008f44:	00010007 	.word	0x00010007

08008f48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	e049      	b.n	8008fee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d106      	bne.n	8008f74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f7f8 fcda 	bl	8001928 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2202      	movs	r2, #2
 8008f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	3304      	adds	r3, #4
 8008f84:	4619      	mov	r1, r3
 8008f86:	4610      	mov	r0, r2
 8008f88:	f000 fdd4 	bl	8009b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2201      	movs	r2, #1
 8008f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3708      	adds	r7, #8
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
	...

08008ff8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b084      	sub	sp, #16
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d109      	bne.n	800901c <HAL_TIM_PWM_Start+0x24>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800900e:	b2db      	uxtb	r3, r3
 8009010:	2b01      	cmp	r3, #1
 8009012:	bf14      	ite	ne
 8009014:	2301      	movne	r3, #1
 8009016:	2300      	moveq	r3, #0
 8009018:	b2db      	uxtb	r3, r3
 800901a:	e03c      	b.n	8009096 <HAL_TIM_PWM_Start+0x9e>
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	2b04      	cmp	r3, #4
 8009020:	d109      	bne.n	8009036 <HAL_TIM_PWM_Start+0x3e>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b01      	cmp	r3, #1
 800902c:	bf14      	ite	ne
 800902e:	2301      	movne	r3, #1
 8009030:	2300      	moveq	r3, #0
 8009032:	b2db      	uxtb	r3, r3
 8009034:	e02f      	b.n	8009096 <HAL_TIM_PWM_Start+0x9e>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	2b08      	cmp	r3, #8
 800903a:	d109      	bne.n	8009050 <HAL_TIM_PWM_Start+0x58>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009042:	b2db      	uxtb	r3, r3
 8009044:	2b01      	cmp	r3, #1
 8009046:	bf14      	ite	ne
 8009048:	2301      	movne	r3, #1
 800904a:	2300      	moveq	r3, #0
 800904c:	b2db      	uxtb	r3, r3
 800904e:	e022      	b.n	8009096 <HAL_TIM_PWM_Start+0x9e>
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	2b0c      	cmp	r3, #12
 8009054:	d109      	bne.n	800906a <HAL_TIM_PWM_Start+0x72>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800905c:	b2db      	uxtb	r3, r3
 800905e:	2b01      	cmp	r3, #1
 8009060:	bf14      	ite	ne
 8009062:	2301      	movne	r3, #1
 8009064:	2300      	moveq	r3, #0
 8009066:	b2db      	uxtb	r3, r3
 8009068:	e015      	b.n	8009096 <HAL_TIM_PWM_Start+0x9e>
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	2b10      	cmp	r3, #16
 800906e:	d109      	bne.n	8009084 <HAL_TIM_PWM_Start+0x8c>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009076:	b2db      	uxtb	r3, r3
 8009078:	2b01      	cmp	r3, #1
 800907a:	bf14      	ite	ne
 800907c:	2301      	movne	r3, #1
 800907e:	2300      	moveq	r3, #0
 8009080:	b2db      	uxtb	r3, r3
 8009082:	e008      	b.n	8009096 <HAL_TIM_PWM_Start+0x9e>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800908a:	b2db      	uxtb	r3, r3
 800908c:	2b01      	cmp	r3, #1
 800908e:	bf14      	ite	ne
 8009090:	2301      	movne	r3, #1
 8009092:	2300      	moveq	r3, #0
 8009094:	b2db      	uxtb	r3, r3
 8009096:	2b00      	cmp	r3, #0
 8009098:	d001      	beq.n	800909e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800909a:	2301      	movs	r3, #1
 800909c:	e0a1      	b.n	80091e2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d104      	bne.n	80090ae <HAL_TIM_PWM_Start+0xb6>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2202      	movs	r2, #2
 80090a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80090ac:	e023      	b.n	80090f6 <HAL_TIM_PWM_Start+0xfe>
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	2b04      	cmp	r3, #4
 80090b2:	d104      	bne.n	80090be <HAL_TIM_PWM_Start+0xc6>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2202      	movs	r2, #2
 80090b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80090bc:	e01b      	b.n	80090f6 <HAL_TIM_PWM_Start+0xfe>
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	2b08      	cmp	r3, #8
 80090c2:	d104      	bne.n	80090ce <HAL_TIM_PWM_Start+0xd6>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2202      	movs	r2, #2
 80090c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80090cc:	e013      	b.n	80090f6 <HAL_TIM_PWM_Start+0xfe>
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	2b0c      	cmp	r3, #12
 80090d2:	d104      	bne.n	80090de <HAL_TIM_PWM_Start+0xe6>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2202      	movs	r2, #2
 80090d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80090dc:	e00b      	b.n	80090f6 <HAL_TIM_PWM_Start+0xfe>
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	2b10      	cmp	r3, #16
 80090e2:	d104      	bne.n	80090ee <HAL_TIM_PWM_Start+0xf6>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2202      	movs	r2, #2
 80090e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80090ec:	e003      	b.n	80090f6 <HAL_TIM_PWM_Start+0xfe>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2202      	movs	r2, #2
 80090f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2201      	movs	r2, #1
 80090fc:	6839      	ldr	r1, [r7, #0]
 80090fe:	4618      	mov	r0, r3
 8009100:	f001 f932 	bl	800a368 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4a38      	ldr	r2, [pc, #224]	@ (80091ec <HAL_TIM_PWM_Start+0x1f4>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d013      	beq.n	8009136 <HAL_TIM_PWM_Start+0x13e>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a37      	ldr	r2, [pc, #220]	@ (80091f0 <HAL_TIM_PWM_Start+0x1f8>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d00e      	beq.n	8009136 <HAL_TIM_PWM_Start+0x13e>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4a35      	ldr	r2, [pc, #212]	@ (80091f4 <HAL_TIM_PWM_Start+0x1fc>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d009      	beq.n	8009136 <HAL_TIM_PWM_Start+0x13e>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a34      	ldr	r2, [pc, #208]	@ (80091f8 <HAL_TIM_PWM_Start+0x200>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d004      	beq.n	8009136 <HAL_TIM_PWM_Start+0x13e>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a32      	ldr	r2, [pc, #200]	@ (80091fc <HAL_TIM_PWM_Start+0x204>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d101      	bne.n	800913a <HAL_TIM_PWM_Start+0x142>
 8009136:	2301      	movs	r3, #1
 8009138:	e000      	b.n	800913c <HAL_TIM_PWM_Start+0x144>
 800913a:	2300      	movs	r3, #0
 800913c:	2b00      	cmp	r3, #0
 800913e:	d007      	beq.n	8009150 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800914e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a25      	ldr	r2, [pc, #148]	@ (80091ec <HAL_TIM_PWM_Start+0x1f4>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d022      	beq.n	80091a0 <HAL_TIM_PWM_Start+0x1a8>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009162:	d01d      	beq.n	80091a0 <HAL_TIM_PWM_Start+0x1a8>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a25      	ldr	r2, [pc, #148]	@ (8009200 <HAL_TIM_PWM_Start+0x208>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d018      	beq.n	80091a0 <HAL_TIM_PWM_Start+0x1a8>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a24      	ldr	r2, [pc, #144]	@ (8009204 <HAL_TIM_PWM_Start+0x20c>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d013      	beq.n	80091a0 <HAL_TIM_PWM_Start+0x1a8>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4a22      	ldr	r2, [pc, #136]	@ (8009208 <HAL_TIM_PWM_Start+0x210>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d00e      	beq.n	80091a0 <HAL_TIM_PWM_Start+0x1a8>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a1a      	ldr	r2, [pc, #104]	@ (80091f0 <HAL_TIM_PWM_Start+0x1f8>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d009      	beq.n	80091a0 <HAL_TIM_PWM_Start+0x1a8>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a1e      	ldr	r2, [pc, #120]	@ (800920c <HAL_TIM_PWM_Start+0x214>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d004      	beq.n	80091a0 <HAL_TIM_PWM_Start+0x1a8>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a16      	ldr	r2, [pc, #88]	@ (80091f4 <HAL_TIM_PWM_Start+0x1fc>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d115      	bne.n	80091cc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	689a      	ldr	r2, [r3, #8]
 80091a6:	4b1a      	ldr	r3, [pc, #104]	@ (8009210 <HAL_TIM_PWM_Start+0x218>)
 80091a8:	4013      	ands	r3, r2
 80091aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2b06      	cmp	r3, #6
 80091b0:	d015      	beq.n	80091de <HAL_TIM_PWM_Start+0x1e6>
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091b8:	d011      	beq.n	80091de <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f042 0201 	orr.w	r2, r2, #1
 80091c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ca:	e008      	b.n	80091de <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f042 0201 	orr.w	r2, r2, #1
 80091da:	601a      	str	r2, [r3, #0]
 80091dc:	e000      	b.n	80091e0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	40010000 	.word	0x40010000
 80091f0:	40010400 	.word	0x40010400
 80091f4:	40014000 	.word	0x40014000
 80091f8:	40014400 	.word	0x40014400
 80091fc:	40014800 	.word	0x40014800
 8009200:	40000400 	.word	0x40000400
 8009204:	40000800 	.word	0x40000800
 8009208:	40000c00 	.word	0x40000c00
 800920c:	40001800 	.word	0x40001800
 8009210:	00010007 	.word	0x00010007

08009214 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b086      	sub	sp, #24
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d101      	bne.n	8009228 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e08f      	b.n	8009348 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800922e:	b2db      	uxtb	r3, r3
 8009230:	2b00      	cmp	r3, #0
 8009232:	d106      	bne.n	8009242 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f7f8 fca1 	bl	8001b84 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2202      	movs	r2, #2
 8009246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	6899      	ldr	r1, [r3, #8]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	4b3e      	ldr	r3, [pc, #248]	@ (8009350 <HAL_TIM_Encoder_Init+0x13c>)
 8009256:	400b      	ands	r3, r1
 8009258:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681a      	ldr	r2, [r3, #0]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	3304      	adds	r3, #4
 8009262:	4619      	mov	r1, r3
 8009264:	4610      	mov	r0, r2
 8009266:	f000 fc65 	bl	8009b34 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	699b      	ldr	r3, [r3, #24]
 8009278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	6a1b      	ldr	r3, [r3, #32]
 8009280:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	4313      	orrs	r3, r2
 800928a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	4b31      	ldr	r3, [pc, #196]	@ (8009354 <HAL_TIM_Encoder_Init+0x140>)
 8009290:	4013      	ands	r3, r2
 8009292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	689a      	ldr	r2, [r3, #8]
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	699b      	ldr	r3, [r3, #24]
 800929c:	021b      	lsls	r3, r3, #8
 800929e:	4313      	orrs	r3, r2
 80092a0:	693a      	ldr	r2, [r7, #16]
 80092a2:	4313      	orrs	r3, r2
 80092a4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80092a6:	693a      	ldr	r2, [r7, #16]
 80092a8:	4b2b      	ldr	r3, [pc, #172]	@ (8009358 <HAL_TIM_Encoder_Init+0x144>)
 80092aa:	4013      	ands	r3, r2
 80092ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80092ae:	693a      	ldr	r2, [r7, #16]
 80092b0:	4b2a      	ldr	r3, [pc, #168]	@ (800935c <HAL_TIM_Encoder_Init+0x148>)
 80092b2:	4013      	ands	r3, r2
 80092b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	68da      	ldr	r2, [r3, #12]
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	69db      	ldr	r3, [r3, #28]
 80092be:	021b      	lsls	r3, r3, #8
 80092c0:	4313      	orrs	r3, r2
 80092c2:	693a      	ldr	r2, [r7, #16]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	011a      	lsls	r2, r3, #4
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	6a1b      	ldr	r3, [r3, #32]
 80092d2:	031b      	lsls	r3, r3, #12
 80092d4:	4313      	orrs	r3, r2
 80092d6:	693a      	ldr	r2, [r7, #16]
 80092d8:	4313      	orrs	r3, r2
 80092da:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80092e2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80092ea:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	685a      	ldr	r2, [r3, #4]
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	695b      	ldr	r3, [r3, #20]
 80092f4:	011b      	lsls	r3, r3, #4
 80092f6:	4313      	orrs	r3, r2
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	4313      	orrs	r3, r2
 80092fc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	697a      	ldr	r2, [r7, #20]
 8009304:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	693a      	ldr	r2, [r7, #16]
 800930c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2201      	movs	r2, #1
 800931a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2201      	movs	r2, #1
 8009322:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2201      	movs	r2, #1
 800932a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2201      	movs	r2, #1
 8009332:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2201      	movs	r2, #1
 8009342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3718      	adds	r7, #24
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	fffebff8 	.word	0xfffebff8
 8009354:	fffffcfc 	.word	0xfffffcfc
 8009358:	fffff3f3 	.word	0xfffff3f3
 800935c:	ffff0f0f 	.word	0xffff0f0f

08009360 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b084      	sub	sp, #16
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009370:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009378:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009380:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009388:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d110      	bne.n	80093b2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009390:	7bfb      	ldrb	r3, [r7, #15]
 8009392:	2b01      	cmp	r3, #1
 8009394:	d102      	bne.n	800939c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009396:	7b7b      	ldrb	r3, [r7, #13]
 8009398:	2b01      	cmp	r3, #1
 800939a:	d001      	beq.n	80093a0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800939c:	2301      	movs	r3, #1
 800939e:	e089      	b.n	80094b4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2202      	movs	r2, #2
 80093a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2202      	movs	r2, #2
 80093ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093b0:	e031      	b.n	8009416 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	2b04      	cmp	r3, #4
 80093b6:	d110      	bne.n	80093da <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80093b8:	7bbb      	ldrb	r3, [r7, #14]
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d102      	bne.n	80093c4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80093be:	7b3b      	ldrb	r3, [r7, #12]
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d001      	beq.n	80093c8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	e075      	b.n	80094b4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2202      	movs	r2, #2
 80093cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2202      	movs	r2, #2
 80093d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093d8:	e01d      	b.n	8009416 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80093da:	7bfb      	ldrb	r3, [r7, #15]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d108      	bne.n	80093f2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80093e0:	7bbb      	ldrb	r3, [r7, #14]
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d105      	bne.n	80093f2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80093e6:	7b7b      	ldrb	r3, [r7, #13]
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d102      	bne.n	80093f2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80093ec:	7b3b      	ldrb	r3, [r7, #12]
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d001      	beq.n	80093f6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
 80093f4:	e05e      	b.n	80094b4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2202      	movs	r2, #2
 80093fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2202      	movs	r2, #2
 8009402:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2202      	movs	r2, #2
 800940a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2202      	movs	r2, #2
 8009412:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d003      	beq.n	8009424 <HAL_TIM_Encoder_Start_IT+0xc4>
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	2b04      	cmp	r3, #4
 8009420:	d010      	beq.n	8009444 <HAL_TIM_Encoder_Start_IT+0xe4>
 8009422:	e01f      	b.n	8009464 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	2201      	movs	r2, #1
 800942a:	2100      	movs	r1, #0
 800942c:	4618      	mov	r0, r3
 800942e:	f000 ff9b 	bl	800a368 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68da      	ldr	r2, [r3, #12]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f042 0202 	orr.w	r2, r2, #2
 8009440:	60da      	str	r2, [r3, #12]
      break;
 8009442:	e02e      	b.n	80094a2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2201      	movs	r2, #1
 800944a:	2104      	movs	r1, #4
 800944c:	4618      	mov	r0, r3
 800944e:	f000 ff8b 	bl	800a368 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68da      	ldr	r2, [r3, #12]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f042 0204 	orr.w	r2, r2, #4
 8009460:	60da      	str	r2, [r3, #12]
      break;
 8009462:	e01e      	b.n	80094a2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2201      	movs	r2, #1
 800946a:	2100      	movs	r1, #0
 800946c:	4618      	mov	r0, r3
 800946e:	f000 ff7b 	bl	800a368 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	2201      	movs	r2, #1
 8009478:	2104      	movs	r1, #4
 800947a:	4618      	mov	r0, r3
 800947c:	f000 ff74 	bl	800a368 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	68da      	ldr	r2, [r3, #12]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f042 0202 	orr.w	r2, r2, #2
 800948e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	68da      	ldr	r2, [r3, #12]
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f042 0204 	orr.w	r2, r2, #4
 800949e:	60da      	str	r2, [r3, #12]
      break;
 80094a0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	681a      	ldr	r2, [r3, #0]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f042 0201 	orr.w	r2, r2, #1
 80094b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3710      	adds	r7, #16
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	68db      	ldr	r3, [r3, #12]
 80094ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	691b      	ldr	r3, [r3, #16]
 80094d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	f003 0302 	and.w	r3, r3, #2
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d020      	beq.n	8009520 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f003 0302 	and.w	r3, r3, #2
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d01b      	beq.n	8009520 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f06f 0202 	mvn.w	r2, #2
 80094f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2201      	movs	r2, #1
 80094f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	699b      	ldr	r3, [r3, #24]
 80094fe:	f003 0303 	and.w	r3, r3, #3
 8009502:	2b00      	cmp	r3, #0
 8009504:	d003      	beq.n	800950e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7f7 fc38 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 800950c:	e005      	b.n	800951a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f000 faf2 	bl	8009af8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f000 faf9 	bl	8009b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	f003 0304 	and.w	r3, r3, #4
 8009526:	2b00      	cmp	r3, #0
 8009528:	d020      	beq.n	800956c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f003 0304 	and.w	r3, r3, #4
 8009530:	2b00      	cmp	r3, #0
 8009532:	d01b      	beq.n	800956c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f06f 0204 	mvn.w	r2, #4
 800953c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2202      	movs	r2, #2
 8009542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	699b      	ldr	r3, [r3, #24]
 800954a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800954e:	2b00      	cmp	r3, #0
 8009550:	d003      	beq.n	800955a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f7f7 fc12 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 8009558:	e005      	b.n	8009566 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 facc 	bl	8009af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f000 fad3 	bl	8009b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	f003 0308 	and.w	r3, r3, #8
 8009572:	2b00      	cmp	r3, #0
 8009574:	d020      	beq.n	80095b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f003 0308 	and.w	r3, r3, #8
 800957c:	2b00      	cmp	r3, #0
 800957e:	d01b      	beq.n	80095b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f06f 0208 	mvn.w	r2, #8
 8009588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2204      	movs	r2, #4
 800958e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	69db      	ldr	r3, [r3, #28]
 8009596:	f003 0303 	and.w	r3, r3, #3
 800959a:	2b00      	cmp	r3, #0
 800959c:	d003      	beq.n	80095a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f7f7 fbec 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 80095a4:	e005      	b.n	80095b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 faa6 	bl	8009af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 faad 	bl	8009b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	f003 0310 	and.w	r3, r3, #16
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d020      	beq.n	8009604 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	f003 0310 	and.w	r3, r3, #16
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d01b      	beq.n	8009604 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f06f 0210 	mvn.w	r2, #16
 80095d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2208      	movs	r2, #8
 80095da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	69db      	ldr	r3, [r3, #28]
 80095e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d003      	beq.n	80095f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f7f7 fbc6 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 80095f0:	e005      	b.n	80095fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 fa80 	bl	8009af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 fa87 	bl	8009b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	f003 0301 	and.w	r3, r3, #1
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00c      	beq.n	8009628 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f003 0301 	and.w	r3, r3, #1
 8009614:	2b00      	cmp	r3, #0
 8009616:	d007      	beq.n	8009628 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f06f 0201 	mvn.w	r2, #1
 8009620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f000 fa5e 	bl	8009ae4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800962e:	2b00      	cmp	r3, #0
 8009630:	d104      	bne.n	800963c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00c      	beq.n	8009656 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009642:	2b00      	cmp	r3, #0
 8009644:	d007      	beq.n	8009656 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800964e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f000 ff47 	bl	800a4e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00c      	beq.n	800967a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009666:	2b00      	cmp	r3, #0
 8009668:	d007      	beq.n	800967a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 ff3f 	bl	800a4f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009680:	2b00      	cmp	r3, #0
 8009682:	d00c      	beq.n	800969e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800968a:	2b00      	cmp	r3, #0
 800968c:	d007      	beq.n	800969e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 fa41 	bl	8009b20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	f003 0320 	and.w	r3, r3, #32
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00c      	beq.n	80096c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f003 0320 	and.w	r3, r3, #32
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d007      	beq.n	80096c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f06f 0220 	mvn.w	r2, #32
 80096ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 ff07 	bl	800a4d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80096c2:	bf00      	nop
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
	...

080096cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b086      	sub	sp, #24
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096d8:	2300      	movs	r3, #0
 80096da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d101      	bne.n	80096ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80096e6:	2302      	movs	r3, #2
 80096e8:	e0ff      	b.n	80098ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b14      	cmp	r3, #20
 80096f6:	f200 80f0 	bhi.w	80098da <HAL_TIM_PWM_ConfigChannel+0x20e>
 80096fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009700 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80096fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009700:	08009755 	.word	0x08009755
 8009704:	080098db 	.word	0x080098db
 8009708:	080098db 	.word	0x080098db
 800970c:	080098db 	.word	0x080098db
 8009710:	08009795 	.word	0x08009795
 8009714:	080098db 	.word	0x080098db
 8009718:	080098db 	.word	0x080098db
 800971c:	080098db 	.word	0x080098db
 8009720:	080097d7 	.word	0x080097d7
 8009724:	080098db 	.word	0x080098db
 8009728:	080098db 	.word	0x080098db
 800972c:	080098db 	.word	0x080098db
 8009730:	08009817 	.word	0x08009817
 8009734:	080098db 	.word	0x080098db
 8009738:	080098db 	.word	0x080098db
 800973c:	080098db 	.word	0x080098db
 8009740:	08009859 	.word	0x08009859
 8009744:	080098db 	.word	0x080098db
 8009748:	080098db 	.word	0x080098db
 800974c:	080098db 	.word	0x080098db
 8009750:	08009899 	.word	0x08009899
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	68b9      	ldr	r1, [r7, #8]
 800975a:	4618      	mov	r0, r3
 800975c:	f000 fa90 	bl	8009c80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	699a      	ldr	r2, [r3, #24]
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f042 0208 	orr.w	r2, r2, #8
 800976e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	699a      	ldr	r2, [r3, #24]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f022 0204 	bic.w	r2, r2, #4
 800977e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	6999      	ldr	r1, [r3, #24]
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	691a      	ldr	r2, [r3, #16]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	430a      	orrs	r2, r1
 8009790:	619a      	str	r2, [r3, #24]
      break;
 8009792:	e0a5      	b.n	80098e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68b9      	ldr	r1, [r7, #8]
 800979a:	4618      	mov	r0, r3
 800979c:	f000 fb00 	bl	8009da0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	699a      	ldr	r2, [r3, #24]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80097ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	699a      	ldr	r2, [r3, #24]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	6999      	ldr	r1, [r3, #24]
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	691b      	ldr	r3, [r3, #16]
 80097ca:	021a      	lsls	r2, r3, #8
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	430a      	orrs	r2, r1
 80097d2:	619a      	str	r2, [r3, #24]
      break;
 80097d4:	e084      	b.n	80098e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68b9      	ldr	r1, [r7, #8]
 80097dc:	4618      	mov	r0, r3
 80097de:	f000 fb69 	bl	8009eb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	69da      	ldr	r2, [r3, #28]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f042 0208 	orr.w	r2, r2, #8
 80097f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	69da      	ldr	r2, [r3, #28]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f022 0204 	bic.w	r2, r2, #4
 8009800:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	69d9      	ldr	r1, [r3, #28]
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	691a      	ldr	r2, [r3, #16]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	430a      	orrs	r2, r1
 8009812:	61da      	str	r2, [r3, #28]
      break;
 8009814:	e064      	b.n	80098e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	68b9      	ldr	r1, [r7, #8]
 800981c:	4618      	mov	r0, r3
 800981e:	f000 fbd1 	bl	8009fc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	69da      	ldr	r2, [r3, #28]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009830:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	69da      	ldr	r2, [r3, #28]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009840:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	69d9      	ldr	r1, [r3, #28]
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	021a      	lsls	r2, r3, #8
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	430a      	orrs	r2, r1
 8009854:	61da      	str	r2, [r3, #28]
      break;
 8009856:	e043      	b.n	80098e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	68b9      	ldr	r1, [r7, #8]
 800985e:	4618      	mov	r0, r3
 8009860:	f000 fc1a 	bl	800a098 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f042 0208 	orr.w	r2, r2, #8
 8009872:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f022 0204 	bic.w	r2, r2, #4
 8009882:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	691a      	ldr	r2, [r3, #16]
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	430a      	orrs	r2, r1
 8009894:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009896:	e023      	b.n	80098e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68b9      	ldr	r1, [r7, #8]
 800989e:	4618      	mov	r0, r3
 80098a0:	f000 fc5e 	bl	800a160 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80098b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	691b      	ldr	r3, [r3, #16]
 80098ce:	021a      	lsls	r2, r3, #8
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	430a      	orrs	r2, r1
 80098d6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80098d8:	e002      	b.n	80098e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	75fb      	strb	r3, [r7, #23]
      break;
 80098de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2200      	movs	r2, #0
 80098e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80098e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3718      	adds	r7, #24
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop

080098f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b084      	sub	sp, #16
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098fe:	2300      	movs	r3, #0
 8009900:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009908:	2b01      	cmp	r3, #1
 800990a:	d101      	bne.n	8009910 <HAL_TIM_ConfigClockSource+0x1c>
 800990c:	2302      	movs	r3, #2
 800990e:	e0dc      	b.n	8009aca <HAL_TIM_ConfigClockSource+0x1d6>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2201      	movs	r2, #1
 8009914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2202      	movs	r2, #2
 800991c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009928:	68ba      	ldr	r2, [r7, #8]
 800992a:	4b6a      	ldr	r3, [pc, #424]	@ (8009ad4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800992c:	4013      	ands	r3, r2
 800992e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009936:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	68ba      	ldr	r2, [r7, #8]
 800993e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a64      	ldr	r2, [pc, #400]	@ (8009ad8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009946:	4293      	cmp	r3, r2
 8009948:	f000 80a9 	beq.w	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 800994c:	4a62      	ldr	r2, [pc, #392]	@ (8009ad8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800994e:	4293      	cmp	r3, r2
 8009950:	f200 80ae 	bhi.w	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009954:	4a61      	ldr	r2, [pc, #388]	@ (8009adc <HAL_TIM_ConfigClockSource+0x1e8>)
 8009956:	4293      	cmp	r3, r2
 8009958:	f000 80a1 	beq.w	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 800995c:	4a5f      	ldr	r2, [pc, #380]	@ (8009adc <HAL_TIM_ConfigClockSource+0x1e8>)
 800995e:	4293      	cmp	r3, r2
 8009960:	f200 80a6 	bhi.w	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009964:	4a5e      	ldr	r2, [pc, #376]	@ (8009ae0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009966:	4293      	cmp	r3, r2
 8009968:	f000 8099 	beq.w	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 800996c:	4a5c      	ldr	r2, [pc, #368]	@ (8009ae0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800996e:	4293      	cmp	r3, r2
 8009970:	f200 809e 	bhi.w	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009974:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009978:	f000 8091 	beq.w	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 800997c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009980:	f200 8096 	bhi.w	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009984:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009988:	f000 8089 	beq.w	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 800998c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009990:	f200 808e 	bhi.w	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009994:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009998:	d03e      	beq.n	8009a18 <HAL_TIM_ConfigClockSource+0x124>
 800999a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800999e:	f200 8087 	bhi.w	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099a6:	f000 8086 	beq.w	8009ab6 <HAL_TIM_ConfigClockSource+0x1c2>
 80099aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099ae:	d87f      	bhi.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099b0:	2b70      	cmp	r3, #112	@ 0x70
 80099b2:	d01a      	beq.n	80099ea <HAL_TIM_ConfigClockSource+0xf6>
 80099b4:	2b70      	cmp	r3, #112	@ 0x70
 80099b6:	d87b      	bhi.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099b8:	2b60      	cmp	r3, #96	@ 0x60
 80099ba:	d050      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x16a>
 80099bc:	2b60      	cmp	r3, #96	@ 0x60
 80099be:	d877      	bhi.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099c0:	2b50      	cmp	r3, #80	@ 0x50
 80099c2:	d03c      	beq.n	8009a3e <HAL_TIM_ConfigClockSource+0x14a>
 80099c4:	2b50      	cmp	r3, #80	@ 0x50
 80099c6:	d873      	bhi.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099c8:	2b40      	cmp	r3, #64	@ 0x40
 80099ca:	d058      	beq.n	8009a7e <HAL_TIM_ConfigClockSource+0x18a>
 80099cc:	2b40      	cmp	r3, #64	@ 0x40
 80099ce:	d86f      	bhi.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099d0:	2b30      	cmp	r3, #48	@ 0x30
 80099d2:	d064      	beq.n	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 80099d4:	2b30      	cmp	r3, #48	@ 0x30
 80099d6:	d86b      	bhi.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099d8:	2b20      	cmp	r3, #32
 80099da:	d060      	beq.n	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 80099dc:	2b20      	cmp	r3, #32
 80099de:	d867      	bhi.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d05c      	beq.n	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 80099e4:	2b10      	cmp	r3, #16
 80099e6:	d05a      	beq.n	8009a9e <HAL_TIM_ConfigClockSource+0x1aa>
 80099e8:	e062      	b.n	8009ab0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80099fa:	f000 fc95 	bl	800a328 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	689b      	ldr	r3, [r3, #8]
 8009a04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009a0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	68ba      	ldr	r2, [r7, #8]
 8009a14:	609a      	str	r2, [r3, #8]
      break;
 8009a16:	e04f      	b.n	8009ab8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009a28:	f000 fc7e 	bl	800a328 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	689a      	ldr	r2, [r3, #8]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a3a:	609a      	str	r2, [r3, #8]
      break;
 8009a3c:	e03c      	b.n	8009ab8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	f000 fbee 	bl	800a22c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	2150      	movs	r1, #80	@ 0x50
 8009a56:	4618      	mov	r0, r3
 8009a58:	f000 fc48 	bl	800a2ec <TIM_ITRx_SetConfig>
      break;
 8009a5c:	e02c      	b.n	8009ab8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	f000 fc0d 	bl	800a28a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2160      	movs	r1, #96	@ 0x60
 8009a76:	4618      	mov	r0, r3
 8009a78:	f000 fc38 	bl	800a2ec <TIM_ITRx_SetConfig>
      break;
 8009a7c:	e01c      	b.n	8009ab8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	f000 fbce 	bl	800a22c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2140      	movs	r1, #64	@ 0x40
 8009a96:	4618      	mov	r0, r3
 8009a98:	f000 fc28 	bl	800a2ec <TIM_ITRx_SetConfig>
      break;
 8009a9c:	e00c      	b.n	8009ab8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	4610      	mov	r0, r2
 8009aaa:	f000 fc1f 	bl	800a2ec <TIM_ITRx_SetConfig>
      break;
 8009aae:	e003      	b.n	8009ab8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ab4:	e000      	b.n	8009ab8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009ab6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2201      	movs	r2, #1
 8009abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	ffceff88 	.word	0xffceff88
 8009ad8:	00100040 	.word	0x00100040
 8009adc:	00100030 	.word	0x00100030
 8009ae0:	00100020 	.word	0x00100020

08009ae4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b083      	sub	sp, #12
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009aec:	bf00      	nop
 8009aee:	370c      	adds	r7, #12
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b00:	bf00      	nop
 8009b02:	370c      	adds	r7, #12
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr

08009b0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b14:	bf00      	nop
 8009b16:	370c      	adds	r7, #12
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr

08009b20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b28:	bf00      	nop
 8009b2a:	370c      	adds	r7, #12
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr

08009b34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b085      	sub	sp, #20
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a46      	ldr	r2, [pc, #280]	@ (8009c60 <TIM_Base_SetConfig+0x12c>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d013      	beq.n	8009b74 <TIM_Base_SetConfig+0x40>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b52:	d00f      	beq.n	8009b74 <TIM_Base_SetConfig+0x40>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	4a43      	ldr	r2, [pc, #268]	@ (8009c64 <TIM_Base_SetConfig+0x130>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d00b      	beq.n	8009b74 <TIM_Base_SetConfig+0x40>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	4a42      	ldr	r2, [pc, #264]	@ (8009c68 <TIM_Base_SetConfig+0x134>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d007      	beq.n	8009b74 <TIM_Base_SetConfig+0x40>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	4a41      	ldr	r2, [pc, #260]	@ (8009c6c <TIM_Base_SetConfig+0x138>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d003      	beq.n	8009b74 <TIM_Base_SetConfig+0x40>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	4a40      	ldr	r2, [pc, #256]	@ (8009c70 <TIM_Base_SetConfig+0x13c>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d108      	bne.n	8009b86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	68fa      	ldr	r2, [r7, #12]
 8009b82:	4313      	orrs	r3, r2
 8009b84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	4a35      	ldr	r2, [pc, #212]	@ (8009c60 <TIM_Base_SetConfig+0x12c>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d01f      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b94:	d01b      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	4a32      	ldr	r2, [pc, #200]	@ (8009c64 <TIM_Base_SetConfig+0x130>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d017      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	4a31      	ldr	r2, [pc, #196]	@ (8009c68 <TIM_Base_SetConfig+0x134>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d013      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	4a30      	ldr	r2, [pc, #192]	@ (8009c6c <TIM_Base_SetConfig+0x138>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d00f      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a2f      	ldr	r2, [pc, #188]	@ (8009c70 <TIM_Base_SetConfig+0x13c>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d00b      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a2e      	ldr	r2, [pc, #184]	@ (8009c74 <TIM_Base_SetConfig+0x140>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d007      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a2d      	ldr	r2, [pc, #180]	@ (8009c78 <TIM_Base_SetConfig+0x144>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d003      	beq.n	8009bce <TIM_Base_SetConfig+0x9a>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	4a2c      	ldr	r2, [pc, #176]	@ (8009c7c <TIM_Base_SetConfig+0x148>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d108      	bne.n	8009be0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	68fa      	ldr	r2, [r7, #12]
 8009bdc:	4313      	orrs	r3, r2
 8009bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	695b      	ldr	r3, [r3, #20]
 8009bea:	4313      	orrs	r3, r2
 8009bec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	68fa      	ldr	r2, [r7, #12]
 8009bf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	689a      	ldr	r2, [r3, #8]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	4a16      	ldr	r2, [pc, #88]	@ (8009c60 <TIM_Base_SetConfig+0x12c>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d00f      	beq.n	8009c2c <TIM_Base_SetConfig+0xf8>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	4a18      	ldr	r2, [pc, #96]	@ (8009c70 <TIM_Base_SetConfig+0x13c>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d00b      	beq.n	8009c2c <TIM_Base_SetConfig+0xf8>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a17      	ldr	r2, [pc, #92]	@ (8009c74 <TIM_Base_SetConfig+0x140>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d007      	beq.n	8009c2c <TIM_Base_SetConfig+0xf8>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	4a16      	ldr	r2, [pc, #88]	@ (8009c78 <TIM_Base_SetConfig+0x144>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d003      	beq.n	8009c2c <TIM_Base_SetConfig+0xf8>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a15      	ldr	r2, [pc, #84]	@ (8009c7c <TIM_Base_SetConfig+0x148>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d103      	bne.n	8009c34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	691a      	ldr	r2, [r3, #16]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2201      	movs	r2, #1
 8009c38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	691b      	ldr	r3, [r3, #16]
 8009c3e:	f003 0301 	and.w	r3, r3, #1
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d105      	bne.n	8009c52 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	691b      	ldr	r3, [r3, #16]
 8009c4a:	f023 0201 	bic.w	r2, r3, #1
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	611a      	str	r2, [r3, #16]
  }
}
 8009c52:	bf00      	nop
 8009c54:	3714      	adds	r7, #20
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr
 8009c5e:	bf00      	nop
 8009c60:	40010000 	.word	0x40010000
 8009c64:	40000400 	.word	0x40000400
 8009c68:	40000800 	.word	0x40000800
 8009c6c:	40000c00 	.word	0x40000c00
 8009c70:	40010400 	.word	0x40010400
 8009c74:	40014000 	.word	0x40014000
 8009c78:	40014400 	.word	0x40014400
 8009c7c:	40014800 	.word	0x40014800

08009c80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b087      	sub	sp, #28
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6a1b      	ldr	r3, [r3, #32]
 8009c8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6a1b      	ldr	r3, [r3, #32]
 8009c94:	f023 0201 	bic.w	r2, r3, #1
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	699b      	ldr	r3, [r3, #24]
 8009ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	4b37      	ldr	r3, [pc, #220]	@ (8009d88 <TIM_OC1_SetConfig+0x108>)
 8009cac:	4013      	ands	r3, r2
 8009cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f023 0303 	bic.w	r3, r3, #3
 8009cb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	68fa      	ldr	r2, [r7, #12]
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	f023 0302 	bic.w	r3, r3, #2
 8009cc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	689b      	ldr	r3, [r3, #8]
 8009cce:	697a      	ldr	r2, [r7, #20]
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8009d8c <TIM_OC1_SetConfig+0x10c>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d00f      	beq.n	8009cfc <TIM_OC1_SetConfig+0x7c>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	4a2c      	ldr	r2, [pc, #176]	@ (8009d90 <TIM_OC1_SetConfig+0x110>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d00b      	beq.n	8009cfc <TIM_OC1_SetConfig+0x7c>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4a2b      	ldr	r2, [pc, #172]	@ (8009d94 <TIM_OC1_SetConfig+0x114>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d007      	beq.n	8009cfc <TIM_OC1_SetConfig+0x7c>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4a2a      	ldr	r2, [pc, #168]	@ (8009d98 <TIM_OC1_SetConfig+0x118>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d003      	beq.n	8009cfc <TIM_OC1_SetConfig+0x7c>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	4a29      	ldr	r2, [pc, #164]	@ (8009d9c <TIM_OC1_SetConfig+0x11c>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d10c      	bne.n	8009d16 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	f023 0308 	bic.w	r3, r3, #8
 8009d02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	68db      	ldr	r3, [r3, #12]
 8009d08:	697a      	ldr	r2, [r7, #20]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	f023 0304 	bic.w	r3, r3, #4
 8009d14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	4a1c      	ldr	r2, [pc, #112]	@ (8009d8c <TIM_OC1_SetConfig+0x10c>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d00f      	beq.n	8009d3e <TIM_OC1_SetConfig+0xbe>
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	4a1b      	ldr	r2, [pc, #108]	@ (8009d90 <TIM_OC1_SetConfig+0x110>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d00b      	beq.n	8009d3e <TIM_OC1_SetConfig+0xbe>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4a1a      	ldr	r2, [pc, #104]	@ (8009d94 <TIM_OC1_SetConfig+0x114>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d007      	beq.n	8009d3e <TIM_OC1_SetConfig+0xbe>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4a19      	ldr	r2, [pc, #100]	@ (8009d98 <TIM_OC1_SetConfig+0x118>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d003      	beq.n	8009d3e <TIM_OC1_SetConfig+0xbe>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4a18      	ldr	r2, [pc, #96]	@ (8009d9c <TIM_OC1_SetConfig+0x11c>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d111      	bne.n	8009d62 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	695b      	ldr	r3, [r3, #20]
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	4313      	orrs	r3, r2
 8009d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	699b      	ldr	r3, [r3, #24]
 8009d5c:	693a      	ldr	r2, [r7, #16]
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	693a      	ldr	r2, [r7, #16]
 8009d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	685a      	ldr	r2, [r3, #4]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	697a      	ldr	r2, [r7, #20]
 8009d7a:	621a      	str	r2, [r3, #32]
}
 8009d7c:	bf00      	nop
 8009d7e:	371c      	adds	r7, #28
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr
 8009d88:	fffeff8f 	.word	0xfffeff8f
 8009d8c:	40010000 	.word	0x40010000
 8009d90:	40010400 	.word	0x40010400
 8009d94:	40014000 	.word	0x40014000
 8009d98:	40014400 	.word	0x40014400
 8009d9c:	40014800 	.word	0x40014800

08009da0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b087      	sub	sp, #28
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6a1b      	ldr	r3, [r3, #32]
 8009dae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6a1b      	ldr	r3, [r3, #32]
 8009db4:	f023 0210 	bic.w	r2, r3, #16
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	699b      	ldr	r3, [r3, #24]
 8009dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	4b34      	ldr	r3, [pc, #208]	@ (8009e9c <TIM_OC2_SetConfig+0xfc>)
 8009dcc:	4013      	ands	r3, r2
 8009dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	021b      	lsls	r3, r3, #8
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	4313      	orrs	r3, r2
 8009de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	f023 0320 	bic.w	r3, r3, #32
 8009dea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	011b      	lsls	r3, r3, #4
 8009df2:	697a      	ldr	r2, [r7, #20]
 8009df4:	4313      	orrs	r3, r2
 8009df6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	4a29      	ldr	r2, [pc, #164]	@ (8009ea0 <TIM_OC2_SetConfig+0x100>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d003      	beq.n	8009e08 <TIM_OC2_SetConfig+0x68>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	4a28      	ldr	r2, [pc, #160]	@ (8009ea4 <TIM_OC2_SetConfig+0x104>)
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d10d      	bne.n	8009e24 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	011b      	lsls	r3, r3, #4
 8009e16:	697a      	ldr	r2, [r7, #20]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e1c:	697b      	ldr	r3, [r7, #20]
 8009e1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a1e      	ldr	r2, [pc, #120]	@ (8009ea0 <TIM_OC2_SetConfig+0x100>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d00f      	beq.n	8009e4c <TIM_OC2_SetConfig+0xac>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8009ea4 <TIM_OC2_SetConfig+0x104>)
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d00b      	beq.n	8009e4c <TIM_OC2_SetConfig+0xac>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	4a1c      	ldr	r2, [pc, #112]	@ (8009ea8 <TIM_OC2_SetConfig+0x108>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d007      	beq.n	8009e4c <TIM_OC2_SetConfig+0xac>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8009eac <TIM_OC2_SetConfig+0x10c>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d003      	beq.n	8009e4c <TIM_OC2_SetConfig+0xac>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	4a1a      	ldr	r2, [pc, #104]	@ (8009eb0 <TIM_OC2_SetConfig+0x110>)
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d113      	bne.n	8009e74 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	695b      	ldr	r3, [r3, #20]
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	693a      	ldr	r2, [r7, #16]
 8009e64:	4313      	orrs	r3, r2
 8009e66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	699b      	ldr	r3, [r3, #24]
 8009e6c:	009b      	lsls	r3, r3, #2
 8009e6e:	693a      	ldr	r2, [r7, #16]
 8009e70:	4313      	orrs	r3, r2
 8009e72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	693a      	ldr	r2, [r7, #16]
 8009e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	685a      	ldr	r2, [r3, #4]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	697a      	ldr	r2, [r7, #20]
 8009e8c:	621a      	str	r2, [r3, #32]
}
 8009e8e:	bf00      	nop
 8009e90:	371c      	adds	r7, #28
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	feff8fff 	.word	0xfeff8fff
 8009ea0:	40010000 	.word	0x40010000
 8009ea4:	40010400 	.word	0x40010400
 8009ea8:	40014000 	.word	0x40014000
 8009eac:	40014400 	.word	0x40014400
 8009eb0:	40014800 	.word	0x40014800

08009eb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b087      	sub	sp, #28
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6a1b      	ldr	r3, [r3, #32]
 8009ec2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6a1b      	ldr	r3, [r3, #32]
 8009ec8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	69db      	ldr	r3, [r3, #28]
 8009eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	4b33      	ldr	r3, [pc, #204]	@ (8009fac <TIM_OC3_SetConfig+0xf8>)
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f023 0303 	bic.w	r3, r3, #3
 8009eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009efc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	689b      	ldr	r3, [r3, #8]
 8009f02:	021b      	lsls	r3, r3, #8
 8009f04:	697a      	ldr	r2, [r7, #20]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a28      	ldr	r2, [pc, #160]	@ (8009fb0 <TIM_OC3_SetConfig+0xfc>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d003      	beq.n	8009f1a <TIM_OC3_SetConfig+0x66>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	4a27      	ldr	r2, [pc, #156]	@ (8009fb4 <TIM_OC3_SetConfig+0x100>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d10d      	bne.n	8009f36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	68db      	ldr	r3, [r3, #12]
 8009f26:	021b      	lsls	r3, r3, #8
 8009f28:	697a      	ldr	r2, [r7, #20]
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	4a1d      	ldr	r2, [pc, #116]	@ (8009fb0 <TIM_OC3_SetConfig+0xfc>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d00f      	beq.n	8009f5e <TIM_OC3_SetConfig+0xaa>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	4a1c      	ldr	r2, [pc, #112]	@ (8009fb4 <TIM_OC3_SetConfig+0x100>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d00b      	beq.n	8009f5e <TIM_OC3_SetConfig+0xaa>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	4a1b      	ldr	r2, [pc, #108]	@ (8009fb8 <TIM_OC3_SetConfig+0x104>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d007      	beq.n	8009f5e <TIM_OC3_SetConfig+0xaa>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a1a      	ldr	r2, [pc, #104]	@ (8009fbc <TIM_OC3_SetConfig+0x108>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d003      	beq.n	8009f5e <TIM_OC3_SetConfig+0xaa>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a19      	ldr	r2, [pc, #100]	@ (8009fc0 <TIM_OC3_SetConfig+0x10c>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d113      	bne.n	8009f86 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	695b      	ldr	r3, [r3, #20]
 8009f72:	011b      	lsls	r3, r3, #4
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	4313      	orrs	r3, r2
 8009f78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	699b      	ldr	r3, [r3, #24]
 8009f7e:	011b      	lsls	r3, r3, #4
 8009f80:	693a      	ldr	r2, [r7, #16]
 8009f82:	4313      	orrs	r3, r2
 8009f84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	693a      	ldr	r2, [r7, #16]
 8009f8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	685a      	ldr	r2, [r3, #4]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	697a      	ldr	r2, [r7, #20]
 8009f9e:	621a      	str	r2, [r3, #32]
}
 8009fa0:	bf00      	nop
 8009fa2:	371c      	adds	r7, #28
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr
 8009fac:	fffeff8f 	.word	0xfffeff8f
 8009fb0:	40010000 	.word	0x40010000
 8009fb4:	40010400 	.word	0x40010400
 8009fb8:	40014000 	.word	0x40014000
 8009fbc:	40014400 	.word	0x40014400
 8009fc0:	40014800 	.word	0x40014800

08009fc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b087      	sub	sp, #28
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6a1b      	ldr	r3, [r3, #32]
 8009fd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	69db      	ldr	r3, [r3, #28]
 8009fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009fec:	68fa      	ldr	r2, [r7, #12]
 8009fee:	4b24      	ldr	r3, [pc, #144]	@ (800a080 <TIM_OC4_SetConfig+0xbc>)
 8009ff0:	4013      	ands	r3, r2
 8009ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ffa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	021b      	lsls	r3, r3, #8
 800a002:	68fa      	ldr	r2, [r7, #12]
 800a004:	4313      	orrs	r3, r2
 800a006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a00e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	031b      	lsls	r3, r3, #12
 800a016:	693a      	ldr	r2, [r7, #16]
 800a018:	4313      	orrs	r3, r2
 800a01a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a19      	ldr	r2, [pc, #100]	@ (800a084 <TIM_OC4_SetConfig+0xc0>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d00f      	beq.n	800a044 <TIM_OC4_SetConfig+0x80>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	4a18      	ldr	r2, [pc, #96]	@ (800a088 <TIM_OC4_SetConfig+0xc4>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d00b      	beq.n	800a044 <TIM_OC4_SetConfig+0x80>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	4a17      	ldr	r2, [pc, #92]	@ (800a08c <TIM_OC4_SetConfig+0xc8>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d007      	beq.n	800a044 <TIM_OC4_SetConfig+0x80>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	4a16      	ldr	r2, [pc, #88]	@ (800a090 <TIM_OC4_SetConfig+0xcc>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d003      	beq.n	800a044 <TIM_OC4_SetConfig+0x80>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	4a15      	ldr	r2, [pc, #84]	@ (800a094 <TIM_OC4_SetConfig+0xd0>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d109      	bne.n	800a058 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a04a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	695b      	ldr	r3, [r3, #20]
 800a050:	019b      	lsls	r3, r3, #6
 800a052:	697a      	ldr	r2, [r7, #20]
 800a054:	4313      	orrs	r3, r2
 800a056:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	697a      	ldr	r2, [r7, #20]
 800a05c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	68fa      	ldr	r2, [r7, #12]
 800a062:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	685a      	ldr	r2, [r3, #4]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	693a      	ldr	r2, [r7, #16]
 800a070:	621a      	str	r2, [r3, #32]
}
 800a072:	bf00      	nop
 800a074:	371c      	adds	r7, #28
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr
 800a07e:	bf00      	nop
 800a080:	feff8fff 	.word	0xfeff8fff
 800a084:	40010000 	.word	0x40010000
 800a088:	40010400 	.word	0x40010400
 800a08c:	40014000 	.word	0x40014000
 800a090:	40014400 	.word	0x40014400
 800a094:	40014800 	.word	0x40014800

0800a098 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a098:	b480      	push	{r7}
 800a09a:	b087      	sub	sp, #28
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6a1b      	ldr	r3, [r3, #32]
 800a0a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6a1b      	ldr	r3, [r3, #32]
 800a0ac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	4b21      	ldr	r3, [pc, #132]	@ (800a148 <TIM_OC5_SetConfig+0xb0>)
 800a0c4:	4013      	ands	r3, r2
 800a0c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	68fa      	ldr	r2, [r7, #12]
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a0d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	041b      	lsls	r3, r3, #16
 800a0e0:	693a      	ldr	r2, [r7, #16]
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	4a18      	ldr	r2, [pc, #96]	@ (800a14c <TIM_OC5_SetConfig+0xb4>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d00f      	beq.n	800a10e <TIM_OC5_SetConfig+0x76>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	4a17      	ldr	r2, [pc, #92]	@ (800a150 <TIM_OC5_SetConfig+0xb8>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d00b      	beq.n	800a10e <TIM_OC5_SetConfig+0x76>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	4a16      	ldr	r2, [pc, #88]	@ (800a154 <TIM_OC5_SetConfig+0xbc>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d007      	beq.n	800a10e <TIM_OC5_SetConfig+0x76>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	4a15      	ldr	r2, [pc, #84]	@ (800a158 <TIM_OC5_SetConfig+0xc0>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d003      	beq.n	800a10e <TIM_OC5_SetConfig+0x76>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	4a14      	ldr	r2, [pc, #80]	@ (800a15c <TIM_OC5_SetConfig+0xc4>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d109      	bne.n	800a122 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a114:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	695b      	ldr	r3, [r3, #20]
 800a11a:	021b      	lsls	r3, r3, #8
 800a11c:	697a      	ldr	r2, [r7, #20]
 800a11e:	4313      	orrs	r3, r2
 800a120:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	697a      	ldr	r2, [r7, #20]
 800a126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	685a      	ldr	r2, [r3, #4]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	621a      	str	r2, [r3, #32]
}
 800a13c:	bf00      	nop
 800a13e:	371c      	adds	r7, #28
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr
 800a148:	fffeff8f 	.word	0xfffeff8f
 800a14c:	40010000 	.word	0x40010000
 800a150:	40010400 	.word	0x40010400
 800a154:	40014000 	.word	0x40014000
 800a158:	40014400 	.word	0x40014400
 800a15c:	40014800 	.word	0x40014800

0800a160 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a160:	b480      	push	{r7}
 800a162:	b087      	sub	sp, #28
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6a1b      	ldr	r3, [r3, #32]
 800a16e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6a1b      	ldr	r3, [r3, #32]
 800a174:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	685b      	ldr	r3, [r3, #4]
 800a180:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	4b22      	ldr	r3, [pc, #136]	@ (800a214 <TIM_OC6_SetConfig+0xb4>)
 800a18c:	4013      	ands	r3, r2
 800a18e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	021b      	lsls	r3, r3, #8
 800a196:	68fa      	ldr	r2, [r7, #12]
 800a198:	4313      	orrs	r3, r2
 800a19a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a1a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	051b      	lsls	r3, r3, #20
 800a1aa:	693a      	ldr	r2, [r7, #16]
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	4a19      	ldr	r2, [pc, #100]	@ (800a218 <TIM_OC6_SetConfig+0xb8>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d00f      	beq.n	800a1d8 <TIM_OC6_SetConfig+0x78>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	4a18      	ldr	r2, [pc, #96]	@ (800a21c <TIM_OC6_SetConfig+0xbc>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d00b      	beq.n	800a1d8 <TIM_OC6_SetConfig+0x78>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	4a17      	ldr	r2, [pc, #92]	@ (800a220 <TIM_OC6_SetConfig+0xc0>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d007      	beq.n	800a1d8 <TIM_OC6_SetConfig+0x78>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a16      	ldr	r2, [pc, #88]	@ (800a224 <TIM_OC6_SetConfig+0xc4>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d003      	beq.n	800a1d8 <TIM_OC6_SetConfig+0x78>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	4a15      	ldr	r2, [pc, #84]	@ (800a228 <TIM_OC6_SetConfig+0xc8>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d109      	bne.n	800a1ec <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a1de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	695b      	ldr	r3, [r3, #20]
 800a1e4:	029b      	lsls	r3, r3, #10
 800a1e6:	697a      	ldr	r2, [r7, #20]
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	697a      	ldr	r2, [r7, #20]
 800a1f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	68fa      	ldr	r2, [r7, #12]
 800a1f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	685a      	ldr	r2, [r3, #4]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	693a      	ldr	r2, [r7, #16]
 800a204:	621a      	str	r2, [r3, #32]
}
 800a206:	bf00      	nop
 800a208:	371c      	adds	r7, #28
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr
 800a212:	bf00      	nop
 800a214:	feff8fff 	.word	0xfeff8fff
 800a218:	40010000 	.word	0x40010000
 800a21c:	40010400 	.word	0x40010400
 800a220:	40014000 	.word	0x40014000
 800a224:	40014400 	.word	0x40014400
 800a228:	40014800 	.word	0x40014800

0800a22c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b087      	sub	sp, #28
 800a230:	af00      	add	r7, sp, #0
 800a232:	60f8      	str	r0, [r7, #12]
 800a234:	60b9      	str	r1, [r7, #8]
 800a236:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	6a1b      	ldr	r3, [r3, #32]
 800a23c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	6a1b      	ldr	r3, [r3, #32]
 800a242:	f023 0201 	bic.w	r2, r3, #1
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	699b      	ldr	r3, [r3, #24]
 800a24e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a256:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	011b      	lsls	r3, r3, #4
 800a25c:	693a      	ldr	r2, [r7, #16]
 800a25e:	4313      	orrs	r3, r2
 800a260:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	f023 030a 	bic.w	r3, r3, #10
 800a268:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a26a:	697a      	ldr	r2, [r7, #20]
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	4313      	orrs	r3, r2
 800a270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	693a      	ldr	r2, [r7, #16]
 800a276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	697a      	ldr	r2, [r7, #20]
 800a27c:	621a      	str	r2, [r3, #32]
}
 800a27e:	bf00      	nop
 800a280:	371c      	adds	r7, #28
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr

0800a28a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a28a:	b480      	push	{r7}
 800a28c:	b087      	sub	sp, #28
 800a28e:	af00      	add	r7, sp, #0
 800a290:	60f8      	str	r0, [r7, #12]
 800a292:	60b9      	str	r1, [r7, #8]
 800a294:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	6a1b      	ldr	r3, [r3, #32]
 800a29a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6a1b      	ldr	r3, [r3, #32]
 800a2a0:	f023 0210 	bic.w	r2, r3, #16
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	699b      	ldr	r3, [r3, #24]
 800a2ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a2b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	031b      	lsls	r3, r3, #12
 800a2ba:	693a      	ldr	r2, [r7, #16]
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a2c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	011b      	lsls	r3, r3, #4
 800a2cc:	697a      	ldr	r2, [r7, #20]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	693a      	ldr	r2, [r7, #16]
 800a2d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	697a      	ldr	r2, [r7, #20]
 800a2dc:	621a      	str	r2, [r3, #32]
}
 800a2de:	bf00      	nop
 800a2e0:	371c      	adds	r7, #28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr
	...

0800a2ec <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	4b09      	ldr	r3, [pc, #36]	@ (800a324 <TIM_ITRx_SetConfig+0x38>)
 800a300:	4013      	ands	r3, r2
 800a302:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a304:	683a      	ldr	r2, [r7, #0]
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	4313      	orrs	r3, r2
 800a30a:	f043 0307 	orr.w	r3, r3, #7
 800a30e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	68fa      	ldr	r2, [r7, #12]
 800a314:	609a      	str	r2, [r3, #8]
}
 800a316:	bf00      	nop
 800a318:	3714      	adds	r7, #20
 800a31a:	46bd      	mov	sp, r7
 800a31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a320:	4770      	bx	lr
 800a322:	bf00      	nop
 800a324:	ffcfff8f 	.word	0xffcfff8f

0800a328 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a328:	b480      	push	{r7}
 800a32a:	b087      	sub	sp, #28
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	60f8      	str	r0, [r7, #12]
 800a330:	60b9      	str	r1, [r7, #8]
 800a332:	607a      	str	r2, [r7, #4]
 800a334:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a342:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	021a      	lsls	r2, r3, #8
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	431a      	orrs	r2, r3
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	4313      	orrs	r3, r2
 800a350:	697a      	ldr	r2, [r7, #20]
 800a352:	4313      	orrs	r3, r2
 800a354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	697a      	ldr	r2, [r7, #20]
 800a35a:	609a      	str	r2, [r3, #8]
}
 800a35c:	bf00      	nop
 800a35e:	371c      	adds	r7, #28
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a368:	b480      	push	{r7}
 800a36a:	b087      	sub	sp, #28
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	60f8      	str	r0, [r7, #12]
 800a370:	60b9      	str	r1, [r7, #8]
 800a372:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	f003 031f 	and.w	r3, r3, #31
 800a37a:	2201      	movs	r2, #1
 800a37c:	fa02 f303 	lsl.w	r3, r2, r3
 800a380:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	6a1a      	ldr	r2, [r3, #32]
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	43db      	mvns	r3, r3
 800a38a:	401a      	ands	r2, r3
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6a1a      	ldr	r2, [r3, #32]
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	f003 031f 	and.w	r3, r3, #31
 800a39a:	6879      	ldr	r1, [r7, #4]
 800a39c:	fa01 f303 	lsl.w	r3, r1, r3
 800a3a0:	431a      	orrs	r2, r3
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	621a      	str	r2, [r3, #32]
}
 800a3a6:	bf00      	nop
 800a3a8:	371c      	adds	r7, #28
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b0:	4770      	bx	lr
	...

0800a3b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b085      	sub	sp, #20
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d101      	bne.n	800a3cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3c8:	2302      	movs	r3, #2
 800a3ca:	e06d      	b.n	800a4a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2202      	movs	r2, #2
 800a3d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4a30      	ldr	r2, [pc, #192]	@ (800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d004      	beq.n	800a400 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a2f      	ldr	r2, [pc, #188]	@ (800a4b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d108      	bne.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a406:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	4313      	orrs	r3, r2
 800a410:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a418:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	68fa      	ldr	r2, [r7, #12]
 800a420:	4313      	orrs	r3, r2
 800a422:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	68fa      	ldr	r2, [r7, #12]
 800a42a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a20      	ldr	r2, [pc, #128]	@ (800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d022      	beq.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a43e:	d01d      	beq.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4a1d      	ldr	r2, [pc, #116]	@ (800a4bc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d018      	beq.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4a1c      	ldr	r2, [pc, #112]	@ (800a4c0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d013      	beq.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a1a      	ldr	r2, [pc, #104]	@ (800a4c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d00e      	beq.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4a15      	ldr	r2, [pc, #84]	@ (800a4b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d009      	beq.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a16      	ldr	r2, [pc, #88]	@ (800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d004      	beq.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a15      	ldr	r2, [pc, #84]	@ (800a4cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d10c      	bne.n	800a496 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a482:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	68ba      	ldr	r2, [r7, #8]
 800a48a:	4313      	orrs	r3, r2
 800a48c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	68ba      	ldr	r2, [r7, #8]
 800a494:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2201      	movs	r2, #1
 800a49a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a4a6:	2300      	movs	r3, #0
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3714      	adds	r7, #20
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr
 800a4b4:	40010000 	.word	0x40010000
 800a4b8:	40010400 	.word	0x40010400
 800a4bc:	40000400 	.word	0x40000400
 800a4c0:	40000800 	.word	0x40000800
 800a4c4:	40000c00 	.word	0x40000c00
 800a4c8:	40001800 	.word	0x40001800
 800a4cc:	40014000 	.word	0x40014000

0800a4d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4d8:	bf00      	nop
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4ec:	bf00      	nop
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a500:	bf00      	nop
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr

0800a50c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b082      	sub	sp, #8
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d101      	bne.n	800a51e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	e042      	b.n	800a5a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a524:	2b00      	cmp	r3, #0
 800a526:	d106      	bne.n	800a536 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2200      	movs	r2, #0
 800a52c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 f83b 	bl	800a5ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2224      	movs	r2, #36	@ 0x24
 800a53a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f022 0201 	bic.w	r2, r2, #1
 800a54c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a552:	2b00      	cmp	r3, #0
 800a554:	d002      	beq.n	800a55c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 fe28 	bl	800b1ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f000 f8bd 	bl	800a6dc <UART_SetConfig>
 800a562:	4603      	mov	r3, r0
 800a564:	2b01      	cmp	r3, #1
 800a566:	d101      	bne.n	800a56c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a568:	2301      	movs	r3, #1
 800a56a:	e01b      	b.n	800a5a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	685a      	ldr	r2, [r3, #4]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a57a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	689a      	ldr	r2, [r3, #8]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a58a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f042 0201 	orr.w	r2, r2, #1
 800a59a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f000 fea7 	bl	800b2f0 <UART_CheckIdleState>
 800a5a2:	4603      	mov	r3, r0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3708      	adds	r7, #8
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800a5b4:	bf00      	nop
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b08a      	sub	sp, #40	@ 0x28
 800a5c4:	af02      	add	r7, sp, #8
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	603b      	str	r3, [r7, #0]
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5d6:	2b20      	cmp	r3, #32
 800a5d8:	d17b      	bne.n	800a6d2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d002      	beq.n	800a5e6 <HAL_UART_Transmit+0x26>
 800a5e0:	88fb      	ldrh	r3, [r7, #6]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d101      	bne.n	800a5ea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	e074      	b.n	800a6d4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2221      	movs	r2, #33	@ 0x21
 800a5f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a5fa:	f7f7 fe01 	bl	8002200 <HAL_GetTick>
 800a5fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	88fa      	ldrh	r2, [r7, #6]
 800a604:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	88fa      	ldrh	r2, [r7, #6]
 800a60c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a618:	d108      	bne.n	800a62c <HAL_UART_Transmit+0x6c>
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	691b      	ldr	r3, [r3, #16]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d104      	bne.n	800a62c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a622:	2300      	movs	r3, #0
 800a624:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	61bb      	str	r3, [r7, #24]
 800a62a:	e003      	b.n	800a634 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a630:	2300      	movs	r3, #0
 800a632:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a634:	e030      	b.n	800a698 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	9300      	str	r3, [sp, #0]
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	2200      	movs	r2, #0
 800a63e:	2180      	movs	r1, #128	@ 0x80
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f000 feff 	bl	800b444 <UART_WaitOnFlagUntilTimeout>
 800a646:	4603      	mov	r3, r0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d005      	beq.n	800a658 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	2220      	movs	r2, #32
 800a650:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a654:	2303      	movs	r3, #3
 800a656:	e03d      	b.n	800a6d4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a658:	69fb      	ldr	r3, [r7, #28]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d10b      	bne.n	800a676 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	881b      	ldrh	r3, [r3, #0]
 800a662:	461a      	mov	r2, r3
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a66c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a66e:	69bb      	ldr	r3, [r7, #24]
 800a670:	3302      	adds	r3, #2
 800a672:	61bb      	str	r3, [r7, #24]
 800a674:	e007      	b.n	800a686 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a676:	69fb      	ldr	r3, [r7, #28]
 800a678:	781a      	ldrb	r2, [r3, #0]
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a680:	69fb      	ldr	r3, [r7, #28]
 800a682:	3301      	adds	r3, #1
 800a684:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a68c:	b29b      	uxth	r3, r3
 800a68e:	3b01      	subs	r3, #1
 800a690:	b29a      	uxth	r2, r3
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d1c8      	bne.n	800a636 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	9300      	str	r3, [sp, #0]
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	2140      	movs	r1, #64	@ 0x40
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f000 fec8 	bl	800b444 <UART_WaitOnFlagUntilTimeout>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d005      	beq.n	800a6c6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2220      	movs	r2, #32
 800a6be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a6c2:	2303      	movs	r3, #3
 800a6c4:	e006      	b.n	800a6d4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2220      	movs	r2, #32
 800a6ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	e000      	b.n	800a6d4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a6d2:	2302      	movs	r3, #2
  }
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3720      	adds	r7, #32
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6e0:	b092      	sub	sp, #72	@ 0x48
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	689a      	ldr	r2, [r3, #8]
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	691b      	ldr	r3, [r3, #16]
 800a6f4:	431a      	orrs	r2, r3
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	695b      	ldr	r3, [r3, #20]
 800a6fa:	431a      	orrs	r2, r3
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	69db      	ldr	r3, [r3, #28]
 800a700:	4313      	orrs	r3, r2
 800a702:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	4bbe      	ldr	r3, [pc, #760]	@ (800aa04 <UART_SetConfig+0x328>)
 800a70c:	4013      	ands	r3, r2
 800a70e:	697a      	ldr	r2, [r7, #20]
 800a710:	6812      	ldr	r2, [r2, #0]
 800a712:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a714:	430b      	orrs	r3, r1
 800a716:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	685b      	ldr	r3, [r3, #4]
 800a71e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	68da      	ldr	r2, [r3, #12]
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	430a      	orrs	r2, r1
 800a72c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	699b      	ldr	r3, [r3, #24]
 800a732:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a734:	697b      	ldr	r3, [r7, #20]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4ab3      	ldr	r2, [pc, #716]	@ (800aa08 <UART_SetConfig+0x32c>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d004      	beq.n	800a748 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	6a1b      	ldr	r3, [r3, #32]
 800a742:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a744:	4313      	orrs	r3, r2
 800a746:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	689a      	ldr	r2, [r3, #8]
 800a74e:	4baf      	ldr	r3, [pc, #700]	@ (800aa0c <UART_SetConfig+0x330>)
 800a750:	4013      	ands	r3, r2
 800a752:	697a      	ldr	r2, [r7, #20]
 800a754:	6812      	ldr	r2, [r2, #0]
 800a756:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a758:	430b      	orrs	r3, r1
 800a75a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a762:	f023 010f 	bic.w	r1, r3, #15
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	430a      	orrs	r2, r1
 800a770:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4aa6      	ldr	r2, [pc, #664]	@ (800aa10 <UART_SetConfig+0x334>)
 800a778:	4293      	cmp	r3, r2
 800a77a:	d177      	bne.n	800a86c <UART_SetConfig+0x190>
 800a77c:	4ba5      	ldr	r3, [pc, #660]	@ (800aa14 <UART_SetConfig+0x338>)
 800a77e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a780:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a784:	2b28      	cmp	r3, #40	@ 0x28
 800a786:	d86d      	bhi.n	800a864 <UART_SetConfig+0x188>
 800a788:	a201      	add	r2, pc, #4	@ (adr r2, 800a790 <UART_SetConfig+0xb4>)
 800a78a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a78e:	bf00      	nop
 800a790:	0800a835 	.word	0x0800a835
 800a794:	0800a865 	.word	0x0800a865
 800a798:	0800a865 	.word	0x0800a865
 800a79c:	0800a865 	.word	0x0800a865
 800a7a0:	0800a865 	.word	0x0800a865
 800a7a4:	0800a865 	.word	0x0800a865
 800a7a8:	0800a865 	.word	0x0800a865
 800a7ac:	0800a865 	.word	0x0800a865
 800a7b0:	0800a83d 	.word	0x0800a83d
 800a7b4:	0800a865 	.word	0x0800a865
 800a7b8:	0800a865 	.word	0x0800a865
 800a7bc:	0800a865 	.word	0x0800a865
 800a7c0:	0800a865 	.word	0x0800a865
 800a7c4:	0800a865 	.word	0x0800a865
 800a7c8:	0800a865 	.word	0x0800a865
 800a7cc:	0800a865 	.word	0x0800a865
 800a7d0:	0800a845 	.word	0x0800a845
 800a7d4:	0800a865 	.word	0x0800a865
 800a7d8:	0800a865 	.word	0x0800a865
 800a7dc:	0800a865 	.word	0x0800a865
 800a7e0:	0800a865 	.word	0x0800a865
 800a7e4:	0800a865 	.word	0x0800a865
 800a7e8:	0800a865 	.word	0x0800a865
 800a7ec:	0800a865 	.word	0x0800a865
 800a7f0:	0800a84d 	.word	0x0800a84d
 800a7f4:	0800a865 	.word	0x0800a865
 800a7f8:	0800a865 	.word	0x0800a865
 800a7fc:	0800a865 	.word	0x0800a865
 800a800:	0800a865 	.word	0x0800a865
 800a804:	0800a865 	.word	0x0800a865
 800a808:	0800a865 	.word	0x0800a865
 800a80c:	0800a865 	.word	0x0800a865
 800a810:	0800a855 	.word	0x0800a855
 800a814:	0800a865 	.word	0x0800a865
 800a818:	0800a865 	.word	0x0800a865
 800a81c:	0800a865 	.word	0x0800a865
 800a820:	0800a865 	.word	0x0800a865
 800a824:	0800a865 	.word	0x0800a865
 800a828:	0800a865 	.word	0x0800a865
 800a82c:	0800a865 	.word	0x0800a865
 800a830:	0800a85d 	.word	0x0800a85d
 800a834:	2301      	movs	r3, #1
 800a836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a83a:	e222      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a83c:	2304      	movs	r3, #4
 800a83e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a842:	e21e      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a844:	2308      	movs	r3, #8
 800a846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a84a:	e21a      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a84c:	2310      	movs	r3, #16
 800a84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a852:	e216      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a854:	2320      	movs	r3, #32
 800a856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85a:	e212      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a85c:	2340      	movs	r3, #64	@ 0x40
 800a85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a862:	e20e      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a864:	2380      	movs	r3, #128	@ 0x80
 800a866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a86a:	e20a      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	4a69      	ldr	r2, [pc, #420]	@ (800aa18 <UART_SetConfig+0x33c>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d130      	bne.n	800a8d8 <UART_SetConfig+0x1fc>
 800a876:	4b67      	ldr	r3, [pc, #412]	@ (800aa14 <UART_SetConfig+0x338>)
 800a878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a87a:	f003 0307 	and.w	r3, r3, #7
 800a87e:	2b05      	cmp	r3, #5
 800a880:	d826      	bhi.n	800a8d0 <UART_SetConfig+0x1f4>
 800a882:	a201      	add	r2, pc, #4	@ (adr r2, 800a888 <UART_SetConfig+0x1ac>)
 800a884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a888:	0800a8a1 	.word	0x0800a8a1
 800a88c:	0800a8a9 	.word	0x0800a8a9
 800a890:	0800a8b1 	.word	0x0800a8b1
 800a894:	0800a8b9 	.word	0x0800a8b9
 800a898:	0800a8c1 	.word	0x0800a8c1
 800a89c:	0800a8c9 	.word	0x0800a8c9
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8a6:	e1ec      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a8a8:	2304      	movs	r3, #4
 800a8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ae:	e1e8      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a8b0:	2308      	movs	r3, #8
 800a8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b6:	e1e4      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a8b8:	2310      	movs	r3, #16
 800a8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8be:	e1e0      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a8c0:	2320      	movs	r3, #32
 800a8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c6:	e1dc      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a8c8:	2340      	movs	r3, #64	@ 0x40
 800a8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ce:	e1d8      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a8d0:	2380      	movs	r3, #128	@ 0x80
 800a8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d6:	e1d4      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	4a4f      	ldr	r2, [pc, #316]	@ (800aa1c <UART_SetConfig+0x340>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d130      	bne.n	800a944 <UART_SetConfig+0x268>
 800a8e2:	4b4c      	ldr	r3, [pc, #304]	@ (800aa14 <UART_SetConfig+0x338>)
 800a8e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8e6:	f003 0307 	and.w	r3, r3, #7
 800a8ea:	2b05      	cmp	r3, #5
 800a8ec:	d826      	bhi.n	800a93c <UART_SetConfig+0x260>
 800a8ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a8f4 <UART_SetConfig+0x218>)
 800a8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f4:	0800a90d 	.word	0x0800a90d
 800a8f8:	0800a915 	.word	0x0800a915
 800a8fc:	0800a91d 	.word	0x0800a91d
 800a900:	0800a925 	.word	0x0800a925
 800a904:	0800a92d 	.word	0x0800a92d
 800a908:	0800a935 	.word	0x0800a935
 800a90c:	2300      	movs	r3, #0
 800a90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a912:	e1b6      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a914:	2304      	movs	r3, #4
 800a916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91a:	e1b2      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a91c:	2308      	movs	r3, #8
 800a91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a922:	e1ae      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a924:	2310      	movs	r3, #16
 800a926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92a:	e1aa      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a92c:	2320      	movs	r3, #32
 800a92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a932:	e1a6      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a934:	2340      	movs	r3, #64	@ 0x40
 800a936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93a:	e1a2      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a93c:	2380      	movs	r3, #128	@ 0x80
 800a93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a942:	e19e      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a35      	ldr	r2, [pc, #212]	@ (800aa20 <UART_SetConfig+0x344>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d130      	bne.n	800a9b0 <UART_SetConfig+0x2d4>
 800a94e:	4b31      	ldr	r3, [pc, #196]	@ (800aa14 <UART_SetConfig+0x338>)
 800a950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a952:	f003 0307 	and.w	r3, r3, #7
 800a956:	2b05      	cmp	r3, #5
 800a958:	d826      	bhi.n	800a9a8 <UART_SetConfig+0x2cc>
 800a95a:	a201      	add	r2, pc, #4	@ (adr r2, 800a960 <UART_SetConfig+0x284>)
 800a95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a960:	0800a979 	.word	0x0800a979
 800a964:	0800a981 	.word	0x0800a981
 800a968:	0800a989 	.word	0x0800a989
 800a96c:	0800a991 	.word	0x0800a991
 800a970:	0800a999 	.word	0x0800a999
 800a974:	0800a9a1 	.word	0x0800a9a1
 800a978:	2300      	movs	r3, #0
 800a97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a97e:	e180      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a980:	2304      	movs	r3, #4
 800a982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a986:	e17c      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a988:	2308      	movs	r3, #8
 800a98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98e:	e178      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a990:	2310      	movs	r3, #16
 800a992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a996:	e174      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a998:	2320      	movs	r3, #32
 800a99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99e:	e170      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a9a0:	2340      	movs	r3, #64	@ 0x40
 800a9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9a6:	e16c      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a9a8:	2380      	movs	r3, #128	@ 0x80
 800a9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ae:	e168      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4a1b      	ldr	r2, [pc, #108]	@ (800aa24 <UART_SetConfig+0x348>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d142      	bne.n	800aa40 <UART_SetConfig+0x364>
 800a9ba:	4b16      	ldr	r3, [pc, #88]	@ (800aa14 <UART_SetConfig+0x338>)
 800a9bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9be:	f003 0307 	and.w	r3, r3, #7
 800a9c2:	2b05      	cmp	r3, #5
 800a9c4:	d838      	bhi.n	800aa38 <UART_SetConfig+0x35c>
 800a9c6:	a201      	add	r2, pc, #4	@ (adr r2, 800a9cc <UART_SetConfig+0x2f0>)
 800a9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9cc:	0800a9e5 	.word	0x0800a9e5
 800a9d0:	0800a9ed 	.word	0x0800a9ed
 800a9d4:	0800a9f5 	.word	0x0800a9f5
 800a9d8:	0800a9fd 	.word	0x0800a9fd
 800a9dc:	0800aa29 	.word	0x0800aa29
 800a9e0:	0800aa31 	.word	0x0800aa31
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ea:	e14a      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a9ec:	2304      	movs	r3, #4
 800a9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9f2:	e146      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a9f4:	2308      	movs	r3, #8
 800a9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9fa:	e142      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800a9fc:	2310      	movs	r3, #16
 800a9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa02:	e13e      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800aa04:	cfff69f3 	.word	0xcfff69f3
 800aa08:	58000c00 	.word	0x58000c00
 800aa0c:	11fff4ff 	.word	0x11fff4ff
 800aa10:	40011000 	.word	0x40011000
 800aa14:	58024400 	.word	0x58024400
 800aa18:	40004400 	.word	0x40004400
 800aa1c:	40004800 	.word	0x40004800
 800aa20:	40004c00 	.word	0x40004c00
 800aa24:	40005000 	.word	0x40005000
 800aa28:	2320      	movs	r3, #32
 800aa2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa2e:	e128      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800aa30:	2340      	movs	r3, #64	@ 0x40
 800aa32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa36:	e124      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800aa38:	2380      	movs	r3, #128	@ 0x80
 800aa3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa3e:	e120      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4acb      	ldr	r2, [pc, #812]	@ (800ad74 <UART_SetConfig+0x698>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d176      	bne.n	800ab38 <UART_SetConfig+0x45c>
 800aa4a:	4bcb      	ldr	r3, [pc, #812]	@ (800ad78 <UART_SetConfig+0x69c>)
 800aa4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa52:	2b28      	cmp	r3, #40	@ 0x28
 800aa54:	d86c      	bhi.n	800ab30 <UART_SetConfig+0x454>
 800aa56:	a201      	add	r2, pc, #4	@ (adr r2, 800aa5c <UART_SetConfig+0x380>)
 800aa58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa5c:	0800ab01 	.word	0x0800ab01
 800aa60:	0800ab31 	.word	0x0800ab31
 800aa64:	0800ab31 	.word	0x0800ab31
 800aa68:	0800ab31 	.word	0x0800ab31
 800aa6c:	0800ab31 	.word	0x0800ab31
 800aa70:	0800ab31 	.word	0x0800ab31
 800aa74:	0800ab31 	.word	0x0800ab31
 800aa78:	0800ab31 	.word	0x0800ab31
 800aa7c:	0800ab09 	.word	0x0800ab09
 800aa80:	0800ab31 	.word	0x0800ab31
 800aa84:	0800ab31 	.word	0x0800ab31
 800aa88:	0800ab31 	.word	0x0800ab31
 800aa8c:	0800ab31 	.word	0x0800ab31
 800aa90:	0800ab31 	.word	0x0800ab31
 800aa94:	0800ab31 	.word	0x0800ab31
 800aa98:	0800ab31 	.word	0x0800ab31
 800aa9c:	0800ab11 	.word	0x0800ab11
 800aaa0:	0800ab31 	.word	0x0800ab31
 800aaa4:	0800ab31 	.word	0x0800ab31
 800aaa8:	0800ab31 	.word	0x0800ab31
 800aaac:	0800ab31 	.word	0x0800ab31
 800aab0:	0800ab31 	.word	0x0800ab31
 800aab4:	0800ab31 	.word	0x0800ab31
 800aab8:	0800ab31 	.word	0x0800ab31
 800aabc:	0800ab19 	.word	0x0800ab19
 800aac0:	0800ab31 	.word	0x0800ab31
 800aac4:	0800ab31 	.word	0x0800ab31
 800aac8:	0800ab31 	.word	0x0800ab31
 800aacc:	0800ab31 	.word	0x0800ab31
 800aad0:	0800ab31 	.word	0x0800ab31
 800aad4:	0800ab31 	.word	0x0800ab31
 800aad8:	0800ab31 	.word	0x0800ab31
 800aadc:	0800ab21 	.word	0x0800ab21
 800aae0:	0800ab31 	.word	0x0800ab31
 800aae4:	0800ab31 	.word	0x0800ab31
 800aae8:	0800ab31 	.word	0x0800ab31
 800aaec:	0800ab31 	.word	0x0800ab31
 800aaf0:	0800ab31 	.word	0x0800ab31
 800aaf4:	0800ab31 	.word	0x0800ab31
 800aaf8:	0800ab31 	.word	0x0800ab31
 800aafc:	0800ab29 	.word	0x0800ab29
 800ab00:	2301      	movs	r3, #1
 800ab02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab06:	e0bc      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab08:	2304      	movs	r3, #4
 800ab0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0e:	e0b8      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab10:	2308      	movs	r3, #8
 800ab12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab16:	e0b4      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab18:	2310      	movs	r3, #16
 800ab1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	e0b0      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab20:	2320      	movs	r3, #32
 800ab22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab26:	e0ac      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab28:	2340      	movs	r3, #64	@ 0x40
 800ab2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2e:	e0a8      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab30:	2380      	movs	r3, #128	@ 0x80
 800ab32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab36:	e0a4      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a8f      	ldr	r2, [pc, #572]	@ (800ad7c <UART_SetConfig+0x6a0>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d130      	bne.n	800aba4 <UART_SetConfig+0x4c8>
 800ab42:	4b8d      	ldr	r3, [pc, #564]	@ (800ad78 <UART_SetConfig+0x69c>)
 800ab44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab46:	f003 0307 	and.w	r3, r3, #7
 800ab4a:	2b05      	cmp	r3, #5
 800ab4c:	d826      	bhi.n	800ab9c <UART_SetConfig+0x4c0>
 800ab4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab54 <UART_SetConfig+0x478>)
 800ab50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab54:	0800ab6d 	.word	0x0800ab6d
 800ab58:	0800ab75 	.word	0x0800ab75
 800ab5c:	0800ab7d 	.word	0x0800ab7d
 800ab60:	0800ab85 	.word	0x0800ab85
 800ab64:	0800ab8d 	.word	0x0800ab8d
 800ab68:	0800ab95 	.word	0x0800ab95
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab72:	e086      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab74:	2304      	movs	r3, #4
 800ab76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab7a:	e082      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab7c:	2308      	movs	r3, #8
 800ab7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab82:	e07e      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab84:	2310      	movs	r3, #16
 800ab86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8a:	e07a      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab8c:	2320      	movs	r3, #32
 800ab8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab92:	e076      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab94:	2340      	movs	r3, #64	@ 0x40
 800ab96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9a:	e072      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ab9c:	2380      	movs	r3, #128	@ 0x80
 800ab9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba2:	e06e      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4a75      	ldr	r2, [pc, #468]	@ (800ad80 <UART_SetConfig+0x6a4>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d130      	bne.n	800ac10 <UART_SetConfig+0x534>
 800abae:	4b72      	ldr	r3, [pc, #456]	@ (800ad78 <UART_SetConfig+0x69c>)
 800abb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abb2:	f003 0307 	and.w	r3, r3, #7
 800abb6:	2b05      	cmp	r3, #5
 800abb8:	d826      	bhi.n	800ac08 <UART_SetConfig+0x52c>
 800abba:	a201      	add	r2, pc, #4	@ (adr r2, 800abc0 <UART_SetConfig+0x4e4>)
 800abbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc0:	0800abd9 	.word	0x0800abd9
 800abc4:	0800abe1 	.word	0x0800abe1
 800abc8:	0800abe9 	.word	0x0800abe9
 800abcc:	0800abf1 	.word	0x0800abf1
 800abd0:	0800abf9 	.word	0x0800abf9
 800abd4:	0800ac01 	.word	0x0800ac01
 800abd8:	2300      	movs	r3, #0
 800abda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abde:	e050      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800abe0:	2304      	movs	r3, #4
 800abe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abe6:	e04c      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800abe8:	2308      	movs	r3, #8
 800abea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abee:	e048      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800abf0:	2310      	movs	r3, #16
 800abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf6:	e044      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800abf8:	2320      	movs	r3, #32
 800abfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfe:	e040      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac00:	2340      	movs	r3, #64	@ 0x40
 800ac02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac06:	e03c      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac08:	2380      	movs	r3, #128	@ 0x80
 800ac0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0e:	e038      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac10:	697b      	ldr	r3, [r7, #20]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4a5b      	ldr	r2, [pc, #364]	@ (800ad84 <UART_SetConfig+0x6a8>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d130      	bne.n	800ac7c <UART_SetConfig+0x5a0>
 800ac1a:	4b57      	ldr	r3, [pc, #348]	@ (800ad78 <UART_SetConfig+0x69c>)
 800ac1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac1e:	f003 0307 	and.w	r3, r3, #7
 800ac22:	2b05      	cmp	r3, #5
 800ac24:	d826      	bhi.n	800ac74 <UART_SetConfig+0x598>
 800ac26:	a201      	add	r2, pc, #4	@ (adr r2, 800ac2c <UART_SetConfig+0x550>)
 800ac28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac2c:	0800ac45 	.word	0x0800ac45
 800ac30:	0800ac4d 	.word	0x0800ac4d
 800ac34:	0800ac55 	.word	0x0800ac55
 800ac38:	0800ac5d 	.word	0x0800ac5d
 800ac3c:	0800ac65 	.word	0x0800ac65
 800ac40:	0800ac6d 	.word	0x0800ac6d
 800ac44:	2302      	movs	r3, #2
 800ac46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac4a:	e01a      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac4c:	2304      	movs	r3, #4
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac52:	e016      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac54:	2308      	movs	r3, #8
 800ac56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac5a:	e012      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac5c:	2310      	movs	r3, #16
 800ac5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac62:	e00e      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac64:	2320      	movs	r3, #32
 800ac66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac6a:	e00a      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac6c:	2340      	movs	r3, #64	@ 0x40
 800ac6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac72:	e006      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac74:	2380      	movs	r3, #128	@ 0x80
 800ac76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac7a:	e002      	b.n	800ac82 <UART_SetConfig+0x5a6>
 800ac7c:	2380      	movs	r3, #128	@ 0x80
 800ac7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	4a3f      	ldr	r2, [pc, #252]	@ (800ad84 <UART_SetConfig+0x6a8>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	f040 80f8 	bne.w	800ae7e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ac8e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ac92:	2b20      	cmp	r3, #32
 800ac94:	dc46      	bgt.n	800ad24 <UART_SetConfig+0x648>
 800ac96:	2b02      	cmp	r3, #2
 800ac98:	f2c0 8082 	blt.w	800ada0 <UART_SetConfig+0x6c4>
 800ac9c:	3b02      	subs	r3, #2
 800ac9e:	2b1e      	cmp	r3, #30
 800aca0:	d87e      	bhi.n	800ada0 <UART_SetConfig+0x6c4>
 800aca2:	a201      	add	r2, pc, #4	@ (adr r2, 800aca8 <UART_SetConfig+0x5cc>)
 800aca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca8:	0800ad2b 	.word	0x0800ad2b
 800acac:	0800ada1 	.word	0x0800ada1
 800acb0:	0800ad33 	.word	0x0800ad33
 800acb4:	0800ada1 	.word	0x0800ada1
 800acb8:	0800ada1 	.word	0x0800ada1
 800acbc:	0800ada1 	.word	0x0800ada1
 800acc0:	0800ad43 	.word	0x0800ad43
 800acc4:	0800ada1 	.word	0x0800ada1
 800acc8:	0800ada1 	.word	0x0800ada1
 800accc:	0800ada1 	.word	0x0800ada1
 800acd0:	0800ada1 	.word	0x0800ada1
 800acd4:	0800ada1 	.word	0x0800ada1
 800acd8:	0800ada1 	.word	0x0800ada1
 800acdc:	0800ada1 	.word	0x0800ada1
 800ace0:	0800ad53 	.word	0x0800ad53
 800ace4:	0800ada1 	.word	0x0800ada1
 800ace8:	0800ada1 	.word	0x0800ada1
 800acec:	0800ada1 	.word	0x0800ada1
 800acf0:	0800ada1 	.word	0x0800ada1
 800acf4:	0800ada1 	.word	0x0800ada1
 800acf8:	0800ada1 	.word	0x0800ada1
 800acfc:	0800ada1 	.word	0x0800ada1
 800ad00:	0800ada1 	.word	0x0800ada1
 800ad04:	0800ada1 	.word	0x0800ada1
 800ad08:	0800ada1 	.word	0x0800ada1
 800ad0c:	0800ada1 	.word	0x0800ada1
 800ad10:	0800ada1 	.word	0x0800ada1
 800ad14:	0800ada1 	.word	0x0800ada1
 800ad18:	0800ada1 	.word	0x0800ada1
 800ad1c:	0800ada1 	.word	0x0800ada1
 800ad20:	0800ad93 	.word	0x0800ad93
 800ad24:	2b40      	cmp	r3, #64	@ 0x40
 800ad26:	d037      	beq.n	800ad98 <UART_SetConfig+0x6bc>
 800ad28:	e03a      	b.n	800ada0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ad2a:	f7fd fc1b 	bl	8008564 <HAL_RCCEx_GetD3PCLK1Freq>
 800ad2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad30:	e03c      	b.n	800adac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad36:	4618      	mov	r0, r3
 800ad38:	f7fd fc2a 	bl	8008590 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ad3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad40:	e034      	b.n	800adac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad42:	f107 0318 	add.w	r3, r7, #24
 800ad46:	4618      	mov	r0, r3
 800ad48:	f7fd fd76 	bl	8008838 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ad4c:	69fb      	ldr	r3, [r7, #28]
 800ad4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad50:	e02c      	b.n	800adac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad52:	4b09      	ldr	r3, [pc, #36]	@ (800ad78 <UART_SetConfig+0x69c>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 0320 	and.w	r3, r3, #32
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d016      	beq.n	800ad8c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ad5e:	4b06      	ldr	r3, [pc, #24]	@ (800ad78 <UART_SetConfig+0x69c>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	08db      	lsrs	r3, r3, #3
 800ad64:	f003 0303 	and.w	r3, r3, #3
 800ad68:	4a07      	ldr	r2, [pc, #28]	@ (800ad88 <UART_SetConfig+0x6ac>)
 800ad6a:	fa22 f303 	lsr.w	r3, r2, r3
 800ad6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ad70:	e01c      	b.n	800adac <UART_SetConfig+0x6d0>
 800ad72:	bf00      	nop
 800ad74:	40011400 	.word	0x40011400
 800ad78:	58024400 	.word	0x58024400
 800ad7c:	40007800 	.word	0x40007800
 800ad80:	40007c00 	.word	0x40007c00
 800ad84:	58000c00 	.word	0x58000c00
 800ad88:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ad8c:	4b9d      	ldr	r3, [pc, #628]	@ (800b004 <UART_SetConfig+0x928>)
 800ad8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad90:	e00c      	b.n	800adac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ad92:	4b9d      	ldr	r3, [pc, #628]	@ (800b008 <UART_SetConfig+0x92c>)
 800ad94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad96:	e009      	b.n	800adac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad9e:	e005      	b.n	800adac <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ada0:	2300      	movs	r3, #0
 800ada2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800adaa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800adac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adae:	2b00      	cmp	r3, #0
 800adb0:	f000 81de 	beq.w	800b170 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adb8:	4a94      	ldr	r2, [pc, #592]	@ (800b00c <UART_SetConfig+0x930>)
 800adba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adbe:	461a      	mov	r2, r3
 800adc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adc2:	fbb3 f3f2 	udiv	r3, r3, r2
 800adc6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	685a      	ldr	r2, [r3, #4]
 800adcc:	4613      	mov	r3, r2
 800adce:	005b      	lsls	r3, r3, #1
 800add0:	4413      	add	r3, r2
 800add2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800add4:	429a      	cmp	r2, r3
 800add6:	d305      	bcc.n	800ade4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	685b      	ldr	r3, [r3, #4]
 800addc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800adde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ade0:	429a      	cmp	r2, r3
 800ade2:	d903      	bls.n	800adec <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ade4:	2301      	movs	r3, #1
 800ade6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800adea:	e1c1      	b.n	800b170 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adee:	2200      	movs	r2, #0
 800adf0:	60bb      	str	r3, [r7, #8]
 800adf2:	60fa      	str	r2, [r7, #12]
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adf8:	4a84      	ldr	r2, [pc, #528]	@ (800b00c <UART_SetConfig+0x930>)
 800adfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adfe:	b29b      	uxth	r3, r3
 800ae00:	2200      	movs	r2, #0
 800ae02:	603b      	str	r3, [r7, #0]
 800ae04:	607a      	str	r2, [r7, #4]
 800ae06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ae0e:	f7f5 fabf 	bl	8000390 <__aeabi_uldivmod>
 800ae12:	4602      	mov	r2, r0
 800ae14:	460b      	mov	r3, r1
 800ae16:	4610      	mov	r0, r2
 800ae18:	4619      	mov	r1, r3
 800ae1a:	f04f 0200 	mov.w	r2, #0
 800ae1e:	f04f 0300 	mov.w	r3, #0
 800ae22:	020b      	lsls	r3, r1, #8
 800ae24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ae28:	0202      	lsls	r2, r0, #8
 800ae2a:	6979      	ldr	r1, [r7, #20]
 800ae2c:	6849      	ldr	r1, [r1, #4]
 800ae2e:	0849      	lsrs	r1, r1, #1
 800ae30:	2000      	movs	r0, #0
 800ae32:	460c      	mov	r4, r1
 800ae34:	4605      	mov	r5, r0
 800ae36:	eb12 0804 	adds.w	r8, r2, r4
 800ae3a:	eb43 0905 	adc.w	r9, r3, r5
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	685b      	ldr	r3, [r3, #4]
 800ae42:	2200      	movs	r2, #0
 800ae44:	469a      	mov	sl, r3
 800ae46:	4693      	mov	fp, r2
 800ae48:	4652      	mov	r2, sl
 800ae4a:	465b      	mov	r3, fp
 800ae4c:	4640      	mov	r0, r8
 800ae4e:	4649      	mov	r1, r9
 800ae50:	f7f5 fa9e 	bl	8000390 <__aeabi_uldivmod>
 800ae54:	4602      	mov	r2, r0
 800ae56:	460b      	mov	r3, r1
 800ae58:	4613      	mov	r3, r2
 800ae5a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ae5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae62:	d308      	bcc.n	800ae76 <UART_SetConfig+0x79a>
 800ae64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae6a:	d204      	bcs.n	800ae76 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ae72:	60da      	str	r2, [r3, #12]
 800ae74:	e17c      	b.n	800b170 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ae76:	2301      	movs	r3, #1
 800ae78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ae7c:	e178      	b.n	800b170 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	69db      	ldr	r3, [r3, #28]
 800ae82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae86:	f040 80c5 	bne.w	800b014 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ae8a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ae8e:	2b20      	cmp	r3, #32
 800ae90:	dc48      	bgt.n	800af24 <UART_SetConfig+0x848>
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	db7b      	blt.n	800af8e <UART_SetConfig+0x8b2>
 800ae96:	2b20      	cmp	r3, #32
 800ae98:	d879      	bhi.n	800af8e <UART_SetConfig+0x8b2>
 800ae9a:	a201      	add	r2, pc, #4	@ (adr r2, 800aea0 <UART_SetConfig+0x7c4>)
 800ae9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea0:	0800af2b 	.word	0x0800af2b
 800aea4:	0800af33 	.word	0x0800af33
 800aea8:	0800af8f 	.word	0x0800af8f
 800aeac:	0800af8f 	.word	0x0800af8f
 800aeb0:	0800af3b 	.word	0x0800af3b
 800aeb4:	0800af8f 	.word	0x0800af8f
 800aeb8:	0800af8f 	.word	0x0800af8f
 800aebc:	0800af8f 	.word	0x0800af8f
 800aec0:	0800af4b 	.word	0x0800af4b
 800aec4:	0800af8f 	.word	0x0800af8f
 800aec8:	0800af8f 	.word	0x0800af8f
 800aecc:	0800af8f 	.word	0x0800af8f
 800aed0:	0800af8f 	.word	0x0800af8f
 800aed4:	0800af8f 	.word	0x0800af8f
 800aed8:	0800af8f 	.word	0x0800af8f
 800aedc:	0800af8f 	.word	0x0800af8f
 800aee0:	0800af5b 	.word	0x0800af5b
 800aee4:	0800af8f 	.word	0x0800af8f
 800aee8:	0800af8f 	.word	0x0800af8f
 800aeec:	0800af8f 	.word	0x0800af8f
 800aef0:	0800af8f 	.word	0x0800af8f
 800aef4:	0800af8f 	.word	0x0800af8f
 800aef8:	0800af8f 	.word	0x0800af8f
 800aefc:	0800af8f 	.word	0x0800af8f
 800af00:	0800af8f 	.word	0x0800af8f
 800af04:	0800af8f 	.word	0x0800af8f
 800af08:	0800af8f 	.word	0x0800af8f
 800af0c:	0800af8f 	.word	0x0800af8f
 800af10:	0800af8f 	.word	0x0800af8f
 800af14:	0800af8f 	.word	0x0800af8f
 800af18:	0800af8f 	.word	0x0800af8f
 800af1c:	0800af8f 	.word	0x0800af8f
 800af20:	0800af81 	.word	0x0800af81
 800af24:	2b40      	cmp	r3, #64	@ 0x40
 800af26:	d02e      	beq.n	800af86 <UART_SetConfig+0x8aa>
 800af28:	e031      	b.n	800af8e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af2a:	f7fc f8e5 	bl	80070f8 <HAL_RCC_GetPCLK1Freq>
 800af2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af30:	e033      	b.n	800af9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af32:	f7fc f8f7 	bl	8007124 <HAL_RCC_GetPCLK2Freq>
 800af36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af38:	e02f      	b.n	800af9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fd fb26 	bl	8008590 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af48:	e027      	b.n	800af9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af4a:	f107 0318 	add.w	r3, r7, #24
 800af4e:	4618      	mov	r0, r3
 800af50:	f7fd fc72 	bl	8008838 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af58:	e01f      	b.n	800af9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af5a:	4b2d      	ldr	r3, [pc, #180]	@ (800b010 <UART_SetConfig+0x934>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f003 0320 	and.w	r3, r3, #32
 800af62:	2b00      	cmp	r3, #0
 800af64:	d009      	beq.n	800af7a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af66:	4b2a      	ldr	r3, [pc, #168]	@ (800b010 <UART_SetConfig+0x934>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	08db      	lsrs	r3, r3, #3
 800af6c:	f003 0303 	and.w	r3, r3, #3
 800af70:	4a24      	ldr	r2, [pc, #144]	@ (800b004 <UART_SetConfig+0x928>)
 800af72:	fa22 f303 	lsr.w	r3, r2, r3
 800af76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af78:	e00f      	b.n	800af9a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800af7a:	4b22      	ldr	r3, [pc, #136]	@ (800b004 <UART_SetConfig+0x928>)
 800af7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af7e:	e00c      	b.n	800af9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800af80:	4b21      	ldr	r3, [pc, #132]	@ (800b008 <UART_SetConfig+0x92c>)
 800af82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af84:	e009      	b.n	800af9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af8c:	e005      	b.n	800af9a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800af8e:	2300      	movs	r3, #0
 800af90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800af92:	2301      	movs	r3, #1
 800af94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800af98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800af9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	f000 80e7 	beq.w	800b170 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800afa2:	697b      	ldr	r3, [r7, #20]
 800afa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afa6:	4a19      	ldr	r2, [pc, #100]	@ (800b00c <UART_SetConfig+0x930>)
 800afa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afac:	461a      	mov	r2, r3
 800afae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb0:	fbb3 f3f2 	udiv	r3, r3, r2
 800afb4:	005a      	lsls	r2, r3, #1
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	085b      	lsrs	r3, r3, #1
 800afbc:	441a      	add	r2, r3
 800afbe:	697b      	ldr	r3, [r7, #20]
 800afc0:	685b      	ldr	r3, [r3, #4]
 800afc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afc6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afca:	2b0f      	cmp	r3, #15
 800afcc:	d916      	bls.n	800affc <UART_SetConfig+0x920>
 800afce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800afd4:	d212      	bcs.n	800affc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800afd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afd8:	b29b      	uxth	r3, r3
 800afda:	f023 030f 	bic.w	r3, r3, #15
 800afde:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800afe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afe2:	085b      	lsrs	r3, r3, #1
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	f003 0307 	and.w	r3, r3, #7
 800afea:	b29a      	uxth	r2, r3
 800afec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800afee:	4313      	orrs	r3, r2
 800aff0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800aff8:	60da      	str	r2, [r3, #12]
 800affa:	e0b9      	b.n	800b170 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800affc:	2301      	movs	r3, #1
 800affe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b002:	e0b5      	b.n	800b170 <UART_SetConfig+0xa94>
 800b004:	03d09000 	.word	0x03d09000
 800b008:	003d0900 	.word	0x003d0900
 800b00c:	080124a8 	.word	0x080124a8
 800b010:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b014:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b018:	2b20      	cmp	r3, #32
 800b01a:	dc49      	bgt.n	800b0b0 <UART_SetConfig+0x9d4>
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	db7c      	blt.n	800b11a <UART_SetConfig+0xa3e>
 800b020:	2b20      	cmp	r3, #32
 800b022:	d87a      	bhi.n	800b11a <UART_SetConfig+0xa3e>
 800b024:	a201      	add	r2, pc, #4	@ (adr r2, 800b02c <UART_SetConfig+0x950>)
 800b026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b02a:	bf00      	nop
 800b02c:	0800b0b7 	.word	0x0800b0b7
 800b030:	0800b0bf 	.word	0x0800b0bf
 800b034:	0800b11b 	.word	0x0800b11b
 800b038:	0800b11b 	.word	0x0800b11b
 800b03c:	0800b0c7 	.word	0x0800b0c7
 800b040:	0800b11b 	.word	0x0800b11b
 800b044:	0800b11b 	.word	0x0800b11b
 800b048:	0800b11b 	.word	0x0800b11b
 800b04c:	0800b0d7 	.word	0x0800b0d7
 800b050:	0800b11b 	.word	0x0800b11b
 800b054:	0800b11b 	.word	0x0800b11b
 800b058:	0800b11b 	.word	0x0800b11b
 800b05c:	0800b11b 	.word	0x0800b11b
 800b060:	0800b11b 	.word	0x0800b11b
 800b064:	0800b11b 	.word	0x0800b11b
 800b068:	0800b11b 	.word	0x0800b11b
 800b06c:	0800b0e7 	.word	0x0800b0e7
 800b070:	0800b11b 	.word	0x0800b11b
 800b074:	0800b11b 	.word	0x0800b11b
 800b078:	0800b11b 	.word	0x0800b11b
 800b07c:	0800b11b 	.word	0x0800b11b
 800b080:	0800b11b 	.word	0x0800b11b
 800b084:	0800b11b 	.word	0x0800b11b
 800b088:	0800b11b 	.word	0x0800b11b
 800b08c:	0800b11b 	.word	0x0800b11b
 800b090:	0800b11b 	.word	0x0800b11b
 800b094:	0800b11b 	.word	0x0800b11b
 800b098:	0800b11b 	.word	0x0800b11b
 800b09c:	0800b11b 	.word	0x0800b11b
 800b0a0:	0800b11b 	.word	0x0800b11b
 800b0a4:	0800b11b 	.word	0x0800b11b
 800b0a8:	0800b11b 	.word	0x0800b11b
 800b0ac:	0800b10d 	.word	0x0800b10d
 800b0b0:	2b40      	cmp	r3, #64	@ 0x40
 800b0b2:	d02e      	beq.n	800b112 <UART_SetConfig+0xa36>
 800b0b4:	e031      	b.n	800b11a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0b6:	f7fc f81f 	bl	80070f8 <HAL_RCC_GetPCLK1Freq>
 800b0ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0bc:	e033      	b.n	800b126 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0be:	f7fc f831 	bl	8007124 <HAL_RCC_GetPCLK2Freq>
 800b0c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0c4:	e02f      	b.n	800b126 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f7fd fa60 	bl	8008590 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b0d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0d4:	e027      	b.n	800b126 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0d6:	f107 0318 	add.w	r3, r7, #24
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f7fd fbac 	bl	8008838 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b0e0:	69fb      	ldr	r3, [r7, #28]
 800b0e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0e4:	e01f      	b.n	800b126 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b0e6:	4b2d      	ldr	r3, [pc, #180]	@ (800b19c <UART_SetConfig+0xac0>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f003 0320 	and.w	r3, r3, #32
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d009      	beq.n	800b106 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b0f2:	4b2a      	ldr	r3, [pc, #168]	@ (800b19c <UART_SetConfig+0xac0>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	08db      	lsrs	r3, r3, #3
 800b0f8:	f003 0303 	and.w	r3, r3, #3
 800b0fc:	4a28      	ldr	r2, [pc, #160]	@ (800b1a0 <UART_SetConfig+0xac4>)
 800b0fe:	fa22 f303 	lsr.w	r3, r2, r3
 800b102:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b104:	e00f      	b.n	800b126 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b106:	4b26      	ldr	r3, [pc, #152]	@ (800b1a0 <UART_SetConfig+0xac4>)
 800b108:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b10a:	e00c      	b.n	800b126 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b10c:	4b25      	ldr	r3, [pc, #148]	@ (800b1a4 <UART_SetConfig+0xac8>)
 800b10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b110:	e009      	b.n	800b126 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b118:	e005      	b.n	800b126 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b11a:	2300      	movs	r3, #0
 800b11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b11e:	2301      	movs	r3, #1
 800b120:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b124:	bf00      	nop
    }

    if (pclk != 0U)
 800b126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d021      	beq.n	800b170 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b130:	4a1d      	ldr	r2, [pc, #116]	@ (800b1a8 <UART_SetConfig+0xacc>)
 800b132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b136:	461a      	mov	r2, r3
 800b138:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b13a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	085b      	lsrs	r3, r3, #1
 800b144:	441a      	add	r2, r3
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b14e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b152:	2b0f      	cmp	r3, #15
 800b154:	d909      	bls.n	800b16a <UART_SetConfig+0xa8e>
 800b156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b15c:	d205      	bcs.n	800b16a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b15e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b160:	b29a      	uxth	r2, r3
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	60da      	str	r2, [r3, #12]
 800b168:	e002      	b.n	800b170 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b16a:	2301      	movs	r3, #1
 800b16c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	2201      	movs	r2, #1
 800b174:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	2201      	movs	r2, #1
 800b17c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	2200      	movs	r2, #0
 800b184:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	2200      	movs	r2, #0
 800b18a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b18c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b190:	4618      	mov	r0, r3
 800b192:	3748      	adds	r7, #72	@ 0x48
 800b194:	46bd      	mov	sp, r7
 800b196:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b19a:	bf00      	nop
 800b19c:	58024400 	.word	0x58024400
 800b1a0:	03d09000 	.word	0x03d09000
 800b1a4:	003d0900 	.word	0x003d0900
 800b1a8:	080124a8 	.word	0x080124a8

0800b1ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b083      	sub	sp, #12
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1b8:	f003 0308 	and.w	r3, r3, #8
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d00a      	beq.n	800b1d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	430a      	orrs	r2, r1
 800b1d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1da:	f003 0301 	and.w	r3, r3, #1
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00a      	beq.n	800b1f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	430a      	orrs	r2, r1
 800b1f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1fc:	f003 0302 	and.w	r3, r3, #2
 800b200:	2b00      	cmp	r3, #0
 800b202:	d00a      	beq.n	800b21a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	685b      	ldr	r3, [r3, #4]
 800b20a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	430a      	orrs	r2, r1
 800b218:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b21e:	f003 0304 	and.w	r3, r3, #4
 800b222:	2b00      	cmp	r3, #0
 800b224:	d00a      	beq.n	800b23c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	685b      	ldr	r3, [r3, #4]
 800b22c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	430a      	orrs	r2, r1
 800b23a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b240:	f003 0310 	and.w	r3, r3, #16
 800b244:	2b00      	cmp	r3, #0
 800b246:	d00a      	beq.n	800b25e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	689b      	ldr	r3, [r3, #8]
 800b24e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	430a      	orrs	r2, r1
 800b25c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b262:	f003 0320 	and.w	r3, r3, #32
 800b266:	2b00      	cmp	r3, #0
 800b268:	d00a      	beq.n	800b280 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	689b      	ldr	r3, [r3, #8]
 800b270:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	430a      	orrs	r2, r1
 800b27e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d01a      	beq.n	800b2c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	685b      	ldr	r3, [r3, #4]
 800b292:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	430a      	orrs	r2, r1
 800b2a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2aa:	d10a      	bne.n	800b2c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	685b      	ldr	r3, [r3, #4]
 800b2b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	430a      	orrs	r2, r1
 800b2c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00a      	beq.n	800b2e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	685b      	ldr	r3, [r3, #4]
 800b2d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	430a      	orrs	r2, r1
 800b2e2:	605a      	str	r2, [r3, #4]
  }
}
 800b2e4:	bf00      	nop
 800b2e6:	370c      	adds	r7, #12
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ee:	4770      	bx	lr

0800b2f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b098      	sub	sp, #96	@ 0x60
 800b2f4:	af02      	add	r7, sp, #8
 800b2f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b300:	f7f6 ff7e 	bl	8002200 <HAL_GetTick>
 800b304:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f003 0308 	and.w	r3, r3, #8
 800b310:	2b08      	cmp	r3, #8
 800b312:	d12f      	bne.n	800b374 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b314:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b318:	9300      	str	r3, [sp, #0]
 800b31a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b31c:	2200      	movs	r2, #0
 800b31e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f000 f88e 	bl	800b444 <UART_WaitOnFlagUntilTimeout>
 800b328:	4603      	mov	r3, r0
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d022      	beq.n	800b374 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b336:	e853 3f00 	ldrex	r3, [r3]
 800b33a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b33c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b33e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b342:	653b      	str	r3, [r7, #80]	@ 0x50
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	461a      	mov	r2, r3
 800b34a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b34c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b34e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b350:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b352:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b354:	e841 2300 	strex	r3, r2, [r1]
 800b358:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b35a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e6      	bne.n	800b32e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2220      	movs	r2, #32
 800b364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2200      	movs	r2, #0
 800b36c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b370:	2303      	movs	r3, #3
 800b372:	e063      	b.n	800b43c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f003 0304 	and.w	r3, r3, #4
 800b37e:	2b04      	cmp	r3, #4
 800b380:	d149      	bne.n	800b416 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b382:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b386:	9300      	str	r3, [sp, #0]
 800b388:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b38a:	2200      	movs	r2, #0
 800b38c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f000 f857 	bl	800b444 <UART_WaitOnFlagUntilTimeout>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d03c      	beq.n	800b416 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a4:	e853 3f00 	ldrex	r3, [r3]
 800b3a8:	623b      	str	r3, [r7, #32]
   return(result);
 800b3aa:	6a3b      	ldr	r3, [r7, #32]
 800b3ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b3b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b3c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3c2:	e841 2300 	strex	r3, r2, [r1]
 800b3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d1e6      	bne.n	800b39c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	3308      	adds	r3, #8
 800b3d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	e853 3f00 	ldrex	r3, [r3]
 800b3dc:	60fb      	str	r3, [r7, #12]
   return(result);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f023 0301 	bic.w	r3, r3, #1
 800b3e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	3308      	adds	r3, #8
 800b3ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b3ee:	61fa      	str	r2, [r7, #28]
 800b3f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f2:	69b9      	ldr	r1, [r7, #24]
 800b3f4:	69fa      	ldr	r2, [r7, #28]
 800b3f6:	e841 2300 	strex	r3, r2, [r1]
 800b3fa:	617b      	str	r3, [r7, #20]
   return(result);
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d1e5      	bne.n	800b3ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2220      	movs	r2, #32
 800b406:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2200      	movs	r2, #0
 800b40e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b412:	2303      	movs	r3, #3
 800b414:	e012      	b.n	800b43c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2220      	movs	r2, #32
 800b41a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2220      	movs	r2, #32
 800b422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2200      	movs	r2, #0
 800b42a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2200      	movs	r2, #0
 800b436:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b43a:	2300      	movs	r3, #0
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3758      	adds	r7, #88	@ 0x58
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b084      	sub	sp, #16
 800b448:	af00      	add	r7, sp, #0
 800b44a:	60f8      	str	r0, [r7, #12]
 800b44c:	60b9      	str	r1, [r7, #8]
 800b44e:	603b      	str	r3, [r7, #0]
 800b450:	4613      	mov	r3, r2
 800b452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b454:	e04f      	b.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b456:	69bb      	ldr	r3, [r7, #24]
 800b458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b45c:	d04b      	beq.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b45e:	f7f6 fecf 	bl	8002200 <HAL_GetTick>
 800b462:	4602      	mov	r2, r0
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	1ad3      	subs	r3, r2, r3
 800b468:	69ba      	ldr	r2, [r7, #24]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d302      	bcc.n	800b474 <UART_WaitOnFlagUntilTimeout+0x30>
 800b46e:	69bb      	ldr	r3, [r7, #24]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d101      	bne.n	800b478 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b474:	2303      	movs	r3, #3
 800b476:	e04e      	b.n	800b516 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f003 0304 	and.w	r3, r3, #4
 800b482:	2b00      	cmp	r3, #0
 800b484:	d037      	beq.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	2b80      	cmp	r3, #128	@ 0x80
 800b48a:	d034      	beq.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	2b40      	cmp	r3, #64	@ 0x40
 800b490:	d031      	beq.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	69db      	ldr	r3, [r3, #28]
 800b498:	f003 0308 	and.w	r3, r3, #8
 800b49c:	2b08      	cmp	r3, #8
 800b49e:	d110      	bne.n	800b4c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	2208      	movs	r2, #8
 800b4a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b4a8:	68f8      	ldr	r0, [r7, #12]
 800b4aa:	f000 f839 	bl	800b520 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2208      	movs	r2, #8
 800b4b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e029      	b.n	800b516 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	69db      	ldr	r3, [r3, #28]
 800b4c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b4cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b4d0:	d111      	bne.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b4da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b4dc:	68f8      	ldr	r0, [r7, #12]
 800b4de:	f000 f81f 	bl	800b520 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2220      	movs	r2, #32
 800b4e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b4f2:	2303      	movs	r3, #3
 800b4f4:	e00f      	b.n	800b516 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	69da      	ldr	r2, [r3, #28]
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	4013      	ands	r3, r2
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	429a      	cmp	r2, r3
 800b504:	bf0c      	ite	eq
 800b506:	2301      	moveq	r3, #1
 800b508:	2300      	movne	r3, #0
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	461a      	mov	r2, r3
 800b50e:	79fb      	ldrb	r3, [r7, #7]
 800b510:	429a      	cmp	r2, r3
 800b512:	d0a0      	beq.n	800b456 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	3710      	adds	r7, #16
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
	...

0800b520 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b520:	b480      	push	{r7}
 800b522:	b095      	sub	sp, #84	@ 0x54
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b52e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b530:	e853 3f00 	ldrex	r3, [r3]
 800b534:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b538:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b53c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	461a      	mov	r2, r3
 800b544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b546:	643b      	str	r3, [r7, #64]	@ 0x40
 800b548:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b54a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b54c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b54e:	e841 2300 	strex	r3, r2, [r1]
 800b552:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b556:	2b00      	cmp	r3, #0
 800b558:	d1e6      	bne.n	800b528 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	3308      	adds	r3, #8
 800b560:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b562:	6a3b      	ldr	r3, [r7, #32]
 800b564:	e853 3f00 	ldrex	r3, [r3]
 800b568:	61fb      	str	r3, [r7, #28]
   return(result);
 800b56a:	69fa      	ldr	r2, [r7, #28]
 800b56c:	4b1e      	ldr	r3, [pc, #120]	@ (800b5e8 <UART_EndRxTransfer+0xc8>)
 800b56e:	4013      	ands	r3, r2
 800b570:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	3308      	adds	r3, #8
 800b578:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b57a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b57c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b57e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b580:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b582:	e841 2300 	strex	r3, r2, [r1]
 800b586:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d1e5      	bne.n	800b55a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b592:	2b01      	cmp	r3, #1
 800b594:	d118      	bne.n	800b5c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	e853 3f00 	ldrex	r3, [r3]
 800b5a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	f023 0310 	bic.w	r3, r3, #16
 800b5aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5b4:	61bb      	str	r3, [r7, #24]
 800b5b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b8:	6979      	ldr	r1, [r7, #20]
 800b5ba:	69ba      	ldr	r2, [r7, #24]
 800b5bc:	e841 2300 	strex	r3, r2, [r1]
 800b5c0:	613b      	str	r3, [r7, #16]
   return(result);
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1e6      	bne.n	800b596 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2220      	movs	r2, #32
 800b5cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b5dc:	bf00      	nop
 800b5de:	3754      	adds	r7, #84	@ 0x54
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr
 800b5e8:	effffffe 	.word	0xeffffffe

0800b5ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b5ec:	b084      	sub	sp, #16
 800b5ee:	b580      	push	{r7, lr}
 800b5f0:	b084      	sub	sp, #16
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
 800b5f6:	f107 001c 	add.w	r0, r7, #28
 800b5fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b5fe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b602:	2b01      	cmp	r3, #1
 800b604:	d121      	bne.n	800b64a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b60a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	68da      	ldr	r2, [r3, #12]
 800b616:	4b2c      	ldr	r3, [pc, #176]	@ (800b6c8 <USB_CoreInit+0xdc>)
 800b618:	4013      	ands	r3, r2
 800b61a:	687a      	ldr	r2, [r7, #4]
 800b61c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	68db      	ldr	r3, [r3, #12]
 800b622:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b62a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d105      	bne.n	800b63e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	68db      	ldr	r3, [r3, #12]
 800b636:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f001 faf6 	bl	800cc30 <USB_CoreReset>
 800b644:	4603      	mov	r3, r0
 800b646:	73fb      	strb	r3, [r7, #15]
 800b648:	e01b      	b.n	800b682 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	68db      	ldr	r3, [r3, #12]
 800b64e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	f001 faea 	bl	800cc30 <USB_CoreReset>
 800b65c:	4603      	mov	r3, r0
 800b65e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b660:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b664:	2b00      	cmp	r3, #0
 800b666:	d106      	bne.n	800b676 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b66c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	639a      	str	r2, [r3, #56]	@ 0x38
 800b674:	e005      	b.n	800b682 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b67a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b682:	7fbb      	ldrb	r3, [r7, #30]
 800b684:	2b01      	cmp	r3, #1
 800b686:	d116      	bne.n	800b6b6 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b68c:	b29a      	uxth	r2, r3
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b696:	4b0d      	ldr	r3, [pc, #52]	@ (800b6cc <USB_CoreInit+0xe0>)
 800b698:	4313      	orrs	r3, r2
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	689b      	ldr	r3, [r3, #8]
 800b6a2:	f043 0206 	orr.w	r2, r3, #6
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	689b      	ldr	r3, [r3, #8]
 800b6ae:	f043 0220 	orr.w	r2, r3, #32
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b6b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3710      	adds	r7, #16
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b6c2:	b004      	add	sp, #16
 800b6c4:	4770      	bx	lr
 800b6c6:	bf00      	nop
 800b6c8:	ffbdffbf 	.word	0xffbdffbf
 800b6cc:	03ee0000 	.word	0x03ee0000

0800b6d0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b087      	sub	sp, #28
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	60f8      	str	r0, [r7, #12]
 800b6d8:	60b9      	str	r1, [r7, #8]
 800b6da:	4613      	mov	r3, r2
 800b6dc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b6de:	79fb      	ldrb	r3, [r7, #7]
 800b6e0:	2b02      	cmp	r3, #2
 800b6e2:	d165      	bne.n	800b7b0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	4a41      	ldr	r2, [pc, #260]	@ (800b7ec <USB_SetTurnaroundTime+0x11c>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d906      	bls.n	800b6fa <USB_SetTurnaroundTime+0x2a>
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	4a40      	ldr	r2, [pc, #256]	@ (800b7f0 <USB_SetTurnaroundTime+0x120>)
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d202      	bcs.n	800b6fa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b6f4:	230f      	movs	r3, #15
 800b6f6:	617b      	str	r3, [r7, #20]
 800b6f8:	e062      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	4a3c      	ldr	r2, [pc, #240]	@ (800b7f0 <USB_SetTurnaroundTime+0x120>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d306      	bcc.n	800b710 <USB_SetTurnaroundTime+0x40>
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	4a3b      	ldr	r2, [pc, #236]	@ (800b7f4 <USB_SetTurnaroundTime+0x124>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d202      	bcs.n	800b710 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b70a:	230e      	movs	r3, #14
 800b70c:	617b      	str	r3, [r7, #20]
 800b70e:	e057      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	4a38      	ldr	r2, [pc, #224]	@ (800b7f4 <USB_SetTurnaroundTime+0x124>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d306      	bcc.n	800b726 <USB_SetTurnaroundTime+0x56>
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	4a37      	ldr	r2, [pc, #220]	@ (800b7f8 <USB_SetTurnaroundTime+0x128>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d202      	bcs.n	800b726 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b720:	230d      	movs	r3, #13
 800b722:	617b      	str	r3, [r7, #20]
 800b724:	e04c      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	4a33      	ldr	r2, [pc, #204]	@ (800b7f8 <USB_SetTurnaroundTime+0x128>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d306      	bcc.n	800b73c <USB_SetTurnaroundTime+0x6c>
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	4a32      	ldr	r2, [pc, #200]	@ (800b7fc <USB_SetTurnaroundTime+0x12c>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d802      	bhi.n	800b73c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b736:	230c      	movs	r3, #12
 800b738:	617b      	str	r3, [r7, #20]
 800b73a:	e041      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	4a2f      	ldr	r2, [pc, #188]	@ (800b7fc <USB_SetTurnaroundTime+0x12c>)
 800b740:	4293      	cmp	r3, r2
 800b742:	d906      	bls.n	800b752 <USB_SetTurnaroundTime+0x82>
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	4a2e      	ldr	r2, [pc, #184]	@ (800b800 <USB_SetTurnaroundTime+0x130>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d802      	bhi.n	800b752 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b74c:	230b      	movs	r3, #11
 800b74e:	617b      	str	r3, [r7, #20]
 800b750:	e036      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	4a2a      	ldr	r2, [pc, #168]	@ (800b800 <USB_SetTurnaroundTime+0x130>)
 800b756:	4293      	cmp	r3, r2
 800b758:	d906      	bls.n	800b768 <USB_SetTurnaroundTime+0x98>
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	4a29      	ldr	r2, [pc, #164]	@ (800b804 <USB_SetTurnaroundTime+0x134>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d802      	bhi.n	800b768 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b762:	230a      	movs	r3, #10
 800b764:	617b      	str	r3, [r7, #20]
 800b766:	e02b      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	4a26      	ldr	r2, [pc, #152]	@ (800b804 <USB_SetTurnaroundTime+0x134>)
 800b76c:	4293      	cmp	r3, r2
 800b76e:	d906      	bls.n	800b77e <USB_SetTurnaroundTime+0xae>
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	4a25      	ldr	r2, [pc, #148]	@ (800b808 <USB_SetTurnaroundTime+0x138>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d202      	bcs.n	800b77e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b778:	2309      	movs	r3, #9
 800b77a:	617b      	str	r3, [r7, #20]
 800b77c:	e020      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	4a21      	ldr	r2, [pc, #132]	@ (800b808 <USB_SetTurnaroundTime+0x138>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d306      	bcc.n	800b794 <USB_SetTurnaroundTime+0xc4>
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	4a20      	ldr	r2, [pc, #128]	@ (800b80c <USB_SetTurnaroundTime+0x13c>)
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d802      	bhi.n	800b794 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b78e:	2308      	movs	r3, #8
 800b790:	617b      	str	r3, [r7, #20]
 800b792:	e015      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	4a1d      	ldr	r2, [pc, #116]	@ (800b80c <USB_SetTurnaroundTime+0x13c>)
 800b798:	4293      	cmp	r3, r2
 800b79a:	d906      	bls.n	800b7aa <USB_SetTurnaroundTime+0xda>
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	4a1c      	ldr	r2, [pc, #112]	@ (800b810 <USB_SetTurnaroundTime+0x140>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d202      	bcs.n	800b7aa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b7a4:	2307      	movs	r3, #7
 800b7a6:	617b      	str	r3, [r7, #20]
 800b7a8:	e00a      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b7aa:	2306      	movs	r3, #6
 800b7ac:	617b      	str	r3, [r7, #20]
 800b7ae:	e007      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b7b0:	79fb      	ldrb	r3, [r7, #7]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d102      	bne.n	800b7bc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b7b6:	2309      	movs	r3, #9
 800b7b8:	617b      	str	r3, [r7, #20]
 800b7ba:	e001      	b.n	800b7c0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b7bc:	2309      	movs	r3, #9
 800b7be:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	68db      	ldr	r3, [r3, #12]
 800b7c4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	68da      	ldr	r2, [r3, #12]
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	029b      	lsls	r3, r3, #10
 800b7d4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b7d8:	431a      	orrs	r2, r3
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b7de:	2300      	movs	r3, #0
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	371c      	adds	r7, #28
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr
 800b7ec:	00d8acbf 	.word	0x00d8acbf
 800b7f0:	00e4e1c0 	.word	0x00e4e1c0
 800b7f4:	00f42400 	.word	0x00f42400
 800b7f8:	01067380 	.word	0x01067380
 800b7fc:	011a499f 	.word	0x011a499f
 800b800:	01312cff 	.word	0x01312cff
 800b804:	014ca43f 	.word	0x014ca43f
 800b808:	016e3600 	.word	0x016e3600
 800b80c:	01a6ab1f 	.word	0x01a6ab1f
 800b810:	01e84800 	.word	0x01e84800

0800b814 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b814:	b480      	push	{r7}
 800b816:	b083      	sub	sp, #12
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	689b      	ldr	r3, [r3, #8]
 800b820:	f043 0201 	orr.w	r2, r3, #1
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b828:	2300      	movs	r3, #0
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	370c      	adds	r7, #12
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b836:	b480      	push	{r7}
 800b838:	b083      	sub	sp, #12
 800b83a:	af00      	add	r7, sp, #0
 800b83c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	689b      	ldr	r3, [r3, #8]
 800b842:	f023 0201 	bic.w	r2, r3, #1
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b84a:	2300      	movs	r3, #0
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	370c      	adds	r7, #12
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b084      	sub	sp, #16
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
 800b860:	460b      	mov	r3, r1
 800b862:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b864:	2300      	movs	r3, #0
 800b866:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b874:	78fb      	ldrb	r3, [r7, #3]
 800b876:	2b01      	cmp	r3, #1
 800b878:	d115      	bne.n	800b8a6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b886:	200a      	movs	r0, #10
 800b888:	f7f6 fcc6 	bl	8002218 <HAL_Delay>
      ms += 10U;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	330a      	adds	r3, #10
 800b890:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f001 f93b 	bl	800cb0e <USB_GetMode>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d01e      	beq.n	800b8dc <USB_SetCurrentMode+0x84>
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	2bc7      	cmp	r3, #199	@ 0xc7
 800b8a2:	d9f0      	bls.n	800b886 <USB_SetCurrentMode+0x2e>
 800b8a4:	e01a      	b.n	800b8dc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b8a6:	78fb      	ldrb	r3, [r7, #3]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d115      	bne.n	800b8d8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	68db      	ldr	r3, [r3, #12]
 800b8b0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b8b8:	200a      	movs	r0, #10
 800b8ba:	f7f6 fcad 	bl	8002218 <HAL_Delay>
      ms += 10U;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	330a      	adds	r3, #10
 800b8c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f001 f922 	bl	800cb0e <USB_GetMode>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d005      	beq.n	800b8dc <USB_SetCurrentMode+0x84>
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	2bc7      	cmp	r3, #199	@ 0xc7
 800b8d4:	d9f0      	bls.n	800b8b8 <USB_SetCurrentMode+0x60>
 800b8d6:	e001      	b.n	800b8dc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b8d8:	2301      	movs	r3, #1
 800b8da:	e005      	b.n	800b8e8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	2bc8      	cmp	r3, #200	@ 0xc8
 800b8e0:	d101      	bne.n	800b8e6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	e000      	b.n	800b8e8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b8e6:	2300      	movs	r3, #0
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3710      	adds	r7, #16
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b8f0:	b084      	sub	sp, #16
 800b8f2:	b580      	push	{r7, lr}
 800b8f4:	b086      	sub	sp, #24
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	6078      	str	r0, [r7, #4]
 800b8fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b8fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b902:	2300      	movs	r3, #0
 800b904:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b90a:	2300      	movs	r3, #0
 800b90c:	613b      	str	r3, [r7, #16]
 800b90e:	e009      	b.n	800b924 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	3340      	adds	r3, #64	@ 0x40
 800b916:	009b      	lsls	r3, r3, #2
 800b918:	4413      	add	r3, r2
 800b91a:	2200      	movs	r2, #0
 800b91c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b91e:	693b      	ldr	r3, [r7, #16]
 800b920:	3301      	adds	r3, #1
 800b922:	613b      	str	r3, [r7, #16]
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	2b0e      	cmp	r3, #14
 800b928:	d9f2      	bls.n	800b910 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b92a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d11c      	bne.n	800b96c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b938:	685b      	ldr	r3, [r3, #4]
 800b93a:	68fa      	ldr	r2, [r7, #12]
 800b93c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b940:	f043 0302 	orr.w	r3, r3, #2
 800b944:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b94a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	601a      	str	r2, [r3, #0]
 800b96a:	e005      	b.n	800b978 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b970:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b97e:	461a      	mov	r2, r3
 800b980:	2300      	movs	r3, #0
 800b982:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b984:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d10d      	bne.n	800b9a8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b98c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b990:	2b00      	cmp	r3, #0
 800b992:	d104      	bne.n	800b99e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b994:	2100      	movs	r1, #0
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f000 f968 	bl	800bc6c <USB_SetDevSpeed>
 800b99c:	e008      	b.n	800b9b0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b99e:	2101      	movs	r1, #1
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 f963 	bl	800bc6c <USB_SetDevSpeed>
 800b9a6:	e003      	b.n	800b9b0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b9a8:	2103      	movs	r1, #3
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f000 f95e 	bl	800bc6c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b9b0:	2110      	movs	r1, #16
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 f8fa 	bl	800bbac <USB_FlushTxFifo>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d001      	beq.n	800b9c2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f000 f924 	bl	800bc10 <USB_FlushRxFifo>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d001      	beq.n	800b9d2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9d8:	461a      	mov	r2, r3
 800b9da:	2300      	movs	r3, #0
 800b9dc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	613b      	str	r3, [r7, #16]
 800b9fa:	e043      	b.n	800ba84 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	015a      	lsls	r2, r3, #5
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	4413      	add	r3, r2
 800ba04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba12:	d118      	bne.n	800ba46 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d10a      	bne.n	800ba30 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	015a      	lsls	r2, r3, #5
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	4413      	add	r3, r2
 800ba22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba26:	461a      	mov	r2, r3
 800ba28:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ba2c:	6013      	str	r3, [r2, #0]
 800ba2e:	e013      	b.n	800ba58 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	015a      	lsls	r2, r3, #5
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	4413      	add	r3, r2
 800ba38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ba42:	6013      	str	r3, [r2, #0]
 800ba44:	e008      	b.n	800ba58 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ba46:	693b      	ldr	r3, [r7, #16]
 800ba48:	015a      	lsls	r2, r3, #5
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	4413      	add	r3, r2
 800ba4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba52:	461a      	mov	r2, r3
 800ba54:	2300      	movs	r3, #0
 800ba56:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	015a      	lsls	r2, r3, #5
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	4413      	add	r3, r2
 800ba60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba64:	461a      	mov	r2, r3
 800ba66:	2300      	movs	r3, #0
 800ba68:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	015a      	lsls	r2, r3, #5
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	4413      	add	r3, r2
 800ba72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba76:	461a      	mov	r2, r3
 800ba78:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ba7c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	3301      	adds	r3, #1
 800ba82:	613b      	str	r3, [r7, #16]
 800ba84:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba88:	461a      	mov	r2, r3
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	4293      	cmp	r3, r2
 800ba8e:	d3b5      	bcc.n	800b9fc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba90:	2300      	movs	r3, #0
 800ba92:	613b      	str	r3, [r7, #16]
 800ba94:	e043      	b.n	800bb1e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	015a      	lsls	r2, r3, #5
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	4413      	add	r3, r2
 800ba9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800baa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800baac:	d118      	bne.n	800bae0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d10a      	bne.n	800baca <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bab4:	693b      	ldr	r3, [r7, #16]
 800bab6:	015a      	lsls	r2, r3, #5
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	4413      	add	r3, r2
 800babc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bac0:	461a      	mov	r2, r3
 800bac2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bac6:	6013      	str	r3, [r2, #0]
 800bac8:	e013      	b.n	800baf2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800baca:	693b      	ldr	r3, [r7, #16]
 800bacc:	015a      	lsls	r2, r3, #5
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	4413      	add	r3, r2
 800bad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bad6:	461a      	mov	r2, r3
 800bad8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800badc:	6013      	str	r3, [r2, #0]
 800bade:	e008      	b.n	800baf2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	015a      	lsls	r2, r3, #5
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	4413      	add	r3, r2
 800bae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baec:	461a      	mov	r2, r3
 800baee:	2300      	movs	r3, #0
 800baf0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	015a      	lsls	r2, r3, #5
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	4413      	add	r3, r2
 800bafa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bafe:	461a      	mov	r2, r3
 800bb00:	2300      	movs	r3, #0
 800bb02:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	015a      	lsls	r2, r3, #5
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	4413      	add	r3, r2
 800bb0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb10:	461a      	mov	r2, r3
 800bb12:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bb16:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	3301      	adds	r3, #1
 800bb1c:	613b      	str	r3, [r7, #16]
 800bb1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb22:	461a      	mov	r2, r3
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	4293      	cmp	r3, r2
 800bb28:	d3b5      	bcc.n	800ba96 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb30:	691b      	ldr	r3, [r3, #16]
 800bb32:	68fa      	ldr	r2, [r7, #12]
 800bb34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb3c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	2200      	movs	r2, #0
 800bb42:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800bb4a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bb4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d105      	bne.n	800bb60 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	699b      	ldr	r3, [r3, #24]
 800bb58:	f043 0210 	orr.w	r2, r3, #16
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	699a      	ldr	r2, [r3, #24]
 800bb64:	4b0f      	ldr	r3, [pc, #60]	@ (800bba4 <USB_DevInit+0x2b4>)
 800bb66:	4313      	orrs	r3, r2
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bb6c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d005      	beq.n	800bb80 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	699b      	ldr	r3, [r3, #24]
 800bb78:	f043 0208 	orr.w	r2, r3, #8
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bb80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bb84:	2b01      	cmp	r3, #1
 800bb86:	d105      	bne.n	800bb94 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	699a      	ldr	r2, [r3, #24]
 800bb8c:	4b06      	ldr	r3, [pc, #24]	@ (800bba8 <USB_DevInit+0x2b8>)
 800bb8e:	4313      	orrs	r3, r2
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bb94:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3718      	adds	r7, #24
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bba0:	b004      	add	sp, #16
 800bba2:	4770      	bx	lr
 800bba4:	803c3800 	.word	0x803c3800
 800bba8:	40000004 	.word	0x40000004

0800bbac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b085      	sub	sp, #20
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
 800bbb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	3301      	adds	r3, #1
 800bbbe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bbc6:	d901      	bls.n	800bbcc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bbc8:	2303      	movs	r3, #3
 800bbca:	e01b      	b.n	800bc04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	691b      	ldr	r3, [r3, #16]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	daf2      	bge.n	800bbba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	019b      	lsls	r3, r3, #6
 800bbdc:	f043 0220 	orr.w	r2, r3, #32
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bbf0:	d901      	bls.n	800bbf6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	e006      	b.n	800bc04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	691b      	ldr	r3, [r3, #16]
 800bbfa:	f003 0320 	and.w	r3, r3, #32
 800bbfe:	2b20      	cmp	r3, #32
 800bc00:	d0f0      	beq.n	800bbe4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bc02:	2300      	movs	r3, #0
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3714      	adds	r7, #20
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0e:	4770      	bx	lr

0800bc10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bc10:	b480      	push	{r7}
 800bc12:	b085      	sub	sp, #20
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bc28:	d901      	bls.n	800bc2e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bc2a:	2303      	movs	r3, #3
 800bc2c:	e018      	b.n	800bc60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	691b      	ldr	r3, [r3, #16]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	daf2      	bge.n	800bc1c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bc36:	2300      	movs	r3, #0
 800bc38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2210      	movs	r2, #16
 800bc3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	3301      	adds	r3, #1
 800bc44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bc4c:	d901      	bls.n	800bc52 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bc4e:	2303      	movs	r3, #3
 800bc50:	e006      	b.n	800bc60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	691b      	ldr	r3, [r3, #16]
 800bc56:	f003 0310 	and.w	r3, r3, #16
 800bc5a:	2b10      	cmp	r3, #16
 800bc5c:	d0f0      	beq.n	800bc40 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bc5e:	2300      	movs	r3, #0
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3714      	adds	r7, #20
 800bc64:	46bd      	mov	sp, r7
 800bc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6a:	4770      	bx	lr

0800bc6c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b085      	sub	sp, #20
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
 800bc74:	460b      	mov	r3, r1
 800bc76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc82:	681a      	ldr	r2, [r3, #0]
 800bc84:	78fb      	ldrb	r3, [r7, #3]
 800bc86:	68f9      	ldr	r1, [r7, #12]
 800bc88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bc90:	2300      	movs	r3, #0
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3714      	adds	r7, #20
 800bc96:	46bd      	mov	sp, r7
 800bc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9c:	4770      	bx	lr

0800bc9e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc9e:	b480      	push	{r7}
 800bca0:	b087      	sub	sp, #28
 800bca2:	af00      	add	r7, sp, #0
 800bca4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcb0:	689b      	ldr	r3, [r3, #8]
 800bcb2:	f003 0306 	and.w	r3, r3, #6
 800bcb6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d102      	bne.n	800bcc4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	75fb      	strb	r3, [r7, #23]
 800bcc2:	e00a      	b.n	800bcda <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	2b02      	cmp	r3, #2
 800bcc8:	d002      	beq.n	800bcd0 <USB_GetDevSpeed+0x32>
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2b06      	cmp	r3, #6
 800bcce:	d102      	bne.n	800bcd6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bcd0:	2302      	movs	r3, #2
 800bcd2:	75fb      	strb	r3, [r7, #23]
 800bcd4:	e001      	b.n	800bcda <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bcd6:	230f      	movs	r3, #15
 800bcd8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bcda:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	371c      	adds	r7, #28
 800bce0:	46bd      	mov	sp, r7
 800bce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce6:	4770      	bx	lr

0800bce8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bce8:	b480      	push	{r7}
 800bcea:	b085      	sub	sp, #20
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	785b      	ldrb	r3, [r3, #1]
 800bd00:	2b01      	cmp	r3, #1
 800bd02:	d139      	bne.n	800bd78 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd0a:	69da      	ldr	r2, [r3, #28]
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	781b      	ldrb	r3, [r3, #0]
 800bd10:	f003 030f 	and.w	r3, r3, #15
 800bd14:	2101      	movs	r1, #1
 800bd16:	fa01 f303 	lsl.w	r3, r1, r3
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	68f9      	ldr	r1, [r7, #12]
 800bd1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd22:	4313      	orrs	r3, r2
 800bd24:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	015a      	lsls	r2, r3, #5
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	4413      	add	r3, r2
 800bd2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d153      	bne.n	800bde4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	015a      	lsls	r2, r3, #5
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	4413      	add	r3, r2
 800bd44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd48:	681a      	ldr	r2, [r3, #0]
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	689b      	ldr	r3, [r3, #8]
 800bd4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	791b      	ldrb	r3, [r3, #4]
 800bd56:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bd58:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	059b      	lsls	r3, r3, #22
 800bd5e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bd60:	431a      	orrs	r2, r3
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	0159      	lsls	r1, r3, #5
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	440b      	add	r3, r1
 800bd6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd6e:	4619      	mov	r1, r3
 800bd70:	4b20      	ldr	r3, [pc, #128]	@ (800bdf4 <USB_ActivateEndpoint+0x10c>)
 800bd72:	4313      	orrs	r3, r2
 800bd74:	600b      	str	r3, [r1, #0]
 800bd76:	e035      	b.n	800bde4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd7e:	69da      	ldr	r2, [r3, #28]
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	f003 030f 	and.w	r3, r3, #15
 800bd88:	2101      	movs	r1, #1
 800bd8a:	fa01 f303 	lsl.w	r3, r1, r3
 800bd8e:	041b      	lsls	r3, r3, #16
 800bd90:	68f9      	ldr	r1, [r7, #12]
 800bd92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd96:	4313      	orrs	r3, r2
 800bd98:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	015a      	lsls	r2, r3, #5
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	4413      	add	r3, r2
 800bda2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d119      	bne.n	800bde4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	015a      	lsls	r2, r3, #5
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	4413      	add	r3, r2
 800bdb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	689b      	ldr	r3, [r3, #8]
 800bdc2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	791b      	ldrb	r3, [r3, #4]
 800bdca:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bdcc:	430b      	orrs	r3, r1
 800bdce:	431a      	orrs	r2, r3
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	0159      	lsls	r1, r3, #5
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	440b      	add	r3, r1
 800bdd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bddc:	4619      	mov	r1, r3
 800bdde:	4b05      	ldr	r3, [pc, #20]	@ (800bdf4 <USB_ActivateEndpoint+0x10c>)
 800bde0:	4313      	orrs	r3, r2
 800bde2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bde4:	2300      	movs	r3, #0
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	3714      	adds	r7, #20
 800bdea:	46bd      	mov	sp, r7
 800bdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf0:	4770      	bx	lr
 800bdf2:	bf00      	nop
 800bdf4:	10008000 	.word	0x10008000

0800bdf8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b085      	sub	sp, #20
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
 800be00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	781b      	ldrb	r3, [r3, #0]
 800be0a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	785b      	ldrb	r3, [r3, #1]
 800be10:	2b01      	cmp	r3, #1
 800be12:	d161      	bne.n	800bed8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	015a      	lsls	r2, r3, #5
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	4413      	add	r3, r2
 800be1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be2a:	d11f      	bne.n	800be6c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	015a      	lsls	r2, r3, #5
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	4413      	add	r3, r2
 800be34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	68ba      	ldr	r2, [r7, #8]
 800be3c:	0151      	lsls	r1, r2, #5
 800be3e:	68fa      	ldr	r2, [r7, #12]
 800be40:	440a      	add	r2, r1
 800be42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800be4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	015a      	lsls	r2, r3, #5
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	4413      	add	r3, r2
 800be54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	68ba      	ldr	r2, [r7, #8]
 800be5c:	0151      	lsls	r1, r2, #5
 800be5e:	68fa      	ldr	r2, [r7, #12]
 800be60:	440a      	add	r2, r1
 800be62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be66:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800be6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	f003 030f 	and.w	r3, r3, #15
 800be7c:	2101      	movs	r1, #1
 800be7e:	fa01 f303 	lsl.w	r3, r1, r3
 800be82:	b29b      	uxth	r3, r3
 800be84:	43db      	mvns	r3, r3
 800be86:	68f9      	ldr	r1, [r7, #12]
 800be88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800be8c:	4013      	ands	r3, r2
 800be8e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be96:	69da      	ldr	r2, [r3, #28]
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	781b      	ldrb	r3, [r3, #0]
 800be9c:	f003 030f 	and.w	r3, r3, #15
 800bea0:	2101      	movs	r1, #1
 800bea2:	fa01 f303 	lsl.w	r3, r1, r3
 800bea6:	b29b      	uxth	r3, r3
 800bea8:	43db      	mvns	r3, r3
 800beaa:	68f9      	ldr	r1, [r7, #12]
 800beac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800beb0:	4013      	ands	r3, r2
 800beb2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	015a      	lsls	r2, r3, #5
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	4413      	add	r3, r2
 800bebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bec0:	681a      	ldr	r2, [r3, #0]
 800bec2:	68bb      	ldr	r3, [r7, #8]
 800bec4:	0159      	lsls	r1, r3, #5
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	440b      	add	r3, r1
 800beca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bece:	4619      	mov	r1, r3
 800bed0:	4b35      	ldr	r3, [pc, #212]	@ (800bfa8 <USB_DeactivateEndpoint+0x1b0>)
 800bed2:	4013      	ands	r3, r2
 800bed4:	600b      	str	r3, [r1, #0]
 800bed6:	e060      	b.n	800bf9a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	015a      	lsls	r2, r3, #5
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	4413      	add	r3, r2
 800bee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800beea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800beee:	d11f      	bne.n	800bf30 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	015a      	lsls	r2, r3, #5
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	4413      	add	r3, r2
 800bef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	68ba      	ldr	r2, [r7, #8]
 800bf00:	0151      	lsls	r1, r2, #5
 800bf02:	68fa      	ldr	r2, [r7, #12]
 800bf04:	440a      	add	r2, r1
 800bf06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf0a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bf0e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	015a      	lsls	r2, r3, #5
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	4413      	add	r3, r2
 800bf18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	68ba      	ldr	r2, [r7, #8]
 800bf20:	0151      	lsls	r1, r2, #5
 800bf22:	68fa      	ldr	r2, [r7, #12]
 800bf24:	440a      	add	r2, r1
 800bf26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bf2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	781b      	ldrb	r3, [r3, #0]
 800bf3c:	f003 030f 	and.w	r3, r3, #15
 800bf40:	2101      	movs	r1, #1
 800bf42:	fa01 f303 	lsl.w	r3, r1, r3
 800bf46:	041b      	lsls	r3, r3, #16
 800bf48:	43db      	mvns	r3, r3
 800bf4a:	68f9      	ldr	r1, [r7, #12]
 800bf4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf50:	4013      	ands	r3, r2
 800bf52:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf5a:	69da      	ldr	r2, [r3, #28]
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	f003 030f 	and.w	r3, r3, #15
 800bf64:	2101      	movs	r1, #1
 800bf66:	fa01 f303 	lsl.w	r3, r1, r3
 800bf6a:	041b      	lsls	r3, r3, #16
 800bf6c:	43db      	mvns	r3, r3
 800bf6e:	68f9      	ldr	r1, [r7, #12]
 800bf70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf74:	4013      	ands	r3, r2
 800bf76:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	015a      	lsls	r2, r3, #5
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	4413      	add	r3, r2
 800bf80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf84:	681a      	ldr	r2, [r3, #0]
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	0159      	lsls	r1, r3, #5
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	440b      	add	r3, r1
 800bf8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf92:	4619      	mov	r1, r3
 800bf94:	4b05      	ldr	r3, [pc, #20]	@ (800bfac <USB_DeactivateEndpoint+0x1b4>)
 800bf96:	4013      	ands	r3, r2
 800bf98:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800bf9a:	2300      	movs	r3, #0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3714      	adds	r7, #20
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa6:	4770      	bx	lr
 800bfa8:	ec337800 	.word	0xec337800
 800bfac:	eff37800 	.word	0xeff37800

0800bfb0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b08a      	sub	sp, #40	@ 0x28
 800bfb4:	af02      	add	r7, sp, #8
 800bfb6:	60f8      	str	r0, [r7, #12]
 800bfb8:	60b9      	str	r1, [r7, #8]
 800bfba:	4613      	mov	r3, r2
 800bfbc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	781b      	ldrb	r3, [r3, #0]
 800bfc6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	785b      	ldrb	r3, [r3, #1]
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	f040 8181 	bne.w	800c2d4 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	691b      	ldr	r3, [r3, #16]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d132      	bne.n	800c040 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bfda:	69bb      	ldr	r3, [r7, #24]
 800bfdc:	015a      	lsls	r2, r3, #5
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	4413      	add	r3, r2
 800bfe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfe6:	691a      	ldr	r2, [r3, #16]
 800bfe8:	69bb      	ldr	r3, [r7, #24]
 800bfea:	0159      	lsls	r1, r3, #5
 800bfec:	69fb      	ldr	r3, [r7, #28]
 800bfee:	440b      	add	r3, r1
 800bff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bff4:	4619      	mov	r1, r3
 800bff6:	4ba5      	ldr	r3, [pc, #660]	@ (800c28c <USB_EPStartXfer+0x2dc>)
 800bff8:	4013      	ands	r3, r2
 800bffa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bffc:	69bb      	ldr	r3, [r7, #24]
 800bffe:	015a      	lsls	r2, r3, #5
 800c000:	69fb      	ldr	r3, [r7, #28]
 800c002:	4413      	add	r3, r2
 800c004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c008:	691b      	ldr	r3, [r3, #16]
 800c00a:	69ba      	ldr	r2, [r7, #24]
 800c00c:	0151      	lsls	r1, r2, #5
 800c00e:	69fa      	ldr	r2, [r7, #28]
 800c010:	440a      	add	r2, r1
 800c012:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c016:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c01a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c01c:	69bb      	ldr	r3, [r7, #24]
 800c01e:	015a      	lsls	r2, r3, #5
 800c020:	69fb      	ldr	r3, [r7, #28]
 800c022:	4413      	add	r3, r2
 800c024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c028:	691a      	ldr	r2, [r3, #16]
 800c02a:	69bb      	ldr	r3, [r7, #24]
 800c02c:	0159      	lsls	r1, r3, #5
 800c02e:	69fb      	ldr	r3, [r7, #28]
 800c030:	440b      	add	r3, r1
 800c032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c036:	4619      	mov	r1, r3
 800c038:	4b95      	ldr	r3, [pc, #596]	@ (800c290 <USB_EPStartXfer+0x2e0>)
 800c03a:	4013      	ands	r3, r2
 800c03c:	610b      	str	r3, [r1, #16]
 800c03e:	e092      	b.n	800c166 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c040:	69bb      	ldr	r3, [r7, #24]
 800c042:	015a      	lsls	r2, r3, #5
 800c044:	69fb      	ldr	r3, [r7, #28]
 800c046:	4413      	add	r3, r2
 800c048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c04c:	691a      	ldr	r2, [r3, #16]
 800c04e:	69bb      	ldr	r3, [r7, #24]
 800c050:	0159      	lsls	r1, r3, #5
 800c052:	69fb      	ldr	r3, [r7, #28]
 800c054:	440b      	add	r3, r1
 800c056:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c05a:	4619      	mov	r1, r3
 800c05c:	4b8c      	ldr	r3, [pc, #560]	@ (800c290 <USB_EPStartXfer+0x2e0>)
 800c05e:	4013      	ands	r3, r2
 800c060:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c062:	69bb      	ldr	r3, [r7, #24]
 800c064:	015a      	lsls	r2, r3, #5
 800c066:	69fb      	ldr	r3, [r7, #28]
 800c068:	4413      	add	r3, r2
 800c06a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c06e:	691a      	ldr	r2, [r3, #16]
 800c070:	69bb      	ldr	r3, [r7, #24]
 800c072:	0159      	lsls	r1, r3, #5
 800c074:	69fb      	ldr	r3, [r7, #28]
 800c076:	440b      	add	r3, r1
 800c078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c07c:	4619      	mov	r1, r3
 800c07e:	4b83      	ldr	r3, [pc, #524]	@ (800c28c <USB_EPStartXfer+0x2dc>)
 800c080:	4013      	ands	r3, r2
 800c082:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800c084:	69bb      	ldr	r3, [r7, #24]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d11a      	bne.n	800c0c0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	691a      	ldr	r2, [r3, #16]
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	689b      	ldr	r3, [r3, #8]
 800c092:	429a      	cmp	r2, r3
 800c094:	d903      	bls.n	800c09e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	689a      	ldr	r2, [r3, #8]
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c09e:	69bb      	ldr	r3, [r7, #24]
 800c0a0:	015a      	lsls	r2, r3, #5
 800c0a2:	69fb      	ldr	r3, [r7, #28]
 800c0a4:	4413      	add	r3, r2
 800c0a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0aa:	691b      	ldr	r3, [r3, #16]
 800c0ac:	69ba      	ldr	r2, [r7, #24]
 800c0ae:	0151      	lsls	r1, r2, #5
 800c0b0:	69fa      	ldr	r2, [r7, #28]
 800c0b2:	440a      	add	r2, r1
 800c0b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c0b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c0bc:	6113      	str	r3, [r2, #16]
 800c0be:	e01b      	b.n	800c0f8 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c0c0:	69bb      	ldr	r3, [r7, #24]
 800c0c2:	015a      	lsls	r2, r3, #5
 800c0c4:	69fb      	ldr	r3, [r7, #28]
 800c0c6:	4413      	add	r3, r2
 800c0c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0cc:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	6919      	ldr	r1, [r3, #16]
 800c0d2:	68bb      	ldr	r3, [r7, #8]
 800c0d4:	689b      	ldr	r3, [r3, #8]
 800c0d6:	440b      	add	r3, r1
 800c0d8:	1e59      	subs	r1, r3, #1
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	fbb1 f3f3 	udiv	r3, r1, r3
 800c0e2:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c0e4:	4b6b      	ldr	r3, [pc, #428]	@ (800c294 <USB_EPStartXfer+0x2e4>)
 800c0e6:	400b      	ands	r3, r1
 800c0e8:	69b9      	ldr	r1, [r7, #24]
 800c0ea:	0148      	lsls	r0, r1, #5
 800c0ec:	69f9      	ldr	r1, [r7, #28]
 800c0ee:	4401      	add	r1, r0
 800c0f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c0f4:	4313      	orrs	r3, r2
 800c0f6:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	015a      	lsls	r2, r3, #5
 800c0fc:	69fb      	ldr	r3, [r7, #28]
 800c0fe:	4413      	add	r3, r2
 800c100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c104:	691a      	ldr	r2, [r3, #16]
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	691b      	ldr	r3, [r3, #16]
 800c10a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c10e:	69b9      	ldr	r1, [r7, #24]
 800c110:	0148      	lsls	r0, r1, #5
 800c112:	69f9      	ldr	r1, [r7, #28]
 800c114:	4401      	add	r1, r0
 800c116:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c11a:	4313      	orrs	r3, r2
 800c11c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	791b      	ldrb	r3, [r3, #4]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d11f      	bne.n	800c166 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c126:	69bb      	ldr	r3, [r7, #24]
 800c128:	015a      	lsls	r2, r3, #5
 800c12a:	69fb      	ldr	r3, [r7, #28]
 800c12c:	4413      	add	r3, r2
 800c12e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c132:	691b      	ldr	r3, [r3, #16]
 800c134:	69ba      	ldr	r2, [r7, #24]
 800c136:	0151      	lsls	r1, r2, #5
 800c138:	69fa      	ldr	r2, [r7, #28]
 800c13a:	440a      	add	r2, r1
 800c13c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c140:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c144:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c146:	69bb      	ldr	r3, [r7, #24]
 800c148:	015a      	lsls	r2, r3, #5
 800c14a:	69fb      	ldr	r3, [r7, #28]
 800c14c:	4413      	add	r3, r2
 800c14e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c152:	691b      	ldr	r3, [r3, #16]
 800c154:	69ba      	ldr	r2, [r7, #24]
 800c156:	0151      	lsls	r1, r2, #5
 800c158:	69fa      	ldr	r2, [r7, #28]
 800c15a:	440a      	add	r2, r1
 800c15c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c160:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c164:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c166:	79fb      	ldrb	r3, [r7, #7]
 800c168:	2b01      	cmp	r3, #1
 800c16a:	d14b      	bne.n	800c204 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	69db      	ldr	r3, [r3, #28]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d009      	beq.n	800c188 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c174:	69bb      	ldr	r3, [r7, #24]
 800c176:	015a      	lsls	r2, r3, #5
 800c178:	69fb      	ldr	r3, [r7, #28]
 800c17a:	4413      	add	r3, r2
 800c17c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c180:	461a      	mov	r2, r3
 800c182:	68bb      	ldr	r3, [r7, #8]
 800c184:	69db      	ldr	r3, [r3, #28]
 800c186:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	791b      	ldrb	r3, [r3, #4]
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d128      	bne.n	800c1e2 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c196:	689b      	ldr	r3, [r3, #8]
 800c198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d110      	bne.n	800c1c2 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c1a0:	69bb      	ldr	r3, [r7, #24]
 800c1a2:	015a      	lsls	r2, r3, #5
 800c1a4:	69fb      	ldr	r3, [r7, #28]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	69ba      	ldr	r2, [r7, #24]
 800c1b0:	0151      	lsls	r1, r2, #5
 800c1b2:	69fa      	ldr	r2, [r7, #28]
 800c1b4:	440a      	add	r2, r1
 800c1b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1ba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c1be:	6013      	str	r3, [r2, #0]
 800c1c0:	e00f      	b.n	800c1e2 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c1c2:	69bb      	ldr	r3, [r7, #24]
 800c1c4:	015a      	lsls	r2, r3, #5
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	4413      	add	r3, r2
 800c1ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	69ba      	ldr	r2, [r7, #24]
 800c1d2:	0151      	lsls	r1, r2, #5
 800c1d4:	69fa      	ldr	r2, [r7, #28]
 800c1d6:	440a      	add	r2, r1
 800c1d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c1e0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c1e2:	69bb      	ldr	r3, [r7, #24]
 800c1e4:	015a      	lsls	r2, r3, #5
 800c1e6:	69fb      	ldr	r3, [r7, #28]
 800c1e8:	4413      	add	r3, r2
 800c1ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	69ba      	ldr	r2, [r7, #24]
 800c1f2:	0151      	lsls	r1, r2, #5
 800c1f4:	69fa      	ldr	r2, [r7, #28]
 800c1f6:	440a      	add	r2, r1
 800c1f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1fc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c200:	6013      	str	r3, [r2, #0]
 800c202:	e16a      	b.n	800c4da <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c204:	69bb      	ldr	r3, [r7, #24]
 800c206:	015a      	lsls	r2, r3, #5
 800c208:	69fb      	ldr	r3, [r7, #28]
 800c20a:	4413      	add	r3, r2
 800c20c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	69ba      	ldr	r2, [r7, #24]
 800c214:	0151      	lsls	r1, r2, #5
 800c216:	69fa      	ldr	r2, [r7, #28]
 800c218:	440a      	add	r2, r1
 800c21a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c21e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c222:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c224:	68bb      	ldr	r3, [r7, #8]
 800c226:	791b      	ldrb	r3, [r3, #4]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d015      	beq.n	800c258 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	691b      	ldr	r3, [r3, #16]
 800c230:	2b00      	cmp	r3, #0
 800c232:	f000 8152 	beq.w	800c4da <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c236:	69fb      	ldr	r3, [r7, #28]
 800c238:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c23c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	781b      	ldrb	r3, [r3, #0]
 800c242:	f003 030f 	and.w	r3, r3, #15
 800c246:	2101      	movs	r1, #1
 800c248:	fa01 f303 	lsl.w	r3, r1, r3
 800c24c:	69f9      	ldr	r1, [r7, #28]
 800c24e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c252:	4313      	orrs	r3, r2
 800c254:	634b      	str	r3, [r1, #52]	@ 0x34
 800c256:	e140      	b.n	800c4da <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c258:	69fb      	ldr	r3, [r7, #28]
 800c25a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c264:	2b00      	cmp	r3, #0
 800c266:	d117      	bne.n	800c298 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	015a      	lsls	r2, r3, #5
 800c26c:	69fb      	ldr	r3, [r7, #28]
 800c26e:	4413      	add	r3, r2
 800c270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	69ba      	ldr	r2, [r7, #24]
 800c278:	0151      	lsls	r1, r2, #5
 800c27a:	69fa      	ldr	r2, [r7, #28]
 800c27c:	440a      	add	r2, r1
 800c27e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c282:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c286:	6013      	str	r3, [r2, #0]
 800c288:	e016      	b.n	800c2b8 <USB_EPStartXfer+0x308>
 800c28a:	bf00      	nop
 800c28c:	e007ffff 	.word	0xe007ffff
 800c290:	fff80000 	.word	0xfff80000
 800c294:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c298:	69bb      	ldr	r3, [r7, #24]
 800c29a:	015a      	lsls	r2, r3, #5
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	4413      	add	r3, r2
 800c2a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	69ba      	ldr	r2, [r7, #24]
 800c2a8:	0151      	lsls	r1, r2, #5
 800c2aa:	69fa      	ldr	r2, [r7, #28]
 800c2ac:	440a      	add	r2, r1
 800c2ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2b6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	68d9      	ldr	r1, [r3, #12]
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	781a      	ldrb	r2, [r3, #0]
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	691b      	ldr	r3, [r3, #16]
 800c2c4:	b298      	uxth	r0, r3
 800c2c6:	79fb      	ldrb	r3, [r7, #7]
 800c2c8:	9300      	str	r3, [sp, #0]
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	68f8      	ldr	r0, [r7, #12]
 800c2ce:	f000 f9b9 	bl	800c644 <USB_WritePacket>
 800c2d2:	e102      	b.n	800c4da <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c2d4:	69bb      	ldr	r3, [r7, #24]
 800c2d6:	015a      	lsls	r2, r3, #5
 800c2d8:	69fb      	ldr	r3, [r7, #28]
 800c2da:	4413      	add	r3, r2
 800c2dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2e0:	691a      	ldr	r2, [r3, #16]
 800c2e2:	69bb      	ldr	r3, [r7, #24]
 800c2e4:	0159      	lsls	r1, r3, #5
 800c2e6:	69fb      	ldr	r3, [r7, #28]
 800c2e8:	440b      	add	r3, r1
 800c2ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2ee:	4619      	mov	r1, r3
 800c2f0:	4b7c      	ldr	r3, [pc, #496]	@ (800c4e4 <USB_EPStartXfer+0x534>)
 800c2f2:	4013      	ands	r3, r2
 800c2f4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c2f6:	69bb      	ldr	r3, [r7, #24]
 800c2f8:	015a      	lsls	r2, r3, #5
 800c2fa:	69fb      	ldr	r3, [r7, #28]
 800c2fc:	4413      	add	r3, r2
 800c2fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c302:	691a      	ldr	r2, [r3, #16]
 800c304:	69bb      	ldr	r3, [r7, #24]
 800c306:	0159      	lsls	r1, r3, #5
 800c308:	69fb      	ldr	r3, [r7, #28]
 800c30a:	440b      	add	r3, r1
 800c30c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c310:	4619      	mov	r1, r3
 800c312:	4b75      	ldr	r3, [pc, #468]	@ (800c4e8 <USB_EPStartXfer+0x538>)
 800c314:	4013      	ands	r3, r2
 800c316:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800c318:	69bb      	ldr	r3, [r7, #24]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d12f      	bne.n	800c37e <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	691b      	ldr	r3, [r3, #16]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d003      	beq.n	800c32e <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	689a      	ldr	r2, [r3, #8]
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	689a      	ldr	r2, [r3, #8]
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c336:	69bb      	ldr	r3, [r7, #24]
 800c338:	015a      	lsls	r2, r3, #5
 800c33a:	69fb      	ldr	r3, [r7, #28]
 800c33c:	4413      	add	r3, r2
 800c33e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c342:	691a      	ldr	r2, [r3, #16]
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	6a1b      	ldr	r3, [r3, #32]
 800c348:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c34c:	69b9      	ldr	r1, [r7, #24]
 800c34e:	0148      	lsls	r0, r1, #5
 800c350:	69f9      	ldr	r1, [r7, #28]
 800c352:	4401      	add	r1, r0
 800c354:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c358:	4313      	orrs	r3, r2
 800c35a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c35c:	69bb      	ldr	r3, [r7, #24]
 800c35e:	015a      	lsls	r2, r3, #5
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	4413      	add	r3, r2
 800c364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c368:	691b      	ldr	r3, [r3, #16]
 800c36a:	69ba      	ldr	r2, [r7, #24]
 800c36c:	0151      	lsls	r1, r2, #5
 800c36e:	69fa      	ldr	r2, [r7, #28]
 800c370:	440a      	add	r2, r1
 800c372:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c376:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c37a:	6113      	str	r3, [r2, #16]
 800c37c:	e05f      	b.n	800c43e <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	691b      	ldr	r3, [r3, #16]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d123      	bne.n	800c3ce <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c386:	69bb      	ldr	r3, [r7, #24]
 800c388:	015a      	lsls	r2, r3, #5
 800c38a:	69fb      	ldr	r3, [r7, #28]
 800c38c:	4413      	add	r3, r2
 800c38e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c392:	691a      	ldr	r2, [r3, #16]
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	689b      	ldr	r3, [r3, #8]
 800c398:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c39c:	69b9      	ldr	r1, [r7, #24]
 800c39e:	0148      	lsls	r0, r1, #5
 800c3a0:	69f9      	ldr	r1, [r7, #28]
 800c3a2:	4401      	add	r1, r0
 800c3a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c3ac:	69bb      	ldr	r3, [r7, #24]
 800c3ae:	015a      	lsls	r2, r3, #5
 800c3b0:	69fb      	ldr	r3, [r7, #28]
 800c3b2:	4413      	add	r3, r2
 800c3b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3b8:	691b      	ldr	r3, [r3, #16]
 800c3ba:	69ba      	ldr	r2, [r7, #24]
 800c3bc:	0151      	lsls	r1, r2, #5
 800c3be:	69fa      	ldr	r2, [r7, #28]
 800c3c0:	440a      	add	r2, r1
 800c3c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c3ca:	6113      	str	r3, [r2, #16]
 800c3cc:	e037      	b.n	800c43e <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	691a      	ldr	r2, [r3, #16]
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	689b      	ldr	r3, [r3, #8]
 800c3d6:	4413      	add	r3, r2
 800c3d8:	1e5a      	subs	r2, r3, #1
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	689b      	ldr	r3, [r3, #8]
 800c3de:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3e2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	689b      	ldr	r3, [r3, #8]
 800c3e8:	8afa      	ldrh	r2, [r7, #22]
 800c3ea:	fb03 f202 	mul.w	r2, r3, r2
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c3f2:	69bb      	ldr	r3, [r7, #24]
 800c3f4:	015a      	lsls	r2, r3, #5
 800c3f6:	69fb      	ldr	r3, [r7, #28]
 800c3f8:	4413      	add	r3, r2
 800c3fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3fe:	691a      	ldr	r2, [r3, #16]
 800c400:	8afb      	ldrh	r3, [r7, #22]
 800c402:	04d9      	lsls	r1, r3, #19
 800c404:	4b39      	ldr	r3, [pc, #228]	@ (800c4ec <USB_EPStartXfer+0x53c>)
 800c406:	400b      	ands	r3, r1
 800c408:	69b9      	ldr	r1, [r7, #24]
 800c40a:	0148      	lsls	r0, r1, #5
 800c40c:	69f9      	ldr	r1, [r7, #28]
 800c40e:	4401      	add	r1, r0
 800c410:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c414:	4313      	orrs	r3, r2
 800c416:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c418:	69bb      	ldr	r3, [r7, #24]
 800c41a:	015a      	lsls	r2, r3, #5
 800c41c:	69fb      	ldr	r3, [r7, #28]
 800c41e:	4413      	add	r3, r2
 800c420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c424:	691a      	ldr	r2, [r3, #16]
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	6a1b      	ldr	r3, [r3, #32]
 800c42a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c42e:	69b9      	ldr	r1, [r7, #24]
 800c430:	0148      	lsls	r0, r1, #5
 800c432:	69f9      	ldr	r1, [r7, #28]
 800c434:	4401      	add	r1, r0
 800c436:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c43a:	4313      	orrs	r3, r2
 800c43c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c43e:	79fb      	ldrb	r3, [r7, #7]
 800c440:	2b01      	cmp	r3, #1
 800c442:	d10d      	bne.n	800c460 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	68db      	ldr	r3, [r3, #12]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d009      	beq.n	800c460 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	68d9      	ldr	r1, [r3, #12]
 800c450:	69bb      	ldr	r3, [r7, #24]
 800c452:	015a      	lsls	r2, r3, #5
 800c454:	69fb      	ldr	r3, [r7, #28]
 800c456:	4413      	add	r3, r2
 800c458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c45c:	460a      	mov	r2, r1
 800c45e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	791b      	ldrb	r3, [r3, #4]
 800c464:	2b01      	cmp	r3, #1
 800c466:	d128      	bne.n	800c4ba <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c468:	69fb      	ldr	r3, [r7, #28]
 800c46a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c46e:	689b      	ldr	r3, [r3, #8]
 800c470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c474:	2b00      	cmp	r3, #0
 800c476:	d110      	bne.n	800c49a <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c478:	69bb      	ldr	r3, [r7, #24]
 800c47a:	015a      	lsls	r2, r3, #5
 800c47c:	69fb      	ldr	r3, [r7, #28]
 800c47e:	4413      	add	r3, r2
 800c480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	69ba      	ldr	r2, [r7, #24]
 800c488:	0151      	lsls	r1, r2, #5
 800c48a:	69fa      	ldr	r2, [r7, #28]
 800c48c:	440a      	add	r2, r1
 800c48e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c492:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c496:	6013      	str	r3, [r2, #0]
 800c498:	e00f      	b.n	800c4ba <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c49a:	69bb      	ldr	r3, [r7, #24]
 800c49c:	015a      	lsls	r2, r3, #5
 800c49e:	69fb      	ldr	r3, [r7, #28]
 800c4a0:	4413      	add	r3, r2
 800c4a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	69ba      	ldr	r2, [r7, #24]
 800c4aa:	0151      	lsls	r1, r2, #5
 800c4ac:	69fa      	ldr	r2, [r7, #28]
 800c4ae:	440a      	add	r2, r1
 800c4b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c4b8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c4ba:	69bb      	ldr	r3, [r7, #24]
 800c4bc:	015a      	lsls	r2, r3, #5
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	4413      	add	r3, r2
 800c4c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	69ba      	ldr	r2, [r7, #24]
 800c4ca:	0151      	lsls	r1, r2, #5
 800c4cc:	69fa      	ldr	r2, [r7, #28]
 800c4ce:	440a      	add	r2, r1
 800c4d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4d4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c4d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c4da:	2300      	movs	r3, #0
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3720      	adds	r7, #32
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}
 800c4e4:	fff80000 	.word	0xfff80000
 800c4e8:	e007ffff 	.word	0xe007ffff
 800c4ec:	1ff80000 	.word	0x1ff80000

0800c4f0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b087      	sub	sp, #28
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c4fe:	2300      	movs	r3, #0
 800c500:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	785b      	ldrb	r3, [r3, #1]
 800c50a:	2b01      	cmp	r3, #1
 800c50c:	d14a      	bne.n	800c5a4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	015a      	lsls	r2, r3, #5
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	4413      	add	r3, r2
 800c518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c522:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c526:	f040 8086 	bne.w	800c636 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	015a      	lsls	r2, r3, #5
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	4413      	add	r3, r2
 800c534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	683a      	ldr	r2, [r7, #0]
 800c53c:	7812      	ldrb	r2, [r2, #0]
 800c53e:	0151      	lsls	r1, r2, #5
 800c540:	693a      	ldr	r2, [r7, #16]
 800c542:	440a      	add	r2, r1
 800c544:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c548:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c54c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	015a      	lsls	r2, r3, #5
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	4413      	add	r3, r2
 800c558:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	683a      	ldr	r2, [r7, #0]
 800c560:	7812      	ldrb	r2, [r2, #0]
 800c562:	0151      	lsls	r1, r2, #5
 800c564:	693a      	ldr	r2, [r7, #16]
 800c566:	440a      	add	r2, r1
 800c568:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c56c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c570:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	3301      	adds	r3, #1
 800c576:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c57e:	4293      	cmp	r3, r2
 800c580:	d902      	bls.n	800c588 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c582:	2301      	movs	r3, #1
 800c584:	75fb      	strb	r3, [r7, #23]
          break;
 800c586:	e056      	b.n	800c636 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	015a      	lsls	r2, r3, #5
 800c58e:	693b      	ldr	r3, [r7, #16]
 800c590:	4413      	add	r3, r2
 800c592:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c59c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c5a0:	d0e7      	beq.n	800c572 <USB_EPStopXfer+0x82>
 800c5a2:	e048      	b.n	800c636 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	781b      	ldrb	r3, [r3, #0]
 800c5a8:	015a      	lsls	r2, r3, #5
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	4413      	add	r3, r2
 800c5ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c5b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c5bc:	d13b      	bne.n	800c636 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	015a      	lsls	r2, r3, #5
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	4413      	add	r3, r2
 800c5c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	683a      	ldr	r2, [r7, #0]
 800c5d0:	7812      	ldrb	r2, [r2, #0]
 800c5d2:	0151      	lsls	r1, r2, #5
 800c5d4:	693a      	ldr	r2, [r7, #16]
 800c5d6:	440a      	add	r2, r1
 800c5d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c5dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c5e0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	781b      	ldrb	r3, [r3, #0]
 800c5e6:	015a      	lsls	r2, r3, #5
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	4413      	add	r3, r2
 800c5ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	683a      	ldr	r2, [r7, #0]
 800c5f4:	7812      	ldrb	r2, [r2, #0]
 800c5f6:	0151      	lsls	r1, r2, #5
 800c5f8:	693a      	ldr	r2, [r7, #16]
 800c5fa:	440a      	add	r2, r1
 800c5fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c600:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c604:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	3301      	adds	r3, #1
 800c60a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c612:	4293      	cmp	r3, r2
 800c614:	d902      	bls.n	800c61c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c616:	2301      	movs	r3, #1
 800c618:	75fb      	strb	r3, [r7, #23]
          break;
 800c61a:	e00c      	b.n	800c636 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	781b      	ldrb	r3, [r3, #0]
 800c620:	015a      	lsls	r2, r3, #5
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	4413      	add	r3, r2
 800c626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c630:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c634:	d0e7      	beq.n	800c606 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c636:	7dfb      	ldrb	r3, [r7, #23]
}
 800c638:	4618      	mov	r0, r3
 800c63a:	371c      	adds	r7, #28
 800c63c:	46bd      	mov	sp, r7
 800c63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c642:	4770      	bx	lr

0800c644 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c644:	b480      	push	{r7}
 800c646:	b089      	sub	sp, #36	@ 0x24
 800c648:	af00      	add	r7, sp, #0
 800c64a:	60f8      	str	r0, [r7, #12]
 800c64c:	60b9      	str	r1, [r7, #8]
 800c64e:	4611      	mov	r1, r2
 800c650:	461a      	mov	r2, r3
 800c652:	460b      	mov	r3, r1
 800c654:	71fb      	strb	r3, [r7, #7]
 800c656:	4613      	mov	r3, r2
 800c658:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c662:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c666:	2b00      	cmp	r3, #0
 800c668:	d123      	bne.n	800c6b2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c66a:	88bb      	ldrh	r3, [r7, #4]
 800c66c:	3303      	adds	r3, #3
 800c66e:	089b      	lsrs	r3, r3, #2
 800c670:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c672:	2300      	movs	r3, #0
 800c674:	61bb      	str	r3, [r7, #24]
 800c676:	e018      	b.n	800c6aa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c678:	79fb      	ldrb	r3, [r7, #7]
 800c67a:	031a      	lsls	r2, r3, #12
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	4413      	add	r3, r2
 800c680:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c684:	461a      	mov	r2, r3
 800c686:	69fb      	ldr	r3, [r7, #28]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c68c:	69fb      	ldr	r3, [r7, #28]
 800c68e:	3301      	adds	r3, #1
 800c690:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c692:	69fb      	ldr	r3, [r7, #28]
 800c694:	3301      	adds	r3, #1
 800c696:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	3301      	adds	r3, #1
 800c69c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c69e:	69fb      	ldr	r3, [r7, #28]
 800c6a0:	3301      	adds	r3, #1
 800c6a2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c6a4:	69bb      	ldr	r3, [r7, #24]
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	61bb      	str	r3, [r7, #24]
 800c6aa:	69ba      	ldr	r2, [r7, #24]
 800c6ac:	693b      	ldr	r3, [r7, #16]
 800c6ae:	429a      	cmp	r2, r3
 800c6b0:	d3e2      	bcc.n	800c678 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c6b2:	2300      	movs	r3, #0
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	3724      	adds	r7, #36	@ 0x24
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6be:	4770      	bx	lr

0800c6c0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c6c0:	b480      	push	{r7}
 800c6c2:	b08b      	sub	sp, #44	@ 0x2c
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	60f8      	str	r0, [r7, #12]
 800c6c8:	60b9      	str	r1, [r7, #8]
 800c6ca:	4613      	mov	r3, r2
 800c6cc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c6d6:	88fb      	ldrh	r3, [r7, #6]
 800c6d8:	089b      	lsrs	r3, r3, #2
 800c6da:	b29b      	uxth	r3, r3
 800c6dc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c6de:	88fb      	ldrh	r3, [r7, #6]
 800c6e0:	f003 0303 	and.w	r3, r3, #3
 800c6e4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	623b      	str	r3, [r7, #32]
 800c6ea:	e014      	b.n	800c716 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c6ec:	69bb      	ldr	r3, [r7, #24]
 800c6ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c6f2:	681a      	ldr	r2, [r3, #0]
 800c6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f6:	601a      	str	r2, [r3, #0]
    pDest++;
 800c6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c700:	3301      	adds	r3, #1
 800c702:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c706:	3301      	adds	r3, #1
 800c708:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c70c:	3301      	adds	r3, #1
 800c70e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c710:	6a3b      	ldr	r3, [r7, #32]
 800c712:	3301      	adds	r3, #1
 800c714:	623b      	str	r3, [r7, #32]
 800c716:	6a3a      	ldr	r2, [r7, #32]
 800c718:	697b      	ldr	r3, [r7, #20]
 800c71a:	429a      	cmp	r2, r3
 800c71c:	d3e6      	bcc.n	800c6ec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c71e:	8bfb      	ldrh	r3, [r7, #30]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d01e      	beq.n	800c762 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c724:	2300      	movs	r3, #0
 800c726:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c728:	69bb      	ldr	r3, [r7, #24]
 800c72a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c72e:	461a      	mov	r2, r3
 800c730:	f107 0310 	add.w	r3, r7, #16
 800c734:	6812      	ldr	r2, [r2, #0]
 800c736:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c738:	693a      	ldr	r2, [r7, #16]
 800c73a:	6a3b      	ldr	r3, [r7, #32]
 800c73c:	b2db      	uxtb	r3, r3
 800c73e:	00db      	lsls	r3, r3, #3
 800c740:	fa22 f303 	lsr.w	r3, r2, r3
 800c744:	b2da      	uxtb	r2, r3
 800c746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c748:	701a      	strb	r2, [r3, #0]
      i++;
 800c74a:	6a3b      	ldr	r3, [r7, #32]
 800c74c:	3301      	adds	r3, #1
 800c74e:	623b      	str	r3, [r7, #32]
      pDest++;
 800c750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c752:	3301      	adds	r3, #1
 800c754:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c756:	8bfb      	ldrh	r3, [r7, #30]
 800c758:	3b01      	subs	r3, #1
 800c75a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c75c:	8bfb      	ldrh	r3, [r7, #30]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d1ea      	bne.n	800c738 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c764:	4618      	mov	r0, r3
 800c766:	372c      	adds	r7, #44	@ 0x2c
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c770:	b480      	push	{r7}
 800c772:	b085      	sub	sp, #20
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	781b      	ldrb	r3, [r3, #0]
 800c782:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c784:	683b      	ldr	r3, [r7, #0]
 800c786:	785b      	ldrb	r3, [r3, #1]
 800c788:	2b01      	cmp	r3, #1
 800c78a:	d12c      	bne.n	800c7e6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	015a      	lsls	r2, r3, #5
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	4413      	add	r3, r2
 800c794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	db12      	blt.n	800c7c4 <USB_EPSetStall+0x54>
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d00f      	beq.n	800c7c4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	015a      	lsls	r2, r3, #5
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	4413      	add	r3, r2
 800c7ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	68ba      	ldr	r2, [r7, #8]
 800c7b4:	0151      	lsls	r1, r2, #5
 800c7b6:	68fa      	ldr	r2, [r7, #12]
 800c7b8:	440a      	add	r2, r1
 800c7ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c7be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c7c2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	015a      	lsls	r2, r3, #5
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	4413      	add	r3, r2
 800c7cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	68ba      	ldr	r2, [r7, #8]
 800c7d4:	0151      	lsls	r1, r2, #5
 800c7d6:	68fa      	ldr	r2, [r7, #12]
 800c7d8:	440a      	add	r2, r1
 800c7da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c7de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c7e2:	6013      	str	r3, [r2, #0]
 800c7e4:	e02b      	b.n	800c83e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c7e6:	68bb      	ldr	r3, [r7, #8]
 800c7e8:	015a      	lsls	r2, r3, #5
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	4413      	add	r3, r2
 800c7ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	db12      	blt.n	800c81e <USB_EPSetStall+0xae>
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d00f      	beq.n	800c81e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c7fe:	68bb      	ldr	r3, [r7, #8]
 800c800:	015a      	lsls	r2, r3, #5
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	4413      	add	r3, r2
 800c806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	68ba      	ldr	r2, [r7, #8]
 800c80e:	0151      	lsls	r1, r2, #5
 800c810:	68fa      	ldr	r2, [r7, #12]
 800c812:	440a      	add	r2, r1
 800c814:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c818:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c81c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c81e:	68bb      	ldr	r3, [r7, #8]
 800c820:	015a      	lsls	r2, r3, #5
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	4413      	add	r3, r2
 800c826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	68ba      	ldr	r2, [r7, #8]
 800c82e:	0151      	lsls	r1, r2, #5
 800c830:	68fa      	ldr	r2, [r7, #12]
 800c832:	440a      	add	r2, r1
 800c834:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c838:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c83c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c83e:	2300      	movs	r3, #0
}
 800c840:	4618      	mov	r0, r3
 800c842:	3714      	adds	r7, #20
 800c844:	46bd      	mov	sp, r7
 800c846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84a:	4770      	bx	lr

0800c84c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b085      	sub	sp, #20
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	785b      	ldrb	r3, [r3, #1]
 800c864:	2b01      	cmp	r3, #1
 800c866:	d128      	bne.n	800c8ba <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	015a      	lsls	r2, r3, #5
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	4413      	add	r3, r2
 800c870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	68ba      	ldr	r2, [r7, #8]
 800c878:	0151      	lsls	r1, r2, #5
 800c87a:	68fa      	ldr	r2, [r7, #12]
 800c87c:	440a      	add	r2, r1
 800c87e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c882:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c886:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	791b      	ldrb	r3, [r3, #4]
 800c88c:	2b03      	cmp	r3, #3
 800c88e:	d003      	beq.n	800c898 <USB_EPClearStall+0x4c>
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	791b      	ldrb	r3, [r3, #4]
 800c894:	2b02      	cmp	r3, #2
 800c896:	d138      	bne.n	800c90a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	015a      	lsls	r2, r3, #5
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	4413      	add	r3, r2
 800c8a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	68ba      	ldr	r2, [r7, #8]
 800c8a8:	0151      	lsls	r1, r2, #5
 800c8aa:	68fa      	ldr	r2, [r7, #12]
 800c8ac:	440a      	add	r2, r1
 800c8ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c8b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c8b6:	6013      	str	r3, [r2, #0]
 800c8b8:	e027      	b.n	800c90a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	015a      	lsls	r2, r3, #5
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	68ba      	ldr	r2, [r7, #8]
 800c8ca:	0151      	lsls	r1, r2, #5
 800c8cc:	68fa      	ldr	r2, [r7, #12]
 800c8ce:	440a      	add	r2, r1
 800c8d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8d4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c8d8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	791b      	ldrb	r3, [r3, #4]
 800c8de:	2b03      	cmp	r3, #3
 800c8e0:	d003      	beq.n	800c8ea <USB_EPClearStall+0x9e>
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	791b      	ldrb	r3, [r3, #4]
 800c8e6:	2b02      	cmp	r3, #2
 800c8e8:	d10f      	bne.n	800c90a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	015a      	lsls	r2, r3, #5
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	4413      	add	r3, r2
 800c8f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	68ba      	ldr	r2, [r7, #8]
 800c8fa:	0151      	lsls	r1, r2, #5
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	440a      	add	r2, r1
 800c900:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c908:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c90a:	2300      	movs	r3, #0
}
 800c90c:	4618      	mov	r0, r3
 800c90e:	3714      	adds	r7, #20
 800c910:	46bd      	mov	sp, r7
 800c912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c916:	4770      	bx	lr

0800c918 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c918:	b480      	push	{r7}
 800c91a:	b085      	sub	sp, #20
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
 800c920:	460b      	mov	r3, r1
 800c922:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c936:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c93a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c942:	681a      	ldr	r2, [r3, #0]
 800c944:	78fb      	ldrb	r3, [r7, #3]
 800c946:	011b      	lsls	r3, r3, #4
 800c948:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c94c:	68f9      	ldr	r1, [r7, #12]
 800c94e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c952:	4313      	orrs	r3, r2
 800c954:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c956:	2300      	movs	r3, #0
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3714      	adds	r7, #20
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr

0800c964 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c964:	b480      	push	{r7}
 800c966:	b085      	sub	sp, #20
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	68fa      	ldr	r2, [r7, #12]
 800c97a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c97e:	f023 0303 	bic.w	r3, r3, #3
 800c982:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c98a:	685b      	ldr	r3, [r3, #4]
 800c98c:	68fa      	ldr	r2, [r7, #12]
 800c98e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c992:	f023 0302 	bic.w	r3, r3, #2
 800c996:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c998:	2300      	movs	r3, #0
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3714      	adds	r7, #20
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a4:	4770      	bx	lr

0800c9a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c9a6:	b480      	push	{r7}
 800c9a8:	b085      	sub	sp, #20
 800c9aa:	af00      	add	r7, sp, #0
 800c9ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	68fa      	ldr	r2, [r7, #12]
 800c9bc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c9c0:	f023 0303 	bic.w	r3, r3, #3
 800c9c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9cc:	685b      	ldr	r3, [r3, #4]
 800c9ce:	68fa      	ldr	r2, [r7, #12]
 800c9d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9d4:	f043 0302 	orr.w	r3, r3, #2
 800c9d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c9da:	2300      	movs	r3, #0
}
 800c9dc:	4618      	mov	r0, r3
 800c9de:	3714      	adds	r7, #20
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e6:	4770      	bx	lr

0800c9e8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c9e8:	b480      	push	{r7}
 800c9ea:	b085      	sub	sp, #20
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	695b      	ldr	r3, [r3, #20]
 800c9f4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	699b      	ldr	r3, [r3, #24]
 800c9fa:	68fa      	ldr	r2, [r7, #12]
 800c9fc:	4013      	ands	r3, r2
 800c9fe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ca00:	68fb      	ldr	r3, [r7, #12]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3714      	adds	r7, #20
 800ca06:	46bd      	mov	sp, r7
 800ca08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0c:	4770      	bx	lr

0800ca0e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ca0e:	b480      	push	{r7}
 800ca10:	b085      	sub	sp, #20
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca20:	699b      	ldr	r3, [r3, #24]
 800ca22:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca2a:	69db      	ldr	r3, [r3, #28]
 800ca2c:	68ba      	ldr	r2, [r7, #8]
 800ca2e:	4013      	ands	r3, r2
 800ca30:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	0c1b      	lsrs	r3, r3, #16
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	3714      	adds	r7, #20
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca40:	4770      	bx	lr

0800ca42 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ca42:	b480      	push	{r7}
 800ca44:	b085      	sub	sp, #20
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca54:	699b      	ldr	r3, [r3, #24]
 800ca56:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca5e:	69db      	ldr	r3, [r3, #28]
 800ca60:	68ba      	ldr	r2, [r7, #8]
 800ca62:	4013      	ands	r3, r2
 800ca64:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	b29b      	uxth	r3, r3
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3714      	adds	r7, #20
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca74:	4770      	bx	lr

0800ca76 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ca76:	b480      	push	{r7}
 800ca78:	b085      	sub	sp, #20
 800ca7a:	af00      	add	r7, sp, #0
 800ca7c:	6078      	str	r0, [r7, #4]
 800ca7e:	460b      	mov	r3, r1
 800ca80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ca86:	78fb      	ldrb	r3, [r7, #3]
 800ca88:	015a      	lsls	r2, r3, #5
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	4413      	add	r3, r2
 800ca8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca92:	689b      	ldr	r3, [r3, #8]
 800ca94:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca9c:	695b      	ldr	r3, [r3, #20]
 800ca9e:	68ba      	ldr	r2, [r7, #8]
 800caa0:	4013      	ands	r3, r2
 800caa2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800caa4:	68bb      	ldr	r3, [r7, #8]
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3714      	adds	r7, #20
 800caaa:	46bd      	mov	sp, r7
 800caac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab0:	4770      	bx	lr

0800cab2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cab2:	b480      	push	{r7}
 800cab4:	b087      	sub	sp, #28
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	6078      	str	r0, [r7, #4]
 800caba:	460b      	mov	r3, r1
 800cabc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cac8:	691b      	ldr	r3, [r3, #16]
 800caca:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cad4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800cad6:	78fb      	ldrb	r3, [r7, #3]
 800cad8:	f003 030f 	and.w	r3, r3, #15
 800cadc:	68fa      	ldr	r2, [r7, #12]
 800cade:	fa22 f303 	lsr.w	r3, r2, r3
 800cae2:	01db      	lsls	r3, r3, #7
 800cae4:	b2db      	uxtb	r3, r3
 800cae6:	693a      	ldr	r2, [r7, #16]
 800cae8:	4313      	orrs	r3, r2
 800caea:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800caec:	78fb      	ldrb	r3, [r7, #3]
 800caee:	015a      	lsls	r2, r3, #5
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	4413      	add	r3, r2
 800caf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	693a      	ldr	r2, [r7, #16]
 800cafc:	4013      	ands	r3, r2
 800cafe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cb00:	68bb      	ldr	r3, [r7, #8]
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	371c      	adds	r7, #28
 800cb06:	46bd      	mov	sp, r7
 800cb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0c:	4770      	bx	lr

0800cb0e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cb0e:	b480      	push	{r7}
 800cb10:	b083      	sub	sp, #12
 800cb12:	af00      	add	r7, sp, #0
 800cb14:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	695b      	ldr	r3, [r3, #20]
 800cb1a:	f003 0301 	and.w	r3, r3, #1
}
 800cb1e:	4618      	mov	r0, r3
 800cb20:	370c      	adds	r7, #12
 800cb22:	46bd      	mov	sp, r7
 800cb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb28:	4770      	bx	lr
	...

0800cb2c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800cb2c:	b480      	push	{r7}
 800cb2e:	b085      	sub	sp, #20
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb46:	4619      	mov	r1, r3
 800cb48:	4b09      	ldr	r3, [pc, #36]	@ (800cb70 <USB_ActivateSetup+0x44>)
 800cb4a:	4013      	ands	r3, r2
 800cb4c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb54:	685b      	ldr	r3, [r3, #4]
 800cb56:	68fa      	ldr	r2, [r7, #12]
 800cb58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cb60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cb62:	2300      	movs	r3, #0
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3714      	adds	r7, #20
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6e:	4770      	bx	lr
 800cb70:	fffff800 	.word	0xfffff800

0800cb74 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b087      	sub	sp, #28
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	60f8      	str	r0, [r7, #12]
 800cb7c:	460b      	mov	r3, r1
 800cb7e:	607a      	str	r2, [r7, #4]
 800cb80:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	333c      	adds	r3, #60	@ 0x3c
 800cb8a:	3304      	adds	r3, #4
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	4a26      	ldr	r2, [pc, #152]	@ (800cc2c <USB_EP0_OutStart+0xb8>)
 800cb94:	4293      	cmp	r3, r2
 800cb96:	d90a      	bls.n	800cbae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cba4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cba8:	d101      	bne.n	800cbae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	e037      	b.n	800cc1e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800cbae:	697b      	ldr	r3, [r7, #20]
 800cbb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbb4:	461a      	mov	r2, r3
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cbba:	697b      	ldr	r3, [r7, #20]
 800cbbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbc0:	691b      	ldr	r3, [r3, #16]
 800cbc2:	697a      	ldr	r2, [r7, #20]
 800cbc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cbc8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cbcc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbd4:	691b      	ldr	r3, [r3, #16]
 800cbd6:	697a      	ldr	r2, [r7, #20]
 800cbd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cbdc:	f043 0318 	orr.w	r3, r3, #24
 800cbe0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbe8:	691b      	ldr	r3, [r3, #16]
 800cbea:	697a      	ldr	r2, [r7, #20]
 800cbec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cbf0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800cbf4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800cbf6:	7afb      	ldrb	r3, [r7, #11]
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d10f      	bne.n	800cc1c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc02:	461a      	mov	r2, r3
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	697a      	ldr	r2, [r7, #20]
 800cc12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc16:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800cc1a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cc1c:	2300      	movs	r3, #0
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	371c      	adds	r7, #28
 800cc22:	46bd      	mov	sp, r7
 800cc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc28:	4770      	bx	lr
 800cc2a:	bf00      	nop
 800cc2c:	4f54300a 	.word	0x4f54300a

0800cc30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cc30:	b480      	push	{r7}
 800cc32:	b085      	sub	sp, #20
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	3301      	adds	r3, #1
 800cc40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cc48:	d901      	bls.n	800cc4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cc4a:	2303      	movs	r3, #3
 800cc4c:	e01b      	b.n	800cc86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	691b      	ldr	r3, [r3, #16]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	daf2      	bge.n	800cc3c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cc56:	2300      	movs	r3, #0
 800cc58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	691b      	ldr	r3, [r3, #16]
 800cc5e:	f043 0201 	orr.w	r2, r3, #1
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	3301      	adds	r3, #1
 800cc6a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cc72:	d901      	bls.n	800cc78 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cc74:	2303      	movs	r3, #3
 800cc76:	e006      	b.n	800cc86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	691b      	ldr	r3, [r3, #16]
 800cc7c:	f003 0301 	and.w	r3, r3, #1
 800cc80:	2b01      	cmp	r3, #1
 800cc82:	d0f0      	beq.n	800cc66 <USB_CoreReset+0x36>

  return HAL_OK;
 800cc84:	2300      	movs	r3, #0
}
 800cc86:	4618      	mov	r0, r3
 800cc88:	3714      	adds	r7, #20
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc90:	4770      	bx	lr
	...

0800cc94 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b084      	sub	sp, #16
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cca0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800cca4:	f002 fcfe 	bl	800f6a4 <USBD_static_malloc>
 800cca8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d109      	bne.n	800ccc4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	32b0      	adds	r2, #176	@ 0xb0
 800ccba:	2100      	movs	r1, #0
 800ccbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ccc0:	2302      	movs	r3, #2
 800ccc2:	e0d4      	b.n	800ce6e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800ccc4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ccc8:	2100      	movs	r1, #0
 800ccca:	68f8      	ldr	r0, [r7, #12]
 800cccc:	f003 fa89 	bl	80101e2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	32b0      	adds	r2, #176	@ 0xb0
 800ccda:	68f9      	ldr	r1, [r7, #12]
 800ccdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	32b0      	adds	r2, #176	@ 0xb0
 800ccea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	7c1b      	ldrb	r3, [r3, #16]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d138      	bne.n	800cd6e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ccfc:	4b5e      	ldr	r3, [pc, #376]	@ (800ce78 <USBD_CDC_Init+0x1e4>)
 800ccfe:	7819      	ldrb	r1, [r3, #0]
 800cd00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cd04:	2202      	movs	r2, #2
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f002 fba9 	bl	800f45e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800cd0c:	4b5a      	ldr	r3, [pc, #360]	@ (800ce78 <USBD_CDC_Init+0x1e4>)
 800cd0e:	781b      	ldrb	r3, [r3, #0]
 800cd10:	f003 020f 	and.w	r2, r3, #15
 800cd14:	6879      	ldr	r1, [r7, #4]
 800cd16:	4613      	mov	r3, r2
 800cd18:	009b      	lsls	r3, r3, #2
 800cd1a:	4413      	add	r3, r2
 800cd1c:	009b      	lsls	r3, r3, #2
 800cd1e:	440b      	add	r3, r1
 800cd20:	3324      	adds	r3, #36	@ 0x24
 800cd22:	2201      	movs	r2, #1
 800cd24:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800cd26:	4b55      	ldr	r3, [pc, #340]	@ (800ce7c <USBD_CDC_Init+0x1e8>)
 800cd28:	7819      	ldrb	r1, [r3, #0]
 800cd2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cd2e:	2202      	movs	r2, #2
 800cd30:	6878      	ldr	r0, [r7, #4]
 800cd32:	f002 fb94 	bl	800f45e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800cd36:	4b51      	ldr	r3, [pc, #324]	@ (800ce7c <USBD_CDC_Init+0x1e8>)
 800cd38:	781b      	ldrb	r3, [r3, #0]
 800cd3a:	f003 020f 	and.w	r2, r3, #15
 800cd3e:	6879      	ldr	r1, [r7, #4]
 800cd40:	4613      	mov	r3, r2
 800cd42:	009b      	lsls	r3, r3, #2
 800cd44:	4413      	add	r3, r2
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	440b      	add	r3, r1
 800cd4a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cd4e:	2201      	movs	r2, #1
 800cd50:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800cd52:	4b4b      	ldr	r3, [pc, #300]	@ (800ce80 <USBD_CDC_Init+0x1ec>)
 800cd54:	781b      	ldrb	r3, [r3, #0]
 800cd56:	f003 020f 	and.w	r2, r3, #15
 800cd5a:	6879      	ldr	r1, [r7, #4]
 800cd5c:	4613      	mov	r3, r2
 800cd5e:	009b      	lsls	r3, r3, #2
 800cd60:	4413      	add	r3, r2
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	440b      	add	r3, r1
 800cd66:	3326      	adds	r3, #38	@ 0x26
 800cd68:	2210      	movs	r2, #16
 800cd6a:	801a      	strh	r2, [r3, #0]
 800cd6c:	e035      	b.n	800cdda <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800cd6e:	4b42      	ldr	r3, [pc, #264]	@ (800ce78 <USBD_CDC_Init+0x1e4>)
 800cd70:	7819      	ldrb	r1, [r3, #0]
 800cd72:	2340      	movs	r3, #64	@ 0x40
 800cd74:	2202      	movs	r2, #2
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f002 fb71 	bl	800f45e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800cd7c:	4b3e      	ldr	r3, [pc, #248]	@ (800ce78 <USBD_CDC_Init+0x1e4>)
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	f003 020f 	and.w	r2, r3, #15
 800cd84:	6879      	ldr	r1, [r7, #4]
 800cd86:	4613      	mov	r3, r2
 800cd88:	009b      	lsls	r3, r3, #2
 800cd8a:	4413      	add	r3, r2
 800cd8c:	009b      	lsls	r3, r3, #2
 800cd8e:	440b      	add	r3, r1
 800cd90:	3324      	adds	r3, #36	@ 0x24
 800cd92:	2201      	movs	r2, #1
 800cd94:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800cd96:	4b39      	ldr	r3, [pc, #228]	@ (800ce7c <USBD_CDC_Init+0x1e8>)
 800cd98:	7819      	ldrb	r1, [r3, #0]
 800cd9a:	2340      	movs	r3, #64	@ 0x40
 800cd9c:	2202      	movs	r2, #2
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f002 fb5d 	bl	800f45e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800cda4:	4b35      	ldr	r3, [pc, #212]	@ (800ce7c <USBD_CDC_Init+0x1e8>)
 800cda6:	781b      	ldrb	r3, [r3, #0]
 800cda8:	f003 020f 	and.w	r2, r3, #15
 800cdac:	6879      	ldr	r1, [r7, #4]
 800cdae:	4613      	mov	r3, r2
 800cdb0:	009b      	lsls	r3, r3, #2
 800cdb2:	4413      	add	r3, r2
 800cdb4:	009b      	lsls	r3, r3, #2
 800cdb6:	440b      	add	r3, r1
 800cdb8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cdc0:	4b2f      	ldr	r3, [pc, #188]	@ (800ce80 <USBD_CDC_Init+0x1ec>)
 800cdc2:	781b      	ldrb	r3, [r3, #0]
 800cdc4:	f003 020f 	and.w	r2, r3, #15
 800cdc8:	6879      	ldr	r1, [r7, #4]
 800cdca:	4613      	mov	r3, r2
 800cdcc:	009b      	lsls	r3, r3, #2
 800cdce:	4413      	add	r3, r2
 800cdd0:	009b      	lsls	r3, r3, #2
 800cdd2:	440b      	add	r3, r1
 800cdd4:	3326      	adds	r3, #38	@ 0x26
 800cdd6:	2210      	movs	r2, #16
 800cdd8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cdda:	4b29      	ldr	r3, [pc, #164]	@ (800ce80 <USBD_CDC_Init+0x1ec>)
 800cddc:	7819      	ldrb	r1, [r3, #0]
 800cdde:	2308      	movs	r3, #8
 800cde0:	2203      	movs	r2, #3
 800cde2:	6878      	ldr	r0, [r7, #4]
 800cde4:	f002 fb3b 	bl	800f45e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800cde8:	4b25      	ldr	r3, [pc, #148]	@ (800ce80 <USBD_CDC_Init+0x1ec>)
 800cdea:	781b      	ldrb	r3, [r3, #0]
 800cdec:	f003 020f 	and.w	r2, r3, #15
 800cdf0:	6879      	ldr	r1, [r7, #4]
 800cdf2:	4613      	mov	r3, r2
 800cdf4:	009b      	lsls	r3, r3, #2
 800cdf6:	4413      	add	r3, r2
 800cdf8:	009b      	lsls	r3, r3, #2
 800cdfa:	440b      	add	r3, r1
 800cdfc:	3324      	adds	r3, #36	@ 0x24
 800cdfe:	2201      	movs	r2, #1
 800ce00:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	2200      	movs	r2, #0
 800ce06:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ce10:	687a      	ldr	r2, [r7, #4]
 800ce12:	33b0      	adds	r3, #176	@ 0xb0
 800ce14:	009b      	lsls	r3, r3, #2
 800ce16:	4413      	add	r3, r2
 800ce18:	685b      	ldr	r3, [r3, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	2200      	movs	r2, #0
 800ce22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	2200      	movs	r2, #0
 800ce2a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d101      	bne.n	800ce3c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800ce38:	2302      	movs	r3, #2
 800ce3a:	e018      	b.n	800ce6e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	7c1b      	ldrb	r3, [r3, #16]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d10a      	bne.n	800ce5a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ce44:	4b0d      	ldr	r3, [pc, #52]	@ (800ce7c <USBD_CDC_Init+0x1e8>)
 800ce46:	7819      	ldrb	r1, [r3, #0]
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ce4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f002 fbf2 	bl	800f63c <USBD_LL_PrepareReceive>
 800ce58:	e008      	b.n	800ce6c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ce5a:	4b08      	ldr	r3, [pc, #32]	@ (800ce7c <USBD_CDC_Init+0x1e8>)
 800ce5c:	7819      	ldrb	r1, [r3, #0]
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ce64:	2340      	movs	r3, #64	@ 0x40
 800ce66:	6878      	ldr	r0, [r7, #4]
 800ce68:	f002 fbe8 	bl	800f63c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ce6c:	2300      	movs	r3, #0
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3710      	adds	r7, #16
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bd80      	pop	{r7, pc}
 800ce76:	bf00      	nop
 800ce78:	240000c7 	.word	0x240000c7
 800ce7c:	240000c8 	.word	0x240000c8
 800ce80:	240000c9 	.word	0x240000c9

0800ce84 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b082      	sub	sp, #8
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
 800ce8c:	460b      	mov	r3, r1
 800ce8e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ce90:	4b3a      	ldr	r3, [pc, #232]	@ (800cf7c <USBD_CDC_DeInit+0xf8>)
 800ce92:	781b      	ldrb	r3, [r3, #0]
 800ce94:	4619      	mov	r1, r3
 800ce96:	6878      	ldr	r0, [r7, #4]
 800ce98:	f002 fb07 	bl	800f4aa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ce9c:	4b37      	ldr	r3, [pc, #220]	@ (800cf7c <USBD_CDC_DeInit+0xf8>)
 800ce9e:	781b      	ldrb	r3, [r3, #0]
 800cea0:	f003 020f 	and.w	r2, r3, #15
 800cea4:	6879      	ldr	r1, [r7, #4]
 800cea6:	4613      	mov	r3, r2
 800cea8:	009b      	lsls	r3, r3, #2
 800ceaa:	4413      	add	r3, r2
 800ceac:	009b      	lsls	r3, r3, #2
 800ceae:	440b      	add	r3, r1
 800ceb0:	3324      	adds	r3, #36	@ 0x24
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ceb6:	4b32      	ldr	r3, [pc, #200]	@ (800cf80 <USBD_CDC_DeInit+0xfc>)
 800ceb8:	781b      	ldrb	r3, [r3, #0]
 800ceba:	4619      	mov	r1, r3
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f002 faf4 	bl	800f4aa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800cec2:	4b2f      	ldr	r3, [pc, #188]	@ (800cf80 <USBD_CDC_DeInit+0xfc>)
 800cec4:	781b      	ldrb	r3, [r3, #0]
 800cec6:	f003 020f 	and.w	r2, r3, #15
 800ceca:	6879      	ldr	r1, [r7, #4]
 800cecc:	4613      	mov	r3, r2
 800cece:	009b      	lsls	r3, r3, #2
 800ced0:	4413      	add	r3, r2
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	440b      	add	r3, r1
 800ced6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ceda:	2200      	movs	r2, #0
 800cedc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800cede:	4b29      	ldr	r3, [pc, #164]	@ (800cf84 <USBD_CDC_DeInit+0x100>)
 800cee0:	781b      	ldrb	r3, [r3, #0]
 800cee2:	4619      	mov	r1, r3
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f002 fae0 	bl	800f4aa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ceea:	4b26      	ldr	r3, [pc, #152]	@ (800cf84 <USBD_CDC_DeInit+0x100>)
 800ceec:	781b      	ldrb	r3, [r3, #0]
 800ceee:	f003 020f 	and.w	r2, r3, #15
 800cef2:	6879      	ldr	r1, [r7, #4]
 800cef4:	4613      	mov	r3, r2
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	4413      	add	r3, r2
 800cefa:	009b      	lsls	r3, r3, #2
 800cefc:	440b      	add	r3, r1
 800cefe:	3324      	adds	r3, #36	@ 0x24
 800cf00:	2200      	movs	r2, #0
 800cf02:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800cf04:	4b1f      	ldr	r3, [pc, #124]	@ (800cf84 <USBD_CDC_DeInit+0x100>)
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	f003 020f 	and.w	r2, r3, #15
 800cf0c:	6879      	ldr	r1, [r7, #4]
 800cf0e:	4613      	mov	r3, r2
 800cf10:	009b      	lsls	r3, r3, #2
 800cf12:	4413      	add	r3, r2
 800cf14:	009b      	lsls	r3, r3, #2
 800cf16:	440b      	add	r3, r1
 800cf18:	3326      	adds	r3, #38	@ 0x26
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	32b0      	adds	r2, #176	@ 0xb0
 800cf28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d01f      	beq.n	800cf70 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cf36:	687a      	ldr	r2, [r7, #4]
 800cf38:	33b0      	adds	r3, #176	@ 0xb0
 800cf3a:	009b      	lsls	r3, r3, #2
 800cf3c:	4413      	add	r3, r2
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	685b      	ldr	r3, [r3, #4]
 800cf42:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	32b0      	adds	r2, #176	@ 0xb0
 800cf4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf52:	4618      	mov	r0, r3
 800cf54:	f002 fbb4 	bl	800f6c0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	32b0      	adds	r2, #176	@ 0xb0
 800cf62:	2100      	movs	r1, #0
 800cf64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3708      	adds	r7, #8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	240000c7 	.word	0x240000c7
 800cf80:	240000c8 	.word	0x240000c8
 800cf84:	240000c9 	.word	0x240000c9

0800cf88 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b086      	sub	sp, #24
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	32b0      	adds	r2, #176	@ 0xb0
 800cf9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfa0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800cfae:	693b      	ldr	r3, [r7, #16]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d101      	bne.n	800cfb8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800cfb4:	2303      	movs	r3, #3
 800cfb6:	e0bf      	b.n	800d138 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	781b      	ldrb	r3, [r3, #0]
 800cfbc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d050      	beq.n	800d066 <USBD_CDC_Setup+0xde>
 800cfc4:	2b20      	cmp	r3, #32
 800cfc6:	f040 80af 	bne.w	800d128 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	88db      	ldrh	r3, [r3, #6]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d03a      	beq.n	800d048 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	781b      	ldrb	r3, [r3, #0]
 800cfd6:	b25b      	sxtb	r3, r3
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	da1b      	bge.n	800d014 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cfe2:	687a      	ldr	r2, [r7, #4]
 800cfe4:	33b0      	adds	r3, #176	@ 0xb0
 800cfe6:	009b      	lsls	r3, r3, #2
 800cfe8:	4413      	add	r3, r2
 800cfea:	685b      	ldr	r3, [r3, #4]
 800cfec:	689b      	ldr	r3, [r3, #8]
 800cfee:	683a      	ldr	r2, [r7, #0]
 800cff0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800cff2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800cff4:	683a      	ldr	r2, [r7, #0]
 800cff6:	88d2      	ldrh	r2, [r2, #6]
 800cff8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	88db      	ldrh	r3, [r3, #6]
 800cffe:	2b07      	cmp	r3, #7
 800d000:	bf28      	it	cs
 800d002:	2307      	movcs	r3, #7
 800d004:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	89fa      	ldrh	r2, [r7, #14]
 800d00a:	4619      	mov	r1, r3
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f001 fdbd 	bl	800eb8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800d012:	e090      	b.n	800d136 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	785a      	ldrb	r2, [r3, #1]
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	88db      	ldrh	r3, [r3, #6]
 800d022:	2b3f      	cmp	r3, #63	@ 0x3f
 800d024:	d803      	bhi.n	800d02e <USBD_CDC_Setup+0xa6>
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	88db      	ldrh	r3, [r3, #6]
 800d02a:	b2da      	uxtb	r2, r3
 800d02c:	e000      	b.n	800d030 <USBD_CDC_Setup+0xa8>
 800d02e:	2240      	movs	r2, #64	@ 0x40
 800d030:	693b      	ldr	r3, [r7, #16]
 800d032:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800d036:	6939      	ldr	r1, [r7, #16]
 800d038:	693b      	ldr	r3, [r7, #16]
 800d03a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800d03e:	461a      	mov	r2, r3
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f001 fdcf 	bl	800ebe4 <USBD_CtlPrepareRx>
      break;
 800d046:	e076      	b.n	800d136 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d04e:	687a      	ldr	r2, [r7, #4]
 800d050:	33b0      	adds	r3, #176	@ 0xb0
 800d052:	009b      	lsls	r3, r3, #2
 800d054:	4413      	add	r3, r2
 800d056:	685b      	ldr	r3, [r3, #4]
 800d058:	689b      	ldr	r3, [r3, #8]
 800d05a:	683a      	ldr	r2, [r7, #0]
 800d05c:	7850      	ldrb	r0, [r2, #1]
 800d05e:	2200      	movs	r2, #0
 800d060:	6839      	ldr	r1, [r7, #0]
 800d062:	4798      	blx	r3
      break;
 800d064:	e067      	b.n	800d136 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	785b      	ldrb	r3, [r3, #1]
 800d06a:	2b0b      	cmp	r3, #11
 800d06c:	d851      	bhi.n	800d112 <USBD_CDC_Setup+0x18a>
 800d06e:	a201      	add	r2, pc, #4	@ (adr r2, 800d074 <USBD_CDC_Setup+0xec>)
 800d070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d074:	0800d0a5 	.word	0x0800d0a5
 800d078:	0800d121 	.word	0x0800d121
 800d07c:	0800d113 	.word	0x0800d113
 800d080:	0800d113 	.word	0x0800d113
 800d084:	0800d113 	.word	0x0800d113
 800d088:	0800d113 	.word	0x0800d113
 800d08c:	0800d113 	.word	0x0800d113
 800d090:	0800d113 	.word	0x0800d113
 800d094:	0800d113 	.word	0x0800d113
 800d098:	0800d113 	.word	0x0800d113
 800d09c:	0800d0cf 	.word	0x0800d0cf
 800d0a0:	0800d0f9 	.word	0x0800d0f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0aa:	b2db      	uxtb	r3, r3
 800d0ac:	2b03      	cmp	r3, #3
 800d0ae:	d107      	bne.n	800d0c0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d0b0:	f107 030a 	add.w	r3, r7, #10
 800d0b4:	2202      	movs	r2, #2
 800d0b6:	4619      	mov	r1, r3
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f001 fd67 	bl	800eb8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d0be:	e032      	b.n	800d126 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d0c0:	6839      	ldr	r1, [r7, #0]
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f001 fce5 	bl	800ea92 <USBD_CtlError>
            ret = USBD_FAIL;
 800d0c8:	2303      	movs	r3, #3
 800d0ca:	75fb      	strb	r3, [r7, #23]
          break;
 800d0cc:	e02b      	b.n	800d126 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0d4:	b2db      	uxtb	r3, r3
 800d0d6:	2b03      	cmp	r3, #3
 800d0d8:	d107      	bne.n	800d0ea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d0da:	f107 030d 	add.w	r3, r7, #13
 800d0de:	2201      	movs	r2, #1
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	6878      	ldr	r0, [r7, #4]
 800d0e4:	f001 fd52 	bl	800eb8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d0e8:	e01d      	b.n	800d126 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d0ea:	6839      	ldr	r1, [r7, #0]
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f001 fcd0 	bl	800ea92 <USBD_CtlError>
            ret = USBD_FAIL;
 800d0f2:	2303      	movs	r3, #3
 800d0f4:	75fb      	strb	r3, [r7, #23]
          break;
 800d0f6:	e016      	b.n	800d126 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0fe:	b2db      	uxtb	r3, r3
 800d100:	2b03      	cmp	r3, #3
 800d102:	d00f      	beq.n	800d124 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800d104:	6839      	ldr	r1, [r7, #0]
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f001 fcc3 	bl	800ea92 <USBD_CtlError>
            ret = USBD_FAIL;
 800d10c:	2303      	movs	r3, #3
 800d10e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d110:	e008      	b.n	800d124 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d112:	6839      	ldr	r1, [r7, #0]
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f001 fcbc 	bl	800ea92 <USBD_CtlError>
          ret = USBD_FAIL;
 800d11a:	2303      	movs	r3, #3
 800d11c:	75fb      	strb	r3, [r7, #23]
          break;
 800d11e:	e002      	b.n	800d126 <USBD_CDC_Setup+0x19e>
          break;
 800d120:	bf00      	nop
 800d122:	e008      	b.n	800d136 <USBD_CDC_Setup+0x1ae>
          break;
 800d124:	bf00      	nop
      }
      break;
 800d126:	e006      	b.n	800d136 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800d128:	6839      	ldr	r1, [r7, #0]
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f001 fcb1 	bl	800ea92 <USBD_CtlError>
      ret = USBD_FAIL;
 800d130:	2303      	movs	r3, #3
 800d132:	75fb      	strb	r3, [r7, #23]
      break;
 800d134:	bf00      	nop
  }

  return (uint8_t)ret;
 800d136:	7dfb      	ldrb	r3, [r7, #23]
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3718      	adds	r7, #24
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b084      	sub	sp, #16
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
 800d148:	460b      	mov	r3, r1
 800d14a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d152:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	32b0      	adds	r2, #176	@ 0xb0
 800d15e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d101      	bne.n	800d16a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800d166:	2303      	movs	r3, #3
 800d168:	e065      	b.n	800d236 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	32b0      	adds	r2, #176	@ 0xb0
 800d174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d178:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d17a:	78fb      	ldrb	r3, [r7, #3]
 800d17c:	f003 020f 	and.w	r2, r3, #15
 800d180:	6879      	ldr	r1, [r7, #4]
 800d182:	4613      	mov	r3, r2
 800d184:	009b      	lsls	r3, r3, #2
 800d186:	4413      	add	r3, r2
 800d188:	009b      	lsls	r3, r3, #2
 800d18a:	440b      	add	r3, r1
 800d18c:	3318      	adds	r3, #24
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d02f      	beq.n	800d1f4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800d194:	78fb      	ldrb	r3, [r7, #3]
 800d196:	f003 020f 	and.w	r2, r3, #15
 800d19a:	6879      	ldr	r1, [r7, #4]
 800d19c:	4613      	mov	r3, r2
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	4413      	add	r3, r2
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	440b      	add	r3, r1
 800d1a6:	3318      	adds	r3, #24
 800d1a8:	681a      	ldr	r2, [r3, #0]
 800d1aa:	78fb      	ldrb	r3, [r7, #3]
 800d1ac:	f003 010f 	and.w	r1, r3, #15
 800d1b0:	68f8      	ldr	r0, [r7, #12]
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	00db      	lsls	r3, r3, #3
 800d1b6:	440b      	add	r3, r1
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	4403      	add	r3, r0
 800d1bc:	331c      	adds	r3, #28
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	fbb2 f1f3 	udiv	r1, r2, r3
 800d1c4:	fb01 f303 	mul.w	r3, r1, r3
 800d1c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d112      	bne.n	800d1f4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800d1ce:	78fb      	ldrb	r3, [r7, #3]
 800d1d0:	f003 020f 	and.w	r2, r3, #15
 800d1d4:	6879      	ldr	r1, [r7, #4]
 800d1d6:	4613      	mov	r3, r2
 800d1d8:	009b      	lsls	r3, r3, #2
 800d1da:	4413      	add	r3, r2
 800d1dc:	009b      	lsls	r3, r3, #2
 800d1de:	440b      	add	r3, r1
 800d1e0:	3318      	adds	r3, #24
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d1e6:	78f9      	ldrb	r1, [r7, #3]
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f002 fa04 	bl	800f5fa <USBD_LL_Transmit>
 800d1f2:	e01f      	b.n	800d234 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800d1f4:	68bb      	ldr	r3, [r7, #8]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d202:	687a      	ldr	r2, [r7, #4]
 800d204:	33b0      	adds	r3, #176	@ 0xb0
 800d206:	009b      	lsls	r3, r3, #2
 800d208:	4413      	add	r3, r2
 800d20a:	685b      	ldr	r3, [r3, #4]
 800d20c:	691b      	ldr	r3, [r3, #16]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d010      	beq.n	800d234 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d218:	687a      	ldr	r2, [r7, #4]
 800d21a:	33b0      	adds	r3, #176	@ 0xb0
 800d21c:	009b      	lsls	r3, r3, #2
 800d21e:	4413      	add	r3, r2
 800d220:	685b      	ldr	r3, [r3, #4]
 800d222:	691b      	ldr	r3, [r3, #16]
 800d224:	68ba      	ldr	r2, [r7, #8]
 800d226:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d22a:	68ba      	ldr	r2, [r7, #8]
 800d22c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d230:	78fa      	ldrb	r2, [r7, #3]
 800d232:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d234:	2300      	movs	r3, #0
}
 800d236:	4618      	mov	r0, r3
 800d238:	3710      	adds	r7, #16
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}

0800d23e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d23e:	b580      	push	{r7, lr}
 800d240:	b084      	sub	sp, #16
 800d242:	af00      	add	r7, sp, #0
 800d244:	6078      	str	r0, [r7, #4]
 800d246:	460b      	mov	r3, r1
 800d248:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	32b0      	adds	r2, #176	@ 0xb0
 800d254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d258:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	32b0      	adds	r2, #176	@ 0xb0
 800d264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d101      	bne.n	800d270 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800d26c:	2303      	movs	r3, #3
 800d26e:	e01a      	b.n	800d2a6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d270:	78fb      	ldrb	r3, [r7, #3]
 800d272:	4619      	mov	r1, r3
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	f002 fa02 	bl	800f67e <USBD_LL_GetRxDataSize>
 800d27a:	4602      	mov	r2, r0
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d288:	687a      	ldr	r2, [r7, #4]
 800d28a:	33b0      	adds	r3, #176	@ 0xb0
 800d28c:	009b      	lsls	r3, r3, #2
 800d28e:	4413      	add	r3, r2
 800d290:	685b      	ldr	r3, [r3, #4]
 800d292:	68db      	ldr	r3, [r3, #12]
 800d294:	68fa      	ldr	r2, [r7, #12]
 800d296:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d29a:	68fa      	ldr	r2, [r7, #12]
 800d29c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d2a0:	4611      	mov	r1, r2
 800d2a2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d2a4:	2300      	movs	r3, #0
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3710      	adds	r7, #16
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}

0800d2ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d2ae:	b580      	push	{r7, lr}
 800d2b0:	b084      	sub	sp, #16
 800d2b2:	af00      	add	r7, sp, #0
 800d2b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	32b0      	adds	r2, #176	@ 0xb0
 800d2c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d101      	bne.n	800d2d0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d2cc:	2303      	movs	r3, #3
 800d2ce:	e024      	b.n	800d31a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d2d6:	687a      	ldr	r2, [r7, #4]
 800d2d8:	33b0      	adds	r3, #176	@ 0xb0
 800d2da:	009b      	lsls	r3, r3, #2
 800d2dc:	4413      	add	r3, r2
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d019      	beq.n	800d318 <USBD_CDC_EP0_RxReady+0x6a>
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d2ea:	2bff      	cmp	r3, #255	@ 0xff
 800d2ec:	d014      	beq.n	800d318 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d2f4:	687a      	ldr	r2, [r7, #4]
 800d2f6:	33b0      	adds	r3, #176	@ 0xb0
 800d2f8:	009b      	lsls	r3, r3, #2
 800d2fa:	4413      	add	r3, r2
 800d2fc:	685b      	ldr	r3, [r3, #4]
 800d2fe:	689b      	ldr	r3, [r3, #8]
 800d300:	68fa      	ldr	r2, [r7, #12]
 800d302:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800d306:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800d308:	68fa      	ldr	r2, [r7, #12]
 800d30a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d30e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	22ff      	movs	r2, #255	@ 0xff
 800d314:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d318:	2300      	movs	r3, #0
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3710      	adds	r7, #16
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}
	...

0800d324 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b086      	sub	sp, #24
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d32c:	2182      	movs	r1, #130	@ 0x82
 800d32e:	4818      	ldr	r0, [pc, #96]	@ (800d390 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d330:	f000 fd4f 	bl	800ddd2 <USBD_GetEpDesc>
 800d334:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d336:	2101      	movs	r1, #1
 800d338:	4815      	ldr	r0, [pc, #84]	@ (800d390 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d33a:	f000 fd4a 	bl	800ddd2 <USBD_GetEpDesc>
 800d33e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d340:	2181      	movs	r1, #129	@ 0x81
 800d342:	4813      	ldr	r0, [pc, #76]	@ (800d390 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d344:	f000 fd45 	bl	800ddd2 <USBD_GetEpDesc>
 800d348:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d34a:	697b      	ldr	r3, [r7, #20]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d002      	beq.n	800d356 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	2210      	movs	r2, #16
 800d354:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d006      	beq.n	800d36a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	2200      	movs	r2, #0
 800d360:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d364:	711a      	strb	r2, [r3, #4]
 800d366:	2200      	movs	r2, #0
 800d368:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d006      	beq.n	800d37e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2200      	movs	r2, #0
 800d374:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d378:	711a      	strb	r2, [r3, #4]
 800d37a:	2200      	movs	r2, #0
 800d37c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	2243      	movs	r2, #67	@ 0x43
 800d382:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d384:	4b02      	ldr	r3, [pc, #8]	@ (800d390 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800d386:	4618      	mov	r0, r3
 800d388:	3718      	adds	r7, #24
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}
 800d38e:	bf00      	nop
 800d390:	24000084 	.word	0x24000084

0800d394 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b086      	sub	sp, #24
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d39c:	2182      	movs	r1, #130	@ 0x82
 800d39e:	4818      	ldr	r0, [pc, #96]	@ (800d400 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d3a0:	f000 fd17 	bl	800ddd2 <USBD_GetEpDesc>
 800d3a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d3a6:	2101      	movs	r1, #1
 800d3a8:	4815      	ldr	r0, [pc, #84]	@ (800d400 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d3aa:	f000 fd12 	bl	800ddd2 <USBD_GetEpDesc>
 800d3ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d3b0:	2181      	movs	r1, #129	@ 0x81
 800d3b2:	4813      	ldr	r0, [pc, #76]	@ (800d400 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d3b4:	f000 fd0d 	bl	800ddd2 <USBD_GetEpDesc>
 800d3b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d3ba:	697b      	ldr	r3, [r7, #20]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d002      	beq.n	800d3c6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	2210      	movs	r2, #16
 800d3c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d3c6:	693b      	ldr	r3, [r7, #16]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d006      	beq.n	800d3da <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	711a      	strb	r2, [r3, #4]
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	f042 0202 	orr.w	r2, r2, #2
 800d3d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d006      	beq.n	800d3ee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	711a      	strb	r2, [r3, #4]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	f042 0202 	orr.w	r2, r2, #2
 800d3ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	2243      	movs	r2, #67	@ 0x43
 800d3f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d3f4:	4b02      	ldr	r3, [pc, #8]	@ (800d400 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	3718      	adds	r7, #24
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	bd80      	pop	{r7, pc}
 800d3fe:	bf00      	nop
 800d400:	24000084 	.word	0x24000084

0800d404 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b086      	sub	sp, #24
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d40c:	2182      	movs	r1, #130	@ 0x82
 800d40e:	4818      	ldr	r0, [pc, #96]	@ (800d470 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d410:	f000 fcdf 	bl	800ddd2 <USBD_GetEpDesc>
 800d414:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d416:	2101      	movs	r1, #1
 800d418:	4815      	ldr	r0, [pc, #84]	@ (800d470 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d41a:	f000 fcda 	bl	800ddd2 <USBD_GetEpDesc>
 800d41e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d420:	2181      	movs	r1, #129	@ 0x81
 800d422:	4813      	ldr	r0, [pc, #76]	@ (800d470 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d424:	f000 fcd5 	bl	800ddd2 <USBD_GetEpDesc>
 800d428:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d002      	beq.n	800d436 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d430:	697b      	ldr	r3, [r7, #20]
 800d432:	2210      	movs	r2, #16
 800d434:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d006      	beq.n	800d44a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d43c:	693b      	ldr	r3, [r7, #16]
 800d43e:	2200      	movs	r2, #0
 800d440:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d444:	711a      	strb	r2, [r3, #4]
 800d446:	2200      	movs	r2, #0
 800d448:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d006      	beq.n	800d45e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	2200      	movs	r2, #0
 800d454:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d458:	711a      	strb	r2, [r3, #4]
 800d45a:	2200      	movs	r2, #0
 800d45c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2243      	movs	r2, #67	@ 0x43
 800d462:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d464:	4b02      	ldr	r3, [pc, #8]	@ (800d470 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800d466:	4618      	mov	r0, r3
 800d468:	3718      	adds	r7, #24
 800d46a:	46bd      	mov	sp, r7
 800d46c:	bd80      	pop	{r7, pc}
 800d46e:	bf00      	nop
 800d470:	24000084 	.word	0x24000084

0800d474 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d474:	b480      	push	{r7}
 800d476:	b083      	sub	sp, #12
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	220a      	movs	r2, #10
 800d480:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d482:	4b03      	ldr	r3, [pc, #12]	@ (800d490 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d484:	4618      	mov	r0, r3
 800d486:	370c      	adds	r7, #12
 800d488:	46bd      	mov	sp, r7
 800d48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48e:	4770      	bx	lr
 800d490:	24000040 	.word	0x24000040

0800d494 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d494:	b480      	push	{r7}
 800d496:	b083      	sub	sp, #12
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d101      	bne.n	800d4a8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d4a4:	2303      	movs	r3, #3
 800d4a6:	e009      	b.n	800d4bc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d4ae:	687a      	ldr	r2, [r7, #4]
 800d4b0:	33b0      	adds	r3, #176	@ 0xb0
 800d4b2:	009b      	lsls	r3, r3, #2
 800d4b4:	4413      	add	r3, r2
 800d4b6:	683a      	ldr	r2, [r7, #0]
 800d4b8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d4ba:	2300      	movs	r3, #0
}
 800d4bc:	4618      	mov	r0, r3
 800d4be:	370c      	adds	r7, #12
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c6:	4770      	bx	lr

0800d4c8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d4c8:	b480      	push	{r7}
 800d4ca:	b087      	sub	sp, #28
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	60f8      	str	r0, [r7, #12]
 800d4d0:	60b9      	str	r1, [r7, #8]
 800d4d2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	32b0      	adds	r2, #176	@ 0xb0
 800d4de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4e2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d4e4:	697b      	ldr	r3, [r7, #20]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d101      	bne.n	800d4ee <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d4ea:	2303      	movs	r3, #3
 800d4ec:	e008      	b.n	800d500 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d4ee:	697b      	ldr	r3, [r7, #20]
 800d4f0:	68ba      	ldr	r2, [r7, #8]
 800d4f2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	687a      	ldr	r2, [r7, #4]
 800d4fa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d4fe:	2300      	movs	r3, #0
}
 800d500:	4618      	mov	r0, r3
 800d502:	371c      	adds	r7, #28
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr

0800d50c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b085      	sub	sp, #20
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	32b0      	adds	r2, #176	@ 0xb0
 800d520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d524:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d101      	bne.n	800d530 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d52c:	2303      	movs	r3, #3
 800d52e:	e004      	b.n	800d53a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	683a      	ldr	r2, [r7, #0]
 800d534:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d538:	2300      	movs	r3, #0
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	3714      	adds	r7, #20
 800d53e:	46bd      	mov	sp, r7
 800d540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d544:	4770      	bx	lr
	...

0800d548 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d548:	b580      	push	{r7, lr}
 800d54a:	b084      	sub	sp, #16
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	32b0      	adds	r2, #176	@ 0xb0
 800d55a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d55e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800d560:	2301      	movs	r3, #1
 800d562:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d564:	68bb      	ldr	r3, [r7, #8]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d101      	bne.n	800d56e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d56a:	2303      	movs	r3, #3
 800d56c:	e025      	b.n	800d5ba <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d574:	2b00      	cmp	r3, #0
 800d576:	d11f      	bne.n	800d5b8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	2201      	movs	r2, #1
 800d57c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800d580:	4b10      	ldr	r3, [pc, #64]	@ (800d5c4 <USBD_CDC_TransmitPacket+0x7c>)
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	f003 020f 	and.w	r2, r3, #15
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800d58e:	6878      	ldr	r0, [r7, #4]
 800d590:	4613      	mov	r3, r2
 800d592:	009b      	lsls	r3, r3, #2
 800d594:	4413      	add	r3, r2
 800d596:	009b      	lsls	r3, r3, #2
 800d598:	4403      	add	r3, r0
 800d59a:	3318      	adds	r3, #24
 800d59c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800d59e:	4b09      	ldr	r3, [pc, #36]	@ (800d5c4 <USBD_CDC_TransmitPacket+0x7c>)
 800d5a0:	7819      	ldrb	r1, [r3, #0]
 800d5a2:	68bb      	ldr	r3, [r7, #8]
 800d5a4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f002 f823 	bl	800f5fa <USBD_LL_Transmit>

    ret = USBD_OK;
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d5b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	3710      	adds	r7, #16
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}
 800d5c2:	bf00      	nop
 800d5c4:	240000c7 	.word	0x240000c7

0800d5c8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b084      	sub	sp, #16
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	32b0      	adds	r2, #176	@ 0xb0
 800d5da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5de:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	32b0      	adds	r2, #176	@ 0xb0
 800d5ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d101      	bne.n	800d5f6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d5f2:	2303      	movs	r3, #3
 800d5f4:	e018      	b.n	800d628 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	7c1b      	ldrb	r3, [r3, #16]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d10a      	bne.n	800d614 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d5fe:	4b0c      	ldr	r3, [pc, #48]	@ (800d630 <USBD_CDC_ReceivePacket+0x68>)
 800d600:	7819      	ldrb	r1, [r3, #0]
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d608:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f002 f815 	bl	800f63c <USBD_LL_PrepareReceive>
 800d612:	e008      	b.n	800d626 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d614:	4b06      	ldr	r3, [pc, #24]	@ (800d630 <USBD_CDC_ReceivePacket+0x68>)
 800d616:	7819      	ldrb	r1, [r3, #0]
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d61e:	2340      	movs	r3, #64	@ 0x40
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f002 f80b 	bl	800f63c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d626:	2300      	movs	r3, #0
}
 800d628:	4618      	mov	r0, r3
 800d62a:	3710      	adds	r7, #16
 800d62c:	46bd      	mov	sp, r7
 800d62e:	bd80      	pop	{r7, pc}
 800d630:	240000c8 	.word	0x240000c8

0800d634 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b086      	sub	sp, #24
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	4613      	mov	r3, r2
 800d640:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d101      	bne.n	800d64c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d648:	2303      	movs	r3, #3
 800d64a:	e01f      	b.n	800d68c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2200      	movs	r2, #0
 800d650:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	2200      	movs	r2, #0
 800d658:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	2200      	movs	r2, #0
 800d660:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d003      	beq.n	800d672 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	68ba      	ldr	r2, [r7, #8]
 800d66e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	2201      	movs	r2, #1
 800d676:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	79fa      	ldrb	r2, [r7, #7]
 800d67e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d680:	68f8      	ldr	r0, [r7, #12]
 800d682:	f001 fe81 	bl	800f388 <USBD_LL_Init>
 800d686:	4603      	mov	r3, r0
 800d688:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d68a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d68c:	4618      	mov	r0, r3
 800d68e:	3718      	adds	r7, #24
 800d690:	46bd      	mov	sp, r7
 800d692:	bd80      	pop	{r7, pc}

0800d694 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b084      	sub	sp, #16
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
 800d69c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d101      	bne.n	800d6ac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d6a8:	2303      	movs	r3, #3
 800d6aa:	e025      	b.n	800d6f8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	683a      	ldr	r2, [r7, #0]
 800d6b0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	32ae      	adds	r2, #174	@ 0xae
 800d6be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d00f      	beq.n	800d6e8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	32ae      	adds	r2, #174	@ 0xae
 800d6d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6d8:	f107 020e 	add.w	r2, r7, #14
 800d6dc:	4610      	mov	r0, r2
 800d6de:	4798      	blx	r3
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d6ee:	1c5a      	adds	r2, r3, #1
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d6f6:	2300      	movs	r3, #0
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	3710      	adds	r7, #16
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}

0800d700 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b082      	sub	sp, #8
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d708:	6878      	ldr	r0, [r7, #4]
 800d70a:	f001 fe8d 	bl	800f428 <USBD_LL_Start>
 800d70e:	4603      	mov	r3, r0
}
 800d710:	4618      	mov	r0, r3
 800d712:	3708      	adds	r7, #8
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}

0800d718 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d720:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d722:	4618      	mov	r0, r3
 800d724:	370c      	adds	r7, #12
 800d726:	46bd      	mov	sp, r7
 800d728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72c:	4770      	bx	lr

0800d72e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d72e:	b580      	push	{r7, lr}
 800d730:	b084      	sub	sp, #16
 800d732:	af00      	add	r7, sp, #0
 800d734:	6078      	str	r0, [r7, #4]
 800d736:	460b      	mov	r3, r1
 800d738:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d73a:	2300      	movs	r3, #0
 800d73c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d744:	2b00      	cmp	r3, #0
 800d746:	d009      	beq.n	800d75c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	78fa      	ldrb	r2, [r7, #3]
 800d752:	4611      	mov	r1, r2
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	4798      	blx	r3
 800d758:	4603      	mov	r3, r0
 800d75a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d75c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d75e:	4618      	mov	r0, r3
 800d760:	3710      	adds	r7, #16
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}

0800d766 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d766:	b580      	push	{r7, lr}
 800d768:	b084      	sub	sp, #16
 800d76a:	af00      	add	r7, sp, #0
 800d76c:	6078      	str	r0, [r7, #4]
 800d76e:	460b      	mov	r3, r1
 800d770:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d772:	2300      	movs	r3, #0
 800d774:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d77c:	685b      	ldr	r3, [r3, #4]
 800d77e:	78fa      	ldrb	r2, [r7, #3]
 800d780:	4611      	mov	r1, r2
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	4798      	blx	r3
 800d786:	4603      	mov	r3, r0
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d001      	beq.n	800d790 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d78c:	2303      	movs	r3, #3
 800d78e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d790:	7bfb      	ldrb	r3, [r7, #15]
}
 800d792:	4618      	mov	r0, r3
 800d794:	3710      	adds	r7, #16
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}

0800d79a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d79a:	b580      	push	{r7, lr}
 800d79c:	b084      	sub	sp, #16
 800d79e:	af00      	add	r7, sp, #0
 800d7a0:	6078      	str	r0, [r7, #4]
 800d7a2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d7aa:	6839      	ldr	r1, [r7, #0]
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	f001 f936 	bl	800ea1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d7ce:	f003 031f 	and.w	r3, r3, #31
 800d7d2:	2b02      	cmp	r3, #2
 800d7d4:	d01a      	beq.n	800d80c <USBD_LL_SetupStage+0x72>
 800d7d6:	2b02      	cmp	r3, #2
 800d7d8:	d822      	bhi.n	800d820 <USBD_LL_SetupStage+0x86>
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d002      	beq.n	800d7e4 <USBD_LL_SetupStage+0x4a>
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	d00a      	beq.n	800d7f8 <USBD_LL_SetupStage+0x5e>
 800d7e2:	e01d      	b.n	800d820 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d7ea:	4619      	mov	r1, r3
 800d7ec:	6878      	ldr	r0, [r7, #4]
 800d7ee:	f000 fb63 	bl	800deb8 <USBD_StdDevReq>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	73fb      	strb	r3, [r7, #15]
      break;
 800d7f6:	e020      	b.n	800d83a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d7fe:	4619      	mov	r1, r3
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f000 fbcb 	bl	800df9c <USBD_StdItfReq>
 800d806:	4603      	mov	r3, r0
 800d808:	73fb      	strb	r3, [r7, #15]
      break;
 800d80a:	e016      	b.n	800d83a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d812:	4619      	mov	r1, r3
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	f000 fc2d 	bl	800e074 <USBD_StdEPReq>
 800d81a:	4603      	mov	r3, r0
 800d81c:	73fb      	strb	r3, [r7, #15]
      break;
 800d81e:	e00c      	b.n	800d83a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d826:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	4619      	mov	r1, r3
 800d82e:	6878      	ldr	r0, [r7, #4]
 800d830:	f001 fe5a 	bl	800f4e8 <USBD_LL_StallEP>
 800d834:	4603      	mov	r3, r0
 800d836:	73fb      	strb	r3, [r7, #15]
      break;
 800d838:	bf00      	nop
  }

  return ret;
 800d83a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d83c:	4618      	mov	r0, r3
 800d83e:	3710      	adds	r7, #16
 800d840:	46bd      	mov	sp, r7
 800d842:	bd80      	pop	{r7, pc}

0800d844 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b086      	sub	sp, #24
 800d848:	af00      	add	r7, sp, #0
 800d84a:	60f8      	str	r0, [r7, #12]
 800d84c:	460b      	mov	r3, r1
 800d84e:	607a      	str	r2, [r7, #4]
 800d850:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d852:	2300      	movs	r3, #0
 800d854:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d856:	7afb      	ldrb	r3, [r7, #11]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d16e      	bne.n	800d93a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d862:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d86a:	2b03      	cmp	r3, #3
 800d86c:	f040 8098 	bne.w	800d9a0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	689a      	ldr	r2, [r3, #8]
 800d874:	693b      	ldr	r3, [r7, #16]
 800d876:	68db      	ldr	r3, [r3, #12]
 800d878:	429a      	cmp	r2, r3
 800d87a:	d913      	bls.n	800d8a4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	689a      	ldr	r2, [r3, #8]
 800d880:	693b      	ldr	r3, [r7, #16]
 800d882:	68db      	ldr	r3, [r3, #12]
 800d884:	1ad2      	subs	r2, r2, r3
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d88a:	693b      	ldr	r3, [r7, #16]
 800d88c:	68da      	ldr	r2, [r3, #12]
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	689b      	ldr	r3, [r3, #8]
 800d892:	4293      	cmp	r3, r2
 800d894:	bf28      	it	cs
 800d896:	4613      	movcs	r3, r2
 800d898:	461a      	mov	r2, r3
 800d89a:	6879      	ldr	r1, [r7, #4]
 800d89c:	68f8      	ldr	r0, [r7, #12]
 800d89e:	f001 f9be 	bl	800ec1e <USBD_CtlContinueRx>
 800d8a2:	e07d      	b.n	800d9a0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d8aa:	f003 031f 	and.w	r3, r3, #31
 800d8ae:	2b02      	cmp	r3, #2
 800d8b0:	d014      	beq.n	800d8dc <USBD_LL_DataOutStage+0x98>
 800d8b2:	2b02      	cmp	r3, #2
 800d8b4:	d81d      	bhi.n	800d8f2 <USBD_LL_DataOutStage+0xae>
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d002      	beq.n	800d8c0 <USBD_LL_DataOutStage+0x7c>
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d003      	beq.n	800d8c6 <USBD_LL_DataOutStage+0x82>
 800d8be:	e018      	b.n	800d8f2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	75bb      	strb	r3, [r7, #22]
            break;
 800d8c4:	e018      	b.n	800d8f8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d8cc:	b2db      	uxtb	r3, r3
 800d8ce:	4619      	mov	r1, r3
 800d8d0:	68f8      	ldr	r0, [r7, #12]
 800d8d2:	f000 fa64 	bl	800dd9e <USBD_CoreFindIF>
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	75bb      	strb	r3, [r7, #22]
            break;
 800d8da:	e00d      	b.n	800d8f8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d8e2:	b2db      	uxtb	r3, r3
 800d8e4:	4619      	mov	r1, r3
 800d8e6:	68f8      	ldr	r0, [r7, #12]
 800d8e8:	f000 fa66 	bl	800ddb8 <USBD_CoreFindEP>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	75bb      	strb	r3, [r7, #22]
            break;
 800d8f0:	e002      	b.n	800d8f8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	75bb      	strb	r3, [r7, #22]
            break;
 800d8f6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d8f8:	7dbb      	ldrb	r3, [r7, #22]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d119      	bne.n	800d932 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d904:	b2db      	uxtb	r3, r3
 800d906:	2b03      	cmp	r3, #3
 800d908:	d113      	bne.n	800d932 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d90a:	7dba      	ldrb	r2, [r7, #22]
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	32ae      	adds	r2, #174	@ 0xae
 800d910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d914:	691b      	ldr	r3, [r3, #16]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d00b      	beq.n	800d932 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d91a:	7dba      	ldrb	r2, [r7, #22]
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d922:	7dba      	ldrb	r2, [r7, #22]
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	32ae      	adds	r2, #174	@ 0xae
 800d928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d92c:	691b      	ldr	r3, [r3, #16]
 800d92e:	68f8      	ldr	r0, [r7, #12]
 800d930:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d932:	68f8      	ldr	r0, [r7, #12]
 800d934:	f001 f984 	bl	800ec40 <USBD_CtlSendStatus>
 800d938:	e032      	b.n	800d9a0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d93a:	7afb      	ldrb	r3, [r7, #11]
 800d93c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d940:	b2db      	uxtb	r3, r3
 800d942:	4619      	mov	r1, r3
 800d944:	68f8      	ldr	r0, [r7, #12]
 800d946:	f000 fa37 	bl	800ddb8 <USBD_CoreFindEP>
 800d94a:	4603      	mov	r3, r0
 800d94c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d94e:	7dbb      	ldrb	r3, [r7, #22]
 800d950:	2bff      	cmp	r3, #255	@ 0xff
 800d952:	d025      	beq.n	800d9a0 <USBD_LL_DataOutStage+0x15c>
 800d954:	7dbb      	ldrb	r3, [r7, #22]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d122      	bne.n	800d9a0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d960:	b2db      	uxtb	r3, r3
 800d962:	2b03      	cmp	r3, #3
 800d964:	d117      	bne.n	800d996 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d966:	7dba      	ldrb	r2, [r7, #22]
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	32ae      	adds	r2, #174	@ 0xae
 800d96c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d970:	699b      	ldr	r3, [r3, #24]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d00f      	beq.n	800d996 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d976:	7dba      	ldrb	r2, [r7, #22]
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d97e:	7dba      	ldrb	r2, [r7, #22]
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	32ae      	adds	r2, #174	@ 0xae
 800d984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d988:	699b      	ldr	r3, [r3, #24]
 800d98a:	7afa      	ldrb	r2, [r7, #11]
 800d98c:	4611      	mov	r1, r2
 800d98e:	68f8      	ldr	r0, [r7, #12]
 800d990:	4798      	blx	r3
 800d992:	4603      	mov	r3, r0
 800d994:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d996:	7dfb      	ldrb	r3, [r7, #23]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d001      	beq.n	800d9a0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d99c:	7dfb      	ldrb	r3, [r7, #23]
 800d99e:	e000      	b.n	800d9a2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d9a0:	2300      	movs	r3, #0
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3718      	adds	r7, #24
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}

0800d9aa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b086      	sub	sp, #24
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	60f8      	str	r0, [r7, #12]
 800d9b2:	460b      	mov	r3, r1
 800d9b4:	607a      	str	r2, [r7, #4]
 800d9b6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d9b8:	7afb      	ldrb	r3, [r7, #11]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d16f      	bne.n	800da9e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	3314      	adds	r3, #20
 800d9c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d9ca:	2b02      	cmp	r3, #2
 800d9cc:	d15a      	bne.n	800da84 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d9ce:	693b      	ldr	r3, [r7, #16]
 800d9d0:	689a      	ldr	r2, [r3, #8]
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	68db      	ldr	r3, [r3, #12]
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d914      	bls.n	800da04 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d9da:	693b      	ldr	r3, [r7, #16]
 800d9dc:	689a      	ldr	r2, [r3, #8]
 800d9de:	693b      	ldr	r3, [r7, #16]
 800d9e0:	68db      	ldr	r3, [r3, #12]
 800d9e2:	1ad2      	subs	r2, r2, r3
 800d9e4:	693b      	ldr	r3, [r7, #16]
 800d9e6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d9e8:	693b      	ldr	r3, [r7, #16]
 800d9ea:	689b      	ldr	r3, [r3, #8]
 800d9ec:	461a      	mov	r2, r3
 800d9ee:	6879      	ldr	r1, [r7, #4]
 800d9f0:	68f8      	ldr	r0, [r7, #12]
 800d9f2:	f001 f8e6 	bl	800ebc2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	2100      	movs	r1, #0
 800d9fc:	68f8      	ldr	r0, [r7, #12]
 800d9fe:	f001 fe1d 	bl	800f63c <USBD_LL_PrepareReceive>
 800da02:	e03f      	b.n	800da84 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	68da      	ldr	r2, [r3, #12]
 800da08:	693b      	ldr	r3, [r7, #16]
 800da0a:	689b      	ldr	r3, [r3, #8]
 800da0c:	429a      	cmp	r2, r3
 800da0e:	d11c      	bne.n	800da4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	685a      	ldr	r2, [r3, #4]
 800da14:	693b      	ldr	r3, [r7, #16]
 800da16:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800da18:	429a      	cmp	r2, r3
 800da1a:	d316      	bcc.n	800da4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800da1c:	693b      	ldr	r3, [r7, #16]
 800da1e:	685a      	ldr	r2, [r3, #4]
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800da26:	429a      	cmp	r2, r3
 800da28:	d20f      	bcs.n	800da4a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800da2a:	2200      	movs	r2, #0
 800da2c:	2100      	movs	r1, #0
 800da2e:	68f8      	ldr	r0, [r7, #12]
 800da30:	f001 f8c7 	bl	800ebc2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	2200      	movs	r2, #0
 800da38:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800da3c:	2300      	movs	r3, #0
 800da3e:	2200      	movs	r2, #0
 800da40:	2100      	movs	r1, #0
 800da42:	68f8      	ldr	r0, [r7, #12]
 800da44:	f001 fdfa 	bl	800f63c <USBD_LL_PrepareReceive>
 800da48:	e01c      	b.n	800da84 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da50:	b2db      	uxtb	r3, r3
 800da52:	2b03      	cmp	r3, #3
 800da54:	d10f      	bne.n	800da76 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da5c:	68db      	ldr	r3, [r3, #12]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d009      	beq.n	800da76 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	2200      	movs	r2, #0
 800da66:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da70:	68db      	ldr	r3, [r3, #12]
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800da76:	2180      	movs	r1, #128	@ 0x80
 800da78:	68f8      	ldr	r0, [r7, #12]
 800da7a:	f001 fd35 	bl	800f4e8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800da7e:	68f8      	ldr	r0, [r7, #12]
 800da80:	f001 f8f1 	bl	800ec66 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d03a      	beq.n	800db04 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800da8e:	68f8      	ldr	r0, [r7, #12]
 800da90:	f7ff fe42 	bl	800d718 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	2200      	movs	r2, #0
 800da98:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800da9c:	e032      	b.n	800db04 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800da9e:	7afb      	ldrb	r3, [r7, #11]
 800daa0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800daa4:	b2db      	uxtb	r3, r3
 800daa6:	4619      	mov	r1, r3
 800daa8:	68f8      	ldr	r0, [r7, #12]
 800daaa:	f000 f985 	bl	800ddb8 <USBD_CoreFindEP>
 800daae:	4603      	mov	r3, r0
 800dab0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dab2:	7dfb      	ldrb	r3, [r7, #23]
 800dab4:	2bff      	cmp	r3, #255	@ 0xff
 800dab6:	d025      	beq.n	800db04 <USBD_LL_DataInStage+0x15a>
 800dab8:	7dfb      	ldrb	r3, [r7, #23]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d122      	bne.n	800db04 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dac4:	b2db      	uxtb	r3, r3
 800dac6:	2b03      	cmp	r3, #3
 800dac8:	d11c      	bne.n	800db04 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800daca:	7dfa      	ldrb	r2, [r7, #23]
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	32ae      	adds	r2, #174	@ 0xae
 800dad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dad4:	695b      	ldr	r3, [r3, #20]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d014      	beq.n	800db04 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800dada:	7dfa      	ldrb	r2, [r7, #23]
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800dae2:	7dfa      	ldrb	r2, [r7, #23]
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	32ae      	adds	r2, #174	@ 0xae
 800dae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daec:	695b      	ldr	r3, [r3, #20]
 800daee:	7afa      	ldrb	r2, [r7, #11]
 800daf0:	4611      	mov	r1, r2
 800daf2:	68f8      	ldr	r0, [r7, #12]
 800daf4:	4798      	blx	r3
 800daf6:	4603      	mov	r3, r0
 800daf8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800dafa:	7dbb      	ldrb	r3, [r7, #22]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d001      	beq.n	800db04 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800db00:	7dbb      	ldrb	r3, [r7, #22]
 800db02:	e000      	b.n	800db06 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800db04:	2300      	movs	r3, #0
}
 800db06:	4618      	mov	r0, r3
 800db08:	3718      	adds	r7, #24
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}

0800db0e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800db0e:	b580      	push	{r7, lr}
 800db10:	b084      	sub	sp, #16
 800db12:	af00      	add	r7, sp, #0
 800db14:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800db16:	2300      	movs	r3, #0
 800db18:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	2201      	movs	r2, #1
 800db1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	2200      	movs	r2, #0
 800db26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	2200      	movs	r2, #0
 800db2e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2200      	movs	r2, #0
 800db34:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2200      	movs	r2, #0
 800db3c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db46:	2b00      	cmp	r3, #0
 800db48:	d014      	beq.n	800db74 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d00e      	beq.n	800db74 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db5c:	685b      	ldr	r3, [r3, #4]
 800db5e:	687a      	ldr	r2, [r7, #4]
 800db60:	6852      	ldr	r2, [r2, #4]
 800db62:	b2d2      	uxtb	r2, r2
 800db64:	4611      	mov	r1, r2
 800db66:	6878      	ldr	r0, [r7, #4]
 800db68:	4798      	blx	r3
 800db6a:	4603      	mov	r3, r0
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d001      	beq.n	800db74 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800db70:	2303      	movs	r3, #3
 800db72:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800db74:	2340      	movs	r3, #64	@ 0x40
 800db76:	2200      	movs	r2, #0
 800db78:	2100      	movs	r1, #0
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f001 fc6f 	bl	800f45e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	2201      	movs	r2, #1
 800db84:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	2240      	movs	r2, #64	@ 0x40
 800db8c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800db90:	2340      	movs	r3, #64	@ 0x40
 800db92:	2200      	movs	r2, #0
 800db94:	2180      	movs	r1, #128	@ 0x80
 800db96:	6878      	ldr	r0, [r7, #4]
 800db98:	f001 fc61 	bl	800f45e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2201      	movs	r2, #1
 800dba0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2240      	movs	r2, #64	@ 0x40
 800dba6:	621a      	str	r2, [r3, #32]

  return ret;
 800dba8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3710      	adds	r7, #16
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}

0800dbb2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dbb2:	b480      	push	{r7}
 800dbb4:	b083      	sub	sp, #12
 800dbb6:	af00      	add	r7, sp, #0
 800dbb8:	6078      	str	r0, [r7, #4]
 800dbba:	460b      	mov	r3, r1
 800dbbc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	78fa      	ldrb	r2, [r7, #3]
 800dbc2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dbc4:	2300      	movs	r3, #0
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	370c      	adds	r7, #12
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd0:	4770      	bx	lr

0800dbd2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dbd2:	b480      	push	{r7}
 800dbd4:	b083      	sub	sp, #12
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbe0:	b2db      	uxtb	r3, r3
 800dbe2:	2b04      	cmp	r3, #4
 800dbe4:	d006      	beq.n	800dbf4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbec:	b2da      	uxtb	r2, r3
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2204      	movs	r2, #4
 800dbf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800dbfc:	2300      	movs	r3, #0
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	370c      	adds	r7, #12
 800dc02:	46bd      	mov	sp, r7
 800dc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc08:	4770      	bx	lr

0800dc0a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dc0a:	b480      	push	{r7}
 800dc0c:	b083      	sub	sp, #12
 800dc0e:	af00      	add	r7, sp, #0
 800dc10:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc18:	b2db      	uxtb	r3, r3
 800dc1a:	2b04      	cmp	r3, #4
 800dc1c:	d106      	bne.n	800dc2c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800dc24:	b2da      	uxtb	r2, r3
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800dc2c:	2300      	movs	r3, #0
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	370c      	adds	r7, #12
 800dc32:	46bd      	mov	sp, r7
 800dc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc38:	4770      	bx	lr

0800dc3a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dc3a:	b580      	push	{r7, lr}
 800dc3c:	b082      	sub	sp, #8
 800dc3e:	af00      	add	r7, sp, #0
 800dc40:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc48:	b2db      	uxtb	r3, r3
 800dc4a:	2b03      	cmp	r3, #3
 800dc4c:	d110      	bne.n	800dc70 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d00b      	beq.n	800dc70 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc5e:	69db      	ldr	r3, [r3, #28]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d005      	beq.n	800dc70 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc6a:	69db      	ldr	r3, [r3, #28]
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800dc70:	2300      	movs	r3, #0
}
 800dc72:	4618      	mov	r0, r3
 800dc74:	3708      	adds	r7, #8
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}

0800dc7a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800dc7a:	b580      	push	{r7, lr}
 800dc7c:	b082      	sub	sp, #8
 800dc7e:	af00      	add	r7, sp, #0
 800dc80:	6078      	str	r0, [r7, #4]
 800dc82:	460b      	mov	r3, r1
 800dc84:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	32ae      	adds	r2, #174	@ 0xae
 800dc90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d101      	bne.n	800dc9c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800dc98:	2303      	movs	r3, #3
 800dc9a:	e01c      	b.n	800dcd6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dca2:	b2db      	uxtb	r3, r3
 800dca4:	2b03      	cmp	r3, #3
 800dca6:	d115      	bne.n	800dcd4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	32ae      	adds	r2, #174	@ 0xae
 800dcb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcb6:	6a1b      	ldr	r3, [r3, #32]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d00b      	beq.n	800dcd4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	32ae      	adds	r2, #174	@ 0xae
 800dcc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcca:	6a1b      	ldr	r3, [r3, #32]
 800dccc:	78fa      	ldrb	r2, [r7, #3]
 800dcce:	4611      	mov	r1, r2
 800dcd0:	6878      	ldr	r0, [r7, #4]
 800dcd2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dcd4:	2300      	movs	r3, #0
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3708      	adds	r7, #8
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}

0800dcde <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800dcde:	b580      	push	{r7, lr}
 800dce0:	b082      	sub	sp, #8
 800dce2:	af00      	add	r7, sp, #0
 800dce4:	6078      	str	r0, [r7, #4]
 800dce6:	460b      	mov	r3, r1
 800dce8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	32ae      	adds	r2, #174	@ 0xae
 800dcf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d101      	bne.n	800dd00 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800dcfc:	2303      	movs	r3, #3
 800dcfe:	e01c      	b.n	800dd3a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd06:	b2db      	uxtb	r3, r3
 800dd08:	2b03      	cmp	r3, #3
 800dd0a:	d115      	bne.n	800dd38 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	32ae      	adds	r2, #174	@ 0xae
 800dd16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d00b      	beq.n	800dd38 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	32ae      	adds	r2, #174	@ 0xae
 800dd2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd30:	78fa      	ldrb	r2, [r7, #3]
 800dd32:	4611      	mov	r1, r2
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dd38:	2300      	movs	r3, #0
}
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	3708      	adds	r7, #8
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	bd80      	pop	{r7, pc}

0800dd42 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800dd42:	b480      	push	{r7}
 800dd44:	b083      	sub	sp, #12
 800dd46:	af00      	add	r7, sp, #0
 800dd48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dd4a:	2300      	movs	r3, #0
}
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	370c      	adds	r7, #12
 800dd50:	46bd      	mov	sp, r7
 800dd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd56:	4770      	bx	lr

0800dd58 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800dd60:	2300      	movs	r3, #0
 800dd62:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2201      	movs	r2, #1
 800dd68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d00e      	beq.n	800dd94 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd7c:	685b      	ldr	r3, [r3, #4]
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	6852      	ldr	r2, [r2, #4]
 800dd82:	b2d2      	uxtb	r2, r2
 800dd84:	4611      	mov	r1, r2
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	4798      	blx	r3
 800dd8a:	4603      	mov	r3, r0
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d001      	beq.n	800dd94 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800dd90:	2303      	movs	r3, #3
 800dd92:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800dd94:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3710      	adds	r7, #16
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}

0800dd9e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800dd9e:	b480      	push	{r7}
 800dda0:	b083      	sub	sp, #12
 800dda2:	af00      	add	r7, sp, #0
 800dda4:	6078      	str	r0, [r7, #4]
 800dda6:	460b      	mov	r3, r1
 800dda8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ddaa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ddac:	4618      	mov	r0, r3
 800ddae:	370c      	adds	r7, #12
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb6:	4770      	bx	lr

0800ddb8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ddb8:	b480      	push	{r7}
 800ddba:	b083      	sub	sp, #12
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
 800ddc0:	460b      	mov	r3, r1
 800ddc2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ddc4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	370c      	adds	r7, #12
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd0:	4770      	bx	lr

0800ddd2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ddd2:	b580      	push	{r7, lr}
 800ddd4:	b086      	sub	sp, #24
 800ddd6:	af00      	add	r7, sp, #0
 800ddd8:	6078      	str	r0, [r7, #4]
 800ddda:	460b      	mov	r3, r1
 800dddc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800dde6:	2300      	movs	r3, #0
 800dde8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	885b      	ldrh	r3, [r3, #2]
 800ddee:	b29b      	uxth	r3, r3
 800ddf0:	68fa      	ldr	r2, [r7, #12]
 800ddf2:	7812      	ldrb	r2, [r2, #0]
 800ddf4:	4293      	cmp	r3, r2
 800ddf6:	d91f      	bls.n	800de38 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	781b      	ldrb	r3, [r3, #0]
 800ddfc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ddfe:	e013      	b.n	800de28 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800de00:	f107 030a 	add.w	r3, r7, #10
 800de04:	4619      	mov	r1, r3
 800de06:	6978      	ldr	r0, [r7, #20]
 800de08:	f000 f81b 	bl	800de42 <USBD_GetNextDesc>
 800de0c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800de0e:	697b      	ldr	r3, [r7, #20]
 800de10:	785b      	ldrb	r3, [r3, #1]
 800de12:	2b05      	cmp	r3, #5
 800de14:	d108      	bne.n	800de28 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	789b      	ldrb	r3, [r3, #2]
 800de1e:	78fa      	ldrb	r2, [r7, #3]
 800de20:	429a      	cmp	r2, r3
 800de22:	d008      	beq.n	800de36 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800de24:	2300      	movs	r3, #0
 800de26:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	885b      	ldrh	r3, [r3, #2]
 800de2c:	b29a      	uxth	r2, r3
 800de2e:	897b      	ldrh	r3, [r7, #10]
 800de30:	429a      	cmp	r2, r3
 800de32:	d8e5      	bhi.n	800de00 <USBD_GetEpDesc+0x2e>
 800de34:	e000      	b.n	800de38 <USBD_GetEpDesc+0x66>
          break;
 800de36:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800de38:	693b      	ldr	r3, [r7, #16]
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3718      	adds	r7, #24
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}

0800de42 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800de42:	b480      	push	{r7}
 800de44:	b085      	sub	sp, #20
 800de46:	af00      	add	r7, sp, #0
 800de48:	6078      	str	r0, [r7, #4]
 800de4a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	881b      	ldrh	r3, [r3, #0]
 800de54:	68fa      	ldr	r2, [r7, #12]
 800de56:	7812      	ldrb	r2, [r2, #0]
 800de58:	4413      	add	r3, r2
 800de5a:	b29a      	uxth	r2, r3
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	781b      	ldrb	r3, [r3, #0]
 800de64:	461a      	mov	r2, r3
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	4413      	add	r3, r2
 800de6a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800de6c:	68fb      	ldr	r3, [r7, #12]
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3714      	adds	r7, #20
 800de72:	46bd      	mov	sp, r7
 800de74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de78:	4770      	bx	lr

0800de7a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800de7a:	b480      	push	{r7}
 800de7c:	b087      	sub	sp, #28
 800de7e:	af00      	add	r7, sp, #0
 800de80:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800de86:	697b      	ldr	r3, [r7, #20]
 800de88:	781b      	ldrb	r3, [r3, #0]
 800de8a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	3301      	adds	r3, #1
 800de90:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800de92:	697b      	ldr	r3, [r7, #20]
 800de94:	781b      	ldrb	r3, [r3, #0]
 800de96:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800de98:	8a3b      	ldrh	r3, [r7, #16]
 800de9a:	021b      	lsls	r3, r3, #8
 800de9c:	b21a      	sxth	r2, r3
 800de9e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dea2:	4313      	orrs	r3, r2
 800dea4:	b21b      	sxth	r3, r3
 800dea6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800dea8:	89fb      	ldrh	r3, [r7, #14]
}
 800deaa:	4618      	mov	r0, r3
 800deac:	371c      	adds	r7, #28
 800deae:	46bd      	mov	sp, r7
 800deb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb4:	4770      	bx	lr
	...

0800deb8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b084      	sub	sp, #16
 800debc:	af00      	add	r7, sp, #0
 800debe:	6078      	str	r0, [r7, #4]
 800dec0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dec2:	2300      	movs	r3, #0
 800dec4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	781b      	ldrb	r3, [r3, #0]
 800deca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dece:	2b40      	cmp	r3, #64	@ 0x40
 800ded0:	d005      	beq.n	800dede <USBD_StdDevReq+0x26>
 800ded2:	2b40      	cmp	r3, #64	@ 0x40
 800ded4:	d857      	bhi.n	800df86 <USBD_StdDevReq+0xce>
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d00f      	beq.n	800defa <USBD_StdDevReq+0x42>
 800deda:	2b20      	cmp	r3, #32
 800dedc:	d153      	bne.n	800df86 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	32ae      	adds	r2, #174	@ 0xae
 800dee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800deec:	689b      	ldr	r3, [r3, #8]
 800deee:	6839      	ldr	r1, [r7, #0]
 800def0:	6878      	ldr	r0, [r7, #4]
 800def2:	4798      	blx	r3
 800def4:	4603      	mov	r3, r0
 800def6:	73fb      	strb	r3, [r7, #15]
      break;
 800def8:	e04a      	b.n	800df90 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	785b      	ldrb	r3, [r3, #1]
 800defe:	2b09      	cmp	r3, #9
 800df00:	d83b      	bhi.n	800df7a <USBD_StdDevReq+0xc2>
 800df02:	a201      	add	r2, pc, #4	@ (adr r2, 800df08 <USBD_StdDevReq+0x50>)
 800df04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df08:	0800df5d 	.word	0x0800df5d
 800df0c:	0800df71 	.word	0x0800df71
 800df10:	0800df7b 	.word	0x0800df7b
 800df14:	0800df67 	.word	0x0800df67
 800df18:	0800df7b 	.word	0x0800df7b
 800df1c:	0800df3b 	.word	0x0800df3b
 800df20:	0800df31 	.word	0x0800df31
 800df24:	0800df7b 	.word	0x0800df7b
 800df28:	0800df53 	.word	0x0800df53
 800df2c:	0800df45 	.word	0x0800df45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800df30:	6839      	ldr	r1, [r7, #0]
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f000 fa3c 	bl	800e3b0 <USBD_GetDescriptor>
          break;
 800df38:	e024      	b.n	800df84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800df3a:	6839      	ldr	r1, [r7, #0]
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f000 fbcb 	bl	800e6d8 <USBD_SetAddress>
          break;
 800df42:	e01f      	b.n	800df84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800df44:	6839      	ldr	r1, [r7, #0]
 800df46:	6878      	ldr	r0, [r7, #4]
 800df48:	f000 fc0a 	bl	800e760 <USBD_SetConfig>
 800df4c:	4603      	mov	r3, r0
 800df4e:	73fb      	strb	r3, [r7, #15]
          break;
 800df50:	e018      	b.n	800df84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800df52:	6839      	ldr	r1, [r7, #0]
 800df54:	6878      	ldr	r0, [r7, #4]
 800df56:	f000 fcad 	bl	800e8b4 <USBD_GetConfig>
          break;
 800df5a:	e013      	b.n	800df84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800df5c:	6839      	ldr	r1, [r7, #0]
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f000 fcde 	bl	800e920 <USBD_GetStatus>
          break;
 800df64:	e00e      	b.n	800df84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800df66:	6839      	ldr	r1, [r7, #0]
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f000 fd0d 	bl	800e988 <USBD_SetFeature>
          break;
 800df6e:	e009      	b.n	800df84 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800df70:	6839      	ldr	r1, [r7, #0]
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f000 fd31 	bl	800e9da <USBD_ClrFeature>
          break;
 800df78:	e004      	b.n	800df84 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800df7a:	6839      	ldr	r1, [r7, #0]
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f000 fd88 	bl	800ea92 <USBD_CtlError>
          break;
 800df82:	bf00      	nop
      }
      break;
 800df84:	e004      	b.n	800df90 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800df86:	6839      	ldr	r1, [r7, #0]
 800df88:	6878      	ldr	r0, [r7, #4]
 800df8a:	f000 fd82 	bl	800ea92 <USBD_CtlError>
      break;
 800df8e:	bf00      	nop
  }

  return ret;
 800df90:	7bfb      	ldrb	r3, [r7, #15]
}
 800df92:	4618      	mov	r0, r3
 800df94:	3710      	adds	r7, #16
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
 800df9a:	bf00      	nop

0800df9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
 800dfa4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dfaa:	683b      	ldr	r3, [r7, #0]
 800dfac:	781b      	ldrb	r3, [r3, #0]
 800dfae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dfb2:	2b40      	cmp	r3, #64	@ 0x40
 800dfb4:	d005      	beq.n	800dfc2 <USBD_StdItfReq+0x26>
 800dfb6:	2b40      	cmp	r3, #64	@ 0x40
 800dfb8:	d852      	bhi.n	800e060 <USBD_StdItfReq+0xc4>
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d001      	beq.n	800dfc2 <USBD_StdItfReq+0x26>
 800dfbe:	2b20      	cmp	r3, #32
 800dfc0:	d14e      	bne.n	800e060 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfc8:	b2db      	uxtb	r3, r3
 800dfca:	3b01      	subs	r3, #1
 800dfcc:	2b02      	cmp	r3, #2
 800dfce:	d840      	bhi.n	800e052 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	889b      	ldrh	r3, [r3, #4]
 800dfd4:	b2db      	uxtb	r3, r3
 800dfd6:	2b01      	cmp	r3, #1
 800dfd8:	d836      	bhi.n	800e048 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	889b      	ldrh	r3, [r3, #4]
 800dfde:	b2db      	uxtb	r3, r3
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	6878      	ldr	r0, [r7, #4]
 800dfe4:	f7ff fedb 	bl	800dd9e <USBD_CoreFindIF>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dfec:	7bbb      	ldrb	r3, [r7, #14]
 800dfee:	2bff      	cmp	r3, #255	@ 0xff
 800dff0:	d01d      	beq.n	800e02e <USBD_StdItfReq+0x92>
 800dff2:	7bbb      	ldrb	r3, [r7, #14]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d11a      	bne.n	800e02e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800dff8:	7bba      	ldrb	r2, [r7, #14]
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	32ae      	adds	r2, #174	@ 0xae
 800dffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e002:	689b      	ldr	r3, [r3, #8]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d00f      	beq.n	800e028 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e008:	7bba      	ldrb	r2, [r7, #14]
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e010:	7bba      	ldrb	r2, [r7, #14]
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	32ae      	adds	r2, #174	@ 0xae
 800e016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e01a:	689b      	ldr	r3, [r3, #8]
 800e01c:	6839      	ldr	r1, [r7, #0]
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	4798      	blx	r3
 800e022:	4603      	mov	r3, r0
 800e024:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e026:	e004      	b.n	800e032 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e028:	2303      	movs	r3, #3
 800e02a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e02c:	e001      	b.n	800e032 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e02e:	2303      	movs	r3, #3
 800e030:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	88db      	ldrh	r3, [r3, #6]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d110      	bne.n	800e05c <USBD_StdItfReq+0xc0>
 800e03a:	7bfb      	ldrb	r3, [r7, #15]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d10d      	bne.n	800e05c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	f000 fdfd 	bl	800ec40 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e046:	e009      	b.n	800e05c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e048:	6839      	ldr	r1, [r7, #0]
 800e04a:	6878      	ldr	r0, [r7, #4]
 800e04c:	f000 fd21 	bl	800ea92 <USBD_CtlError>
          break;
 800e050:	e004      	b.n	800e05c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e052:	6839      	ldr	r1, [r7, #0]
 800e054:	6878      	ldr	r0, [r7, #4]
 800e056:	f000 fd1c 	bl	800ea92 <USBD_CtlError>
          break;
 800e05a:	e000      	b.n	800e05e <USBD_StdItfReq+0xc2>
          break;
 800e05c:	bf00      	nop
      }
      break;
 800e05e:	e004      	b.n	800e06a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e060:	6839      	ldr	r1, [r7, #0]
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f000 fd15 	bl	800ea92 <USBD_CtlError>
      break;
 800e068:	bf00      	nop
  }

  return ret;
 800e06a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3710      	adds	r7, #16
 800e070:	46bd      	mov	sp, r7
 800e072:	bd80      	pop	{r7, pc}

0800e074 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b084      	sub	sp, #16
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
 800e07c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e07e:	2300      	movs	r3, #0
 800e080:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	889b      	ldrh	r3, [r3, #4]
 800e086:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	781b      	ldrb	r3, [r3, #0]
 800e08c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e090:	2b40      	cmp	r3, #64	@ 0x40
 800e092:	d007      	beq.n	800e0a4 <USBD_StdEPReq+0x30>
 800e094:	2b40      	cmp	r3, #64	@ 0x40
 800e096:	f200 817f 	bhi.w	800e398 <USBD_StdEPReq+0x324>
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d02a      	beq.n	800e0f4 <USBD_StdEPReq+0x80>
 800e09e:	2b20      	cmp	r3, #32
 800e0a0:	f040 817a 	bne.w	800e398 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e0a4:	7bbb      	ldrb	r3, [r7, #14]
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	6878      	ldr	r0, [r7, #4]
 800e0aa:	f7ff fe85 	bl	800ddb8 <USBD_CoreFindEP>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e0b2:	7b7b      	ldrb	r3, [r7, #13]
 800e0b4:	2bff      	cmp	r3, #255	@ 0xff
 800e0b6:	f000 8174 	beq.w	800e3a2 <USBD_StdEPReq+0x32e>
 800e0ba:	7b7b      	ldrb	r3, [r7, #13]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	f040 8170 	bne.w	800e3a2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800e0c2:	7b7a      	ldrb	r2, [r7, #13]
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e0ca:	7b7a      	ldrb	r2, [r7, #13]
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	32ae      	adds	r2, #174	@ 0xae
 800e0d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0d4:	689b      	ldr	r3, [r3, #8]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	f000 8163 	beq.w	800e3a2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e0dc:	7b7a      	ldrb	r2, [r7, #13]
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	32ae      	adds	r2, #174	@ 0xae
 800e0e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0e6:	689b      	ldr	r3, [r3, #8]
 800e0e8:	6839      	ldr	r1, [r7, #0]
 800e0ea:	6878      	ldr	r0, [r7, #4]
 800e0ec:	4798      	blx	r3
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e0f2:	e156      	b.n	800e3a2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	785b      	ldrb	r3, [r3, #1]
 800e0f8:	2b03      	cmp	r3, #3
 800e0fa:	d008      	beq.n	800e10e <USBD_StdEPReq+0x9a>
 800e0fc:	2b03      	cmp	r3, #3
 800e0fe:	f300 8145 	bgt.w	800e38c <USBD_StdEPReq+0x318>
 800e102:	2b00      	cmp	r3, #0
 800e104:	f000 809b 	beq.w	800e23e <USBD_StdEPReq+0x1ca>
 800e108:	2b01      	cmp	r3, #1
 800e10a:	d03c      	beq.n	800e186 <USBD_StdEPReq+0x112>
 800e10c:	e13e      	b.n	800e38c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e114:	b2db      	uxtb	r3, r3
 800e116:	2b02      	cmp	r3, #2
 800e118:	d002      	beq.n	800e120 <USBD_StdEPReq+0xac>
 800e11a:	2b03      	cmp	r3, #3
 800e11c:	d016      	beq.n	800e14c <USBD_StdEPReq+0xd8>
 800e11e:	e02c      	b.n	800e17a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e120:	7bbb      	ldrb	r3, [r7, #14]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d00d      	beq.n	800e142 <USBD_StdEPReq+0xce>
 800e126:	7bbb      	ldrb	r3, [r7, #14]
 800e128:	2b80      	cmp	r3, #128	@ 0x80
 800e12a:	d00a      	beq.n	800e142 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e12c:	7bbb      	ldrb	r3, [r7, #14]
 800e12e:	4619      	mov	r1, r3
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f001 f9d9 	bl	800f4e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e136:	2180      	movs	r1, #128	@ 0x80
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	f001 f9d5 	bl	800f4e8 <USBD_LL_StallEP>
 800e13e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e140:	e020      	b.n	800e184 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e142:	6839      	ldr	r1, [r7, #0]
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f000 fca4 	bl	800ea92 <USBD_CtlError>
              break;
 800e14a:	e01b      	b.n	800e184 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	885b      	ldrh	r3, [r3, #2]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d10e      	bne.n	800e172 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e154:	7bbb      	ldrb	r3, [r7, #14]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d00b      	beq.n	800e172 <USBD_StdEPReq+0xfe>
 800e15a:	7bbb      	ldrb	r3, [r7, #14]
 800e15c:	2b80      	cmp	r3, #128	@ 0x80
 800e15e:	d008      	beq.n	800e172 <USBD_StdEPReq+0xfe>
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	88db      	ldrh	r3, [r3, #6]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d104      	bne.n	800e172 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e168:	7bbb      	ldrb	r3, [r7, #14]
 800e16a:	4619      	mov	r1, r3
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f001 f9bb 	bl	800f4e8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	f000 fd64 	bl	800ec40 <USBD_CtlSendStatus>

              break;
 800e178:	e004      	b.n	800e184 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e17a:	6839      	ldr	r1, [r7, #0]
 800e17c:	6878      	ldr	r0, [r7, #4]
 800e17e:	f000 fc88 	bl	800ea92 <USBD_CtlError>
              break;
 800e182:	bf00      	nop
          }
          break;
 800e184:	e107      	b.n	800e396 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e18c:	b2db      	uxtb	r3, r3
 800e18e:	2b02      	cmp	r3, #2
 800e190:	d002      	beq.n	800e198 <USBD_StdEPReq+0x124>
 800e192:	2b03      	cmp	r3, #3
 800e194:	d016      	beq.n	800e1c4 <USBD_StdEPReq+0x150>
 800e196:	e04b      	b.n	800e230 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e198:	7bbb      	ldrb	r3, [r7, #14]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d00d      	beq.n	800e1ba <USBD_StdEPReq+0x146>
 800e19e:	7bbb      	ldrb	r3, [r7, #14]
 800e1a0:	2b80      	cmp	r3, #128	@ 0x80
 800e1a2:	d00a      	beq.n	800e1ba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e1a4:	7bbb      	ldrb	r3, [r7, #14]
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	6878      	ldr	r0, [r7, #4]
 800e1aa:	f001 f99d 	bl	800f4e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e1ae:	2180      	movs	r1, #128	@ 0x80
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f001 f999 	bl	800f4e8 <USBD_LL_StallEP>
 800e1b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e1b8:	e040      	b.n	800e23c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e1ba:	6839      	ldr	r1, [r7, #0]
 800e1bc:	6878      	ldr	r0, [r7, #4]
 800e1be:	f000 fc68 	bl	800ea92 <USBD_CtlError>
              break;
 800e1c2:	e03b      	b.n	800e23c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	885b      	ldrh	r3, [r3, #2]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d136      	bne.n	800e23a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e1cc:	7bbb      	ldrb	r3, [r7, #14]
 800e1ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d004      	beq.n	800e1e0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e1d6:	7bbb      	ldrb	r3, [r7, #14]
 800e1d8:	4619      	mov	r1, r3
 800e1da:	6878      	ldr	r0, [r7, #4]
 800e1dc:	f001 f9a3 	bl	800f526 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e1e0:	6878      	ldr	r0, [r7, #4]
 800e1e2:	f000 fd2d 	bl	800ec40 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e1e6:	7bbb      	ldrb	r3, [r7, #14]
 800e1e8:	4619      	mov	r1, r3
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f7ff fde4 	bl	800ddb8 <USBD_CoreFindEP>
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e1f4:	7b7b      	ldrb	r3, [r7, #13]
 800e1f6:	2bff      	cmp	r3, #255	@ 0xff
 800e1f8:	d01f      	beq.n	800e23a <USBD_StdEPReq+0x1c6>
 800e1fa:	7b7b      	ldrb	r3, [r7, #13]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d11c      	bne.n	800e23a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e200:	7b7a      	ldrb	r2, [r7, #13]
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e208:	7b7a      	ldrb	r2, [r7, #13]
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	32ae      	adds	r2, #174	@ 0xae
 800e20e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e212:	689b      	ldr	r3, [r3, #8]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d010      	beq.n	800e23a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e218:	7b7a      	ldrb	r2, [r7, #13]
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	32ae      	adds	r2, #174	@ 0xae
 800e21e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e222:	689b      	ldr	r3, [r3, #8]
 800e224:	6839      	ldr	r1, [r7, #0]
 800e226:	6878      	ldr	r0, [r7, #4]
 800e228:	4798      	blx	r3
 800e22a:	4603      	mov	r3, r0
 800e22c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e22e:	e004      	b.n	800e23a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e230:	6839      	ldr	r1, [r7, #0]
 800e232:	6878      	ldr	r0, [r7, #4]
 800e234:	f000 fc2d 	bl	800ea92 <USBD_CtlError>
              break;
 800e238:	e000      	b.n	800e23c <USBD_StdEPReq+0x1c8>
              break;
 800e23a:	bf00      	nop
          }
          break;
 800e23c:	e0ab      	b.n	800e396 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e244:	b2db      	uxtb	r3, r3
 800e246:	2b02      	cmp	r3, #2
 800e248:	d002      	beq.n	800e250 <USBD_StdEPReq+0x1dc>
 800e24a:	2b03      	cmp	r3, #3
 800e24c:	d032      	beq.n	800e2b4 <USBD_StdEPReq+0x240>
 800e24e:	e097      	b.n	800e380 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e250:	7bbb      	ldrb	r3, [r7, #14]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d007      	beq.n	800e266 <USBD_StdEPReq+0x1f2>
 800e256:	7bbb      	ldrb	r3, [r7, #14]
 800e258:	2b80      	cmp	r3, #128	@ 0x80
 800e25a:	d004      	beq.n	800e266 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e25c:	6839      	ldr	r1, [r7, #0]
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f000 fc17 	bl	800ea92 <USBD_CtlError>
                break;
 800e264:	e091      	b.n	800e38a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e266:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	da0b      	bge.n	800e286 <USBD_StdEPReq+0x212>
 800e26e:	7bbb      	ldrb	r3, [r7, #14]
 800e270:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e274:	4613      	mov	r3, r2
 800e276:	009b      	lsls	r3, r3, #2
 800e278:	4413      	add	r3, r2
 800e27a:	009b      	lsls	r3, r3, #2
 800e27c:	3310      	adds	r3, #16
 800e27e:	687a      	ldr	r2, [r7, #4]
 800e280:	4413      	add	r3, r2
 800e282:	3304      	adds	r3, #4
 800e284:	e00b      	b.n	800e29e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e286:	7bbb      	ldrb	r3, [r7, #14]
 800e288:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e28c:	4613      	mov	r3, r2
 800e28e:	009b      	lsls	r3, r3, #2
 800e290:	4413      	add	r3, r2
 800e292:	009b      	lsls	r3, r3, #2
 800e294:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e298:	687a      	ldr	r2, [r7, #4]
 800e29a:	4413      	add	r3, r2
 800e29c:	3304      	adds	r3, #4
 800e29e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e2a6:	68bb      	ldr	r3, [r7, #8]
 800e2a8:	2202      	movs	r2, #2
 800e2aa:	4619      	mov	r1, r3
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f000 fc6d 	bl	800eb8c <USBD_CtlSendData>
              break;
 800e2b2:	e06a      	b.n	800e38a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e2b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	da11      	bge.n	800e2e0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e2bc:	7bbb      	ldrb	r3, [r7, #14]
 800e2be:	f003 020f 	and.w	r2, r3, #15
 800e2c2:	6879      	ldr	r1, [r7, #4]
 800e2c4:	4613      	mov	r3, r2
 800e2c6:	009b      	lsls	r3, r3, #2
 800e2c8:	4413      	add	r3, r2
 800e2ca:	009b      	lsls	r3, r3, #2
 800e2cc:	440b      	add	r3, r1
 800e2ce:	3324      	adds	r3, #36	@ 0x24
 800e2d0:	881b      	ldrh	r3, [r3, #0]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d117      	bne.n	800e306 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e2d6:	6839      	ldr	r1, [r7, #0]
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f000 fbda 	bl	800ea92 <USBD_CtlError>
                  break;
 800e2de:	e054      	b.n	800e38a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e2e0:	7bbb      	ldrb	r3, [r7, #14]
 800e2e2:	f003 020f 	and.w	r2, r3, #15
 800e2e6:	6879      	ldr	r1, [r7, #4]
 800e2e8:	4613      	mov	r3, r2
 800e2ea:	009b      	lsls	r3, r3, #2
 800e2ec:	4413      	add	r3, r2
 800e2ee:	009b      	lsls	r3, r3, #2
 800e2f0:	440b      	add	r3, r1
 800e2f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e2f6:	881b      	ldrh	r3, [r3, #0]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d104      	bne.n	800e306 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e2fc:	6839      	ldr	r1, [r7, #0]
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f000 fbc7 	bl	800ea92 <USBD_CtlError>
                  break;
 800e304:	e041      	b.n	800e38a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e306:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	da0b      	bge.n	800e326 <USBD_StdEPReq+0x2b2>
 800e30e:	7bbb      	ldrb	r3, [r7, #14]
 800e310:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e314:	4613      	mov	r3, r2
 800e316:	009b      	lsls	r3, r3, #2
 800e318:	4413      	add	r3, r2
 800e31a:	009b      	lsls	r3, r3, #2
 800e31c:	3310      	adds	r3, #16
 800e31e:	687a      	ldr	r2, [r7, #4]
 800e320:	4413      	add	r3, r2
 800e322:	3304      	adds	r3, #4
 800e324:	e00b      	b.n	800e33e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e326:	7bbb      	ldrb	r3, [r7, #14]
 800e328:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e32c:	4613      	mov	r3, r2
 800e32e:	009b      	lsls	r3, r3, #2
 800e330:	4413      	add	r3, r2
 800e332:	009b      	lsls	r3, r3, #2
 800e334:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e338:	687a      	ldr	r2, [r7, #4]
 800e33a:	4413      	add	r3, r2
 800e33c:	3304      	adds	r3, #4
 800e33e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e340:	7bbb      	ldrb	r3, [r7, #14]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d002      	beq.n	800e34c <USBD_StdEPReq+0x2d8>
 800e346:	7bbb      	ldrb	r3, [r7, #14]
 800e348:	2b80      	cmp	r3, #128	@ 0x80
 800e34a:	d103      	bne.n	800e354 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	2200      	movs	r2, #0
 800e350:	601a      	str	r2, [r3, #0]
 800e352:	e00e      	b.n	800e372 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e354:	7bbb      	ldrb	r3, [r7, #14]
 800e356:	4619      	mov	r1, r3
 800e358:	6878      	ldr	r0, [r7, #4]
 800e35a:	f001 f903 	bl	800f564 <USBD_LL_IsStallEP>
 800e35e:	4603      	mov	r3, r0
 800e360:	2b00      	cmp	r3, #0
 800e362:	d003      	beq.n	800e36c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	2201      	movs	r2, #1
 800e368:	601a      	str	r2, [r3, #0]
 800e36a:	e002      	b.n	800e372 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	2200      	movs	r2, #0
 800e370:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e372:	68bb      	ldr	r3, [r7, #8]
 800e374:	2202      	movs	r2, #2
 800e376:	4619      	mov	r1, r3
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f000 fc07 	bl	800eb8c <USBD_CtlSendData>
              break;
 800e37e:	e004      	b.n	800e38a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e380:	6839      	ldr	r1, [r7, #0]
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	f000 fb85 	bl	800ea92 <USBD_CtlError>
              break;
 800e388:	bf00      	nop
          }
          break;
 800e38a:	e004      	b.n	800e396 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e38c:	6839      	ldr	r1, [r7, #0]
 800e38e:	6878      	ldr	r0, [r7, #4]
 800e390:	f000 fb7f 	bl	800ea92 <USBD_CtlError>
          break;
 800e394:	bf00      	nop
      }
      break;
 800e396:	e005      	b.n	800e3a4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e398:	6839      	ldr	r1, [r7, #0]
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f000 fb79 	bl	800ea92 <USBD_CtlError>
      break;
 800e3a0:	e000      	b.n	800e3a4 <USBD_StdEPReq+0x330>
      break;
 800e3a2:	bf00      	nop
  }

  return ret;
 800e3a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	3710      	adds	r7, #16
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}
	...

0800e3b0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b084      	sub	sp, #16
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
 800e3b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	885b      	ldrh	r3, [r3, #2]
 800e3ca:	0a1b      	lsrs	r3, r3, #8
 800e3cc:	b29b      	uxth	r3, r3
 800e3ce:	3b01      	subs	r3, #1
 800e3d0:	2b0e      	cmp	r3, #14
 800e3d2:	f200 8152 	bhi.w	800e67a <USBD_GetDescriptor+0x2ca>
 800e3d6:	a201      	add	r2, pc, #4	@ (adr r2, 800e3dc <USBD_GetDescriptor+0x2c>)
 800e3d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3dc:	0800e44d 	.word	0x0800e44d
 800e3e0:	0800e465 	.word	0x0800e465
 800e3e4:	0800e4a5 	.word	0x0800e4a5
 800e3e8:	0800e67b 	.word	0x0800e67b
 800e3ec:	0800e67b 	.word	0x0800e67b
 800e3f0:	0800e61b 	.word	0x0800e61b
 800e3f4:	0800e647 	.word	0x0800e647
 800e3f8:	0800e67b 	.word	0x0800e67b
 800e3fc:	0800e67b 	.word	0x0800e67b
 800e400:	0800e67b 	.word	0x0800e67b
 800e404:	0800e67b 	.word	0x0800e67b
 800e408:	0800e67b 	.word	0x0800e67b
 800e40c:	0800e67b 	.word	0x0800e67b
 800e410:	0800e67b 	.word	0x0800e67b
 800e414:	0800e419 	.word	0x0800e419
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e41e:	69db      	ldr	r3, [r3, #28]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d00b      	beq.n	800e43c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e42a:	69db      	ldr	r3, [r3, #28]
 800e42c:	687a      	ldr	r2, [r7, #4]
 800e42e:	7c12      	ldrb	r2, [r2, #16]
 800e430:	f107 0108 	add.w	r1, r7, #8
 800e434:	4610      	mov	r0, r2
 800e436:	4798      	blx	r3
 800e438:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e43a:	e126      	b.n	800e68a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e43c:	6839      	ldr	r1, [r7, #0]
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f000 fb27 	bl	800ea92 <USBD_CtlError>
        err++;
 800e444:	7afb      	ldrb	r3, [r7, #11]
 800e446:	3301      	adds	r3, #1
 800e448:	72fb      	strb	r3, [r7, #11]
      break;
 800e44a:	e11e      	b.n	800e68a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	687a      	ldr	r2, [r7, #4]
 800e456:	7c12      	ldrb	r2, [r2, #16]
 800e458:	f107 0108 	add.w	r1, r7, #8
 800e45c:	4610      	mov	r0, r2
 800e45e:	4798      	blx	r3
 800e460:	60f8      	str	r0, [r7, #12]
      break;
 800e462:	e112      	b.n	800e68a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	7c1b      	ldrb	r3, [r3, #16]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d10d      	bne.n	800e488 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e474:	f107 0208 	add.w	r2, r7, #8
 800e478:	4610      	mov	r0, r2
 800e47a:	4798      	blx	r3
 800e47c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	3301      	adds	r3, #1
 800e482:	2202      	movs	r2, #2
 800e484:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e486:	e100      	b.n	800e68a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e48e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e490:	f107 0208 	add.w	r2, r7, #8
 800e494:	4610      	mov	r0, r2
 800e496:	4798      	blx	r3
 800e498:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	3301      	adds	r3, #1
 800e49e:	2202      	movs	r2, #2
 800e4a0:	701a      	strb	r2, [r3, #0]
      break;
 800e4a2:	e0f2      	b.n	800e68a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	885b      	ldrh	r3, [r3, #2]
 800e4a8:	b2db      	uxtb	r3, r3
 800e4aa:	2b05      	cmp	r3, #5
 800e4ac:	f200 80ac 	bhi.w	800e608 <USBD_GetDescriptor+0x258>
 800e4b0:	a201      	add	r2, pc, #4	@ (adr r2, 800e4b8 <USBD_GetDescriptor+0x108>)
 800e4b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4b6:	bf00      	nop
 800e4b8:	0800e4d1 	.word	0x0800e4d1
 800e4bc:	0800e505 	.word	0x0800e505
 800e4c0:	0800e539 	.word	0x0800e539
 800e4c4:	0800e56d 	.word	0x0800e56d
 800e4c8:	0800e5a1 	.word	0x0800e5a1
 800e4cc:	0800e5d5 	.word	0x0800e5d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e4d6:	685b      	ldr	r3, [r3, #4]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d00b      	beq.n	800e4f4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e4e2:	685b      	ldr	r3, [r3, #4]
 800e4e4:	687a      	ldr	r2, [r7, #4]
 800e4e6:	7c12      	ldrb	r2, [r2, #16]
 800e4e8:	f107 0108 	add.w	r1, r7, #8
 800e4ec:	4610      	mov	r0, r2
 800e4ee:	4798      	blx	r3
 800e4f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e4f2:	e091      	b.n	800e618 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e4f4:	6839      	ldr	r1, [r7, #0]
 800e4f6:	6878      	ldr	r0, [r7, #4]
 800e4f8:	f000 facb 	bl	800ea92 <USBD_CtlError>
            err++;
 800e4fc:	7afb      	ldrb	r3, [r7, #11]
 800e4fe:	3301      	adds	r3, #1
 800e500:	72fb      	strb	r3, [r7, #11]
          break;
 800e502:	e089      	b.n	800e618 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e50a:	689b      	ldr	r3, [r3, #8]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d00b      	beq.n	800e528 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e516:	689b      	ldr	r3, [r3, #8]
 800e518:	687a      	ldr	r2, [r7, #4]
 800e51a:	7c12      	ldrb	r2, [r2, #16]
 800e51c:	f107 0108 	add.w	r1, r7, #8
 800e520:	4610      	mov	r0, r2
 800e522:	4798      	blx	r3
 800e524:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e526:	e077      	b.n	800e618 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e528:	6839      	ldr	r1, [r7, #0]
 800e52a:	6878      	ldr	r0, [r7, #4]
 800e52c:	f000 fab1 	bl	800ea92 <USBD_CtlError>
            err++;
 800e530:	7afb      	ldrb	r3, [r7, #11]
 800e532:	3301      	adds	r3, #1
 800e534:	72fb      	strb	r3, [r7, #11]
          break;
 800e536:	e06f      	b.n	800e618 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e53e:	68db      	ldr	r3, [r3, #12]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d00b      	beq.n	800e55c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e54a:	68db      	ldr	r3, [r3, #12]
 800e54c:	687a      	ldr	r2, [r7, #4]
 800e54e:	7c12      	ldrb	r2, [r2, #16]
 800e550:	f107 0108 	add.w	r1, r7, #8
 800e554:	4610      	mov	r0, r2
 800e556:	4798      	blx	r3
 800e558:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e55a:	e05d      	b.n	800e618 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e55c:	6839      	ldr	r1, [r7, #0]
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f000 fa97 	bl	800ea92 <USBD_CtlError>
            err++;
 800e564:	7afb      	ldrb	r3, [r7, #11]
 800e566:	3301      	adds	r3, #1
 800e568:	72fb      	strb	r3, [r7, #11]
          break;
 800e56a:	e055      	b.n	800e618 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e572:	691b      	ldr	r3, [r3, #16]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d00b      	beq.n	800e590 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e57e:	691b      	ldr	r3, [r3, #16]
 800e580:	687a      	ldr	r2, [r7, #4]
 800e582:	7c12      	ldrb	r2, [r2, #16]
 800e584:	f107 0108 	add.w	r1, r7, #8
 800e588:	4610      	mov	r0, r2
 800e58a:	4798      	blx	r3
 800e58c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e58e:	e043      	b.n	800e618 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e590:	6839      	ldr	r1, [r7, #0]
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f000 fa7d 	bl	800ea92 <USBD_CtlError>
            err++;
 800e598:	7afb      	ldrb	r3, [r7, #11]
 800e59a:	3301      	adds	r3, #1
 800e59c:	72fb      	strb	r3, [r7, #11]
          break;
 800e59e:	e03b      	b.n	800e618 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5a6:	695b      	ldr	r3, [r3, #20]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d00b      	beq.n	800e5c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5b2:	695b      	ldr	r3, [r3, #20]
 800e5b4:	687a      	ldr	r2, [r7, #4]
 800e5b6:	7c12      	ldrb	r2, [r2, #16]
 800e5b8:	f107 0108 	add.w	r1, r7, #8
 800e5bc:	4610      	mov	r0, r2
 800e5be:	4798      	blx	r3
 800e5c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5c2:	e029      	b.n	800e618 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e5c4:	6839      	ldr	r1, [r7, #0]
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f000 fa63 	bl	800ea92 <USBD_CtlError>
            err++;
 800e5cc:	7afb      	ldrb	r3, [r7, #11]
 800e5ce:	3301      	adds	r3, #1
 800e5d0:	72fb      	strb	r3, [r7, #11]
          break;
 800e5d2:	e021      	b.n	800e618 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5da:	699b      	ldr	r3, [r3, #24]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d00b      	beq.n	800e5f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5e6:	699b      	ldr	r3, [r3, #24]
 800e5e8:	687a      	ldr	r2, [r7, #4]
 800e5ea:	7c12      	ldrb	r2, [r2, #16]
 800e5ec:	f107 0108 	add.w	r1, r7, #8
 800e5f0:	4610      	mov	r0, r2
 800e5f2:	4798      	blx	r3
 800e5f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5f6:	e00f      	b.n	800e618 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e5f8:	6839      	ldr	r1, [r7, #0]
 800e5fa:	6878      	ldr	r0, [r7, #4]
 800e5fc:	f000 fa49 	bl	800ea92 <USBD_CtlError>
            err++;
 800e600:	7afb      	ldrb	r3, [r7, #11]
 800e602:	3301      	adds	r3, #1
 800e604:	72fb      	strb	r3, [r7, #11]
          break;
 800e606:	e007      	b.n	800e618 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e608:	6839      	ldr	r1, [r7, #0]
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f000 fa41 	bl	800ea92 <USBD_CtlError>
          err++;
 800e610:	7afb      	ldrb	r3, [r7, #11]
 800e612:	3301      	adds	r3, #1
 800e614:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e616:	bf00      	nop
      }
      break;
 800e618:	e037      	b.n	800e68a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	7c1b      	ldrb	r3, [r3, #16]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d109      	bne.n	800e636 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e62a:	f107 0208 	add.w	r2, r7, #8
 800e62e:	4610      	mov	r0, r2
 800e630:	4798      	blx	r3
 800e632:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e634:	e029      	b.n	800e68a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e636:	6839      	ldr	r1, [r7, #0]
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f000 fa2a 	bl	800ea92 <USBD_CtlError>
        err++;
 800e63e:	7afb      	ldrb	r3, [r7, #11]
 800e640:	3301      	adds	r3, #1
 800e642:	72fb      	strb	r3, [r7, #11]
      break;
 800e644:	e021      	b.n	800e68a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	7c1b      	ldrb	r3, [r3, #16]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d10d      	bne.n	800e66a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e656:	f107 0208 	add.w	r2, r7, #8
 800e65a:	4610      	mov	r0, r2
 800e65c:	4798      	blx	r3
 800e65e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	3301      	adds	r3, #1
 800e664:	2207      	movs	r2, #7
 800e666:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e668:	e00f      	b.n	800e68a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e66a:	6839      	ldr	r1, [r7, #0]
 800e66c:	6878      	ldr	r0, [r7, #4]
 800e66e:	f000 fa10 	bl	800ea92 <USBD_CtlError>
        err++;
 800e672:	7afb      	ldrb	r3, [r7, #11]
 800e674:	3301      	adds	r3, #1
 800e676:	72fb      	strb	r3, [r7, #11]
      break;
 800e678:	e007      	b.n	800e68a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e67a:	6839      	ldr	r1, [r7, #0]
 800e67c:	6878      	ldr	r0, [r7, #4]
 800e67e:	f000 fa08 	bl	800ea92 <USBD_CtlError>
      err++;
 800e682:	7afb      	ldrb	r3, [r7, #11]
 800e684:	3301      	adds	r3, #1
 800e686:	72fb      	strb	r3, [r7, #11]
      break;
 800e688:	bf00      	nop
  }

  if (err != 0U)
 800e68a:	7afb      	ldrb	r3, [r7, #11]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d11e      	bne.n	800e6ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	88db      	ldrh	r3, [r3, #6]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d016      	beq.n	800e6c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e698:	893b      	ldrh	r3, [r7, #8]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d00e      	beq.n	800e6bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e69e:	683b      	ldr	r3, [r7, #0]
 800e6a0:	88da      	ldrh	r2, [r3, #6]
 800e6a2:	893b      	ldrh	r3, [r7, #8]
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	bf28      	it	cs
 800e6a8:	4613      	movcs	r3, r2
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e6ae:	893b      	ldrh	r3, [r7, #8]
 800e6b0:	461a      	mov	r2, r3
 800e6b2:	68f9      	ldr	r1, [r7, #12]
 800e6b4:	6878      	ldr	r0, [r7, #4]
 800e6b6:	f000 fa69 	bl	800eb8c <USBD_CtlSendData>
 800e6ba:	e009      	b.n	800e6d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e6bc:	6839      	ldr	r1, [r7, #0]
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f000 f9e7 	bl	800ea92 <USBD_CtlError>
 800e6c4:	e004      	b.n	800e6d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f000 faba 	bl	800ec40 <USBD_CtlSendStatus>
 800e6cc:	e000      	b.n	800e6d0 <USBD_GetDescriptor+0x320>
    return;
 800e6ce:	bf00      	nop
  }
}
 800e6d0:	3710      	adds	r7, #16
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bd80      	pop	{r7, pc}
 800e6d6:	bf00      	nop

0800e6d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6d8:	b580      	push	{r7, lr}
 800e6da:	b084      	sub	sp, #16
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	6078      	str	r0, [r7, #4]
 800e6e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	889b      	ldrh	r3, [r3, #4]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d131      	bne.n	800e74e <USBD_SetAddress+0x76>
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	88db      	ldrh	r3, [r3, #6]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d12d      	bne.n	800e74e <USBD_SetAddress+0x76>
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	885b      	ldrh	r3, [r3, #2]
 800e6f6:	2b7f      	cmp	r3, #127	@ 0x7f
 800e6f8:	d829      	bhi.n	800e74e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	885b      	ldrh	r3, [r3, #2]
 800e6fe:	b2db      	uxtb	r3, r3
 800e700:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e704:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e70c:	b2db      	uxtb	r3, r3
 800e70e:	2b03      	cmp	r3, #3
 800e710:	d104      	bne.n	800e71c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e712:	6839      	ldr	r1, [r7, #0]
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f000 f9bc 	bl	800ea92 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e71a:	e01d      	b.n	800e758 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	7bfa      	ldrb	r2, [r7, #15]
 800e720:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e724:	7bfb      	ldrb	r3, [r7, #15]
 800e726:	4619      	mov	r1, r3
 800e728:	6878      	ldr	r0, [r7, #4]
 800e72a:	f000 ff47 	bl	800f5bc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e72e:	6878      	ldr	r0, [r7, #4]
 800e730:	f000 fa86 	bl	800ec40 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e734:	7bfb      	ldrb	r3, [r7, #15]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d004      	beq.n	800e744 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	2202      	movs	r2, #2
 800e73e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e742:	e009      	b.n	800e758 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2201      	movs	r2, #1
 800e748:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e74c:	e004      	b.n	800e758 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e74e:	6839      	ldr	r1, [r7, #0]
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f000 f99e 	bl	800ea92 <USBD_CtlError>
  }
}
 800e756:	bf00      	nop
 800e758:	bf00      	nop
 800e75a:	3710      	adds	r7, #16
 800e75c:	46bd      	mov	sp, r7
 800e75e:	bd80      	pop	{r7, pc}

0800e760 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e760:	b580      	push	{r7, lr}
 800e762:	b084      	sub	sp, #16
 800e764:	af00      	add	r7, sp, #0
 800e766:	6078      	str	r0, [r7, #4]
 800e768:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e76a:	2300      	movs	r3, #0
 800e76c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e76e:	683b      	ldr	r3, [r7, #0]
 800e770:	885b      	ldrh	r3, [r3, #2]
 800e772:	b2da      	uxtb	r2, r3
 800e774:	4b4e      	ldr	r3, [pc, #312]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e776:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e778:	4b4d      	ldr	r3, [pc, #308]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e77a:	781b      	ldrb	r3, [r3, #0]
 800e77c:	2b01      	cmp	r3, #1
 800e77e:	d905      	bls.n	800e78c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e780:	6839      	ldr	r1, [r7, #0]
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	f000 f985 	bl	800ea92 <USBD_CtlError>
    return USBD_FAIL;
 800e788:	2303      	movs	r3, #3
 800e78a:	e08c      	b.n	800e8a6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e792:	b2db      	uxtb	r3, r3
 800e794:	2b02      	cmp	r3, #2
 800e796:	d002      	beq.n	800e79e <USBD_SetConfig+0x3e>
 800e798:	2b03      	cmp	r3, #3
 800e79a:	d029      	beq.n	800e7f0 <USBD_SetConfig+0x90>
 800e79c:	e075      	b.n	800e88a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e79e:	4b44      	ldr	r3, [pc, #272]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e7a0:	781b      	ldrb	r3, [r3, #0]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d020      	beq.n	800e7e8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e7a6:	4b42      	ldr	r3, [pc, #264]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e7a8:	781b      	ldrb	r3, [r3, #0]
 800e7aa:	461a      	mov	r2, r3
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e7b0:	4b3f      	ldr	r3, [pc, #252]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e7b2:	781b      	ldrb	r3, [r3, #0]
 800e7b4:	4619      	mov	r1, r3
 800e7b6:	6878      	ldr	r0, [r7, #4]
 800e7b8:	f7fe ffb9 	bl	800d72e <USBD_SetClassConfig>
 800e7bc:	4603      	mov	r3, r0
 800e7be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e7c0:	7bfb      	ldrb	r3, [r7, #15]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d008      	beq.n	800e7d8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e7c6:	6839      	ldr	r1, [r7, #0]
 800e7c8:	6878      	ldr	r0, [r7, #4]
 800e7ca:	f000 f962 	bl	800ea92 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2202      	movs	r2, #2
 800e7d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e7d6:	e065      	b.n	800e8a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e7d8:	6878      	ldr	r0, [r7, #4]
 800e7da:	f000 fa31 	bl	800ec40 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2203      	movs	r2, #3
 800e7e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e7e6:	e05d      	b.n	800e8a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e7e8:	6878      	ldr	r0, [r7, #4]
 800e7ea:	f000 fa29 	bl	800ec40 <USBD_CtlSendStatus>
      break;
 800e7ee:	e059      	b.n	800e8a4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e7f0:	4b2f      	ldr	r3, [pc, #188]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e7f2:	781b      	ldrb	r3, [r3, #0]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d112      	bne.n	800e81e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2202      	movs	r2, #2
 800e7fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e800:	4b2b      	ldr	r3, [pc, #172]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e802:	781b      	ldrb	r3, [r3, #0]
 800e804:	461a      	mov	r2, r3
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e80a:	4b29      	ldr	r3, [pc, #164]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e80c:	781b      	ldrb	r3, [r3, #0]
 800e80e:	4619      	mov	r1, r3
 800e810:	6878      	ldr	r0, [r7, #4]
 800e812:	f7fe ffa8 	bl	800d766 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e816:	6878      	ldr	r0, [r7, #4]
 800e818:	f000 fa12 	bl	800ec40 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e81c:	e042      	b.n	800e8a4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e81e:	4b24      	ldr	r3, [pc, #144]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e820:	781b      	ldrb	r3, [r3, #0]
 800e822:	461a      	mov	r2, r3
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	685b      	ldr	r3, [r3, #4]
 800e828:	429a      	cmp	r2, r3
 800e82a:	d02a      	beq.n	800e882 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	685b      	ldr	r3, [r3, #4]
 800e830:	b2db      	uxtb	r3, r3
 800e832:	4619      	mov	r1, r3
 800e834:	6878      	ldr	r0, [r7, #4]
 800e836:	f7fe ff96 	bl	800d766 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e83a:	4b1d      	ldr	r3, [pc, #116]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	461a      	mov	r2, r3
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e844:	4b1a      	ldr	r3, [pc, #104]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e846:	781b      	ldrb	r3, [r3, #0]
 800e848:	4619      	mov	r1, r3
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f7fe ff6f 	bl	800d72e <USBD_SetClassConfig>
 800e850:	4603      	mov	r3, r0
 800e852:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e854:	7bfb      	ldrb	r3, [r7, #15]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d00f      	beq.n	800e87a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e85a:	6839      	ldr	r1, [r7, #0]
 800e85c:	6878      	ldr	r0, [r7, #4]
 800e85e:	f000 f918 	bl	800ea92 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	685b      	ldr	r3, [r3, #4]
 800e866:	b2db      	uxtb	r3, r3
 800e868:	4619      	mov	r1, r3
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f7fe ff7b 	bl	800d766 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2202      	movs	r2, #2
 800e874:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e878:	e014      	b.n	800e8a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f000 f9e0 	bl	800ec40 <USBD_CtlSendStatus>
      break;
 800e880:	e010      	b.n	800e8a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e882:	6878      	ldr	r0, [r7, #4]
 800e884:	f000 f9dc 	bl	800ec40 <USBD_CtlSendStatus>
      break;
 800e888:	e00c      	b.n	800e8a4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e88a:	6839      	ldr	r1, [r7, #0]
 800e88c:	6878      	ldr	r0, [r7, #4]
 800e88e:	f000 f900 	bl	800ea92 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e892:	4b07      	ldr	r3, [pc, #28]	@ (800e8b0 <USBD_SetConfig+0x150>)
 800e894:	781b      	ldrb	r3, [r3, #0]
 800e896:	4619      	mov	r1, r3
 800e898:	6878      	ldr	r0, [r7, #4]
 800e89a:	f7fe ff64 	bl	800d766 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e89e:	2303      	movs	r3, #3
 800e8a0:	73fb      	strb	r3, [r7, #15]
      break;
 800e8a2:	bf00      	nop
  }

  return ret;
 800e8a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	3710      	adds	r7, #16
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}
 800e8ae:	bf00      	nop
 800e8b0:	2400086c 	.word	0x2400086c

0800e8b4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8b4:	b580      	push	{r7, lr}
 800e8b6:	b082      	sub	sp, #8
 800e8b8:	af00      	add	r7, sp, #0
 800e8ba:	6078      	str	r0, [r7, #4]
 800e8bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	88db      	ldrh	r3, [r3, #6]
 800e8c2:	2b01      	cmp	r3, #1
 800e8c4:	d004      	beq.n	800e8d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e8c6:	6839      	ldr	r1, [r7, #0]
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f000 f8e2 	bl	800ea92 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e8ce:	e023      	b.n	800e918 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8d6:	b2db      	uxtb	r3, r3
 800e8d8:	2b02      	cmp	r3, #2
 800e8da:	dc02      	bgt.n	800e8e2 <USBD_GetConfig+0x2e>
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	dc03      	bgt.n	800e8e8 <USBD_GetConfig+0x34>
 800e8e0:	e015      	b.n	800e90e <USBD_GetConfig+0x5a>
 800e8e2:	2b03      	cmp	r3, #3
 800e8e4:	d00b      	beq.n	800e8fe <USBD_GetConfig+0x4a>
 800e8e6:	e012      	b.n	800e90e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	3308      	adds	r3, #8
 800e8f2:	2201      	movs	r2, #1
 800e8f4:	4619      	mov	r1, r3
 800e8f6:	6878      	ldr	r0, [r7, #4]
 800e8f8:	f000 f948 	bl	800eb8c <USBD_CtlSendData>
        break;
 800e8fc:	e00c      	b.n	800e918 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	3304      	adds	r3, #4
 800e902:	2201      	movs	r2, #1
 800e904:	4619      	mov	r1, r3
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f000 f940 	bl	800eb8c <USBD_CtlSendData>
        break;
 800e90c:	e004      	b.n	800e918 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e90e:	6839      	ldr	r1, [r7, #0]
 800e910:	6878      	ldr	r0, [r7, #4]
 800e912:	f000 f8be 	bl	800ea92 <USBD_CtlError>
        break;
 800e916:	bf00      	nop
}
 800e918:	bf00      	nop
 800e91a:	3708      	adds	r7, #8
 800e91c:	46bd      	mov	sp, r7
 800e91e:	bd80      	pop	{r7, pc}

0800e920 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b082      	sub	sp, #8
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
 800e928:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e930:	b2db      	uxtb	r3, r3
 800e932:	3b01      	subs	r3, #1
 800e934:	2b02      	cmp	r3, #2
 800e936:	d81e      	bhi.n	800e976 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	88db      	ldrh	r3, [r3, #6]
 800e93c:	2b02      	cmp	r3, #2
 800e93e:	d004      	beq.n	800e94a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e940:	6839      	ldr	r1, [r7, #0]
 800e942:	6878      	ldr	r0, [r7, #4]
 800e944:	f000 f8a5 	bl	800ea92 <USBD_CtlError>
        break;
 800e948:	e01a      	b.n	800e980 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	2201      	movs	r2, #1
 800e94e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e956:	2b00      	cmp	r3, #0
 800e958:	d005      	beq.n	800e966 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	68db      	ldr	r3, [r3, #12]
 800e95e:	f043 0202 	orr.w	r2, r3, #2
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	330c      	adds	r3, #12
 800e96a:	2202      	movs	r2, #2
 800e96c:	4619      	mov	r1, r3
 800e96e:	6878      	ldr	r0, [r7, #4]
 800e970:	f000 f90c 	bl	800eb8c <USBD_CtlSendData>
      break;
 800e974:	e004      	b.n	800e980 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e976:	6839      	ldr	r1, [r7, #0]
 800e978:	6878      	ldr	r0, [r7, #4]
 800e97a:	f000 f88a 	bl	800ea92 <USBD_CtlError>
      break;
 800e97e:	bf00      	nop
  }
}
 800e980:	bf00      	nop
 800e982:	3708      	adds	r7, #8
 800e984:	46bd      	mov	sp, r7
 800e986:	bd80      	pop	{r7, pc}

0800e988 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	b082      	sub	sp, #8
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
 800e990:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	885b      	ldrh	r3, [r3, #2]
 800e996:	2b01      	cmp	r3, #1
 800e998:	d107      	bne.n	800e9aa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	2201      	movs	r2, #1
 800e99e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e9a2:	6878      	ldr	r0, [r7, #4]
 800e9a4:	f000 f94c 	bl	800ec40 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e9a8:	e013      	b.n	800e9d2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	885b      	ldrh	r3, [r3, #2]
 800e9ae:	2b02      	cmp	r3, #2
 800e9b0:	d10b      	bne.n	800e9ca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e9b2:	683b      	ldr	r3, [r7, #0]
 800e9b4:	889b      	ldrh	r3, [r3, #4]
 800e9b6:	0a1b      	lsrs	r3, r3, #8
 800e9b8:	b29b      	uxth	r3, r3
 800e9ba:	b2da      	uxtb	r2, r3
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f000 f93c 	bl	800ec40 <USBD_CtlSendStatus>
}
 800e9c8:	e003      	b.n	800e9d2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e9ca:	6839      	ldr	r1, [r7, #0]
 800e9cc:	6878      	ldr	r0, [r7, #4]
 800e9ce:	f000 f860 	bl	800ea92 <USBD_CtlError>
}
 800e9d2:	bf00      	nop
 800e9d4:	3708      	adds	r7, #8
 800e9d6:	46bd      	mov	sp, r7
 800e9d8:	bd80      	pop	{r7, pc}

0800e9da <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9da:	b580      	push	{r7, lr}
 800e9dc:	b082      	sub	sp, #8
 800e9de:	af00      	add	r7, sp, #0
 800e9e0:	6078      	str	r0, [r7, #4]
 800e9e2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	3b01      	subs	r3, #1
 800e9ee:	2b02      	cmp	r3, #2
 800e9f0:	d80b      	bhi.n	800ea0a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	885b      	ldrh	r3, [r3, #2]
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	d10c      	bne.n	800ea14 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ea02:	6878      	ldr	r0, [r7, #4]
 800ea04:	f000 f91c 	bl	800ec40 <USBD_CtlSendStatus>
      }
      break;
 800ea08:	e004      	b.n	800ea14 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ea0a:	6839      	ldr	r1, [r7, #0]
 800ea0c:	6878      	ldr	r0, [r7, #4]
 800ea0e:	f000 f840 	bl	800ea92 <USBD_CtlError>
      break;
 800ea12:	e000      	b.n	800ea16 <USBD_ClrFeature+0x3c>
      break;
 800ea14:	bf00      	nop
  }
}
 800ea16:	bf00      	nop
 800ea18:	3708      	adds	r7, #8
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	bd80      	pop	{r7, pc}

0800ea1e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ea1e:	b580      	push	{r7, lr}
 800ea20:	b084      	sub	sp, #16
 800ea22:	af00      	add	r7, sp, #0
 800ea24:	6078      	str	r0, [r7, #4]
 800ea26:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	781a      	ldrb	r2, [r3, #0]
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	3301      	adds	r3, #1
 800ea38:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	781a      	ldrb	r2, [r3, #0]
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	3301      	adds	r3, #1
 800ea46:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ea48:	68f8      	ldr	r0, [r7, #12]
 800ea4a:	f7ff fa16 	bl	800de7a <SWAPBYTE>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	461a      	mov	r2, r3
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	3301      	adds	r3, #1
 800ea5a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	3301      	adds	r3, #1
 800ea60:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ea62:	68f8      	ldr	r0, [r7, #12]
 800ea64:	f7ff fa09 	bl	800de7a <SWAPBYTE>
 800ea68:	4603      	mov	r3, r0
 800ea6a:	461a      	mov	r2, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	3301      	adds	r3, #1
 800ea74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	3301      	adds	r3, #1
 800ea7a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ea7c:	68f8      	ldr	r0, [r7, #12]
 800ea7e:	f7ff f9fc 	bl	800de7a <SWAPBYTE>
 800ea82:	4603      	mov	r3, r0
 800ea84:	461a      	mov	r2, r3
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	80da      	strh	r2, [r3, #6]
}
 800ea8a:	bf00      	nop
 800ea8c:	3710      	adds	r7, #16
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}

0800ea92 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea92:	b580      	push	{r7, lr}
 800ea94:	b082      	sub	sp, #8
 800ea96:	af00      	add	r7, sp, #0
 800ea98:	6078      	str	r0, [r7, #4]
 800ea9a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ea9c:	2180      	movs	r1, #128	@ 0x80
 800ea9e:	6878      	ldr	r0, [r7, #4]
 800eaa0:	f000 fd22 	bl	800f4e8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800eaa4:	2100      	movs	r1, #0
 800eaa6:	6878      	ldr	r0, [r7, #4]
 800eaa8:	f000 fd1e 	bl	800f4e8 <USBD_LL_StallEP>
}
 800eaac:	bf00      	nop
 800eaae:	3708      	adds	r7, #8
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}

0800eab4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b086      	sub	sp, #24
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	60f8      	str	r0, [r7, #12]
 800eabc:	60b9      	str	r1, [r7, #8]
 800eabe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800eac0:	2300      	movs	r3, #0
 800eac2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d042      	beq.n	800eb50 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800eace:	6938      	ldr	r0, [r7, #16]
 800ead0:	f000 f842 	bl	800eb58 <USBD_GetLen>
 800ead4:	4603      	mov	r3, r0
 800ead6:	3301      	adds	r3, #1
 800ead8:	005b      	lsls	r3, r3, #1
 800eada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eade:	d808      	bhi.n	800eaf2 <USBD_GetString+0x3e>
 800eae0:	6938      	ldr	r0, [r7, #16]
 800eae2:	f000 f839 	bl	800eb58 <USBD_GetLen>
 800eae6:	4603      	mov	r3, r0
 800eae8:	3301      	adds	r3, #1
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	005b      	lsls	r3, r3, #1
 800eaee:	b29a      	uxth	r2, r3
 800eaf0:	e001      	b.n	800eaf6 <USBD_GetString+0x42>
 800eaf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800eafa:	7dfb      	ldrb	r3, [r7, #23]
 800eafc:	68ba      	ldr	r2, [r7, #8]
 800eafe:	4413      	add	r3, r2
 800eb00:	687a      	ldr	r2, [r7, #4]
 800eb02:	7812      	ldrb	r2, [r2, #0]
 800eb04:	701a      	strb	r2, [r3, #0]
  idx++;
 800eb06:	7dfb      	ldrb	r3, [r7, #23]
 800eb08:	3301      	adds	r3, #1
 800eb0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800eb0c:	7dfb      	ldrb	r3, [r7, #23]
 800eb0e:	68ba      	ldr	r2, [r7, #8]
 800eb10:	4413      	add	r3, r2
 800eb12:	2203      	movs	r2, #3
 800eb14:	701a      	strb	r2, [r3, #0]
  idx++;
 800eb16:	7dfb      	ldrb	r3, [r7, #23]
 800eb18:	3301      	adds	r3, #1
 800eb1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800eb1c:	e013      	b.n	800eb46 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800eb1e:	7dfb      	ldrb	r3, [r7, #23]
 800eb20:	68ba      	ldr	r2, [r7, #8]
 800eb22:	4413      	add	r3, r2
 800eb24:	693a      	ldr	r2, [r7, #16]
 800eb26:	7812      	ldrb	r2, [r2, #0]
 800eb28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800eb2a:	693b      	ldr	r3, [r7, #16]
 800eb2c:	3301      	adds	r3, #1
 800eb2e:	613b      	str	r3, [r7, #16]
    idx++;
 800eb30:	7dfb      	ldrb	r3, [r7, #23]
 800eb32:	3301      	adds	r3, #1
 800eb34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800eb36:	7dfb      	ldrb	r3, [r7, #23]
 800eb38:	68ba      	ldr	r2, [r7, #8]
 800eb3a:	4413      	add	r3, r2
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	701a      	strb	r2, [r3, #0]
    idx++;
 800eb40:	7dfb      	ldrb	r3, [r7, #23]
 800eb42:	3301      	adds	r3, #1
 800eb44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	781b      	ldrb	r3, [r3, #0]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d1e7      	bne.n	800eb1e <USBD_GetString+0x6a>
 800eb4e:	e000      	b.n	800eb52 <USBD_GetString+0x9e>
    return;
 800eb50:	bf00      	nop
  }
}
 800eb52:	3718      	adds	r7, #24
 800eb54:	46bd      	mov	sp, r7
 800eb56:	bd80      	pop	{r7, pc}

0800eb58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800eb58:	b480      	push	{r7}
 800eb5a:	b085      	sub	sp, #20
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800eb60:	2300      	movs	r3, #0
 800eb62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800eb68:	e005      	b.n	800eb76 <USBD_GetLen+0x1e>
  {
    len++;
 800eb6a:	7bfb      	ldrb	r3, [r7, #15]
 800eb6c:	3301      	adds	r3, #1
 800eb6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	3301      	adds	r3, #1
 800eb74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800eb76:	68bb      	ldr	r3, [r7, #8]
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d1f5      	bne.n	800eb6a <USBD_GetLen+0x12>
  }

  return len;
 800eb7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3714      	adds	r7, #20
 800eb84:	46bd      	mov	sp, r7
 800eb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8a:	4770      	bx	lr

0800eb8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b084      	sub	sp, #16
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	60f8      	str	r0, [r7, #12]
 800eb94:	60b9      	str	r1, [r7, #8]
 800eb96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2202      	movs	r2, #2
 800eb9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	687a      	ldr	r2, [r7, #4]
 800eba4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	687a      	ldr	r2, [r7, #4]
 800ebaa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	68ba      	ldr	r2, [r7, #8]
 800ebb0:	2100      	movs	r1, #0
 800ebb2:	68f8      	ldr	r0, [r7, #12]
 800ebb4:	f000 fd21 	bl	800f5fa <USBD_LL_Transmit>

  return USBD_OK;
 800ebb8:	2300      	movs	r3, #0
}
 800ebba:	4618      	mov	r0, r3
 800ebbc:	3710      	adds	r7, #16
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}

0800ebc2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ebc2:	b580      	push	{r7, lr}
 800ebc4:	b084      	sub	sp, #16
 800ebc6:	af00      	add	r7, sp, #0
 800ebc8:	60f8      	str	r0, [r7, #12]
 800ebca:	60b9      	str	r1, [r7, #8]
 800ebcc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	68ba      	ldr	r2, [r7, #8]
 800ebd2:	2100      	movs	r1, #0
 800ebd4:	68f8      	ldr	r0, [r7, #12]
 800ebd6:	f000 fd10 	bl	800f5fa <USBD_LL_Transmit>

  return USBD_OK;
 800ebda:	2300      	movs	r3, #0
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3710      	adds	r7, #16
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}

0800ebe4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b084      	sub	sp, #16
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	60f8      	str	r0, [r7, #12]
 800ebec:	60b9      	str	r1, [r7, #8]
 800ebee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	2203      	movs	r2, #3
 800ebf4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	687a      	ldr	r2, [r7, #4]
 800ebfc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	687a      	ldr	r2, [r7, #4]
 800ec04:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	68ba      	ldr	r2, [r7, #8]
 800ec0c:	2100      	movs	r1, #0
 800ec0e:	68f8      	ldr	r0, [r7, #12]
 800ec10:	f000 fd14 	bl	800f63c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec14:	2300      	movs	r3, #0
}
 800ec16:	4618      	mov	r0, r3
 800ec18:	3710      	adds	r7, #16
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	bd80      	pop	{r7, pc}

0800ec1e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ec1e:	b580      	push	{r7, lr}
 800ec20:	b084      	sub	sp, #16
 800ec22:	af00      	add	r7, sp, #0
 800ec24:	60f8      	str	r0, [r7, #12]
 800ec26:	60b9      	str	r1, [r7, #8]
 800ec28:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	68ba      	ldr	r2, [r7, #8]
 800ec2e:	2100      	movs	r1, #0
 800ec30:	68f8      	ldr	r0, [r7, #12]
 800ec32:	f000 fd03 	bl	800f63c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec36:	2300      	movs	r3, #0
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3710      	adds	r7, #16
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}

0800ec40 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b082      	sub	sp, #8
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	2204      	movs	r2, #4
 800ec4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ec50:	2300      	movs	r3, #0
 800ec52:	2200      	movs	r2, #0
 800ec54:	2100      	movs	r1, #0
 800ec56:	6878      	ldr	r0, [r7, #4]
 800ec58:	f000 fccf 	bl	800f5fa <USBD_LL_Transmit>

  return USBD_OK;
 800ec5c:	2300      	movs	r3, #0
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3708      	adds	r7, #8
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}

0800ec66 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ec66:	b580      	push	{r7, lr}
 800ec68:	b082      	sub	sp, #8
 800ec6a:	af00      	add	r7, sp, #0
 800ec6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	2205      	movs	r2, #5
 800ec72:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ec76:	2300      	movs	r3, #0
 800ec78:	2200      	movs	r2, #0
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	f000 fcdd 	bl	800f63c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec82:	2300      	movs	r3, #0
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	3708      	adds	r7, #8
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	bd80      	pop	{r7, pc}

0800ec8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ec90:	2200      	movs	r2, #0
 800ec92:	4913      	ldr	r1, [pc, #76]	@ (800ece0 <MX_USB_DEVICE_Init+0x54>)
 800ec94:	4813      	ldr	r0, [pc, #76]	@ (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800ec96:	f7fe fccd 	bl	800d634 <USBD_Init>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d001      	beq.n	800eca4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800eca0:	f7f2 f9d8 	bl	8001054 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800eca4:	4910      	ldr	r1, [pc, #64]	@ (800ece8 <MX_USB_DEVICE_Init+0x5c>)
 800eca6:	480f      	ldr	r0, [pc, #60]	@ (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800eca8:	f7fe fcf4 	bl	800d694 <USBD_RegisterClass>
 800ecac:	4603      	mov	r3, r0
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d001      	beq.n	800ecb6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ecb2:	f7f2 f9cf 	bl	8001054 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ecb6:	490d      	ldr	r1, [pc, #52]	@ (800ecec <MX_USB_DEVICE_Init+0x60>)
 800ecb8:	480a      	ldr	r0, [pc, #40]	@ (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800ecba:	f7fe fbeb 	bl	800d494 <USBD_CDC_RegisterInterface>
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d001      	beq.n	800ecc8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ecc4:	f7f2 f9c6 	bl	8001054 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ecc8:	4806      	ldr	r0, [pc, #24]	@ (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800ecca:	f7fe fd19 	bl	800d700 <USBD_Start>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d001      	beq.n	800ecd8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ecd4:	f7f2 f9be 	bl	8001054 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800ecd8:	f7f7 fa44 	bl	8006164 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ecdc:	bf00      	nop
 800ecde:	bd80      	pop	{r7, pc}
 800ece0:	240000e0 	.word	0x240000e0
 800ece4:	24000870 	.word	0x24000870
 800ece8:	2400004c 	.word	0x2400004c
 800ecec:	240000cc 	.word	0x240000cc

0800ecf0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	4905      	ldr	r1, [pc, #20]	@ (800ed0c <CDC_Init_FS+0x1c>)
 800ecf8:	4805      	ldr	r0, [pc, #20]	@ (800ed10 <CDC_Init_FS+0x20>)
 800ecfa:	f7fe fbe5 	bl	800d4c8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ecfe:	4905      	ldr	r1, [pc, #20]	@ (800ed14 <CDC_Init_FS+0x24>)
 800ed00:	4803      	ldr	r0, [pc, #12]	@ (800ed10 <CDC_Init_FS+0x20>)
 800ed02:	f7fe fc03 	bl	800d50c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ed06:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ed08:	4618      	mov	r0, r3
 800ed0a:	bd80      	pop	{r7, pc}
 800ed0c:	2400134c 	.word	0x2400134c
 800ed10:	24000870 	.word	0x24000870
 800ed14:	24000b4c 	.word	0x24000b4c

0800ed18 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ed1c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	46bd      	mov	sp, r7
 800ed22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed26:	4770      	bx	lr

0800ed28 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ed28:	b480      	push	{r7}
 800ed2a:	b083      	sub	sp, #12
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	4603      	mov	r3, r0
 800ed30:	6039      	str	r1, [r7, #0]
 800ed32:	71fb      	strb	r3, [r7, #7]
 800ed34:	4613      	mov	r3, r2
 800ed36:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ed38:	79fb      	ldrb	r3, [r7, #7]
 800ed3a:	2b23      	cmp	r3, #35	@ 0x23
 800ed3c:	d84a      	bhi.n	800edd4 <CDC_Control_FS+0xac>
 800ed3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ed44 <CDC_Control_FS+0x1c>)
 800ed40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed44:	0800edd5 	.word	0x0800edd5
 800ed48:	0800edd5 	.word	0x0800edd5
 800ed4c:	0800edd5 	.word	0x0800edd5
 800ed50:	0800edd5 	.word	0x0800edd5
 800ed54:	0800edd5 	.word	0x0800edd5
 800ed58:	0800edd5 	.word	0x0800edd5
 800ed5c:	0800edd5 	.word	0x0800edd5
 800ed60:	0800edd5 	.word	0x0800edd5
 800ed64:	0800edd5 	.word	0x0800edd5
 800ed68:	0800edd5 	.word	0x0800edd5
 800ed6c:	0800edd5 	.word	0x0800edd5
 800ed70:	0800edd5 	.word	0x0800edd5
 800ed74:	0800edd5 	.word	0x0800edd5
 800ed78:	0800edd5 	.word	0x0800edd5
 800ed7c:	0800edd5 	.word	0x0800edd5
 800ed80:	0800edd5 	.word	0x0800edd5
 800ed84:	0800edd5 	.word	0x0800edd5
 800ed88:	0800edd5 	.word	0x0800edd5
 800ed8c:	0800edd5 	.word	0x0800edd5
 800ed90:	0800edd5 	.word	0x0800edd5
 800ed94:	0800edd5 	.word	0x0800edd5
 800ed98:	0800edd5 	.word	0x0800edd5
 800ed9c:	0800edd5 	.word	0x0800edd5
 800eda0:	0800edd5 	.word	0x0800edd5
 800eda4:	0800edd5 	.word	0x0800edd5
 800eda8:	0800edd5 	.word	0x0800edd5
 800edac:	0800edd5 	.word	0x0800edd5
 800edb0:	0800edd5 	.word	0x0800edd5
 800edb4:	0800edd5 	.word	0x0800edd5
 800edb8:	0800edd5 	.word	0x0800edd5
 800edbc:	0800edd5 	.word	0x0800edd5
 800edc0:	0800edd5 	.word	0x0800edd5
 800edc4:	0800edd5 	.word	0x0800edd5
 800edc8:	0800edd5 	.word	0x0800edd5
 800edcc:	0800edd5 	.word	0x0800edd5
 800edd0:	0800edd5 	.word	0x0800edd5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800edd4:	bf00      	nop
  }

  return (USBD_OK);
 800edd6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800edd8:	4618      	mov	r0, r3
 800edda:	370c      	adds	r7, #12
 800eddc:	46bd      	mov	sp, r7
 800edde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede2:	4770      	bx	lr

0800ede4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b082      	sub	sp, #8
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
 800edec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800edee:	6879      	ldr	r1, [r7, #4]
 800edf0:	4805      	ldr	r0, [pc, #20]	@ (800ee08 <CDC_Receive_FS+0x24>)
 800edf2:	f7fe fb8b 	bl	800d50c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800edf6:	4804      	ldr	r0, [pc, #16]	@ (800ee08 <CDC_Receive_FS+0x24>)
 800edf8:	f7fe fbe6 	bl	800d5c8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800edfc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	3708      	adds	r7, #8
 800ee02:	46bd      	mov	sp, r7
 800ee04:	bd80      	pop	{r7, pc}
 800ee06:	bf00      	nop
 800ee08:	24000870 	.word	0x24000870

0800ee0c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b084      	sub	sp, #16
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
 800ee14:	460b      	mov	r3, r1
 800ee16:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ee1c:	4b0d      	ldr	r3, [pc, #52]	@ (800ee54 <CDC_Transmit_FS+0x48>)
 800ee1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee22:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ee24:	68bb      	ldr	r3, [r7, #8]
 800ee26:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d001      	beq.n	800ee32 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ee2e:	2301      	movs	r3, #1
 800ee30:	e00b      	b.n	800ee4a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ee32:	887b      	ldrh	r3, [r7, #2]
 800ee34:	461a      	mov	r2, r3
 800ee36:	6879      	ldr	r1, [r7, #4]
 800ee38:	4806      	ldr	r0, [pc, #24]	@ (800ee54 <CDC_Transmit_FS+0x48>)
 800ee3a:	f7fe fb45 	bl	800d4c8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ee3e:	4805      	ldr	r0, [pc, #20]	@ (800ee54 <CDC_Transmit_FS+0x48>)
 800ee40:	f7fe fb82 	bl	800d548 <USBD_CDC_TransmitPacket>
 800ee44:	4603      	mov	r3, r0
 800ee46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ee48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3710      	adds	r7, #16
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}
 800ee52:	bf00      	nop
 800ee54:	24000870 	.word	0x24000870

0800ee58 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ee58:	b480      	push	{r7}
 800ee5a:	b087      	sub	sp, #28
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	60f8      	str	r0, [r7, #12]
 800ee60:	60b9      	str	r1, [r7, #8]
 800ee62:	4613      	mov	r3, r2
 800ee64:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ee66:	2300      	movs	r3, #0
 800ee68:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ee6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	371c      	adds	r7, #28
 800ee72:	46bd      	mov	sp, r7
 800ee74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee78:	4770      	bx	lr
	...

0800ee7c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b083      	sub	sp, #12
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	4603      	mov	r3, r0
 800ee84:	6039      	str	r1, [r7, #0]
 800ee86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	2212      	movs	r2, #18
 800ee8c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ee8e:	4b03      	ldr	r3, [pc, #12]	@ (800ee9c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	370c      	adds	r7, #12
 800ee94:	46bd      	mov	sp, r7
 800ee96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9a:	4770      	bx	lr
 800ee9c:	24000100 	.word	0x24000100

0800eea0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eea0:	b480      	push	{r7}
 800eea2:	b083      	sub	sp, #12
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	4603      	mov	r3, r0
 800eea8:	6039      	str	r1, [r7, #0]
 800eeaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	2204      	movs	r2, #4
 800eeb0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800eeb2:	4b03      	ldr	r3, [pc, #12]	@ (800eec0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	370c      	adds	r7, #12
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eebe:	4770      	bx	lr
 800eec0:	24000114 	.word	0x24000114

0800eec4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b082      	sub	sp, #8
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	4603      	mov	r3, r0
 800eecc:	6039      	str	r1, [r7, #0]
 800eece:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eed0:	79fb      	ldrb	r3, [r7, #7]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d105      	bne.n	800eee2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eed6:	683a      	ldr	r2, [r7, #0]
 800eed8:	4907      	ldr	r1, [pc, #28]	@ (800eef8 <USBD_FS_ProductStrDescriptor+0x34>)
 800eeda:	4808      	ldr	r0, [pc, #32]	@ (800eefc <USBD_FS_ProductStrDescriptor+0x38>)
 800eedc:	f7ff fdea 	bl	800eab4 <USBD_GetString>
 800eee0:	e004      	b.n	800eeec <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eee2:	683a      	ldr	r2, [r7, #0]
 800eee4:	4904      	ldr	r1, [pc, #16]	@ (800eef8 <USBD_FS_ProductStrDescriptor+0x34>)
 800eee6:	4805      	ldr	r0, [pc, #20]	@ (800eefc <USBD_FS_ProductStrDescriptor+0x38>)
 800eee8:	f7ff fde4 	bl	800eab4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800eeec:	4b02      	ldr	r3, [pc, #8]	@ (800eef8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800eeee:	4618      	mov	r0, r3
 800eef0:	3708      	adds	r7, #8
 800eef2:	46bd      	mov	sp, r7
 800eef4:	bd80      	pop	{r7, pc}
 800eef6:	bf00      	nop
 800eef8:	24001b4c 	.word	0x24001b4c
 800eefc:	0801243c 	.word	0x0801243c

0800ef00 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef00:	b580      	push	{r7, lr}
 800ef02:	b082      	sub	sp, #8
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	4603      	mov	r3, r0
 800ef08:	6039      	str	r1, [r7, #0]
 800ef0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ef0c:	683a      	ldr	r2, [r7, #0]
 800ef0e:	4904      	ldr	r1, [pc, #16]	@ (800ef20 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ef10:	4804      	ldr	r0, [pc, #16]	@ (800ef24 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ef12:	f7ff fdcf 	bl	800eab4 <USBD_GetString>
  return USBD_StrDesc;
 800ef16:	4b02      	ldr	r3, [pc, #8]	@ (800ef20 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ef18:	4618      	mov	r0, r3
 800ef1a:	3708      	adds	r7, #8
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	24001b4c 	.word	0x24001b4c
 800ef24:	08012454 	.word	0x08012454

0800ef28 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b082      	sub	sp, #8
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	4603      	mov	r3, r0
 800ef30:	6039      	str	r1, [r7, #0]
 800ef32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	221a      	movs	r2, #26
 800ef38:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ef3a:	f000 f843 	bl	800efc4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ef3e:	4b02      	ldr	r3, [pc, #8]	@ (800ef48 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	3708      	adds	r7, #8
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bd80      	pop	{r7, pc}
 800ef48:	24000118 	.word	0x24000118

0800ef4c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	4603      	mov	r3, r0
 800ef54:	6039      	str	r1, [r7, #0]
 800ef56:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ef58:	79fb      	ldrb	r3, [r7, #7]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d105      	bne.n	800ef6a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ef5e:	683a      	ldr	r2, [r7, #0]
 800ef60:	4907      	ldr	r1, [pc, #28]	@ (800ef80 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ef62:	4808      	ldr	r0, [pc, #32]	@ (800ef84 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ef64:	f7ff fda6 	bl	800eab4 <USBD_GetString>
 800ef68:	e004      	b.n	800ef74 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ef6a:	683a      	ldr	r2, [r7, #0]
 800ef6c:	4904      	ldr	r1, [pc, #16]	@ (800ef80 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ef6e:	4805      	ldr	r0, [pc, #20]	@ (800ef84 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ef70:	f7ff fda0 	bl	800eab4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ef74:	4b02      	ldr	r3, [pc, #8]	@ (800ef80 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ef76:	4618      	mov	r0, r3
 800ef78:	3708      	adds	r7, #8
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	24001b4c 	.word	0x24001b4c
 800ef84:	08012468 	.word	0x08012468

0800ef88 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	b082      	sub	sp, #8
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	4603      	mov	r3, r0
 800ef90:	6039      	str	r1, [r7, #0]
 800ef92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ef94:	79fb      	ldrb	r3, [r7, #7]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d105      	bne.n	800efa6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ef9a:	683a      	ldr	r2, [r7, #0]
 800ef9c:	4907      	ldr	r1, [pc, #28]	@ (800efbc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ef9e:	4808      	ldr	r0, [pc, #32]	@ (800efc0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800efa0:	f7ff fd88 	bl	800eab4 <USBD_GetString>
 800efa4:	e004      	b.n	800efb0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800efa6:	683a      	ldr	r2, [r7, #0]
 800efa8:	4904      	ldr	r1, [pc, #16]	@ (800efbc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800efaa:	4805      	ldr	r0, [pc, #20]	@ (800efc0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800efac:	f7ff fd82 	bl	800eab4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800efb0:	4b02      	ldr	r3, [pc, #8]	@ (800efbc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800efb2:	4618      	mov	r0, r3
 800efb4:	3708      	adds	r7, #8
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}
 800efba:	bf00      	nop
 800efbc:	24001b4c 	.word	0x24001b4c
 800efc0:	08012474 	.word	0x08012474

0800efc4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800efca:	4b0f      	ldr	r3, [pc, #60]	@ (800f008 <Get_SerialNum+0x44>)
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800efd0:	4b0e      	ldr	r3, [pc, #56]	@ (800f00c <Get_SerialNum+0x48>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800efd6:	4b0e      	ldr	r3, [pc, #56]	@ (800f010 <Get_SerialNum+0x4c>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800efdc:	68fa      	ldr	r2, [r7, #12]
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	4413      	add	r3, r2
 800efe2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d009      	beq.n	800effe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800efea:	2208      	movs	r2, #8
 800efec:	4909      	ldr	r1, [pc, #36]	@ (800f014 <Get_SerialNum+0x50>)
 800efee:	68f8      	ldr	r0, [r7, #12]
 800eff0:	f000 f814 	bl	800f01c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800eff4:	2204      	movs	r2, #4
 800eff6:	4908      	ldr	r1, [pc, #32]	@ (800f018 <Get_SerialNum+0x54>)
 800eff8:	68b8      	ldr	r0, [r7, #8]
 800effa:	f000 f80f 	bl	800f01c <IntToUnicode>
  }
}
 800effe:	bf00      	nop
 800f000:	3710      	adds	r7, #16
 800f002:	46bd      	mov	sp, r7
 800f004:	bd80      	pop	{r7, pc}
 800f006:	bf00      	nop
 800f008:	1ff1e800 	.word	0x1ff1e800
 800f00c:	1ff1e804 	.word	0x1ff1e804
 800f010:	1ff1e808 	.word	0x1ff1e808
 800f014:	2400011a 	.word	0x2400011a
 800f018:	2400012a 	.word	0x2400012a

0800f01c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f01c:	b480      	push	{r7}
 800f01e:	b087      	sub	sp, #28
 800f020:	af00      	add	r7, sp, #0
 800f022:	60f8      	str	r0, [r7, #12]
 800f024:	60b9      	str	r1, [r7, #8]
 800f026:	4613      	mov	r3, r2
 800f028:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f02a:	2300      	movs	r3, #0
 800f02c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f02e:	2300      	movs	r3, #0
 800f030:	75fb      	strb	r3, [r7, #23]
 800f032:	e027      	b.n	800f084 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	0f1b      	lsrs	r3, r3, #28
 800f038:	2b09      	cmp	r3, #9
 800f03a:	d80b      	bhi.n	800f054 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	0f1b      	lsrs	r3, r3, #28
 800f040:	b2da      	uxtb	r2, r3
 800f042:	7dfb      	ldrb	r3, [r7, #23]
 800f044:	005b      	lsls	r3, r3, #1
 800f046:	4619      	mov	r1, r3
 800f048:	68bb      	ldr	r3, [r7, #8]
 800f04a:	440b      	add	r3, r1
 800f04c:	3230      	adds	r2, #48	@ 0x30
 800f04e:	b2d2      	uxtb	r2, r2
 800f050:	701a      	strb	r2, [r3, #0]
 800f052:	e00a      	b.n	800f06a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	0f1b      	lsrs	r3, r3, #28
 800f058:	b2da      	uxtb	r2, r3
 800f05a:	7dfb      	ldrb	r3, [r7, #23]
 800f05c:	005b      	lsls	r3, r3, #1
 800f05e:	4619      	mov	r1, r3
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	440b      	add	r3, r1
 800f064:	3237      	adds	r2, #55	@ 0x37
 800f066:	b2d2      	uxtb	r2, r2
 800f068:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	011b      	lsls	r3, r3, #4
 800f06e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f070:	7dfb      	ldrb	r3, [r7, #23]
 800f072:	005b      	lsls	r3, r3, #1
 800f074:	3301      	adds	r3, #1
 800f076:	68ba      	ldr	r2, [r7, #8]
 800f078:	4413      	add	r3, r2
 800f07a:	2200      	movs	r2, #0
 800f07c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f07e:	7dfb      	ldrb	r3, [r7, #23]
 800f080:	3301      	adds	r3, #1
 800f082:	75fb      	strb	r3, [r7, #23]
 800f084:	7dfa      	ldrb	r2, [r7, #23]
 800f086:	79fb      	ldrb	r3, [r7, #7]
 800f088:	429a      	cmp	r2, r3
 800f08a:	d3d3      	bcc.n	800f034 <IntToUnicode+0x18>
  }
}
 800f08c:	bf00      	nop
 800f08e:	bf00      	nop
 800f090:	371c      	adds	r7, #28
 800f092:	46bd      	mov	sp, r7
 800f094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f098:	4770      	bx	lr
	...

0800f09c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	b0ba      	sub	sp, #232	@ 0xe8
 800f0a0:	af00      	add	r7, sp, #0
 800f0a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f0a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	601a      	str	r2, [r3, #0]
 800f0ac:	605a      	str	r2, [r3, #4]
 800f0ae:	609a      	str	r2, [r3, #8]
 800f0b0:	60da      	str	r2, [r3, #12]
 800f0b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f0b4:	f107 0310 	add.w	r3, r7, #16
 800f0b8:	22c0      	movs	r2, #192	@ 0xc0
 800f0ba:	2100      	movs	r1, #0
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f001 f890 	bl	80101e2 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	4a34      	ldr	r2, [pc, #208]	@ (800f198 <HAL_PCD_MspInit+0xfc>)
 800f0c8:	4293      	cmp	r3, r2
 800f0ca:	d161      	bne.n	800f190 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f0cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800f0d0:	f04f 0300 	mov.w	r3, #0
 800f0d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800f0d8:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800f0dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f0e0:	f107 0310 	add.w	r3, r7, #16
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	f7f8 f833 	bl	8007150 <HAL_RCCEx_PeriphCLKConfig>
 800f0ea:	4603      	mov	r3, r0
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d001      	beq.n	800f0f4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800f0f0:	f7f1 ffb0 	bl	8001054 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800f0f4:	f7f7 f836 	bl	8006164 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f0f8:	4b28      	ldr	r3, [pc, #160]	@ (800f19c <HAL_PCD_MspInit+0x100>)
 800f0fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f0fe:	4a27      	ldr	r2, [pc, #156]	@ (800f19c <HAL_PCD_MspInit+0x100>)
 800f100:	f043 0301 	orr.w	r3, r3, #1
 800f104:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f108:	4b24      	ldr	r3, [pc, #144]	@ (800f19c <HAL_PCD_MspInit+0x100>)
 800f10a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f10e:	f003 0301 	and.w	r3, r3, #1
 800f112:	60fb      	str	r3, [r7, #12]
 800f114:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800f116:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800f11a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f11e:	2302      	movs	r3, #2
 800f120:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f124:	2300      	movs	r3, #0
 800f126:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f12a:	2300      	movs	r3, #0
 800f12c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800f130:	230a      	movs	r3, #10
 800f132:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f136:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f13a:	4619      	mov	r1, r3
 800f13c:	4818      	ldr	r0, [pc, #96]	@ (800f1a0 <HAL_PCD_MspInit+0x104>)
 800f13e:	f7f5 fb07 	bl	8004750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800f142:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f146:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f14a:	2300      	movs	r3, #0
 800f14c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f150:	2300      	movs	r3, #0
 800f152:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f156:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f15a:	4619      	mov	r1, r3
 800f15c:	4810      	ldr	r0, [pc, #64]	@ (800f1a0 <HAL_PCD_MspInit+0x104>)
 800f15e:	f7f5 faf7 	bl	8004750 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f162:	4b0e      	ldr	r3, [pc, #56]	@ (800f19c <HAL_PCD_MspInit+0x100>)
 800f164:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f168:	4a0c      	ldr	r2, [pc, #48]	@ (800f19c <HAL_PCD_MspInit+0x100>)
 800f16a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f16e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800f172:	4b0a      	ldr	r3, [pc, #40]	@ (800f19c <HAL_PCD_MspInit+0x100>)
 800f174:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f178:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f17c:	60bb      	str	r3, [r7, #8]
 800f17e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f180:	2200      	movs	r2, #0
 800f182:	2100      	movs	r1, #0
 800f184:	2065      	movs	r0, #101	@ 0x65
 800f186:	f7f3 f952 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f18a:	2065      	movs	r0, #101	@ 0x65
 800f18c:	f7f3 f969 	bl	8002462 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f190:	bf00      	nop
 800f192:	37e8      	adds	r7, #232	@ 0xe8
 800f194:	46bd      	mov	sp, r7
 800f196:	bd80      	pop	{r7, pc}
 800f198:	40080000 	.word	0x40080000
 800f19c:	58024400 	.word	0x58024400
 800f1a0:	58020000 	.word	0x58020000

0800f1a4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	b082      	sub	sp, #8
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f1b8:	4619      	mov	r1, r3
 800f1ba:	4610      	mov	r0, r2
 800f1bc:	f7fe faed 	bl	800d79a <USBD_LL_SetupStage>
}
 800f1c0:	bf00      	nop
 800f1c2:	3708      	adds	r7, #8
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	bd80      	pop	{r7, pc}

0800f1c8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1c8:	b580      	push	{r7, lr}
 800f1ca:	b082      	sub	sp, #8
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	6078      	str	r0, [r7, #4]
 800f1d0:	460b      	mov	r3, r1
 800f1d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f1da:	78fa      	ldrb	r2, [r7, #3]
 800f1dc:	6879      	ldr	r1, [r7, #4]
 800f1de:	4613      	mov	r3, r2
 800f1e0:	00db      	lsls	r3, r3, #3
 800f1e2:	4413      	add	r3, r2
 800f1e4:	009b      	lsls	r3, r3, #2
 800f1e6:	440b      	add	r3, r1
 800f1e8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f1ec:	681a      	ldr	r2, [r3, #0]
 800f1ee:	78fb      	ldrb	r3, [r7, #3]
 800f1f0:	4619      	mov	r1, r3
 800f1f2:	f7fe fb27 	bl	800d844 <USBD_LL_DataOutStage>
}
 800f1f6:	bf00      	nop
 800f1f8:	3708      	adds	r7, #8
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	bd80      	pop	{r7, pc}

0800f1fe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1fe:	b580      	push	{r7, lr}
 800f200:	b082      	sub	sp, #8
 800f202:	af00      	add	r7, sp, #0
 800f204:	6078      	str	r0, [r7, #4]
 800f206:	460b      	mov	r3, r1
 800f208:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f210:	78fa      	ldrb	r2, [r7, #3]
 800f212:	6879      	ldr	r1, [r7, #4]
 800f214:	4613      	mov	r3, r2
 800f216:	00db      	lsls	r3, r3, #3
 800f218:	4413      	add	r3, r2
 800f21a:	009b      	lsls	r3, r3, #2
 800f21c:	440b      	add	r3, r1
 800f21e:	3320      	adds	r3, #32
 800f220:	681a      	ldr	r2, [r3, #0]
 800f222:	78fb      	ldrb	r3, [r7, #3]
 800f224:	4619      	mov	r1, r3
 800f226:	f7fe fbc0 	bl	800d9aa <USBD_LL_DataInStage>
}
 800f22a:	bf00      	nop
 800f22c:	3708      	adds	r7, #8
 800f22e:	46bd      	mov	sp, r7
 800f230:	bd80      	pop	{r7, pc}

0800f232 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f232:	b580      	push	{r7, lr}
 800f234:	b082      	sub	sp, #8
 800f236:	af00      	add	r7, sp, #0
 800f238:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f240:	4618      	mov	r0, r3
 800f242:	f7fe fcfa 	bl	800dc3a <USBD_LL_SOF>
}
 800f246:	bf00      	nop
 800f248:	3708      	adds	r7, #8
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}

0800f24e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f24e:	b580      	push	{r7, lr}
 800f250:	b084      	sub	sp, #16
 800f252:	af00      	add	r7, sp, #0
 800f254:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f256:	2301      	movs	r3, #1
 800f258:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	79db      	ldrb	r3, [r3, #7]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d102      	bne.n	800f268 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f262:	2300      	movs	r3, #0
 800f264:	73fb      	strb	r3, [r7, #15]
 800f266:	e008      	b.n	800f27a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	79db      	ldrb	r3, [r3, #7]
 800f26c:	2b02      	cmp	r3, #2
 800f26e:	d102      	bne.n	800f276 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f270:	2301      	movs	r3, #1
 800f272:	73fb      	strb	r3, [r7, #15]
 800f274:	e001      	b.n	800f27a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f276:	f7f1 feed 	bl	8001054 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f280:	7bfa      	ldrb	r2, [r7, #15]
 800f282:	4611      	mov	r1, r2
 800f284:	4618      	mov	r0, r3
 800f286:	f7fe fc94 	bl	800dbb2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f290:	4618      	mov	r0, r3
 800f292:	f7fe fc3c 	bl	800db0e <USBD_LL_Reset>
}
 800f296:	bf00      	nop
 800f298:	3710      	adds	r7, #16
 800f29a:	46bd      	mov	sp, r7
 800f29c:	bd80      	pop	{r7, pc}
	...

0800f2a0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b082      	sub	sp, #8
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	f7fe fc8f 	bl	800dbd2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	687a      	ldr	r2, [r7, #4]
 800f2c0:	6812      	ldr	r2, [r2, #0]
 800f2c2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f2c6:	f043 0301 	orr.w	r3, r3, #1
 800f2ca:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	7adb      	ldrb	r3, [r3, #11]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d005      	beq.n	800f2e0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f2d4:	4b04      	ldr	r3, [pc, #16]	@ (800f2e8 <HAL_PCD_SuspendCallback+0x48>)
 800f2d6:	691b      	ldr	r3, [r3, #16]
 800f2d8:	4a03      	ldr	r2, [pc, #12]	@ (800f2e8 <HAL_PCD_SuspendCallback+0x48>)
 800f2da:	f043 0306 	orr.w	r3, r3, #6
 800f2de:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f2e0:	bf00      	nop
 800f2e2:	3708      	adds	r7, #8
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	bd80      	pop	{r7, pc}
 800f2e8:	e000ed00 	.word	0xe000ed00

0800f2ec <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2ec:	b580      	push	{r7, lr}
 800f2ee:	b082      	sub	sp, #8
 800f2f0:	af00      	add	r7, sp, #0
 800f2f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f7fe fc85 	bl	800dc0a <USBD_LL_Resume>
}
 800f300:	bf00      	nop
 800f302:	3708      	adds	r7, #8
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}

0800f308 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b082      	sub	sp, #8
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	460b      	mov	r3, r1
 800f312:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f31a:	78fa      	ldrb	r2, [r7, #3]
 800f31c:	4611      	mov	r1, r2
 800f31e:	4618      	mov	r0, r3
 800f320:	f7fe fcdd 	bl	800dcde <USBD_LL_IsoOUTIncomplete>
}
 800f324:	bf00      	nop
 800f326:	3708      	adds	r7, #8
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}

0800f32c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b082      	sub	sp, #8
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
 800f334:	460b      	mov	r3, r1
 800f336:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f33e:	78fa      	ldrb	r2, [r7, #3]
 800f340:	4611      	mov	r1, r2
 800f342:	4618      	mov	r0, r3
 800f344:	f7fe fc99 	bl	800dc7a <USBD_LL_IsoINIncomplete>
}
 800f348:	bf00      	nop
 800f34a:	3708      	adds	r7, #8
 800f34c:	46bd      	mov	sp, r7
 800f34e:	bd80      	pop	{r7, pc}

0800f350 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f35e:	4618      	mov	r0, r3
 800f360:	f7fe fcef 	bl	800dd42 <USBD_LL_DevConnected>
}
 800f364:	bf00      	nop
 800f366:	3708      	adds	r7, #8
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}

0800f36c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f36c:	b580      	push	{r7, lr}
 800f36e:	b082      	sub	sp, #8
 800f370:	af00      	add	r7, sp, #0
 800f372:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f37a:	4618      	mov	r0, r3
 800f37c:	f7fe fcec 	bl	800dd58 <USBD_LL_DevDisconnected>
}
 800f380:	bf00      	nop
 800f382:	3708      	adds	r7, #8
 800f384:	46bd      	mov	sp, r7
 800f386:	bd80      	pop	{r7, pc}

0800f388 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b082      	sub	sp, #8
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	781b      	ldrb	r3, [r3, #0]
 800f394:	2b00      	cmp	r3, #0
 800f396:	d13e      	bne.n	800f416 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f398:	4a21      	ldr	r2, [pc, #132]	@ (800f420 <USBD_LL_Init+0x98>)
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	4a1f      	ldr	r2, [pc, #124]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3a4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f3a8:	4b1d      	ldr	r3, [pc, #116]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3aa:	4a1e      	ldr	r2, [pc, #120]	@ (800f424 <USBD_LL_Init+0x9c>)
 800f3ac:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800f3ae:	4b1c      	ldr	r3, [pc, #112]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3b0:	2209      	movs	r2, #9
 800f3b2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f3b4:	4b1a      	ldr	r3, [pc, #104]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3b6:	2202      	movs	r2, #2
 800f3b8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f3ba:	4b19      	ldr	r3, [pc, #100]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3bc:	2200      	movs	r2, #0
 800f3be:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f3c0:	4b17      	ldr	r3, [pc, #92]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3c2:	2202      	movs	r2, #2
 800f3c4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800f3c6:	4b16      	ldr	r3, [pc, #88]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3c8:	2201      	movs	r2, #1
 800f3ca:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f3cc:	4b14      	ldr	r3, [pc, #80]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f3d2:	4b13      	ldr	r3, [pc, #76]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800f3d8:	4b11      	ldr	r3, [pc, #68]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3da:	2201      	movs	r2, #1
 800f3dc:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800f3de:	4b10      	ldr	r3, [pc, #64]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3e0:	2201      	movs	r2, #1
 800f3e2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f3e4:	4b0e      	ldr	r3, [pc, #56]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f3ea:	480d      	ldr	r0, [pc, #52]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3ec:	f7f5 fbc2 	bl	8004b74 <HAL_PCD_Init>
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d001      	beq.n	800f3fa <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800f3f6:	f7f1 fe2d 	bl	8001054 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f3fa:	2180      	movs	r1, #128	@ 0x80
 800f3fc:	4808      	ldr	r0, [pc, #32]	@ (800f420 <USBD_LL_Init+0x98>)
 800f3fe:	f7f6 fe16 	bl	800602e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f402:	2240      	movs	r2, #64	@ 0x40
 800f404:	2100      	movs	r1, #0
 800f406:	4806      	ldr	r0, [pc, #24]	@ (800f420 <USBD_LL_Init+0x98>)
 800f408:	f7f6 fdca 	bl	8005fa0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f40c:	2280      	movs	r2, #128	@ 0x80
 800f40e:	2101      	movs	r1, #1
 800f410:	4803      	ldr	r0, [pc, #12]	@ (800f420 <USBD_LL_Init+0x98>)
 800f412:	f7f6 fdc5 	bl	8005fa0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800f416:	2300      	movs	r3, #0
}
 800f418:	4618      	mov	r0, r3
 800f41a:	3708      	adds	r7, #8
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}
 800f420:	24001d4c 	.word	0x24001d4c
 800f424:	40080000 	.word	0x40080000

0800f428 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b084      	sub	sp, #16
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f430:	2300      	movs	r3, #0
 800f432:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f434:	2300      	movs	r3, #0
 800f436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f43e:	4618      	mov	r0, r3
 800f440:	f7f5 fca4 	bl	8004d8c <HAL_PCD_Start>
 800f444:	4603      	mov	r3, r0
 800f446:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f448:	7bfb      	ldrb	r3, [r7, #15]
 800f44a:	4618      	mov	r0, r3
 800f44c:	f000 f942 	bl	800f6d4 <USBD_Get_USB_Status>
 800f450:	4603      	mov	r3, r0
 800f452:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f454:	7bbb      	ldrb	r3, [r7, #14]
}
 800f456:	4618      	mov	r0, r3
 800f458:	3710      	adds	r7, #16
 800f45a:	46bd      	mov	sp, r7
 800f45c:	bd80      	pop	{r7, pc}

0800f45e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f45e:	b580      	push	{r7, lr}
 800f460:	b084      	sub	sp, #16
 800f462:	af00      	add	r7, sp, #0
 800f464:	6078      	str	r0, [r7, #4]
 800f466:	4608      	mov	r0, r1
 800f468:	4611      	mov	r1, r2
 800f46a:	461a      	mov	r2, r3
 800f46c:	4603      	mov	r3, r0
 800f46e:	70fb      	strb	r3, [r7, #3]
 800f470:	460b      	mov	r3, r1
 800f472:	70bb      	strb	r3, [r7, #2]
 800f474:	4613      	mov	r3, r2
 800f476:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f478:	2300      	movs	r3, #0
 800f47a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f47c:	2300      	movs	r3, #0
 800f47e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f486:	78bb      	ldrb	r3, [r7, #2]
 800f488:	883a      	ldrh	r2, [r7, #0]
 800f48a:	78f9      	ldrb	r1, [r7, #3]
 800f48c:	f7f6 f9a5 	bl	80057da <HAL_PCD_EP_Open>
 800f490:	4603      	mov	r3, r0
 800f492:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f494:	7bfb      	ldrb	r3, [r7, #15]
 800f496:	4618      	mov	r0, r3
 800f498:	f000 f91c 	bl	800f6d4 <USBD_Get_USB_Status>
 800f49c:	4603      	mov	r3, r0
 800f49e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	3710      	adds	r7, #16
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}

0800f4aa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f4aa:	b580      	push	{r7, lr}
 800f4ac:	b084      	sub	sp, #16
 800f4ae:	af00      	add	r7, sp, #0
 800f4b0:	6078      	str	r0, [r7, #4]
 800f4b2:	460b      	mov	r3, r1
 800f4b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f4c4:	78fa      	ldrb	r2, [r7, #3]
 800f4c6:	4611      	mov	r1, r2
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f7f6 f9ee 	bl	80058aa <HAL_PCD_EP_Close>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4d2:	7bfb      	ldrb	r3, [r7, #15]
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	f000 f8fd 	bl	800f6d4 <USBD_Get_USB_Status>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4de:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	3710      	adds	r7, #16
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	bd80      	pop	{r7, pc}

0800f4e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b084      	sub	sp, #16
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
 800f4f0:	460b      	mov	r3, r1
 800f4f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f502:	78fa      	ldrb	r2, [r7, #3]
 800f504:	4611      	mov	r1, r2
 800f506:	4618      	mov	r0, r3
 800f508:	f7f6 faa6 	bl	8005a58 <HAL_PCD_EP_SetStall>
 800f50c:	4603      	mov	r3, r0
 800f50e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f510:	7bfb      	ldrb	r3, [r7, #15]
 800f512:	4618      	mov	r0, r3
 800f514:	f000 f8de 	bl	800f6d4 <USBD_Get_USB_Status>
 800f518:	4603      	mov	r3, r0
 800f51a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f51c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f51e:	4618      	mov	r0, r3
 800f520:	3710      	adds	r7, #16
 800f522:	46bd      	mov	sp, r7
 800f524:	bd80      	pop	{r7, pc}

0800f526 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f526:	b580      	push	{r7, lr}
 800f528:	b084      	sub	sp, #16
 800f52a:	af00      	add	r7, sp, #0
 800f52c:	6078      	str	r0, [r7, #4]
 800f52e:	460b      	mov	r3, r1
 800f530:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f532:	2300      	movs	r3, #0
 800f534:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f536:	2300      	movs	r3, #0
 800f538:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f540:	78fa      	ldrb	r2, [r7, #3]
 800f542:	4611      	mov	r1, r2
 800f544:	4618      	mov	r0, r3
 800f546:	f7f6 faea 	bl	8005b1e <HAL_PCD_EP_ClrStall>
 800f54a:	4603      	mov	r3, r0
 800f54c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f54e:	7bfb      	ldrb	r3, [r7, #15]
 800f550:	4618      	mov	r0, r3
 800f552:	f000 f8bf 	bl	800f6d4 <USBD_Get_USB_Status>
 800f556:	4603      	mov	r3, r0
 800f558:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f55a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f55c:	4618      	mov	r0, r3
 800f55e:	3710      	adds	r7, #16
 800f560:	46bd      	mov	sp, r7
 800f562:	bd80      	pop	{r7, pc}

0800f564 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f564:	b480      	push	{r7}
 800f566:	b085      	sub	sp, #20
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
 800f56c:	460b      	mov	r3, r1
 800f56e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f576:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f578:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	da0b      	bge.n	800f598 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f580:	78fb      	ldrb	r3, [r7, #3]
 800f582:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f586:	68f9      	ldr	r1, [r7, #12]
 800f588:	4613      	mov	r3, r2
 800f58a:	00db      	lsls	r3, r3, #3
 800f58c:	4413      	add	r3, r2
 800f58e:	009b      	lsls	r3, r3, #2
 800f590:	440b      	add	r3, r1
 800f592:	3316      	adds	r3, #22
 800f594:	781b      	ldrb	r3, [r3, #0]
 800f596:	e00b      	b.n	800f5b0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f598:	78fb      	ldrb	r3, [r7, #3]
 800f59a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f59e:	68f9      	ldr	r1, [r7, #12]
 800f5a0:	4613      	mov	r3, r2
 800f5a2:	00db      	lsls	r3, r3, #3
 800f5a4:	4413      	add	r3, r2
 800f5a6:	009b      	lsls	r3, r3, #2
 800f5a8:	440b      	add	r3, r1
 800f5aa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f5ae:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	3714      	adds	r7, #20
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ba:	4770      	bx	lr

0800f5bc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b084      	sub	sp, #16
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
 800f5c4:	460b      	mov	r3, r1
 800f5c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f5d6:	78fa      	ldrb	r2, [r7, #3]
 800f5d8:	4611      	mov	r1, r2
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f7f6 f8d9 	bl	8005792 <HAL_PCD_SetAddress>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5e4:	7bfb      	ldrb	r3, [r7, #15]
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f000 f874 	bl	800f6d4 <USBD_Get_USB_Status>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	3710      	adds	r7, #16
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}

0800f5fa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f5fa:	b580      	push	{r7, lr}
 800f5fc:	b086      	sub	sp, #24
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	60f8      	str	r0, [r7, #12]
 800f602:	607a      	str	r2, [r7, #4]
 800f604:	603b      	str	r3, [r7, #0]
 800f606:	460b      	mov	r3, r1
 800f608:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f60a:	2300      	movs	r3, #0
 800f60c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f60e:	2300      	movs	r3, #0
 800f610:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f618:	7af9      	ldrb	r1, [r7, #11]
 800f61a:	683b      	ldr	r3, [r7, #0]
 800f61c:	687a      	ldr	r2, [r7, #4]
 800f61e:	f7f6 f9e1 	bl	80059e4 <HAL_PCD_EP_Transmit>
 800f622:	4603      	mov	r3, r0
 800f624:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f626:	7dfb      	ldrb	r3, [r7, #23]
 800f628:	4618      	mov	r0, r3
 800f62a:	f000 f853 	bl	800f6d4 <USBD_Get_USB_Status>
 800f62e:	4603      	mov	r3, r0
 800f630:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f632:	7dbb      	ldrb	r3, [r7, #22]
}
 800f634:	4618      	mov	r0, r3
 800f636:	3718      	adds	r7, #24
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}

0800f63c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b086      	sub	sp, #24
 800f640:	af00      	add	r7, sp, #0
 800f642:	60f8      	str	r0, [r7, #12]
 800f644:	607a      	str	r2, [r7, #4]
 800f646:	603b      	str	r3, [r7, #0]
 800f648:	460b      	mov	r3, r1
 800f64a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f64c:	2300      	movs	r3, #0
 800f64e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f650:	2300      	movs	r3, #0
 800f652:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f65a:	7af9      	ldrb	r1, [r7, #11]
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	687a      	ldr	r2, [r7, #4]
 800f660:	f7f6 f96d 	bl	800593e <HAL_PCD_EP_Receive>
 800f664:	4603      	mov	r3, r0
 800f666:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f668:	7dfb      	ldrb	r3, [r7, #23]
 800f66a:	4618      	mov	r0, r3
 800f66c:	f000 f832 	bl	800f6d4 <USBD_Get_USB_Status>
 800f670:	4603      	mov	r3, r0
 800f672:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f674:	7dbb      	ldrb	r3, [r7, #22]
}
 800f676:	4618      	mov	r0, r3
 800f678:	3718      	adds	r7, #24
 800f67a:	46bd      	mov	sp, r7
 800f67c:	bd80      	pop	{r7, pc}

0800f67e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f67e:	b580      	push	{r7, lr}
 800f680:	b082      	sub	sp, #8
 800f682:	af00      	add	r7, sp, #0
 800f684:	6078      	str	r0, [r7, #4]
 800f686:	460b      	mov	r3, r1
 800f688:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f690:	78fa      	ldrb	r2, [r7, #3]
 800f692:	4611      	mov	r1, r2
 800f694:	4618      	mov	r0, r3
 800f696:	f7f6 f98d 	bl	80059b4 <HAL_PCD_EP_GetRxCount>
 800f69a:	4603      	mov	r3, r0
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3708      	adds	r7, #8
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}

0800f6a4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f6a4:	b480      	push	{r7}
 800f6a6:	b083      	sub	sp, #12
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f6ac:	4b03      	ldr	r3, [pc, #12]	@ (800f6bc <USBD_static_malloc+0x18>)
}
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	370c      	adds	r7, #12
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b8:	4770      	bx	lr
 800f6ba:	bf00      	nop
 800f6bc:	24002230 	.word	0x24002230

0800f6c0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	b083      	sub	sp, #12
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800f6c8:	bf00      	nop
 800f6ca:	370c      	adds	r7, #12
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d2:	4770      	bx	lr

0800f6d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f6d4:	b480      	push	{r7}
 800f6d6:	b085      	sub	sp, #20
 800f6d8:	af00      	add	r7, sp, #0
 800f6da:	4603      	mov	r3, r0
 800f6dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f6e2:	79fb      	ldrb	r3, [r7, #7]
 800f6e4:	2b03      	cmp	r3, #3
 800f6e6:	d817      	bhi.n	800f718 <USBD_Get_USB_Status+0x44>
 800f6e8:	a201      	add	r2, pc, #4	@ (adr r2, 800f6f0 <USBD_Get_USB_Status+0x1c>)
 800f6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6ee:	bf00      	nop
 800f6f0:	0800f701 	.word	0x0800f701
 800f6f4:	0800f707 	.word	0x0800f707
 800f6f8:	0800f70d 	.word	0x0800f70d
 800f6fc:	0800f713 	.word	0x0800f713
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f700:	2300      	movs	r3, #0
 800f702:	73fb      	strb	r3, [r7, #15]
    break;
 800f704:	e00b      	b.n	800f71e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f706:	2303      	movs	r3, #3
 800f708:	73fb      	strb	r3, [r7, #15]
    break;
 800f70a:	e008      	b.n	800f71e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f70c:	2301      	movs	r3, #1
 800f70e:	73fb      	strb	r3, [r7, #15]
    break;
 800f710:	e005      	b.n	800f71e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f712:	2303      	movs	r3, #3
 800f714:	73fb      	strb	r3, [r7, #15]
    break;
 800f716:	e002      	b.n	800f71e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f718:	2303      	movs	r3, #3
 800f71a:	73fb      	strb	r3, [r7, #15]
    break;
 800f71c:	bf00      	nop
  }
  return usb_status;
 800f71e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f720:	4618      	mov	r0, r3
 800f722:	3714      	adds	r7, #20
 800f724:	46bd      	mov	sp, r7
 800f726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f72a:	4770      	bx	lr

0800f72c <__cvt>:
 800f72c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f72e:	ed2d 8b02 	vpush	{d8}
 800f732:	eeb0 8b40 	vmov.f64	d8, d0
 800f736:	b085      	sub	sp, #20
 800f738:	4617      	mov	r7, r2
 800f73a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800f73c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f73e:	ee18 2a90 	vmov	r2, s17
 800f742:	f025 0520 	bic.w	r5, r5, #32
 800f746:	2a00      	cmp	r2, #0
 800f748:	bfb6      	itet	lt
 800f74a:	222d      	movlt	r2, #45	@ 0x2d
 800f74c:	2200      	movge	r2, #0
 800f74e:	eeb1 8b40 	vneglt.f64	d8, d0
 800f752:	2d46      	cmp	r5, #70	@ 0x46
 800f754:	460c      	mov	r4, r1
 800f756:	701a      	strb	r2, [r3, #0]
 800f758:	d004      	beq.n	800f764 <__cvt+0x38>
 800f75a:	2d45      	cmp	r5, #69	@ 0x45
 800f75c:	d100      	bne.n	800f760 <__cvt+0x34>
 800f75e:	3401      	adds	r4, #1
 800f760:	2102      	movs	r1, #2
 800f762:	e000      	b.n	800f766 <__cvt+0x3a>
 800f764:	2103      	movs	r1, #3
 800f766:	ab03      	add	r3, sp, #12
 800f768:	9301      	str	r3, [sp, #4]
 800f76a:	ab02      	add	r3, sp, #8
 800f76c:	9300      	str	r3, [sp, #0]
 800f76e:	4622      	mov	r2, r4
 800f770:	4633      	mov	r3, r6
 800f772:	eeb0 0b48 	vmov.f64	d0, d8
 800f776:	f000 fe3f 	bl	80103f8 <_dtoa_r>
 800f77a:	2d47      	cmp	r5, #71	@ 0x47
 800f77c:	d114      	bne.n	800f7a8 <__cvt+0x7c>
 800f77e:	07fb      	lsls	r3, r7, #31
 800f780:	d50a      	bpl.n	800f798 <__cvt+0x6c>
 800f782:	1902      	adds	r2, r0, r4
 800f784:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f78c:	bf08      	it	eq
 800f78e:	9203      	streq	r2, [sp, #12]
 800f790:	2130      	movs	r1, #48	@ 0x30
 800f792:	9b03      	ldr	r3, [sp, #12]
 800f794:	4293      	cmp	r3, r2
 800f796:	d319      	bcc.n	800f7cc <__cvt+0xa0>
 800f798:	9b03      	ldr	r3, [sp, #12]
 800f79a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f79c:	1a1b      	subs	r3, r3, r0
 800f79e:	6013      	str	r3, [r2, #0]
 800f7a0:	b005      	add	sp, #20
 800f7a2:	ecbd 8b02 	vpop	{d8}
 800f7a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7a8:	2d46      	cmp	r5, #70	@ 0x46
 800f7aa:	eb00 0204 	add.w	r2, r0, r4
 800f7ae:	d1e9      	bne.n	800f784 <__cvt+0x58>
 800f7b0:	7803      	ldrb	r3, [r0, #0]
 800f7b2:	2b30      	cmp	r3, #48	@ 0x30
 800f7b4:	d107      	bne.n	800f7c6 <__cvt+0x9a>
 800f7b6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f7ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7be:	bf1c      	itt	ne
 800f7c0:	f1c4 0401 	rsbne	r4, r4, #1
 800f7c4:	6034      	strne	r4, [r6, #0]
 800f7c6:	6833      	ldr	r3, [r6, #0]
 800f7c8:	441a      	add	r2, r3
 800f7ca:	e7db      	b.n	800f784 <__cvt+0x58>
 800f7cc:	1c5c      	adds	r4, r3, #1
 800f7ce:	9403      	str	r4, [sp, #12]
 800f7d0:	7019      	strb	r1, [r3, #0]
 800f7d2:	e7de      	b.n	800f792 <__cvt+0x66>

0800f7d4 <__exponent>:
 800f7d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f7d6:	2900      	cmp	r1, #0
 800f7d8:	bfba      	itte	lt
 800f7da:	4249      	neglt	r1, r1
 800f7dc:	232d      	movlt	r3, #45	@ 0x2d
 800f7de:	232b      	movge	r3, #43	@ 0x2b
 800f7e0:	2909      	cmp	r1, #9
 800f7e2:	7002      	strb	r2, [r0, #0]
 800f7e4:	7043      	strb	r3, [r0, #1]
 800f7e6:	dd29      	ble.n	800f83c <__exponent+0x68>
 800f7e8:	f10d 0307 	add.w	r3, sp, #7
 800f7ec:	461d      	mov	r5, r3
 800f7ee:	270a      	movs	r7, #10
 800f7f0:	461a      	mov	r2, r3
 800f7f2:	fbb1 f6f7 	udiv	r6, r1, r7
 800f7f6:	fb07 1416 	mls	r4, r7, r6, r1
 800f7fa:	3430      	adds	r4, #48	@ 0x30
 800f7fc:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f800:	460c      	mov	r4, r1
 800f802:	2c63      	cmp	r4, #99	@ 0x63
 800f804:	f103 33ff 	add.w	r3, r3, #4294967295
 800f808:	4631      	mov	r1, r6
 800f80a:	dcf1      	bgt.n	800f7f0 <__exponent+0x1c>
 800f80c:	3130      	adds	r1, #48	@ 0x30
 800f80e:	1e94      	subs	r4, r2, #2
 800f810:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f814:	1c41      	adds	r1, r0, #1
 800f816:	4623      	mov	r3, r4
 800f818:	42ab      	cmp	r3, r5
 800f81a:	d30a      	bcc.n	800f832 <__exponent+0x5e>
 800f81c:	f10d 0309 	add.w	r3, sp, #9
 800f820:	1a9b      	subs	r3, r3, r2
 800f822:	42ac      	cmp	r4, r5
 800f824:	bf88      	it	hi
 800f826:	2300      	movhi	r3, #0
 800f828:	3302      	adds	r3, #2
 800f82a:	4403      	add	r3, r0
 800f82c:	1a18      	subs	r0, r3, r0
 800f82e:	b003      	add	sp, #12
 800f830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f832:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f836:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f83a:	e7ed      	b.n	800f818 <__exponent+0x44>
 800f83c:	2330      	movs	r3, #48	@ 0x30
 800f83e:	3130      	adds	r1, #48	@ 0x30
 800f840:	7083      	strb	r3, [r0, #2]
 800f842:	70c1      	strb	r1, [r0, #3]
 800f844:	1d03      	adds	r3, r0, #4
 800f846:	e7f1      	b.n	800f82c <__exponent+0x58>

0800f848 <_printf_float>:
 800f848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f84c:	b08d      	sub	sp, #52	@ 0x34
 800f84e:	460c      	mov	r4, r1
 800f850:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f854:	4616      	mov	r6, r2
 800f856:	461f      	mov	r7, r3
 800f858:	4605      	mov	r5, r0
 800f85a:	f000 fccb 	bl	80101f4 <_localeconv_r>
 800f85e:	f8d0 b000 	ldr.w	fp, [r0]
 800f862:	4658      	mov	r0, fp
 800f864:	f7f0 fd8c 	bl	8000380 <strlen>
 800f868:	2300      	movs	r3, #0
 800f86a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f86c:	f8d8 3000 	ldr.w	r3, [r8]
 800f870:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f874:	6822      	ldr	r2, [r4, #0]
 800f876:	9005      	str	r0, [sp, #20]
 800f878:	3307      	adds	r3, #7
 800f87a:	f023 0307 	bic.w	r3, r3, #7
 800f87e:	f103 0108 	add.w	r1, r3, #8
 800f882:	f8c8 1000 	str.w	r1, [r8]
 800f886:	ed93 0b00 	vldr	d0, [r3]
 800f88a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800fae8 <_printf_float+0x2a0>
 800f88e:	eeb0 7bc0 	vabs.f64	d7, d0
 800f892:	eeb4 7b46 	vcmp.f64	d7, d6
 800f896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f89a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800f89e:	dd24      	ble.n	800f8ea <_printf_float+0xa2>
 800f8a0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f8a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8a8:	d502      	bpl.n	800f8b0 <_printf_float+0x68>
 800f8aa:	232d      	movs	r3, #45	@ 0x2d
 800f8ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f8b0:	498f      	ldr	r1, [pc, #572]	@ (800faf0 <_printf_float+0x2a8>)
 800f8b2:	4b90      	ldr	r3, [pc, #576]	@ (800faf4 <_printf_float+0x2ac>)
 800f8b4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800f8b8:	bf94      	ite	ls
 800f8ba:	4688      	movls	r8, r1
 800f8bc:	4698      	movhi	r8, r3
 800f8be:	f022 0204 	bic.w	r2, r2, #4
 800f8c2:	2303      	movs	r3, #3
 800f8c4:	6123      	str	r3, [r4, #16]
 800f8c6:	6022      	str	r2, [r4, #0]
 800f8c8:	f04f 0a00 	mov.w	sl, #0
 800f8cc:	9700      	str	r7, [sp, #0]
 800f8ce:	4633      	mov	r3, r6
 800f8d0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f8d2:	4621      	mov	r1, r4
 800f8d4:	4628      	mov	r0, r5
 800f8d6:	f000 f9d1 	bl	800fc7c <_printf_common>
 800f8da:	3001      	adds	r0, #1
 800f8dc:	f040 8089 	bne.w	800f9f2 <_printf_float+0x1aa>
 800f8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f8e4:	b00d      	add	sp, #52	@ 0x34
 800f8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8ea:	eeb4 0b40 	vcmp.f64	d0, d0
 800f8ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8f2:	d709      	bvc.n	800f908 <_printf_float+0xc0>
 800f8f4:	ee10 3a90 	vmov	r3, s1
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	bfbc      	itt	lt
 800f8fc:	232d      	movlt	r3, #45	@ 0x2d
 800f8fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f902:	497d      	ldr	r1, [pc, #500]	@ (800faf8 <_printf_float+0x2b0>)
 800f904:	4b7d      	ldr	r3, [pc, #500]	@ (800fafc <_printf_float+0x2b4>)
 800f906:	e7d5      	b.n	800f8b4 <_printf_float+0x6c>
 800f908:	6863      	ldr	r3, [r4, #4]
 800f90a:	1c59      	adds	r1, r3, #1
 800f90c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800f910:	d139      	bne.n	800f986 <_printf_float+0x13e>
 800f912:	2306      	movs	r3, #6
 800f914:	6063      	str	r3, [r4, #4]
 800f916:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f91a:	2300      	movs	r3, #0
 800f91c:	6022      	str	r2, [r4, #0]
 800f91e:	9303      	str	r3, [sp, #12]
 800f920:	ab0a      	add	r3, sp, #40	@ 0x28
 800f922:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800f926:	ab09      	add	r3, sp, #36	@ 0x24
 800f928:	9300      	str	r3, [sp, #0]
 800f92a:	6861      	ldr	r1, [r4, #4]
 800f92c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f930:	4628      	mov	r0, r5
 800f932:	f7ff fefb 	bl	800f72c <__cvt>
 800f936:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f93a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f93c:	4680      	mov	r8, r0
 800f93e:	d129      	bne.n	800f994 <_printf_float+0x14c>
 800f940:	1cc8      	adds	r0, r1, #3
 800f942:	db02      	blt.n	800f94a <_printf_float+0x102>
 800f944:	6863      	ldr	r3, [r4, #4]
 800f946:	4299      	cmp	r1, r3
 800f948:	dd41      	ble.n	800f9ce <_printf_float+0x186>
 800f94a:	f1a9 0902 	sub.w	r9, r9, #2
 800f94e:	fa5f f989 	uxtb.w	r9, r9
 800f952:	3901      	subs	r1, #1
 800f954:	464a      	mov	r2, r9
 800f956:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f95a:	9109      	str	r1, [sp, #36]	@ 0x24
 800f95c:	f7ff ff3a 	bl	800f7d4 <__exponent>
 800f960:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f962:	1813      	adds	r3, r2, r0
 800f964:	2a01      	cmp	r2, #1
 800f966:	4682      	mov	sl, r0
 800f968:	6123      	str	r3, [r4, #16]
 800f96a:	dc02      	bgt.n	800f972 <_printf_float+0x12a>
 800f96c:	6822      	ldr	r2, [r4, #0]
 800f96e:	07d2      	lsls	r2, r2, #31
 800f970:	d501      	bpl.n	800f976 <_printf_float+0x12e>
 800f972:	3301      	adds	r3, #1
 800f974:	6123      	str	r3, [r4, #16]
 800f976:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d0a6      	beq.n	800f8cc <_printf_float+0x84>
 800f97e:	232d      	movs	r3, #45	@ 0x2d
 800f980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f984:	e7a2      	b.n	800f8cc <_printf_float+0x84>
 800f986:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f98a:	d1c4      	bne.n	800f916 <_printf_float+0xce>
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d1c2      	bne.n	800f916 <_printf_float+0xce>
 800f990:	2301      	movs	r3, #1
 800f992:	e7bf      	b.n	800f914 <_printf_float+0xcc>
 800f994:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800f998:	d9db      	bls.n	800f952 <_printf_float+0x10a>
 800f99a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800f99e:	d118      	bne.n	800f9d2 <_printf_float+0x18a>
 800f9a0:	2900      	cmp	r1, #0
 800f9a2:	6863      	ldr	r3, [r4, #4]
 800f9a4:	dd0b      	ble.n	800f9be <_printf_float+0x176>
 800f9a6:	6121      	str	r1, [r4, #16]
 800f9a8:	b913      	cbnz	r3, 800f9b0 <_printf_float+0x168>
 800f9aa:	6822      	ldr	r2, [r4, #0]
 800f9ac:	07d0      	lsls	r0, r2, #31
 800f9ae:	d502      	bpl.n	800f9b6 <_printf_float+0x16e>
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	440b      	add	r3, r1
 800f9b4:	6123      	str	r3, [r4, #16]
 800f9b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f9b8:	f04f 0a00 	mov.w	sl, #0
 800f9bc:	e7db      	b.n	800f976 <_printf_float+0x12e>
 800f9be:	b913      	cbnz	r3, 800f9c6 <_printf_float+0x17e>
 800f9c0:	6822      	ldr	r2, [r4, #0]
 800f9c2:	07d2      	lsls	r2, r2, #31
 800f9c4:	d501      	bpl.n	800f9ca <_printf_float+0x182>
 800f9c6:	3302      	adds	r3, #2
 800f9c8:	e7f4      	b.n	800f9b4 <_printf_float+0x16c>
 800f9ca:	2301      	movs	r3, #1
 800f9cc:	e7f2      	b.n	800f9b4 <_printf_float+0x16c>
 800f9ce:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800f9d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9d4:	4299      	cmp	r1, r3
 800f9d6:	db05      	blt.n	800f9e4 <_printf_float+0x19c>
 800f9d8:	6823      	ldr	r3, [r4, #0]
 800f9da:	6121      	str	r1, [r4, #16]
 800f9dc:	07d8      	lsls	r0, r3, #31
 800f9de:	d5ea      	bpl.n	800f9b6 <_printf_float+0x16e>
 800f9e0:	1c4b      	adds	r3, r1, #1
 800f9e2:	e7e7      	b.n	800f9b4 <_printf_float+0x16c>
 800f9e4:	2900      	cmp	r1, #0
 800f9e6:	bfd4      	ite	le
 800f9e8:	f1c1 0202 	rsble	r2, r1, #2
 800f9ec:	2201      	movgt	r2, #1
 800f9ee:	4413      	add	r3, r2
 800f9f0:	e7e0      	b.n	800f9b4 <_printf_float+0x16c>
 800f9f2:	6823      	ldr	r3, [r4, #0]
 800f9f4:	055a      	lsls	r2, r3, #21
 800f9f6:	d407      	bmi.n	800fa08 <_printf_float+0x1c0>
 800f9f8:	6923      	ldr	r3, [r4, #16]
 800f9fa:	4642      	mov	r2, r8
 800f9fc:	4631      	mov	r1, r6
 800f9fe:	4628      	mov	r0, r5
 800fa00:	47b8      	blx	r7
 800fa02:	3001      	adds	r0, #1
 800fa04:	d12a      	bne.n	800fa5c <_printf_float+0x214>
 800fa06:	e76b      	b.n	800f8e0 <_printf_float+0x98>
 800fa08:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fa0c:	f240 80e0 	bls.w	800fbd0 <_printf_float+0x388>
 800fa10:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fa14:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fa18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa1c:	d133      	bne.n	800fa86 <_printf_float+0x23e>
 800fa1e:	4a38      	ldr	r2, [pc, #224]	@ (800fb00 <_printf_float+0x2b8>)
 800fa20:	2301      	movs	r3, #1
 800fa22:	4631      	mov	r1, r6
 800fa24:	4628      	mov	r0, r5
 800fa26:	47b8      	blx	r7
 800fa28:	3001      	adds	r0, #1
 800fa2a:	f43f af59 	beq.w	800f8e0 <_printf_float+0x98>
 800fa2e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fa32:	4543      	cmp	r3, r8
 800fa34:	db02      	blt.n	800fa3c <_printf_float+0x1f4>
 800fa36:	6823      	ldr	r3, [r4, #0]
 800fa38:	07d8      	lsls	r0, r3, #31
 800fa3a:	d50f      	bpl.n	800fa5c <_printf_float+0x214>
 800fa3c:	9b05      	ldr	r3, [sp, #20]
 800fa3e:	465a      	mov	r2, fp
 800fa40:	4631      	mov	r1, r6
 800fa42:	4628      	mov	r0, r5
 800fa44:	47b8      	blx	r7
 800fa46:	3001      	adds	r0, #1
 800fa48:	f43f af4a 	beq.w	800f8e0 <_printf_float+0x98>
 800fa4c:	f04f 0900 	mov.w	r9, #0
 800fa50:	f108 38ff 	add.w	r8, r8, #4294967295
 800fa54:	f104 0a1a 	add.w	sl, r4, #26
 800fa58:	45c8      	cmp	r8, r9
 800fa5a:	dc09      	bgt.n	800fa70 <_printf_float+0x228>
 800fa5c:	6823      	ldr	r3, [r4, #0]
 800fa5e:	079b      	lsls	r3, r3, #30
 800fa60:	f100 8107 	bmi.w	800fc72 <_printf_float+0x42a>
 800fa64:	68e0      	ldr	r0, [r4, #12]
 800fa66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa68:	4298      	cmp	r0, r3
 800fa6a:	bfb8      	it	lt
 800fa6c:	4618      	movlt	r0, r3
 800fa6e:	e739      	b.n	800f8e4 <_printf_float+0x9c>
 800fa70:	2301      	movs	r3, #1
 800fa72:	4652      	mov	r2, sl
 800fa74:	4631      	mov	r1, r6
 800fa76:	4628      	mov	r0, r5
 800fa78:	47b8      	blx	r7
 800fa7a:	3001      	adds	r0, #1
 800fa7c:	f43f af30 	beq.w	800f8e0 <_printf_float+0x98>
 800fa80:	f109 0901 	add.w	r9, r9, #1
 800fa84:	e7e8      	b.n	800fa58 <_printf_float+0x210>
 800fa86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	dc3b      	bgt.n	800fb04 <_printf_float+0x2bc>
 800fa8c:	4a1c      	ldr	r2, [pc, #112]	@ (800fb00 <_printf_float+0x2b8>)
 800fa8e:	2301      	movs	r3, #1
 800fa90:	4631      	mov	r1, r6
 800fa92:	4628      	mov	r0, r5
 800fa94:	47b8      	blx	r7
 800fa96:	3001      	adds	r0, #1
 800fa98:	f43f af22 	beq.w	800f8e0 <_printf_float+0x98>
 800fa9c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800faa0:	ea59 0303 	orrs.w	r3, r9, r3
 800faa4:	d102      	bne.n	800faac <_printf_float+0x264>
 800faa6:	6823      	ldr	r3, [r4, #0]
 800faa8:	07d9      	lsls	r1, r3, #31
 800faaa:	d5d7      	bpl.n	800fa5c <_printf_float+0x214>
 800faac:	9b05      	ldr	r3, [sp, #20]
 800faae:	465a      	mov	r2, fp
 800fab0:	4631      	mov	r1, r6
 800fab2:	4628      	mov	r0, r5
 800fab4:	47b8      	blx	r7
 800fab6:	3001      	adds	r0, #1
 800fab8:	f43f af12 	beq.w	800f8e0 <_printf_float+0x98>
 800fabc:	f04f 0a00 	mov.w	sl, #0
 800fac0:	f104 0b1a 	add.w	fp, r4, #26
 800fac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fac6:	425b      	negs	r3, r3
 800fac8:	4553      	cmp	r3, sl
 800faca:	dc01      	bgt.n	800fad0 <_printf_float+0x288>
 800facc:	464b      	mov	r3, r9
 800face:	e794      	b.n	800f9fa <_printf_float+0x1b2>
 800fad0:	2301      	movs	r3, #1
 800fad2:	465a      	mov	r2, fp
 800fad4:	4631      	mov	r1, r6
 800fad6:	4628      	mov	r0, r5
 800fad8:	47b8      	blx	r7
 800fada:	3001      	adds	r0, #1
 800fadc:	f43f af00 	beq.w	800f8e0 <_printf_float+0x98>
 800fae0:	f10a 0a01 	add.w	sl, sl, #1
 800fae4:	e7ee      	b.n	800fac4 <_printf_float+0x27c>
 800fae6:	bf00      	nop
 800fae8:	ffffffff 	.word	0xffffffff
 800faec:	7fefffff 	.word	0x7fefffff
 800faf0:	080124c0 	.word	0x080124c0
 800faf4:	080124c4 	.word	0x080124c4
 800faf8:	080124c8 	.word	0x080124c8
 800fafc:	080124cc 	.word	0x080124cc
 800fb00:	080124d0 	.word	0x080124d0
 800fb04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fb06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fb0a:	4553      	cmp	r3, sl
 800fb0c:	bfa8      	it	ge
 800fb0e:	4653      	movge	r3, sl
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	4699      	mov	r9, r3
 800fb14:	dc37      	bgt.n	800fb86 <_printf_float+0x33e>
 800fb16:	2300      	movs	r3, #0
 800fb18:	9307      	str	r3, [sp, #28]
 800fb1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fb1e:	f104 021a 	add.w	r2, r4, #26
 800fb22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fb24:	9907      	ldr	r1, [sp, #28]
 800fb26:	9306      	str	r3, [sp, #24]
 800fb28:	eba3 0309 	sub.w	r3, r3, r9
 800fb2c:	428b      	cmp	r3, r1
 800fb2e:	dc31      	bgt.n	800fb94 <_printf_float+0x34c>
 800fb30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb32:	459a      	cmp	sl, r3
 800fb34:	dc3b      	bgt.n	800fbae <_printf_float+0x366>
 800fb36:	6823      	ldr	r3, [r4, #0]
 800fb38:	07da      	lsls	r2, r3, #31
 800fb3a:	d438      	bmi.n	800fbae <_printf_float+0x366>
 800fb3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb3e:	ebaa 0903 	sub.w	r9, sl, r3
 800fb42:	9b06      	ldr	r3, [sp, #24]
 800fb44:	ebaa 0303 	sub.w	r3, sl, r3
 800fb48:	4599      	cmp	r9, r3
 800fb4a:	bfa8      	it	ge
 800fb4c:	4699      	movge	r9, r3
 800fb4e:	f1b9 0f00 	cmp.w	r9, #0
 800fb52:	dc34      	bgt.n	800fbbe <_printf_float+0x376>
 800fb54:	f04f 0800 	mov.w	r8, #0
 800fb58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fb5c:	f104 0b1a 	add.w	fp, r4, #26
 800fb60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb62:	ebaa 0303 	sub.w	r3, sl, r3
 800fb66:	eba3 0309 	sub.w	r3, r3, r9
 800fb6a:	4543      	cmp	r3, r8
 800fb6c:	f77f af76 	ble.w	800fa5c <_printf_float+0x214>
 800fb70:	2301      	movs	r3, #1
 800fb72:	465a      	mov	r2, fp
 800fb74:	4631      	mov	r1, r6
 800fb76:	4628      	mov	r0, r5
 800fb78:	47b8      	blx	r7
 800fb7a:	3001      	adds	r0, #1
 800fb7c:	f43f aeb0 	beq.w	800f8e0 <_printf_float+0x98>
 800fb80:	f108 0801 	add.w	r8, r8, #1
 800fb84:	e7ec      	b.n	800fb60 <_printf_float+0x318>
 800fb86:	4642      	mov	r2, r8
 800fb88:	4631      	mov	r1, r6
 800fb8a:	4628      	mov	r0, r5
 800fb8c:	47b8      	blx	r7
 800fb8e:	3001      	adds	r0, #1
 800fb90:	d1c1      	bne.n	800fb16 <_printf_float+0x2ce>
 800fb92:	e6a5      	b.n	800f8e0 <_printf_float+0x98>
 800fb94:	2301      	movs	r3, #1
 800fb96:	4631      	mov	r1, r6
 800fb98:	4628      	mov	r0, r5
 800fb9a:	9206      	str	r2, [sp, #24]
 800fb9c:	47b8      	blx	r7
 800fb9e:	3001      	adds	r0, #1
 800fba0:	f43f ae9e 	beq.w	800f8e0 <_printf_float+0x98>
 800fba4:	9b07      	ldr	r3, [sp, #28]
 800fba6:	9a06      	ldr	r2, [sp, #24]
 800fba8:	3301      	adds	r3, #1
 800fbaa:	9307      	str	r3, [sp, #28]
 800fbac:	e7b9      	b.n	800fb22 <_printf_float+0x2da>
 800fbae:	9b05      	ldr	r3, [sp, #20]
 800fbb0:	465a      	mov	r2, fp
 800fbb2:	4631      	mov	r1, r6
 800fbb4:	4628      	mov	r0, r5
 800fbb6:	47b8      	blx	r7
 800fbb8:	3001      	adds	r0, #1
 800fbba:	d1bf      	bne.n	800fb3c <_printf_float+0x2f4>
 800fbbc:	e690      	b.n	800f8e0 <_printf_float+0x98>
 800fbbe:	9a06      	ldr	r2, [sp, #24]
 800fbc0:	464b      	mov	r3, r9
 800fbc2:	4442      	add	r2, r8
 800fbc4:	4631      	mov	r1, r6
 800fbc6:	4628      	mov	r0, r5
 800fbc8:	47b8      	blx	r7
 800fbca:	3001      	adds	r0, #1
 800fbcc:	d1c2      	bne.n	800fb54 <_printf_float+0x30c>
 800fbce:	e687      	b.n	800f8e0 <_printf_float+0x98>
 800fbd0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800fbd4:	f1b9 0f01 	cmp.w	r9, #1
 800fbd8:	dc01      	bgt.n	800fbde <_printf_float+0x396>
 800fbda:	07db      	lsls	r3, r3, #31
 800fbdc:	d536      	bpl.n	800fc4c <_printf_float+0x404>
 800fbde:	2301      	movs	r3, #1
 800fbe0:	4642      	mov	r2, r8
 800fbe2:	4631      	mov	r1, r6
 800fbe4:	4628      	mov	r0, r5
 800fbe6:	47b8      	blx	r7
 800fbe8:	3001      	adds	r0, #1
 800fbea:	f43f ae79 	beq.w	800f8e0 <_printf_float+0x98>
 800fbee:	9b05      	ldr	r3, [sp, #20]
 800fbf0:	465a      	mov	r2, fp
 800fbf2:	4631      	mov	r1, r6
 800fbf4:	4628      	mov	r0, r5
 800fbf6:	47b8      	blx	r7
 800fbf8:	3001      	adds	r0, #1
 800fbfa:	f43f ae71 	beq.w	800f8e0 <_printf_float+0x98>
 800fbfe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fc02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fc06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc0a:	f109 39ff 	add.w	r9, r9, #4294967295
 800fc0e:	d018      	beq.n	800fc42 <_printf_float+0x3fa>
 800fc10:	464b      	mov	r3, r9
 800fc12:	f108 0201 	add.w	r2, r8, #1
 800fc16:	4631      	mov	r1, r6
 800fc18:	4628      	mov	r0, r5
 800fc1a:	47b8      	blx	r7
 800fc1c:	3001      	adds	r0, #1
 800fc1e:	d10c      	bne.n	800fc3a <_printf_float+0x3f2>
 800fc20:	e65e      	b.n	800f8e0 <_printf_float+0x98>
 800fc22:	2301      	movs	r3, #1
 800fc24:	465a      	mov	r2, fp
 800fc26:	4631      	mov	r1, r6
 800fc28:	4628      	mov	r0, r5
 800fc2a:	47b8      	blx	r7
 800fc2c:	3001      	adds	r0, #1
 800fc2e:	f43f ae57 	beq.w	800f8e0 <_printf_float+0x98>
 800fc32:	f108 0801 	add.w	r8, r8, #1
 800fc36:	45c8      	cmp	r8, r9
 800fc38:	dbf3      	blt.n	800fc22 <_printf_float+0x3da>
 800fc3a:	4653      	mov	r3, sl
 800fc3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fc40:	e6dc      	b.n	800f9fc <_printf_float+0x1b4>
 800fc42:	f04f 0800 	mov.w	r8, #0
 800fc46:	f104 0b1a 	add.w	fp, r4, #26
 800fc4a:	e7f4      	b.n	800fc36 <_printf_float+0x3ee>
 800fc4c:	2301      	movs	r3, #1
 800fc4e:	4642      	mov	r2, r8
 800fc50:	e7e1      	b.n	800fc16 <_printf_float+0x3ce>
 800fc52:	2301      	movs	r3, #1
 800fc54:	464a      	mov	r2, r9
 800fc56:	4631      	mov	r1, r6
 800fc58:	4628      	mov	r0, r5
 800fc5a:	47b8      	blx	r7
 800fc5c:	3001      	adds	r0, #1
 800fc5e:	f43f ae3f 	beq.w	800f8e0 <_printf_float+0x98>
 800fc62:	f108 0801 	add.w	r8, r8, #1
 800fc66:	68e3      	ldr	r3, [r4, #12]
 800fc68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fc6a:	1a5b      	subs	r3, r3, r1
 800fc6c:	4543      	cmp	r3, r8
 800fc6e:	dcf0      	bgt.n	800fc52 <_printf_float+0x40a>
 800fc70:	e6f8      	b.n	800fa64 <_printf_float+0x21c>
 800fc72:	f04f 0800 	mov.w	r8, #0
 800fc76:	f104 0919 	add.w	r9, r4, #25
 800fc7a:	e7f4      	b.n	800fc66 <_printf_float+0x41e>

0800fc7c <_printf_common>:
 800fc7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc80:	4616      	mov	r6, r2
 800fc82:	4698      	mov	r8, r3
 800fc84:	688a      	ldr	r2, [r1, #8]
 800fc86:	690b      	ldr	r3, [r1, #16]
 800fc88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	bfb8      	it	lt
 800fc90:	4613      	movlt	r3, r2
 800fc92:	6033      	str	r3, [r6, #0]
 800fc94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fc98:	4607      	mov	r7, r0
 800fc9a:	460c      	mov	r4, r1
 800fc9c:	b10a      	cbz	r2, 800fca2 <_printf_common+0x26>
 800fc9e:	3301      	adds	r3, #1
 800fca0:	6033      	str	r3, [r6, #0]
 800fca2:	6823      	ldr	r3, [r4, #0]
 800fca4:	0699      	lsls	r1, r3, #26
 800fca6:	bf42      	ittt	mi
 800fca8:	6833      	ldrmi	r3, [r6, #0]
 800fcaa:	3302      	addmi	r3, #2
 800fcac:	6033      	strmi	r3, [r6, #0]
 800fcae:	6825      	ldr	r5, [r4, #0]
 800fcb0:	f015 0506 	ands.w	r5, r5, #6
 800fcb4:	d106      	bne.n	800fcc4 <_printf_common+0x48>
 800fcb6:	f104 0a19 	add.w	sl, r4, #25
 800fcba:	68e3      	ldr	r3, [r4, #12]
 800fcbc:	6832      	ldr	r2, [r6, #0]
 800fcbe:	1a9b      	subs	r3, r3, r2
 800fcc0:	42ab      	cmp	r3, r5
 800fcc2:	dc26      	bgt.n	800fd12 <_printf_common+0x96>
 800fcc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fcc8:	6822      	ldr	r2, [r4, #0]
 800fcca:	3b00      	subs	r3, #0
 800fccc:	bf18      	it	ne
 800fcce:	2301      	movne	r3, #1
 800fcd0:	0692      	lsls	r2, r2, #26
 800fcd2:	d42b      	bmi.n	800fd2c <_printf_common+0xb0>
 800fcd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fcd8:	4641      	mov	r1, r8
 800fcda:	4638      	mov	r0, r7
 800fcdc:	47c8      	blx	r9
 800fcde:	3001      	adds	r0, #1
 800fce0:	d01e      	beq.n	800fd20 <_printf_common+0xa4>
 800fce2:	6823      	ldr	r3, [r4, #0]
 800fce4:	6922      	ldr	r2, [r4, #16]
 800fce6:	f003 0306 	and.w	r3, r3, #6
 800fcea:	2b04      	cmp	r3, #4
 800fcec:	bf02      	ittt	eq
 800fcee:	68e5      	ldreq	r5, [r4, #12]
 800fcf0:	6833      	ldreq	r3, [r6, #0]
 800fcf2:	1aed      	subeq	r5, r5, r3
 800fcf4:	68a3      	ldr	r3, [r4, #8]
 800fcf6:	bf0c      	ite	eq
 800fcf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fcfc:	2500      	movne	r5, #0
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	bfc4      	itt	gt
 800fd02:	1a9b      	subgt	r3, r3, r2
 800fd04:	18ed      	addgt	r5, r5, r3
 800fd06:	2600      	movs	r6, #0
 800fd08:	341a      	adds	r4, #26
 800fd0a:	42b5      	cmp	r5, r6
 800fd0c:	d11a      	bne.n	800fd44 <_printf_common+0xc8>
 800fd0e:	2000      	movs	r0, #0
 800fd10:	e008      	b.n	800fd24 <_printf_common+0xa8>
 800fd12:	2301      	movs	r3, #1
 800fd14:	4652      	mov	r2, sl
 800fd16:	4641      	mov	r1, r8
 800fd18:	4638      	mov	r0, r7
 800fd1a:	47c8      	blx	r9
 800fd1c:	3001      	adds	r0, #1
 800fd1e:	d103      	bne.n	800fd28 <_printf_common+0xac>
 800fd20:	f04f 30ff 	mov.w	r0, #4294967295
 800fd24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd28:	3501      	adds	r5, #1
 800fd2a:	e7c6      	b.n	800fcba <_printf_common+0x3e>
 800fd2c:	18e1      	adds	r1, r4, r3
 800fd2e:	1c5a      	adds	r2, r3, #1
 800fd30:	2030      	movs	r0, #48	@ 0x30
 800fd32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fd36:	4422      	add	r2, r4
 800fd38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fd3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fd40:	3302      	adds	r3, #2
 800fd42:	e7c7      	b.n	800fcd4 <_printf_common+0x58>
 800fd44:	2301      	movs	r3, #1
 800fd46:	4622      	mov	r2, r4
 800fd48:	4641      	mov	r1, r8
 800fd4a:	4638      	mov	r0, r7
 800fd4c:	47c8      	blx	r9
 800fd4e:	3001      	adds	r0, #1
 800fd50:	d0e6      	beq.n	800fd20 <_printf_common+0xa4>
 800fd52:	3601      	adds	r6, #1
 800fd54:	e7d9      	b.n	800fd0a <_printf_common+0x8e>
	...

0800fd58 <_printf_i>:
 800fd58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fd5c:	7e0f      	ldrb	r7, [r1, #24]
 800fd5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fd60:	2f78      	cmp	r7, #120	@ 0x78
 800fd62:	4691      	mov	r9, r2
 800fd64:	4680      	mov	r8, r0
 800fd66:	460c      	mov	r4, r1
 800fd68:	469a      	mov	sl, r3
 800fd6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fd6e:	d807      	bhi.n	800fd80 <_printf_i+0x28>
 800fd70:	2f62      	cmp	r7, #98	@ 0x62
 800fd72:	d80a      	bhi.n	800fd8a <_printf_i+0x32>
 800fd74:	2f00      	cmp	r7, #0
 800fd76:	f000 80d2 	beq.w	800ff1e <_printf_i+0x1c6>
 800fd7a:	2f58      	cmp	r7, #88	@ 0x58
 800fd7c:	f000 80b9 	beq.w	800fef2 <_printf_i+0x19a>
 800fd80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fd84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fd88:	e03a      	b.n	800fe00 <_printf_i+0xa8>
 800fd8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fd8e:	2b15      	cmp	r3, #21
 800fd90:	d8f6      	bhi.n	800fd80 <_printf_i+0x28>
 800fd92:	a101      	add	r1, pc, #4	@ (adr r1, 800fd98 <_printf_i+0x40>)
 800fd94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fd98:	0800fdf1 	.word	0x0800fdf1
 800fd9c:	0800fe05 	.word	0x0800fe05
 800fda0:	0800fd81 	.word	0x0800fd81
 800fda4:	0800fd81 	.word	0x0800fd81
 800fda8:	0800fd81 	.word	0x0800fd81
 800fdac:	0800fd81 	.word	0x0800fd81
 800fdb0:	0800fe05 	.word	0x0800fe05
 800fdb4:	0800fd81 	.word	0x0800fd81
 800fdb8:	0800fd81 	.word	0x0800fd81
 800fdbc:	0800fd81 	.word	0x0800fd81
 800fdc0:	0800fd81 	.word	0x0800fd81
 800fdc4:	0800ff05 	.word	0x0800ff05
 800fdc8:	0800fe2f 	.word	0x0800fe2f
 800fdcc:	0800febf 	.word	0x0800febf
 800fdd0:	0800fd81 	.word	0x0800fd81
 800fdd4:	0800fd81 	.word	0x0800fd81
 800fdd8:	0800ff27 	.word	0x0800ff27
 800fddc:	0800fd81 	.word	0x0800fd81
 800fde0:	0800fe2f 	.word	0x0800fe2f
 800fde4:	0800fd81 	.word	0x0800fd81
 800fde8:	0800fd81 	.word	0x0800fd81
 800fdec:	0800fec7 	.word	0x0800fec7
 800fdf0:	6833      	ldr	r3, [r6, #0]
 800fdf2:	1d1a      	adds	r2, r3, #4
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	6032      	str	r2, [r6, #0]
 800fdf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fdfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fe00:	2301      	movs	r3, #1
 800fe02:	e09d      	b.n	800ff40 <_printf_i+0x1e8>
 800fe04:	6833      	ldr	r3, [r6, #0]
 800fe06:	6820      	ldr	r0, [r4, #0]
 800fe08:	1d19      	adds	r1, r3, #4
 800fe0a:	6031      	str	r1, [r6, #0]
 800fe0c:	0606      	lsls	r6, r0, #24
 800fe0e:	d501      	bpl.n	800fe14 <_printf_i+0xbc>
 800fe10:	681d      	ldr	r5, [r3, #0]
 800fe12:	e003      	b.n	800fe1c <_printf_i+0xc4>
 800fe14:	0645      	lsls	r5, r0, #25
 800fe16:	d5fb      	bpl.n	800fe10 <_printf_i+0xb8>
 800fe18:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fe1c:	2d00      	cmp	r5, #0
 800fe1e:	da03      	bge.n	800fe28 <_printf_i+0xd0>
 800fe20:	232d      	movs	r3, #45	@ 0x2d
 800fe22:	426d      	negs	r5, r5
 800fe24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe28:	4859      	ldr	r0, [pc, #356]	@ (800ff90 <_printf_i+0x238>)
 800fe2a:	230a      	movs	r3, #10
 800fe2c:	e011      	b.n	800fe52 <_printf_i+0xfa>
 800fe2e:	6821      	ldr	r1, [r4, #0]
 800fe30:	6833      	ldr	r3, [r6, #0]
 800fe32:	0608      	lsls	r0, r1, #24
 800fe34:	f853 5b04 	ldr.w	r5, [r3], #4
 800fe38:	d402      	bmi.n	800fe40 <_printf_i+0xe8>
 800fe3a:	0649      	lsls	r1, r1, #25
 800fe3c:	bf48      	it	mi
 800fe3e:	b2ad      	uxthmi	r5, r5
 800fe40:	2f6f      	cmp	r7, #111	@ 0x6f
 800fe42:	4853      	ldr	r0, [pc, #332]	@ (800ff90 <_printf_i+0x238>)
 800fe44:	6033      	str	r3, [r6, #0]
 800fe46:	bf14      	ite	ne
 800fe48:	230a      	movne	r3, #10
 800fe4a:	2308      	moveq	r3, #8
 800fe4c:	2100      	movs	r1, #0
 800fe4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fe52:	6866      	ldr	r6, [r4, #4]
 800fe54:	60a6      	str	r6, [r4, #8]
 800fe56:	2e00      	cmp	r6, #0
 800fe58:	bfa2      	ittt	ge
 800fe5a:	6821      	ldrge	r1, [r4, #0]
 800fe5c:	f021 0104 	bicge.w	r1, r1, #4
 800fe60:	6021      	strge	r1, [r4, #0]
 800fe62:	b90d      	cbnz	r5, 800fe68 <_printf_i+0x110>
 800fe64:	2e00      	cmp	r6, #0
 800fe66:	d04b      	beq.n	800ff00 <_printf_i+0x1a8>
 800fe68:	4616      	mov	r6, r2
 800fe6a:	fbb5 f1f3 	udiv	r1, r5, r3
 800fe6e:	fb03 5711 	mls	r7, r3, r1, r5
 800fe72:	5dc7      	ldrb	r7, [r0, r7]
 800fe74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fe78:	462f      	mov	r7, r5
 800fe7a:	42bb      	cmp	r3, r7
 800fe7c:	460d      	mov	r5, r1
 800fe7e:	d9f4      	bls.n	800fe6a <_printf_i+0x112>
 800fe80:	2b08      	cmp	r3, #8
 800fe82:	d10b      	bne.n	800fe9c <_printf_i+0x144>
 800fe84:	6823      	ldr	r3, [r4, #0]
 800fe86:	07df      	lsls	r7, r3, #31
 800fe88:	d508      	bpl.n	800fe9c <_printf_i+0x144>
 800fe8a:	6923      	ldr	r3, [r4, #16]
 800fe8c:	6861      	ldr	r1, [r4, #4]
 800fe8e:	4299      	cmp	r1, r3
 800fe90:	bfde      	ittt	le
 800fe92:	2330      	movle	r3, #48	@ 0x30
 800fe94:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fe98:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fe9c:	1b92      	subs	r2, r2, r6
 800fe9e:	6122      	str	r2, [r4, #16]
 800fea0:	f8cd a000 	str.w	sl, [sp]
 800fea4:	464b      	mov	r3, r9
 800fea6:	aa03      	add	r2, sp, #12
 800fea8:	4621      	mov	r1, r4
 800feaa:	4640      	mov	r0, r8
 800feac:	f7ff fee6 	bl	800fc7c <_printf_common>
 800feb0:	3001      	adds	r0, #1
 800feb2:	d14a      	bne.n	800ff4a <_printf_i+0x1f2>
 800feb4:	f04f 30ff 	mov.w	r0, #4294967295
 800feb8:	b004      	add	sp, #16
 800feba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800febe:	6823      	ldr	r3, [r4, #0]
 800fec0:	f043 0320 	orr.w	r3, r3, #32
 800fec4:	6023      	str	r3, [r4, #0]
 800fec6:	4833      	ldr	r0, [pc, #204]	@ (800ff94 <_printf_i+0x23c>)
 800fec8:	2778      	movs	r7, #120	@ 0x78
 800feca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fece:	6823      	ldr	r3, [r4, #0]
 800fed0:	6831      	ldr	r1, [r6, #0]
 800fed2:	061f      	lsls	r7, r3, #24
 800fed4:	f851 5b04 	ldr.w	r5, [r1], #4
 800fed8:	d402      	bmi.n	800fee0 <_printf_i+0x188>
 800feda:	065f      	lsls	r7, r3, #25
 800fedc:	bf48      	it	mi
 800fede:	b2ad      	uxthmi	r5, r5
 800fee0:	6031      	str	r1, [r6, #0]
 800fee2:	07d9      	lsls	r1, r3, #31
 800fee4:	bf44      	itt	mi
 800fee6:	f043 0320 	orrmi.w	r3, r3, #32
 800feea:	6023      	strmi	r3, [r4, #0]
 800feec:	b11d      	cbz	r5, 800fef6 <_printf_i+0x19e>
 800feee:	2310      	movs	r3, #16
 800fef0:	e7ac      	b.n	800fe4c <_printf_i+0xf4>
 800fef2:	4827      	ldr	r0, [pc, #156]	@ (800ff90 <_printf_i+0x238>)
 800fef4:	e7e9      	b.n	800feca <_printf_i+0x172>
 800fef6:	6823      	ldr	r3, [r4, #0]
 800fef8:	f023 0320 	bic.w	r3, r3, #32
 800fefc:	6023      	str	r3, [r4, #0]
 800fefe:	e7f6      	b.n	800feee <_printf_i+0x196>
 800ff00:	4616      	mov	r6, r2
 800ff02:	e7bd      	b.n	800fe80 <_printf_i+0x128>
 800ff04:	6833      	ldr	r3, [r6, #0]
 800ff06:	6825      	ldr	r5, [r4, #0]
 800ff08:	6961      	ldr	r1, [r4, #20]
 800ff0a:	1d18      	adds	r0, r3, #4
 800ff0c:	6030      	str	r0, [r6, #0]
 800ff0e:	062e      	lsls	r6, r5, #24
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	d501      	bpl.n	800ff18 <_printf_i+0x1c0>
 800ff14:	6019      	str	r1, [r3, #0]
 800ff16:	e002      	b.n	800ff1e <_printf_i+0x1c6>
 800ff18:	0668      	lsls	r0, r5, #25
 800ff1a:	d5fb      	bpl.n	800ff14 <_printf_i+0x1bc>
 800ff1c:	8019      	strh	r1, [r3, #0]
 800ff1e:	2300      	movs	r3, #0
 800ff20:	6123      	str	r3, [r4, #16]
 800ff22:	4616      	mov	r6, r2
 800ff24:	e7bc      	b.n	800fea0 <_printf_i+0x148>
 800ff26:	6833      	ldr	r3, [r6, #0]
 800ff28:	1d1a      	adds	r2, r3, #4
 800ff2a:	6032      	str	r2, [r6, #0]
 800ff2c:	681e      	ldr	r6, [r3, #0]
 800ff2e:	6862      	ldr	r2, [r4, #4]
 800ff30:	2100      	movs	r1, #0
 800ff32:	4630      	mov	r0, r6
 800ff34:	f7f0 f9d4 	bl	80002e0 <memchr>
 800ff38:	b108      	cbz	r0, 800ff3e <_printf_i+0x1e6>
 800ff3a:	1b80      	subs	r0, r0, r6
 800ff3c:	6060      	str	r0, [r4, #4]
 800ff3e:	6863      	ldr	r3, [r4, #4]
 800ff40:	6123      	str	r3, [r4, #16]
 800ff42:	2300      	movs	r3, #0
 800ff44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ff48:	e7aa      	b.n	800fea0 <_printf_i+0x148>
 800ff4a:	6923      	ldr	r3, [r4, #16]
 800ff4c:	4632      	mov	r2, r6
 800ff4e:	4649      	mov	r1, r9
 800ff50:	4640      	mov	r0, r8
 800ff52:	47d0      	blx	sl
 800ff54:	3001      	adds	r0, #1
 800ff56:	d0ad      	beq.n	800feb4 <_printf_i+0x15c>
 800ff58:	6823      	ldr	r3, [r4, #0]
 800ff5a:	079b      	lsls	r3, r3, #30
 800ff5c:	d413      	bmi.n	800ff86 <_printf_i+0x22e>
 800ff5e:	68e0      	ldr	r0, [r4, #12]
 800ff60:	9b03      	ldr	r3, [sp, #12]
 800ff62:	4298      	cmp	r0, r3
 800ff64:	bfb8      	it	lt
 800ff66:	4618      	movlt	r0, r3
 800ff68:	e7a6      	b.n	800feb8 <_printf_i+0x160>
 800ff6a:	2301      	movs	r3, #1
 800ff6c:	4632      	mov	r2, r6
 800ff6e:	4649      	mov	r1, r9
 800ff70:	4640      	mov	r0, r8
 800ff72:	47d0      	blx	sl
 800ff74:	3001      	adds	r0, #1
 800ff76:	d09d      	beq.n	800feb4 <_printf_i+0x15c>
 800ff78:	3501      	adds	r5, #1
 800ff7a:	68e3      	ldr	r3, [r4, #12]
 800ff7c:	9903      	ldr	r1, [sp, #12]
 800ff7e:	1a5b      	subs	r3, r3, r1
 800ff80:	42ab      	cmp	r3, r5
 800ff82:	dcf2      	bgt.n	800ff6a <_printf_i+0x212>
 800ff84:	e7eb      	b.n	800ff5e <_printf_i+0x206>
 800ff86:	2500      	movs	r5, #0
 800ff88:	f104 0619 	add.w	r6, r4, #25
 800ff8c:	e7f5      	b.n	800ff7a <_printf_i+0x222>
 800ff8e:	bf00      	nop
 800ff90:	080124d2 	.word	0x080124d2
 800ff94:	080124e3 	.word	0x080124e3

0800ff98 <std>:
 800ff98:	2300      	movs	r3, #0
 800ff9a:	b510      	push	{r4, lr}
 800ff9c:	4604      	mov	r4, r0
 800ff9e:	e9c0 3300 	strd	r3, r3, [r0]
 800ffa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ffa6:	6083      	str	r3, [r0, #8]
 800ffa8:	8181      	strh	r1, [r0, #12]
 800ffaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800ffac:	81c2      	strh	r2, [r0, #14]
 800ffae:	6183      	str	r3, [r0, #24]
 800ffb0:	4619      	mov	r1, r3
 800ffb2:	2208      	movs	r2, #8
 800ffb4:	305c      	adds	r0, #92	@ 0x5c
 800ffb6:	f000 f914 	bl	80101e2 <memset>
 800ffba:	4b0d      	ldr	r3, [pc, #52]	@ (800fff0 <std+0x58>)
 800ffbc:	6263      	str	r3, [r4, #36]	@ 0x24
 800ffbe:	4b0d      	ldr	r3, [pc, #52]	@ (800fff4 <std+0x5c>)
 800ffc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ffc2:	4b0d      	ldr	r3, [pc, #52]	@ (800fff8 <std+0x60>)
 800ffc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ffc6:	4b0d      	ldr	r3, [pc, #52]	@ (800fffc <std+0x64>)
 800ffc8:	6323      	str	r3, [r4, #48]	@ 0x30
 800ffca:	4b0d      	ldr	r3, [pc, #52]	@ (8010000 <std+0x68>)
 800ffcc:	6224      	str	r4, [r4, #32]
 800ffce:	429c      	cmp	r4, r3
 800ffd0:	d006      	beq.n	800ffe0 <std+0x48>
 800ffd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ffd6:	4294      	cmp	r4, r2
 800ffd8:	d002      	beq.n	800ffe0 <std+0x48>
 800ffda:	33d0      	adds	r3, #208	@ 0xd0
 800ffdc:	429c      	cmp	r4, r3
 800ffde:	d105      	bne.n	800ffec <std+0x54>
 800ffe0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ffe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ffe8:	f000 b978 	b.w	80102dc <__retarget_lock_init_recursive>
 800ffec:	bd10      	pop	{r4, pc}
 800ffee:	bf00      	nop
 800fff0:	0801015d 	.word	0x0801015d
 800fff4:	0801017f 	.word	0x0801017f
 800fff8:	080101b7 	.word	0x080101b7
 800fffc:	080101db 	.word	0x080101db
 8010000:	24002450 	.word	0x24002450

08010004 <stdio_exit_handler>:
 8010004:	4a02      	ldr	r2, [pc, #8]	@ (8010010 <stdio_exit_handler+0xc>)
 8010006:	4903      	ldr	r1, [pc, #12]	@ (8010014 <stdio_exit_handler+0x10>)
 8010008:	4803      	ldr	r0, [pc, #12]	@ (8010018 <stdio_exit_handler+0x14>)
 801000a:	f000 b869 	b.w	80100e0 <_fwalk_sglue>
 801000e:	bf00      	nop
 8010010:	24000134 	.word	0x24000134
 8010014:	08011b61 	.word	0x08011b61
 8010018:	24000144 	.word	0x24000144

0801001c <cleanup_stdio>:
 801001c:	6841      	ldr	r1, [r0, #4]
 801001e:	4b0c      	ldr	r3, [pc, #48]	@ (8010050 <cleanup_stdio+0x34>)
 8010020:	4299      	cmp	r1, r3
 8010022:	b510      	push	{r4, lr}
 8010024:	4604      	mov	r4, r0
 8010026:	d001      	beq.n	801002c <cleanup_stdio+0x10>
 8010028:	f001 fd9a 	bl	8011b60 <_fflush_r>
 801002c:	68a1      	ldr	r1, [r4, #8]
 801002e:	4b09      	ldr	r3, [pc, #36]	@ (8010054 <cleanup_stdio+0x38>)
 8010030:	4299      	cmp	r1, r3
 8010032:	d002      	beq.n	801003a <cleanup_stdio+0x1e>
 8010034:	4620      	mov	r0, r4
 8010036:	f001 fd93 	bl	8011b60 <_fflush_r>
 801003a:	68e1      	ldr	r1, [r4, #12]
 801003c:	4b06      	ldr	r3, [pc, #24]	@ (8010058 <cleanup_stdio+0x3c>)
 801003e:	4299      	cmp	r1, r3
 8010040:	d004      	beq.n	801004c <cleanup_stdio+0x30>
 8010042:	4620      	mov	r0, r4
 8010044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010048:	f001 bd8a 	b.w	8011b60 <_fflush_r>
 801004c:	bd10      	pop	{r4, pc}
 801004e:	bf00      	nop
 8010050:	24002450 	.word	0x24002450
 8010054:	240024b8 	.word	0x240024b8
 8010058:	24002520 	.word	0x24002520

0801005c <global_stdio_init.part.0>:
 801005c:	b510      	push	{r4, lr}
 801005e:	4b0b      	ldr	r3, [pc, #44]	@ (801008c <global_stdio_init.part.0+0x30>)
 8010060:	4c0b      	ldr	r4, [pc, #44]	@ (8010090 <global_stdio_init.part.0+0x34>)
 8010062:	4a0c      	ldr	r2, [pc, #48]	@ (8010094 <global_stdio_init.part.0+0x38>)
 8010064:	601a      	str	r2, [r3, #0]
 8010066:	4620      	mov	r0, r4
 8010068:	2200      	movs	r2, #0
 801006a:	2104      	movs	r1, #4
 801006c:	f7ff ff94 	bl	800ff98 <std>
 8010070:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010074:	2201      	movs	r2, #1
 8010076:	2109      	movs	r1, #9
 8010078:	f7ff ff8e 	bl	800ff98 <std>
 801007c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010080:	2202      	movs	r2, #2
 8010082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010086:	2112      	movs	r1, #18
 8010088:	f7ff bf86 	b.w	800ff98 <std>
 801008c:	24002588 	.word	0x24002588
 8010090:	24002450 	.word	0x24002450
 8010094:	08010005 	.word	0x08010005

08010098 <__sfp_lock_acquire>:
 8010098:	4801      	ldr	r0, [pc, #4]	@ (80100a0 <__sfp_lock_acquire+0x8>)
 801009a:	f000 b920 	b.w	80102de <__retarget_lock_acquire_recursive>
 801009e:	bf00      	nop
 80100a0:	24002591 	.word	0x24002591

080100a4 <__sfp_lock_release>:
 80100a4:	4801      	ldr	r0, [pc, #4]	@ (80100ac <__sfp_lock_release+0x8>)
 80100a6:	f000 b91b 	b.w	80102e0 <__retarget_lock_release_recursive>
 80100aa:	bf00      	nop
 80100ac:	24002591 	.word	0x24002591

080100b0 <__sinit>:
 80100b0:	b510      	push	{r4, lr}
 80100b2:	4604      	mov	r4, r0
 80100b4:	f7ff fff0 	bl	8010098 <__sfp_lock_acquire>
 80100b8:	6a23      	ldr	r3, [r4, #32]
 80100ba:	b11b      	cbz	r3, 80100c4 <__sinit+0x14>
 80100bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100c0:	f7ff bff0 	b.w	80100a4 <__sfp_lock_release>
 80100c4:	4b04      	ldr	r3, [pc, #16]	@ (80100d8 <__sinit+0x28>)
 80100c6:	6223      	str	r3, [r4, #32]
 80100c8:	4b04      	ldr	r3, [pc, #16]	@ (80100dc <__sinit+0x2c>)
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d1f5      	bne.n	80100bc <__sinit+0xc>
 80100d0:	f7ff ffc4 	bl	801005c <global_stdio_init.part.0>
 80100d4:	e7f2      	b.n	80100bc <__sinit+0xc>
 80100d6:	bf00      	nop
 80100d8:	0801001d 	.word	0x0801001d
 80100dc:	24002588 	.word	0x24002588

080100e0 <_fwalk_sglue>:
 80100e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100e4:	4607      	mov	r7, r0
 80100e6:	4688      	mov	r8, r1
 80100e8:	4614      	mov	r4, r2
 80100ea:	2600      	movs	r6, #0
 80100ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80100f0:	f1b9 0901 	subs.w	r9, r9, #1
 80100f4:	d505      	bpl.n	8010102 <_fwalk_sglue+0x22>
 80100f6:	6824      	ldr	r4, [r4, #0]
 80100f8:	2c00      	cmp	r4, #0
 80100fa:	d1f7      	bne.n	80100ec <_fwalk_sglue+0xc>
 80100fc:	4630      	mov	r0, r6
 80100fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010102:	89ab      	ldrh	r3, [r5, #12]
 8010104:	2b01      	cmp	r3, #1
 8010106:	d907      	bls.n	8010118 <_fwalk_sglue+0x38>
 8010108:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801010c:	3301      	adds	r3, #1
 801010e:	d003      	beq.n	8010118 <_fwalk_sglue+0x38>
 8010110:	4629      	mov	r1, r5
 8010112:	4638      	mov	r0, r7
 8010114:	47c0      	blx	r8
 8010116:	4306      	orrs	r6, r0
 8010118:	3568      	adds	r5, #104	@ 0x68
 801011a:	e7e9      	b.n	80100f0 <_fwalk_sglue+0x10>

0801011c <siprintf>:
 801011c:	b40e      	push	{r1, r2, r3}
 801011e:	b500      	push	{lr}
 8010120:	b09c      	sub	sp, #112	@ 0x70
 8010122:	ab1d      	add	r3, sp, #116	@ 0x74
 8010124:	9002      	str	r0, [sp, #8]
 8010126:	9006      	str	r0, [sp, #24]
 8010128:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801012c:	4809      	ldr	r0, [pc, #36]	@ (8010154 <siprintf+0x38>)
 801012e:	9107      	str	r1, [sp, #28]
 8010130:	9104      	str	r1, [sp, #16]
 8010132:	4909      	ldr	r1, [pc, #36]	@ (8010158 <siprintf+0x3c>)
 8010134:	f853 2b04 	ldr.w	r2, [r3], #4
 8010138:	9105      	str	r1, [sp, #20]
 801013a:	6800      	ldr	r0, [r0, #0]
 801013c:	9301      	str	r3, [sp, #4]
 801013e:	a902      	add	r1, sp, #8
 8010140:	f001 fb8e 	bl	8011860 <_svfiprintf_r>
 8010144:	9b02      	ldr	r3, [sp, #8]
 8010146:	2200      	movs	r2, #0
 8010148:	701a      	strb	r2, [r3, #0]
 801014a:	b01c      	add	sp, #112	@ 0x70
 801014c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010150:	b003      	add	sp, #12
 8010152:	4770      	bx	lr
 8010154:	24000140 	.word	0x24000140
 8010158:	ffff0208 	.word	0xffff0208

0801015c <__sread>:
 801015c:	b510      	push	{r4, lr}
 801015e:	460c      	mov	r4, r1
 8010160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010164:	f000 f86c 	bl	8010240 <_read_r>
 8010168:	2800      	cmp	r0, #0
 801016a:	bfab      	itete	ge
 801016c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801016e:	89a3      	ldrhlt	r3, [r4, #12]
 8010170:	181b      	addge	r3, r3, r0
 8010172:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010176:	bfac      	ite	ge
 8010178:	6563      	strge	r3, [r4, #84]	@ 0x54
 801017a:	81a3      	strhlt	r3, [r4, #12]
 801017c:	bd10      	pop	{r4, pc}

0801017e <__swrite>:
 801017e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010182:	461f      	mov	r7, r3
 8010184:	898b      	ldrh	r3, [r1, #12]
 8010186:	05db      	lsls	r3, r3, #23
 8010188:	4605      	mov	r5, r0
 801018a:	460c      	mov	r4, r1
 801018c:	4616      	mov	r6, r2
 801018e:	d505      	bpl.n	801019c <__swrite+0x1e>
 8010190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010194:	2302      	movs	r3, #2
 8010196:	2200      	movs	r2, #0
 8010198:	f000 f840 	bl	801021c <_lseek_r>
 801019c:	89a3      	ldrh	r3, [r4, #12]
 801019e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80101a6:	81a3      	strh	r3, [r4, #12]
 80101a8:	4632      	mov	r2, r6
 80101aa:	463b      	mov	r3, r7
 80101ac:	4628      	mov	r0, r5
 80101ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80101b2:	f000 b857 	b.w	8010264 <_write_r>

080101b6 <__sseek>:
 80101b6:	b510      	push	{r4, lr}
 80101b8:	460c      	mov	r4, r1
 80101ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101be:	f000 f82d 	bl	801021c <_lseek_r>
 80101c2:	1c43      	adds	r3, r0, #1
 80101c4:	89a3      	ldrh	r3, [r4, #12]
 80101c6:	bf15      	itete	ne
 80101c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80101ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80101ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80101d2:	81a3      	strheq	r3, [r4, #12]
 80101d4:	bf18      	it	ne
 80101d6:	81a3      	strhne	r3, [r4, #12]
 80101d8:	bd10      	pop	{r4, pc}

080101da <__sclose>:
 80101da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101de:	f000 b80d 	b.w	80101fc <_close_r>

080101e2 <memset>:
 80101e2:	4402      	add	r2, r0
 80101e4:	4603      	mov	r3, r0
 80101e6:	4293      	cmp	r3, r2
 80101e8:	d100      	bne.n	80101ec <memset+0xa>
 80101ea:	4770      	bx	lr
 80101ec:	f803 1b01 	strb.w	r1, [r3], #1
 80101f0:	e7f9      	b.n	80101e6 <memset+0x4>
	...

080101f4 <_localeconv_r>:
 80101f4:	4800      	ldr	r0, [pc, #0]	@ (80101f8 <_localeconv_r+0x4>)
 80101f6:	4770      	bx	lr
 80101f8:	24000280 	.word	0x24000280

080101fc <_close_r>:
 80101fc:	b538      	push	{r3, r4, r5, lr}
 80101fe:	4d06      	ldr	r5, [pc, #24]	@ (8010218 <_close_r+0x1c>)
 8010200:	2300      	movs	r3, #0
 8010202:	4604      	mov	r4, r0
 8010204:	4608      	mov	r0, r1
 8010206:	602b      	str	r3, [r5, #0]
 8010208:	f7f1 f9b8 	bl	800157c <_close>
 801020c:	1c43      	adds	r3, r0, #1
 801020e:	d102      	bne.n	8010216 <_close_r+0x1a>
 8010210:	682b      	ldr	r3, [r5, #0]
 8010212:	b103      	cbz	r3, 8010216 <_close_r+0x1a>
 8010214:	6023      	str	r3, [r4, #0]
 8010216:	bd38      	pop	{r3, r4, r5, pc}
 8010218:	2400258c 	.word	0x2400258c

0801021c <_lseek_r>:
 801021c:	b538      	push	{r3, r4, r5, lr}
 801021e:	4d07      	ldr	r5, [pc, #28]	@ (801023c <_lseek_r+0x20>)
 8010220:	4604      	mov	r4, r0
 8010222:	4608      	mov	r0, r1
 8010224:	4611      	mov	r1, r2
 8010226:	2200      	movs	r2, #0
 8010228:	602a      	str	r2, [r5, #0]
 801022a:	461a      	mov	r2, r3
 801022c:	f7f1 f9cd 	bl	80015ca <_lseek>
 8010230:	1c43      	adds	r3, r0, #1
 8010232:	d102      	bne.n	801023a <_lseek_r+0x1e>
 8010234:	682b      	ldr	r3, [r5, #0]
 8010236:	b103      	cbz	r3, 801023a <_lseek_r+0x1e>
 8010238:	6023      	str	r3, [r4, #0]
 801023a:	bd38      	pop	{r3, r4, r5, pc}
 801023c:	2400258c 	.word	0x2400258c

08010240 <_read_r>:
 8010240:	b538      	push	{r3, r4, r5, lr}
 8010242:	4d07      	ldr	r5, [pc, #28]	@ (8010260 <_read_r+0x20>)
 8010244:	4604      	mov	r4, r0
 8010246:	4608      	mov	r0, r1
 8010248:	4611      	mov	r1, r2
 801024a:	2200      	movs	r2, #0
 801024c:	602a      	str	r2, [r5, #0]
 801024e:	461a      	mov	r2, r3
 8010250:	f7f1 f95b 	bl	800150a <_read>
 8010254:	1c43      	adds	r3, r0, #1
 8010256:	d102      	bne.n	801025e <_read_r+0x1e>
 8010258:	682b      	ldr	r3, [r5, #0]
 801025a:	b103      	cbz	r3, 801025e <_read_r+0x1e>
 801025c:	6023      	str	r3, [r4, #0]
 801025e:	bd38      	pop	{r3, r4, r5, pc}
 8010260:	2400258c 	.word	0x2400258c

08010264 <_write_r>:
 8010264:	b538      	push	{r3, r4, r5, lr}
 8010266:	4d07      	ldr	r5, [pc, #28]	@ (8010284 <_write_r+0x20>)
 8010268:	4604      	mov	r4, r0
 801026a:	4608      	mov	r0, r1
 801026c:	4611      	mov	r1, r2
 801026e:	2200      	movs	r2, #0
 8010270:	602a      	str	r2, [r5, #0]
 8010272:	461a      	mov	r2, r3
 8010274:	f7f1 f966 	bl	8001544 <_write>
 8010278:	1c43      	adds	r3, r0, #1
 801027a:	d102      	bne.n	8010282 <_write_r+0x1e>
 801027c:	682b      	ldr	r3, [r5, #0]
 801027e:	b103      	cbz	r3, 8010282 <_write_r+0x1e>
 8010280:	6023      	str	r3, [r4, #0]
 8010282:	bd38      	pop	{r3, r4, r5, pc}
 8010284:	2400258c 	.word	0x2400258c

08010288 <__errno>:
 8010288:	4b01      	ldr	r3, [pc, #4]	@ (8010290 <__errno+0x8>)
 801028a:	6818      	ldr	r0, [r3, #0]
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop
 8010290:	24000140 	.word	0x24000140

08010294 <__libc_init_array>:
 8010294:	b570      	push	{r4, r5, r6, lr}
 8010296:	4d0d      	ldr	r5, [pc, #52]	@ (80102cc <__libc_init_array+0x38>)
 8010298:	4c0d      	ldr	r4, [pc, #52]	@ (80102d0 <__libc_init_array+0x3c>)
 801029a:	1b64      	subs	r4, r4, r5
 801029c:	10a4      	asrs	r4, r4, #2
 801029e:	2600      	movs	r6, #0
 80102a0:	42a6      	cmp	r6, r4
 80102a2:	d109      	bne.n	80102b8 <__libc_init_array+0x24>
 80102a4:	4d0b      	ldr	r5, [pc, #44]	@ (80102d4 <__libc_init_array+0x40>)
 80102a6:	4c0c      	ldr	r4, [pc, #48]	@ (80102d8 <__libc_init_array+0x44>)
 80102a8:	f002 f8b2 	bl	8012410 <_init>
 80102ac:	1b64      	subs	r4, r4, r5
 80102ae:	10a4      	asrs	r4, r4, #2
 80102b0:	2600      	movs	r6, #0
 80102b2:	42a6      	cmp	r6, r4
 80102b4:	d105      	bne.n	80102c2 <__libc_init_array+0x2e>
 80102b6:	bd70      	pop	{r4, r5, r6, pc}
 80102b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80102bc:	4798      	blx	r3
 80102be:	3601      	adds	r6, #1
 80102c0:	e7ee      	b.n	80102a0 <__libc_init_array+0xc>
 80102c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80102c6:	4798      	blx	r3
 80102c8:	3601      	adds	r6, #1
 80102ca:	e7f2      	b.n	80102b2 <__libc_init_array+0x1e>
 80102cc:	08012840 	.word	0x08012840
 80102d0:	08012840 	.word	0x08012840
 80102d4:	08012840 	.word	0x08012840
 80102d8:	08012844 	.word	0x08012844

080102dc <__retarget_lock_init_recursive>:
 80102dc:	4770      	bx	lr

080102de <__retarget_lock_acquire_recursive>:
 80102de:	4770      	bx	lr

080102e0 <__retarget_lock_release_recursive>:
 80102e0:	4770      	bx	lr

080102e2 <quorem>:
 80102e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102e6:	6903      	ldr	r3, [r0, #16]
 80102e8:	690c      	ldr	r4, [r1, #16]
 80102ea:	42a3      	cmp	r3, r4
 80102ec:	4607      	mov	r7, r0
 80102ee:	db7e      	blt.n	80103ee <quorem+0x10c>
 80102f0:	3c01      	subs	r4, #1
 80102f2:	f101 0814 	add.w	r8, r1, #20
 80102f6:	00a3      	lsls	r3, r4, #2
 80102f8:	f100 0514 	add.w	r5, r0, #20
 80102fc:	9300      	str	r3, [sp, #0]
 80102fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010302:	9301      	str	r3, [sp, #4]
 8010304:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010308:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801030c:	3301      	adds	r3, #1
 801030e:	429a      	cmp	r2, r3
 8010310:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010314:	fbb2 f6f3 	udiv	r6, r2, r3
 8010318:	d32e      	bcc.n	8010378 <quorem+0x96>
 801031a:	f04f 0a00 	mov.w	sl, #0
 801031e:	46c4      	mov	ip, r8
 8010320:	46ae      	mov	lr, r5
 8010322:	46d3      	mov	fp, sl
 8010324:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010328:	b298      	uxth	r0, r3
 801032a:	fb06 a000 	mla	r0, r6, r0, sl
 801032e:	0c02      	lsrs	r2, r0, #16
 8010330:	0c1b      	lsrs	r3, r3, #16
 8010332:	fb06 2303 	mla	r3, r6, r3, r2
 8010336:	f8de 2000 	ldr.w	r2, [lr]
 801033a:	b280      	uxth	r0, r0
 801033c:	b292      	uxth	r2, r2
 801033e:	1a12      	subs	r2, r2, r0
 8010340:	445a      	add	r2, fp
 8010342:	f8de 0000 	ldr.w	r0, [lr]
 8010346:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801034a:	b29b      	uxth	r3, r3
 801034c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010350:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010354:	b292      	uxth	r2, r2
 8010356:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801035a:	45e1      	cmp	r9, ip
 801035c:	f84e 2b04 	str.w	r2, [lr], #4
 8010360:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010364:	d2de      	bcs.n	8010324 <quorem+0x42>
 8010366:	9b00      	ldr	r3, [sp, #0]
 8010368:	58eb      	ldr	r3, [r5, r3]
 801036a:	b92b      	cbnz	r3, 8010378 <quorem+0x96>
 801036c:	9b01      	ldr	r3, [sp, #4]
 801036e:	3b04      	subs	r3, #4
 8010370:	429d      	cmp	r5, r3
 8010372:	461a      	mov	r2, r3
 8010374:	d32f      	bcc.n	80103d6 <quorem+0xf4>
 8010376:	613c      	str	r4, [r7, #16]
 8010378:	4638      	mov	r0, r7
 801037a:	f001 f90d 	bl	8011598 <__mcmp>
 801037e:	2800      	cmp	r0, #0
 8010380:	db25      	blt.n	80103ce <quorem+0xec>
 8010382:	4629      	mov	r1, r5
 8010384:	2000      	movs	r0, #0
 8010386:	f858 2b04 	ldr.w	r2, [r8], #4
 801038a:	f8d1 c000 	ldr.w	ip, [r1]
 801038e:	fa1f fe82 	uxth.w	lr, r2
 8010392:	fa1f f38c 	uxth.w	r3, ip
 8010396:	eba3 030e 	sub.w	r3, r3, lr
 801039a:	4403      	add	r3, r0
 801039c:	0c12      	lsrs	r2, r2, #16
 801039e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80103a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80103a6:	b29b      	uxth	r3, r3
 80103a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103ac:	45c1      	cmp	r9, r8
 80103ae:	f841 3b04 	str.w	r3, [r1], #4
 80103b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80103b6:	d2e6      	bcs.n	8010386 <quorem+0xa4>
 80103b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80103bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80103c0:	b922      	cbnz	r2, 80103cc <quorem+0xea>
 80103c2:	3b04      	subs	r3, #4
 80103c4:	429d      	cmp	r5, r3
 80103c6:	461a      	mov	r2, r3
 80103c8:	d30b      	bcc.n	80103e2 <quorem+0x100>
 80103ca:	613c      	str	r4, [r7, #16]
 80103cc:	3601      	adds	r6, #1
 80103ce:	4630      	mov	r0, r6
 80103d0:	b003      	add	sp, #12
 80103d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103d6:	6812      	ldr	r2, [r2, #0]
 80103d8:	3b04      	subs	r3, #4
 80103da:	2a00      	cmp	r2, #0
 80103dc:	d1cb      	bne.n	8010376 <quorem+0x94>
 80103de:	3c01      	subs	r4, #1
 80103e0:	e7c6      	b.n	8010370 <quorem+0x8e>
 80103e2:	6812      	ldr	r2, [r2, #0]
 80103e4:	3b04      	subs	r3, #4
 80103e6:	2a00      	cmp	r2, #0
 80103e8:	d1ef      	bne.n	80103ca <quorem+0xe8>
 80103ea:	3c01      	subs	r4, #1
 80103ec:	e7ea      	b.n	80103c4 <quorem+0xe2>
 80103ee:	2000      	movs	r0, #0
 80103f0:	e7ee      	b.n	80103d0 <quorem+0xee>
 80103f2:	0000      	movs	r0, r0
 80103f4:	0000      	movs	r0, r0
	...

080103f8 <_dtoa_r>:
 80103f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103fc:	ed2d 8b02 	vpush	{d8}
 8010400:	69c7      	ldr	r7, [r0, #28]
 8010402:	b091      	sub	sp, #68	@ 0x44
 8010404:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010408:	ec55 4b10 	vmov	r4, r5, d0
 801040c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801040e:	9107      	str	r1, [sp, #28]
 8010410:	4681      	mov	r9, r0
 8010412:	9209      	str	r2, [sp, #36]	@ 0x24
 8010414:	930d      	str	r3, [sp, #52]	@ 0x34
 8010416:	b97f      	cbnz	r7, 8010438 <_dtoa_r+0x40>
 8010418:	2010      	movs	r0, #16
 801041a:	f000 fd8d 	bl	8010f38 <malloc>
 801041e:	4602      	mov	r2, r0
 8010420:	f8c9 001c 	str.w	r0, [r9, #28]
 8010424:	b920      	cbnz	r0, 8010430 <_dtoa_r+0x38>
 8010426:	4ba0      	ldr	r3, [pc, #640]	@ (80106a8 <_dtoa_r+0x2b0>)
 8010428:	21ef      	movs	r1, #239	@ 0xef
 801042a:	48a0      	ldr	r0, [pc, #640]	@ (80106ac <_dtoa_r+0x2b4>)
 801042c:	f001 fbf8 	bl	8011c20 <__assert_func>
 8010430:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010434:	6007      	str	r7, [r0, #0]
 8010436:	60c7      	str	r7, [r0, #12]
 8010438:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801043c:	6819      	ldr	r1, [r3, #0]
 801043e:	b159      	cbz	r1, 8010458 <_dtoa_r+0x60>
 8010440:	685a      	ldr	r2, [r3, #4]
 8010442:	604a      	str	r2, [r1, #4]
 8010444:	2301      	movs	r3, #1
 8010446:	4093      	lsls	r3, r2
 8010448:	608b      	str	r3, [r1, #8]
 801044a:	4648      	mov	r0, r9
 801044c:	f000 fe6a 	bl	8011124 <_Bfree>
 8010450:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010454:	2200      	movs	r2, #0
 8010456:	601a      	str	r2, [r3, #0]
 8010458:	1e2b      	subs	r3, r5, #0
 801045a:	bfbb      	ittet	lt
 801045c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010460:	9303      	strlt	r3, [sp, #12]
 8010462:	2300      	movge	r3, #0
 8010464:	2201      	movlt	r2, #1
 8010466:	bfac      	ite	ge
 8010468:	6033      	strge	r3, [r6, #0]
 801046a:	6032      	strlt	r2, [r6, #0]
 801046c:	4b90      	ldr	r3, [pc, #576]	@ (80106b0 <_dtoa_r+0x2b8>)
 801046e:	9e03      	ldr	r6, [sp, #12]
 8010470:	43b3      	bics	r3, r6
 8010472:	d110      	bne.n	8010496 <_dtoa_r+0x9e>
 8010474:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010476:	f242 730f 	movw	r3, #9999	@ 0x270f
 801047a:	6013      	str	r3, [r2, #0]
 801047c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8010480:	4323      	orrs	r3, r4
 8010482:	f000 84de 	beq.w	8010e42 <_dtoa_r+0xa4a>
 8010486:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010488:	4f8a      	ldr	r7, [pc, #552]	@ (80106b4 <_dtoa_r+0x2bc>)
 801048a:	2b00      	cmp	r3, #0
 801048c:	f000 84e0 	beq.w	8010e50 <_dtoa_r+0xa58>
 8010490:	1cfb      	adds	r3, r7, #3
 8010492:	f000 bcdb 	b.w	8010e4c <_dtoa_r+0xa54>
 8010496:	ed9d 8b02 	vldr	d8, [sp, #8]
 801049a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801049e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a2:	d10a      	bne.n	80104ba <_dtoa_r+0xc2>
 80104a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80104a6:	2301      	movs	r3, #1
 80104a8:	6013      	str	r3, [r2, #0]
 80104aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80104ac:	b113      	cbz	r3, 80104b4 <_dtoa_r+0xbc>
 80104ae:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80104b0:	4b81      	ldr	r3, [pc, #516]	@ (80106b8 <_dtoa_r+0x2c0>)
 80104b2:	6013      	str	r3, [r2, #0]
 80104b4:	4f81      	ldr	r7, [pc, #516]	@ (80106bc <_dtoa_r+0x2c4>)
 80104b6:	f000 bccb 	b.w	8010e50 <_dtoa_r+0xa58>
 80104ba:	aa0e      	add	r2, sp, #56	@ 0x38
 80104bc:	a90f      	add	r1, sp, #60	@ 0x3c
 80104be:	4648      	mov	r0, r9
 80104c0:	eeb0 0b48 	vmov.f64	d0, d8
 80104c4:	f001 f918 	bl	80116f8 <__d2b>
 80104c8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80104cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80104ce:	9001      	str	r0, [sp, #4]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d045      	beq.n	8010560 <_dtoa_r+0x168>
 80104d4:	eeb0 7b48 	vmov.f64	d7, d8
 80104d8:	ee18 1a90 	vmov	r1, s17
 80104dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80104e0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80104e4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80104e8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80104ec:	2500      	movs	r5, #0
 80104ee:	ee07 1a90 	vmov	s15, r1
 80104f2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80104f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010690 <_dtoa_r+0x298>
 80104fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80104fe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8010698 <_dtoa_r+0x2a0>
 8010502:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010506:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80106a0 <_dtoa_r+0x2a8>
 801050a:	ee07 3a90 	vmov	s15, r3
 801050e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8010512:	eeb0 7b46 	vmov.f64	d7, d6
 8010516:	eea4 7b05 	vfma.f64	d7, d4, d5
 801051a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801051e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010526:	ee16 8a90 	vmov	r8, s13
 801052a:	d508      	bpl.n	801053e <_dtoa_r+0x146>
 801052c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010530:	eeb4 6b47 	vcmp.f64	d6, d7
 8010534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010538:	bf18      	it	ne
 801053a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801053e:	f1b8 0f16 	cmp.w	r8, #22
 8010542:	d82b      	bhi.n	801059c <_dtoa_r+0x1a4>
 8010544:	495e      	ldr	r1, [pc, #376]	@ (80106c0 <_dtoa_r+0x2c8>)
 8010546:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801054a:	ed91 7b00 	vldr	d7, [r1]
 801054e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010556:	d501      	bpl.n	801055c <_dtoa_r+0x164>
 8010558:	f108 38ff 	add.w	r8, r8, #4294967295
 801055c:	2100      	movs	r1, #0
 801055e:	e01e      	b.n	801059e <_dtoa_r+0x1a6>
 8010560:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010562:	4413      	add	r3, r2
 8010564:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8010568:	2920      	cmp	r1, #32
 801056a:	bfc1      	itttt	gt
 801056c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8010570:	408e      	lslgt	r6, r1
 8010572:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8010576:	fa24 f101 	lsrgt.w	r1, r4, r1
 801057a:	bfd6      	itet	le
 801057c:	f1c1 0120 	rsble	r1, r1, #32
 8010580:	4331      	orrgt	r1, r6
 8010582:	fa04 f101 	lslle.w	r1, r4, r1
 8010586:	ee07 1a90 	vmov	s15, r1
 801058a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801058e:	3b01      	subs	r3, #1
 8010590:	ee17 1a90 	vmov	r1, s15
 8010594:	2501      	movs	r5, #1
 8010596:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801059a:	e7a8      	b.n	80104ee <_dtoa_r+0xf6>
 801059c:	2101      	movs	r1, #1
 801059e:	1ad2      	subs	r2, r2, r3
 80105a0:	1e53      	subs	r3, r2, #1
 80105a2:	9306      	str	r3, [sp, #24]
 80105a4:	bf45      	ittet	mi
 80105a6:	f1c2 0301 	rsbmi	r3, r2, #1
 80105aa:	9305      	strmi	r3, [sp, #20]
 80105ac:	2300      	movpl	r3, #0
 80105ae:	2300      	movmi	r3, #0
 80105b0:	bf4c      	ite	mi
 80105b2:	9306      	strmi	r3, [sp, #24]
 80105b4:	9305      	strpl	r3, [sp, #20]
 80105b6:	f1b8 0f00 	cmp.w	r8, #0
 80105ba:	910c      	str	r1, [sp, #48]	@ 0x30
 80105bc:	db18      	blt.n	80105f0 <_dtoa_r+0x1f8>
 80105be:	9b06      	ldr	r3, [sp, #24]
 80105c0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80105c4:	4443      	add	r3, r8
 80105c6:	9306      	str	r3, [sp, #24]
 80105c8:	2300      	movs	r3, #0
 80105ca:	9a07      	ldr	r2, [sp, #28]
 80105cc:	2a09      	cmp	r2, #9
 80105ce:	d849      	bhi.n	8010664 <_dtoa_r+0x26c>
 80105d0:	2a05      	cmp	r2, #5
 80105d2:	bfc4      	itt	gt
 80105d4:	3a04      	subgt	r2, #4
 80105d6:	9207      	strgt	r2, [sp, #28]
 80105d8:	9a07      	ldr	r2, [sp, #28]
 80105da:	f1a2 0202 	sub.w	r2, r2, #2
 80105de:	bfcc      	ite	gt
 80105e0:	2400      	movgt	r4, #0
 80105e2:	2401      	movle	r4, #1
 80105e4:	2a03      	cmp	r2, #3
 80105e6:	d848      	bhi.n	801067a <_dtoa_r+0x282>
 80105e8:	e8df f002 	tbb	[pc, r2]
 80105ec:	3a2c2e0b 	.word	0x3a2c2e0b
 80105f0:	9b05      	ldr	r3, [sp, #20]
 80105f2:	2200      	movs	r2, #0
 80105f4:	eba3 0308 	sub.w	r3, r3, r8
 80105f8:	9305      	str	r3, [sp, #20]
 80105fa:	920a      	str	r2, [sp, #40]	@ 0x28
 80105fc:	f1c8 0300 	rsb	r3, r8, #0
 8010600:	e7e3      	b.n	80105ca <_dtoa_r+0x1d2>
 8010602:	2200      	movs	r2, #0
 8010604:	9208      	str	r2, [sp, #32]
 8010606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010608:	2a00      	cmp	r2, #0
 801060a:	dc39      	bgt.n	8010680 <_dtoa_r+0x288>
 801060c:	f04f 0b01 	mov.w	fp, #1
 8010610:	46da      	mov	sl, fp
 8010612:	465a      	mov	r2, fp
 8010614:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8010618:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801061c:	2100      	movs	r1, #0
 801061e:	2004      	movs	r0, #4
 8010620:	f100 0614 	add.w	r6, r0, #20
 8010624:	4296      	cmp	r6, r2
 8010626:	d930      	bls.n	801068a <_dtoa_r+0x292>
 8010628:	6079      	str	r1, [r7, #4]
 801062a:	4648      	mov	r0, r9
 801062c:	9304      	str	r3, [sp, #16]
 801062e:	f000 fd39 	bl	80110a4 <_Balloc>
 8010632:	9b04      	ldr	r3, [sp, #16]
 8010634:	4607      	mov	r7, r0
 8010636:	2800      	cmp	r0, #0
 8010638:	d146      	bne.n	80106c8 <_dtoa_r+0x2d0>
 801063a:	4b22      	ldr	r3, [pc, #136]	@ (80106c4 <_dtoa_r+0x2cc>)
 801063c:	4602      	mov	r2, r0
 801063e:	f240 11af 	movw	r1, #431	@ 0x1af
 8010642:	e6f2      	b.n	801042a <_dtoa_r+0x32>
 8010644:	2201      	movs	r2, #1
 8010646:	e7dd      	b.n	8010604 <_dtoa_r+0x20c>
 8010648:	2200      	movs	r2, #0
 801064a:	9208      	str	r2, [sp, #32]
 801064c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801064e:	eb08 0b02 	add.w	fp, r8, r2
 8010652:	f10b 0a01 	add.w	sl, fp, #1
 8010656:	4652      	mov	r2, sl
 8010658:	2a01      	cmp	r2, #1
 801065a:	bfb8      	it	lt
 801065c:	2201      	movlt	r2, #1
 801065e:	e7db      	b.n	8010618 <_dtoa_r+0x220>
 8010660:	2201      	movs	r2, #1
 8010662:	e7f2      	b.n	801064a <_dtoa_r+0x252>
 8010664:	2401      	movs	r4, #1
 8010666:	2200      	movs	r2, #0
 8010668:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801066c:	f04f 3bff 	mov.w	fp, #4294967295
 8010670:	2100      	movs	r1, #0
 8010672:	46da      	mov	sl, fp
 8010674:	2212      	movs	r2, #18
 8010676:	9109      	str	r1, [sp, #36]	@ 0x24
 8010678:	e7ce      	b.n	8010618 <_dtoa_r+0x220>
 801067a:	2201      	movs	r2, #1
 801067c:	9208      	str	r2, [sp, #32]
 801067e:	e7f5      	b.n	801066c <_dtoa_r+0x274>
 8010680:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8010684:	46da      	mov	sl, fp
 8010686:	465a      	mov	r2, fp
 8010688:	e7c6      	b.n	8010618 <_dtoa_r+0x220>
 801068a:	3101      	adds	r1, #1
 801068c:	0040      	lsls	r0, r0, #1
 801068e:	e7c7      	b.n	8010620 <_dtoa_r+0x228>
 8010690:	636f4361 	.word	0x636f4361
 8010694:	3fd287a7 	.word	0x3fd287a7
 8010698:	8b60c8b3 	.word	0x8b60c8b3
 801069c:	3fc68a28 	.word	0x3fc68a28
 80106a0:	509f79fb 	.word	0x509f79fb
 80106a4:	3fd34413 	.word	0x3fd34413
 80106a8:	08012501 	.word	0x08012501
 80106ac:	08012518 	.word	0x08012518
 80106b0:	7ff00000 	.word	0x7ff00000
 80106b4:	080124fd 	.word	0x080124fd
 80106b8:	080124d1 	.word	0x080124d1
 80106bc:	080124d0 	.word	0x080124d0
 80106c0:	08012610 	.word	0x08012610
 80106c4:	08012570 	.word	0x08012570
 80106c8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80106cc:	f1ba 0f0e 	cmp.w	sl, #14
 80106d0:	6010      	str	r0, [r2, #0]
 80106d2:	d86f      	bhi.n	80107b4 <_dtoa_r+0x3bc>
 80106d4:	2c00      	cmp	r4, #0
 80106d6:	d06d      	beq.n	80107b4 <_dtoa_r+0x3bc>
 80106d8:	f1b8 0f00 	cmp.w	r8, #0
 80106dc:	f340 80c2 	ble.w	8010864 <_dtoa_r+0x46c>
 80106e0:	4aca      	ldr	r2, [pc, #808]	@ (8010a0c <_dtoa_r+0x614>)
 80106e2:	f008 010f 	and.w	r1, r8, #15
 80106e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80106ea:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80106ee:	ed92 7b00 	vldr	d7, [r2]
 80106f2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80106f6:	f000 80a9 	beq.w	801084c <_dtoa_r+0x454>
 80106fa:	4ac5      	ldr	r2, [pc, #788]	@ (8010a10 <_dtoa_r+0x618>)
 80106fc:	ed92 6b08 	vldr	d6, [r2, #32]
 8010700:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8010704:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010708:	f001 010f 	and.w	r1, r1, #15
 801070c:	2203      	movs	r2, #3
 801070e:	48c0      	ldr	r0, [pc, #768]	@ (8010a10 <_dtoa_r+0x618>)
 8010710:	2900      	cmp	r1, #0
 8010712:	f040 809d 	bne.w	8010850 <_dtoa_r+0x458>
 8010716:	ed9d 6b02 	vldr	d6, [sp, #8]
 801071a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801071e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010722:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010724:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010728:	2900      	cmp	r1, #0
 801072a:	f000 80c1 	beq.w	80108b0 <_dtoa_r+0x4b8>
 801072e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8010732:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801073a:	f140 80b9 	bpl.w	80108b0 <_dtoa_r+0x4b8>
 801073e:	f1ba 0f00 	cmp.w	sl, #0
 8010742:	f000 80b5 	beq.w	80108b0 <_dtoa_r+0x4b8>
 8010746:	f1bb 0f00 	cmp.w	fp, #0
 801074a:	dd31      	ble.n	80107b0 <_dtoa_r+0x3b8>
 801074c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8010750:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010754:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010758:	f108 31ff 	add.w	r1, r8, #4294967295
 801075c:	9104      	str	r1, [sp, #16]
 801075e:	3201      	adds	r2, #1
 8010760:	465c      	mov	r4, fp
 8010762:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010766:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801076a:	ee07 2a90 	vmov	s15, r2
 801076e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010772:	eea7 5b06 	vfma.f64	d5, d7, d6
 8010776:	ee15 2a90 	vmov	r2, s11
 801077a:	ec51 0b15 	vmov	r0, r1, d5
 801077e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8010782:	2c00      	cmp	r4, #0
 8010784:	f040 8098 	bne.w	80108b8 <_dtoa_r+0x4c0>
 8010788:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801078c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8010790:	ec41 0b17 	vmov	d7, r0, r1
 8010794:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801079c:	f300 8261 	bgt.w	8010c62 <_dtoa_r+0x86a>
 80107a0:	eeb1 7b47 	vneg.f64	d7, d7
 80107a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80107a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107ac:	f100 80f5 	bmi.w	801099a <_dtoa_r+0x5a2>
 80107b0:	ed8d 8b02 	vstr	d8, [sp, #8]
 80107b4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80107b6:	2a00      	cmp	r2, #0
 80107b8:	f2c0 812c 	blt.w	8010a14 <_dtoa_r+0x61c>
 80107bc:	f1b8 0f0e 	cmp.w	r8, #14
 80107c0:	f300 8128 	bgt.w	8010a14 <_dtoa_r+0x61c>
 80107c4:	4b91      	ldr	r3, [pc, #580]	@ (8010a0c <_dtoa_r+0x614>)
 80107c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80107ca:	ed93 6b00 	vldr	d6, [r3]
 80107ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	da03      	bge.n	80107dc <_dtoa_r+0x3e4>
 80107d4:	f1ba 0f00 	cmp.w	sl, #0
 80107d8:	f340 80d2 	ble.w	8010980 <_dtoa_r+0x588>
 80107dc:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80107e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80107e4:	463e      	mov	r6, r7
 80107e6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80107ea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80107ee:	ee15 3a10 	vmov	r3, s10
 80107f2:	3330      	adds	r3, #48	@ 0x30
 80107f4:	f806 3b01 	strb.w	r3, [r6], #1
 80107f8:	1bf3      	subs	r3, r6, r7
 80107fa:	459a      	cmp	sl, r3
 80107fc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8010800:	eea3 7b46 	vfms.f64	d7, d3, d6
 8010804:	f040 80f8 	bne.w	80109f8 <_dtoa_r+0x600>
 8010808:	ee37 7b07 	vadd.f64	d7, d7, d7
 801080c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010814:	f300 80dd 	bgt.w	80109d2 <_dtoa_r+0x5da>
 8010818:	eeb4 7b46 	vcmp.f64	d7, d6
 801081c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010820:	d104      	bne.n	801082c <_dtoa_r+0x434>
 8010822:	ee15 3a10 	vmov	r3, s10
 8010826:	07db      	lsls	r3, r3, #31
 8010828:	f100 80d3 	bmi.w	80109d2 <_dtoa_r+0x5da>
 801082c:	9901      	ldr	r1, [sp, #4]
 801082e:	4648      	mov	r0, r9
 8010830:	f000 fc78 	bl	8011124 <_Bfree>
 8010834:	2300      	movs	r3, #0
 8010836:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010838:	7033      	strb	r3, [r6, #0]
 801083a:	f108 0301 	add.w	r3, r8, #1
 801083e:	6013      	str	r3, [r2, #0]
 8010840:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010842:	2b00      	cmp	r3, #0
 8010844:	f000 8304 	beq.w	8010e50 <_dtoa_r+0xa58>
 8010848:	601e      	str	r6, [r3, #0]
 801084a:	e301      	b.n	8010e50 <_dtoa_r+0xa58>
 801084c:	2202      	movs	r2, #2
 801084e:	e75e      	b.n	801070e <_dtoa_r+0x316>
 8010850:	07cc      	lsls	r4, r1, #31
 8010852:	d504      	bpl.n	801085e <_dtoa_r+0x466>
 8010854:	ed90 6b00 	vldr	d6, [r0]
 8010858:	3201      	adds	r2, #1
 801085a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801085e:	1049      	asrs	r1, r1, #1
 8010860:	3008      	adds	r0, #8
 8010862:	e755      	b.n	8010710 <_dtoa_r+0x318>
 8010864:	d022      	beq.n	80108ac <_dtoa_r+0x4b4>
 8010866:	f1c8 0100 	rsb	r1, r8, #0
 801086a:	4a68      	ldr	r2, [pc, #416]	@ (8010a0c <_dtoa_r+0x614>)
 801086c:	f001 000f 	and.w	r0, r1, #15
 8010870:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8010874:	ed92 7b00 	vldr	d7, [r2]
 8010878:	ee28 7b07 	vmul.f64	d7, d8, d7
 801087c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010880:	4863      	ldr	r0, [pc, #396]	@ (8010a10 <_dtoa_r+0x618>)
 8010882:	1109      	asrs	r1, r1, #4
 8010884:	2400      	movs	r4, #0
 8010886:	2202      	movs	r2, #2
 8010888:	b929      	cbnz	r1, 8010896 <_dtoa_r+0x49e>
 801088a:	2c00      	cmp	r4, #0
 801088c:	f43f af49 	beq.w	8010722 <_dtoa_r+0x32a>
 8010890:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010894:	e745      	b.n	8010722 <_dtoa_r+0x32a>
 8010896:	07ce      	lsls	r6, r1, #31
 8010898:	d505      	bpl.n	80108a6 <_dtoa_r+0x4ae>
 801089a:	ed90 6b00 	vldr	d6, [r0]
 801089e:	3201      	adds	r2, #1
 80108a0:	2401      	movs	r4, #1
 80108a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80108a6:	1049      	asrs	r1, r1, #1
 80108a8:	3008      	adds	r0, #8
 80108aa:	e7ed      	b.n	8010888 <_dtoa_r+0x490>
 80108ac:	2202      	movs	r2, #2
 80108ae:	e738      	b.n	8010722 <_dtoa_r+0x32a>
 80108b0:	f8cd 8010 	str.w	r8, [sp, #16]
 80108b4:	4654      	mov	r4, sl
 80108b6:	e754      	b.n	8010762 <_dtoa_r+0x36a>
 80108b8:	4a54      	ldr	r2, [pc, #336]	@ (8010a0c <_dtoa_r+0x614>)
 80108ba:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80108be:	ed12 4b02 	vldr	d4, [r2, #-8]
 80108c2:	9a08      	ldr	r2, [sp, #32]
 80108c4:	ec41 0b17 	vmov	d7, r0, r1
 80108c8:	443c      	add	r4, r7
 80108ca:	b34a      	cbz	r2, 8010920 <_dtoa_r+0x528>
 80108cc:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80108d0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80108d4:	463e      	mov	r6, r7
 80108d6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80108da:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80108de:	ee35 7b47 	vsub.f64	d7, d5, d7
 80108e2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80108e6:	ee14 2a90 	vmov	r2, s9
 80108ea:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80108ee:	3230      	adds	r2, #48	@ 0x30
 80108f0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80108f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80108f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108fc:	f806 2b01 	strb.w	r2, [r6], #1
 8010900:	d438      	bmi.n	8010974 <_dtoa_r+0x57c>
 8010902:	ee32 5b46 	vsub.f64	d5, d2, d6
 8010906:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801090a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801090e:	d462      	bmi.n	80109d6 <_dtoa_r+0x5de>
 8010910:	42a6      	cmp	r6, r4
 8010912:	f43f af4d 	beq.w	80107b0 <_dtoa_r+0x3b8>
 8010916:	ee27 7b03 	vmul.f64	d7, d7, d3
 801091a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801091e:	e7e0      	b.n	80108e2 <_dtoa_r+0x4ea>
 8010920:	4621      	mov	r1, r4
 8010922:	463e      	mov	r6, r7
 8010924:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010928:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801092c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010930:	ee14 2a90 	vmov	r2, s9
 8010934:	3230      	adds	r2, #48	@ 0x30
 8010936:	f806 2b01 	strb.w	r2, [r6], #1
 801093a:	42a6      	cmp	r6, r4
 801093c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010940:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010944:	d119      	bne.n	801097a <_dtoa_r+0x582>
 8010946:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801094a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801094e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8010952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010956:	dc3e      	bgt.n	80109d6 <_dtoa_r+0x5de>
 8010958:	ee35 5b47 	vsub.f64	d5, d5, d7
 801095c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8010960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010964:	f57f af24 	bpl.w	80107b0 <_dtoa_r+0x3b8>
 8010968:	460e      	mov	r6, r1
 801096a:	3901      	subs	r1, #1
 801096c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010970:	2b30      	cmp	r3, #48	@ 0x30
 8010972:	d0f9      	beq.n	8010968 <_dtoa_r+0x570>
 8010974:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010978:	e758      	b.n	801082c <_dtoa_r+0x434>
 801097a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801097e:	e7d5      	b.n	801092c <_dtoa_r+0x534>
 8010980:	d10b      	bne.n	801099a <_dtoa_r+0x5a2>
 8010982:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8010986:	ee26 6b07 	vmul.f64	d6, d6, d7
 801098a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801098e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010996:	f2c0 8161 	blt.w	8010c5c <_dtoa_r+0x864>
 801099a:	2400      	movs	r4, #0
 801099c:	4625      	mov	r5, r4
 801099e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109a0:	43db      	mvns	r3, r3
 80109a2:	9304      	str	r3, [sp, #16]
 80109a4:	463e      	mov	r6, r7
 80109a6:	f04f 0800 	mov.w	r8, #0
 80109aa:	4621      	mov	r1, r4
 80109ac:	4648      	mov	r0, r9
 80109ae:	f000 fbb9 	bl	8011124 <_Bfree>
 80109b2:	2d00      	cmp	r5, #0
 80109b4:	d0de      	beq.n	8010974 <_dtoa_r+0x57c>
 80109b6:	f1b8 0f00 	cmp.w	r8, #0
 80109ba:	d005      	beq.n	80109c8 <_dtoa_r+0x5d0>
 80109bc:	45a8      	cmp	r8, r5
 80109be:	d003      	beq.n	80109c8 <_dtoa_r+0x5d0>
 80109c0:	4641      	mov	r1, r8
 80109c2:	4648      	mov	r0, r9
 80109c4:	f000 fbae 	bl	8011124 <_Bfree>
 80109c8:	4629      	mov	r1, r5
 80109ca:	4648      	mov	r0, r9
 80109cc:	f000 fbaa 	bl	8011124 <_Bfree>
 80109d0:	e7d0      	b.n	8010974 <_dtoa_r+0x57c>
 80109d2:	f8cd 8010 	str.w	r8, [sp, #16]
 80109d6:	4633      	mov	r3, r6
 80109d8:	461e      	mov	r6, r3
 80109da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80109de:	2a39      	cmp	r2, #57	@ 0x39
 80109e0:	d106      	bne.n	80109f0 <_dtoa_r+0x5f8>
 80109e2:	429f      	cmp	r7, r3
 80109e4:	d1f8      	bne.n	80109d8 <_dtoa_r+0x5e0>
 80109e6:	9a04      	ldr	r2, [sp, #16]
 80109e8:	3201      	adds	r2, #1
 80109ea:	9204      	str	r2, [sp, #16]
 80109ec:	2230      	movs	r2, #48	@ 0x30
 80109ee:	703a      	strb	r2, [r7, #0]
 80109f0:	781a      	ldrb	r2, [r3, #0]
 80109f2:	3201      	adds	r2, #1
 80109f4:	701a      	strb	r2, [r3, #0]
 80109f6:	e7bd      	b.n	8010974 <_dtoa_r+0x57c>
 80109f8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80109fc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a04:	f47f aeef 	bne.w	80107e6 <_dtoa_r+0x3ee>
 8010a08:	e710      	b.n	801082c <_dtoa_r+0x434>
 8010a0a:	bf00      	nop
 8010a0c:	08012610 	.word	0x08012610
 8010a10:	080125e8 	.word	0x080125e8
 8010a14:	9908      	ldr	r1, [sp, #32]
 8010a16:	2900      	cmp	r1, #0
 8010a18:	f000 80e3 	beq.w	8010be2 <_dtoa_r+0x7ea>
 8010a1c:	9907      	ldr	r1, [sp, #28]
 8010a1e:	2901      	cmp	r1, #1
 8010a20:	f300 80c8 	bgt.w	8010bb4 <_dtoa_r+0x7bc>
 8010a24:	2d00      	cmp	r5, #0
 8010a26:	f000 80c1 	beq.w	8010bac <_dtoa_r+0x7b4>
 8010a2a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010a2e:	9e05      	ldr	r6, [sp, #20]
 8010a30:	461c      	mov	r4, r3
 8010a32:	9304      	str	r3, [sp, #16]
 8010a34:	9b05      	ldr	r3, [sp, #20]
 8010a36:	4413      	add	r3, r2
 8010a38:	9305      	str	r3, [sp, #20]
 8010a3a:	9b06      	ldr	r3, [sp, #24]
 8010a3c:	2101      	movs	r1, #1
 8010a3e:	4413      	add	r3, r2
 8010a40:	4648      	mov	r0, r9
 8010a42:	9306      	str	r3, [sp, #24]
 8010a44:	f000 fc22 	bl	801128c <__i2b>
 8010a48:	9b04      	ldr	r3, [sp, #16]
 8010a4a:	4605      	mov	r5, r0
 8010a4c:	b166      	cbz	r6, 8010a68 <_dtoa_r+0x670>
 8010a4e:	9a06      	ldr	r2, [sp, #24]
 8010a50:	2a00      	cmp	r2, #0
 8010a52:	dd09      	ble.n	8010a68 <_dtoa_r+0x670>
 8010a54:	42b2      	cmp	r2, r6
 8010a56:	9905      	ldr	r1, [sp, #20]
 8010a58:	bfa8      	it	ge
 8010a5a:	4632      	movge	r2, r6
 8010a5c:	1a89      	subs	r1, r1, r2
 8010a5e:	9105      	str	r1, [sp, #20]
 8010a60:	9906      	ldr	r1, [sp, #24]
 8010a62:	1ab6      	subs	r6, r6, r2
 8010a64:	1a8a      	subs	r2, r1, r2
 8010a66:	9206      	str	r2, [sp, #24]
 8010a68:	b1fb      	cbz	r3, 8010aaa <_dtoa_r+0x6b2>
 8010a6a:	9a08      	ldr	r2, [sp, #32]
 8010a6c:	2a00      	cmp	r2, #0
 8010a6e:	f000 80bc 	beq.w	8010bea <_dtoa_r+0x7f2>
 8010a72:	b19c      	cbz	r4, 8010a9c <_dtoa_r+0x6a4>
 8010a74:	4629      	mov	r1, r5
 8010a76:	4622      	mov	r2, r4
 8010a78:	4648      	mov	r0, r9
 8010a7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010a7c:	f000 fcc6 	bl	801140c <__pow5mult>
 8010a80:	9a01      	ldr	r2, [sp, #4]
 8010a82:	4601      	mov	r1, r0
 8010a84:	4605      	mov	r5, r0
 8010a86:	4648      	mov	r0, r9
 8010a88:	f000 fc16 	bl	80112b8 <__multiply>
 8010a8c:	9901      	ldr	r1, [sp, #4]
 8010a8e:	9004      	str	r0, [sp, #16]
 8010a90:	4648      	mov	r0, r9
 8010a92:	f000 fb47 	bl	8011124 <_Bfree>
 8010a96:	9a04      	ldr	r2, [sp, #16]
 8010a98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a9a:	9201      	str	r2, [sp, #4]
 8010a9c:	1b1a      	subs	r2, r3, r4
 8010a9e:	d004      	beq.n	8010aaa <_dtoa_r+0x6b2>
 8010aa0:	9901      	ldr	r1, [sp, #4]
 8010aa2:	4648      	mov	r0, r9
 8010aa4:	f000 fcb2 	bl	801140c <__pow5mult>
 8010aa8:	9001      	str	r0, [sp, #4]
 8010aaa:	2101      	movs	r1, #1
 8010aac:	4648      	mov	r0, r9
 8010aae:	f000 fbed 	bl	801128c <__i2b>
 8010ab2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010ab4:	4604      	mov	r4, r0
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	f000 81d0 	beq.w	8010e5c <_dtoa_r+0xa64>
 8010abc:	461a      	mov	r2, r3
 8010abe:	4601      	mov	r1, r0
 8010ac0:	4648      	mov	r0, r9
 8010ac2:	f000 fca3 	bl	801140c <__pow5mult>
 8010ac6:	9b07      	ldr	r3, [sp, #28]
 8010ac8:	2b01      	cmp	r3, #1
 8010aca:	4604      	mov	r4, r0
 8010acc:	f300 8095 	bgt.w	8010bfa <_dtoa_r+0x802>
 8010ad0:	9b02      	ldr	r3, [sp, #8]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	f040 808b 	bne.w	8010bee <_dtoa_r+0x7f6>
 8010ad8:	9b03      	ldr	r3, [sp, #12]
 8010ada:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8010ade:	2a00      	cmp	r2, #0
 8010ae0:	f040 8087 	bne.w	8010bf2 <_dtoa_r+0x7fa>
 8010ae4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010ae8:	0d12      	lsrs	r2, r2, #20
 8010aea:	0512      	lsls	r2, r2, #20
 8010aec:	2a00      	cmp	r2, #0
 8010aee:	f000 8082 	beq.w	8010bf6 <_dtoa_r+0x7fe>
 8010af2:	9b05      	ldr	r3, [sp, #20]
 8010af4:	3301      	adds	r3, #1
 8010af6:	9305      	str	r3, [sp, #20]
 8010af8:	9b06      	ldr	r3, [sp, #24]
 8010afa:	3301      	adds	r3, #1
 8010afc:	9306      	str	r3, [sp, #24]
 8010afe:	2301      	movs	r3, #1
 8010b00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010b02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	f000 81af 	beq.w	8010e68 <_dtoa_r+0xa70>
 8010b0a:	6922      	ldr	r2, [r4, #16]
 8010b0c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8010b10:	6910      	ldr	r0, [r2, #16]
 8010b12:	f000 fb6f 	bl	80111f4 <__hi0bits>
 8010b16:	f1c0 0020 	rsb	r0, r0, #32
 8010b1a:	9b06      	ldr	r3, [sp, #24]
 8010b1c:	4418      	add	r0, r3
 8010b1e:	f010 001f 	ands.w	r0, r0, #31
 8010b22:	d076      	beq.n	8010c12 <_dtoa_r+0x81a>
 8010b24:	f1c0 0220 	rsb	r2, r0, #32
 8010b28:	2a04      	cmp	r2, #4
 8010b2a:	dd69      	ble.n	8010c00 <_dtoa_r+0x808>
 8010b2c:	9b05      	ldr	r3, [sp, #20]
 8010b2e:	f1c0 001c 	rsb	r0, r0, #28
 8010b32:	4403      	add	r3, r0
 8010b34:	9305      	str	r3, [sp, #20]
 8010b36:	9b06      	ldr	r3, [sp, #24]
 8010b38:	4406      	add	r6, r0
 8010b3a:	4403      	add	r3, r0
 8010b3c:	9306      	str	r3, [sp, #24]
 8010b3e:	9b05      	ldr	r3, [sp, #20]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	dd05      	ble.n	8010b50 <_dtoa_r+0x758>
 8010b44:	9901      	ldr	r1, [sp, #4]
 8010b46:	461a      	mov	r2, r3
 8010b48:	4648      	mov	r0, r9
 8010b4a:	f000 fcb9 	bl	80114c0 <__lshift>
 8010b4e:	9001      	str	r0, [sp, #4]
 8010b50:	9b06      	ldr	r3, [sp, #24]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	dd05      	ble.n	8010b62 <_dtoa_r+0x76a>
 8010b56:	4621      	mov	r1, r4
 8010b58:	461a      	mov	r2, r3
 8010b5a:	4648      	mov	r0, r9
 8010b5c:	f000 fcb0 	bl	80114c0 <__lshift>
 8010b60:	4604      	mov	r4, r0
 8010b62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d056      	beq.n	8010c16 <_dtoa_r+0x81e>
 8010b68:	9801      	ldr	r0, [sp, #4]
 8010b6a:	4621      	mov	r1, r4
 8010b6c:	f000 fd14 	bl	8011598 <__mcmp>
 8010b70:	2800      	cmp	r0, #0
 8010b72:	da50      	bge.n	8010c16 <_dtoa_r+0x81e>
 8010b74:	f108 33ff 	add.w	r3, r8, #4294967295
 8010b78:	9304      	str	r3, [sp, #16]
 8010b7a:	9901      	ldr	r1, [sp, #4]
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	220a      	movs	r2, #10
 8010b80:	4648      	mov	r0, r9
 8010b82:	f000 faf1 	bl	8011168 <__multadd>
 8010b86:	9b08      	ldr	r3, [sp, #32]
 8010b88:	9001      	str	r0, [sp, #4]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	f000 816e 	beq.w	8010e6c <_dtoa_r+0xa74>
 8010b90:	4629      	mov	r1, r5
 8010b92:	2300      	movs	r3, #0
 8010b94:	220a      	movs	r2, #10
 8010b96:	4648      	mov	r0, r9
 8010b98:	f000 fae6 	bl	8011168 <__multadd>
 8010b9c:	f1bb 0f00 	cmp.w	fp, #0
 8010ba0:	4605      	mov	r5, r0
 8010ba2:	dc64      	bgt.n	8010c6e <_dtoa_r+0x876>
 8010ba4:	9b07      	ldr	r3, [sp, #28]
 8010ba6:	2b02      	cmp	r3, #2
 8010ba8:	dc3e      	bgt.n	8010c28 <_dtoa_r+0x830>
 8010baa:	e060      	b.n	8010c6e <_dtoa_r+0x876>
 8010bac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010bae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010bb2:	e73c      	b.n	8010a2e <_dtoa_r+0x636>
 8010bb4:	f10a 34ff 	add.w	r4, sl, #4294967295
 8010bb8:	42a3      	cmp	r3, r4
 8010bba:	bfbf      	itttt	lt
 8010bbc:	1ae2      	sublt	r2, r4, r3
 8010bbe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010bc0:	189b      	addlt	r3, r3, r2
 8010bc2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8010bc4:	bfae      	itee	ge
 8010bc6:	1b1c      	subge	r4, r3, r4
 8010bc8:	4623      	movlt	r3, r4
 8010bca:	2400      	movlt	r4, #0
 8010bcc:	f1ba 0f00 	cmp.w	sl, #0
 8010bd0:	bfb5      	itete	lt
 8010bd2:	9a05      	ldrlt	r2, [sp, #20]
 8010bd4:	9e05      	ldrge	r6, [sp, #20]
 8010bd6:	eba2 060a 	sublt.w	r6, r2, sl
 8010bda:	4652      	movge	r2, sl
 8010bdc:	bfb8      	it	lt
 8010bde:	2200      	movlt	r2, #0
 8010be0:	e727      	b.n	8010a32 <_dtoa_r+0x63a>
 8010be2:	9e05      	ldr	r6, [sp, #20]
 8010be4:	9d08      	ldr	r5, [sp, #32]
 8010be6:	461c      	mov	r4, r3
 8010be8:	e730      	b.n	8010a4c <_dtoa_r+0x654>
 8010bea:	461a      	mov	r2, r3
 8010bec:	e758      	b.n	8010aa0 <_dtoa_r+0x6a8>
 8010bee:	2300      	movs	r3, #0
 8010bf0:	e786      	b.n	8010b00 <_dtoa_r+0x708>
 8010bf2:	9b02      	ldr	r3, [sp, #8]
 8010bf4:	e784      	b.n	8010b00 <_dtoa_r+0x708>
 8010bf6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010bf8:	e783      	b.n	8010b02 <_dtoa_r+0x70a>
 8010bfa:	2300      	movs	r3, #0
 8010bfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010bfe:	e784      	b.n	8010b0a <_dtoa_r+0x712>
 8010c00:	d09d      	beq.n	8010b3e <_dtoa_r+0x746>
 8010c02:	9b05      	ldr	r3, [sp, #20]
 8010c04:	321c      	adds	r2, #28
 8010c06:	4413      	add	r3, r2
 8010c08:	9305      	str	r3, [sp, #20]
 8010c0a:	9b06      	ldr	r3, [sp, #24]
 8010c0c:	4416      	add	r6, r2
 8010c0e:	4413      	add	r3, r2
 8010c10:	e794      	b.n	8010b3c <_dtoa_r+0x744>
 8010c12:	4602      	mov	r2, r0
 8010c14:	e7f5      	b.n	8010c02 <_dtoa_r+0x80a>
 8010c16:	f1ba 0f00 	cmp.w	sl, #0
 8010c1a:	f8cd 8010 	str.w	r8, [sp, #16]
 8010c1e:	46d3      	mov	fp, sl
 8010c20:	dc21      	bgt.n	8010c66 <_dtoa_r+0x86e>
 8010c22:	9b07      	ldr	r3, [sp, #28]
 8010c24:	2b02      	cmp	r3, #2
 8010c26:	dd1e      	ble.n	8010c66 <_dtoa_r+0x86e>
 8010c28:	f1bb 0f00 	cmp.w	fp, #0
 8010c2c:	f47f aeb7 	bne.w	801099e <_dtoa_r+0x5a6>
 8010c30:	4621      	mov	r1, r4
 8010c32:	465b      	mov	r3, fp
 8010c34:	2205      	movs	r2, #5
 8010c36:	4648      	mov	r0, r9
 8010c38:	f000 fa96 	bl	8011168 <__multadd>
 8010c3c:	4601      	mov	r1, r0
 8010c3e:	4604      	mov	r4, r0
 8010c40:	9801      	ldr	r0, [sp, #4]
 8010c42:	f000 fca9 	bl	8011598 <__mcmp>
 8010c46:	2800      	cmp	r0, #0
 8010c48:	f77f aea9 	ble.w	801099e <_dtoa_r+0x5a6>
 8010c4c:	463e      	mov	r6, r7
 8010c4e:	2331      	movs	r3, #49	@ 0x31
 8010c50:	f806 3b01 	strb.w	r3, [r6], #1
 8010c54:	9b04      	ldr	r3, [sp, #16]
 8010c56:	3301      	adds	r3, #1
 8010c58:	9304      	str	r3, [sp, #16]
 8010c5a:	e6a4      	b.n	80109a6 <_dtoa_r+0x5ae>
 8010c5c:	f8cd 8010 	str.w	r8, [sp, #16]
 8010c60:	4654      	mov	r4, sl
 8010c62:	4625      	mov	r5, r4
 8010c64:	e7f2      	b.n	8010c4c <_dtoa_r+0x854>
 8010c66:	9b08      	ldr	r3, [sp, #32]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	f000 8103 	beq.w	8010e74 <_dtoa_r+0xa7c>
 8010c6e:	2e00      	cmp	r6, #0
 8010c70:	dd05      	ble.n	8010c7e <_dtoa_r+0x886>
 8010c72:	4629      	mov	r1, r5
 8010c74:	4632      	mov	r2, r6
 8010c76:	4648      	mov	r0, r9
 8010c78:	f000 fc22 	bl	80114c0 <__lshift>
 8010c7c:	4605      	mov	r5, r0
 8010c7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d058      	beq.n	8010d36 <_dtoa_r+0x93e>
 8010c84:	6869      	ldr	r1, [r5, #4]
 8010c86:	4648      	mov	r0, r9
 8010c88:	f000 fa0c 	bl	80110a4 <_Balloc>
 8010c8c:	4606      	mov	r6, r0
 8010c8e:	b928      	cbnz	r0, 8010c9c <_dtoa_r+0x8a4>
 8010c90:	4b82      	ldr	r3, [pc, #520]	@ (8010e9c <_dtoa_r+0xaa4>)
 8010c92:	4602      	mov	r2, r0
 8010c94:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010c98:	f7ff bbc7 	b.w	801042a <_dtoa_r+0x32>
 8010c9c:	692a      	ldr	r2, [r5, #16]
 8010c9e:	3202      	adds	r2, #2
 8010ca0:	0092      	lsls	r2, r2, #2
 8010ca2:	f105 010c 	add.w	r1, r5, #12
 8010ca6:	300c      	adds	r0, #12
 8010ca8:	f000 ffac 	bl	8011c04 <memcpy>
 8010cac:	2201      	movs	r2, #1
 8010cae:	4631      	mov	r1, r6
 8010cb0:	4648      	mov	r0, r9
 8010cb2:	f000 fc05 	bl	80114c0 <__lshift>
 8010cb6:	1c7b      	adds	r3, r7, #1
 8010cb8:	9305      	str	r3, [sp, #20]
 8010cba:	eb07 030b 	add.w	r3, r7, fp
 8010cbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cc0:	9b02      	ldr	r3, [sp, #8]
 8010cc2:	f003 0301 	and.w	r3, r3, #1
 8010cc6:	46a8      	mov	r8, r5
 8010cc8:	9308      	str	r3, [sp, #32]
 8010cca:	4605      	mov	r5, r0
 8010ccc:	9b05      	ldr	r3, [sp, #20]
 8010cce:	9801      	ldr	r0, [sp, #4]
 8010cd0:	4621      	mov	r1, r4
 8010cd2:	f103 3bff 	add.w	fp, r3, #4294967295
 8010cd6:	f7ff fb04 	bl	80102e2 <quorem>
 8010cda:	4641      	mov	r1, r8
 8010cdc:	9002      	str	r0, [sp, #8]
 8010cde:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010ce2:	9801      	ldr	r0, [sp, #4]
 8010ce4:	f000 fc58 	bl	8011598 <__mcmp>
 8010ce8:	462a      	mov	r2, r5
 8010cea:	9006      	str	r0, [sp, #24]
 8010cec:	4621      	mov	r1, r4
 8010cee:	4648      	mov	r0, r9
 8010cf0:	f000 fc6e 	bl	80115d0 <__mdiff>
 8010cf4:	68c2      	ldr	r2, [r0, #12]
 8010cf6:	4606      	mov	r6, r0
 8010cf8:	b9fa      	cbnz	r2, 8010d3a <_dtoa_r+0x942>
 8010cfa:	4601      	mov	r1, r0
 8010cfc:	9801      	ldr	r0, [sp, #4]
 8010cfe:	f000 fc4b 	bl	8011598 <__mcmp>
 8010d02:	4602      	mov	r2, r0
 8010d04:	4631      	mov	r1, r6
 8010d06:	4648      	mov	r0, r9
 8010d08:	920a      	str	r2, [sp, #40]	@ 0x28
 8010d0a:	f000 fa0b 	bl	8011124 <_Bfree>
 8010d0e:	9b07      	ldr	r3, [sp, #28]
 8010d10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010d12:	9e05      	ldr	r6, [sp, #20]
 8010d14:	ea43 0102 	orr.w	r1, r3, r2
 8010d18:	9b08      	ldr	r3, [sp, #32]
 8010d1a:	4319      	orrs	r1, r3
 8010d1c:	d10f      	bne.n	8010d3e <_dtoa_r+0x946>
 8010d1e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010d22:	d028      	beq.n	8010d76 <_dtoa_r+0x97e>
 8010d24:	9b06      	ldr	r3, [sp, #24]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	dd02      	ble.n	8010d30 <_dtoa_r+0x938>
 8010d2a:	9b02      	ldr	r3, [sp, #8]
 8010d2c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8010d30:	f88b a000 	strb.w	sl, [fp]
 8010d34:	e639      	b.n	80109aa <_dtoa_r+0x5b2>
 8010d36:	4628      	mov	r0, r5
 8010d38:	e7bd      	b.n	8010cb6 <_dtoa_r+0x8be>
 8010d3a:	2201      	movs	r2, #1
 8010d3c:	e7e2      	b.n	8010d04 <_dtoa_r+0x90c>
 8010d3e:	9b06      	ldr	r3, [sp, #24]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	db04      	blt.n	8010d4e <_dtoa_r+0x956>
 8010d44:	9907      	ldr	r1, [sp, #28]
 8010d46:	430b      	orrs	r3, r1
 8010d48:	9908      	ldr	r1, [sp, #32]
 8010d4a:	430b      	orrs	r3, r1
 8010d4c:	d120      	bne.n	8010d90 <_dtoa_r+0x998>
 8010d4e:	2a00      	cmp	r2, #0
 8010d50:	ddee      	ble.n	8010d30 <_dtoa_r+0x938>
 8010d52:	9901      	ldr	r1, [sp, #4]
 8010d54:	2201      	movs	r2, #1
 8010d56:	4648      	mov	r0, r9
 8010d58:	f000 fbb2 	bl	80114c0 <__lshift>
 8010d5c:	4621      	mov	r1, r4
 8010d5e:	9001      	str	r0, [sp, #4]
 8010d60:	f000 fc1a 	bl	8011598 <__mcmp>
 8010d64:	2800      	cmp	r0, #0
 8010d66:	dc03      	bgt.n	8010d70 <_dtoa_r+0x978>
 8010d68:	d1e2      	bne.n	8010d30 <_dtoa_r+0x938>
 8010d6a:	f01a 0f01 	tst.w	sl, #1
 8010d6e:	d0df      	beq.n	8010d30 <_dtoa_r+0x938>
 8010d70:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010d74:	d1d9      	bne.n	8010d2a <_dtoa_r+0x932>
 8010d76:	2339      	movs	r3, #57	@ 0x39
 8010d78:	f88b 3000 	strb.w	r3, [fp]
 8010d7c:	4633      	mov	r3, r6
 8010d7e:	461e      	mov	r6, r3
 8010d80:	3b01      	subs	r3, #1
 8010d82:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010d86:	2a39      	cmp	r2, #57	@ 0x39
 8010d88:	d053      	beq.n	8010e32 <_dtoa_r+0xa3a>
 8010d8a:	3201      	adds	r2, #1
 8010d8c:	701a      	strb	r2, [r3, #0]
 8010d8e:	e60c      	b.n	80109aa <_dtoa_r+0x5b2>
 8010d90:	2a00      	cmp	r2, #0
 8010d92:	dd07      	ble.n	8010da4 <_dtoa_r+0x9ac>
 8010d94:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010d98:	d0ed      	beq.n	8010d76 <_dtoa_r+0x97e>
 8010d9a:	f10a 0301 	add.w	r3, sl, #1
 8010d9e:	f88b 3000 	strb.w	r3, [fp]
 8010da2:	e602      	b.n	80109aa <_dtoa_r+0x5b2>
 8010da4:	9b05      	ldr	r3, [sp, #20]
 8010da6:	9a05      	ldr	r2, [sp, #20]
 8010da8:	f803 ac01 	strb.w	sl, [r3, #-1]
 8010dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dae:	4293      	cmp	r3, r2
 8010db0:	d029      	beq.n	8010e06 <_dtoa_r+0xa0e>
 8010db2:	9901      	ldr	r1, [sp, #4]
 8010db4:	2300      	movs	r3, #0
 8010db6:	220a      	movs	r2, #10
 8010db8:	4648      	mov	r0, r9
 8010dba:	f000 f9d5 	bl	8011168 <__multadd>
 8010dbe:	45a8      	cmp	r8, r5
 8010dc0:	9001      	str	r0, [sp, #4]
 8010dc2:	f04f 0300 	mov.w	r3, #0
 8010dc6:	f04f 020a 	mov.w	r2, #10
 8010dca:	4641      	mov	r1, r8
 8010dcc:	4648      	mov	r0, r9
 8010dce:	d107      	bne.n	8010de0 <_dtoa_r+0x9e8>
 8010dd0:	f000 f9ca 	bl	8011168 <__multadd>
 8010dd4:	4680      	mov	r8, r0
 8010dd6:	4605      	mov	r5, r0
 8010dd8:	9b05      	ldr	r3, [sp, #20]
 8010dda:	3301      	adds	r3, #1
 8010ddc:	9305      	str	r3, [sp, #20]
 8010dde:	e775      	b.n	8010ccc <_dtoa_r+0x8d4>
 8010de0:	f000 f9c2 	bl	8011168 <__multadd>
 8010de4:	4629      	mov	r1, r5
 8010de6:	4680      	mov	r8, r0
 8010de8:	2300      	movs	r3, #0
 8010dea:	220a      	movs	r2, #10
 8010dec:	4648      	mov	r0, r9
 8010dee:	f000 f9bb 	bl	8011168 <__multadd>
 8010df2:	4605      	mov	r5, r0
 8010df4:	e7f0      	b.n	8010dd8 <_dtoa_r+0x9e0>
 8010df6:	f1bb 0f00 	cmp.w	fp, #0
 8010dfa:	bfcc      	ite	gt
 8010dfc:	465e      	movgt	r6, fp
 8010dfe:	2601      	movle	r6, #1
 8010e00:	443e      	add	r6, r7
 8010e02:	f04f 0800 	mov.w	r8, #0
 8010e06:	9901      	ldr	r1, [sp, #4]
 8010e08:	2201      	movs	r2, #1
 8010e0a:	4648      	mov	r0, r9
 8010e0c:	f000 fb58 	bl	80114c0 <__lshift>
 8010e10:	4621      	mov	r1, r4
 8010e12:	9001      	str	r0, [sp, #4]
 8010e14:	f000 fbc0 	bl	8011598 <__mcmp>
 8010e18:	2800      	cmp	r0, #0
 8010e1a:	dcaf      	bgt.n	8010d7c <_dtoa_r+0x984>
 8010e1c:	d102      	bne.n	8010e24 <_dtoa_r+0xa2c>
 8010e1e:	f01a 0f01 	tst.w	sl, #1
 8010e22:	d1ab      	bne.n	8010d7c <_dtoa_r+0x984>
 8010e24:	4633      	mov	r3, r6
 8010e26:	461e      	mov	r6, r3
 8010e28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010e2c:	2a30      	cmp	r2, #48	@ 0x30
 8010e2e:	d0fa      	beq.n	8010e26 <_dtoa_r+0xa2e>
 8010e30:	e5bb      	b.n	80109aa <_dtoa_r+0x5b2>
 8010e32:	429f      	cmp	r7, r3
 8010e34:	d1a3      	bne.n	8010d7e <_dtoa_r+0x986>
 8010e36:	9b04      	ldr	r3, [sp, #16]
 8010e38:	3301      	adds	r3, #1
 8010e3a:	9304      	str	r3, [sp, #16]
 8010e3c:	2331      	movs	r3, #49	@ 0x31
 8010e3e:	703b      	strb	r3, [r7, #0]
 8010e40:	e5b3      	b.n	80109aa <_dtoa_r+0x5b2>
 8010e42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010e44:	4f16      	ldr	r7, [pc, #88]	@ (8010ea0 <_dtoa_r+0xaa8>)
 8010e46:	b11b      	cbz	r3, 8010e50 <_dtoa_r+0xa58>
 8010e48:	f107 0308 	add.w	r3, r7, #8
 8010e4c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010e4e:	6013      	str	r3, [r2, #0]
 8010e50:	4638      	mov	r0, r7
 8010e52:	b011      	add	sp, #68	@ 0x44
 8010e54:	ecbd 8b02 	vpop	{d8}
 8010e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e5c:	9b07      	ldr	r3, [sp, #28]
 8010e5e:	2b01      	cmp	r3, #1
 8010e60:	f77f ae36 	ble.w	8010ad0 <_dtoa_r+0x6d8>
 8010e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010e68:	2001      	movs	r0, #1
 8010e6a:	e656      	b.n	8010b1a <_dtoa_r+0x722>
 8010e6c:	f1bb 0f00 	cmp.w	fp, #0
 8010e70:	f77f aed7 	ble.w	8010c22 <_dtoa_r+0x82a>
 8010e74:	463e      	mov	r6, r7
 8010e76:	9801      	ldr	r0, [sp, #4]
 8010e78:	4621      	mov	r1, r4
 8010e7a:	f7ff fa32 	bl	80102e2 <quorem>
 8010e7e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010e82:	f806 ab01 	strb.w	sl, [r6], #1
 8010e86:	1bf2      	subs	r2, r6, r7
 8010e88:	4593      	cmp	fp, r2
 8010e8a:	ddb4      	ble.n	8010df6 <_dtoa_r+0x9fe>
 8010e8c:	9901      	ldr	r1, [sp, #4]
 8010e8e:	2300      	movs	r3, #0
 8010e90:	220a      	movs	r2, #10
 8010e92:	4648      	mov	r0, r9
 8010e94:	f000 f968 	bl	8011168 <__multadd>
 8010e98:	9001      	str	r0, [sp, #4]
 8010e9a:	e7ec      	b.n	8010e76 <_dtoa_r+0xa7e>
 8010e9c:	08012570 	.word	0x08012570
 8010ea0:	080124f4 	.word	0x080124f4

08010ea4 <_free_r>:
 8010ea4:	b538      	push	{r3, r4, r5, lr}
 8010ea6:	4605      	mov	r5, r0
 8010ea8:	2900      	cmp	r1, #0
 8010eaa:	d041      	beq.n	8010f30 <_free_r+0x8c>
 8010eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010eb0:	1f0c      	subs	r4, r1, #4
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	bfb8      	it	lt
 8010eb6:	18e4      	addlt	r4, r4, r3
 8010eb8:	f000 f8e8 	bl	801108c <__malloc_lock>
 8010ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8010f34 <_free_r+0x90>)
 8010ebe:	6813      	ldr	r3, [r2, #0]
 8010ec0:	b933      	cbnz	r3, 8010ed0 <_free_r+0x2c>
 8010ec2:	6063      	str	r3, [r4, #4]
 8010ec4:	6014      	str	r4, [r2, #0]
 8010ec6:	4628      	mov	r0, r5
 8010ec8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ecc:	f000 b8e4 	b.w	8011098 <__malloc_unlock>
 8010ed0:	42a3      	cmp	r3, r4
 8010ed2:	d908      	bls.n	8010ee6 <_free_r+0x42>
 8010ed4:	6820      	ldr	r0, [r4, #0]
 8010ed6:	1821      	adds	r1, r4, r0
 8010ed8:	428b      	cmp	r3, r1
 8010eda:	bf01      	itttt	eq
 8010edc:	6819      	ldreq	r1, [r3, #0]
 8010ede:	685b      	ldreq	r3, [r3, #4]
 8010ee0:	1809      	addeq	r1, r1, r0
 8010ee2:	6021      	streq	r1, [r4, #0]
 8010ee4:	e7ed      	b.n	8010ec2 <_free_r+0x1e>
 8010ee6:	461a      	mov	r2, r3
 8010ee8:	685b      	ldr	r3, [r3, #4]
 8010eea:	b10b      	cbz	r3, 8010ef0 <_free_r+0x4c>
 8010eec:	42a3      	cmp	r3, r4
 8010eee:	d9fa      	bls.n	8010ee6 <_free_r+0x42>
 8010ef0:	6811      	ldr	r1, [r2, #0]
 8010ef2:	1850      	adds	r0, r2, r1
 8010ef4:	42a0      	cmp	r0, r4
 8010ef6:	d10b      	bne.n	8010f10 <_free_r+0x6c>
 8010ef8:	6820      	ldr	r0, [r4, #0]
 8010efa:	4401      	add	r1, r0
 8010efc:	1850      	adds	r0, r2, r1
 8010efe:	4283      	cmp	r3, r0
 8010f00:	6011      	str	r1, [r2, #0]
 8010f02:	d1e0      	bne.n	8010ec6 <_free_r+0x22>
 8010f04:	6818      	ldr	r0, [r3, #0]
 8010f06:	685b      	ldr	r3, [r3, #4]
 8010f08:	6053      	str	r3, [r2, #4]
 8010f0a:	4408      	add	r0, r1
 8010f0c:	6010      	str	r0, [r2, #0]
 8010f0e:	e7da      	b.n	8010ec6 <_free_r+0x22>
 8010f10:	d902      	bls.n	8010f18 <_free_r+0x74>
 8010f12:	230c      	movs	r3, #12
 8010f14:	602b      	str	r3, [r5, #0]
 8010f16:	e7d6      	b.n	8010ec6 <_free_r+0x22>
 8010f18:	6820      	ldr	r0, [r4, #0]
 8010f1a:	1821      	adds	r1, r4, r0
 8010f1c:	428b      	cmp	r3, r1
 8010f1e:	bf04      	itt	eq
 8010f20:	6819      	ldreq	r1, [r3, #0]
 8010f22:	685b      	ldreq	r3, [r3, #4]
 8010f24:	6063      	str	r3, [r4, #4]
 8010f26:	bf04      	itt	eq
 8010f28:	1809      	addeq	r1, r1, r0
 8010f2a:	6021      	streq	r1, [r4, #0]
 8010f2c:	6054      	str	r4, [r2, #4]
 8010f2e:	e7ca      	b.n	8010ec6 <_free_r+0x22>
 8010f30:	bd38      	pop	{r3, r4, r5, pc}
 8010f32:	bf00      	nop
 8010f34:	24002598 	.word	0x24002598

08010f38 <malloc>:
 8010f38:	4b02      	ldr	r3, [pc, #8]	@ (8010f44 <malloc+0xc>)
 8010f3a:	4601      	mov	r1, r0
 8010f3c:	6818      	ldr	r0, [r3, #0]
 8010f3e:	f000 b825 	b.w	8010f8c <_malloc_r>
 8010f42:	bf00      	nop
 8010f44:	24000140 	.word	0x24000140

08010f48 <sbrk_aligned>:
 8010f48:	b570      	push	{r4, r5, r6, lr}
 8010f4a:	4e0f      	ldr	r6, [pc, #60]	@ (8010f88 <sbrk_aligned+0x40>)
 8010f4c:	460c      	mov	r4, r1
 8010f4e:	6831      	ldr	r1, [r6, #0]
 8010f50:	4605      	mov	r5, r0
 8010f52:	b911      	cbnz	r1, 8010f5a <sbrk_aligned+0x12>
 8010f54:	f000 fe46 	bl	8011be4 <_sbrk_r>
 8010f58:	6030      	str	r0, [r6, #0]
 8010f5a:	4621      	mov	r1, r4
 8010f5c:	4628      	mov	r0, r5
 8010f5e:	f000 fe41 	bl	8011be4 <_sbrk_r>
 8010f62:	1c43      	adds	r3, r0, #1
 8010f64:	d103      	bne.n	8010f6e <sbrk_aligned+0x26>
 8010f66:	f04f 34ff 	mov.w	r4, #4294967295
 8010f6a:	4620      	mov	r0, r4
 8010f6c:	bd70      	pop	{r4, r5, r6, pc}
 8010f6e:	1cc4      	adds	r4, r0, #3
 8010f70:	f024 0403 	bic.w	r4, r4, #3
 8010f74:	42a0      	cmp	r0, r4
 8010f76:	d0f8      	beq.n	8010f6a <sbrk_aligned+0x22>
 8010f78:	1a21      	subs	r1, r4, r0
 8010f7a:	4628      	mov	r0, r5
 8010f7c:	f000 fe32 	bl	8011be4 <_sbrk_r>
 8010f80:	3001      	adds	r0, #1
 8010f82:	d1f2      	bne.n	8010f6a <sbrk_aligned+0x22>
 8010f84:	e7ef      	b.n	8010f66 <sbrk_aligned+0x1e>
 8010f86:	bf00      	nop
 8010f88:	24002594 	.word	0x24002594

08010f8c <_malloc_r>:
 8010f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f90:	1ccd      	adds	r5, r1, #3
 8010f92:	f025 0503 	bic.w	r5, r5, #3
 8010f96:	3508      	adds	r5, #8
 8010f98:	2d0c      	cmp	r5, #12
 8010f9a:	bf38      	it	cc
 8010f9c:	250c      	movcc	r5, #12
 8010f9e:	2d00      	cmp	r5, #0
 8010fa0:	4606      	mov	r6, r0
 8010fa2:	db01      	blt.n	8010fa8 <_malloc_r+0x1c>
 8010fa4:	42a9      	cmp	r1, r5
 8010fa6:	d904      	bls.n	8010fb2 <_malloc_r+0x26>
 8010fa8:	230c      	movs	r3, #12
 8010faa:	6033      	str	r3, [r6, #0]
 8010fac:	2000      	movs	r0, #0
 8010fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011088 <_malloc_r+0xfc>
 8010fb6:	f000 f869 	bl	801108c <__malloc_lock>
 8010fba:	f8d8 3000 	ldr.w	r3, [r8]
 8010fbe:	461c      	mov	r4, r3
 8010fc0:	bb44      	cbnz	r4, 8011014 <_malloc_r+0x88>
 8010fc2:	4629      	mov	r1, r5
 8010fc4:	4630      	mov	r0, r6
 8010fc6:	f7ff ffbf 	bl	8010f48 <sbrk_aligned>
 8010fca:	1c43      	adds	r3, r0, #1
 8010fcc:	4604      	mov	r4, r0
 8010fce:	d158      	bne.n	8011082 <_malloc_r+0xf6>
 8010fd0:	f8d8 4000 	ldr.w	r4, [r8]
 8010fd4:	4627      	mov	r7, r4
 8010fd6:	2f00      	cmp	r7, #0
 8010fd8:	d143      	bne.n	8011062 <_malloc_r+0xd6>
 8010fda:	2c00      	cmp	r4, #0
 8010fdc:	d04b      	beq.n	8011076 <_malloc_r+0xea>
 8010fde:	6823      	ldr	r3, [r4, #0]
 8010fe0:	4639      	mov	r1, r7
 8010fe2:	4630      	mov	r0, r6
 8010fe4:	eb04 0903 	add.w	r9, r4, r3
 8010fe8:	f000 fdfc 	bl	8011be4 <_sbrk_r>
 8010fec:	4581      	cmp	r9, r0
 8010fee:	d142      	bne.n	8011076 <_malloc_r+0xea>
 8010ff0:	6821      	ldr	r1, [r4, #0]
 8010ff2:	1a6d      	subs	r5, r5, r1
 8010ff4:	4629      	mov	r1, r5
 8010ff6:	4630      	mov	r0, r6
 8010ff8:	f7ff ffa6 	bl	8010f48 <sbrk_aligned>
 8010ffc:	3001      	adds	r0, #1
 8010ffe:	d03a      	beq.n	8011076 <_malloc_r+0xea>
 8011000:	6823      	ldr	r3, [r4, #0]
 8011002:	442b      	add	r3, r5
 8011004:	6023      	str	r3, [r4, #0]
 8011006:	f8d8 3000 	ldr.w	r3, [r8]
 801100a:	685a      	ldr	r2, [r3, #4]
 801100c:	bb62      	cbnz	r2, 8011068 <_malloc_r+0xdc>
 801100e:	f8c8 7000 	str.w	r7, [r8]
 8011012:	e00f      	b.n	8011034 <_malloc_r+0xa8>
 8011014:	6822      	ldr	r2, [r4, #0]
 8011016:	1b52      	subs	r2, r2, r5
 8011018:	d420      	bmi.n	801105c <_malloc_r+0xd0>
 801101a:	2a0b      	cmp	r2, #11
 801101c:	d917      	bls.n	801104e <_malloc_r+0xc2>
 801101e:	1961      	adds	r1, r4, r5
 8011020:	42a3      	cmp	r3, r4
 8011022:	6025      	str	r5, [r4, #0]
 8011024:	bf18      	it	ne
 8011026:	6059      	strne	r1, [r3, #4]
 8011028:	6863      	ldr	r3, [r4, #4]
 801102a:	bf08      	it	eq
 801102c:	f8c8 1000 	streq.w	r1, [r8]
 8011030:	5162      	str	r2, [r4, r5]
 8011032:	604b      	str	r3, [r1, #4]
 8011034:	4630      	mov	r0, r6
 8011036:	f000 f82f 	bl	8011098 <__malloc_unlock>
 801103a:	f104 000b 	add.w	r0, r4, #11
 801103e:	1d23      	adds	r3, r4, #4
 8011040:	f020 0007 	bic.w	r0, r0, #7
 8011044:	1ac2      	subs	r2, r0, r3
 8011046:	bf1c      	itt	ne
 8011048:	1a1b      	subne	r3, r3, r0
 801104a:	50a3      	strne	r3, [r4, r2]
 801104c:	e7af      	b.n	8010fae <_malloc_r+0x22>
 801104e:	6862      	ldr	r2, [r4, #4]
 8011050:	42a3      	cmp	r3, r4
 8011052:	bf0c      	ite	eq
 8011054:	f8c8 2000 	streq.w	r2, [r8]
 8011058:	605a      	strne	r2, [r3, #4]
 801105a:	e7eb      	b.n	8011034 <_malloc_r+0xa8>
 801105c:	4623      	mov	r3, r4
 801105e:	6864      	ldr	r4, [r4, #4]
 8011060:	e7ae      	b.n	8010fc0 <_malloc_r+0x34>
 8011062:	463c      	mov	r4, r7
 8011064:	687f      	ldr	r7, [r7, #4]
 8011066:	e7b6      	b.n	8010fd6 <_malloc_r+0x4a>
 8011068:	461a      	mov	r2, r3
 801106a:	685b      	ldr	r3, [r3, #4]
 801106c:	42a3      	cmp	r3, r4
 801106e:	d1fb      	bne.n	8011068 <_malloc_r+0xdc>
 8011070:	2300      	movs	r3, #0
 8011072:	6053      	str	r3, [r2, #4]
 8011074:	e7de      	b.n	8011034 <_malloc_r+0xa8>
 8011076:	230c      	movs	r3, #12
 8011078:	6033      	str	r3, [r6, #0]
 801107a:	4630      	mov	r0, r6
 801107c:	f000 f80c 	bl	8011098 <__malloc_unlock>
 8011080:	e794      	b.n	8010fac <_malloc_r+0x20>
 8011082:	6005      	str	r5, [r0, #0]
 8011084:	e7d6      	b.n	8011034 <_malloc_r+0xa8>
 8011086:	bf00      	nop
 8011088:	24002598 	.word	0x24002598

0801108c <__malloc_lock>:
 801108c:	4801      	ldr	r0, [pc, #4]	@ (8011094 <__malloc_lock+0x8>)
 801108e:	f7ff b926 	b.w	80102de <__retarget_lock_acquire_recursive>
 8011092:	bf00      	nop
 8011094:	24002590 	.word	0x24002590

08011098 <__malloc_unlock>:
 8011098:	4801      	ldr	r0, [pc, #4]	@ (80110a0 <__malloc_unlock+0x8>)
 801109a:	f7ff b921 	b.w	80102e0 <__retarget_lock_release_recursive>
 801109e:	bf00      	nop
 80110a0:	24002590 	.word	0x24002590

080110a4 <_Balloc>:
 80110a4:	b570      	push	{r4, r5, r6, lr}
 80110a6:	69c6      	ldr	r6, [r0, #28]
 80110a8:	4604      	mov	r4, r0
 80110aa:	460d      	mov	r5, r1
 80110ac:	b976      	cbnz	r6, 80110cc <_Balloc+0x28>
 80110ae:	2010      	movs	r0, #16
 80110b0:	f7ff ff42 	bl	8010f38 <malloc>
 80110b4:	4602      	mov	r2, r0
 80110b6:	61e0      	str	r0, [r4, #28]
 80110b8:	b920      	cbnz	r0, 80110c4 <_Balloc+0x20>
 80110ba:	4b18      	ldr	r3, [pc, #96]	@ (801111c <_Balloc+0x78>)
 80110bc:	4818      	ldr	r0, [pc, #96]	@ (8011120 <_Balloc+0x7c>)
 80110be:	216b      	movs	r1, #107	@ 0x6b
 80110c0:	f000 fdae 	bl	8011c20 <__assert_func>
 80110c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80110c8:	6006      	str	r6, [r0, #0]
 80110ca:	60c6      	str	r6, [r0, #12]
 80110cc:	69e6      	ldr	r6, [r4, #28]
 80110ce:	68f3      	ldr	r3, [r6, #12]
 80110d0:	b183      	cbz	r3, 80110f4 <_Balloc+0x50>
 80110d2:	69e3      	ldr	r3, [r4, #28]
 80110d4:	68db      	ldr	r3, [r3, #12]
 80110d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80110da:	b9b8      	cbnz	r0, 801110c <_Balloc+0x68>
 80110dc:	2101      	movs	r1, #1
 80110de:	fa01 f605 	lsl.w	r6, r1, r5
 80110e2:	1d72      	adds	r2, r6, #5
 80110e4:	0092      	lsls	r2, r2, #2
 80110e6:	4620      	mov	r0, r4
 80110e8:	f000 fdb8 	bl	8011c5c <_calloc_r>
 80110ec:	b160      	cbz	r0, 8011108 <_Balloc+0x64>
 80110ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80110f2:	e00e      	b.n	8011112 <_Balloc+0x6e>
 80110f4:	2221      	movs	r2, #33	@ 0x21
 80110f6:	2104      	movs	r1, #4
 80110f8:	4620      	mov	r0, r4
 80110fa:	f000 fdaf 	bl	8011c5c <_calloc_r>
 80110fe:	69e3      	ldr	r3, [r4, #28]
 8011100:	60f0      	str	r0, [r6, #12]
 8011102:	68db      	ldr	r3, [r3, #12]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d1e4      	bne.n	80110d2 <_Balloc+0x2e>
 8011108:	2000      	movs	r0, #0
 801110a:	bd70      	pop	{r4, r5, r6, pc}
 801110c:	6802      	ldr	r2, [r0, #0]
 801110e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011112:	2300      	movs	r3, #0
 8011114:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011118:	e7f7      	b.n	801110a <_Balloc+0x66>
 801111a:	bf00      	nop
 801111c:	08012501 	.word	0x08012501
 8011120:	08012581 	.word	0x08012581

08011124 <_Bfree>:
 8011124:	b570      	push	{r4, r5, r6, lr}
 8011126:	69c6      	ldr	r6, [r0, #28]
 8011128:	4605      	mov	r5, r0
 801112a:	460c      	mov	r4, r1
 801112c:	b976      	cbnz	r6, 801114c <_Bfree+0x28>
 801112e:	2010      	movs	r0, #16
 8011130:	f7ff ff02 	bl	8010f38 <malloc>
 8011134:	4602      	mov	r2, r0
 8011136:	61e8      	str	r0, [r5, #28]
 8011138:	b920      	cbnz	r0, 8011144 <_Bfree+0x20>
 801113a:	4b09      	ldr	r3, [pc, #36]	@ (8011160 <_Bfree+0x3c>)
 801113c:	4809      	ldr	r0, [pc, #36]	@ (8011164 <_Bfree+0x40>)
 801113e:	218f      	movs	r1, #143	@ 0x8f
 8011140:	f000 fd6e 	bl	8011c20 <__assert_func>
 8011144:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011148:	6006      	str	r6, [r0, #0]
 801114a:	60c6      	str	r6, [r0, #12]
 801114c:	b13c      	cbz	r4, 801115e <_Bfree+0x3a>
 801114e:	69eb      	ldr	r3, [r5, #28]
 8011150:	6862      	ldr	r2, [r4, #4]
 8011152:	68db      	ldr	r3, [r3, #12]
 8011154:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011158:	6021      	str	r1, [r4, #0]
 801115a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801115e:	bd70      	pop	{r4, r5, r6, pc}
 8011160:	08012501 	.word	0x08012501
 8011164:	08012581 	.word	0x08012581

08011168 <__multadd>:
 8011168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801116c:	690d      	ldr	r5, [r1, #16]
 801116e:	4607      	mov	r7, r0
 8011170:	460c      	mov	r4, r1
 8011172:	461e      	mov	r6, r3
 8011174:	f101 0c14 	add.w	ip, r1, #20
 8011178:	2000      	movs	r0, #0
 801117a:	f8dc 3000 	ldr.w	r3, [ip]
 801117e:	b299      	uxth	r1, r3
 8011180:	fb02 6101 	mla	r1, r2, r1, r6
 8011184:	0c1e      	lsrs	r6, r3, #16
 8011186:	0c0b      	lsrs	r3, r1, #16
 8011188:	fb02 3306 	mla	r3, r2, r6, r3
 801118c:	b289      	uxth	r1, r1
 801118e:	3001      	adds	r0, #1
 8011190:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011194:	4285      	cmp	r5, r0
 8011196:	f84c 1b04 	str.w	r1, [ip], #4
 801119a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801119e:	dcec      	bgt.n	801117a <__multadd+0x12>
 80111a0:	b30e      	cbz	r6, 80111e6 <__multadd+0x7e>
 80111a2:	68a3      	ldr	r3, [r4, #8]
 80111a4:	42ab      	cmp	r3, r5
 80111a6:	dc19      	bgt.n	80111dc <__multadd+0x74>
 80111a8:	6861      	ldr	r1, [r4, #4]
 80111aa:	4638      	mov	r0, r7
 80111ac:	3101      	adds	r1, #1
 80111ae:	f7ff ff79 	bl	80110a4 <_Balloc>
 80111b2:	4680      	mov	r8, r0
 80111b4:	b928      	cbnz	r0, 80111c2 <__multadd+0x5a>
 80111b6:	4602      	mov	r2, r0
 80111b8:	4b0c      	ldr	r3, [pc, #48]	@ (80111ec <__multadd+0x84>)
 80111ba:	480d      	ldr	r0, [pc, #52]	@ (80111f0 <__multadd+0x88>)
 80111bc:	21ba      	movs	r1, #186	@ 0xba
 80111be:	f000 fd2f 	bl	8011c20 <__assert_func>
 80111c2:	6922      	ldr	r2, [r4, #16]
 80111c4:	3202      	adds	r2, #2
 80111c6:	f104 010c 	add.w	r1, r4, #12
 80111ca:	0092      	lsls	r2, r2, #2
 80111cc:	300c      	adds	r0, #12
 80111ce:	f000 fd19 	bl	8011c04 <memcpy>
 80111d2:	4621      	mov	r1, r4
 80111d4:	4638      	mov	r0, r7
 80111d6:	f7ff ffa5 	bl	8011124 <_Bfree>
 80111da:	4644      	mov	r4, r8
 80111dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80111e0:	3501      	adds	r5, #1
 80111e2:	615e      	str	r6, [r3, #20]
 80111e4:	6125      	str	r5, [r4, #16]
 80111e6:	4620      	mov	r0, r4
 80111e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111ec:	08012570 	.word	0x08012570
 80111f0:	08012581 	.word	0x08012581

080111f4 <__hi0bits>:
 80111f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80111f8:	4603      	mov	r3, r0
 80111fa:	bf36      	itet	cc
 80111fc:	0403      	lslcc	r3, r0, #16
 80111fe:	2000      	movcs	r0, #0
 8011200:	2010      	movcc	r0, #16
 8011202:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011206:	bf3c      	itt	cc
 8011208:	021b      	lslcc	r3, r3, #8
 801120a:	3008      	addcc	r0, #8
 801120c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011210:	bf3c      	itt	cc
 8011212:	011b      	lslcc	r3, r3, #4
 8011214:	3004      	addcc	r0, #4
 8011216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801121a:	bf3c      	itt	cc
 801121c:	009b      	lslcc	r3, r3, #2
 801121e:	3002      	addcc	r0, #2
 8011220:	2b00      	cmp	r3, #0
 8011222:	db05      	blt.n	8011230 <__hi0bits+0x3c>
 8011224:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011228:	f100 0001 	add.w	r0, r0, #1
 801122c:	bf08      	it	eq
 801122e:	2020      	moveq	r0, #32
 8011230:	4770      	bx	lr

08011232 <__lo0bits>:
 8011232:	6803      	ldr	r3, [r0, #0]
 8011234:	4602      	mov	r2, r0
 8011236:	f013 0007 	ands.w	r0, r3, #7
 801123a:	d00b      	beq.n	8011254 <__lo0bits+0x22>
 801123c:	07d9      	lsls	r1, r3, #31
 801123e:	d421      	bmi.n	8011284 <__lo0bits+0x52>
 8011240:	0798      	lsls	r0, r3, #30
 8011242:	bf49      	itett	mi
 8011244:	085b      	lsrmi	r3, r3, #1
 8011246:	089b      	lsrpl	r3, r3, #2
 8011248:	2001      	movmi	r0, #1
 801124a:	6013      	strmi	r3, [r2, #0]
 801124c:	bf5c      	itt	pl
 801124e:	6013      	strpl	r3, [r2, #0]
 8011250:	2002      	movpl	r0, #2
 8011252:	4770      	bx	lr
 8011254:	b299      	uxth	r1, r3
 8011256:	b909      	cbnz	r1, 801125c <__lo0bits+0x2a>
 8011258:	0c1b      	lsrs	r3, r3, #16
 801125a:	2010      	movs	r0, #16
 801125c:	b2d9      	uxtb	r1, r3
 801125e:	b909      	cbnz	r1, 8011264 <__lo0bits+0x32>
 8011260:	3008      	adds	r0, #8
 8011262:	0a1b      	lsrs	r3, r3, #8
 8011264:	0719      	lsls	r1, r3, #28
 8011266:	bf04      	itt	eq
 8011268:	091b      	lsreq	r3, r3, #4
 801126a:	3004      	addeq	r0, #4
 801126c:	0799      	lsls	r1, r3, #30
 801126e:	bf04      	itt	eq
 8011270:	089b      	lsreq	r3, r3, #2
 8011272:	3002      	addeq	r0, #2
 8011274:	07d9      	lsls	r1, r3, #31
 8011276:	d403      	bmi.n	8011280 <__lo0bits+0x4e>
 8011278:	085b      	lsrs	r3, r3, #1
 801127a:	f100 0001 	add.w	r0, r0, #1
 801127e:	d003      	beq.n	8011288 <__lo0bits+0x56>
 8011280:	6013      	str	r3, [r2, #0]
 8011282:	4770      	bx	lr
 8011284:	2000      	movs	r0, #0
 8011286:	4770      	bx	lr
 8011288:	2020      	movs	r0, #32
 801128a:	4770      	bx	lr

0801128c <__i2b>:
 801128c:	b510      	push	{r4, lr}
 801128e:	460c      	mov	r4, r1
 8011290:	2101      	movs	r1, #1
 8011292:	f7ff ff07 	bl	80110a4 <_Balloc>
 8011296:	4602      	mov	r2, r0
 8011298:	b928      	cbnz	r0, 80112a6 <__i2b+0x1a>
 801129a:	4b05      	ldr	r3, [pc, #20]	@ (80112b0 <__i2b+0x24>)
 801129c:	4805      	ldr	r0, [pc, #20]	@ (80112b4 <__i2b+0x28>)
 801129e:	f240 1145 	movw	r1, #325	@ 0x145
 80112a2:	f000 fcbd 	bl	8011c20 <__assert_func>
 80112a6:	2301      	movs	r3, #1
 80112a8:	6144      	str	r4, [r0, #20]
 80112aa:	6103      	str	r3, [r0, #16]
 80112ac:	bd10      	pop	{r4, pc}
 80112ae:	bf00      	nop
 80112b0:	08012570 	.word	0x08012570
 80112b4:	08012581 	.word	0x08012581

080112b8 <__multiply>:
 80112b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112bc:	4614      	mov	r4, r2
 80112be:	690a      	ldr	r2, [r1, #16]
 80112c0:	6923      	ldr	r3, [r4, #16]
 80112c2:	429a      	cmp	r2, r3
 80112c4:	bfa8      	it	ge
 80112c6:	4623      	movge	r3, r4
 80112c8:	460f      	mov	r7, r1
 80112ca:	bfa4      	itt	ge
 80112cc:	460c      	movge	r4, r1
 80112ce:	461f      	movge	r7, r3
 80112d0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80112d4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80112d8:	68a3      	ldr	r3, [r4, #8]
 80112da:	6861      	ldr	r1, [r4, #4]
 80112dc:	eb0a 0609 	add.w	r6, sl, r9
 80112e0:	42b3      	cmp	r3, r6
 80112e2:	b085      	sub	sp, #20
 80112e4:	bfb8      	it	lt
 80112e6:	3101      	addlt	r1, #1
 80112e8:	f7ff fedc 	bl	80110a4 <_Balloc>
 80112ec:	b930      	cbnz	r0, 80112fc <__multiply+0x44>
 80112ee:	4602      	mov	r2, r0
 80112f0:	4b44      	ldr	r3, [pc, #272]	@ (8011404 <__multiply+0x14c>)
 80112f2:	4845      	ldr	r0, [pc, #276]	@ (8011408 <__multiply+0x150>)
 80112f4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80112f8:	f000 fc92 	bl	8011c20 <__assert_func>
 80112fc:	f100 0514 	add.w	r5, r0, #20
 8011300:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011304:	462b      	mov	r3, r5
 8011306:	2200      	movs	r2, #0
 8011308:	4543      	cmp	r3, r8
 801130a:	d321      	bcc.n	8011350 <__multiply+0x98>
 801130c:	f107 0114 	add.w	r1, r7, #20
 8011310:	f104 0214 	add.w	r2, r4, #20
 8011314:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011318:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801131c:	9302      	str	r3, [sp, #8]
 801131e:	1b13      	subs	r3, r2, r4
 8011320:	3b15      	subs	r3, #21
 8011322:	f023 0303 	bic.w	r3, r3, #3
 8011326:	3304      	adds	r3, #4
 8011328:	f104 0715 	add.w	r7, r4, #21
 801132c:	42ba      	cmp	r2, r7
 801132e:	bf38      	it	cc
 8011330:	2304      	movcc	r3, #4
 8011332:	9301      	str	r3, [sp, #4]
 8011334:	9b02      	ldr	r3, [sp, #8]
 8011336:	9103      	str	r1, [sp, #12]
 8011338:	428b      	cmp	r3, r1
 801133a:	d80c      	bhi.n	8011356 <__multiply+0x9e>
 801133c:	2e00      	cmp	r6, #0
 801133e:	dd03      	ble.n	8011348 <__multiply+0x90>
 8011340:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011344:	2b00      	cmp	r3, #0
 8011346:	d05b      	beq.n	8011400 <__multiply+0x148>
 8011348:	6106      	str	r6, [r0, #16]
 801134a:	b005      	add	sp, #20
 801134c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011350:	f843 2b04 	str.w	r2, [r3], #4
 8011354:	e7d8      	b.n	8011308 <__multiply+0x50>
 8011356:	f8b1 a000 	ldrh.w	sl, [r1]
 801135a:	f1ba 0f00 	cmp.w	sl, #0
 801135e:	d024      	beq.n	80113aa <__multiply+0xf2>
 8011360:	f104 0e14 	add.w	lr, r4, #20
 8011364:	46a9      	mov	r9, r5
 8011366:	f04f 0c00 	mov.w	ip, #0
 801136a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801136e:	f8d9 3000 	ldr.w	r3, [r9]
 8011372:	fa1f fb87 	uxth.w	fp, r7
 8011376:	b29b      	uxth	r3, r3
 8011378:	fb0a 330b 	mla	r3, sl, fp, r3
 801137c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011380:	f8d9 7000 	ldr.w	r7, [r9]
 8011384:	4463      	add	r3, ip
 8011386:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801138a:	fb0a c70b 	mla	r7, sl, fp, ip
 801138e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011392:	b29b      	uxth	r3, r3
 8011394:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011398:	4572      	cmp	r2, lr
 801139a:	f849 3b04 	str.w	r3, [r9], #4
 801139e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80113a2:	d8e2      	bhi.n	801136a <__multiply+0xb2>
 80113a4:	9b01      	ldr	r3, [sp, #4]
 80113a6:	f845 c003 	str.w	ip, [r5, r3]
 80113aa:	9b03      	ldr	r3, [sp, #12]
 80113ac:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80113b0:	3104      	adds	r1, #4
 80113b2:	f1b9 0f00 	cmp.w	r9, #0
 80113b6:	d021      	beq.n	80113fc <__multiply+0x144>
 80113b8:	682b      	ldr	r3, [r5, #0]
 80113ba:	f104 0c14 	add.w	ip, r4, #20
 80113be:	46ae      	mov	lr, r5
 80113c0:	f04f 0a00 	mov.w	sl, #0
 80113c4:	f8bc b000 	ldrh.w	fp, [ip]
 80113c8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80113cc:	fb09 770b 	mla	r7, r9, fp, r7
 80113d0:	4457      	add	r7, sl
 80113d2:	b29b      	uxth	r3, r3
 80113d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80113d8:	f84e 3b04 	str.w	r3, [lr], #4
 80113dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80113e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80113e4:	f8be 3000 	ldrh.w	r3, [lr]
 80113e8:	fb09 330a 	mla	r3, r9, sl, r3
 80113ec:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80113f0:	4562      	cmp	r2, ip
 80113f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80113f6:	d8e5      	bhi.n	80113c4 <__multiply+0x10c>
 80113f8:	9f01      	ldr	r7, [sp, #4]
 80113fa:	51eb      	str	r3, [r5, r7]
 80113fc:	3504      	adds	r5, #4
 80113fe:	e799      	b.n	8011334 <__multiply+0x7c>
 8011400:	3e01      	subs	r6, #1
 8011402:	e79b      	b.n	801133c <__multiply+0x84>
 8011404:	08012570 	.word	0x08012570
 8011408:	08012581 	.word	0x08012581

0801140c <__pow5mult>:
 801140c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011410:	4615      	mov	r5, r2
 8011412:	f012 0203 	ands.w	r2, r2, #3
 8011416:	4607      	mov	r7, r0
 8011418:	460e      	mov	r6, r1
 801141a:	d007      	beq.n	801142c <__pow5mult+0x20>
 801141c:	4c25      	ldr	r4, [pc, #148]	@ (80114b4 <__pow5mult+0xa8>)
 801141e:	3a01      	subs	r2, #1
 8011420:	2300      	movs	r3, #0
 8011422:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011426:	f7ff fe9f 	bl	8011168 <__multadd>
 801142a:	4606      	mov	r6, r0
 801142c:	10ad      	asrs	r5, r5, #2
 801142e:	d03d      	beq.n	80114ac <__pow5mult+0xa0>
 8011430:	69fc      	ldr	r4, [r7, #28]
 8011432:	b97c      	cbnz	r4, 8011454 <__pow5mult+0x48>
 8011434:	2010      	movs	r0, #16
 8011436:	f7ff fd7f 	bl	8010f38 <malloc>
 801143a:	4602      	mov	r2, r0
 801143c:	61f8      	str	r0, [r7, #28]
 801143e:	b928      	cbnz	r0, 801144c <__pow5mult+0x40>
 8011440:	4b1d      	ldr	r3, [pc, #116]	@ (80114b8 <__pow5mult+0xac>)
 8011442:	481e      	ldr	r0, [pc, #120]	@ (80114bc <__pow5mult+0xb0>)
 8011444:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011448:	f000 fbea 	bl	8011c20 <__assert_func>
 801144c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011450:	6004      	str	r4, [r0, #0]
 8011452:	60c4      	str	r4, [r0, #12]
 8011454:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011458:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801145c:	b94c      	cbnz	r4, 8011472 <__pow5mult+0x66>
 801145e:	f240 2171 	movw	r1, #625	@ 0x271
 8011462:	4638      	mov	r0, r7
 8011464:	f7ff ff12 	bl	801128c <__i2b>
 8011468:	2300      	movs	r3, #0
 801146a:	f8c8 0008 	str.w	r0, [r8, #8]
 801146e:	4604      	mov	r4, r0
 8011470:	6003      	str	r3, [r0, #0]
 8011472:	f04f 0900 	mov.w	r9, #0
 8011476:	07eb      	lsls	r3, r5, #31
 8011478:	d50a      	bpl.n	8011490 <__pow5mult+0x84>
 801147a:	4631      	mov	r1, r6
 801147c:	4622      	mov	r2, r4
 801147e:	4638      	mov	r0, r7
 8011480:	f7ff ff1a 	bl	80112b8 <__multiply>
 8011484:	4631      	mov	r1, r6
 8011486:	4680      	mov	r8, r0
 8011488:	4638      	mov	r0, r7
 801148a:	f7ff fe4b 	bl	8011124 <_Bfree>
 801148e:	4646      	mov	r6, r8
 8011490:	106d      	asrs	r5, r5, #1
 8011492:	d00b      	beq.n	80114ac <__pow5mult+0xa0>
 8011494:	6820      	ldr	r0, [r4, #0]
 8011496:	b938      	cbnz	r0, 80114a8 <__pow5mult+0x9c>
 8011498:	4622      	mov	r2, r4
 801149a:	4621      	mov	r1, r4
 801149c:	4638      	mov	r0, r7
 801149e:	f7ff ff0b 	bl	80112b8 <__multiply>
 80114a2:	6020      	str	r0, [r4, #0]
 80114a4:	f8c0 9000 	str.w	r9, [r0]
 80114a8:	4604      	mov	r4, r0
 80114aa:	e7e4      	b.n	8011476 <__pow5mult+0x6a>
 80114ac:	4630      	mov	r0, r6
 80114ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114b2:	bf00      	nop
 80114b4:	080125dc 	.word	0x080125dc
 80114b8:	08012501 	.word	0x08012501
 80114bc:	08012581 	.word	0x08012581

080114c0 <__lshift>:
 80114c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80114c4:	460c      	mov	r4, r1
 80114c6:	6849      	ldr	r1, [r1, #4]
 80114c8:	6923      	ldr	r3, [r4, #16]
 80114ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80114ce:	68a3      	ldr	r3, [r4, #8]
 80114d0:	4607      	mov	r7, r0
 80114d2:	4691      	mov	r9, r2
 80114d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80114d8:	f108 0601 	add.w	r6, r8, #1
 80114dc:	42b3      	cmp	r3, r6
 80114de:	db0b      	blt.n	80114f8 <__lshift+0x38>
 80114e0:	4638      	mov	r0, r7
 80114e2:	f7ff fddf 	bl	80110a4 <_Balloc>
 80114e6:	4605      	mov	r5, r0
 80114e8:	b948      	cbnz	r0, 80114fe <__lshift+0x3e>
 80114ea:	4602      	mov	r2, r0
 80114ec:	4b28      	ldr	r3, [pc, #160]	@ (8011590 <__lshift+0xd0>)
 80114ee:	4829      	ldr	r0, [pc, #164]	@ (8011594 <__lshift+0xd4>)
 80114f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80114f4:	f000 fb94 	bl	8011c20 <__assert_func>
 80114f8:	3101      	adds	r1, #1
 80114fa:	005b      	lsls	r3, r3, #1
 80114fc:	e7ee      	b.n	80114dc <__lshift+0x1c>
 80114fe:	2300      	movs	r3, #0
 8011500:	f100 0114 	add.w	r1, r0, #20
 8011504:	f100 0210 	add.w	r2, r0, #16
 8011508:	4618      	mov	r0, r3
 801150a:	4553      	cmp	r3, sl
 801150c:	db33      	blt.n	8011576 <__lshift+0xb6>
 801150e:	6920      	ldr	r0, [r4, #16]
 8011510:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011514:	f104 0314 	add.w	r3, r4, #20
 8011518:	f019 091f 	ands.w	r9, r9, #31
 801151c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011520:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011524:	d02b      	beq.n	801157e <__lshift+0xbe>
 8011526:	f1c9 0e20 	rsb	lr, r9, #32
 801152a:	468a      	mov	sl, r1
 801152c:	2200      	movs	r2, #0
 801152e:	6818      	ldr	r0, [r3, #0]
 8011530:	fa00 f009 	lsl.w	r0, r0, r9
 8011534:	4310      	orrs	r0, r2
 8011536:	f84a 0b04 	str.w	r0, [sl], #4
 801153a:	f853 2b04 	ldr.w	r2, [r3], #4
 801153e:	459c      	cmp	ip, r3
 8011540:	fa22 f20e 	lsr.w	r2, r2, lr
 8011544:	d8f3      	bhi.n	801152e <__lshift+0x6e>
 8011546:	ebac 0304 	sub.w	r3, ip, r4
 801154a:	3b15      	subs	r3, #21
 801154c:	f023 0303 	bic.w	r3, r3, #3
 8011550:	3304      	adds	r3, #4
 8011552:	f104 0015 	add.w	r0, r4, #21
 8011556:	4584      	cmp	ip, r0
 8011558:	bf38      	it	cc
 801155a:	2304      	movcc	r3, #4
 801155c:	50ca      	str	r2, [r1, r3]
 801155e:	b10a      	cbz	r2, 8011564 <__lshift+0xa4>
 8011560:	f108 0602 	add.w	r6, r8, #2
 8011564:	3e01      	subs	r6, #1
 8011566:	4638      	mov	r0, r7
 8011568:	612e      	str	r6, [r5, #16]
 801156a:	4621      	mov	r1, r4
 801156c:	f7ff fdda 	bl	8011124 <_Bfree>
 8011570:	4628      	mov	r0, r5
 8011572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011576:	f842 0f04 	str.w	r0, [r2, #4]!
 801157a:	3301      	adds	r3, #1
 801157c:	e7c5      	b.n	801150a <__lshift+0x4a>
 801157e:	3904      	subs	r1, #4
 8011580:	f853 2b04 	ldr.w	r2, [r3], #4
 8011584:	f841 2f04 	str.w	r2, [r1, #4]!
 8011588:	459c      	cmp	ip, r3
 801158a:	d8f9      	bhi.n	8011580 <__lshift+0xc0>
 801158c:	e7ea      	b.n	8011564 <__lshift+0xa4>
 801158e:	bf00      	nop
 8011590:	08012570 	.word	0x08012570
 8011594:	08012581 	.word	0x08012581

08011598 <__mcmp>:
 8011598:	690a      	ldr	r2, [r1, #16]
 801159a:	4603      	mov	r3, r0
 801159c:	6900      	ldr	r0, [r0, #16]
 801159e:	1a80      	subs	r0, r0, r2
 80115a0:	b530      	push	{r4, r5, lr}
 80115a2:	d10e      	bne.n	80115c2 <__mcmp+0x2a>
 80115a4:	3314      	adds	r3, #20
 80115a6:	3114      	adds	r1, #20
 80115a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80115ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80115b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80115b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80115b8:	4295      	cmp	r5, r2
 80115ba:	d003      	beq.n	80115c4 <__mcmp+0x2c>
 80115bc:	d205      	bcs.n	80115ca <__mcmp+0x32>
 80115be:	f04f 30ff 	mov.w	r0, #4294967295
 80115c2:	bd30      	pop	{r4, r5, pc}
 80115c4:	42a3      	cmp	r3, r4
 80115c6:	d3f3      	bcc.n	80115b0 <__mcmp+0x18>
 80115c8:	e7fb      	b.n	80115c2 <__mcmp+0x2a>
 80115ca:	2001      	movs	r0, #1
 80115cc:	e7f9      	b.n	80115c2 <__mcmp+0x2a>
	...

080115d0 <__mdiff>:
 80115d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115d4:	4689      	mov	r9, r1
 80115d6:	4606      	mov	r6, r0
 80115d8:	4611      	mov	r1, r2
 80115da:	4648      	mov	r0, r9
 80115dc:	4614      	mov	r4, r2
 80115de:	f7ff ffdb 	bl	8011598 <__mcmp>
 80115e2:	1e05      	subs	r5, r0, #0
 80115e4:	d112      	bne.n	801160c <__mdiff+0x3c>
 80115e6:	4629      	mov	r1, r5
 80115e8:	4630      	mov	r0, r6
 80115ea:	f7ff fd5b 	bl	80110a4 <_Balloc>
 80115ee:	4602      	mov	r2, r0
 80115f0:	b928      	cbnz	r0, 80115fe <__mdiff+0x2e>
 80115f2:	4b3f      	ldr	r3, [pc, #252]	@ (80116f0 <__mdiff+0x120>)
 80115f4:	f240 2137 	movw	r1, #567	@ 0x237
 80115f8:	483e      	ldr	r0, [pc, #248]	@ (80116f4 <__mdiff+0x124>)
 80115fa:	f000 fb11 	bl	8011c20 <__assert_func>
 80115fe:	2301      	movs	r3, #1
 8011600:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011604:	4610      	mov	r0, r2
 8011606:	b003      	add	sp, #12
 8011608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801160c:	bfbc      	itt	lt
 801160e:	464b      	movlt	r3, r9
 8011610:	46a1      	movlt	r9, r4
 8011612:	4630      	mov	r0, r6
 8011614:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011618:	bfba      	itte	lt
 801161a:	461c      	movlt	r4, r3
 801161c:	2501      	movlt	r5, #1
 801161e:	2500      	movge	r5, #0
 8011620:	f7ff fd40 	bl	80110a4 <_Balloc>
 8011624:	4602      	mov	r2, r0
 8011626:	b918      	cbnz	r0, 8011630 <__mdiff+0x60>
 8011628:	4b31      	ldr	r3, [pc, #196]	@ (80116f0 <__mdiff+0x120>)
 801162a:	f240 2145 	movw	r1, #581	@ 0x245
 801162e:	e7e3      	b.n	80115f8 <__mdiff+0x28>
 8011630:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011634:	6926      	ldr	r6, [r4, #16]
 8011636:	60c5      	str	r5, [r0, #12]
 8011638:	f109 0310 	add.w	r3, r9, #16
 801163c:	f109 0514 	add.w	r5, r9, #20
 8011640:	f104 0e14 	add.w	lr, r4, #20
 8011644:	f100 0b14 	add.w	fp, r0, #20
 8011648:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801164c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011650:	9301      	str	r3, [sp, #4]
 8011652:	46d9      	mov	r9, fp
 8011654:	f04f 0c00 	mov.w	ip, #0
 8011658:	9b01      	ldr	r3, [sp, #4]
 801165a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801165e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011662:	9301      	str	r3, [sp, #4]
 8011664:	fa1f f38a 	uxth.w	r3, sl
 8011668:	4619      	mov	r1, r3
 801166a:	b283      	uxth	r3, r0
 801166c:	1acb      	subs	r3, r1, r3
 801166e:	0c00      	lsrs	r0, r0, #16
 8011670:	4463      	add	r3, ip
 8011672:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011676:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801167a:	b29b      	uxth	r3, r3
 801167c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011680:	4576      	cmp	r6, lr
 8011682:	f849 3b04 	str.w	r3, [r9], #4
 8011686:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801168a:	d8e5      	bhi.n	8011658 <__mdiff+0x88>
 801168c:	1b33      	subs	r3, r6, r4
 801168e:	3b15      	subs	r3, #21
 8011690:	f023 0303 	bic.w	r3, r3, #3
 8011694:	3415      	adds	r4, #21
 8011696:	3304      	adds	r3, #4
 8011698:	42a6      	cmp	r6, r4
 801169a:	bf38      	it	cc
 801169c:	2304      	movcc	r3, #4
 801169e:	441d      	add	r5, r3
 80116a0:	445b      	add	r3, fp
 80116a2:	461e      	mov	r6, r3
 80116a4:	462c      	mov	r4, r5
 80116a6:	4544      	cmp	r4, r8
 80116a8:	d30e      	bcc.n	80116c8 <__mdiff+0xf8>
 80116aa:	f108 0103 	add.w	r1, r8, #3
 80116ae:	1b49      	subs	r1, r1, r5
 80116b0:	f021 0103 	bic.w	r1, r1, #3
 80116b4:	3d03      	subs	r5, #3
 80116b6:	45a8      	cmp	r8, r5
 80116b8:	bf38      	it	cc
 80116ba:	2100      	movcc	r1, #0
 80116bc:	440b      	add	r3, r1
 80116be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80116c2:	b191      	cbz	r1, 80116ea <__mdiff+0x11a>
 80116c4:	6117      	str	r7, [r2, #16]
 80116c6:	e79d      	b.n	8011604 <__mdiff+0x34>
 80116c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80116cc:	46e6      	mov	lr, ip
 80116ce:	0c08      	lsrs	r0, r1, #16
 80116d0:	fa1c fc81 	uxtah	ip, ip, r1
 80116d4:	4471      	add	r1, lr
 80116d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80116da:	b289      	uxth	r1, r1
 80116dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80116e0:	f846 1b04 	str.w	r1, [r6], #4
 80116e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80116e8:	e7dd      	b.n	80116a6 <__mdiff+0xd6>
 80116ea:	3f01      	subs	r7, #1
 80116ec:	e7e7      	b.n	80116be <__mdiff+0xee>
 80116ee:	bf00      	nop
 80116f0:	08012570 	.word	0x08012570
 80116f4:	08012581 	.word	0x08012581

080116f8 <__d2b>:
 80116f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80116fc:	460f      	mov	r7, r1
 80116fe:	2101      	movs	r1, #1
 8011700:	ec59 8b10 	vmov	r8, r9, d0
 8011704:	4616      	mov	r6, r2
 8011706:	f7ff fccd 	bl	80110a4 <_Balloc>
 801170a:	4604      	mov	r4, r0
 801170c:	b930      	cbnz	r0, 801171c <__d2b+0x24>
 801170e:	4602      	mov	r2, r0
 8011710:	4b23      	ldr	r3, [pc, #140]	@ (80117a0 <__d2b+0xa8>)
 8011712:	4824      	ldr	r0, [pc, #144]	@ (80117a4 <__d2b+0xac>)
 8011714:	f240 310f 	movw	r1, #783	@ 0x30f
 8011718:	f000 fa82 	bl	8011c20 <__assert_func>
 801171c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011720:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011724:	b10d      	cbz	r5, 801172a <__d2b+0x32>
 8011726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801172a:	9301      	str	r3, [sp, #4]
 801172c:	f1b8 0300 	subs.w	r3, r8, #0
 8011730:	d023      	beq.n	801177a <__d2b+0x82>
 8011732:	4668      	mov	r0, sp
 8011734:	9300      	str	r3, [sp, #0]
 8011736:	f7ff fd7c 	bl	8011232 <__lo0bits>
 801173a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801173e:	b1d0      	cbz	r0, 8011776 <__d2b+0x7e>
 8011740:	f1c0 0320 	rsb	r3, r0, #32
 8011744:	fa02 f303 	lsl.w	r3, r2, r3
 8011748:	430b      	orrs	r3, r1
 801174a:	40c2      	lsrs	r2, r0
 801174c:	6163      	str	r3, [r4, #20]
 801174e:	9201      	str	r2, [sp, #4]
 8011750:	9b01      	ldr	r3, [sp, #4]
 8011752:	61a3      	str	r3, [r4, #24]
 8011754:	2b00      	cmp	r3, #0
 8011756:	bf0c      	ite	eq
 8011758:	2201      	moveq	r2, #1
 801175a:	2202      	movne	r2, #2
 801175c:	6122      	str	r2, [r4, #16]
 801175e:	b1a5      	cbz	r5, 801178a <__d2b+0x92>
 8011760:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011764:	4405      	add	r5, r0
 8011766:	603d      	str	r5, [r7, #0]
 8011768:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801176c:	6030      	str	r0, [r6, #0]
 801176e:	4620      	mov	r0, r4
 8011770:	b003      	add	sp, #12
 8011772:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011776:	6161      	str	r1, [r4, #20]
 8011778:	e7ea      	b.n	8011750 <__d2b+0x58>
 801177a:	a801      	add	r0, sp, #4
 801177c:	f7ff fd59 	bl	8011232 <__lo0bits>
 8011780:	9b01      	ldr	r3, [sp, #4]
 8011782:	6163      	str	r3, [r4, #20]
 8011784:	3020      	adds	r0, #32
 8011786:	2201      	movs	r2, #1
 8011788:	e7e8      	b.n	801175c <__d2b+0x64>
 801178a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801178e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011792:	6038      	str	r0, [r7, #0]
 8011794:	6918      	ldr	r0, [r3, #16]
 8011796:	f7ff fd2d 	bl	80111f4 <__hi0bits>
 801179a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801179e:	e7e5      	b.n	801176c <__d2b+0x74>
 80117a0:	08012570 	.word	0x08012570
 80117a4:	08012581 	.word	0x08012581

080117a8 <__ssputs_r>:
 80117a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80117ac:	688e      	ldr	r6, [r1, #8]
 80117ae:	461f      	mov	r7, r3
 80117b0:	42be      	cmp	r6, r7
 80117b2:	680b      	ldr	r3, [r1, #0]
 80117b4:	4682      	mov	sl, r0
 80117b6:	460c      	mov	r4, r1
 80117b8:	4690      	mov	r8, r2
 80117ba:	d82d      	bhi.n	8011818 <__ssputs_r+0x70>
 80117bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80117c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80117c4:	d026      	beq.n	8011814 <__ssputs_r+0x6c>
 80117c6:	6965      	ldr	r5, [r4, #20]
 80117c8:	6909      	ldr	r1, [r1, #16]
 80117ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80117ce:	eba3 0901 	sub.w	r9, r3, r1
 80117d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80117d6:	1c7b      	adds	r3, r7, #1
 80117d8:	444b      	add	r3, r9
 80117da:	106d      	asrs	r5, r5, #1
 80117dc:	429d      	cmp	r5, r3
 80117de:	bf38      	it	cc
 80117e0:	461d      	movcc	r5, r3
 80117e2:	0553      	lsls	r3, r2, #21
 80117e4:	d527      	bpl.n	8011836 <__ssputs_r+0x8e>
 80117e6:	4629      	mov	r1, r5
 80117e8:	f7ff fbd0 	bl	8010f8c <_malloc_r>
 80117ec:	4606      	mov	r6, r0
 80117ee:	b360      	cbz	r0, 801184a <__ssputs_r+0xa2>
 80117f0:	6921      	ldr	r1, [r4, #16]
 80117f2:	464a      	mov	r2, r9
 80117f4:	f000 fa06 	bl	8011c04 <memcpy>
 80117f8:	89a3      	ldrh	r3, [r4, #12]
 80117fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80117fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011802:	81a3      	strh	r3, [r4, #12]
 8011804:	6126      	str	r6, [r4, #16]
 8011806:	6165      	str	r5, [r4, #20]
 8011808:	444e      	add	r6, r9
 801180a:	eba5 0509 	sub.w	r5, r5, r9
 801180e:	6026      	str	r6, [r4, #0]
 8011810:	60a5      	str	r5, [r4, #8]
 8011812:	463e      	mov	r6, r7
 8011814:	42be      	cmp	r6, r7
 8011816:	d900      	bls.n	801181a <__ssputs_r+0x72>
 8011818:	463e      	mov	r6, r7
 801181a:	6820      	ldr	r0, [r4, #0]
 801181c:	4632      	mov	r2, r6
 801181e:	4641      	mov	r1, r8
 8011820:	f000 f9c6 	bl	8011bb0 <memmove>
 8011824:	68a3      	ldr	r3, [r4, #8]
 8011826:	1b9b      	subs	r3, r3, r6
 8011828:	60a3      	str	r3, [r4, #8]
 801182a:	6823      	ldr	r3, [r4, #0]
 801182c:	4433      	add	r3, r6
 801182e:	6023      	str	r3, [r4, #0]
 8011830:	2000      	movs	r0, #0
 8011832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011836:	462a      	mov	r2, r5
 8011838:	f000 fa36 	bl	8011ca8 <_realloc_r>
 801183c:	4606      	mov	r6, r0
 801183e:	2800      	cmp	r0, #0
 8011840:	d1e0      	bne.n	8011804 <__ssputs_r+0x5c>
 8011842:	6921      	ldr	r1, [r4, #16]
 8011844:	4650      	mov	r0, sl
 8011846:	f7ff fb2d 	bl	8010ea4 <_free_r>
 801184a:	230c      	movs	r3, #12
 801184c:	f8ca 3000 	str.w	r3, [sl]
 8011850:	89a3      	ldrh	r3, [r4, #12]
 8011852:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011856:	81a3      	strh	r3, [r4, #12]
 8011858:	f04f 30ff 	mov.w	r0, #4294967295
 801185c:	e7e9      	b.n	8011832 <__ssputs_r+0x8a>
	...

08011860 <_svfiprintf_r>:
 8011860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011864:	4698      	mov	r8, r3
 8011866:	898b      	ldrh	r3, [r1, #12]
 8011868:	061b      	lsls	r3, r3, #24
 801186a:	b09d      	sub	sp, #116	@ 0x74
 801186c:	4607      	mov	r7, r0
 801186e:	460d      	mov	r5, r1
 8011870:	4614      	mov	r4, r2
 8011872:	d510      	bpl.n	8011896 <_svfiprintf_r+0x36>
 8011874:	690b      	ldr	r3, [r1, #16]
 8011876:	b973      	cbnz	r3, 8011896 <_svfiprintf_r+0x36>
 8011878:	2140      	movs	r1, #64	@ 0x40
 801187a:	f7ff fb87 	bl	8010f8c <_malloc_r>
 801187e:	6028      	str	r0, [r5, #0]
 8011880:	6128      	str	r0, [r5, #16]
 8011882:	b930      	cbnz	r0, 8011892 <_svfiprintf_r+0x32>
 8011884:	230c      	movs	r3, #12
 8011886:	603b      	str	r3, [r7, #0]
 8011888:	f04f 30ff 	mov.w	r0, #4294967295
 801188c:	b01d      	add	sp, #116	@ 0x74
 801188e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011892:	2340      	movs	r3, #64	@ 0x40
 8011894:	616b      	str	r3, [r5, #20]
 8011896:	2300      	movs	r3, #0
 8011898:	9309      	str	r3, [sp, #36]	@ 0x24
 801189a:	2320      	movs	r3, #32
 801189c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80118a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80118a4:	2330      	movs	r3, #48	@ 0x30
 80118a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011a44 <_svfiprintf_r+0x1e4>
 80118aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80118ae:	f04f 0901 	mov.w	r9, #1
 80118b2:	4623      	mov	r3, r4
 80118b4:	469a      	mov	sl, r3
 80118b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118ba:	b10a      	cbz	r2, 80118c0 <_svfiprintf_r+0x60>
 80118bc:	2a25      	cmp	r2, #37	@ 0x25
 80118be:	d1f9      	bne.n	80118b4 <_svfiprintf_r+0x54>
 80118c0:	ebba 0b04 	subs.w	fp, sl, r4
 80118c4:	d00b      	beq.n	80118de <_svfiprintf_r+0x7e>
 80118c6:	465b      	mov	r3, fp
 80118c8:	4622      	mov	r2, r4
 80118ca:	4629      	mov	r1, r5
 80118cc:	4638      	mov	r0, r7
 80118ce:	f7ff ff6b 	bl	80117a8 <__ssputs_r>
 80118d2:	3001      	adds	r0, #1
 80118d4:	f000 80a7 	beq.w	8011a26 <_svfiprintf_r+0x1c6>
 80118d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80118da:	445a      	add	r2, fp
 80118dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80118de:	f89a 3000 	ldrb.w	r3, [sl]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	f000 809f 	beq.w	8011a26 <_svfiprintf_r+0x1c6>
 80118e8:	2300      	movs	r3, #0
 80118ea:	f04f 32ff 	mov.w	r2, #4294967295
 80118ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80118f2:	f10a 0a01 	add.w	sl, sl, #1
 80118f6:	9304      	str	r3, [sp, #16]
 80118f8:	9307      	str	r3, [sp, #28]
 80118fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80118fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8011900:	4654      	mov	r4, sl
 8011902:	2205      	movs	r2, #5
 8011904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011908:	484e      	ldr	r0, [pc, #312]	@ (8011a44 <_svfiprintf_r+0x1e4>)
 801190a:	f7ee fce9 	bl	80002e0 <memchr>
 801190e:	9a04      	ldr	r2, [sp, #16]
 8011910:	b9d8      	cbnz	r0, 801194a <_svfiprintf_r+0xea>
 8011912:	06d0      	lsls	r0, r2, #27
 8011914:	bf44      	itt	mi
 8011916:	2320      	movmi	r3, #32
 8011918:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801191c:	0711      	lsls	r1, r2, #28
 801191e:	bf44      	itt	mi
 8011920:	232b      	movmi	r3, #43	@ 0x2b
 8011922:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011926:	f89a 3000 	ldrb.w	r3, [sl]
 801192a:	2b2a      	cmp	r3, #42	@ 0x2a
 801192c:	d015      	beq.n	801195a <_svfiprintf_r+0xfa>
 801192e:	9a07      	ldr	r2, [sp, #28]
 8011930:	4654      	mov	r4, sl
 8011932:	2000      	movs	r0, #0
 8011934:	f04f 0c0a 	mov.w	ip, #10
 8011938:	4621      	mov	r1, r4
 801193a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801193e:	3b30      	subs	r3, #48	@ 0x30
 8011940:	2b09      	cmp	r3, #9
 8011942:	d94b      	bls.n	80119dc <_svfiprintf_r+0x17c>
 8011944:	b1b0      	cbz	r0, 8011974 <_svfiprintf_r+0x114>
 8011946:	9207      	str	r2, [sp, #28]
 8011948:	e014      	b.n	8011974 <_svfiprintf_r+0x114>
 801194a:	eba0 0308 	sub.w	r3, r0, r8
 801194e:	fa09 f303 	lsl.w	r3, r9, r3
 8011952:	4313      	orrs	r3, r2
 8011954:	9304      	str	r3, [sp, #16]
 8011956:	46a2      	mov	sl, r4
 8011958:	e7d2      	b.n	8011900 <_svfiprintf_r+0xa0>
 801195a:	9b03      	ldr	r3, [sp, #12]
 801195c:	1d19      	adds	r1, r3, #4
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	9103      	str	r1, [sp, #12]
 8011962:	2b00      	cmp	r3, #0
 8011964:	bfbb      	ittet	lt
 8011966:	425b      	neglt	r3, r3
 8011968:	f042 0202 	orrlt.w	r2, r2, #2
 801196c:	9307      	strge	r3, [sp, #28]
 801196e:	9307      	strlt	r3, [sp, #28]
 8011970:	bfb8      	it	lt
 8011972:	9204      	strlt	r2, [sp, #16]
 8011974:	7823      	ldrb	r3, [r4, #0]
 8011976:	2b2e      	cmp	r3, #46	@ 0x2e
 8011978:	d10a      	bne.n	8011990 <_svfiprintf_r+0x130>
 801197a:	7863      	ldrb	r3, [r4, #1]
 801197c:	2b2a      	cmp	r3, #42	@ 0x2a
 801197e:	d132      	bne.n	80119e6 <_svfiprintf_r+0x186>
 8011980:	9b03      	ldr	r3, [sp, #12]
 8011982:	1d1a      	adds	r2, r3, #4
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	9203      	str	r2, [sp, #12]
 8011988:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801198c:	3402      	adds	r4, #2
 801198e:	9305      	str	r3, [sp, #20]
 8011990:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011a54 <_svfiprintf_r+0x1f4>
 8011994:	7821      	ldrb	r1, [r4, #0]
 8011996:	2203      	movs	r2, #3
 8011998:	4650      	mov	r0, sl
 801199a:	f7ee fca1 	bl	80002e0 <memchr>
 801199e:	b138      	cbz	r0, 80119b0 <_svfiprintf_r+0x150>
 80119a0:	9b04      	ldr	r3, [sp, #16]
 80119a2:	eba0 000a 	sub.w	r0, r0, sl
 80119a6:	2240      	movs	r2, #64	@ 0x40
 80119a8:	4082      	lsls	r2, r0
 80119aa:	4313      	orrs	r3, r2
 80119ac:	3401      	adds	r4, #1
 80119ae:	9304      	str	r3, [sp, #16]
 80119b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119b4:	4824      	ldr	r0, [pc, #144]	@ (8011a48 <_svfiprintf_r+0x1e8>)
 80119b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80119ba:	2206      	movs	r2, #6
 80119bc:	f7ee fc90 	bl	80002e0 <memchr>
 80119c0:	2800      	cmp	r0, #0
 80119c2:	d036      	beq.n	8011a32 <_svfiprintf_r+0x1d2>
 80119c4:	4b21      	ldr	r3, [pc, #132]	@ (8011a4c <_svfiprintf_r+0x1ec>)
 80119c6:	bb1b      	cbnz	r3, 8011a10 <_svfiprintf_r+0x1b0>
 80119c8:	9b03      	ldr	r3, [sp, #12]
 80119ca:	3307      	adds	r3, #7
 80119cc:	f023 0307 	bic.w	r3, r3, #7
 80119d0:	3308      	adds	r3, #8
 80119d2:	9303      	str	r3, [sp, #12]
 80119d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119d6:	4433      	add	r3, r6
 80119d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80119da:	e76a      	b.n	80118b2 <_svfiprintf_r+0x52>
 80119dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80119e0:	460c      	mov	r4, r1
 80119e2:	2001      	movs	r0, #1
 80119e4:	e7a8      	b.n	8011938 <_svfiprintf_r+0xd8>
 80119e6:	2300      	movs	r3, #0
 80119e8:	3401      	adds	r4, #1
 80119ea:	9305      	str	r3, [sp, #20]
 80119ec:	4619      	mov	r1, r3
 80119ee:	f04f 0c0a 	mov.w	ip, #10
 80119f2:	4620      	mov	r0, r4
 80119f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80119f8:	3a30      	subs	r2, #48	@ 0x30
 80119fa:	2a09      	cmp	r2, #9
 80119fc:	d903      	bls.n	8011a06 <_svfiprintf_r+0x1a6>
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d0c6      	beq.n	8011990 <_svfiprintf_r+0x130>
 8011a02:	9105      	str	r1, [sp, #20]
 8011a04:	e7c4      	b.n	8011990 <_svfiprintf_r+0x130>
 8011a06:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a0a:	4604      	mov	r4, r0
 8011a0c:	2301      	movs	r3, #1
 8011a0e:	e7f0      	b.n	80119f2 <_svfiprintf_r+0x192>
 8011a10:	ab03      	add	r3, sp, #12
 8011a12:	9300      	str	r3, [sp, #0]
 8011a14:	462a      	mov	r2, r5
 8011a16:	4b0e      	ldr	r3, [pc, #56]	@ (8011a50 <_svfiprintf_r+0x1f0>)
 8011a18:	a904      	add	r1, sp, #16
 8011a1a:	4638      	mov	r0, r7
 8011a1c:	f7fd ff14 	bl	800f848 <_printf_float>
 8011a20:	1c42      	adds	r2, r0, #1
 8011a22:	4606      	mov	r6, r0
 8011a24:	d1d6      	bne.n	80119d4 <_svfiprintf_r+0x174>
 8011a26:	89ab      	ldrh	r3, [r5, #12]
 8011a28:	065b      	lsls	r3, r3, #25
 8011a2a:	f53f af2d 	bmi.w	8011888 <_svfiprintf_r+0x28>
 8011a2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011a30:	e72c      	b.n	801188c <_svfiprintf_r+0x2c>
 8011a32:	ab03      	add	r3, sp, #12
 8011a34:	9300      	str	r3, [sp, #0]
 8011a36:	462a      	mov	r2, r5
 8011a38:	4b05      	ldr	r3, [pc, #20]	@ (8011a50 <_svfiprintf_r+0x1f0>)
 8011a3a:	a904      	add	r1, sp, #16
 8011a3c:	4638      	mov	r0, r7
 8011a3e:	f7fe f98b 	bl	800fd58 <_printf_i>
 8011a42:	e7ed      	b.n	8011a20 <_svfiprintf_r+0x1c0>
 8011a44:	080126d8 	.word	0x080126d8
 8011a48:	080126e2 	.word	0x080126e2
 8011a4c:	0800f849 	.word	0x0800f849
 8011a50:	080117a9 	.word	0x080117a9
 8011a54:	080126de 	.word	0x080126de

08011a58 <__sflush_r>:
 8011a58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a60:	0716      	lsls	r6, r2, #28
 8011a62:	4605      	mov	r5, r0
 8011a64:	460c      	mov	r4, r1
 8011a66:	d454      	bmi.n	8011b12 <__sflush_r+0xba>
 8011a68:	684b      	ldr	r3, [r1, #4]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	dc02      	bgt.n	8011a74 <__sflush_r+0x1c>
 8011a6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	dd48      	ble.n	8011b06 <__sflush_r+0xae>
 8011a74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011a76:	2e00      	cmp	r6, #0
 8011a78:	d045      	beq.n	8011b06 <__sflush_r+0xae>
 8011a7a:	2300      	movs	r3, #0
 8011a7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011a80:	682f      	ldr	r7, [r5, #0]
 8011a82:	6a21      	ldr	r1, [r4, #32]
 8011a84:	602b      	str	r3, [r5, #0]
 8011a86:	d030      	beq.n	8011aea <__sflush_r+0x92>
 8011a88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011a8a:	89a3      	ldrh	r3, [r4, #12]
 8011a8c:	0759      	lsls	r1, r3, #29
 8011a8e:	d505      	bpl.n	8011a9c <__sflush_r+0x44>
 8011a90:	6863      	ldr	r3, [r4, #4]
 8011a92:	1ad2      	subs	r2, r2, r3
 8011a94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011a96:	b10b      	cbz	r3, 8011a9c <__sflush_r+0x44>
 8011a98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011a9a:	1ad2      	subs	r2, r2, r3
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011aa0:	6a21      	ldr	r1, [r4, #32]
 8011aa2:	4628      	mov	r0, r5
 8011aa4:	47b0      	blx	r6
 8011aa6:	1c43      	adds	r3, r0, #1
 8011aa8:	89a3      	ldrh	r3, [r4, #12]
 8011aaa:	d106      	bne.n	8011aba <__sflush_r+0x62>
 8011aac:	6829      	ldr	r1, [r5, #0]
 8011aae:	291d      	cmp	r1, #29
 8011ab0:	d82b      	bhi.n	8011b0a <__sflush_r+0xb2>
 8011ab2:	4a2a      	ldr	r2, [pc, #168]	@ (8011b5c <__sflush_r+0x104>)
 8011ab4:	410a      	asrs	r2, r1
 8011ab6:	07d6      	lsls	r6, r2, #31
 8011ab8:	d427      	bmi.n	8011b0a <__sflush_r+0xb2>
 8011aba:	2200      	movs	r2, #0
 8011abc:	6062      	str	r2, [r4, #4]
 8011abe:	04d9      	lsls	r1, r3, #19
 8011ac0:	6922      	ldr	r2, [r4, #16]
 8011ac2:	6022      	str	r2, [r4, #0]
 8011ac4:	d504      	bpl.n	8011ad0 <__sflush_r+0x78>
 8011ac6:	1c42      	adds	r2, r0, #1
 8011ac8:	d101      	bne.n	8011ace <__sflush_r+0x76>
 8011aca:	682b      	ldr	r3, [r5, #0]
 8011acc:	b903      	cbnz	r3, 8011ad0 <__sflush_r+0x78>
 8011ace:	6560      	str	r0, [r4, #84]	@ 0x54
 8011ad0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ad2:	602f      	str	r7, [r5, #0]
 8011ad4:	b1b9      	cbz	r1, 8011b06 <__sflush_r+0xae>
 8011ad6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011ada:	4299      	cmp	r1, r3
 8011adc:	d002      	beq.n	8011ae4 <__sflush_r+0x8c>
 8011ade:	4628      	mov	r0, r5
 8011ae0:	f7ff f9e0 	bl	8010ea4 <_free_r>
 8011ae4:	2300      	movs	r3, #0
 8011ae6:	6363      	str	r3, [r4, #52]	@ 0x34
 8011ae8:	e00d      	b.n	8011b06 <__sflush_r+0xae>
 8011aea:	2301      	movs	r3, #1
 8011aec:	4628      	mov	r0, r5
 8011aee:	47b0      	blx	r6
 8011af0:	4602      	mov	r2, r0
 8011af2:	1c50      	adds	r0, r2, #1
 8011af4:	d1c9      	bne.n	8011a8a <__sflush_r+0x32>
 8011af6:	682b      	ldr	r3, [r5, #0]
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d0c6      	beq.n	8011a8a <__sflush_r+0x32>
 8011afc:	2b1d      	cmp	r3, #29
 8011afe:	d001      	beq.n	8011b04 <__sflush_r+0xac>
 8011b00:	2b16      	cmp	r3, #22
 8011b02:	d11e      	bne.n	8011b42 <__sflush_r+0xea>
 8011b04:	602f      	str	r7, [r5, #0]
 8011b06:	2000      	movs	r0, #0
 8011b08:	e022      	b.n	8011b50 <__sflush_r+0xf8>
 8011b0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011b0e:	b21b      	sxth	r3, r3
 8011b10:	e01b      	b.n	8011b4a <__sflush_r+0xf2>
 8011b12:	690f      	ldr	r7, [r1, #16]
 8011b14:	2f00      	cmp	r7, #0
 8011b16:	d0f6      	beq.n	8011b06 <__sflush_r+0xae>
 8011b18:	0793      	lsls	r3, r2, #30
 8011b1a:	680e      	ldr	r6, [r1, #0]
 8011b1c:	bf08      	it	eq
 8011b1e:	694b      	ldreq	r3, [r1, #20]
 8011b20:	600f      	str	r7, [r1, #0]
 8011b22:	bf18      	it	ne
 8011b24:	2300      	movne	r3, #0
 8011b26:	eba6 0807 	sub.w	r8, r6, r7
 8011b2a:	608b      	str	r3, [r1, #8]
 8011b2c:	f1b8 0f00 	cmp.w	r8, #0
 8011b30:	dde9      	ble.n	8011b06 <__sflush_r+0xae>
 8011b32:	6a21      	ldr	r1, [r4, #32]
 8011b34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011b36:	4643      	mov	r3, r8
 8011b38:	463a      	mov	r2, r7
 8011b3a:	4628      	mov	r0, r5
 8011b3c:	47b0      	blx	r6
 8011b3e:	2800      	cmp	r0, #0
 8011b40:	dc08      	bgt.n	8011b54 <__sflush_r+0xfc>
 8011b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011b4a:	81a3      	strh	r3, [r4, #12]
 8011b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b54:	4407      	add	r7, r0
 8011b56:	eba8 0800 	sub.w	r8, r8, r0
 8011b5a:	e7e7      	b.n	8011b2c <__sflush_r+0xd4>
 8011b5c:	dfbffffe 	.word	0xdfbffffe

08011b60 <_fflush_r>:
 8011b60:	b538      	push	{r3, r4, r5, lr}
 8011b62:	690b      	ldr	r3, [r1, #16]
 8011b64:	4605      	mov	r5, r0
 8011b66:	460c      	mov	r4, r1
 8011b68:	b913      	cbnz	r3, 8011b70 <_fflush_r+0x10>
 8011b6a:	2500      	movs	r5, #0
 8011b6c:	4628      	mov	r0, r5
 8011b6e:	bd38      	pop	{r3, r4, r5, pc}
 8011b70:	b118      	cbz	r0, 8011b7a <_fflush_r+0x1a>
 8011b72:	6a03      	ldr	r3, [r0, #32]
 8011b74:	b90b      	cbnz	r3, 8011b7a <_fflush_r+0x1a>
 8011b76:	f7fe fa9b 	bl	80100b0 <__sinit>
 8011b7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d0f3      	beq.n	8011b6a <_fflush_r+0xa>
 8011b82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011b84:	07d0      	lsls	r0, r2, #31
 8011b86:	d404      	bmi.n	8011b92 <_fflush_r+0x32>
 8011b88:	0599      	lsls	r1, r3, #22
 8011b8a:	d402      	bmi.n	8011b92 <_fflush_r+0x32>
 8011b8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b8e:	f7fe fba6 	bl	80102de <__retarget_lock_acquire_recursive>
 8011b92:	4628      	mov	r0, r5
 8011b94:	4621      	mov	r1, r4
 8011b96:	f7ff ff5f 	bl	8011a58 <__sflush_r>
 8011b9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011b9c:	07da      	lsls	r2, r3, #31
 8011b9e:	4605      	mov	r5, r0
 8011ba0:	d4e4      	bmi.n	8011b6c <_fflush_r+0xc>
 8011ba2:	89a3      	ldrh	r3, [r4, #12]
 8011ba4:	059b      	lsls	r3, r3, #22
 8011ba6:	d4e1      	bmi.n	8011b6c <_fflush_r+0xc>
 8011ba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011baa:	f7fe fb99 	bl	80102e0 <__retarget_lock_release_recursive>
 8011bae:	e7dd      	b.n	8011b6c <_fflush_r+0xc>

08011bb0 <memmove>:
 8011bb0:	4288      	cmp	r0, r1
 8011bb2:	b510      	push	{r4, lr}
 8011bb4:	eb01 0402 	add.w	r4, r1, r2
 8011bb8:	d902      	bls.n	8011bc0 <memmove+0x10>
 8011bba:	4284      	cmp	r4, r0
 8011bbc:	4623      	mov	r3, r4
 8011bbe:	d807      	bhi.n	8011bd0 <memmove+0x20>
 8011bc0:	1e43      	subs	r3, r0, #1
 8011bc2:	42a1      	cmp	r1, r4
 8011bc4:	d008      	beq.n	8011bd8 <memmove+0x28>
 8011bc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011bca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011bce:	e7f8      	b.n	8011bc2 <memmove+0x12>
 8011bd0:	4402      	add	r2, r0
 8011bd2:	4601      	mov	r1, r0
 8011bd4:	428a      	cmp	r2, r1
 8011bd6:	d100      	bne.n	8011bda <memmove+0x2a>
 8011bd8:	bd10      	pop	{r4, pc}
 8011bda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011bde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011be2:	e7f7      	b.n	8011bd4 <memmove+0x24>

08011be4 <_sbrk_r>:
 8011be4:	b538      	push	{r3, r4, r5, lr}
 8011be6:	4d06      	ldr	r5, [pc, #24]	@ (8011c00 <_sbrk_r+0x1c>)
 8011be8:	2300      	movs	r3, #0
 8011bea:	4604      	mov	r4, r0
 8011bec:	4608      	mov	r0, r1
 8011bee:	602b      	str	r3, [r5, #0]
 8011bf0:	f7ef fcf8 	bl	80015e4 <_sbrk>
 8011bf4:	1c43      	adds	r3, r0, #1
 8011bf6:	d102      	bne.n	8011bfe <_sbrk_r+0x1a>
 8011bf8:	682b      	ldr	r3, [r5, #0]
 8011bfa:	b103      	cbz	r3, 8011bfe <_sbrk_r+0x1a>
 8011bfc:	6023      	str	r3, [r4, #0]
 8011bfe:	bd38      	pop	{r3, r4, r5, pc}
 8011c00:	2400258c 	.word	0x2400258c

08011c04 <memcpy>:
 8011c04:	440a      	add	r2, r1
 8011c06:	4291      	cmp	r1, r2
 8011c08:	f100 33ff 	add.w	r3, r0, #4294967295
 8011c0c:	d100      	bne.n	8011c10 <memcpy+0xc>
 8011c0e:	4770      	bx	lr
 8011c10:	b510      	push	{r4, lr}
 8011c12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011c1a:	4291      	cmp	r1, r2
 8011c1c:	d1f9      	bne.n	8011c12 <memcpy+0xe>
 8011c1e:	bd10      	pop	{r4, pc}

08011c20 <__assert_func>:
 8011c20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011c22:	4614      	mov	r4, r2
 8011c24:	461a      	mov	r2, r3
 8011c26:	4b09      	ldr	r3, [pc, #36]	@ (8011c4c <__assert_func+0x2c>)
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	4605      	mov	r5, r0
 8011c2c:	68d8      	ldr	r0, [r3, #12]
 8011c2e:	b954      	cbnz	r4, 8011c46 <__assert_func+0x26>
 8011c30:	4b07      	ldr	r3, [pc, #28]	@ (8011c50 <__assert_func+0x30>)
 8011c32:	461c      	mov	r4, r3
 8011c34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011c38:	9100      	str	r1, [sp, #0]
 8011c3a:	462b      	mov	r3, r5
 8011c3c:	4905      	ldr	r1, [pc, #20]	@ (8011c54 <__assert_func+0x34>)
 8011c3e:	f000 f86f 	bl	8011d20 <fiprintf>
 8011c42:	f000 f87f 	bl	8011d44 <abort>
 8011c46:	4b04      	ldr	r3, [pc, #16]	@ (8011c58 <__assert_func+0x38>)
 8011c48:	e7f4      	b.n	8011c34 <__assert_func+0x14>
 8011c4a:	bf00      	nop
 8011c4c:	24000140 	.word	0x24000140
 8011c50:	0801272e 	.word	0x0801272e
 8011c54:	08012700 	.word	0x08012700
 8011c58:	080126f3 	.word	0x080126f3

08011c5c <_calloc_r>:
 8011c5c:	b570      	push	{r4, r5, r6, lr}
 8011c5e:	fba1 5402 	umull	r5, r4, r1, r2
 8011c62:	b93c      	cbnz	r4, 8011c74 <_calloc_r+0x18>
 8011c64:	4629      	mov	r1, r5
 8011c66:	f7ff f991 	bl	8010f8c <_malloc_r>
 8011c6a:	4606      	mov	r6, r0
 8011c6c:	b928      	cbnz	r0, 8011c7a <_calloc_r+0x1e>
 8011c6e:	2600      	movs	r6, #0
 8011c70:	4630      	mov	r0, r6
 8011c72:	bd70      	pop	{r4, r5, r6, pc}
 8011c74:	220c      	movs	r2, #12
 8011c76:	6002      	str	r2, [r0, #0]
 8011c78:	e7f9      	b.n	8011c6e <_calloc_r+0x12>
 8011c7a:	462a      	mov	r2, r5
 8011c7c:	4621      	mov	r1, r4
 8011c7e:	f7fe fab0 	bl	80101e2 <memset>
 8011c82:	e7f5      	b.n	8011c70 <_calloc_r+0x14>

08011c84 <__ascii_mbtowc>:
 8011c84:	b082      	sub	sp, #8
 8011c86:	b901      	cbnz	r1, 8011c8a <__ascii_mbtowc+0x6>
 8011c88:	a901      	add	r1, sp, #4
 8011c8a:	b142      	cbz	r2, 8011c9e <__ascii_mbtowc+0x1a>
 8011c8c:	b14b      	cbz	r3, 8011ca2 <__ascii_mbtowc+0x1e>
 8011c8e:	7813      	ldrb	r3, [r2, #0]
 8011c90:	600b      	str	r3, [r1, #0]
 8011c92:	7812      	ldrb	r2, [r2, #0]
 8011c94:	1e10      	subs	r0, r2, #0
 8011c96:	bf18      	it	ne
 8011c98:	2001      	movne	r0, #1
 8011c9a:	b002      	add	sp, #8
 8011c9c:	4770      	bx	lr
 8011c9e:	4610      	mov	r0, r2
 8011ca0:	e7fb      	b.n	8011c9a <__ascii_mbtowc+0x16>
 8011ca2:	f06f 0001 	mvn.w	r0, #1
 8011ca6:	e7f8      	b.n	8011c9a <__ascii_mbtowc+0x16>

08011ca8 <_realloc_r>:
 8011ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cac:	4680      	mov	r8, r0
 8011cae:	4615      	mov	r5, r2
 8011cb0:	460c      	mov	r4, r1
 8011cb2:	b921      	cbnz	r1, 8011cbe <_realloc_r+0x16>
 8011cb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011cb8:	4611      	mov	r1, r2
 8011cba:	f7ff b967 	b.w	8010f8c <_malloc_r>
 8011cbe:	b92a      	cbnz	r2, 8011ccc <_realloc_r+0x24>
 8011cc0:	f7ff f8f0 	bl	8010ea4 <_free_r>
 8011cc4:	2400      	movs	r4, #0
 8011cc6:	4620      	mov	r0, r4
 8011cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ccc:	f000 f841 	bl	8011d52 <_malloc_usable_size_r>
 8011cd0:	4285      	cmp	r5, r0
 8011cd2:	4606      	mov	r6, r0
 8011cd4:	d802      	bhi.n	8011cdc <_realloc_r+0x34>
 8011cd6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011cda:	d8f4      	bhi.n	8011cc6 <_realloc_r+0x1e>
 8011cdc:	4629      	mov	r1, r5
 8011cde:	4640      	mov	r0, r8
 8011ce0:	f7ff f954 	bl	8010f8c <_malloc_r>
 8011ce4:	4607      	mov	r7, r0
 8011ce6:	2800      	cmp	r0, #0
 8011ce8:	d0ec      	beq.n	8011cc4 <_realloc_r+0x1c>
 8011cea:	42b5      	cmp	r5, r6
 8011cec:	462a      	mov	r2, r5
 8011cee:	4621      	mov	r1, r4
 8011cf0:	bf28      	it	cs
 8011cf2:	4632      	movcs	r2, r6
 8011cf4:	f7ff ff86 	bl	8011c04 <memcpy>
 8011cf8:	4621      	mov	r1, r4
 8011cfa:	4640      	mov	r0, r8
 8011cfc:	f7ff f8d2 	bl	8010ea4 <_free_r>
 8011d00:	463c      	mov	r4, r7
 8011d02:	e7e0      	b.n	8011cc6 <_realloc_r+0x1e>

08011d04 <__ascii_wctomb>:
 8011d04:	4603      	mov	r3, r0
 8011d06:	4608      	mov	r0, r1
 8011d08:	b141      	cbz	r1, 8011d1c <__ascii_wctomb+0x18>
 8011d0a:	2aff      	cmp	r2, #255	@ 0xff
 8011d0c:	d904      	bls.n	8011d18 <__ascii_wctomb+0x14>
 8011d0e:	228a      	movs	r2, #138	@ 0x8a
 8011d10:	601a      	str	r2, [r3, #0]
 8011d12:	f04f 30ff 	mov.w	r0, #4294967295
 8011d16:	4770      	bx	lr
 8011d18:	700a      	strb	r2, [r1, #0]
 8011d1a:	2001      	movs	r0, #1
 8011d1c:	4770      	bx	lr
	...

08011d20 <fiprintf>:
 8011d20:	b40e      	push	{r1, r2, r3}
 8011d22:	b503      	push	{r0, r1, lr}
 8011d24:	4601      	mov	r1, r0
 8011d26:	ab03      	add	r3, sp, #12
 8011d28:	4805      	ldr	r0, [pc, #20]	@ (8011d40 <fiprintf+0x20>)
 8011d2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d2e:	6800      	ldr	r0, [r0, #0]
 8011d30:	9301      	str	r3, [sp, #4]
 8011d32:	f000 f83f 	bl	8011db4 <_vfiprintf_r>
 8011d36:	b002      	add	sp, #8
 8011d38:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d3c:	b003      	add	sp, #12
 8011d3e:	4770      	bx	lr
 8011d40:	24000140 	.word	0x24000140

08011d44 <abort>:
 8011d44:	b508      	push	{r3, lr}
 8011d46:	2006      	movs	r0, #6
 8011d48:	f000 fa08 	bl	801215c <raise>
 8011d4c:	2001      	movs	r0, #1
 8011d4e:	f7ef fbd1 	bl	80014f4 <_exit>

08011d52 <_malloc_usable_size_r>:
 8011d52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011d56:	1f18      	subs	r0, r3, #4
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	bfbc      	itt	lt
 8011d5c:	580b      	ldrlt	r3, [r1, r0]
 8011d5e:	18c0      	addlt	r0, r0, r3
 8011d60:	4770      	bx	lr

08011d62 <__sfputc_r>:
 8011d62:	6893      	ldr	r3, [r2, #8]
 8011d64:	3b01      	subs	r3, #1
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	b410      	push	{r4}
 8011d6a:	6093      	str	r3, [r2, #8]
 8011d6c:	da08      	bge.n	8011d80 <__sfputc_r+0x1e>
 8011d6e:	6994      	ldr	r4, [r2, #24]
 8011d70:	42a3      	cmp	r3, r4
 8011d72:	db01      	blt.n	8011d78 <__sfputc_r+0x16>
 8011d74:	290a      	cmp	r1, #10
 8011d76:	d103      	bne.n	8011d80 <__sfputc_r+0x1e>
 8011d78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011d7c:	f000 b932 	b.w	8011fe4 <__swbuf_r>
 8011d80:	6813      	ldr	r3, [r2, #0]
 8011d82:	1c58      	adds	r0, r3, #1
 8011d84:	6010      	str	r0, [r2, #0]
 8011d86:	7019      	strb	r1, [r3, #0]
 8011d88:	4608      	mov	r0, r1
 8011d8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011d8e:	4770      	bx	lr

08011d90 <__sfputs_r>:
 8011d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d92:	4606      	mov	r6, r0
 8011d94:	460f      	mov	r7, r1
 8011d96:	4614      	mov	r4, r2
 8011d98:	18d5      	adds	r5, r2, r3
 8011d9a:	42ac      	cmp	r4, r5
 8011d9c:	d101      	bne.n	8011da2 <__sfputs_r+0x12>
 8011d9e:	2000      	movs	r0, #0
 8011da0:	e007      	b.n	8011db2 <__sfputs_r+0x22>
 8011da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011da6:	463a      	mov	r2, r7
 8011da8:	4630      	mov	r0, r6
 8011daa:	f7ff ffda 	bl	8011d62 <__sfputc_r>
 8011dae:	1c43      	adds	r3, r0, #1
 8011db0:	d1f3      	bne.n	8011d9a <__sfputs_r+0xa>
 8011db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011db4 <_vfiprintf_r>:
 8011db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011db8:	460d      	mov	r5, r1
 8011dba:	b09d      	sub	sp, #116	@ 0x74
 8011dbc:	4614      	mov	r4, r2
 8011dbe:	4698      	mov	r8, r3
 8011dc0:	4606      	mov	r6, r0
 8011dc2:	b118      	cbz	r0, 8011dcc <_vfiprintf_r+0x18>
 8011dc4:	6a03      	ldr	r3, [r0, #32]
 8011dc6:	b90b      	cbnz	r3, 8011dcc <_vfiprintf_r+0x18>
 8011dc8:	f7fe f972 	bl	80100b0 <__sinit>
 8011dcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011dce:	07d9      	lsls	r1, r3, #31
 8011dd0:	d405      	bmi.n	8011dde <_vfiprintf_r+0x2a>
 8011dd2:	89ab      	ldrh	r3, [r5, #12]
 8011dd4:	059a      	lsls	r2, r3, #22
 8011dd6:	d402      	bmi.n	8011dde <_vfiprintf_r+0x2a>
 8011dd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011dda:	f7fe fa80 	bl	80102de <__retarget_lock_acquire_recursive>
 8011dde:	89ab      	ldrh	r3, [r5, #12]
 8011de0:	071b      	lsls	r3, r3, #28
 8011de2:	d501      	bpl.n	8011de8 <_vfiprintf_r+0x34>
 8011de4:	692b      	ldr	r3, [r5, #16]
 8011de6:	b99b      	cbnz	r3, 8011e10 <_vfiprintf_r+0x5c>
 8011de8:	4629      	mov	r1, r5
 8011dea:	4630      	mov	r0, r6
 8011dec:	f000 f938 	bl	8012060 <__swsetup_r>
 8011df0:	b170      	cbz	r0, 8011e10 <_vfiprintf_r+0x5c>
 8011df2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011df4:	07dc      	lsls	r4, r3, #31
 8011df6:	d504      	bpl.n	8011e02 <_vfiprintf_r+0x4e>
 8011df8:	f04f 30ff 	mov.w	r0, #4294967295
 8011dfc:	b01d      	add	sp, #116	@ 0x74
 8011dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e02:	89ab      	ldrh	r3, [r5, #12]
 8011e04:	0598      	lsls	r0, r3, #22
 8011e06:	d4f7      	bmi.n	8011df8 <_vfiprintf_r+0x44>
 8011e08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011e0a:	f7fe fa69 	bl	80102e0 <__retarget_lock_release_recursive>
 8011e0e:	e7f3      	b.n	8011df8 <_vfiprintf_r+0x44>
 8011e10:	2300      	movs	r3, #0
 8011e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e14:	2320      	movs	r3, #32
 8011e16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011e1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e1e:	2330      	movs	r3, #48	@ 0x30
 8011e20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011fd0 <_vfiprintf_r+0x21c>
 8011e24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011e28:	f04f 0901 	mov.w	r9, #1
 8011e2c:	4623      	mov	r3, r4
 8011e2e:	469a      	mov	sl, r3
 8011e30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e34:	b10a      	cbz	r2, 8011e3a <_vfiprintf_r+0x86>
 8011e36:	2a25      	cmp	r2, #37	@ 0x25
 8011e38:	d1f9      	bne.n	8011e2e <_vfiprintf_r+0x7a>
 8011e3a:	ebba 0b04 	subs.w	fp, sl, r4
 8011e3e:	d00b      	beq.n	8011e58 <_vfiprintf_r+0xa4>
 8011e40:	465b      	mov	r3, fp
 8011e42:	4622      	mov	r2, r4
 8011e44:	4629      	mov	r1, r5
 8011e46:	4630      	mov	r0, r6
 8011e48:	f7ff ffa2 	bl	8011d90 <__sfputs_r>
 8011e4c:	3001      	adds	r0, #1
 8011e4e:	f000 80a7 	beq.w	8011fa0 <_vfiprintf_r+0x1ec>
 8011e52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e54:	445a      	add	r2, fp
 8011e56:	9209      	str	r2, [sp, #36]	@ 0x24
 8011e58:	f89a 3000 	ldrb.w	r3, [sl]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	f000 809f 	beq.w	8011fa0 <_vfiprintf_r+0x1ec>
 8011e62:	2300      	movs	r3, #0
 8011e64:	f04f 32ff 	mov.w	r2, #4294967295
 8011e68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e6c:	f10a 0a01 	add.w	sl, sl, #1
 8011e70:	9304      	str	r3, [sp, #16]
 8011e72:	9307      	str	r3, [sp, #28]
 8011e74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011e78:	931a      	str	r3, [sp, #104]	@ 0x68
 8011e7a:	4654      	mov	r4, sl
 8011e7c:	2205      	movs	r2, #5
 8011e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e82:	4853      	ldr	r0, [pc, #332]	@ (8011fd0 <_vfiprintf_r+0x21c>)
 8011e84:	f7ee fa2c 	bl	80002e0 <memchr>
 8011e88:	9a04      	ldr	r2, [sp, #16]
 8011e8a:	b9d8      	cbnz	r0, 8011ec4 <_vfiprintf_r+0x110>
 8011e8c:	06d1      	lsls	r1, r2, #27
 8011e8e:	bf44      	itt	mi
 8011e90:	2320      	movmi	r3, #32
 8011e92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011e96:	0713      	lsls	r3, r2, #28
 8011e98:	bf44      	itt	mi
 8011e9a:	232b      	movmi	r3, #43	@ 0x2b
 8011e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8011ea4:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ea6:	d015      	beq.n	8011ed4 <_vfiprintf_r+0x120>
 8011ea8:	9a07      	ldr	r2, [sp, #28]
 8011eaa:	4654      	mov	r4, sl
 8011eac:	2000      	movs	r0, #0
 8011eae:	f04f 0c0a 	mov.w	ip, #10
 8011eb2:	4621      	mov	r1, r4
 8011eb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011eb8:	3b30      	subs	r3, #48	@ 0x30
 8011eba:	2b09      	cmp	r3, #9
 8011ebc:	d94b      	bls.n	8011f56 <_vfiprintf_r+0x1a2>
 8011ebe:	b1b0      	cbz	r0, 8011eee <_vfiprintf_r+0x13a>
 8011ec0:	9207      	str	r2, [sp, #28]
 8011ec2:	e014      	b.n	8011eee <_vfiprintf_r+0x13a>
 8011ec4:	eba0 0308 	sub.w	r3, r0, r8
 8011ec8:	fa09 f303 	lsl.w	r3, r9, r3
 8011ecc:	4313      	orrs	r3, r2
 8011ece:	9304      	str	r3, [sp, #16]
 8011ed0:	46a2      	mov	sl, r4
 8011ed2:	e7d2      	b.n	8011e7a <_vfiprintf_r+0xc6>
 8011ed4:	9b03      	ldr	r3, [sp, #12]
 8011ed6:	1d19      	adds	r1, r3, #4
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	9103      	str	r1, [sp, #12]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	bfbb      	ittet	lt
 8011ee0:	425b      	neglt	r3, r3
 8011ee2:	f042 0202 	orrlt.w	r2, r2, #2
 8011ee6:	9307      	strge	r3, [sp, #28]
 8011ee8:	9307      	strlt	r3, [sp, #28]
 8011eea:	bfb8      	it	lt
 8011eec:	9204      	strlt	r2, [sp, #16]
 8011eee:	7823      	ldrb	r3, [r4, #0]
 8011ef0:	2b2e      	cmp	r3, #46	@ 0x2e
 8011ef2:	d10a      	bne.n	8011f0a <_vfiprintf_r+0x156>
 8011ef4:	7863      	ldrb	r3, [r4, #1]
 8011ef6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ef8:	d132      	bne.n	8011f60 <_vfiprintf_r+0x1ac>
 8011efa:	9b03      	ldr	r3, [sp, #12]
 8011efc:	1d1a      	adds	r2, r3, #4
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	9203      	str	r2, [sp, #12]
 8011f02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011f06:	3402      	adds	r4, #2
 8011f08:	9305      	str	r3, [sp, #20]
 8011f0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011fe0 <_vfiprintf_r+0x22c>
 8011f0e:	7821      	ldrb	r1, [r4, #0]
 8011f10:	2203      	movs	r2, #3
 8011f12:	4650      	mov	r0, sl
 8011f14:	f7ee f9e4 	bl	80002e0 <memchr>
 8011f18:	b138      	cbz	r0, 8011f2a <_vfiprintf_r+0x176>
 8011f1a:	9b04      	ldr	r3, [sp, #16]
 8011f1c:	eba0 000a 	sub.w	r0, r0, sl
 8011f20:	2240      	movs	r2, #64	@ 0x40
 8011f22:	4082      	lsls	r2, r0
 8011f24:	4313      	orrs	r3, r2
 8011f26:	3401      	adds	r4, #1
 8011f28:	9304      	str	r3, [sp, #16]
 8011f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f2e:	4829      	ldr	r0, [pc, #164]	@ (8011fd4 <_vfiprintf_r+0x220>)
 8011f30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011f34:	2206      	movs	r2, #6
 8011f36:	f7ee f9d3 	bl	80002e0 <memchr>
 8011f3a:	2800      	cmp	r0, #0
 8011f3c:	d03f      	beq.n	8011fbe <_vfiprintf_r+0x20a>
 8011f3e:	4b26      	ldr	r3, [pc, #152]	@ (8011fd8 <_vfiprintf_r+0x224>)
 8011f40:	bb1b      	cbnz	r3, 8011f8a <_vfiprintf_r+0x1d6>
 8011f42:	9b03      	ldr	r3, [sp, #12]
 8011f44:	3307      	adds	r3, #7
 8011f46:	f023 0307 	bic.w	r3, r3, #7
 8011f4a:	3308      	adds	r3, #8
 8011f4c:	9303      	str	r3, [sp, #12]
 8011f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f50:	443b      	add	r3, r7
 8011f52:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f54:	e76a      	b.n	8011e2c <_vfiprintf_r+0x78>
 8011f56:	fb0c 3202 	mla	r2, ip, r2, r3
 8011f5a:	460c      	mov	r4, r1
 8011f5c:	2001      	movs	r0, #1
 8011f5e:	e7a8      	b.n	8011eb2 <_vfiprintf_r+0xfe>
 8011f60:	2300      	movs	r3, #0
 8011f62:	3401      	adds	r4, #1
 8011f64:	9305      	str	r3, [sp, #20]
 8011f66:	4619      	mov	r1, r3
 8011f68:	f04f 0c0a 	mov.w	ip, #10
 8011f6c:	4620      	mov	r0, r4
 8011f6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f72:	3a30      	subs	r2, #48	@ 0x30
 8011f74:	2a09      	cmp	r2, #9
 8011f76:	d903      	bls.n	8011f80 <_vfiprintf_r+0x1cc>
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d0c6      	beq.n	8011f0a <_vfiprintf_r+0x156>
 8011f7c:	9105      	str	r1, [sp, #20]
 8011f7e:	e7c4      	b.n	8011f0a <_vfiprintf_r+0x156>
 8011f80:	fb0c 2101 	mla	r1, ip, r1, r2
 8011f84:	4604      	mov	r4, r0
 8011f86:	2301      	movs	r3, #1
 8011f88:	e7f0      	b.n	8011f6c <_vfiprintf_r+0x1b8>
 8011f8a:	ab03      	add	r3, sp, #12
 8011f8c:	9300      	str	r3, [sp, #0]
 8011f8e:	462a      	mov	r2, r5
 8011f90:	4b12      	ldr	r3, [pc, #72]	@ (8011fdc <_vfiprintf_r+0x228>)
 8011f92:	a904      	add	r1, sp, #16
 8011f94:	4630      	mov	r0, r6
 8011f96:	f7fd fc57 	bl	800f848 <_printf_float>
 8011f9a:	4607      	mov	r7, r0
 8011f9c:	1c78      	adds	r0, r7, #1
 8011f9e:	d1d6      	bne.n	8011f4e <_vfiprintf_r+0x19a>
 8011fa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011fa2:	07d9      	lsls	r1, r3, #31
 8011fa4:	d405      	bmi.n	8011fb2 <_vfiprintf_r+0x1fe>
 8011fa6:	89ab      	ldrh	r3, [r5, #12]
 8011fa8:	059a      	lsls	r2, r3, #22
 8011faa:	d402      	bmi.n	8011fb2 <_vfiprintf_r+0x1fe>
 8011fac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011fae:	f7fe f997 	bl	80102e0 <__retarget_lock_release_recursive>
 8011fb2:	89ab      	ldrh	r3, [r5, #12]
 8011fb4:	065b      	lsls	r3, r3, #25
 8011fb6:	f53f af1f 	bmi.w	8011df8 <_vfiprintf_r+0x44>
 8011fba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011fbc:	e71e      	b.n	8011dfc <_vfiprintf_r+0x48>
 8011fbe:	ab03      	add	r3, sp, #12
 8011fc0:	9300      	str	r3, [sp, #0]
 8011fc2:	462a      	mov	r2, r5
 8011fc4:	4b05      	ldr	r3, [pc, #20]	@ (8011fdc <_vfiprintf_r+0x228>)
 8011fc6:	a904      	add	r1, sp, #16
 8011fc8:	4630      	mov	r0, r6
 8011fca:	f7fd fec5 	bl	800fd58 <_printf_i>
 8011fce:	e7e4      	b.n	8011f9a <_vfiprintf_r+0x1e6>
 8011fd0:	080126d8 	.word	0x080126d8
 8011fd4:	080126e2 	.word	0x080126e2
 8011fd8:	0800f849 	.word	0x0800f849
 8011fdc:	08011d91 	.word	0x08011d91
 8011fe0:	080126de 	.word	0x080126de

08011fe4 <__swbuf_r>:
 8011fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fe6:	460e      	mov	r6, r1
 8011fe8:	4614      	mov	r4, r2
 8011fea:	4605      	mov	r5, r0
 8011fec:	b118      	cbz	r0, 8011ff6 <__swbuf_r+0x12>
 8011fee:	6a03      	ldr	r3, [r0, #32]
 8011ff0:	b90b      	cbnz	r3, 8011ff6 <__swbuf_r+0x12>
 8011ff2:	f7fe f85d 	bl	80100b0 <__sinit>
 8011ff6:	69a3      	ldr	r3, [r4, #24]
 8011ff8:	60a3      	str	r3, [r4, #8]
 8011ffa:	89a3      	ldrh	r3, [r4, #12]
 8011ffc:	071a      	lsls	r2, r3, #28
 8011ffe:	d501      	bpl.n	8012004 <__swbuf_r+0x20>
 8012000:	6923      	ldr	r3, [r4, #16]
 8012002:	b943      	cbnz	r3, 8012016 <__swbuf_r+0x32>
 8012004:	4621      	mov	r1, r4
 8012006:	4628      	mov	r0, r5
 8012008:	f000 f82a 	bl	8012060 <__swsetup_r>
 801200c:	b118      	cbz	r0, 8012016 <__swbuf_r+0x32>
 801200e:	f04f 37ff 	mov.w	r7, #4294967295
 8012012:	4638      	mov	r0, r7
 8012014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012016:	6823      	ldr	r3, [r4, #0]
 8012018:	6922      	ldr	r2, [r4, #16]
 801201a:	1a98      	subs	r0, r3, r2
 801201c:	6963      	ldr	r3, [r4, #20]
 801201e:	b2f6      	uxtb	r6, r6
 8012020:	4283      	cmp	r3, r0
 8012022:	4637      	mov	r7, r6
 8012024:	dc05      	bgt.n	8012032 <__swbuf_r+0x4e>
 8012026:	4621      	mov	r1, r4
 8012028:	4628      	mov	r0, r5
 801202a:	f7ff fd99 	bl	8011b60 <_fflush_r>
 801202e:	2800      	cmp	r0, #0
 8012030:	d1ed      	bne.n	801200e <__swbuf_r+0x2a>
 8012032:	68a3      	ldr	r3, [r4, #8]
 8012034:	3b01      	subs	r3, #1
 8012036:	60a3      	str	r3, [r4, #8]
 8012038:	6823      	ldr	r3, [r4, #0]
 801203a:	1c5a      	adds	r2, r3, #1
 801203c:	6022      	str	r2, [r4, #0]
 801203e:	701e      	strb	r6, [r3, #0]
 8012040:	6962      	ldr	r2, [r4, #20]
 8012042:	1c43      	adds	r3, r0, #1
 8012044:	429a      	cmp	r2, r3
 8012046:	d004      	beq.n	8012052 <__swbuf_r+0x6e>
 8012048:	89a3      	ldrh	r3, [r4, #12]
 801204a:	07db      	lsls	r3, r3, #31
 801204c:	d5e1      	bpl.n	8012012 <__swbuf_r+0x2e>
 801204e:	2e0a      	cmp	r6, #10
 8012050:	d1df      	bne.n	8012012 <__swbuf_r+0x2e>
 8012052:	4621      	mov	r1, r4
 8012054:	4628      	mov	r0, r5
 8012056:	f7ff fd83 	bl	8011b60 <_fflush_r>
 801205a:	2800      	cmp	r0, #0
 801205c:	d0d9      	beq.n	8012012 <__swbuf_r+0x2e>
 801205e:	e7d6      	b.n	801200e <__swbuf_r+0x2a>

08012060 <__swsetup_r>:
 8012060:	b538      	push	{r3, r4, r5, lr}
 8012062:	4b29      	ldr	r3, [pc, #164]	@ (8012108 <__swsetup_r+0xa8>)
 8012064:	4605      	mov	r5, r0
 8012066:	6818      	ldr	r0, [r3, #0]
 8012068:	460c      	mov	r4, r1
 801206a:	b118      	cbz	r0, 8012074 <__swsetup_r+0x14>
 801206c:	6a03      	ldr	r3, [r0, #32]
 801206e:	b90b      	cbnz	r3, 8012074 <__swsetup_r+0x14>
 8012070:	f7fe f81e 	bl	80100b0 <__sinit>
 8012074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012078:	0719      	lsls	r1, r3, #28
 801207a:	d422      	bmi.n	80120c2 <__swsetup_r+0x62>
 801207c:	06da      	lsls	r2, r3, #27
 801207e:	d407      	bmi.n	8012090 <__swsetup_r+0x30>
 8012080:	2209      	movs	r2, #9
 8012082:	602a      	str	r2, [r5, #0]
 8012084:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012088:	81a3      	strh	r3, [r4, #12]
 801208a:	f04f 30ff 	mov.w	r0, #4294967295
 801208e:	e033      	b.n	80120f8 <__swsetup_r+0x98>
 8012090:	0758      	lsls	r0, r3, #29
 8012092:	d512      	bpl.n	80120ba <__swsetup_r+0x5a>
 8012094:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012096:	b141      	cbz	r1, 80120aa <__swsetup_r+0x4a>
 8012098:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801209c:	4299      	cmp	r1, r3
 801209e:	d002      	beq.n	80120a6 <__swsetup_r+0x46>
 80120a0:	4628      	mov	r0, r5
 80120a2:	f7fe feff 	bl	8010ea4 <_free_r>
 80120a6:	2300      	movs	r3, #0
 80120a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80120aa:	89a3      	ldrh	r3, [r4, #12]
 80120ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80120b0:	81a3      	strh	r3, [r4, #12]
 80120b2:	2300      	movs	r3, #0
 80120b4:	6063      	str	r3, [r4, #4]
 80120b6:	6923      	ldr	r3, [r4, #16]
 80120b8:	6023      	str	r3, [r4, #0]
 80120ba:	89a3      	ldrh	r3, [r4, #12]
 80120bc:	f043 0308 	orr.w	r3, r3, #8
 80120c0:	81a3      	strh	r3, [r4, #12]
 80120c2:	6923      	ldr	r3, [r4, #16]
 80120c4:	b94b      	cbnz	r3, 80120da <__swsetup_r+0x7a>
 80120c6:	89a3      	ldrh	r3, [r4, #12]
 80120c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80120cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80120d0:	d003      	beq.n	80120da <__swsetup_r+0x7a>
 80120d2:	4621      	mov	r1, r4
 80120d4:	4628      	mov	r0, r5
 80120d6:	f000 f883 	bl	80121e0 <__smakebuf_r>
 80120da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120de:	f013 0201 	ands.w	r2, r3, #1
 80120e2:	d00a      	beq.n	80120fa <__swsetup_r+0x9a>
 80120e4:	2200      	movs	r2, #0
 80120e6:	60a2      	str	r2, [r4, #8]
 80120e8:	6962      	ldr	r2, [r4, #20]
 80120ea:	4252      	negs	r2, r2
 80120ec:	61a2      	str	r2, [r4, #24]
 80120ee:	6922      	ldr	r2, [r4, #16]
 80120f0:	b942      	cbnz	r2, 8012104 <__swsetup_r+0xa4>
 80120f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80120f6:	d1c5      	bne.n	8012084 <__swsetup_r+0x24>
 80120f8:	bd38      	pop	{r3, r4, r5, pc}
 80120fa:	0799      	lsls	r1, r3, #30
 80120fc:	bf58      	it	pl
 80120fe:	6962      	ldrpl	r2, [r4, #20]
 8012100:	60a2      	str	r2, [r4, #8]
 8012102:	e7f4      	b.n	80120ee <__swsetup_r+0x8e>
 8012104:	2000      	movs	r0, #0
 8012106:	e7f7      	b.n	80120f8 <__swsetup_r+0x98>
 8012108:	24000140 	.word	0x24000140

0801210c <_raise_r>:
 801210c:	291f      	cmp	r1, #31
 801210e:	b538      	push	{r3, r4, r5, lr}
 8012110:	4605      	mov	r5, r0
 8012112:	460c      	mov	r4, r1
 8012114:	d904      	bls.n	8012120 <_raise_r+0x14>
 8012116:	2316      	movs	r3, #22
 8012118:	6003      	str	r3, [r0, #0]
 801211a:	f04f 30ff 	mov.w	r0, #4294967295
 801211e:	bd38      	pop	{r3, r4, r5, pc}
 8012120:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012122:	b112      	cbz	r2, 801212a <_raise_r+0x1e>
 8012124:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012128:	b94b      	cbnz	r3, 801213e <_raise_r+0x32>
 801212a:	4628      	mov	r0, r5
 801212c:	f000 f830 	bl	8012190 <_getpid_r>
 8012130:	4622      	mov	r2, r4
 8012132:	4601      	mov	r1, r0
 8012134:	4628      	mov	r0, r5
 8012136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801213a:	f000 b817 	b.w	801216c <_kill_r>
 801213e:	2b01      	cmp	r3, #1
 8012140:	d00a      	beq.n	8012158 <_raise_r+0x4c>
 8012142:	1c59      	adds	r1, r3, #1
 8012144:	d103      	bne.n	801214e <_raise_r+0x42>
 8012146:	2316      	movs	r3, #22
 8012148:	6003      	str	r3, [r0, #0]
 801214a:	2001      	movs	r0, #1
 801214c:	e7e7      	b.n	801211e <_raise_r+0x12>
 801214e:	2100      	movs	r1, #0
 8012150:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012154:	4620      	mov	r0, r4
 8012156:	4798      	blx	r3
 8012158:	2000      	movs	r0, #0
 801215a:	e7e0      	b.n	801211e <_raise_r+0x12>

0801215c <raise>:
 801215c:	4b02      	ldr	r3, [pc, #8]	@ (8012168 <raise+0xc>)
 801215e:	4601      	mov	r1, r0
 8012160:	6818      	ldr	r0, [r3, #0]
 8012162:	f7ff bfd3 	b.w	801210c <_raise_r>
 8012166:	bf00      	nop
 8012168:	24000140 	.word	0x24000140

0801216c <_kill_r>:
 801216c:	b538      	push	{r3, r4, r5, lr}
 801216e:	4d07      	ldr	r5, [pc, #28]	@ (801218c <_kill_r+0x20>)
 8012170:	2300      	movs	r3, #0
 8012172:	4604      	mov	r4, r0
 8012174:	4608      	mov	r0, r1
 8012176:	4611      	mov	r1, r2
 8012178:	602b      	str	r3, [r5, #0]
 801217a:	f7ef f9ab 	bl	80014d4 <_kill>
 801217e:	1c43      	adds	r3, r0, #1
 8012180:	d102      	bne.n	8012188 <_kill_r+0x1c>
 8012182:	682b      	ldr	r3, [r5, #0]
 8012184:	b103      	cbz	r3, 8012188 <_kill_r+0x1c>
 8012186:	6023      	str	r3, [r4, #0]
 8012188:	bd38      	pop	{r3, r4, r5, pc}
 801218a:	bf00      	nop
 801218c:	2400258c 	.word	0x2400258c

08012190 <_getpid_r>:
 8012190:	f7ef b998 	b.w	80014c4 <_getpid>

08012194 <__swhatbuf_r>:
 8012194:	b570      	push	{r4, r5, r6, lr}
 8012196:	460c      	mov	r4, r1
 8012198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801219c:	2900      	cmp	r1, #0
 801219e:	b096      	sub	sp, #88	@ 0x58
 80121a0:	4615      	mov	r5, r2
 80121a2:	461e      	mov	r6, r3
 80121a4:	da0d      	bge.n	80121c2 <__swhatbuf_r+0x2e>
 80121a6:	89a3      	ldrh	r3, [r4, #12]
 80121a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80121ac:	f04f 0100 	mov.w	r1, #0
 80121b0:	bf14      	ite	ne
 80121b2:	2340      	movne	r3, #64	@ 0x40
 80121b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80121b8:	2000      	movs	r0, #0
 80121ba:	6031      	str	r1, [r6, #0]
 80121bc:	602b      	str	r3, [r5, #0]
 80121be:	b016      	add	sp, #88	@ 0x58
 80121c0:	bd70      	pop	{r4, r5, r6, pc}
 80121c2:	466a      	mov	r2, sp
 80121c4:	f000 f848 	bl	8012258 <_fstat_r>
 80121c8:	2800      	cmp	r0, #0
 80121ca:	dbec      	blt.n	80121a6 <__swhatbuf_r+0x12>
 80121cc:	9901      	ldr	r1, [sp, #4]
 80121ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80121d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80121d6:	4259      	negs	r1, r3
 80121d8:	4159      	adcs	r1, r3
 80121da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80121de:	e7eb      	b.n	80121b8 <__swhatbuf_r+0x24>

080121e0 <__smakebuf_r>:
 80121e0:	898b      	ldrh	r3, [r1, #12]
 80121e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80121e4:	079d      	lsls	r5, r3, #30
 80121e6:	4606      	mov	r6, r0
 80121e8:	460c      	mov	r4, r1
 80121ea:	d507      	bpl.n	80121fc <__smakebuf_r+0x1c>
 80121ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80121f0:	6023      	str	r3, [r4, #0]
 80121f2:	6123      	str	r3, [r4, #16]
 80121f4:	2301      	movs	r3, #1
 80121f6:	6163      	str	r3, [r4, #20]
 80121f8:	b003      	add	sp, #12
 80121fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80121fc:	ab01      	add	r3, sp, #4
 80121fe:	466a      	mov	r2, sp
 8012200:	f7ff ffc8 	bl	8012194 <__swhatbuf_r>
 8012204:	9f00      	ldr	r7, [sp, #0]
 8012206:	4605      	mov	r5, r0
 8012208:	4639      	mov	r1, r7
 801220a:	4630      	mov	r0, r6
 801220c:	f7fe febe 	bl	8010f8c <_malloc_r>
 8012210:	b948      	cbnz	r0, 8012226 <__smakebuf_r+0x46>
 8012212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012216:	059a      	lsls	r2, r3, #22
 8012218:	d4ee      	bmi.n	80121f8 <__smakebuf_r+0x18>
 801221a:	f023 0303 	bic.w	r3, r3, #3
 801221e:	f043 0302 	orr.w	r3, r3, #2
 8012222:	81a3      	strh	r3, [r4, #12]
 8012224:	e7e2      	b.n	80121ec <__smakebuf_r+0xc>
 8012226:	89a3      	ldrh	r3, [r4, #12]
 8012228:	6020      	str	r0, [r4, #0]
 801222a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801222e:	81a3      	strh	r3, [r4, #12]
 8012230:	9b01      	ldr	r3, [sp, #4]
 8012232:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012236:	b15b      	cbz	r3, 8012250 <__smakebuf_r+0x70>
 8012238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801223c:	4630      	mov	r0, r6
 801223e:	f000 f81d 	bl	801227c <_isatty_r>
 8012242:	b128      	cbz	r0, 8012250 <__smakebuf_r+0x70>
 8012244:	89a3      	ldrh	r3, [r4, #12]
 8012246:	f023 0303 	bic.w	r3, r3, #3
 801224a:	f043 0301 	orr.w	r3, r3, #1
 801224e:	81a3      	strh	r3, [r4, #12]
 8012250:	89a3      	ldrh	r3, [r4, #12]
 8012252:	431d      	orrs	r5, r3
 8012254:	81a5      	strh	r5, [r4, #12]
 8012256:	e7cf      	b.n	80121f8 <__smakebuf_r+0x18>

08012258 <_fstat_r>:
 8012258:	b538      	push	{r3, r4, r5, lr}
 801225a:	4d07      	ldr	r5, [pc, #28]	@ (8012278 <_fstat_r+0x20>)
 801225c:	2300      	movs	r3, #0
 801225e:	4604      	mov	r4, r0
 8012260:	4608      	mov	r0, r1
 8012262:	4611      	mov	r1, r2
 8012264:	602b      	str	r3, [r5, #0]
 8012266:	f7ef f995 	bl	8001594 <_fstat>
 801226a:	1c43      	adds	r3, r0, #1
 801226c:	d102      	bne.n	8012274 <_fstat_r+0x1c>
 801226e:	682b      	ldr	r3, [r5, #0]
 8012270:	b103      	cbz	r3, 8012274 <_fstat_r+0x1c>
 8012272:	6023      	str	r3, [r4, #0]
 8012274:	bd38      	pop	{r3, r4, r5, pc}
 8012276:	bf00      	nop
 8012278:	2400258c 	.word	0x2400258c

0801227c <_isatty_r>:
 801227c:	b538      	push	{r3, r4, r5, lr}
 801227e:	4d06      	ldr	r5, [pc, #24]	@ (8012298 <_isatty_r+0x1c>)
 8012280:	2300      	movs	r3, #0
 8012282:	4604      	mov	r4, r0
 8012284:	4608      	mov	r0, r1
 8012286:	602b      	str	r3, [r5, #0]
 8012288:	f7ef f994 	bl	80015b4 <_isatty>
 801228c:	1c43      	adds	r3, r0, #1
 801228e:	d102      	bne.n	8012296 <_isatty_r+0x1a>
 8012290:	682b      	ldr	r3, [r5, #0]
 8012292:	b103      	cbz	r3, 8012296 <_isatty_r+0x1a>
 8012294:	6023      	str	r3, [r4, #0]
 8012296:	bd38      	pop	{r3, r4, r5, pc}
 8012298:	2400258c 	.word	0x2400258c

0801229c <lrintf>:
 801229c:	ee10 3a10 	vmov	r3, s0
 80122a0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80122a4:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 80122a8:	281e      	cmp	r0, #30
 80122aa:	b082      	sub	sp, #8
 80122ac:	dc2f      	bgt.n	801230e <lrintf+0x72>
 80122ae:	1c41      	adds	r1, r0, #1
 80122b0:	da02      	bge.n	80122b8 <lrintf+0x1c>
 80122b2:	2000      	movs	r0, #0
 80122b4:	b002      	add	sp, #8
 80122b6:	4770      	bx	lr
 80122b8:	2816      	cmp	r0, #22
 80122ba:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 80122be:	dd0a      	ble.n	80122d6 <lrintf+0x3a>
 80122c0:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80122c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80122c8:	3a96      	subs	r2, #150	@ 0x96
 80122ca:	fa03 f002 	lsl.w	r0, r3, r2
 80122ce:	2900      	cmp	r1, #0
 80122d0:	d0f0      	beq.n	80122b4 <lrintf+0x18>
 80122d2:	4240      	negs	r0, r0
 80122d4:	e7ee      	b.n	80122b4 <lrintf+0x18>
 80122d6:	4b10      	ldr	r3, [pc, #64]	@ (8012318 <lrintf+0x7c>)
 80122d8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80122dc:	ed93 7a00 	vldr	s14, [r3]
 80122e0:	ee37 0a00 	vadd.f32	s0, s14, s0
 80122e4:	ed8d 0a01 	vstr	s0, [sp, #4]
 80122e8:	eddd 7a01 	vldr	s15, [sp, #4]
 80122ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80122f0:	ee17 3a90 	vmov	r3, s15
 80122f4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80122f8:	d0db      	beq.n	80122b2 <lrintf+0x16>
 80122fa:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80122fe:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8012302:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8012306:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 801230a:	40d8      	lsrs	r0, r3
 801230c:	e7df      	b.n	80122ce <lrintf+0x32>
 801230e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012312:	ee17 0a90 	vmov	r0, s15
 8012316:	e7cd      	b.n	80122b4 <lrintf+0x18>
 8012318:	08012830 	.word	0x08012830
 801231c:	00000000 	.word	0x00000000

08012320 <floor>:
 8012320:	ee10 3a90 	vmov	r3, s1
 8012324:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8012328:	ee10 2a10 	vmov	r2, s0
 801232c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8012330:	2913      	cmp	r1, #19
 8012332:	b530      	push	{r4, r5, lr}
 8012334:	4615      	mov	r5, r2
 8012336:	dc33      	bgt.n	80123a0 <floor+0x80>
 8012338:	2900      	cmp	r1, #0
 801233a:	da18      	bge.n	801236e <floor+0x4e>
 801233c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 8012400 <floor+0xe0>
 8012340:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012344:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801234c:	dd0a      	ble.n	8012364 <floor+0x44>
 801234e:	2b00      	cmp	r3, #0
 8012350:	da50      	bge.n	80123f4 <floor+0xd4>
 8012352:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012356:	4313      	orrs	r3, r2
 8012358:	2200      	movs	r2, #0
 801235a:	4293      	cmp	r3, r2
 801235c:	4b2a      	ldr	r3, [pc, #168]	@ (8012408 <floor+0xe8>)
 801235e:	bf08      	it	eq
 8012360:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8012364:	4619      	mov	r1, r3
 8012366:	4610      	mov	r0, r2
 8012368:	ec41 0b10 	vmov	d0, r0, r1
 801236c:	e01f      	b.n	80123ae <floor+0x8e>
 801236e:	4827      	ldr	r0, [pc, #156]	@ (801240c <floor+0xec>)
 8012370:	4108      	asrs	r0, r1
 8012372:	ea03 0400 	and.w	r4, r3, r0
 8012376:	4314      	orrs	r4, r2
 8012378:	d019      	beq.n	80123ae <floor+0x8e>
 801237a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012400 <floor+0xe0>
 801237e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012382:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801238a:	ddeb      	ble.n	8012364 <floor+0x44>
 801238c:	2b00      	cmp	r3, #0
 801238e:	bfbe      	ittt	lt
 8012390:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8012394:	410a      	asrlt	r2, r1
 8012396:	189b      	addlt	r3, r3, r2
 8012398:	ea23 0300 	bic.w	r3, r3, r0
 801239c:	2200      	movs	r2, #0
 801239e:	e7e1      	b.n	8012364 <floor+0x44>
 80123a0:	2933      	cmp	r1, #51	@ 0x33
 80123a2:	dd05      	ble.n	80123b0 <floor+0x90>
 80123a4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80123a8:	d101      	bne.n	80123ae <floor+0x8e>
 80123aa:	ee30 0b00 	vadd.f64	d0, d0, d0
 80123ae:	bd30      	pop	{r4, r5, pc}
 80123b0:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 80123b4:	f04f 30ff 	mov.w	r0, #4294967295
 80123b8:	40e0      	lsrs	r0, r4
 80123ba:	4210      	tst	r0, r2
 80123bc:	d0f7      	beq.n	80123ae <floor+0x8e>
 80123be:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8012400 <floor+0xe0>
 80123c2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80123c6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80123ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123ce:	ddc9      	ble.n	8012364 <floor+0x44>
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	da02      	bge.n	80123da <floor+0xba>
 80123d4:	2914      	cmp	r1, #20
 80123d6:	d103      	bne.n	80123e0 <floor+0xc0>
 80123d8:	3301      	adds	r3, #1
 80123da:	ea22 0200 	bic.w	r2, r2, r0
 80123de:	e7c1      	b.n	8012364 <floor+0x44>
 80123e0:	2401      	movs	r4, #1
 80123e2:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 80123e6:	fa04 f101 	lsl.w	r1, r4, r1
 80123ea:	440a      	add	r2, r1
 80123ec:	42aa      	cmp	r2, r5
 80123ee:	bf38      	it	cc
 80123f0:	191b      	addcc	r3, r3, r4
 80123f2:	e7f2      	b.n	80123da <floor+0xba>
 80123f4:	2200      	movs	r2, #0
 80123f6:	4613      	mov	r3, r2
 80123f8:	e7b4      	b.n	8012364 <floor+0x44>
 80123fa:	bf00      	nop
 80123fc:	f3af 8000 	nop.w
 8012400:	8800759c 	.word	0x8800759c
 8012404:	7e37e43c 	.word	0x7e37e43c
 8012408:	bff00000 	.word	0xbff00000
 801240c:	000fffff 	.word	0x000fffff

08012410 <_init>:
 8012410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012412:	bf00      	nop
 8012414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012416:	bc08      	pop	{r3}
 8012418:	469e      	mov	lr, r3
 801241a:	4770      	bx	lr

0801241c <_fini>:
 801241c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801241e:	bf00      	nop
 8012420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012422:	bc08      	pop	{r3}
 8012424:	469e      	mov	lr, r3
 8012426:	4770      	bx	lr
