// Seed: 1223486017
module module_0;
  wire id_1;
endmodule : SymbolIdentifier
module module_1;
  wire id_1;
  logic [7:0] id_2, id_3, id_4;
  assign id_4[1] = "" || 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    output uwire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    output wand id_9,
    input supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14,
    output wire id_15
    , id_20,
    input uwire id_16,
    input tri0 id_17,
    input wand id_18
);
  wire id_21;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
