0.7
2020.2
Oct 19 2021
03:16:22
E:/MTP2/neuralNetwork-master/Tut-8/NN-FPGA/NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl/include.v,1650659084,verilog,,,,,,,,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/NN-FPGA/NN-FPGA.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Layer_1.v,1650793478,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Layer_2.v,,Layer_1,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Layer_2.v,1650793478,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Layer_3.v,,Layer_2,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Layer_3.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Layer_4.v,,Layer_3,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Layer_4.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Sig_ROM.v,,Layer_4,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Sig_ROM.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Weight_Memory.v,,Sig_ROM,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/Weight_Memory.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/axi_lite_wrapper.v,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/include.v;E:/MTP2/neuralNetwork-master/Tut-8/NN-FPGA/NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl/include.v,Weight_Memory,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/axi_lite_wrapper.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/maxFinder.v,,axi_lite_wrapper,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/include.v,1650658345,verilog,,,,,,,,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/maxFinder.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/neuron.v,,maxFinder,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/neuron.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/relu.v,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/include.v;E:/MTP2/neuralNetwork-master/Tut-8/NN-FPGA/NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl/include.v,neuron,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/relu.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/zynet.v,,ReLU,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/zynet.v,1650658345,verilog,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/tb/top_sim.v,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/include.v;E:/MTP2/neuralNetwork-master/Tut-8/NN-FPGA/NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl/include.v,zyNet,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/tb/top_sim.v,1650658345,verilog,,,E:/MTP2/neuralNetwork-master/Tut-8/src/fpga/rtl/include.v;E:/MTP2/neuralNetwork-master/Tut-8/NN-FPGA/NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl/include.v,top_sim,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;smartconnect_v1_0;xilinx_vip,../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/1225/rtl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/3007/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/66be/hdl/verilog;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/ec67/hdl;../../../../NN-FPGA.gen/sources_1/bd/myBlock/ipshared/f0b6/hdl/verilog;E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
