// Seed: 934180605
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  assign id_2 = id_6 == id_1;
  logic [1 : 1 'b0] id_7 = id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd24,
    parameter id_5 = 32'd90
) (
    output tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input tri _id_3,
    input tri1 id_4,
    input tri _id_5,
    input supply1 id_6
);
  wire [-1 'b0 : id_5] id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_1,
      id_0
  );
  wire [id_3 : 1] id_9;
endmodule
