<!-- index.html - Personal Portfolio for Dulaj Peiris -->
<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Dulaj Peiris | Portfolio</title>
    <link rel="stylesheet" href="style.css" />
    <!-- Google Fonts -->
    <link
      href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600&family=Poppins:wght@600;700&display=swap"
      rel="stylesheet"
    />
  </head>
  <body>
    <!-- ===== Header ==== -->
    <header>
      <nav>
        <div class="logo">Portfolio</div>
        <ul id="nav-links">
          <li><a href="#home">Home</a></li>
          <li><a href="#about">About</a></li>
          <li><a href="#projects">Projects</a></li>
          <li><a href="#contact">Contact</a></li>
        </ul>
        <div class="hamburger" onclick="toggleMenu()">
          <div class="line1"></div>
          <div class="line2"></div>
          <div class="line3"></div>
        </div>
      </nav>
    </header>

    <!-- ===== Hero ==== -->
    <section class="hero" id="home">
      <h1>Dulaj Peiris</h1>
      <p>Electronics &amp; Telecom Graduate</p>
      <a href="#projects" class="btn">View My Work</a>
    </section>

    <!-- ===== About ==== -->
    <section id="about">
      <img src="1000101228.jpg" alt="Profile picture" />
      <div class="text">
        <h2>About Me</h2>
        <p>
          Hello! I'm Dulaj, an Electronic &amp; Telecommunication Engineering
          graduate with a passion for IoT systems, firmware development, and
          VLSI design. I love building smart devices that solve real‑world
          problems.
        </p>
        <p>
          My interests include embedded systems, FPGA/ASIC design, and
          developing assistive technology such as my ongoing smart wearable for
          the deaf.
        </p>
        <p>
          Outside work, you'll find me exploring new tech trends or sharing
          knowledge on my YouTube channel.
        </p>
      </div>
    </section>

    <!-- ===== Projects ==== -->
    <section id="projects">
      <h2>Projects</h2>
      <div class="projects-grid">
        <!-- Project 1 -->
        <div class="project-card">
          <img src="Picture1.png" alt="Smartwatch project" />
          <div class="content">
            <h3>Smart Wearable for Deaf Individuals</h3>
            <p>
              An ESP32-based device providing real-time visual &amp; haptic
              notifications of public announcements, with indoor localization.
            </p>
            <div class="tags">ESP32 • MQTT • Node-RED • WLS Trilateration</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/Assistive-Device-for-deaf"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>

        <!-- Project 2 -->
        <div class="project-card">
          <img src="vlsi.jpg" alt="ASIC Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance ASIC using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/forklift"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>

        <!-- Project 3 -->
            <div class="project-card">
          <img src="vlsi.jpg" alt="ASIC Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance ASIC using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/forklift"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>
        <!--<div class="project-card">
          <img src="solar.jpg" alt="Solar analysis" />
          <div class="content">
            <h3>5 kW Solar System Sizing Tool</h3>
            <p>
              A MATLAB/Simulink model and dashboard to help homeowners evaluate
              PV installations based on consumption.
            </p>
            <div class="tags">Simulink • MATLAB • Renewables</div>
          </div>
        </div>
        -->

        <!-- Project 4  -->
            <div class="project-card">
          <img src="vlsi.jpg" alt="ASIC Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance ASIC using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/forklift"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>
        <!--<div class="project-card">
          <img src="vlsi.jpg" alt="FPGA Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance FPGA using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
        </div>
        -->

        <!-- Project 5  -->
            <div class="project-card">
          <img src="vlsi.jpg" alt="ASIC Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance ASIC using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/forklift"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>
        <!--<div class="project-card">
          <img src="vlsi.jpg" alt="FPGA Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance FPGA using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
        </div>
        -->

        <!-- Project 6  -->
            <div class="project-card">
          <img src="vlsi.jpg" alt="ASIC Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance ASIC using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/forklift"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>
        <!--<div class="project-card">
          <img src="vlsi.jpg" alt="FPGA Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance FPGA using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
        </div>
        -->

        <!-- Project 7  -->
            <div class="project-card">
          <img src="vlsi.jpg" alt="ASIC Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance ASIC using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/forklift"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>
        <!--<div class="project-card">
          <img src="vlsi.jpg" alt="FPGA Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance FPGA using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
        </div>
        -->

        <!-- Project 8  -->
            <div class="project-card">
          <img src="vlsi.jpg" alt="ASIC Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance ASIC using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
          <div class="card-github-overlay">
            <a
              href="https://github.com/dulaj-chamasha/forklift"
              target="_blank"
              aria-label="Open GitHub repo"
              class="card-github-icon"
            >
              <!-- GitHub SVG icon -->
              <svg width="48" height="48" viewBox="0 0 24 24" fill="white">
                <path
                  d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
                />
              </svg>
            </a>
          </div>
        </div>
        <!--<div class="project-card">
          <img src="vlsi.jpg" alt="FPGA Design" />
          <div class="content">
            <h3>Matrix‑Vector Multiplier ASIC</h3>
            <p>
              Designed and simulated a high‑performance FPGA using Synopsys
              tools for VLSI workflows.
            </p>
            <div class="tags">SystemVerilog • Synopsys • VLSI</div>
          </div>
        </div>
        -->
      </div>
        
    </section>


    <!-- ===== Contact ==== -->
    <section id="contact">
      <h2>Contact</h2>
      <p>
        Interested in collaborating or just want to say hi? Reach me at
        <a href="mailto:dulajclk@gmail.com">dulajclk@gmail.com</a> or find me
        on:
      </p>
      <div class="socials">
        <a
          href="https://github.com/dulaj-chamasha"
          target="_blank"
          aria-label="GitHub"
        >
          <!-- GitHub Icon -->
          <svg width="24" height="24" viewBox="0 0 24 24" fill="currentColor">
            <path
              d="M12 .5C5.73.5.5 5.73.5 12a11.5 11.5 0 008.01 10.94c.59.1.8-.26.8-.58v-2.02c-3.26.71-3.95-1.57-3.95-1.57-.54-1.36-1.33-1.72-1.33-1.72-1.09-.75.08-.74.08-.74 1.2.08 1.83 1.23 1.83 1.23 1.07 1.82 2.8 1.29 3.48.98.11-.78.42-1.29.76-1.58-2.6-.3-5.33-1.3-5.33-5.79 0-1.28.46-2.33 1.22-3.15-.12-.3-.53-1.52.11-3.17 0 0 .99-.32 3.25 1.2a11.27 11.27 0 015.92 0c2.26-1.52 3.25-1.2 3.25-1.2.64 1.65.23 2.87.11 3.17.76.82 1.22 1.87 1.22 3.15 0 4.5-2.74 5.49-5.35 5.78.43.37.81 1.1.81 2.22v3.29c0 .32.21.68.81.57A11.5 11.5 0 0023.5 12C23.5 5.73 18.27.5 12 .5z"
            />
          </svg>
        </a>
        <a
          href="https://www.linkedin.com/in/dulaj-chamasha-a2a9a3224/"
          target="_blank"
          aria-label="LinkedIn"
        >
          <!-- LinkedIn Icon -->
          <svg width="24" height="24" viewBox="0 0 24 24" fill="currentColor">
            <path
              d="M20.45 20.45h-3.55v-5.4c0-1.28-.02-2.92-1.78-2.92-1.78 0-2.05 1.39-2.05 2.83v5.49H9.52V9h3.41v1.56h.05c.48-.9 1.65-1.85 3.4-1.85 3.63 0 4.3 2.4 4.3 5.51v6.23zM5.34 7.43a2.06 2.06 0 110-4.12 2.06 2.06 0 010 4.12zm1.78 13.02H3.56V9h3.56v11.45zM22.23 0H1.77A1.77 1.77 0 000 1.77v20.46A1.77 1.77 0 001.77 24h20.46A1.77 1.77 0 0024 22.23V1.77A1.77 1.77 0 0022.23 0z"
            />
          </svg>
        </a>
      </div>
    </section>

    <!-- ===== Footer ==== -->
    <footer>
      &copy; <span id="year"></span> Dulaj Peiris. All rights reserved.
    </footer>

    <script src="script.js"></script>
  </body>
</html>
