INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun  9 17:43:26 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fadd_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 operator/excExpFracX_c1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/fracAdder/X_6_c13_reg[2]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.184ns (46.031%)  route 1.388ns (53.969%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 2.589 - 1.250 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=789, unset)          1.450     1.450    operator/clk
    SLICE_X10Y113        FDRE                                         r  operator/excExpFracX_c1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.282     1.732 r  operator/excExpFracX_c1_reg[4]/Q
                         net (fo=4, routed)           0.597     2.329    operator/excExpFracX_c1[4]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.155     2.484 r  operator/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     2.484    operator/ltOp_carry_i_6_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.719 r  operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    operator/ltOp_carry_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.777 r  operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.777    operator/ltOp_carry__0_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.835 r  operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.835    operator/ltOp_carry__1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.893 r  operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.893    operator/ltOp_carry__2_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     3.072 r  operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.444     3.516    operator/ltOp
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.159     3.675 r  operator/X_6_c13_reg[2]_srl12_i_1/O
                         net (fo=1, routed)           0.348     4.022    operator/fracAdder/X_6_c1[2]
    SLICE_X10Y117        SRL16E                                       r  operator/fracAdder/X_6_c13_reg[2]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=789, unset)          1.339     2.589    operator/fracAdder/clk
    SLICE_X10Y117        SRL16E                                       r  operator/fracAdder/X_6_c13_reg[2]_srl12/CLK
                         clock pessimism              0.088     2.677    
                         clock uncertainty           -0.035     2.642    
    SLICE_X10Y117        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.167     2.475    operator/fracAdder/X_6_c13_reg[2]_srl12
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                 -1.548    





Clock Frequency: 800 MHz
Clock Period: 1.25000000000000000000 ns
Worst Negative Slack (WNS): -1.548 ns
