

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
================================================================
* Date:           Thu Oct 30 21:58:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.814 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     200|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      50|     290|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln329_1_fu_430_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln329_fu_439_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln330_1_fu_464_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln330_fu_539_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln331_fu_597_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln333_1_fu_570_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln333_fu_516_p2       |         +|   0|  0|  18|          10|          10|
    |and_ln329_fu_533_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln329_fu_424_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln330_fu_445_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln331_fu_527_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln330_fu_545_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln329_1_fu_451_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln329_fu_499_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln330_1_fu_558_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln330_2_fu_470_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln330_fu_550_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln329_fu_522_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 200|          98|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten67_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_out_feat_load          |   9|          2|    6|         12|
    |i_2_fu_126                              |   9|          2|    5|         10|
    |indvar_flatten53_fu_130                 |   9|          2|   10|         20|
    |indvar_flatten67_fu_138                 |   9|          2|   14|         28|
    |j_fu_122                                |   9|          2|    5|         10|
    |out_feat_fu_134                         |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   72|        144|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_fu_126               |   5|   0|    5|          0|
    |icmp_ln330_reg_651       |   1|   0|    1|          0|
    |indvar_flatten53_fu_130  |  10|   0|   10|          0|
    |indvar_flatten67_fu_138  |  14|   0|   14|          0|
    |j_fu_122                 |   5|   0|    5|          0|
    |out_feat_fu_134          |   6|   0|    6|          0|
    |select_ln329_1_reg_658   |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  50|   0|   50|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|layer2_output_tile_address0     |  out|   10|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_ce0          |  out|    1|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_we0          |  out|    1|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_d0           |  out|   32|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_1_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_1_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_1_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_1_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_2_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_2_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_2_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_2_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_3_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_3_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_3_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_3_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_4_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_4_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_4_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_4_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_5_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_5_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_5_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_5_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_6_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_6_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_6_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_6_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_7_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_7_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_7_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_7_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_8_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_8_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_8_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_8_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_9_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_9_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_9_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_9_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_10_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_10_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_10_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_10_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_11_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_11_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_11_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_11_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_12_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_12_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_12_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_12_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_13_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_13_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_13_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_13_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_14_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_14_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_14_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_14_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_15_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_15_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_15_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_15_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_16_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_16|         array|
|layer2_output_tile_16_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_16|         array|
|layer2_output_tile_16_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_16|         array|
|layer2_output_tile_16_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_16|         array|
|conv2_biases_local_address0     |  out|    5|   ap_memory|                                                     conv2_biases_local|         array|
|conv2_biases_local_ce0          |  out|    1|   ap_memory|                                                     conv2_biases_local|         array|
|conv2_biases_local_q0           |   in|   32|   ap_memory|                                                     conv2_biases_local|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

