ncverilog(64): 14.10-s021: (c) Copyright 1995-2015 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s021: Started on Dec 17, 2018 at 18:45:52 IST
ncverilog
	+access+rw
	fifo_tb.v
	fifo.v
Recompiling... reason: file './fifo_tb.v' is newer than expected.
	expected: Mon Dec 17 18:44:46 2018
	actual:   Mon Dec 17 18:45:49 2018
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           10      10
		Scalar wires:         5       -
		Vectored wires:       2       -
		Always blocks:        4       4
		Initial blocks:       1       1
		Cont. assignments:    1       1
		Pseudo assignments:   5       5
	Writing initial simulation snapshot: worklib.main:v
Loading snapshot worklib.main:v .................... Done
ncsim> source /home/cadence/tools/INCISIV/latest/tools/inca/files/ncsimrc
ncsim> run
time                   10: reset 0, push 0, pop 0, in 01, out 00, full 0
time                   20: reset 0, push 0, pop 1, in 01, out 00, full 0
time                   30: reset 0, push 1, pop 1, in 11, out 00, full 0
time                   40: reset 0, push 0, pop 0, in 01, out 11, full 0
time                   50: reset 0, push 0, pop 1, in 01, out 11, full 0
time                   60: reset 0, push 1, pop 0, in 11, out 00, full 0
time                   70: reset 0, push 1, pop 1, in 01, out 11, full 0
time                   80: reset 0, push 1, pop 0, in 10, out 01, full 0
time                   90: reset 0, push 1, pop 0, in 00, out 01, full 0
time                  100: reset 0, push 1, pop 0, in 11, out 01, full 0
time                  110: reset 0, push 0, pop 0, in 10, out 01, full 1
time                  120: reset 0, push 1, pop 0, in 10, out 01, full 1
time                  130: reset 0, push 1, pop 1, in 01, out 01, full 1
time                  140: reset 0, push 0, pop 1, in 10, out 10, full 1
time                  150: reset 0, push 0, pop 1, in 10, out 00, full 0
PASSED ALL TESTS
Simulation complete via $finish(1) at time 170 NS + 0
./fifo_tb.v:133     $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s021: Exiting on Dec 17, 2018 at 18:45:53 IST  (total: 00:00:01)
