Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1081
design__instance__area,7163.12
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003164666413795203
power__switching__total,0.0003348778118379414
power__leakage__total,8.498671988377282E-9
power__total,0.0006513529224321246
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25573260899420563
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2559037221227154
timing__hold__ws__corner:nom_tt_025C_1v80,0.3377331288006405
timing__setup__ws__corner:nom_tt_025C_1v80,12.721016600166156
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.337733
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2604762868012575
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2606419320812164
timing__hold__ws__corner:nom_ss_100C_1v60,0.928522895963551
timing__setup__ws__corner:nom_ss_100C_1v60,5.102338251880523
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.928523
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,19.091368
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2544066418428193
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25458191830778915
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12326540137505566
timing__setup__ws__corner:nom_ff_n40C_1v95,15.489638454751583
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.123265
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2537020387803134
clock__skew__worst_setup,0.25384103870692765
timing__hold__ws,0.11992251975336617
timing__setup__ws,4.950774152985851
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119923
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,19.037848
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 146.66 157.38
design__core__bbox,5.52 10.88 140.76 144.16
design__io,55
design__die__area,23081.4
design__core__area,18024.8
design__instance__count__stdcell,1081
design__instance__area__stdcell,7163.12
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.397404
design__instance__utilization__stdcell,0.397404
design__instance__count__class:inverter,60
design__instance__count__class:sequential_cell,36
design__instance__count__class:multi_input_combinational_cell,631
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1381
design__instance__count__class:tap_cell,255
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,53
design__io__hpwl,3210566
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16396.7
design__violations,0
design__instance__count__class:timing_repair_buffer,91
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,841
route__net__special,2
route__drc_errors__iter:1,392
route__wirelength__iter:1,18882
route__drc_errors__iter:2,197
route__wirelength__iter:2,18671
route__drc_errors__iter:3,161
route__wirelength__iter:3,18657
route__drc_errors__iter:4,12
route__wirelength__iter:4,18653
route__drc_errors__iter:5,2
route__wirelength__iter:5,18644
route__drc_errors__iter:6,0
route__wirelength__iter:6,18635
route__drc_errors,0
route__wirelength,18635
route__vias,5881
route__vias__singlecut,5881
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,190.6
timing__unannotated_net__count__corner:nom_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25486014020562886
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25499555966288745
timing__hold__ws__corner:min_tt_025C_1v80,0.33220599433852854
timing__setup__ws__corner:min_tt_025C_1v80,12.795788790721733
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332206
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25903405154032905
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2591648913274815
timing__hold__ws__corner:min_ss_100C_1v60,0.917828339309479
timing__setup__ws__corner:min_ss_100C_1v60,5.216033974601872
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.917828
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,19.141893
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2537020387803134
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25384103870692765
timing__hold__ws__corner:min_ff_n40C_1v95,0.11992251975336617
timing__setup__ws__corner:min_ff_n40C_1v95,15.538681892117626
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.119923
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25651542727100846
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25673114361079397
timing__hold__ws__corner:max_tt_025C_1v80,0.3424057800876832
timing__setup__ws__corner:max_tt_025C_1v80,12.639841531201876
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.342406
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2617212909362833
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2619308455381079
timing__hold__ws__corner:max_ss_100C_1v60,0.9379586262055496
timing__setup__ws__corner:max_ss_100C_1v60,4.950774152985851
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.937959
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,19.037848
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2551177952213557
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2553379802089418
timing__hold__ws__corner:max_ff_n40C_1v95,0.12677725894587208
timing__setup__ws__corner:max_ff_n40C_1v95,15.437710213796764
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.126777
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,3
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79946
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000535041
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000498316
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000108048
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000498316
design_powergrid__voltage__worst,0.000498316
design_powergrid__voltage__worst__net:VPWR,1.79946
design_powergrid__drop__worst,0.000535041
design_powergrid__drop__worst__net:VPWR,0.000535041
design_powergrid__voltage__worst__net:VGND,0.000498316
design_powergrid__drop__worst__net:VGND,0.000498316
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0001179999999999999950837936690817286944366060197353363037109375
ir__drop__worst,0.000534999999999999993789689956003030602005310356616973876953125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
