<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.3.9-DNA/src/ixgbe_dcb_82599.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_3b56ec236485f9dee0c084116c4cc016.html">ixgbe-3.3.9-DNA</a>      </li>
      <li class="navelem"><a class="el" href="dir_ecb77d0badc0ebf1a0c30c7262560bf3.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe_dcb_82599.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;ixgbe_type.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;ixgbe_dcb.h&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;ixgbe_dcb_82599.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00041"></a>00041 s32 ixgbe_dcb_get_tc_stats_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00042"></a>00042                                  <span class="keyword">struct</span> <a class="code" href="structixgbe__hw__stats.html">ixgbe_hw_stats</a> *stats,
<a name="l00043"></a>00043                                  u8 tc_count)
<a name="l00044"></a>00044 {
<a name="l00045"></a>00045     <span class="keywordtype">int</span> tc;
<a name="l00046"></a>00046 
<a name="l00047"></a>00047     <span class="keywordflow">if</span> (tc_count &gt; MAX_TRAFFIC_CLASS)
<a name="l00048"></a>00048         <span class="keywordflow">return</span> DCB_ERR_PARAM;
<a name="l00049"></a>00049     <span class="comment">/* Statistics pertaining to each traffic class */</span>
<a name="l00050"></a>00050     <span class="keywordflow">for</span> (tc = 0; tc &lt; tc_count; tc++) {
<a name="l00051"></a>00051         <span class="comment">/* Transmitted Packets */</span>
<a name="l00052"></a>00052         stats-&gt;qptc[tc] += IXGBE_READ_REG(hw, IXGBE_QPTC(tc));
<a name="l00053"></a>00053         <span class="comment">/* Transmitted Bytes (read low first to prevent missed carry) */</span>
<a name="l00054"></a>00054         stats-&gt;qbtc[tc] += IXGBE_READ_REG(hw, IXGBE_QBTC_L(tc));
<a name="l00055"></a>00055         stats-&gt;qbtc[tc] +=
<a name="l00056"></a>00056             (((u64)(IXGBE_READ_REG(hw, IXGBE_QBTC_H(tc)))) &lt;&lt; 32);
<a name="l00057"></a>00057         <span class="comment">/* Received Packets */</span>
<a name="l00058"></a>00058         stats-&gt;qprc[tc] += IXGBE_READ_REG(hw, IXGBE_QPRC(tc));
<a name="l00059"></a>00059         <span class="comment">/* Received Bytes (read low first to prevent missed carry) */</span>
<a name="l00060"></a>00060         stats-&gt;qbrc[tc] += IXGBE_READ_REG(hw, IXGBE_QBRC_L(tc));
<a name="l00061"></a>00061         stats-&gt;qbrc[tc] +=
<a name="l00062"></a>00062             (((u64)(IXGBE_READ_REG(hw, IXGBE_QBRC_H(tc)))) &lt;&lt; 32);
<a name="l00063"></a>00063 
<a name="l00064"></a>00064         <span class="comment">/* Received Dropped Packet */</span>
<a name="l00065"></a>00065         stats-&gt;qprdc[tc] += IXGBE_READ_REG(hw, IXGBE_QPRDC(tc));
<a name="l00066"></a>00066     }
<a name="l00067"></a>00067 
<a name="l00068"></a>00068     <span class="keywordflow">return</span> 0;
<a name="l00069"></a>00069 }
<a name="l00070"></a>00070 
<a name="l00079"></a>00079 s32 ixgbe_dcb_get_pfc_stats_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00080"></a>00080                                   <span class="keyword">struct</span> <a class="code" href="structixgbe__hw__stats.html">ixgbe_hw_stats</a> *stats,
<a name="l00081"></a>00081                                   u8 tc_count)
<a name="l00082"></a>00082 {
<a name="l00083"></a>00083     <span class="keywordtype">int</span> tc;
<a name="l00084"></a>00084 
<a name="l00085"></a>00085     <span class="keywordflow">if</span> (tc_count &gt; MAX_TRAFFIC_CLASS)
<a name="l00086"></a>00086         <span class="keywordflow">return</span> DCB_ERR_PARAM;
<a name="l00087"></a>00087     <span class="keywordflow">for</span> (tc = 0; tc &lt; tc_count; tc++) {
<a name="l00088"></a>00088         <span class="comment">/* Priority XOFF Transmitted */</span>
<a name="l00089"></a>00089         stats-&gt;pxofftxc[tc] += IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(tc));
<a name="l00090"></a>00090         <span class="comment">/* Priority XOFF Received */</span>
<a name="l00091"></a>00091         stats-&gt;pxoffrxc[tc] += IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(tc));
<a name="l00092"></a>00092     }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     <span class="keywordflow">return</span> 0;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 
<a name="l00104"></a>00104 s32 ixgbe_dcb_config_packet_buffers_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00105"></a>00105                                           <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00106"></a>00106 {
<a name="l00107"></a>00107     <span class="keywordtype">int</span> num_tcs = dcb_config-&gt;num_tcs.pg_tcs;
<a name="l00108"></a>00108     u32 rx_pb_size = hw-&gt;mac.rx_pb_size &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l00109"></a>00109     u32 rxpktsize;
<a name="l00110"></a>00110     u32 txpktsize;
<a name="l00111"></a>00111     u32 txpbthresh;
<a name="l00112"></a>00112     u8  i = 0;
<a name="l00113"></a>00113 
<a name="l00114"></a>00114     <span class="comment">/* reserve space for Flow Director filters */</span>
<a name="l00115"></a>00115     <span class="keywordflow">switch</span> (dcb_config-&gt;fdir_pballoc) {
<a name="l00116"></a>00116     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_256K:
<a name="l00117"></a>00117         rx_pb_size -= 256 &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l00118"></a>00118         <span class="keywordflow">break</span>;
<a name="l00119"></a>00119     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_128K:
<a name="l00120"></a>00120         rx_pb_size -= 128 &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l00121"></a>00121         <span class="keywordflow">break</span>;
<a name="l00122"></a>00122     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_64K:
<a name="l00123"></a>00123         rx_pb_size -= 64 &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l00124"></a>00124         <span class="keywordflow">break</span>;
<a name="l00125"></a>00125     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_NONE:
<a name="l00126"></a>00126     <span class="keywordflow">default</span>:
<a name="l00127"></a>00127         <span class="comment">/* do nothing */</span>
<a name="l00128"></a>00128         <span class="keywordflow">break</span>;
<a name="l00129"></a>00129     }
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="comment">/*</span>
<a name="l00132"></a>00132 <span class="comment">     * This really means configure the first half of the TCs</span>
<a name="l00133"></a>00133 <span class="comment">     * (Traffic Classes) to use 5/8 of the Rx packet buffer</span>
<a name="l00134"></a>00134 <span class="comment">     * space.  To determine the size of the buffer for each TC,</span>
<a name="l00135"></a>00135 <span class="comment">     * we are multiplying the average size by 5/4 and applying</span>
<a name="l00136"></a>00136 <span class="comment">     * it to half of the traffic classes.</span>
<a name="l00137"></a>00137 <span class="comment">     */</span>
<a name="l00138"></a>00138     <span class="keywordflow">if</span> (dcb_config-&gt;rx_pba_cfg == pba_80_48) {
<a name="l00139"></a>00139         rxpktsize = (rx_pb_size * 5) / (num_tcs * 4);
<a name="l00140"></a>00140         rx_pb_size -= rxpktsize * (num_tcs / 2);
<a name="l00141"></a>00141         <span class="keywordflow">for</span> (; i &lt; (num_tcs / 2); i++)
<a name="l00142"></a>00142             IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), rxpktsize);
<a name="l00143"></a>00143     }
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     <span class="comment">/* Divide the remaining Rx packet buffer evenly among the TCs */</span>
<a name="l00146"></a>00146     rxpktsize = rx_pb_size / (num_tcs - i);
<a name="l00147"></a>00147     <span class="keywordflow">for</span> (; i &lt; num_tcs; i++)
<a name="l00148"></a>00148         IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), rxpktsize);
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     <span class="comment">/*</span>
<a name="l00151"></a>00151 <span class="comment">     * Setup Tx packet buffer and threshold equally for all TCs</span>
<a name="l00152"></a>00152 <span class="comment">     * TXPBTHRESH register is set in K so divide by 1024 and subtract</span>
<a name="l00153"></a>00153 <span class="comment">     * 10 since the largest packet we support is just over 9K.</span>
<a name="l00154"></a>00154 <span class="comment">     */</span>
<a name="l00155"></a>00155     txpktsize = IXGBE_TXPBSIZE_MAX / num_tcs;
<a name="l00156"></a>00156     txpbthresh = (txpktsize / 1024) - IXGBE_TXPKT_SIZE_MAX;
<a name="l00157"></a>00157     <span class="keywordflow">for</span> (i = 0; i &lt; num_tcs; i++) {
<a name="l00158"></a>00158         IXGBE_WRITE_REG(hw, IXGBE_TXPBSIZE(i), txpktsize);
<a name="l00159"></a>00159         IXGBE_WRITE_REG(hw, IXGBE_TXPBTHRESH(i), txpbthresh);
<a name="l00160"></a>00160     }
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <span class="comment">/* Clear unused TCs, if any, to zero buffer size*/</span>
<a name="l00163"></a>00163     <span class="keywordflow">for</span> (; i &lt; MAX_TRAFFIC_CLASS; i++) {
<a name="l00164"></a>00164         IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), 0);
<a name="l00165"></a>00165         IXGBE_WRITE_REG(hw, IXGBE_TXPBSIZE(i), 0);
<a name="l00166"></a>00166         IXGBE_WRITE_REG(hw, IXGBE_TXPBTHRESH(i), 0);
<a name="l00167"></a>00167     }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     <span class="keywordflow">return</span> 0;
<a name="l00170"></a>00170 }
<a name="l00171"></a>00171 
<a name="l00179"></a>00179 s32 ixgbe_dcb_config_rx_arbiter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00180"></a>00180                                       <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182     <span class="keyword">struct </span><a class="code" href="structtc__bw__alloc.html">tc_bw_alloc</a>    *p;
<a name="l00183"></a>00183     u32    reg           = 0;
<a name="l00184"></a>00184     u32    credit_refill = 0;
<a name="l00185"></a>00185     u32    credit_max    = 0;
<a name="l00186"></a>00186     u8     i             = 0;
<a name="l00187"></a>00187     u8     j;
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     <span class="comment">/*</span>
<a name="l00190"></a>00190 <span class="comment">     * Disable the arbiter before changing parameters</span>
<a name="l00191"></a>00191 <span class="comment">     * (always enable recycle mode; WSP)</span>
<a name="l00192"></a>00192 <span class="comment">     */</span>
<a name="l00193"></a>00193     reg = IXGBE_RTRPCS_RRM | IXGBE_RTRPCS_RAC | IXGBE_RTRPCS_ARBDIS;
<a name="l00194"></a>00194     IXGBE_WRITE_REG(hw, IXGBE_RTRPCS, reg);
<a name="l00195"></a>00195 
<a name="l00196"></a>00196     <span class="comment">/*</span>
<a name="l00197"></a>00197 <span class="comment">     * map all UPs to TCs. up_to_tc_bitmap for each TC has corresponding</span>
<a name="l00198"></a>00198 <span class="comment">     * bits sets for the UPs that needs to be mappped to that TC.</span>
<a name="l00199"></a>00199 <span class="comment">     * e.g if priorities 6 and 7 are to be mapped to a TC then the</span>
<a name="l00200"></a>00200 <span class="comment">     * up_to_tc_bitmap value for that TC will be 11000000 in binary.</span>
<a name="l00201"></a>00201 <span class="comment">     */</span>
<a name="l00202"></a>00202     reg = 0;
<a name="l00203"></a>00203     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_TRAFFIC_CLASS; i++) {
<a name="l00204"></a>00204         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_RX_CONFIG];
<a name="l00205"></a>00205         <span class="keywordflow">for</span> (j = 0; j &lt; MAX_USER_PRIORITY; j++) {
<a name="l00206"></a>00206             <span class="keywordflow">if</span> (p-&gt;up_to_tc_bitmap &amp; (1 &lt;&lt; j))
<a name="l00207"></a>00207                 reg |= (i &lt;&lt; (j * IXGBE_RTRUP2TC_UP_SHIFT));
<a name="l00208"></a>00208         }
<a name="l00209"></a>00209     }
<a name="l00210"></a>00210     IXGBE_WRITE_REG(hw, IXGBE_RTRUP2TC, reg);
<a name="l00211"></a>00211 
<a name="l00212"></a>00212     <span class="comment">/* Configure traffic class credits and priority */</span>
<a name="l00213"></a>00213     <span class="keywordflow">for</span> (i = 0; i &lt; dcb_config-&gt;num_tcs.pg_tcs; i++) {
<a name="l00214"></a>00214         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_RX_CONFIG];
<a name="l00215"></a>00215 
<a name="l00216"></a>00216         credit_refill = p-&gt;data_credits_refill;
<a name="l00217"></a>00217         credit_max    = p-&gt;data_credits_max;
<a name="l00218"></a>00218         reg = credit_refill | (credit_max &lt;&lt; IXGBE_RTRPT4C_MCL_SHIFT);
<a name="l00219"></a>00219 
<a name="l00220"></a>00220         reg |= (u32)(p-&gt;bwg_id) &lt;&lt; IXGBE_RTRPT4C_BWG_SHIFT;
<a name="l00221"></a>00221 
<a name="l00222"></a>00222         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_link)
<a name="l00223"></a>00223             reg |= IXGBE_RTRPT4C_LSP;
<a name="l00224"></a>00224 
<a name="l00225"></a>00225         IXGBE_WRITE_REG(hw, IXGBE_RTRPT4C(i), reg);
<a name="l00226"></a>00226     }
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     <span class="comment">/*</span>
<a name="l00229"></a>00229 <span class="comment">     * Configure Rx packet plane (recycle mode; WSP) and</span>
<a name="l00230"></a>00230 <span class="comment">     * enable arbiter</span>
<a name="l00231"></a>00231 <span class="comment">     */</span>
<a name="l00232"></a>00232     reg = IXGBE_RTRPCS_RRM | IXGBE_RTRPCS_RAC;
<a name="l00233"></a>00233     IXGBE_WRITE_REG(hw, IXGBE_RTRPCS, reg);
<a name="l00234"></a>00234 
<a name="l00235"></a>00235     <span class="keywordflow">return</span> 0;
<a name="l00236"></a>00236 }
<a name="l00237"></a>00237 
<a name="l00245"></a>00245 s32 ixgbe_dcb_config_tx_desc_arbiter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00246"></a>00246                                            <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <span class="keyword">struct </span><a class="code" href="structtc__bw__alloc.html">tc_bw_alloc</a> *p;
<a name="l00249"></a>00249     u32    reg, max_credits;
<a name="l00250"></a>00250     u8     i;
<a name="l00251"></a>00251 
<a name="l00252"></a>00252     <span class="comment">/* Clear the per-Tx queue credits; we use per-TC instead */</span>
<a name="l00253"></a>00253     <span class="keywordflow">for</span> (i = 0; i &lt; 128; i++) {
<a name="l00254"></a>00254         IXGBE_WRITE_REG(hw, IXGBE_RTTDQSEL, i);
<a name="l00255"></a>00255         IXGBE_WRITE_REG(hw, IXGBE_RTTDT1C, 0);
<a name="l00256"></a>00256     }
<a name="l00257"></a>00257 
<a name="l00258"></a>00258     <span class="comment">/* Configure traffic class credits and priority */</span>
<a name="l00259"></a>00259     <span class="keywordflow">for</span> (i = 0; i &lt; dcb_config-&gt;num_tcs.pg_tcs; i++) {
<a name="l00260"></a>00260         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_TX_CONFIG];
<a name="l00261"></a>00261         max_credits = dcb_config-&gt;tc_config[i].desc_credits_max;
<a name="l00262"></a>00262         reg = max_credits &lt;&lt; IXGBE_RTTDT2C_MCL_SHIFT;
<a name="l00263"></a>00263         reg |= p-&gt;data_credits_refill;
<a name="l00264"></a>00264         reg |= (u32)(p-&gt;bwg_id) &lt;&lt; IXGBE_RTTDT2C_BWG_SHIFT;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_group)
<a name="l00267"></a>00267             reg |= IXGBE_RTTDT2C_GSP;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_link)
<a name="l00270"></a>00270             reg |= IXGBE_RTTDT2C_LSP;
<a name="l00271"></a>00271 
<a name="l00272"></a>00272         IXGBE_WRITE_REG(hw, IXGBE_RTTDT2C(i), reg);
<a name="l00273"></a>00273     }
<a name="l00274"></a>00274 
<a name="l00275"></a>00275     <span class="comment">/*</span>
<a name="l00276"></a>00276 <span class="comment">     * Configure Tx descriptor plane (recycle mode; WSP) and</span>
<a name="l00277"></a>00277 <span class="comment">     * enable arbiter</span>
<a name="l00278"></a>00278 <span class="comment">     */</span>
<a name="l00279"></a>00279     reg = IXGBE_RTTDCS_TDPAC | IXGBE_RTTDCS_TDRM;
<a name="l00280"></a>00280     IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, reg);
<a name="l00281"></a>00281 
<a name="l00282"></a>00282     <span class="keywordflow">return</span> 0;
<a name="l00283"></a>00283 }
<a name="l00284"></a>00284 
<a name="l00292"></a>00292 s32 ixgbe_dcb_config_tx_data_arbiter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00293"></a>00293                                            <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00294"></a>00294 {
<a name="l00295"></a>00295     <span class="keyword">struct </span><a class="code" href="structtc__bw__alloc.html">tc_bw_alloc</a> *p;
<a name="l00296"></a>00296     u32 reg;
<a name="l00297"></a>00297     u8 i, j;
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <span class="comment">/*</span>
<a name="l00300"></a>00300 <span class="comment">     * Disable the arbiter before changing parameters</span>
<a name="l00301"></a>00301 <span class="comment">     * (always enable recycle mode; SP; arb delay)</span>
<a name="l00302"></a>00302 <span class="comment">     */</span>
<a name="l00303"></a>00303     reg = IXGBE_RTTPCS_TPPAC | IXGBE_RTTPCS_TPRM |
<a name="l00304"></a>00304           (IXGBE_RTTPCS_ARBD_DCB &lt;&lt; IXGBE_RTTPCS_ARBD_SHIFT) |
<a name="l00305"></a>00305           IXGBE_RTTPCS_ARBDIS;
<a name="l00306"></a>00306     IXGBE_WRITE_REG(hw, IXGBE_RTTPCS, reg);
<a name="l00307"></a>00307 
<a name="l00308"></a>00308     <span class="comment">/*</span>
<a name="l00309"></a>00309 <span class="comment">     * map all UPs to TCs. up_to_tc_bitmap for each TC has corresponding</span>
<a name="l00310"></a>00310 <span class="comment">     * bits sets for the UPs that needs to be mappped to that TC.</span>
<a name="l00311"></a>00311 <span class="comment">     * e.g if priorities 6 and 7 are to be mapped to a TC then the</span>
<a name="l00312"></a>00312 <span class="comment">     * up_to_tc_bitmap value for that TC will be 11000000 in binary.</span>
<a name="l00313"></a>00313 <span class="comment">     */</span>
<a name="l00314"></a>00314     reg = 0;
<a name="l00315"></a>00315     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_TRAFFIC_CLASS; i++) {
<a name="l00316"></a>00316         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_TX_CONFIG];
<a name="l00317"></a>00317         <span class="keywordflow">for</span> (j = 0; j &lt; MAX_USER_PRIORITY; j++)
<a name="l00318"></a>00318             <span class="keywordflow">if</span> (p-&gt;up_to_tc_bitmap &amp; (1 &lt;&lt; j))
<a name="l00319"></a>00319                 reg |= (i &lt;&lt; (j * IXGBE_RTTUP2TC_UP_SHIFT));
<a name="l00320"></a>00320     }
<a name="l00321"></a>00321     IXGBE_WRITE_REG(hw, IXGBE_RTTUP2TC, reg);
<a name="l00322"></a>00322 
<a name="l00323"></a>00323     <span class="comment">/* Configure traffic class credits and priority */</span>
<a name="l00324"></a>00324     <span class="keywordflow">for</span> (i = 0; i &lt; dcb_config-&gt;num_tcs.pg_tcs; i++) {
<a name="l00325"></a>00325         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_TX_CONFIG];
<a name="l00326"></a>00326         reg = p-&gt;data_credits_refill;
<a name="l00327"></a>00327         reg |= (u32)(p-&gt;data_credits_max) &lt;&lt; IXGBE_RTTPT2C_MCL_SHIFT;
<a name="l00328"></a>00328         reg |= (u32)(p-&gt;bwg_id) &lt;&lt; IXGBE_RTTPT2C_BWG_SHIFT;
<a name="l00329"></a>00329 
<a name="l00330"></a>00330         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_group)
<a name="l00331"></a>00331             reg |= IXGBE_RTTPT2C_GSP;
<a name="l00332"></a>00332 
<a name="l00333"></a>00333         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_link)
<a name="l00334"></a>00334             reg |= IXGBE_RTTPT2C_LSP;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336         IXGBE_WRITE_REG(hw, IXGBE_RTTPT2C(i), reg);
<a name="l00337"></a>00337     }
<a name="l00338"></a>00338 
<a name="l00339"></a>00339     <span class="comment">/*</span>
<a name="l00340"></a>00340 <span class="comment">     * Configure Tx packet plane (recycle mode; SP; arb delay) and</span>
<a name="l00341"></a>00341 <span class="comment">     * enable arbiter</span>
<a name="l00342"></a>00342 <span class="comment">     */</span>
<a name="l00343"></a>00343     reg = IXGBE_RTTPCS_TPPAC | IXGBE_RTTPCS_TPRM |
<a name="l00344"></a>00344           (IXGBE_RTTPCS_ARBD_DCB &lt;&lt; IXGBE_RTTPCS_ARBD_SHIFT);
<a name="l00345"></a>00345     IXGBE_WRITE_REG(hw, IXGBE_RTTPCS, reg);
<a name="l00346"></a>00346 
<a name="l00347"></a>00347     <span class="keywordflow">return</span> 0;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 
<a name="l00357"></a>00357 s32 ixgbe_dcb_config_pfc_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00358"></a>00358                                <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00359"></a>00359 {
<a name="l00360"></a>00360     u32 i, reg, rx_pba_size;
<a name="l00361"></a>00361 
<a name="l00362"></a>00362     <span class="comment">/* If PFC is disabled globally then fall back to LFC. */</span>
<a name="l00363"></a>00363     <span class="keywordflow">if</span> (!dcb_config-&gt;pfc_mode_enable) {
<a name="l00364"></a>00364         <span class="keywordflow">for</span> (i = 0; i &lt; dcb_config-&gt;num_tcs.pg_tcs; i++)
<a name="l00365"></a>00365             hw-&gt;mac.ops.fc_enable(hw, i);
<a name="l00366"></a>00366         <span class="keywordflow">goto</span> out;
<a name="l00367"></a>00367     }
<a name="l00368"></a>00368 
<a name="l00369"></a>00369     <span class="comment">/* Configure PFC Tx thresholds per TC */</span>
<a name="l00370"></a>00370     <span class="keywordflow">for</span> (i = 0; i &lt; dcb_config-&gt;num_tcs.pg_tcs; i++) {
<a name="l00371"></a>00371         rx_pba_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(i));
<a name="l00372"></a>00372         rx_pba_size &gt;&gt;= IXGBE_RXPBSIZE_SHIFT;
<a name="l00373"></a>00373 
<a name="l00374"></a>00374         reg = (rx_pba_size - hw-&gt;fc.low_water) &lt;&lt; 10;
<a name="l00375"></a>00375 
<a name="l00376"></a>00376         <span class="keywordflow">if</span> (dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_full ||
<a name="l00377"></a>00377             dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_tx)
<a name="l00378"></a>00378             reg |= IXGBE_FCRTL_XONE;
<a name="l00379"></a>00379         IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(i), reg);
<a name="l00380"></a>00380 
<a name="l00381"></a>00381         reg = (rx_pba_size - hw-&gt;fc.high_water) &lt;&lt; 10;
<a name="l00382"></a>00382         <span class="keywordflow">if</span> (dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_full ||
<a name="l00383"></a>00383             dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_tx)
<a name="l00384"></a>00384             reg |= IXGBE_FCRTH_FCEN;
<a name="l00385"></a>00385         IXGBE_WRITE_REG(hw, IXGBE_FCRTH_82599(i), reg);
<a name="l00386"></a>00386     }
<a name="l00387"></a>00387 
<a name="l00388"></a>00388     <span class="comment">/* Configure pause time (2 TCs per register) */</span>
<a name="l00389"></a>00389     reg = hw-&gt;fc.pause_time | (hw-&gt;fc.pause_time &lt;&lt; 16);
<a name="l00390"></a>00390     <span class="keywordflow">for</span> (i = 0; i &lt; (MAX_TRAFFIC_CLASS / 2); i++)
<a name="l00391"></a>00391         IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), reg);
<a name="l00392"></a>00392 
<a name="l00393"></a>00393     <span class="comment">/* Configure flow control refresh threshold value */</span>
<a name="l00394"></a>00394     IXGBE_WRITE_REG(hw, IXGBE_FCRTV, hw-&gt;fc.pause_time / 2);
<a name="l00395"></a>00395 
<a name="l00396"></a>00396     <span class="comment">/* Enable Transmit PFC */</span>
<a name="l00397"></a>00397     reg = IXGBE_FCCFG_TFCE_PRIORITY;
<a name="l00398"></a>00398     IXGBE_WRITE_REG(hw, IXGBE_FCCFG, reg);
<a name="l00399"></a>00399 
<a name="l00400"></a>00400     <span class="comment">/*</span>
<a name="l00401"></a>00401 <span class="comment">     * Enable Receive PFC</span>
<a name="l00402"></a>00402 <span class="comment">     * We will always honor XOFF frames we receive when</span>
<a name="l00403"></a>00403 <span class="comment">     * we are in PFC mode.</span>
<a name="l00404"></a>00404 <span class="comment">     */</span>
<a name="l00405"></a>00405     reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
<a name="l00406"></a>00406     reg &amp;= ~IXGBE_MFLCN_RFCE;
<a name="l00407"></a>00407     reg |= IXGBE_MFLCN_RPFCE | IXGBE_MFLCN_DPF;
<a name="l00408"></a>00408     IXGBE_WRITE_REG(hw, IXGBE_MFLCN, reg);
<a name="l00409"></a>00409 out:
<a name="l00410"></a>00410     <span class="keywordflow">return</span> 0;
<a name="l00411"></a>00411 }
<a name="l00412"></a>00412 
<a name="l00420"></a>00420 s32 ixgbe_dcb_config_tc_stats_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     u32 reg = 0;
<a name="l00423"></a>00423     u8  i   = 0;
<a name="l00424"></a>00424 
<a name="l00425"></a>00425     <span class="comment">/*</span>
<a name="l00426"></a>00426 <span class="comment">     * Receive Queues stats setting</span>
<a name="l00427"></a>00427 <span class="comment">     * 32 RQSMR registers, each configuring 4 queues.</span>
<a name="l00428"></a>00428 <span class="comment">     * Set all 16 queues of each TC to the same stat</span>
<a name="l00429"></a>00429 <span class="comment">     * with TC &#39;n&#39; going to stat &#39;n&#39;.</span>
<a name="l00430"></a>00430 <span class="comment">     */</span>
<a name="l00431"></a>00431     <span class="keywordflow">for</span> (i = 0; i &lt; 32; i++) {
<a name="l00432"></a>00432         reg = 0x01010101 * (i / 4);
<a name="l00433"></a>00433         IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), reg);
<a name="l00434"></a>00434     }
<a name="l00435"></a>00435     <span class="comment">/*</span>
<a name="l00436"></a>00436 <span class="comment">     * Transmit Queues stats setting</span>
<a name="l00437"></a>00437 <span class="comment">     * 32 TQSM registers, each controlling 4 queues.</span>
<a name="l00438"></a>00438 <span class="comment">     * Set all queues of each TC to the same stat</span>
<a name="l00439"></a>00439 <span class="comment">     * with TC &#39;n&#39; going to stat &#39;n&#39;.</span>
<a name="l00440"></a>00440 <span class="comment">     * Tx queues are allocated non-uniformly to TCs:</span>
<a name="l00441"></a>00441 <span class="comment">     * 32, 32, 16, 16, 8, 8, 8, 8.</span>
<a name="l00442"></a>00442 <span class="comment">     */</span>
<a name="l00443"></a>00443     <span class="keywordflow">for</span> (i = 0; i &lt; 32; i++) {
<a name="l00444"></a>00444         <span class="keywordflow">if</span> (i &lt; 8)
<a name="l00445"></a>00445             reg = 0x00000000;
<a name="l00446"></a>00446         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; 16)
<a name="l00447"></a>00447             reg = 0x01010101;
<a name="l00448"></a>00448         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; 20)
<a name="l00449"></a>00449             reg = 0x02020202;
<a name="l00450"></a>00450         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; 24)
<a name="l00451"></a>00451             reg = 0x03030303;
<a name="l00452"></a>00452         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; 26)
<a name="l00453"></a>00453             reg = 0x04040404;
<a name="l00454"></a>00454         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; 28)
<a name="l00455"></a>00455             reg = 0x05050505;
<a name="l00456"></a>00456         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; 30)
<a name="l00457"></a>00457             reg = 0x06060606;
<a name="l00458"></a>00458         <span class="keywordflow">else</span>
<a name="l00459"></a>00459             reg = 0x07070707;
<a name="l00460"></a>00460         IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), reg);
<a name="l00461"></a>00461     }
<a name="l00462"></a>00462 
<a name="l00463"></a>00463     <span class="keywordflow">return</span> 0;
<a name="l00464"></a>00464 }
<a name="l00465"></a>00465 
<a name="l00473"></a>00473 s32 ixgbe_dcb_config_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00474"></a>00474                            <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     u32 reg;
<a name="l00477"></a>00477     u32 q;
<a name="l00478"></a>00478 
<a name="l00479"></a>00479     <span class="comment">/* Disable the Tx desc arbiter so that MTQC can be changed */</span>
<a name="l00480"></a>00480     reg = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
<a name="l00481"></a>00481     reg |= IXGBE_RTTDCS_ARBDIS;
<a name="l00482"></a>00482     IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, reg);
<a name="l00483"></a>00483 
<a name="l00484"></a>00484     reg = IXGBE_READ_REG(hw, IXGBE_MRQC);
<a name="l00485"></a>00485     <span class="keywordflow">if</span> (dcb_config-&gt;num_tcs.pg_tcs == 8) {
<a name="l00486"></a>00486         <span class="comment">/* Enable DCB for Rx with 8 TCs */</span>
<a name="l00487"></a>00487         <span class="keywordflow">switch</span> (reg &amp; IXGBE_MRQC_MRQE_MASK) {
<a name="l00488"></a>00488         <span class="keywordflow">case</span> 0:
<a name="l00489"></a>00489         <span class="keywordflow">case</span> IXGBE_MRQC_RT4TCEN:
<a name="l00490"></a>00490             <span class="comment">/* RSS disabled cases */</span>
<a name="l00491"></a>00491             reg = (reg &amp; ~IXGBE_MRQC_MRQE_MASK) |
<a name="l00492"></a>00492                   IXGBE_MRQC_RT8TCEN;
<a name="l00493"></a>00493             <span class="keywordflow">break</span>;
<a name="l00494"></a>00494         <span class="keywordflow">case</span> IXGBE_MRQC_RSSEN:
<a name="l00495"></a>00495         <span class="keywordflow">case</span> IXGBE_MRQC_RTRSS4TCEN:
<a name="l00496"></a>00496             <span class="comment">/* RSS enabled cases */</span>
<a name="l00497"></a>00497             reg = (reg &amp; ~IXGBE_MRQC_MRQE_MASK) |
<a name="l00498"></a>00498                   IXGBE_MRQC_RTRSS8TCEN;
<a name="l00499"></a>00499             <span class="keywordflow">break</span>;
<a name="l00500"></a>00500         <span class="keywordflow">default</span>:
<a name="l00501"></a>00501             <span class="comment">/*</span>
<a name="l00502"></a>00502 <span class="comment">             * Unsupported value, assume stale data,</span>
<a name="l00503"></a>00503 <span class="comment">             * overwrite no RSS</span>
<a name="l00504"></a>00504 <span class="comment">            */</span>
<a name="l00505"></a>00505             reg = (reg &amp; ~IXGBE_MRQC_MRQE_MASK) |
<a name="l00506"></a>00506                   IXGBE_MRQC_RT8TCEN;
<a name="l00507"></a>00507         }
<a name="l00508"></a>00508     }
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (dcb_config-&gt;num_tcs.pg_tcs == 4) {
<a name="l00510"></a>00510         <span class="comment">/* Enable DCB for Rx with 4 TCs and VT Mode*/</span>
<a name="l00511"></a>00511         reg = (reg &amp; ~IXGBE_MRQC_MRQE_MASK) | IXGBE_MRQC_VMDQRT4TCEN;
<a name="l00512"></a>00512     }
<a name="l00513"></a>00513     IXGBE_WRITE_REG(hw, IXGBE_MRQC, reg);
<a name="l00514"></a>00514 
<a name="l00515"></a>00515     <span class="comment">/* Enable DCB for Tx with 8 TCs */</span>
<a name="l00516"></a>00516     <span class="keywordflow">if</span> (dcb_config-&gt;num_tcs.pg_tcs == 8)
<a name="l00517"></a>00517         reg = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ;
<a name="l00518"></a>00518     <span class="keywordflow">else</span> <span class="comment">/* Enable DCB for Tx with 4 TCs and VT Mode*/</span>
<a name="l00519"></a>00519         reg = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_VT_ENA
<a name="l00520"></a>00520                     | IXGBE_MTQC_4TC_4TQ;
<a name="l00521"></a>00521     IXGBE_WRITE_REG(hw, IXGBE_MTQC, reg);
<a name="l00522"></a>00522 
<a name="l00523"></a>00523     <span class="comment">/* Disable drop for all queues */</span>
<a name="l00524"></a>00524     <span class="keywordflow">for</span> (q=0; q &lt; 128; q++) {
<a name="l00525"></a>00525         IXGBE_WRITE_REG(hw, IXGBE_QDE, q &lt;&lt; IXGBE_QDE_IDX_SHIFT);
<a name="l00526"></a>00526     }
<a name="l00527"></a>00527 
<a name="l00528"></a>00528     <span class="comment">/* Enable the Tx desc arbiter */</span>
<a name="l00529"></a>00529     reg = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
<a name="l00530"></a>00530     reg &amp;= ~IXGBE_RTTDCS_ARBDIS;
<a name="l00531"></a>00531     IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, reg);
<a name="l00532"></a>00532 
<a name="l00533"></a>00533     <span class="comment">/* Enable Security TX Buffer IFG for DCB */</span>
<a name="l00534"></a>00534     reg = IXGBE_READ_REG(hw, IXGBE_SECTXMINIFG);
<a name="l00535"></a>00535     reg |= IXGBE_SECTX_DCB;
<a name="l00536"></a>00536     IXGBE_WRITE_REG(hw, IXGBE_SECTXMINIFG, reg);
<a name="l00537"></a>00537 
<a name="l00538"></a>00538     <span class="keywordflow">return</span> 0;
<a name="l00539"></a>00539 }
<a name="l00540"></a>00540 
<a name="l00548"></a>00548 s32 ixgbe_dcb_hw_config_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00549"></a>00549                               <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00550"></a>00550 {
<a name="l00551"></a>00551 
<a name="l00552"></a>00552     ixgbe_dcb_config_packet_buffers_82599(hw, dcb_config);
<a name="l00553"></a>00553     ixgbe_dcb_config_82599(hw, dcb_config);
<a name="l00554"></a>00554     ixgbe_dcb_config_rx_arbiter_82599(hw, dcb_config);
<a name="l00555"></a>00555     ixgbe_dcb_config_tx_desc_arbiter_82599(hw, dcb_config);
<a name="l00556"></a>00556     ixgbe_dcb_config_tx_data_arbiter_82599(hw, dcb_config);
<a name="l00557"></a>00557     ixgbe_dcb_config_pfc_82599(hw, dcb_config);
<a name="l00558"></a>00558     ixgbe_dcb_config_tc_stats_82599(hw);
<a name="l00559"></a>00559 
<a name="l00560"></a>00560 
<a name="l00561"></a>00561     <span class="keywordflow">return</span> 0;
<a name="l00562"></a>00562 }
<a name="l00563"></a>00563 
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:27 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
