{"vcs1":{"timestamp_begin":1708594680.206150252, "rt":2.54, "ut":0.18, "st":0.17}}
{"vcselab":{"timestamp_begin":1708594682.811123205, "rt":2.01, "ut":0.16, "st":0.06}}
{"link":{"timestamp_begin":1708594684.886363639, "rt":0.39, "ut":0.20, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1708594679.700696724}
{"VCS_COMP_START_TIME": 1708594679.700696724}
{"VCS_COMP_END_TIME": 1708594687.773102156}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329244}}
{"stitch_vcselab": {"peak_mem": 215244}}
