{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726236159452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726236159455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:02:39 2024 " "Processing started: Fri Sep 13 10:02:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726236159455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726236159455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab1 -c lab1 --generate_functional_sim_netlist " "Command: quartus_map lab1 -c lab1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726236159455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1726236159692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_VHDL1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_VHDL1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_VHDL1-Behavior " "Found design unit 1: lab1_VHDL1-Behavior" {  } { { "lab1_VHDL1.vhd" "" { Text "/home/student2/s225li/coe328/lab1/VHDL/lab1_VHDL1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726236160483 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_VHDL1 " "Found entity 1: lab1_VHDL1" {  } { { "lab1_VHDL1.vhd" "" { Text "/home/student2/s225li/coe328/lab1/VHDL/lab1_VHDL1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726236160483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726236160483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_VHDL2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_VHDL2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_VHDL2-Behavior " "Found design unit 1: lab1_VHDL2-Behavior" {  } { { "lab1_VHDL2.vhd" "" { Text "/home/student2/s225li/coe328/lab1/VHDL/lab1_VHDL2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726236160500 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_VHDL2 " "Found entity 1: lab1_VHDL2" {  } { { "lab1_VHDL2.vhd" "" { Text "/home/student2/s225li/coe328/lab1/VHDL/lab1_VHDL2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726236160500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726236160500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "/home/student2/s225li/coe328/lab1/VHDL/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726236160514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726236160514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726236160678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_VHDL1 lab1_VHDL1:inst " "Elaborating entity \"lab1_VHDL1\" for hierarchy \"lab1_VHDL1:inst\"" {  } { { "lab1.bdf" "inst" { Schematic "/home/student2/s225li/coe328/lab1/VHDL/lab1.bdf" { { 176 640 752 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726236160686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_VHDL2 lab1_VHDL2:inst1 " "Elaborating entity \"lab1_VHDL2\" for hierarchy \"lab1_VHDL2:inst1\"" {  } { { "lab1.bdf" "inst1" { Schematic "/home/student2/s225li/coe328/lab1/VHDL/lab1.bdf" { { 176 400 520 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726236160697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726236160944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:02:40 2024 " "Processing ended: Fri Sep 13 10:02:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726236160944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726236160944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726236160944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726236160944 ""}
