Fitter Status : Successful - Sat May 20 09:34:57 2017
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : uc
Top-level Entity Name : Main
Family : Stratix III
Device : EP3SL50F484C2
Timing Models : Final
Logic utilization : 10 %
    Combinational ALUTs : 2,617 / 38,000 ( 7 % )
    Memory ALUTs : 0 / 19,000 ( 0 % )
    Dedicated logic registers : 1,869 / 38,000 ( 5 % )
Total registers : 1869
Total pins : 129 / 296 ( 44 % )
Total virtual pins : 0
Total block memory bits : 8,192 / 1,880,064 ( < 1 % )
DSP block 18-bit elements : 0 / 216 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
