// Seed: 918344769
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      id_2
  );
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output wor  id_0,
    output tri  id_1,
    output tri1 id_2,
    input  tri  id_3,
    input  wand id_4
);
  id_6 :
  assert property (@(posedge 1 or id_3 - id_3) 1)
  else;
  assign id_0 = 1'b0 == !1 - 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign id_2 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_4;
  generate
    always @(negedge id_3 or negedge id_2) begin : LABEL_0
      id_4 <= 'h0;
    end
  endgenerate
endmodule
