{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:19:50 2017 " "Info: Processing started: Tue Dec 12 10:19:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU4 -c CPU4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU4 -c CPU4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 24 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd:u2\|clk " "Info: Detected ripple clock \"lcd:u2\|clk\" as buffer" {  } { { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:u2\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register lcd:u2\|cuenta\[3\] register clk1 180.12 MHz 5.552 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 180.12 MHz between source register \"lcd:u2\|cuenta\[3\]\" and destination register \"clk1\" (period= 5.552 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.261 ns + Longest register register " "Info: + Longest register to register delay is 5.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:u2\|cuenta\[3\] 1 REG LCFF_X21_Y18_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N23; Fanout = 4; REG Node = 'lcd:u2\|cuenta\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:u2|cuenta[3] } "NODE_NAME" } } { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.485 ns) 1.216 ns Add0~7 2 COMB LCCOMB_X20_Y18_N14 2 " "Info: 2: + IC(0.731 ns) + CELL(0.485 ns) = 1.216 ns; Loc. = LCCOMB_X20_Y18_N14; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { lcd:u2|cuenta[3] Add0~7 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.287 ns Add0~9 3 COMB LCCOMB_X20_Y18_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X20_Y18_N16; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.358 ns Add0~11 4 COMB LCCOMB_X20_Y18_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X20_Y18_N18; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.429 ns Add0~13 5 COMB LCCOMB_X20_Y18_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.429 ns; Loc. = LCCOMB_X20_Y18_N20; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.500 ns Add0~15 6 COMB LCCOMB_X20_Y18_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.500 ns; Loc. = LCCOMB_X20_Y18_N22; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.571 ns Add0~17 7 COMB LCCOMB_X20_Y18_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.571 ns; Loc. = LCCOMB_X20_Y18_N24; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.642 ns Add0~19 8 COMB LCCOMB_X20_Y18_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.642 ns; Loc. = LCCOMB_X20_Y18_N26; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.713 ns Add0~21 9 COMB LCCOMB_X20_Y18_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.713 ns; Loc. = LCCOMB_X20_Y18_N28; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.859 ns Add0~23 10 COMB LCCOMB_X20_Y18_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.859 ns; Loc. = LCCOMB_X20_Y18_N30; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.930 ns Add0~25 11 COMB LCCOMB_X20_Y17_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.930 ns; Loc. = LCCOMB_X20_Y17_N0; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.340 ns Add0~26 12 COMB LCCOMB_X20_Y17_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.340 ns; Loc. = LCCOMB_X20_Y17_N2; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~25 Add0~26 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.437 ns) 3.511 ns Equal0~3 13 COMB LCCOMB_X20_Y18_N4 1 " "Info: 13: + IC(0.734 ns) + CELL(0.437 ns) = 3.511 ns; Loc. = LCCOMB_X20_Y18_N4; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Add0~26 Equal0~3 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.275 ns) 4.030 ns Equal0~4 14 COMB LCCOMB_X20_Y18_N6 13 " "Info: 14: + IC(0.244 ns) + CELL(0.275 ns) = 4.030 ns; Loc. = LCCOMB_X20_Y18_N6; Fanout = 13; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.150 ns) 5.177 ns clk1~1 15 COMB LCCOMB_X19_Y17_N6 1 " "Info: 15: + IC(0.997 ns) + CELL(0.150 ns) = 5.177 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 1; COMB Node = 'clk1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Equal0~4 clk1~1 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.261 ns clk1 16 REG LCFF_X19_Y17_N7 2 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 5.261 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk1~1 clk1 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 48.56 % ) " "Info: Total cell delay = 2.555 ns ( 48.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 51.44 % ) " "Info: Total interconnect delay = 2.706 ns ( 51.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { lcd:u2|cuenta[3] Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~26 Equal0~3 Equal0~4 clk1~1 clk1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { lcd:u2|cuenta[3] {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~26 {} Equal0~3 {} Equal0~4 {} clk1~1 {} clk1 {} } { 0.000ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.734ns 0.244ns 0.997ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.437ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.077 ns - Smallest " "Info: - Smallest clock skew is -0.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.612 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.537 ns) 2.612 ns clk1 2 REG LCFF_X19_Y17_N7 2 " "Info: 2: + IC(1.076 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { clk_50 clk1 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.81 % ) " "Info: Total cell delay = 1.536 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.076 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk_50 clk1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk_50 {} clk_50~combout {} clk1 {} } { 0.000ns 0.000ns 1.076ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.689 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns lcd:u2\|cuenta\[3\] 3 REG LCFF_X21_Y18_N23 4 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X21_Y18_N23; Fanout = 4; REG Node = 'lcd:u2\|cuenta\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_50~clkctrl lcd:u2|cuenta[3] } "NODE_NAME" } } { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_50 clk_50~clkctrl lcd:u2|cuenta[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} lcd:u2|cuenta[3] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk_50 clk1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk_50 {} clk_50~combout {} clk1 {} } { 0.000ns 0.000ns 1.076ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_50 clk_50~clkctrl lcd:u2|cuenta[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} lcd:u2|cuenta[3] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { lcd:u2|cuenta[3] Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~26 Equal0~3 Equal0~4 clk1~1 clk1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { lcd:u2|cuenta[3] {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~26 {} Equal0~3 {} Equal0~4 {} clk1~1 {} clk1 {} } { 0.000ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.734ns 0.244ns 0.997ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.437ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk_50 clk1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk_50 {} clk_50~combout {} clk1 {} } { 0.000ns 0.000ns 1.076ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_50 clk_50~clkctrl lcd:u2|cuenta[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} lcd:u2|cuenta[3] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 palabra\[10\] lcd:u2\|palabra\[10\] 14.358 ns register " "Info: tco from clock \"clk_50\" to destination pin \"palabra\[10\]\" through register \"lcd:u2\|palabra\[10\]\" is 14.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 6.164 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to source register is 6.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.787 ns) 2.827 ns lcd:u2\|clk 2 REG LCFF_X21_Y17_N29 2 " "Info: 2: + IC(1.041 ns) + CELL(0.787 ns) = 2.827 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 2; REG Node = 'lcd:u2\|clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { clk_50 lcd:u2|clk } "NODE_NAME" } } { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.000 ns) 4.591 ns lcd:u2\|clk~clkctrl 3 COMB CLKCTRL_G3 37 " "Info: 3: + IC(1.764 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'lcd:u2\|clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { lcd:u2|clk lcd:u2|clk~clkctrl } "NODE_NAME" } } { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.164 ns lcd:u2\|palabra\[10\] 4 REG LCFF_X62_Y35_N19 2 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.164 ns; Loc. = LCFF_X62_Y35_N19; Fanout = 2; REG Node = 'lcd:u2\|palabra\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { lcd:u2|clk~clkctrl lcd:u2|palabra[10] } "NODE_NAME" } } { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.69 % ) " "Info: Total cell delay = 2.323 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.841 ns ( 62.31 % ) " "Info: Total interconnect delay = 3.841 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { clk_50 lcd:u2|clk lcd:u2|clk~clkctrl lcd:u2|palabra[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { clk_50 {} clk_50~combout {} lcd:u2|clk {} lcd:u2|clk~clkctrl {} lcd:u2|palabra[10] {} } { 0.000ns 0.000ns 1.041ns 1.764ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.944 ns + Longest register pin " "Info: + Longest register to pin delay is 7.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:u2\|palabra\[10\] 1 REG LCFF_X62_Y35_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y35_N19; Fanout = 2; REG Node = 'lcd:u2\|palabra\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:u2|palabra[10] } "NODE_NAME" } } { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.312 ns) + CELL(2.632 ns) 7.944 ns palabra\[10\] 2 PIN PIN_K3 0 " "Info: 2: + IC(5.312 ns) + CELL(2.632 ns) = 7.944 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'palabra\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { lcd:u2|palabra[10] palabra[10] } "NODE_NAME" } } { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 33.13 % ) " "Info: Total cell delay = 2.632 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.312 ns ( 66.87 % ) " "Info: Total interconnect delay = 5.312 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { lcd:u2|palabra[10] palabra[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { lcd:u2|palabra[10] {} palabra[10] {} } { 0.000ns 5.312ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { clk_50 lcd:u2|clk lcd:u2|clk~clkctrl lcd:u2|palabra[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { clk_50 {} clk_50~combout {} lcd:u2|clk {} lcd:u2|clk~clkctrl {} lcd:u2|palabra[10] {} } { 0.000ns 0.000ns 1.041ns 1.764ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { lcd:u2|palabra[10] palabra[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { lcd:u2|palabra[10] {} palabra[10] {} } { 0.000ns 5.312ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:19:53 2017 " "Info: Processing ended: Tue Dec 12 10:19:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
