INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenov/lab_f/lab_f.srcs/sources_1/imports/Provided code/d_type_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenov/lab_f/lab_f.srcs/sources_1/imports/Provided code/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenov/lab_f/lab_f.srcs/sources_1/imports/Provided code/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenov/lab_f/lab_f.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenov/lab_f/lab_f.srcs/sim_1/new/dff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register CCLK is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenov/lab_f/lab_f.srcs/sim_1/new/dff_tb.v:11]
ERROR: [VRFC 10-8530] module 'dff_tb' is ignored due to previous errors [C:/Users/lenov/lab_f/lab_f.srcs/sim_1/new/dff_tb.v:2]
