<head>
<link rel="stylesheet" type="text/css" href="qrc:///StyleSheets/Help/general.css">
<meta charset="UTF-8">
</head>
<body>
	<p>A <strong>Look-Up Table (LUT)</strong> is an array that stores an input/output relationship for combinatorial logic. The outputs of the LUTs can be configured to any user defined function, including the following standard digital logic devices (AND, NAND, OR, NOR, XOR, XNOR, Inverter, Buffer).</p>

	<h4>EXAMPLES</h4><hr>

	<h3>Logic cells:</h3>

	<p style="margin-left:2em;">LUT can be configured with standard logics (AND, OR, XOR, NAND, NOR, NXOR, Inverter, Buffer) or defined by a user for specific functions.</p>

	<h3>Edge detectors:</h3>

	<p style="margin-left:2em;">As propagation through the LUT takes some time, an edge detector can be created using two LUTs. To create an Edge detector, use 2 LUTs. Connect the input to both a LUT for delay and a LUT to compare, while connecting the output of the delay LUT to the input of the compare LUT. The compare LUT should be configured to output HIGH whenever the 2 inputs are different.</p>

	<h3>Latches:</h3>

	<p style="margin-left:2em;">If the output of the LUT is connected to its input and it is configured in a proper way the output can be latched when the defined signal appears on one of the remaining LUT inputs.</p>

	<h3>Multiplexers:</h3>

	<p style="margin-left:2em;">Use one or more inputs to control which of the signals propagates to the output.</p>

	<h4>Parameters</h4><hr>

	<h3>Type:</h3>

	<p style="margin-left:2em;">For Combination Blocks only, the user may choose which functions to use. Please go to the relative info block for more information.</p>

<p>
	<p class = "li1">• <strong>LUT</strong>;</p>
	<p class = "li1">• <strong>CNT/DLY/FSM</strong>;</p>
	<p class = "li1">• <strong>DFF/LATCH</strong>;</p>
	<p class = "li1">• <strong>Pipe Delay</strong>;</p>
	<p class = "li1">• <strong>PGEN</strong>;</p><br />
</p>

	<h3>OUT:</h3>

	<p style="margin-left:2em;">This column is where the user can define the input-to-output relationship. Inputs are IN2, IN1 and IN0 as connected through the Designer. (hover over the block to see which pins correspond to which input). A Warning is given if a LUT is being used but no outputs are configured.</p>

	<h3>Standard gates:</h3>

	<p style="margin-left:2em;">Quick-Select from the standard gates (AND, NAND, OR, NOR, XOR, XNOR, Inverter, Buffer) in the drop down menu.</p>

	<h3>Regular shape:</h3>

	<p style="margin-left:2em;">Enables/disables the gate-depended shape of the item.</p>

	<h3>All to 0:</h3>

	<p style="margin-left:2em;">Reset all OUT values to 0.</p>

	<h2>All to 1</h2>

	<p style="margin-left:2em;">Set all OUT values to 1.</p>

	<h2>Invert</h2>

	<p style="margin-left:2em;">Set all OUT values to opposite.</p>
</body>