/*
 * Copyright (c) 2023, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __DDR_REGS_H__
#define __DDR_REGS_H__

#include <platform_def.h>

#define DDR_PHY_BASE				((uintptr_t)RZ_SOC_DDR_PHY_BASE)
#define DDR_MC_BASE					((uintptr_t)RZ_SOC_DDR_MC_BASE)

#define ADDR_SPACE_ADDR				(219)
#define ADDR_SPACE_OFFSET			(24)
#define ADDR_SPACE_WIDTH			(6)
#define BIST_DATA_CHECK_ADDR		(220)
#define BIST_DATA_CHECK_OFFSET		(0)
#define BIST_DATA_CHECK_WIDTH		(1)
#define BIST_DATA_PATTERN_ADDR		(226)
#define BIST_GO_ADDR				(219)
#define BIST_GO_OFFSET				(8)
#define BIST_GO_WIDTH				(1)
#define BIST_START_ADDRESS_ADDR		(221)
#define BIST_START_ADDRESS_WIDTH	(33)
#define BIST_TEST_MODE_ADDR			(225)
#define BIST_TEST_MODE_OFFSET		(0)
#define BIST_TEST_MODE_WIDTH		(3)
#define BSTLEN_ADDR					(64)
#define BSTLEN_OFFSET				(8)
#define BSTLEN_WIDTH				(6)
#define CS_MAP_ADDR					(312)
#define CS_MAP_OFFSET				(24)
#define CS_MAP_WIDTH				(2)
#define CS_VAL_UPPER_0_ADDR			(304)
#define CS_VAL_UPPER_0_OFFSET		(16)
#define CS_VAL_UPPER_0_WIDTH		(16)
#define CS_VAL_UPPER_1_ADDR			(306)
#define CS_VAL_UPPER_1_OFFSET		(16)
#define CS_VAL_UPPER_1_WIDTH		(16)
#define ECC_DISABLE_W_UC_ERR_ADDR	(232)
#define ECC_DISABLE_W_UC_ERR_OFFSET	(24)
#define ECC_DISABLE_W_UC_ERR_WIDTH	(1)
#define INT_ACK_BIST_ADDR			(343)
#define INT_ACK_BIST_OFFSET			(16)
#define INT_ACK_ECC_ADDR			(338)
#define INT_ACK_ECC_OFFSET			(0)
#define INT_ACK_ECC_WIDTH			(32)
#define INT_MASK_MASTER_ADDR		(327)
#define INT_MASK_MASTER_OFFSET		(0)
#define INT_STATUS_BIST_ADDR		(334)
#define INT_STATUS_BIST_OFFSET		(16)
#define INT_STATUS_ECC_ADDR			(329)
#define INT_STATUS_ECC_OFFSET		(0)
#define INT_STATUS_ECC_WIDTH		(32)
#define INT_STATUS_INIT_ADDR		(335)
#define INT_STATUS_INIT_OFFSET		(24)
#define LPI_WAKEUP_EN_ADDR			(158)
#define LPI_WAKEUP_EN_OFFSET		(16)
#define LPI_WAKEUP_EN_WIDTH			(6)
#define LP_AUTO_ENTRY_EN_ADDR		(160)
#define LP_AUTO_ENTRY_EN_OFFSET		(24)
#define LP_AUTO_ENTRY_EN_WIDTH		(4)
#define MEM_DP_REDUCTION_ADDR		(313)
#define MEM_DP_REDUCTION_OFFSET		(0)
#define MEM_DP_REDUCTION_WIDTH		(1)
#define PCPCS_PD_EN_ADDR			(167)
#define PCPCS_PD_EN_OFFSET			(8)
#define PCPCS_PD_EN_WIDTH			(1)
#define PHY_INDEP_INIT_MODE_ADDR	(26)
#define PHY_INDEP_INIT_MODE_OFFSET	(8)
#define PHY_INDEP_INIT_MODE_WIDTH	(1)
#define PWRUP_SREFRESH_EXIT_ADDR	(103)
#define PWRUP_SREFRESH_EXIT_OFFSET	(0)
#define PWRUP_SREFRESH_EXIT_WIDTH	(1)
#define R2R_DIFFCS_DLY_F0_ADDR		(376)
#define R2R_DIFFCS_DLY_F0_OFFSET	(16)
#define R2R_DIFFCS_DLY_F0_WIDTH		(5)
#define R2W_DIFFCS_DLY_F0_ADDR		(376)
#define R2W_DIFFCS_DLY_F0_OFFSET	(24)
#define R2W_DIFFCS_DLY_F0_WIDTH		(5)
#define START_ADDR					(0)
#define START_OFFSET				(0)
#define START_WIDTH					(1)
#define TDFI_PHY_RDLAT_F0_ADDR		(732)
#define TDFI_PHY_RDLAT_F0_OFFSET	(0)
#define TDFI_PHY_RDLAT_F0_WIDTH		(7)
#define TDFI_WRDATA_DELAY_ADDR		(761)
#define TDFI_WRDATA_DELAY_OFFSET	(8)
#define TDFI_WRDATA_DELAY_WIDTH		(8)
#define W2R_DIFFCS_DLY_F0_ADDR		(377)
#define W2R_DIFFCS_DLY_F0_OFFSET	(0)
#define W2R_DIFFCS_DLY_F0_WIDTH		(5)
#define W2W_DIFFCS_DLY_F0_ADDR		(377)
#define W2W_DIFFCS_DLY_F0_OFFSET	(8)
#define W2W_DIFFCS_DLY_F0_WIDTH		(5)
#define CONTROLLER_BUSY_ADDR		(320)
#define CONTROLLER_BUSY_OFFSET		(24)
#define CONTROLLER_BUSY_WIDTH		(1)
#define DFIBUS_FREQ_F0_ADDR			(26)
#define DFIBUS_FREQ_F0_OFFSET		(16)
#define DFIBUS_FREQ_F0_WIDTH		(5)
#define DFIBUS_FREQ_F1_OFFSET		(24)
#define DFIBUS_FREQ_F1_WIDTH		(5)
#define LP_CMD_ADDR					(151)
#define LP_CMD_OFFSET				(16)
#define LP_CMD_WIDTH				(7)
#define LP_STATE_CS0_ADDR			(160)
#define LP_STATE_CS0_OFFSET			(8)
#define LP_STATE_CS0_WIDTH			(7)
#define LP_STATE_CS1_ADDR			(160)
#define LP_STATE_CS1_OFFSET			(16)
#define LP_STATE_CS1_WIDTH			(7)

#endif /* __DDR_REGS_H__ */
