
autoidx 5

attribute \top 1
attribute \src "blinky16k.v:1.1-33.10"
module \top

  wire $auto$jsonparse.cc:516:json_import$4

  wire $auto$jsonparse.cc:516:json_import$3

  wire $auto$jsonparse.cc:516:json_import$2

  wire $auto$jsonparse.cc:516:json_import$1

  attribute \ROUTING "LogicTILE(45,01):OMUX38;LogicTILE(45,01):OMUX38:I1 <= LogicTILE(45,01):alta_slice12:Q;1;LogicTILE(45,01):RMUX72;LogicTILE(45,01):RMUX72:I18 <= LogicTILE(45,01):OMUX38:O0;1;IOTILE(45,00):IOMUX03;IOTILE(45,00):IOMUX03:I0 <= IOTILE(45,00):RMUX00:O0;1;LogicTILE(45,01):OMUX37;LogicTILE(45,01):OMUX37:I1 <= LogicTILE(45,01):alta_slice12:Q;1;LogicTILE(45,01):IMUX49;LogicTILE(45,01):IMUX49:I25 <= LogicTILE(45,01):OMUX37:O0;1;IOTILE(45,00):RMUX00;IOTILE(45,00):RMUX00:I0 <= LogicTILE(45,01):RMUX72:O0;1;LogicTILE(45,01):alta_slice12:B;LogicTILE(45,01):alta_slice12:B <= LogicTILE(45,01):IMUX49:O0;1;LogicTILE(45,01):alta_slice12:Q;;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[25]

  attribute \ROUTING "LogicTILE(47,02):RMUX31;LogicTILE(47,02):RMUX31:I21 <= LogicTILE(46,02):OMUX21:O0;1;LogicTILE(46,02):OMUX21;LogicTILE(46,02):OMUX21:I1 <= LogicTILE(46,02):alta_slice07:Q;1;LogicTILE(47,03):RMUX30;LogicTILE(47,03):RMUX30:I10 <= LogicTILE(47,02):RMUX31:O0;1;LogicTILE(46,02):alta_slice13:B;LogicTILE(46,02):alta_slice13:B <= LogicTILE(46,02):IMUX53:O0;1;LogicTILE(46,02):IMUX17;LogicTILE(46,02):IMUX17:I21 <= LogicTILE(46,02):OMUX22:O0;1;LogicTILE(46,02):IMUX53;LogicTILE(46,02):IMUX53:I21 <= LogicTILE(46,02):OMUX22:O0;1;LogicTILE(46,02):alta_slice04:B;LogicTILE(46,02):alta_slice04:B <= LogicTILE(46,02):IMUX17:O0;1;LogicTILE(46,02):IMUX21;LogicTILE(46,02):IMUX21:I21 <= LogicTILE(46,02):OMUX22:O0;1;IOTILE(49,03):RMUX06;IOTILE(49,03):RMUX06:I6 <= LogicTILE(47,03):RMUX30:O0;1;IOTILE(49,03):IOMUX02;IOTILE(49,03):IOMUX02:I1 <= IOTILE(49,03):RMUX06:O0;1;LogicTILE(46,02):alta_slice05:B;LogicTILE(46,02):alta_slice05:B <= LogicTILE(46,02):IMUX21:O0;1;LogicTILE(46,02):OMUX22;LogicTILE(46,02):OMUX22:I1 <= LogicTILE(46,02):alta_slice07:Q;1;LogicTILE(46,02):IMUX29;LogicTILE(46,02):IMUX29:I21 <= LogicTILE(46,02):OMUX22:O0;1;LogicTILE(46,02):alta_slice07:B;LogicTILE(46,02):alta_slice07:B <= LogicTILE(46,02):IMUX29:O0;1;LogicTILE(46,02):alta_slice07:Q;;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[22]

  attribute \ROUTING "LogicTILE(47,02):OMUX09;LogicTILE(47,02):OMUX09:I1 <= LogicTILE(47,02):alta_slice03:Q;1;RogicTILE(48,02):RMUX01;RogicTILE(48,02):RMUX01:I21 <= LogicTILE(47,02):OMUX09:O0;1;RogicTILE(48,03):RMUX05;RogicTILE(48,03):RMUX05:I17 <= RogicTILE(48,02):RMUX01:O0;1;IOTILE(49,03):RMUX00;IOTILE(49,03):RMUX00:I7 <= RogicTILE(48,03):RMUX05:O0;1;LogicTILE(47,02):IMUX11;LogicTILE(47,02):IMUX11:I9 <= LogicTILE(47,02):RMUX23:O0;1;IOTILE(49,03):IOMUX01;IOTILE(49,03):IOMUX01:I0 <= IOTILE(49,03):RMUX00:O0;1;LogicTILE(47,02):alta_slice02:D;LogicTILE(47,02):alta_slice02:D <= LogicTILE(47,02):IMUX11:O0;1;LogicTILE(47,02):alta_slice03:Q;;1;LogicTILE(47,02):OMUX11;LogicTILE(47,02):OMUX11:I1 <= LogicTILE(47,02):alta_slice03:Q;1;LogicTILE(47,02):RMUX23;LogicTILE(47,02):RMUX23:I21 <= LogicTILE(47,02):OMUX11:O0;1;LogicTILE(47,02):IMUX15;LogicTILE(47,02):IMUX15:I9 <= LogicTILE(47,02):RMUX23:O0;1;LogicTILE(47,02):alta_slice03:D;LogicTILE(47,02):alta_slice03:D <= LogicTILE(47,02):IMUX15:O0;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[21]

  attribute \ROUTING "RogicTILE(48,02):RMUX84;RogicTILE(48,02):RMUX84:I19 <= LogicTILE(47,02):OMUX39:O0;1;IOTILE(49,03):RMUX30;IOTILE(49,03):RMUX30:I7 <= RogicTILE(48,03):RMUX53:O0;1;LogicTILE(47,02):IMUX14;LogicTILE(47,02):IMUX14:I17 <= LogicTILE(47,02):RMUX77:O0;1;RogicTILE(48,03):RMUX53;RogicTILE(48,03):RMUX53:I8 <= RogicTILE(48,02):RMUX84:O0;1;LogicTILE(47,02):alta_slice03:C;LogicTILE(47,02):alta_slice03:C <= LogicTILE(47,02):IMUX14:O0;1;LogicTILE(47,02):alta_slice02:C;LogicTILE(47,02):alta_slice02:C <= LogicTILE(47,02):IMUX10:O0;1;IOTILE(49,03):IOMUX00;IOTILE(49,03):IOMUX00:I5 <= IOTILE(49,03):RMUX30:O0;1;LogicTILE(47,02):alta_slice13:C;LogicTILE(47,02):alta_slice13:C <= LogicTILE(47,02):IMUX54:O0;1;LogicTILE(47,02):RMUX77;LogicTILE(47,02):RMUX77:I19 <= LogicTILE(47,02):OMUX41:O0;1;LogicTILE(47,02):OMUX41;LogicTILE(47,02):OMUX41:I1 <= LogicTILE(47,02):alta_slice13:Q;1;LogicTILE(47,02):IMUX10;LogicTILE(47,02):IMUX10:I17 <= LogicTILE(47,02):RMUX77:O0;1;LogicTILE(47,02):OMUX39;LogicTILE(47,02):OMUX39:I1 <= LogicTILE(47,02):alta_slice13:Q;1;LogicTILE(47,02):IMUX54;LogicTILE(47,02):IMUX54:I17 <= LogicTILE(47,02):RMUX77:O0;1;LogicTILE(47,02):alta_slice13:Q;;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[20]

  attribute \ROUTING "LogicTILE(47,02):IMUX12;LogicTILE(47,02):IMUX12:I5 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):alta_slice03:A;LogicTILE(47,02):alta_slice03:A <= LogicTILE(47,02):IMUX12:O0;1;RogicTILE(48,02):RMUX62;RogicTILE(48,02):RMUX62:I18 <= LogicTILE(47,02):OMUX24:O0;1;LogicTILE(47,02):alta_slice02:A;LogicTILE(47,02):alta_slice02:A <= LogicTILE(47,02):IMUX08:O0;1;LogicTILE(47,02):alta_slice13:A;LogicTILE(47,02):alta_slice13:A <= LogicTILE(47,02):IMUX52:O0;1;LogicTILE(47,02):IMUX60;LogicTILE(47,02):IMUX60:I5 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):IMUX08;LogicTILE(47,02):IMUX08:I4 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):IMUX52;LogicTILE(47,02):IMUX52:I4 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):alta_slice08:LutOut;;1;LogicTILE(47,02):alta_slice15:A;LogicTILE(47,02):alta_slice15:A <= LogicTILE(47,02):IMUX60:O0;1;LogicTILE(47,02):OMUX24;LogicTILE(47,02):OMUX24:I0 <= LogicTILE(47,02):alta_slice08:LutOut;1"
  attribute \src "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_

  attribute \ROUTING "LogicTILE(47,02):OMUX03;LogicTILE(47,02):OMUX03:I1 <= LogicTILE(47,02):alta_slice01:Q;1;RogicTILE(48,04):RMUX83;RogicTILE(48,04):RMUX83:I16 <= RogicTILE(48,02):RMUX18:O0;1;IOTILE(49,04):RMUX42;IOTILE(49,04):RMUX42:I8 <= RogicTILE(48,04):RMUX83:O0;1;IOTILE(49,04):IOMUX04;IOTILE(49,04):IOMUX04:I7 <= IOTILE(49,04):RMUX42:O0;1;LogicTILE(47,02):alta_slice08:D;LogicTILE(47,02):alta_slice08:D <= LogicTILE(47,02):IMUX35:O0;1;RogicTILE(48,02):RMUX18;RogicTILE(48,02):RMUX18:I19 <= LogicTILE(47,02):OMUX03:O0;1;LogicTILE(47,02):alta_slice01:D;LogicTILE(47,02):alta_slice01:D <= LogicTILE(47,02):IMUX07:O0;1;LogicTILE(47,02):OMUX05;LogicTILE(47,02):OMUX05:I1 <= LogicTILE(47,02):alta_slice01:Q;1;LogicTILE(47,02):RMUX05;LogicTILE(47,02):RMUX05:I19 <= LogicTILE(47,02):OMUX05:O0;1;LogicTILE(47,02):IMUX07;LogicTILE(47,02):IMUX07:I7 <= LogicTILE(47,02):RMUX05:O0;1;LogicTILE(47,02):IMUX35;LogicTILE(47,02):IMUX35:I7 <= LogicTILE(47,02):RMUX05:O0;1;LogicTILE(47,02):alta_slice01:Q;;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[18]

  attribute \ROUTING "LogicTILE(47,02):IMUX34;LogicTILE(47,02):IMUX34:I16 <= LogicTILE(47,02):RMUX71:O0;1;LogicTILE(47,02):alta_slice01:C;LogicTILE(47,02):alta_slice01:C <= LogicTILE(47,02):IMUX06:O0;1;LogicTILE(47,02):OMUX35;LogicTILE(47,02):OMUX35:I1 <= LogicTILE(47,02):alta_slice11:Q;1;LogicTILE(47,02):IMUX46;LogicTILE(47,02):IMUX46:I16 <= LogicTILE(47,02):RMUX71:O0;1;LogicTILE(47,02):alta_slice11:C;LogicTILE(47,02):alta_slice11:C <= LogicTILE(47,02):IMUX46:O0;1;LogicTILE(47,02):alta_slice08:C;LogicTILE(47,02):alta_slice08:C <= LogicTILE(47,02):IMUX34:O0;1;LogicTILE(47,02):RMUX71;LogicTILE(47,02):RMUX71:I21 <= LogicTILE(47,02):OMUX35:O0;1;LogicTILE(47,02):IMUX06;LogicTILE(47,02):IMUX06:I16 <= LogicTILE(47,02):RMUX71:O0;1;LogicTILE(47,02):alta_slice11:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[17]

  attribute \ROUTING "LogicTILE(47,02):alta_slice08:B;LogicTILE(47,02):alta_slice08:B <= LogicTILE(47,02):IMUX33:O0;1;LogicTILE(47,02):IMUX05;LogicTILE(47,02):IMUX05:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):alta_slice01:B;LogicTILE(47,02):alta_slice01:B <= LogicTILE(47,02):IMUX05:O0;1;LogicTILE(47,02):IMUX45;LogicTILE(47,02):IMUX45:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):OMUX22;LogicTILE(47,02):OMUX22:I1 <= LogicTILE(47,02):alta_slice07:Q;1;LogicTILE(47,02):IMUX29;LogicTILE(47,02):IMUX29:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):alta_slice07:B;LogicTILE(47,02):alta_slice07:B <= LogicTILE(47,02):IMUX29:O0;1;LogicTILE(47,02):alta_slice11:B;LogicTILE(47,02):alta_slice11:B <= LogicTILE(47,02):IMUX45:O0;1;LogicTILE(47,02):IMUX33;LogicTILE(47,02):IMUX33:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):alta_slice07:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[16]

  attribute \ROUTING "LogicTILE(46,01):IMUX27;LogicTILE(46,01):IMUX27:I18 <= LogicTILE(46,01):RMUX53:O0;1;LogicTILE(46,01):RMUX53;LogicTILE(46,01):RMUX53:I19 <= LogicTILE(46,01):OMUX29:O0;1;LogicTILE(46,01):alta_slice06:D;LogicTILE(46,01):alta_slice06:D <= LogicTILE(46,01):IMUX27:O0;1;LogicTILE(46,01):alta_slice09:Q;;1;LogicTILE(46,01):OMUX29;LogicTILE(46,01):OMUX29:I1 <= LogicTILE(46,01):alta_slice09:Q;1;LogicTILE(46,01):alta_slice09:D;LogicTILE(46,01):alta_slice09:D <= LogicTILE(46,01):IMUX39:O0;1;LogicTILE(46,01):IMUX39;LogicTILE(46,01):IMUX39:I18 <= LogicTILE(46,01):RMUX53:O0;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[15]

  attribute \ROUTING "LogicTILE(46,01):alta_slice09:A;LogicTILE(46,01):alta_slice09:A <= LogicTILE(46,01):IMUX36:O0;1;LogicTILE(46,01):IMUX08;LogicTILE(46,01):IMUX08:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(46,01):alta_slice06:A;LogicTILE(46,01):alta_slice06:A <= LogicTILE(46,01):IMUX24:O0;1;LogicTILE(46,01):IMUX44;LogicTILE(46,01):IMUX44:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(46,01):IMUX24;LogicTILE(46,01):IMUX24:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(46,01):alta_slice11:A;LogicTILE(46,01):alta_slice11:A <= LogicTILE(46,01):IMUX44:O0;1;LogicTILE(45,01):OMUX09;LogicTILE(45,01):OMUX09:I0 <= LogicTILE(45,01):alta_slice03:LutOut;1;LogicTILE(46,01):alta_slice02:A;LogicTILE(46,01):alta_slice02:A <= LogicTILE(46,01):IMUX08:O0;1;LogicTILE(46,01):RMUX05;LogicTILE(46,01):RMUX05:I21 <= LogicTILE(45,01):OMUX09:O0;1;LogicTILE(46,01):IMUX36;LogicTILE(46,01):IMUX36:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(45,01):alta_slice03:LutOut;;1"
  wire $abc$540$new_n70_

  attribute \ROUTING "LogicTILE(45,01):alta_slice14:Q;;1;LogicTILE(45,01):OMUX42;LogicTILE(45,01):OMUX42:I1 <= LogicTILE(45,01):alta_slice14:Q;1;LogicTILE(46,01):RMUX80;LogicTILE(46,01):RMUX80:I20 <= LogicTILE(45,01):OMUX42:O0;1;LogicTILE(45,01):IMUX15;LogicTILE(45,01):IMUX15:I6 <= LogicTILE(46,01):RMUX80:O0;1;LogicTILE(45,01):alta_slice03:D;LogicTILE(45,01):alta_slice03:D <= LogicTILE(45,01):IMUX15:O0;1;LogicTILE(45,01):alta_slice14:D;LogicTILE(45,01):alta_slice14:D <= LogicTILE(45,01):IMUX59:O0;1;LogicTILE(45,01):IMUX59;LogicTILE(45,01):IMUX59:I5 <= LogicTILE(46,01):RMUX80:O0;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[12]

  attribute \ROUTING "LogicTILE(45,01):IMUX12;LogicTILE(45,01):IMUX12:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,01):alta_slice03:A;LogicTILE(45,01):alta_slice03:A <= LogicTILE(45,01):IMUX12:O0;1;LogicTILE(45,02):OMUX21;LogicTILE(45,02):OMUX21:I0 <= LogicTILE(45,02):alta_slice07:LutOut;1;LogicTILE(46,02):RMUX27;LogicTILE(46,02):RMUX27:I21 <= LogicTILE(45,02):OMUX21:O0;1;LogicTILE(45,01):alta_slice00:A;LogicTILE(45,01):alta_slice00:A <= LogicTILE(45,01):IMUX00:O0;1;LogicTILE(45,01):IMUX24;LogicTILE(45,01):IMUX24:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,02):alta_slice07:LutOut;;1;LogicTILE(45,01):IMUX00;LogicTILE(45,01):IMUX00:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,01):alta_slice06:A;LogicTILE(45,01):alta_slice06:A <= LogicTILE(45,01):IMUX24:O0;1;LogicTILE(46,01):RMUX19;LogicTILE(46,01):RMUX19:I13 <= LogicTILE(46,02):RMUX27:O0;1;LogicTILE(45,01):RMUX65;LogicTILE(45,01):RMUX65:I0 <= LogicTILE(46,01):RMUX19:O0;1;LogicTILE(45,01):IMUX56;LogicTILE(45,01):IMUX56:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,01):alta_slice14:A;LogicTILE(45,01):alta_slice14:A <= LogicTILE(45,01):IMUX56:O0;1"
  attribute \src "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_

  attribute \ROUTING "LogicTILE(46,02):OMUX15;LogicTILE(46,02):OMUX15:I1 <= LogicTILE(46,02):alta_slice05:Q;1;LogicTILE(47,02):RMUX39;LogicTILE(47,02):RMUX39:I19 <= LogicTILE(46,02):OMUX15:O0;1;LogicTILE(47,03):RMUX60;LogicTILE(47,03):RMUX60:I12 <= LogicTILE(47,02):RMUX39:O0;1;LogicTILE(46,02):alta_slice13:C;LogicTILE(46,02):alta_slice13:C <= LogicTILE(46,02):IMUX54:O0;1;LogicTILE(46,02):IMUX18;LogicTILE(46,02):IMUX18:I12 <= LogicTILE(46,02):RMUX34:O0;1;LogicTILE(46,02):IMUX54;LogicTILE(46,02):IMUX54:I12 <= LogicTILE(46,02):RMUX34:O0;1;LogicTILE(46,02):alta_slice04:C;LogicTILE(46,02):alta_slice04:C <= LogicTILE(46,02):IMUX18:O0;1;LogicTILE(46,02):IMUX22;LogicTILE(46,02):IMUX22:I12 <= LogicTILE(46,02):RMUX34:O0;1;IOTILE(49,03):IOMUX03;IOTILE(49,03):IOMUX03:I3 <= IOTILE(49,03):RMUX18:O0;1;LogicTILE(46,02):alta_slice05:C;LogicTILE(46,02):alta_slice05:C <= LogicTILE(46,02):IMUX22:O0;1;LogicTILE(46,02):OMUX17;LogicTILE(46,02):OMUX17:I1 <= LogicTILE(46,02):alta_slice05:Q;1;LogicTILE(46,02):RMUX34;LogicTILE(46,02):RMUX34:I19 <= LogicTILE(46,02):OMUX17:O0;1;IOTILE(49,03):RMUX18;IOTILE(49,03):RMUX18:I4 <= LogicTILE(47,03):RMUX60:O0;1;LogicTILE(46,02):alta_slice05:Q;;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[23]

  attribute \ROUTING "LogicTILE(45,02):alta_slice07:D;LogicTILE(45,02):alta_slice07:D <= LogicTILE(45,02):IMUX31:O0;1;LogicTILE(45,02):alta_slice00:D;LogicTILE(45,02):alta_slice00:D <= LogicTILE(45,02):IMUX03:O0;1;LogicTILE(45,02):RMUX05;LogicTILE(45,02):RMUX05:I18 <= LogicTILE(45,02):OMUX02:O0;1;LogicTILE(45,02):IMUX03;LogicTILE(45,02):IMUX03:I7 <= LogicTILE(45,02):RMUX05:O0;1;LogicTILE(45,02):IMUX31;LogicTILE(45,02):IMUX31:I7 <= LogicTILE(45,02):RMUX05:O0;1;LogicTILE(45,02):OMUX02;LogicTILE(45,02):OMUX02:I1 <= LogicTILE(45,02):alta_slice00:Q;1;LogicTILE(45,02):alta_slice00:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[9]

  attribute \ROUTING "LogicTILE(46,02):alta_slice13:A;LogicTILE(46,02):alta_slice13:A <= LogicTILE(46,02):IMUX52:O0;1;LogicTILE(46,02):IMUX16;LogicTILE(46,02):IMUX16:I0 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(46,02):IMUX52;LogicTILE(46,02):IMUX52:I1 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(46,02):alta_slice04:A;LogicTILE(46,02):alta_slice04:A <= LogicTILE(46,02):IMUX16:O0;1;LogicTILE(46,02):IMUX20;LogicTILE(46,02):IMUX20:I1 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(46,02):alta_slice05:A;LogicTILE(46,02):alta_slice05:A <= LogicTILE(46,02):IMUX20:O0;1;LogicTILE(46,02):alta_slice07:A;LogicTILE(46,02):alta_slice07:A <= LogicTILE(46,02):IMUX28:O0;1;LogicTILE(47,02):OMUX08;LogicTILE(47,02):OMUX08:I0 <= LogicTILE(47,02):alta_slice02:LutOut;1;LogicTILE(46,02):IMUX28;LogicTILE(46,02):IMUX28:I1 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(47,02):RMUX14;LogicTILE(47,02):RMUX14:I20 <= LogicTILE(47,02):OMUX08:O0;1;LogicTILE(47,02):alta_slice02:LutOut;;1"
  attribute \src "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_

  attribute \ROUTING "LogicTILE(46,01):IMUX26;LogicTILE(46,01):IMUX26:I0 <= LogicTILE(47,01):RMUX02:O0;1;LogicTILE(46,01):alta_slice09:C;LogicTILE(46,01):alta_slice09:C <= LogicTILE(46,01):IMUX38:O0;1;LogicTILE(46,01):alta_slice02:C;LogicTILE(46,01):alta_slice02:C <= LogicTILE(46,01):IMUX10:O0;1;LogicTILE(46,01):alta_slice06:C;LogicTILE(46,01):alta_slice06:C <= LogicTILE(46,01):IMUX26:O0;1;LogicTILE(46,01):OMUX06;LogicTILE(46,01):OMUX06:I1 <= LogicTILE(46,01):alta_slice02:Q;1;LogicTILE(46,01):IMUX38;LogicTILE(46,01):IMUX38:I0 <= LogicTILE(47,01):RMUX02:O0;1;LogicTILE(47,01):RMUX02;LogicTILE(47,01):RMUX02:I20 <= LogicTILE(46,01):OMUX06:O0;1;LogicTILE(46,01):IMUX10;LogicTILE(46,01):IMUX10:I0 <= LogicTILE(47,01):RMUX02:O0;1;LogicTILE(46,01):alta_slice02:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[14]

  attribute \ROUTING "LogicTILE(44,02):IMUX16;LogicTILE(44,02):IMUX16:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):IMUX60;LogicTILE(44,02):IMUX60:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice15:A;LogicTILE(44,02):alta_slice15:A <= LogicTILE(44,02):IMUX60:O0;1;LogicTILE(44,02):IMUX40;LogicTILE(44,02):IMUX40:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice10:A;LogicTILE(44,02):alta_slice10:A <= LogicTILE(44,02):IMUX40:O0;1;LogicTILE(44,02):alta_slice04:A;LogicTILE(44,02):alta_slice04:A <= LogicTILE(44,02):IMUX16:O0;1;LogicTILE(44,02):OMUX14;LogicTILE(44,02):OMUX14:I1 <= LogicTILE(44,02):alta_slice04:Q;1;LogicTILE(44,02):IMUX12;LogicTILE(44,02):IMUX12:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice03:A;LogicTILE(44,02):alta_slice03:A <= LogicTILE(44,02):IMUX12:O0;1;LogicTILE(44,02):alta_slice04:Q;;1;LogicTILE(44,02):RMUX34;LogicTILE(44,02):RMUX34:I18 <= LogicTILE(44,02):OMUX14:O0;1;LogicTILE(44,02):IMUX24;LogicTILE(44,02):IMUX24:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice06:A;LogicTILE(44,02):alta_slice06:A <= LogicTILE(44,02):IMUX24:O0;1"
  attribute \src "blinky16k.v:27.12-27.15"
  wire \ctr[0]

  attribute \ROUTING "LogicTILE(45,02):IMUX28;LogicTILE(45,02):IMUX28:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):alta_slice07:A;LogicTILE(45,02):alta_slice07:A <= LogicTILE(45,02):IMUX28:O0;1;LogicTILE(45,02):alta_slice13:A;LogicTILE(45,02):alta_slice13:A <= LogicTILE(45,02):IMUX52:O0;1;LogicTILE(44,01):alta_slice10:LutOut;;1;LogicTILE(45,02):IMUX00;LogicTILE(45,02):IMUX00:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):alta_slice00:A;LogicTILE(45,02):alta_slice00:A <= LogicTILE(45,02):IMUX00:O0;1;LogicTILE(44,01):OMUX30;LogicTILE(44,01):OMUX30:I0 <= LogicTILE(44,01):alta_slice10:LutOut;1;LogicTILE(45,02):IMUX52;LogicTILE(45,02):IMUX52:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):IMUX60;LogicTILE(45,02):IMUX60:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):alta_slice15:A;LogicTILE(45,02):alta_slice15:A <= LogicTILE(45,02):IMUX60:O0;1;LogicTILE(45,01):RMUX54;LogicTILE(45,01):RMUX54:I20 <= LogicTILE(44,01):OMUX30:O0;1;LogicTILE(45,02):RMUX28;LogicTILE(45,02):RMUX28:I8 <= LogicTILE(45,01):RMUX54:O0;1"
  attribute \src "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_

  attribute \ROUTING "LogicTILE(44,01):alta_slice10:D;LogicTILE(44,01):alta_slice10:D <= LogicTILE(44,01):IMUX43:O0;1;LogicTILE(44,01):OMUX35;LogicTILE(44,01):OMUX35:I1 <= LogicTILE(44,01):alta_slice11:Q;1;LogicTILE(44,01):IMUX43;LogicTILE(44,01):IMUX43:I14 <= LogicTILE(44,01):RMUX65:O0;1;LogicTILE(44,01):RMUX65;LogicTILE(44,01):RMUX65:I21 <= LogicTILE(44,01):OMUX35:O0;1;LogicTILE(44,01):IMUX47;LogicTILE(44,01):IMUX47:I14 <= LogicTILE(44,01):RMUX65:O0;1;LogicTILE(44,01):alta_slice11:D;LogicTILE(44,01):alta_slice11:D <= LogicTILE(44,01):IMUX47:O0;1;LogicTILE(44,01):alta_slice11:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[6]

  attribute \ROUTING "LogicTILE(46,01):IMUX37;LogicTILE(46,01):IMUX37:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):alta_slice09:B;LogicTILE(46,01):alta_slice09:B <= LogicTILE(46,01):IMUX37:O0;1;LogicTILE(46,01):IMUX09;LogicTILE(46,01):IMUX09:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):OMUX35;LogicTILE(46,01):OMUX35:I1 <= LogicTILE(46,01):alta_slice11:Q;1;LogicTILE(46,01):RMUX64;LogicTILE(46,01):RMUX64:I21 <= LogicTILE(46,01):OMUX35:O0;1;LogicTILE(46,01):alta_slice06:B;LogicTILE(46,01):alta_slice06:B <= LogicTILE(46,01):IMUX25:O0;1;LogicTILE(46,01):IMUX45;LogicTILE(46,01):IMUX45:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):IMUX25;LogicTILE(46,01):IMUX25:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):alta_slice11:B;LogicTILE(46,01):alta_slice11:B <= LogicTILE(46,01):IMUX45:O0;1;LogicTILE(46,01):alta_slice02:B;LogicTILE(46,01):alta_slice02:B <= LogicTILE(46,01):IMUX09:O0;1;LogicTILE(46,01):alta_slice11:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[13]

  attribute \ROUTING "LogicTILE(44,01):alta_slice10:C;LogicTILE(44,01):alta_slice10:C <= LogicTILE(44,01):IMUX42:O0;1;LogicTILE(44,01):alta_slice11:C;LogicTILE(44,01):alta_slice11:C <= LogicTILE(44,01):IMUX46:O0;1;LogicTILE(44,01):alta_slice02:C;LogicTILE(44,01):alta_slice02:C <= LogicTILE(44,01):IMUX10:O0;1;LogicTILE(44,01):IMUX46;LogicTILE(44,01):IMUX46:I0 <= LogicTILE(45,01):RMUX02:O0;1;LogicTILE(44,01):OMUX06;LogicTILE(44,01):OMUX06:I1 <= LogicTILE(44,01):alta_slice02:Q;1;LogicTILE(45,01):RMUX02;LogicTILE(45,01):RMUX02:I20 <= LogicTILE(44,01):OMUX06:O0;1;LogicTILE(44,01):IMUX10;LogicTILE(44,01):IMUX10:I0 <= LogicTILE(45,01):RMUX02:O0;1;LogicTILE(44,01):IMUX42;LogicTILE(44,01):IMUX42:I0 <= LogicTILE(45,01):RMUX02:O0;1;LogicTILE(44,01):alta_slice02:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[5]

  attribute \ROUTING "RogicTILE(48,02):RMUX75;RogicTILE(48,02):RMUX75:I21 <= LogicTILE(47,02):OMUX45:O0;1;RogicTILE(48,04):RMUX17;RogicTILE(48,04):RMUX17:I13 <= RogicTILE(48,02):RMUX75:O0;1;IOTILE(49,04):RMUX06;IOTILE(49,04):RMUX06:I7 <= RogicTILE(48,04):RMUX17:O0;1;LogicTILE(47,02):OMUX45;LogicTILE(47,02):OMUX45:I1 <= LogicTILE(47,02):alta_slice15:Q;1;IOTILE(49,04):IOMUX05;IOTILE(49,04):IOMUX05:I1 <= IOTILE(49,04):RMUX06:O0;1;LogicTILE(47,02):IMUX13;LogicTILE(47,02):IMUX13:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):alta_slice03:B;LogicTILE(47,02):alta_slice03:B <= LogicTILE(47,02):IMUX13:O0;1;LogicTILE(47,02):RMUX95;LogicTILE(47,02):RMUX95:I21 <= LogicTILE(47,02):OMUX47:O0;1;LogicTILE(47,02):IMUX09;LogicTILE(47,02):IMUX09:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):IMUX53;LogicTILE(47,02):IMUX53:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):IMUX61;LogicTILE(47,02):IMUX61:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):alta_slice15:B;LogicTILE(47,02):alta_slice15:B <= LogicTILE(47,02):IMUX61:O0;1;LogicTILE(47,02):OMUX47;LogicTILE(47,02):OMUX47:I1 <= LogicTILE(47,02):alta_slice15:Q;1;LogicTILE(47,02):alta_slice02:B;LogicTILE(47,02):alta_slice02:B <= LogicTILE(47,02):IMUX09:O0;1;LogicTILE(47,02):alta_slice13:B;LogicTILE(47,02):alta_slice13:B <= LogicTILE(47,02):IMUX53:O0;1;LogicTILE(47,02):alta_slice15:Q;;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[19]

  attribute \ROUTING "LogicTILE(46,02):OMUX41;LogicTILE(46,02):OMUX41:I0 <= LogicTILE(46,02):alta_slice13:LutOut;1;LogicTILE(46,02):RMUX79;LogicTILE(46,02):RMUX79:I19 <= LogicTILE(46,02):OMUX41:O0;1;LogicTILE(45,01):IMUX48;LogicTILE(45,01):IMUX48:I2 <= LogicTILE(46,01):RMUX38:O0;1;LogicTILE(46,01):RMUX38;LogicTILE(46,01):RMUX38:I11 <= LogicTILE(46,02):RMUX79:O0;1;LogicTILE(45,01):alta_slice12:A;LogicTILE(45,01):alta_slice12:A <= LogicTILE(45,01):IMUX48:O0;1;LogicTILE(46,02):alta_slice13:LutOut;;1"
  attribute \src "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_

  attribute \ROUTING "LogicTILE(45,01):IMUX14;LogicTILE(45,01):IMUX14:I7 <= LogicTILE(45,01):RMUX11:O0;1;LogicTILE(45,01):alta_slice03:C;LogicTILE(45,01):alta_slice03:C <= LogicTILE(45,01):IMUX14:O0;1;LogicTILE(45,01):IMUX58;LogicTILE(45,01):IMUX58:I7 <= LogicTILE(45,01):RMUX11:O0;1;LogicTILE(45,01):alta_slice14:C;LogicTILE(45,01):alta_slice14:C <= LogicTILE(45,01):IMUX58:O0;1;LogicTILE(45,01):RMUX11;LogicTILE(45,01):RMUX11:I18 <= LogicTILE(45,01):OMUX02:O0;1;LogicTILE(45,01):IMUX02;LogicTILE(45,01):IMUX02:I7 <= LogicTILE(45,01):RMUX11:O0;1;LogicTILE(45,01):alta_slice00:C;LogicTILE(45,01):alta_slice00:C <= LogicTILE(45,01):IMUX02:O0;1;LogicTILE(45,01):OMUX02;LogicTILE(45,01):OMUX02:I1 <= LogicTILE(45,01):alta_slice00:Q;1;LogicTILE(45,01):alta_slice00:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[11]

  attribute \ROUTING "LogicTILE(45,02):IMUX29;LogicTILE(45,02):IMUX29:I11 <= LogicTILE(45,02):RMUX89:O0;1;LogicTILE(45,02):alta_slice07:B;LogicTILE(45,02):alta_slice07:B <= LogicTILE(45,02):IMUX29:O0;1;LogicTILE(45,02):alta_slice00:B;LogicTILE(45,02):alta_slice00:B <= LogicTILE(45,02):IMUX01:O0;1;LogicTILE(45,02):IMUX53;LogicTILE(45,02):IMUX53:I11 <= LogicTILE(45,02):RMUX89:O0;1;LogicTILE(45,02):alta_slice15:B;LogicTILE(45,02):alta_slice15:B <= LogicTILE(45,02):IMUX61:O0;1;LogicTILE(45,02):OMUX47;LogicTILE(45,02):OMUX47:I1 <= LogicTILE(45,02):alta_slice15:Q;1;LogicTILE(45,02):IMUX01;LogicTILE(45,02):IMUX01:I11 <= LogicTILE(45,02):RMUX89:O0;1;LogicTILE(45,02):alta_slice15:Q;;1;LogicTILE(45,02):RMUX89;LogicTILE(45,02):RMUX89:I21 <= LogicTILE(45,02):OMUX47:O0;1;LogicTILE(45,02):alta_slice13:B;LogicTILE(45,02):alta_slice13:B <= LogicTILE(45,02):IMUX53:O0;1;LogicTILE(45,02):IMUX61;LogicTILE(45,02):IMUX61:I11 <= LogicTILE(45,02):RMUX89:O0;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[7]

  attribute \ROUTING "LogicTILE(47,01):RMUX26;LogicTILE(47,01):RMUX26:I16 <= LogicTILE(47,02):RMUX06:O0;1;LogicTILE(46,01):CtrlMUX00;LogicTILE(46,01):CtrlMUX00:I1 <= LogicTILE(47,01):RMUX26:O0;1;LogicTILE(46,01):TileClkMUX00;LogicTILE(46,01):TileClkMUX00:I1 <= LogicTILE(46,01):CtrlMUX00:O0;1;LogicTILE(45,01):ClkMUX14;LogicTILE(45,01):ClkMUX14:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(46,01):ClkMUX09;LogicTILE(46,01):ClkMUX09:I0 <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):ClkMUX00;LogicTILE(45,01):ClkMUX00:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):RMUX31;LogicTILE(45,01):RMUX31:I1 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(45,02):CtrlMUX01;LogicTILE(45,02):CtrlMUX01:I27 <= LogicTILE(45,02):RMUX35:O0;1;LogicTILE(45,02):TileClkMUX00;LogicTILE(45,02):TileClkMUX00:I2 <= LogicTILE(45,02):CtrlMUX01:O0;1;LogicTILE(45,02):alta_clkenctrl00:ClkOut;LogicTILE(45,02):alta_clkenctrl00:ClkIn <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,01):ClkMUX11;LogicTILE(44,01):ClkMUX11:I1 <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;LogicTILE(46,01):ClkMUX11;LogicTILE(46,01):ClkMUX11:I0 <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;LogicTILE(44,01):RMUX35;LogicTILE(44,01):RMUX35:I2 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(44,01):TileClkMUX01;LogicTILE(44,01):TileClkMUX01:I2 <= LogicTILE(44,01):CtrlMUX03:O0;1;LogicTILE(44,01):alta_clkenctrl01:ClkIn;LogicTILE(44,01):alta_clkenctrl01:ClkIn <= LogicTILE(44,01):TileClkMUX01:O0;1;LogicTILE(44,02):ClkMUX10;LogicTILE(44,02):ClkMUX10:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(47,03):RMUX72;LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0;1;LogicTILE(46,02):ClkMUX04;LogicTILE(46,02):ClkMUX04:I0 <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(47,02):ClkMUX13;LogicTILE(47,02):ClkMUX13:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(44,02):alta_clkenctrl00:ClkOut;LogicTILE(44,02):alta_clkenctrl00:ClkIn <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,02):RMUX28;LogicTILE(44,02):RMUX28:I17 <= LogicTILE(44,01):RMUX31:O0;1;LogicTILE(44,01):CtrlMUX03;LogicTILE(44,01):CtrlMUX03:I27 <= LogicTILE(44,01):RMUX35:O0;1;LogicTILE(44,02):alta_clkenctrl00:ClkIn;LogicTILE(44,02):alta_clkenctrl00:ClkIn <= LogicTILE(44,02):TileClkMUX00:O0;1;LogicTILE(47,02):TileClkMUX01;LogicTILE(47,02):TileClkMUX01:I2 <= LogicTILE(47,02):CtrlMUX03:O0;1;LogicTILE(44,01):RMUX31;LogicTILE(44,01):RMUX31:I2 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(47,02):RMUX06;LogicTILE(47,02):RMUX06:I9 <= LogicTILE(47,03):RMUX72:O0;1;LogicTILE(47,01):RMUX33;LogicTILE(47,01):RMUX33:I9 <= LogicTILE(47,02):RMUX06:O0;1;LogicTILE(46,01):ClkMUX02;LogicTILE(46,01):ClkMUX02:I0 <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):RMUX35;LogicTILE(45,01):RMUX35:I1 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(45,02):alta_clkenctrl00:ClkIn;LogicTILE(45,02):alta_clkenctrl00:ClkIn <= LogicTILE(45,02):TileClkMUX00:O0;1;LogicTILE(47,02):ClkMUX03;LogicTILE(47,02):ClkMUX03:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):CtrlMUX03;LogicTILE(45,01):CtrlMUX03:I27 <= LogicTILE(45,01):RMUX35:O0;1;LogicTILE(44,02):ClkMUX03;LogicTILE(44,02):ClkMUX03:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):alta_clkenctrl01:ClkIn;LogicTILE(45,01):alta_clkenctrl01:ClkIn <= LogicTILE(45,01):TileClkMUX01:O0;1;LogicTILE(45,02):ClkMUX13;LogicTILE(45,02):ClkMUX13:I0 <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,02):ClkMUX04;LogicTILE(44,02):ClkMUX04:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):alta_clkenctrl01:ClkOut;LogicTILE(45,01):alta_clkenctrl01:ClkIn <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(47,02):alta_clkenctrl01:ClkOut;LogicTILE(47,02):alta_clkenctrl01:ClkIn <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):ClkMUX12;LogicTILE(45,01):ClkMUX12:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(44,02):CtrlMUX01;LogicTILE(44,02):CtrlMUX01:I17 <= LogicTILE(44,02):RMUX28:O0;1;LogicTILE(46,02):ClkMUX05;LogicTILE(46,02):ClkMUX05:I0 <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,01):ClkMUX09;LogicTILE(44,01):ClkMUX09:I1 <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):ClkMUX06;LogicTILE(45,01):ClkMUX06:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(46,02):TileClkMUX00;LogicTILE(46,02):TileClkMUX00:I1 <= LogicTILE(46,02):CtrlMUX00:O0;1;LogicTILE(44,01):ClkMUX02;LogicTILE(44,01):ClkMUX02:I1 <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;LogicTILE(47,02):alta_clkenctrl01:ClkIn;LogicTILE(47,02):alta_clkenctrl01:ClkIn <= LogicTILE(47,02):TileClkMUX01:O0;1;LogicTILE(46,02):alta_clkenctrl00:ClkOut;LogicTILE(46,02):alta_clkenctrl00:ClkIn <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(46,01):alta_clkenctrl00:ClkOut;LogicTILE(46,01):alta_clkenctrl00:ClkIn <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;RogicTILE(48,15):BufMUX05;RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0;1;IOTILE(49,15):alta_io02:combout;;1;LogicTILE(47,02):ClkMUX01;LogicTILE(47,02):ClkMUX01:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(46,02):ClkMUX07;LogicTILE(46,02):ClkMUX07:I0 <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(47,02):ClkMUX15;LogicTILE(47,02):ClkMUX15:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(46,02):CtrlMUX00;LogicTILE(46,02):CtrlMUX00:I8 <= LogicTILE(47,02):RMUX02:O0;1;IOTILE(49,15):alta_indel02:in;IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout;1;LogicTILE(45,02):RMUX35;LogicTILE(45,02):RMUX35:I10 <= LogicTILE(45,01):RMUX31:O0;1;LogicTILE(47,02):ClkMUX11;LogicTILE(47,02):ClkMUX11:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(45,02):ClkMUX00;LogicTILE(45,02):ClkMUX00:I0 <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;IOTILE(49,15):alta_indel02:out;IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out;1;IOTILE(49,15):InputMUX02;IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out;1;LogicTILE(44,01):alta_clkenctrl01:ClkOut;LogicTILE(44,01):alta_clkenctrl01:ClkIn <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;RogicTILE(48,11):RMUX21;RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0;1;LogicTILE(46,01):alta_clkenctrl00:ClkIn;LogicTILE(46,01):alta_clkenctrl00:ClkIn <= LogicTILE(46,01):TileClkMUX00:O0;1;LogicTILE(47,02):RMUX02;LogicTILE(47,02):RMUX02:I16 <= LogicTILE(47,03):RMUX72:O0;1;LogicTILE(47,02):ClkMUX07;LogicTILE(47,02):ClkMUX07:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;RogicTILE(48,15):RMUX27;RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0;1;LogicTILE(47,07):RMUX66;LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0;1;LogicTILE(44,02):TileClkMUX00;LogicTILE(44,02):TileClkMUX00:I2 <= LogicTILE(44,02):CtrlMUX01:O0;1;LogicTILE(45,01):TileClkMUX01;LogicTILE(45,01):TileClkMUX01:I2 <= LogicTILE(45,01):CtrlMUX03:O0;1;LogicTILE(46,02):alta_clkenctrl00:ClkIn;LogicTILE(46,02):alta_clkenctrl00:ClkIn <= LogicTILE(46,02):TileClkMUX00:O0;1;RogicTILE(48,07):RMUX93;RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0;1;LogicTILE(47,02):CtrlMUX03;LogicTILE(47,02):CtrlMUX03:I7 <= LogicTILE(47,02):RMUX11:O0;1;LogicTILE(47,02):RMUX11;LogicTILE(47,02):RMUX11:I9 <= LogicTILE(47,03):RMUX72:O0;1;LogicTILE(45,02):ClkMUX15;LogicTILE(45,02):ClkMUX15:I0 <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,02):ClkMUX06;LogicTILE(44,02):ClkMUX06:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1"
  attribute \src "blinky16k.v:3.7-3.10"
  wire \clk

  attribute \ROUTING "LogicTILE(44,02):IMUX61;LogicTILE(44,02):IMUX61:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):alta_slice15:B;LogicTILE(44,02):alta_slice15:B <= LogicTILE(44,02):IMUX61:O0;1;LogicTILE(44,02):IMUX41;LogicTILE(44,02):IMUX41:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):IMUX13;LogicTILE(44,02):IMUX13:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):alta_slice03:B;LogicTILE(44,02):alta_slice03:B <= LogicTILE(44,02):IMUX13:O0;1;LogicTILE(44,02):OMUX20;LogicTILE(44,02):OMUX20:I1 <= LogicTILE(44,02):alta_slice06:Q;1;LogicTILE(44,02):alta_slice10:B;LogicTILE(44,02):alta_slice10:B <= LogicTILE(44,02):IMUX41:O0;1;LogicTILE(44,02):RMUX40;LogicTILE(44,02):RMUX40:I20 <= LogicTILE(44,02):OMUX20:O0;1;LogicTILE(44,02):IMUX25;LogicTILE(44,02):IMUX25:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):alta_slice06:B;LogicTILE(44,02):alta_slice06:B <= LogicTILE(44,02):IMUX25:O0;1;LogicTILE(44,02):alta_slice06:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[1]

  attribute \ROUTING "IOTILE(45,00):RMUX06;IOTILE(45,00):RMUX06:I5 <= LogicTILE(45,02):RMUX06:O0;1;LogicTILE(46,02):RMUX25;LogicTILE(46,02):RMUX25:I18 <= LogicTILE(46,02):OMUX14:O0;1;LogicTILE(45,02):RMUX06;LogicTILE(45,02):RMUX06:I0 <= LogicTILE(46,02):RMUX25:O0;1;IOTILE(45,00):IOMUX02;IOTILE(45,00):IOMUX02:I1 <= IOTILE(45,00):RMUX06:O0;1;LogicTILE(46,02):RMUX28;LogicTILE(46,02):RMUX28:I18 <= LogicTILE(46,02):OMUX14:O0;1;LogicTILE(46,02):OMUX14;LogicTILE(46,02):OMUX14:I1 <= LogicTILE(46,02):alta_slice04:Q;1;LogicTILE(46,02):IMUX55;LogicTILE(46,02):IMUX55:I10 <= LogicTILE(46,02):RMUX28:O0;1;LogicTILE(46,02):alta_slice04:D;LogicTILE(46,02):alta_slice04:D <= LogicTILE(46,02):IMUX19:O0;1;LogicTILE(46,02):alta_slice13:D;LogicTILE(46,02):alta_slice13:D <= LogicTILE(46,02):IMUX55:O0;1;LogicTILE(46,02):IMUX19;LogicTILE(46,02):IMUX19:I10 <= LogicTILE(46,02):RMUX28:O0;1;LogicTILE(46,02):alta_slice04:Q;;1"
  attribute \src "blinky16k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[24]

  attribute \ROUTING "LogicTILE(44,02):alta_slice04:C;LogicTILE(44,02):alta_slice04:C <= LogicTILE(44,02):IMUX18:O0;1;LogicTILE(45,01):IMUX51;LogicTILE(45,01):IMUX51:I1 <= LogicTILE(46,01):RMUX32:O0;1;LogicTILE(45,01):IMUX50;LogicTILE(45,01):IMUX50:I1 <= LogicTILE(46,01):RMUX26:O0;1;LogicTILE(45,01):alta_slice12:C;LogicTILE(45,01):alta_slice12:C <= LogicTILE(45,01):IMUX50:O0;1;LogicTILE(46,02):alta_slice05:D;LogicTILE(46,02):alta_slice05:D <= LogicTILE(46,02):IMUX23:O0;1;LogicTILE(47,02):RMUX32;LogicTILE(47,02):RMUX32:I18 <= LogicTILE(47,02):OMUX14:O0;1;LogicTILE(46,02):IMUX30;LogicTILE(46,02):IMUX30:I7 <= LogicTILE(46,02):RMUX11:O0;1;LogicTILE(44,02):IMUX19;LogicTILE(44,02):IMUX19:I0 <= LogicTILE(45,02):RMUX08:O0;1;LogicTILE(46,02):alta_slice07:C;LogicTILE(46,02):alta_slice07:C <= LogicTILE(46,02):IMUX30:O0;1;LogicTILE(46,02):RMUX11;LogicTILE(46,02):RMUX11:I0 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(47,02):IMUX55;LogicTILE(47,02):IMUX55:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(47,02):alta_slice15:D;LogicTILE(47,02):alta_slice15:D <= LogicTILE(47,02):IMUX63:O0;1;LogicTILE(46,02):alta_slice07:D;LogicTILE(46,02):alta_slice07:D <= LogicTILE(46,02):IMUX31:O0;1;LogicTILE(47,02):IMUX47;LogicTILE(47,02):IMUX47:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(47,02):alta_slice11:D;LogicTILE(47,02):alta_slice11:D <= LogicTILE(47,02):IMUX47:O0;1;LogicTILE(47,02):IMUX63;LogicTILE(47,02):IMUX63:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(47,02):RMUX28;LogicTILE(47,02):RMUX28:I18 <= LogicTILE(47,02):OMUX14:O0;1;LogicTILE(47,02):BufMUX04;LogicTILE(47,02):BufMUX04:I0 <= LogicTILE(47,02):alta_slice04:LutOut;1;LogicTILE(46,01):IMUX11;LogicTILE(46,01):IMUX11:I10 <= LogicTILE(46,01):RMUX28:O0;1;LogicTILE(44,02):alta_slice03:D;LogicTILE(44,02):alta_slice03:D <= LogicTILE(44,02):IMUX15:O0;1;LogicTILE(47,02):alta_slice07:C;LogicTILE(47,02):alta_slice07:C <= LogicTILE(47,02):IMUX30:O0;1;LogicTILE(46,01):alta_slice02:D;LogicTILE(46,01):alta_slice02:D <= LogicTILE(46,01):IMUX11:O0;1;LogicTILE(47,02):alta_slice07:D;LogicTILE(47,02):alta_slice07:D <= LogicTILE(47,02):IMUX31:O0;1;LogicTILE(46,01):RMUX28;LogicTILE(46,01):RMUX28:I16 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(46,01):alta_slice11:D;LogicTILE(46,01):alta_slice11:D <= LogicTILE(46,01):IMUX47:O0;1;LogicTILE(44,02):alta_slice04:D;LogicTILE(44,02):alta_slice04:D <= LogicTILE(44,02):IMUX19:O0;1;LogicTILE(44,02):IMUX17;LogicTILE(44,02):IMUX17:I7 <= LogicTILE(44,02):RMUX11:O0;1;LogicTILE(44,01):alta_slice09:C;LogicTILE(44,01):alta_slice09:C <= LogicTILE(44,01):IMUX38:O0;1;LogicTILE(46,01):RMUX34;LogicTILE(46,01):RMUX34:I9 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(44,02):alta_slice04:B;LogicTILE(44,02):alta_slice04:B <= LogicTILE(44,02):IMUX17:O0;1;LogicTILE(44,02):IMUX15;LogicTILE(44,02):IMUX15:I0 <= LogicTILE(45,02):RMUX08:O0;1;LogicTILE(46,01):RMUX32;LogicTILE(46,01):RMUX32:I9 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(46,02):RMUX06;LogicTILE(46,02):RMUX06:I0 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(45,01):IMUX26;LogicTILE(45,01):IMUX26:I2 <= LogicTILE(46,01):RMUX26:O0;1;LogicTILE(45,02):alta_slice15:C;LogicTILE(45,02):alta_slice15:C <= LogicTILE(45,02):IMUX62:O0;1;LogicTILE(45,01):alta_slice06:C;LogicTILE(45,01):alta_slice06:C <= LogicTILE(45,01):IMUX26:O0;1;LogicTILE(47,02):IMUX30;LogicTILE(47,02):IMUX30:I22 <= LogicTILE(47,02):BufMUX04:O0;1;LogicTILE(47,02):OMUX14;LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut;1;LogicTILE(45,02):alta_slice13:D;LogicTILE(45,02):alta_slice13:D <= LogicTILE(45,02):IMUX55:O0;1;LogicTILE(46,02):RMUX08;LogicTILE(46,02):RMUX08:I0 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(46,01):IMUX46;LogicTILE(46,01):IMUX46:I12 <= LogicTILE(46,01):RMUX34:O0;1;LogicTILE(44,01):IMUX11;LogicTILE(44,01):IMUX11:I11 <= LogicTILE(44,01):RMUX29:O0;1;LogicTILE(47,02):alta_slice13:D;LogicTILE(47,02):alta_slice13:D <= LogicTILE(47,02):IMUX55:O0;1;LogicTILE(45,02):IMUX62;LogicTILE(45,02):IMUX62:I7 <= LogicTILE(45,02):RMUX11:O0;1;LogicTILE(44,02):RMUX11;LogicTILE(44,02):RMUX11:I2 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(45,02):IMUX55;LogicTILE(45,02):IMUX55:I0 <= LogicTILE(46,02):RMUX08:O0;1;LogicTILE(45,01):alta_slice12:D;LogicTILE(45,01):alta_slice12:D <= LogicTILE(45,01):IMUX51:O0;1;LogicTILE(44,02):alta_slice06:C;LogicTILE(44,02):alta_slice06:C <= LogicTILE(44,02):IMUX26:O0;1;LogicTILE(44,01):RMUX29;LogicTILE(44,01):RMUX29:I16 <= LogicTILE(44,02):RMUX06:O0;1;LogicTILE(44,02):IMUX18;LogicTILE(44,02):IMUX18:I7 <= LogicTILE(44,02):RMUX11:O0;1;LogicTILE(44,01):alta_slice09:D;LogicTILE(44,01):alta_slice09:D <= LogicTILE(44,01):IMUX39:O0;1;LogicTILE(47,02):IMUX62;LogicTILE(47,02):IMUX62:I22 <= LogicTILE(47,02):BufMUX04:O0;1;LogicTILE(44,01):RMUX34;LogicTILE(44,01):RMUX34:I9 <= LogicTILE(44,02):RMUX06:O0;1;LogicTILE(47,02):IMUX31;LogicTILE(47,02):IMUX31:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(44,01):IMUX38;LogicTILE(44,01):IMUX38:I12 <= LogicTILE(44,01):RMUX34:O0;1;LogicTILE(46,01):IMUX47;LogicTILE(46,01):IMUX47:I10 <= LogicTILE(46,01):RMUX28:O0;1;LogicTILE(45,02):RMUX08;LogicTILE(45,02):RMUX08:I1 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(47,02):alta_slice15:C;LogicTILE(47,02):alta_slice15:C <= LogicTILE(47,02):IMUX62:O0;1;LogicTILE(44,01):alta_slice02:D;LogicTILE(44,01):alta_slice02:D <= LogicTILE(44,01):IMUX11:O0;1;LogicTILE(44,02):IMUX27;LogicTILE(44,02):IMUX27:I0 <= LogicTILE(45,02):RMUX08:O0;1;LogicTILE(45,01):alta_slice00:D;LogicTILE(45,01):alta_slice00:D <= LogicTILE(45,01):IMUX03:O0;1;LogicTILE(44,02):RMUX06;LogicTILE(44,02):RMUX06:I2 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(44,02):alta_slice06:D;LogicTILE(44,02):alta_slice06:D <= LogicTILE(44,02):IMUX27:O0;1;LogicTILE(46,01):RMUX26;LogicTILE(46,01):RMUX26:I16 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(45,02):IMUX63;LogicTILE(45,02):IMUX63:I0 <= LogicTILE(46,02):RMUX08:O0;1;LogicTILE(45,02):RMUX11;LogicTILE(45,02):RMUX11:I1 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(47,02):RMUX25;LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0;1;LogicTILE(45,01):alta_slice06:D;LogicTILE(45,01):alta_slice06:D <= LogicTILE(45,01):IMUX27:O0;1;LogicTILE(45,02):alta_slice15:D;LogicTILE(45,02):alta_slice15:D <= LogicTILE(45,02):IMUX63:O0;1;LogicTILE(46,02):IMUX31;LogicTILE(46,02):IMUX31:I2 <= LogicTILE(47,02):RMUX32:O0;1;LogicTILE(46,01):alta_slice11:C;LogicTILE(46,01):alta_slice11:C <= LogicTILE(46,01):IMUX46:O0;1;LogicTILE(46,02):IMUX23;LogicTILE(46,02):IMUX23:I2 <= LogicTILE(47,02):RMUX32:O0;1;LogicTILE(44,01):IMUX39;LogicTILE(44,01):IMUX39:I11 <= LogicTILE(44,01):RMUX29:O0;1;LogicTILE(45,01):IMUX27;LogicTILE(45,01):IMUX27:I2 <= LogicTILE(46,01):RMUX32:O0;1;LogicTILE(44,02):IMUX26;LogicTILE(44,02):IMUX26:I7 <= LogicTILE(44,02):RMUX11:O0;1;LogicTILE(45,01):IMUX03;LogicTILE(45,01):IMUX03:I1 <= LogicTILE(46,01):RMUX32:O0;1;LogicTILE(47,02):alta_slice04:LutOut;;1"
  wire $PACKER_VCC_NET

  attribute \ROUTING "LogicTILE(44,02):IMUX62;LogicTILE(44,02):IMUX62:I0 <= LogicTILE(45,02):RMUX02:O0;1;LogicTILE(44,02):alta_slice15:C;LogicTILE(44,02):alta_slice15:C <= LogicTILE(44,02):IMUX62:O0;1;LogicTILE(44,02):IMUX42;LogicTILE(44,02):IMUX42:I0 <= LogicTILE(45,02):RMUX02:O0;1;LogicTILE(44,02):alta_slice10:C;LogicTILE(44,02):alta_slice10:C <= LogicTILE(44,02):IMUX42:O0;1;LogicTILE(44,02):alta_slice03:Q;;1;LogicTILE(45,02):RMUX02;LogicTILE(45,02):RMUX02:I21 <= LogicTILE(44,02):OMUX09:O0;1;LogicTILE(44,02):OMUX09;LogicTILE(44,02):OMUX09:I1 <= LogicTILE(44,02):alta_slice03:Q;1;LogicTILE(44,02):IMUX14;LogicTILE(44,02):IMUX14:I0 <= LogicTILE(45,02):RMUX02:O0;1;LogicTILE(44,02):alta_slice03:C;LogicTILE(44,02):alta_slice03:C <= LogicTILE(44,02):IMUX14:O0;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[2]

  attribute \ROUTING "LogicTILE(44,02):IMUX63;LogicTILE(44,02):IMUX63:I14 <= LogicTILE(44,02):RMUX65:O0;1;LogicTILE(44,02):alta_slice15:D;LogicTILE(44,02):alta_slice15:D <= LogicTILE(44,02):IMUX63:O0;1;LogicTILE(44,02):alta_slice10:Q;;1;LogicTILE(44,02):RMUX65;LogicTILE(44,02):RMUX65:I20 <= LogicTILE(44,02):OMUX32:O0;1;LogicTILE(44,02):IMUX43;LogicTILE(44,02):IMUX43:I14 <= LogicTILE(44,02):RMUX65:O0;1;LogicTILE(44,02):alta_slice10:D;LogicTILE(44,02):alta_slice10:D <= LogicTILE(44,02):IMUX43:O0;1;LogicTILE(44,02):OMUX32;LogicTILE(44,02):OMUX32:I1 <= LogicTILE(44,02):alta_slice10:Q;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[3]

  attribute \ROUTING "LogicTILE(45,01):IMUX13;LogicTILE(45,01):IMUX13:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):alta_slice03:B;LogicTILE(45,01):alta_slice03:B <= LogicTILE(45,01):IMUX13:O0;1;LogicTILE(45,01):IMUX57;LogicTILE(45,01):IMUX57:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):alta_slice14:B;LogicTILE(45,01):alta_slice14:B <= LogicTILE(45,01):IMUX57:O0;1;LogicTILE(45,01):OMUX20;LogicTILE(45,01):OMUX20:I1 <= LogicTILE(45,01):alta_slice06:Q;1;LogicTILE(45,01):RMUX40;LogicTILE(45,01):RMUX40:I20 <= LogicTILE(45,01):OMUX20:O0;1;LogicTILE(45,01):alta_slice00:B;LogicTILE(45,01):alta_slice00:B <= LogicTILE(45,01):IMUX01:O0;1;LogicTILE(45,01):IMUX25;LogicTILE(45,01):IMUX25:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):IMUX01;LogicTILE(45,01):IMUX01:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):alta_slice06:B;LogicTILE(45,01):alta_slice06:B <= LogicTILE(45,01):IMUX25:O0;1;LogicTILE(45,01):alta_slice06:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[10]

  attribute \ROUTING "LogicTILE(45,02):IMUX30;LogicTILE(45,02):IMUX30:I17 <= LogicTILE(45,02):RMUX77:O0;1;LogicTILE(45,02):IMUX02;LogicTILE(45,02):IMUX02:I17 <= LogicTILE(45,02):RMUX77:O0;1;LogicTILE(45,02):RMUX77;LogicTILE(45,02):RMUX77:I19 <= LogicTILE(45,02):OMUX41:O0;1;LogicTILE(45,02):IMUX54;LogicTILE(45,02):IMUX54:I17 <= LogicTILE(45,02):RMUX77:O0;1;LogicTILE(45,02):alta_slice00:C;LogicTILE(45,02):alta_slice00:C <= LogicTILE(45,02):IMUX02:O0;1;LogicTILE(45,02):OMUX41;LogicTILE(45,02):OMUX41:I1 <= LogicTILE(45,02):alta_slice13:Q;1;LogicTILE(45,02):alta_slice13:C;LogicTILE(45,02):alta_slice13:C <= LogicTILE(45,02):IMUX54:O0;1;LogicTILE(45,02):alta_slice07:C;LogicTILE(45,02):alta_slice07:C <= LogicTILE(45,02):IMUX30:O0;1;LogicTILE(45,02):alta_slice13:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[8]

  attribute \ROUTING "LogicTILE(47,01):RMUX31;LogicTILE(47,01):RMUX31:I20 <= LogicTILE(46,01):OMUX18:O0;1;LogicTILE(47,02):alta_slice08:A;LogicTILE(47,02):alta_slice08:A <= LogicTILE(47,02):IMUX32:O0;1;LogicTILE(47,02):alta_slice07:A;LogicTILE(47,02):alta_slice07:A <= LogicTILE(47,02):IMUX28:O0;1;LogicTILE(47,02):IMUX04;LogicTILE(47,02):IMUX04:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(47,02):IMUX44;LogicTILE(47,02):IMUX44:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(46,01):OMUX18;LogicTILE(46,01):OMUX18:I0 <= LogicTILE(46,01):alta_slice06:LutOut;1;LogicTILE(47,02):IMUX28;LogicTILE(47,02):IMUX28:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(47,02):RMUX34;LogicTILE(47,02):RMUX34:I10 <= LogicTILE(47,01):RMUX31:O0;1;LogicTILE(47,02):alta_slice01:A;LogicTILE(47,02):alta_slice01:A <= LogicTILE(47,02):IMUX04:O0;1;LogicTILE(47,02):IMUX32;LogicTILE(47,02):IMUX32:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(47,02):alta_slice11:A;LogicTILE(47,02):alta_slice11:A <= LogicTILE(47,02):IMUX44:O0;1;LogicTILE(46,01):alta_slice06:LutOut;;1"
  wire $abc$540$new_n74_

  attribute \ROUTING "LogicTILE(44,01):IMUX40;LogicTILE(44,01):IMUX40:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,01):alta_slice10:A;LogicTILE(44,01):alta_slice10:A <= LogicTILE(44,01):IMUX40:O0;1;LogicTILE(44,01):IMUX44;LogicTILE(44,01):IMUX44:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,01):IMUX08;LogicTILE(44,01):IMUX08:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,01):IMUX36;LogicTILE(44,01):IMUX36:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,02):OMUX47;LogicTILE(44,02):OMUX47:I0 <= LogicTILE(44,02):alta_slice15:LutOut;1;LogicTILE(44,02):RMUX87;LogicTILE(44,02):RMUX87:I21 <= LogicTILE(44,02):OMUX47:O0;1;LogicTILE(44,01):alta_slice09:A;LogicTILE(44,01):alta_slice09:A <= LogicTILE(44,01):IMUX36:O0;1;LogicTILE(44,01):alta_slice02:A;LogicTILE(44,01):alta_slice02:A <= LogicTILE(44,01):IMUX08:O0;1;LogicTILE(44,01):RMUX71;LogicTILE(44,01):RMUX71:I13 <= LogicTILE(44,02):RMUX87:O0;1;LogicTILE(44,01):alta_slice11:A;LogicTILE(44,01):alta_slice11:A <= LogicTILE(44,01):IMUX44:O0;1;LogicTILE(44,02):alta_slice15:LutOut;;1"
  attribute \src "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_

  attribute \ROUTING "LogicTILE(44,01):IMUX41;LogicTILE(44,01):IMUX41:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):alta_slice10:B;LogicTILE(44,01):alta_slice10:B <= LogicTILE(44,01):IMUX41:O0;1;LogicTILE(44,01):IMUX45;LogicTILE(44,01):IMUX45:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):IMUX09;LogicTILE(44,01):IMUX09:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):alta_slice02:B;LogicTILE(44,01):alta_slice02:B <= LogicTILE(44,01):IMUX09:O0;1;LogicTILE(44,01):OMUX28;LogicTILE(44,01):OMUX28:I1 <= LogicTILE(44,01):alta_slice09:Q;1;LogicTILE(44,01):IMUX37;LogicTILE(44,01):IMUX37:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):alta_slice09:B;LogicTILE(44,01):alta_slice09:B <= LogicTILE(44,01):IMUX37:O0;1;LogicTILE(44,01):alta_slice11:B;LogicTILE(44,01):alta_slice11:B <= LogicTILE(44,01):IMUX45:O0;1;LogicTILE(44,01):alta_slice09:Q;;1"
  attribute \src "blinky16k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[4]

  attribute \NEXTPNR_BEL "LogicTILE(46,02):alta_slice13"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$573_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[24] \ctr[23] \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,01):alta_slice12"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$572_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[25] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_ }
    connect \CLK \clk
    connect \Q \ctr[25]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(46,02):alta_slice04"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$571_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[24] \ctr[23] \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \CLK \clk
    connect \Q \ctr[24]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(46,02):alta_slice05"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$570_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[23] \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \CLK \clk
    connect \Q \ctr[23]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice02"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$569_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[21] \ctr[20] \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice03"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$567_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[21] \ctr[20] \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \CLK \clk
    connect \Q \ctr[21]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice13"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$566_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[20] \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \CLK \clk
    connect \Q \ctr[20]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice08"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$565_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[18] \ctr[17] \ctr[16] $abc$540$new_n74_ }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice15"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$564_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \CLK \clk
    connect \Q \ctr[19]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice01"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$563_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[18] \ctr[17] \ctr[16] $abc$540$new_n74_ }
    connect \CLK \clk
    connect \Q \ctr[18]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice11"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$562_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[17] \ctr[16] $abc$540$new_n74_ }
    connect \CLK \clk
    connect \Q \ctr[17]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(46,01):alta_slice06"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$561_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[15] \ctr[14] \ctr[13] $abc$540$new_n70_ }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$new_n74_
  end

  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice07"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$560_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[16] $abc$540$new_n74_ }
    connect \CLK \clk
    connect \Q \ctr[16]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(46,01):alta_slice09"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$559_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[15] \ctr[14] \ctr[13] $abc$540$new_n70_ }
    connect \CLK \clk
    connect \Q \ctr[15]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(46,01):alta_slice02"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$558_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[14] \ctr[13] $abc$540$new_n70_ }
    connect \CLK \clk
    connect \Q \ctr[14]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,01):alta_slice03"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$557_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[12] \ctr[11] \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$new_n70_
  end

  attribute \NEXTPNR_BEL "LogicTILE(46,01):alta_slice11"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$556_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[13] $abc$540$new_n70_ }
    connect \CLK \clk
    connect \Q \ctr[13]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,01):alta_slice14"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$555_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[12] \ctr[11] \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \CLK \clk
    connect \Q \ctr[12]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,01):alta_slice00"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$554_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[11] \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \CLK \clk
    connect \Q \ctr[11]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,02):alta_slice07"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$553_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[9] \ctr[8] \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,01):alta_slice06"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$552_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \CLK \clk
    connect \Q \ctr[10]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,02):alta_slice00"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$551_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[9] \ctr[8] \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \CLK \clk
    connect \Q \ctr[9]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,02):alta_slice13"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$550_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[8] \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \CLK \clk
    connect \Q \ctr[8]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,01):alta_slice10"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$549_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[6] \ctr[5] \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
  end

  attribute \NEXTPNR_BEL "LogicTILE(45,02):alta_slice15"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$548_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \CLK \clk
    connect \Q \ctr[7]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,01):alta_slice11"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$547_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[6] \ctr[5] \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \CLK \clk
    connect \Q \ctr[6]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,01):alta_slice02"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$546_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[5] \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \CLK \clk
    connect \Q \ctr[5]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,02):alta_slice15"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$545_LC
    parameter \INIT 16'1000000000000000
    parameter \FF_USED 0
    parameter \K 4
    connect \I { \ctr[3] \ctr[2] \ctr[1] \ctr[0] }
    connect \CLK { }
    connect \Q { }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,01):alta_slice09"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$544_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \CLK \clk
    connect \Q \ctr[4]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,02):alta_slice10"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$543_LC
    parameter \INIT 16'0111111110000000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { \ctr[3] \ctr[2] \ctr[1] \ctr[0] }
    connect \CLK \clk
    connect \Q \ctr[3]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,02):alta_slice03"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$542_LC
    parameter \INIT 16'0111100001111000
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[2] \ctr[1] \ctr[0] }
    connect \CLK \clk
    connect \Q \ctr[2]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,02):alta_slice06"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$541_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[1] \ctr[0] }
    connect \CLK \clk
    connect \Q \ctr[1]
    connect \F { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(47,02):alta_slice04"
  cell \GENERIC_SLICE $PACKER_VCC
    parameter \INIT 16'1111111111111111
    parameter \FF_USED 0
    parameter \K 4
    connect \I { $auto$jsonparse.cc:516:json_import$4 $auto$jsonparse.cc:516:json_import$3 $auto$jsonparse.cc:516:json_import$2 $auto$jsonparse.cc:516:json_import$1 }
    connect \CLK { }
    connect \Q { }
    connect \F $PACKER_VCC_NET
  end

  attribute \NEXTPNR_BEL "IOTILE(45,00):alta_rio03"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:11.49-11.72"
  attribute \keep 1
  cell \GENERIC_IOB \led7_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[25]
  end

  attribute \NEXTPNR_BEL "IOTILE(49,03):alta_rio03"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:15.49-15.72"
  attribute \keep 1
  cell \GENERIC_IOB \led5_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[23]
  end

  attribute \NEXTPNR_BEL "IOTILE(49,03):alta_rio01"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:19.49-19.72"
  attribute \keep 1
  cell \GENERIC_IOB \led3_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[21]
  end

  attribute \NEXTPNR_BEL "LogicTILE(44,02):alta_slice04"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:9.33-9.88"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$574_LC
    parameter \INIT 16'0101010101010101
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $PACKER_VCC_NET \ctr[0] }
    connect \CLK \clk
    connect \Q \ctr[0]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "IOTILE(49,04):alta_rio04"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:25.49-25.72"
  attribute \keep 1
  cell \GENERIC_IOB \led0_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[18]
  end

  attribute \NEXTPNR_BEL "LogicTILE(46,02):alta_slice07"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$568_LC
    parameter \INIT 16'0110011001100110
    parameter \FF_USED 1
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \CLK \clk
    connect \Q \ctr[22]
    connect \F { }
  end

  attribute \NEXTPNR_BEL "IOTILE(49,15):alta_rio02"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:5.49-5.67"
  attribute \keep 1
  cell \GENERIC_IOB \clk_ibuf
    parameter \OUTPUT_USED 0
    parameter \INPUT_USED 1
    connect \O \clk
  end

  attribute \NEXTPNR_BEL "IOTILE(49,03):alta_rio02"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:17.49-17.72"
  attribute \keep 1
  cell \GENERIC_IOB \led4_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[22]
  end

  attribute \NEXTPNR_BEL "IOTILE(49,03):alta_rio00"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:21.49-21.72"
  attribute \keep 1
  cell \GENERIC_IOB \led2_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[20]
  end

  attribute \NEXTPNR_BEL "IOTILE(45,00):alta_rio02"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:13.49-13.72"
  attribute \keep 1
  cell \GENERIC_IOB \led6_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[24]
  end

  attribute \NEXTPNR_BEL "IOTILE(49,04):alta_rio05"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \src "blinky16k.v:23.49-23.72"
  attribute \keep 1
  cell \GENERIC_IOB \led1_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[19]
  end
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:161.1-165.10"
module \alta_boot

  attribute \src "synth/prims.v:163.10-163.15"
  wire output 2 \o_osc

  attribute \src "synth/prims.v:162.9-162.18"
  wire input 1 \i_osc_enb
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:139.1-158.10"
module \alta_pllx

  parameter \CLKOUT0_DIV 6'000000
  parameter \CLKOUT1_DIV 6'000000
  parameter \CLKOUT2_DIV 6'000000
  parameter \CLKOUT3_DIV 6'000000
  parameter \CLKOUT0_DEL 6'000000
  parameter \CLKOUT1_DEL 6'000000
  parameter \CLKOUT2_DEL 6'000000
  parameter \CLKOUT3_DEL 6'000000

  attribute \src "synth/prims.v:155.9-155.13"
  wire output 13 \lock

  attribute \src "synth/prims.v:154.8-154.13"
  wire input 12 \clkfb

  attribute \src "synth/prims.v:153.8-153.14"
  wire input 11 \resetn

  attribute \src "synth/prims.v:152.8-152.13"
  wire input 10 \pllen

  attribute \src "synth/prims.v:151.36-151.43"
  wire output 9 \clkout3

  attribute \src "synth/prims.v:151.27-151.34"
  wire output 8 \clkout2

  attribute \src "synth/prims.v:151.18-151.25"
  wire output 7 \clkout1

  attribute \src "synth/prims.v:151.9-151.16"
  wire output 6 \clkout0

  attribute \src "synth/prims.v:150.41-150.50"
  wire input 5 \clkout3en

  attribute \src "synth/prims.v:150.30-150.39"
  wire input 4 \clkout2en

  attribute \src "synth/prims.v:150.19-150.28"
  wire input 3 \clkout1en

  attribute \src "synth/prims.v:150.8-150.17"
  wire input 2 \clkout0en

  attribute \src "synth/prims.v:149.8-149.13"
  wire input 1 \clkin
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:93.1-137.10"
module \alta_bram9k

  parameter \CLKMODE 2'00
  parameter \PACKEDMODE 1'0
  parameter \PORTA_CLKIN_EN 1'0
  parameter \PORTA_CLKOUT_EN 1'0
  parameter \PORTB_CLKIN_EN 1'0
  parameter \PORTB_CLKOUT_EN 1'0
  parameter \PORTA_RSTIN_EN 1'0
  parameter \PORTA_RSTOUT_EN 1'0
  parameter \PORTB_RSTIN_EN 1'0
  parameter \PORTB_RSTOUT_EN 1'0
  parameter \PORTA_WIDTH 5'00000
  parameter \PORTB_WIDTH 5'00000
  parameter \PORTA_WRITETHRU 1'0
  parameter \PORTB_WRITETHRU 1'0
  parameter \PORTA_OUTREG 1'0
  parameter \PORTB_OUTREG 1'0
  parameter \RSEN_DLY 2'00
  parameter \DLYTIME 2'00
  parameter \INIT_VAL 9216'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \Clk0CFG 2'00
  parameter \Clk1CFG 2'00

  attribute \src "synth/prims.v:135.16-135.24"
  wire width 18 output 20 \DataOutB

  attribute \src "synth/prims.v:134.16-134.24"
  wire width 18 output 19 \DataOutA

  attribute \src "synth/prims.v:133.8-133.11"
  wire input 18 \ReB

  attribute \src "synth/prims.v:132.8-132.11"
  wire input 17 \WeB

  attribute \src "synth/prims.v:131.8-131.11"
  wire input 16 \ReA

  attribute \src "synth/prims.v:130.8-130.11"
  wire input 15 \WeA

  attribute \src "synth/prims.v:129.8-129.21"
  wire input 14 \AddressStallB

  attribute \src "synth/prims.v:128.8-128.21"
  wire input 13 \AddressStallA

  attribute \src "synth/prims.v:127.8-127.19"
  wire input 12 \AsyncReset1

  attribute \src "synth/prims.v:126.8-126.19"
  wire input 11 \AsyncReset0

  attribute \src "synth/prims.v:125.8-125.14"
  wire input 10 \ClkEn1

  attribute \src "synth/prims.v:124.8-124.14"
  wire input 9 \ClkEn0

  attribute \src "synth/prims.v:123.8-123.12"
  wire input 8 \Clk1

  attribute \src "synth/prims.v:122.8-122.12"
  wire input 7 \Clk0

  attribute \src "synth/prims.v:121.14-121.21"
  wire width 2 input 6 \ByteEnB

  attribute \src "synth/prims.v:120.14-120.21"
  wire width 2 input 5 \ByteEnA

  attribute \src "synth/prims.v:119.15-119.23"
  wire width 13 input 4 \AddressB

  attribute \src "synth/prims.v:118.15-118.23"
  wire width 13 input 3 \AddressA

  attribute \src "synth/prims.v:117.15-117.22"
  wire width 18 input 2 \DataInB

  attribute \src "synth/prims.v:116.15-116.22"
  wire width 18 input 1 \DataInA
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:61.1-90.10"
module \alta_bram

  parameter \INIT_VAL 4608'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \CLKMODE 1'0
  parameter \PORTA_WIDTH 4'0000
  parameter \PORTB_WIDTH 4'0000
  parameter \PORTA_WRITEMODE 1'0
  parameter \PORTB_WRITEMODE 1'0
  parameter \PORTA_WRITETHRU 1'0
  parameter \PORTB_WRITETHRU 1'0
  parameter \PORTA_OUTREG 1'0
  parameter \PORTB_OUTREG 1'0
  parameter \PORTB_READONLY 1'0
  parameter \Clk0CFG 2'00
  parameter \Clk1CFG 2'00

  attribute \src "synth/prims.v:88.17-88.23"
  wire input 14 \WeRenB

  attribute \src "synth/prims.v:88.9-88.15"
  wire input 13 \WeRenA

  attribute \src "synth/prims.v:87.23-87.34"
  wire input 12 \AsyncReset1

  attribute \src "synth/prims.v:87.15-87.21"
  wire input 11 \ClkEn1

  attribute \src "synth/prims.v:87.9-87.13"
  wire input 10 \Clk1

  attribute \src "synth/prims.v:86.23-86.34"
  wire input 9 \AsyncReset0

  attribute \src "synth/prims.v:86.15-86.21"
  wire input 8 \ClkEn0

  attribute \src "synth/prims.v:86.9-86.13"
  wire input 7 \Clk0

  attribute \src "synth/prims.v:85.26-85.34"
  wire width 18 output 6 \DataOutB

  attribute \src "synth/prims.v:85.16-85.24"
  wire width 18 output 5 \DataOutA

  attribute \src "synth/prims.v:84.26-84.34"
  wire width 12 input 4 \AddressB

  attribute \src "synth/prims.v:84.16-84.24"
  wire width 12 input 3 \AddressA

  attribute \src "synth/prims.v:83.27-83.34"
  wire width 18 input 2 \DataInB

  attribute \src "synth/prims.v:83.17-83.24"
  wire width 18 input 1 \DataInA
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:40.1-58.10"
module \GENERIC_IOB

  parameter \INPUT_USED 1'0
  parameter \OUTPUT_USED 1'0
  parameter \ENABLE_USED 1'0

  attribute \src "synth/prims.v:47.9-47.10"
  wire output 4 \O

  attribute \src "synth/prims.v:46.11-46.13"
  wire input 3 \EN

  attribute \src "synth/prims.v:46.8-46.9"
  wire input 2 \I

  attribute \src "synth/prims.v:45.8-45.11"
  wire inout 1 \PAD
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:21.1-38.10"
module \GENERIC_SLICE

  parameter \K 4
  parameter \INIT 16'0000000000000000
  parameter \FF_USED 1'0

  attribute \src "synth/prims.v:29.9-29.10"
  wire output 4 \Q

  attribute \src "synth/prims.v:28.9-28.10"
  wire output 3 \F

  attribute \src "synth/prims.v:27.16-27.17"
  wire width 4 input 2 \I

  attribute \src "synth/prims.v:26.8-26.11"
  wire input 1 \CLK
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:13.1-19.10"
module \DFF

  attribute \src "synth/prims.v:15.13-15.14"
  wire output 3 \Q

  attribute \src "synth/prims.v:14.13-14.14"
  wire input 2 \D

  attribute \src "synth/prims.v:14.8-14.11"
  wire input 1 \CLK
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:3.1-11.10"
module \LUT

  parameter \K 4
  parameter \INIT 16'0000000000000000

  attribute \src "synth/prims.v:8.9-8.10"
  wire output 2 \Q

  attribute \src "synth/prims.v:7.16-7.17"
  wire width 4 input 1 \I
end
