/*
 * Copyright (c) 2006-2015 Triductor Technology, Inc.
 *           All Rights Reserved Worldwide
 *
 * Filename: lightelf_tick_reg.h
 * Author  : $Author: Kai $
 * Date    : Jun/01/2015
 * Version : $Revision: 1922 $
 * Purpose : Describe all the available registers for TICK of LIGHTELF.
             This file is automatically generated by Register Parser.
 */

#ifndef __LIGHTELF_TICK_REG_H__
#define __LIGHTELF_TICK_REG_H__

#ifndef REG32
    #define REG32(x)                    (*(volatile unsigned int *)(x))
#endif

#ifndef _REG_FLD_OP_
    #define _REG_FLD_OP_

    // Register Field Mask
    #define FLD_MASK(s,e)              ((0xffffffff >> (31-(e)+(s))) << (s))

    // Register Field Mask Write-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MWD(s,e,v)              (((v) << (s)) & FLD_MASK((s),(e)))

    // Register Field Mask Read-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MRD(s,e,v)              (((v) & FLD_MASK((s),(e))) >> (s))

    // Register Field Write operation
    // a -- Address   s -- Start of Bit
    // v -- Value     e -- End   of Bit
    #define OP_FLD_WR(a,s,e,v)          (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))) | (REG32((a)) & ~FLD_MASK((s),(e))))
    #define OP_FLD_WR_EXC(a,s,e,v)      (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))))

    // Register Field Read operation
    #define OP_FLD_RD(a,s,e)            ((REG32((a)) & FLD_MASK((s),(e))) >> (s))

#endif

//Address Offset for multi-instance mode only
#ifndef  REG_OFFSET_TICK
    #define  REG_OFFSET_TICK  (0x0)
#endif

// Base address
#ifndef REG_BASE_TICK
    #define  REG_BASE_TICK    (0xf1300000)
#endif



//------------------------------------
// Tick Counter
//------------------------------------
#define  REG_TICK_INTR_MASK                                       (REG_BASE_TICK + 0x000)
    //Read/Write-Register Using Address
    #define  RD_TICK_INTR_MASK()                                  (REG32(REG_TICK_INTR_MASK))
    #define  WR_TICK_INTR_MASK(v)                                 (REG32(REG_TICK_INTR_MASK) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_INTR_MASK()                           (0xFFFFFFF)
    #define  REG_WMASK_TICK_INTR_MASK()                           (0xFFFFFFF)

    //Field: TICK_IMSK_TIMER
    #define  FLD_LSB_TICK_IMSK_TIMER()                            (0)
    #define  FLD_MSB_TICK_IMSK_TIMER()                            (11)
    #define  FLD_MASK_TICK_IMSK_TIMER()                           (FLD_MASK(0, 11))
    #define  FLD_MWD_TICK_IMSK_TIMER(v)                           (FLD_MWD(0, 11, v))
    #define  FLD_MRD_TICK_IMSK_TIMER(v)                           (FLD_MRD(0, 11, v))
    #define  SET_TICK_IMSK_TIMER(v)                               OP_FLD_WR(REG_TICK_INTR_MASK, 0, 11, v)
    #define  GET_TICK_IMSK_TIMER()                                OP_FLD_RD(REG_TICK_INTR_MASK, 0, 11)
    #define  RST_TICK_IMSK_TIMER()                                OP_FLD_WR(REG_TICK_INTR_MASK, 0, 11, 0x0)

    //Field: TICK_IMSK_CTIMER
    #define  FLD_LSB_TICK_IMSK_CTIMER()                           (12)
    #define  FLD_MSB_TICK_IMSK_CTIMER()                           (15)
    #define  FLD_MASK_TICK_IMSK_CTIMER()                          (FLD_MASK(12, 15))
    #define  FLD_MWD_TICK_IMSK_CTIMER(v)                          (FLD_MWD(12, 15, v))
    #define  FLD_MRD_TICK_IMSK_CTIMER(v)                          (FLD_MRD(12, 15, v))
    #define  SET_TICK_IMSK_CTIMER(v)                              OP_FLD_WR(REG_TICK_INTR_MASK, 12, 15, v)
    #define  GET_TICK_IMSK_CTIMER()                               OP_FLD_RD(REG_TICK_INTR_MASK, 12, 15)
    #define  RST_TICK_IMSK_CTIMER()                               OP_FLD_WR(REG_TICK_INTR_MASK, 12, 15, 0x0)

    //Field: TICK_IMSK_EVENT
    #define  FLD_LSB_TICK_IMSK_EVENT()                            (16)
    #define  FLD_MSB_TICK_IMSK_EVENT()                            (27)
    #define  FLD_MASK_TICK_IMSK_EVENT()                           (FLD_MASK(16, 27))
    #define  FLD_MWD_TICK_IMSK_EVENT(v)                           (FLD_MWD(16, 27, v))
    #define  FLD_MRD_TICK_IMSK_EVENT(v)                           (FLD_MRD(16, 27, v))
    #define  SET_TICK_IMSK_EVENT(v)                               OP_FLD_WR(REG_TICK_INTR_MASK, 16, 27, v)
    #define  GET_TICK_IMSK_EVENT()                                OP_FLD_RD(REG_TICK_INTR_MASK, 16, 27)
    #define  RST_TICK_IMSK_EVENT()                                OP_FLD_WR(REG_TICK_INTR_MASK, 16, 27, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_INTR_MASK(IMSK_TIMER,IMSK_CTIMER,IMSK_EVENT) \
                (WR_TICK_INTR_MASK( \
                  (FLD_MWD_TICK_IMSK_TIMER(IMSK_TIMER))                                | \
                  (FLD_MWD_TICK_IMSK_CTIMER(IMSK_CTIMER))                              | \
                  (FLD_MWD_TICK_IMSK_EVENT(IMSK_EVENT))                                  \
                ))


#define  REG_TICK_INTR_STAT                                       (REG_BASE_TICK + 0x004)
    //Read/Write-Register Using Address
    #define  RD_TICK_INTR_STAT()                                  (REG32(REG_TICK_INTR_STAT))
    #define  WR_TICK_INTR_STAT(v)                                 (REG32(REG_TICK_INTR_STAT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_INTR_STAT()                           (0xFFFFFFF)
    #define  REG_WMASK_TICK_INTR_STAT()                           (0xFFFFFFF)

    //Field: TICK_INTR_TIMER
    #define  FLD_LSB_TICK_INTR_TIMER()                            (0)
    #define  FLD_MSB_TICK_INTR_TIMER()                            (11)
    #define  FLD_MASK_TICK_INTR_TIMER()                           (FLD_MASK(0, 11))
    #define  FLD_MWD_TICK_INTR_TIMER(v)                           (FLD_MWD(0, 11, v))
    #define  FLD_MRD_TICK_INTR_TIMER(v)                           (FLD_MRD(0, 11, v))
    #define  SET_TICK_INTR_TIMER(v)                               OP_FLD_WR(REG_TICK_INTR_STAT, 0, 11, v)
    #define  GET_TICK_INTR_TIMER()                                OP_FLD_RD(REG_TICK_INTR_STAT, 0, 11)
    #define  CLR_TICK_INTR_TIMER(v)                               OP_FLD_WR(REG_TICK_INTR_STAT, 0, 11, v)
    #define  RST_TICK_INTR_TIMER()                                OP_FLD_WR(REG_TICK_INTR_STAT, 0, 11, 0xfff)

    //Field: TICK_INTR_CTIMER
    #define  FLD_LSB_TICK_INTR_CTIMER()                           (12)
    #define  FLD_MSB_TICK_INTR_CTIMER()                           (15)
    #define  FLD_MASK_TICK_INTR_CTIMER()                          (FLD_MASK(12, 15))
    #define  FLD_MWD_TICK_INTR_CTIMER(v)                          (FLD_MWD(12, 15, v))
    #define  FLD_MRD_TICK_INTR_CTIMER(v)                          (FLD_MRD(12, 15, v))
    #define  SET_TICK_INTR_CTIMER(v)                              OP_FLD_WR(REG_TICK_INTR_STAT, 12, 15, v)
    #define  GET_TICK_INTR_CTIMER()                               OP_FLD_RD(REG_TICK_INTR_STAT, 12, 15)
    #define  CLR_TICK_INTR_CTIMER(v)                              OP_FLD_WR(REG_TICK_INTR_STAT, 12, 15, v)
    #define  RST_TICK_INTR_CTIMER()                               OP_FLD_WR(REG_TICK_INTR_STAT, 12, 15, 0xf)

    //Field: TICK_INTR_EVENT
    #define  FLD_LSB_TICK_INTR_EVENT()                            (16)
    #define  FLD_MSB_TICK_INTR_EVENT()                            (27)
    #define  FLD_MASK_TICK_INTR_EVENT()                           (FLD_MASK(16, 27))
    #define  FLD_MWD_TICK_INTR_EVENT(v)                           (FLD_MWD(16, 27, v))
    #define  FLD_MRD_TICK_INTR_EVENT(v)                           (FLD_MRD(16, 27, v))
    #define  SET_TICK_INTR_EVENT(v)                               OP_FLD_WR(REG_TICK_INTR_STAT, 16, 27, v)
    #define  GET_TICK_INTR_EVENT()                                OP_FLD_RD(REG_TICK_INTR_STAT, 16, 27)
    #define  CLR_TICK_INTR_EVENT(v)                               OP_FLD_WR(REG_TICK_INTR_STAT, 16, 27, v)
    #define  RST_TICK_INTR_EVENT()                                OP_FLD_WR(REG_TICK_INTR_STAT, 16, 27, 0xfff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_INTR_STAT(INTR_TIMER,INTR_CTIMER,INTR_EVENT) \
                (WR_TICK_INTR_STAT( \
                  (FLD_MWD_TICK_INTR_TIMER(INTR_TIMER))                                | \
                  (FLD_MWD_TICK_INTR_CTIMER(INTR_CTIMER))                              | \
                  (FLD_MWD_TICK_INTR_EVENT(INTR_EVENT))                                  \
                ))


#define  REG_TICK_FREQ                                            (REG_BASE_TICK + 0x010)
    //Read/Write-Register Using Address
    #define  RD_TICK_FREQ()                                       (REG32(REG_TICK_FREQ))
    #define  WR_TICK_FREQ(v)                                      (REG32(REG_TICK_FREQ) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_FREQ()                                (0xFFF)
    #define  REG_WMASK_TICK_FREQ()                                (0xFFF)

    //Field: TICK_FREQ_INT
    #define  FLD_LSB_TICK_FREQ_INT()                              (0)
    #define  FLD_MSB_TICK_FREQ_INT()                              (3)
    #define  FLD_MASK_TICK_FREQ_INT()                             (FLD_MASK(0, 3))
    #define  FLD_MWD_TICK_FREQ_INT(v)                             (FLD_MWD(0, 3, v))
    #define  FLD_MRD_TICK_FREQ_INT(v)                             (FLD_MRD(0, 3, v))
    #define  SET_TICK_FREQ_INT(v)                                 OP_FLD_WR(REG_TICK_FREQ, 0, 3, v)
    #define  GET_TICK_FREQ_INT()                                  OP_FLD_RD(REG_TICK_FREQ, 0, 3)
    #define  RST_TICK_FREQ_INT()                                  OP_FLD_WR(REG_TICK_FREQ, 0, 3, 0x1)

    //Field: TICK_FREQ_DIV
    #define  FLD_LSB_TICK_FREQ_DIV()                              (4)
    #define  FLD_MSB_TICK_FREQ_DIV()                              (7)
    #define  FLD_MASK_TICK_FREQ_DIV()                             (FLD_MASK(4, 7))
    #define  FLD_MWD_TICK_FREQ_DIV(v)                             (FLD_MWD(4, 7, v))
    #define  FLD_MRD_TICK_FREQ_DIV(v)                             (FLD_MRD(4, 7, v))
    #define  SET_TICK_FREQ_DIV(v)                                 OP_FLD_WR(REG_TICK_FREQ, 4, 7, v)
    #define  GET_TICK_FREQ_DIV()                                  OP_FLD_RD(REG_TICK_FREQ, 4, 7)
    #define  RST_TICK_FREQ_DIV()                                  OP_FLD_WR(REG_TICK_FREQ, 4, 7, 0x2)

    //Field: TICK_FREQ_RMD
    #define  FLD_LSB_TICK_FREQ_RMD()                              (8)
    #define  FLD_MSB_TICK_FREQ_RMD()                              (11)
    #define  FLD_MASK_TICK_FREQ_RMD()                             (FLD_MASK(8, 11))
    #define  FLD_MWD_TICK_FREQ_RMD(v)                             (FLD_MWD(8, 11, v))
    #define  FLD_MRD_TICK_FREQ_RMD(v)                             (FLD_MRD(8, 11, v))
    #define  SET_TICK_FREQ_RMD(v)                                 OP_FLD_WR(REG_TICK_FREQ, 8, 11, v)
    #define  GET_TICK_FREQ_RMD()                                  OP_FLD_RD(REG_TICK_FREQ, 8, 11)
    #define  RST_TICK_FREQ_RMD()                                  OP_FLD_WR(REG_TICK_FREQ, 8, 11, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_TICK_FREQ(FREQ_INT,FREQ_DIV,FREQ_RMD) \
                (WR_TICK_FREQ( \
                  (FLD_MWD_TICK_FREQ_INT(FREQ_INT))                                    | \
                  (FLD_MWD_TICK_FREQ_DIV(FREQ_DIV))                                    | \
                  (FLD_MWD_TICK_FREQ_RMD(FREQ_RMD))                                      \
                ))


#define  REG_TICK_FO                                              (REG_BASE_TICK + 0x014)
    //Read/Write-Register Using Address
    #define  RD_TICK_FO()                                         (REG32(REG_TICK_FO))
    #define  WR_TICK_FO(v)                                        (REG32(REG_TICK_FO) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_FO()                                  (0xFFFFFFFF)
    #define  REG_WMASK_TICK_FO()                                  (0xFFFFFFFF)

    //Field: TICK_FO
    #define  FLD_LSB_TICK_FO()                                    (0)
    #define  FLD_MSB_TICK_FO()                                    (31)
    #define  FLD_MASK_TICK_FO()                                   (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_FO(v)                                   (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_FO(v)                                   (FLD_MRD(0, 31, v))
    #define  SET_TICK_FO(v)                                       OP_FLD_WR_EXC(REG_TICK_FO, 0, 31, v)
    #define  GET_TICK_FO()                                        OP_FLD_RD(REG_TICK_FO, 0, 31)
    #define  RST_TICK_FO()                                        OP_FLD_WR_EXC(REG_TICK_FO, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_FO(FO) \
                (WR_TICK_FO( \
                  (FLD_MWD_TICK_FO(FO))                                                  \
                ))


#define  REG_TICK_SET_IMD                                         (REG_BASE_TICK + 0x018)
    //Read/Write-Register Using Address
    #define  RD_TICK_SET_IMD()                                    (REG32(REG_TICK_SET_IMD))
    #define  WR_TICK_SET_IMD(v)                                   (REG32(REG_TICK_SET_IMD) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_SET_IMD()                             (0xFFFFFFFF)
    #define  REG_WMASK_TICK_SET_IMD()                             (0xFFFFFFFF)

    //Field: TICK_SET_IMD
    #define  FLD_LSB_TICK_SET_IMD()                               (0)
    #define  FLD_MSB_TICK_SET_IMD()                               (31)
    #define  FLD_MASK_TICK_SET_IMD()                              (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_SET_IMD(v)                              (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_SET_IMD(v)                              (FLD_MRD(0, 31, v))
    #define  SET_TICK_SET_IMD(v)                                  OP_FLD_WR_EXC(REG_TICK_SET_IMD, 0, 31, v)
    #define  GET_TICK_SET_IMD()                                   OP_FLD_RD(REG_TICK_SET_IMD, 0, 31)
    #define  RST_TICK_SET_IMD()                                   OP_FLD_WR_EXC(REG_TICK_SET_IMD, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_SET_IMD(SET_IMD) \
                (WR_TICK_SET_IMD( \
                  (FLD_MWD_TICK_SET_IMD(SET_IMD))                                        \
                ))


#define  REG_TICK_ADJ                                             (REG_BASE_TICK + 0x01c)
    //Read/Write-Register Using Address
    #define  RD_TICK_ADJ()                                        (REG32(REG_TICK_ADJ))
    #define  WR_TICK_ADJ(v)                                       (REG32(REG_TICK_ADJ) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ADJ()                                 (0xFFFF)
    #define  REG_WMASK_TICK_ADJ()                                 (0xFFFF)

    //Field: TICK_ADJ
    #define  FLD_LSB_TICK_ADJ()                                   (0)
    #define  FLD_MSB_TICK_ADJ()                                   (15)
    #define  FLD_MASK_TICK_ADJ()                                  (FLD_MASK(0, 15))
    #define  FLD_MWD_TICK_ADJ(v)                                  (FLD_MWD(0, 15, v))
    #define  FLD_MRD_TICK_ADJ(v)                                  (FLD_MRD(0, 15, v))
    #define  SET_TICK_ADJ(v)                                      OP_FLD_WR_EXC(REG_TICK_ADJ, 0, 15, v)
    #define  GET_TICK_ADJ()                                       OP_FLD_RD(REG_TICK_ADJ, 0, 15)
    #define  RST_TICK_ADJ()                                       OP_FLD_WR_EXC(REG_TICK_ADJ, 0, 15, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ADJ(ADJ) \
                (WR_TICK_ADJ( \
                  (FLD_MWD_TICK_ADJ(ADJ))                                                \
                ))


#define  REG_TICK_CURR                                            (REG_BASE_TICK + 0x020)
    //Read/Write-Register Using Address
    #define  RD_TICK_CURR()                                       (REG32(REG_TICK_CURR))
    #define  WR_TICK_CURR(v)                                      (REG32(REG_TICK_CURR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CURR()                                (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CURR()                                (0x0)

    //Field: TICK_CURR
    #define  FLD_LSB_TICK_CURR()                                  (0)
    #define  FLD_MSB_TICK_CURR()                                  (31)
    #define  FLD_MASK_TICK_CURR()                                 (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CURR(v)                                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CURR(v)                                 (FLD_MRD(0, 31, v))
    #define  GET_TICK_CURR()                                      OP_FLD_RD(REG_TICK_CURR, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CURR(CURR) \
                (WR_TICK_CURR( \
   \
                ))


#define  REG_TICK_INTV                                            (REG_BASE_TICK + 0x024)
    //Read/Write-Register Using Address
    #define  RD_TICK_INTV()                                       (REG32(REG_TICK_INTV))
    #define  WR_TICK_INTV(v)                                      (REG32(REG_TICK_INTV) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_INTV()                                (0xFF3FFFFF)
    #define  REG_WMASK_TICK_INTV()                                (0xFF300000)

    //Field: TICK_INTV
    #define  FLD_LSB_TICK_INTV()                                  (0)
    #define  FLD_MSB_TICK_INTV()                                  (19)
    #define  FLD_MASK_TICK_INTV()                                 (FLD_MASK(0, 19))
    #define  FLD_MWD_TICK_INTV(v)                                 (FLD_MWD(0, 19, v))
    #define  FLD_MRD_TICK_INTV(v)                                 (FLD_MRD(0, 19, v))
    #define  GET_TICK_INTV()                                      OP_FLD_RD(REG_TICK_INTV, 0, 19)

    //Field: TICK_INTV_MODE
    #define  FLD_LSB_TICK_INTV_MODE()                             (20)
    #define  FLD_MSB_TICK_INTV_MODE()                             (21)
    #define  FLD_MASK_TICK_INTV_MODE()                            (FLD_MASK(20, 21))
    #define  FLD_MWD_TICK_INTV_MODE(v)                            (FLD_MWD(20, 21, v))
    #define  FLD_MRD_TICK_INTV_MODE(v)                            (FLD_MRD(20, 21, v))
    #define  SET_TICK_INTV_MODE(v)                                OP_FLD_WR(REG_TICK_INTV, 20, 21, v)
    #define  GET_TICK_INTV_MODE()                                 OP_FLD_RD(REG_TICK_INTV, 20, 21)
    #define  RST_TICK_INTV_MODE()                                 OP_FLD_WR(REG_TICK_INTV, 20, 21, 0x1)

    //Field: TICK_INTV_START_SRC
    #define  FLD_LSB_TICK_INTV_START_SRC()                        (24)
    #define  FLD_MSB_TICK_INTV_START_SRC()                        (27)
    #define  FLD_MASK_TICK_INTV_START_SRC()                       (FLD_MASK(24, 27))
    #define  FLD_MWD_TICK_INTV_START_SRC(v)                       (FLD_MWD(24, 27, v))
    #define  FLD_MRD_TICK_INTV_START_SRC(v)                       (FLD_MRD(24, 27, v))
    #define  SET_TICK_INTV_START_SRC(v)                           OP_FLD_WR(REG_TICK_INTV, 24, 27, v)
    #define  GET_TICK_INTV_START_SRC()                            OP_FLD_RD(REG_TICK_INTV, 24, 27)
    #define  RST_TICK_INTV_START_SRC()                            OP_FLD_WR(REG_TICK_INTV, 24, 27, 0xb)

    //Field: TICK_INTV_END_SRC
    #define  FLD_LSB_TICK_INTV_END_SRC()                          (28)
    #define  FLD_MSB_TICK_INTV_END_SRC()                          (31)
    #define  FLD_MASK_TICK_INTV_END_SRC()                         (FLD_MASK(28, 31))
    #define  FLD_MWD_TICK_INTV_END_SRC(v)                         (FLD_MWD(28, 31, v))
    #define  FLD_MRD_TICK_INTV_END_SRC(v)                         (FLD_MRD(28, 31, v))
    #define  SET_TICK_INTV_END_SRC(v)                             OP_FLD_WR(REG_TICK_INTV, 28, 31, v)
    #define  GET_TICK_INTV_END_SRC()                              OP_FLD_RD(REG_TICK_INTV, 28, 31)
    #define  RST_TICK_INTV_END_SRC()                              OP_FLD_WR(REG_TICK_INTV, 28, 31, 0x6)

    //Write-Register Using Field-Name
    #define  WRF_TICK_INTV(INTV,INTV_MODE,INTV_START_SRC,INTV_END_SRC) \
                (WR_TICK_INTV( \
                  (FLD_MWD_TICK_INTV_MODE(INTV_MODE))                                  | \
                  (FLD_MWD_TICK_INTV_START_SRC(INTV_START_SRC))                        | \
                  (FLD_MWD_TICK_INTV_END_SRC(INTV_END_SRC))                              \
                ))


#define  REG_TICK_MISC                                            (REG_BASE_TICK + 0x028)
    //Read/Write-Register Using Address
    #define  RD_TICK_MISC()                                       (REG32(REG_TICK_MISC))
    #define  WR_TICK_MISC(v)                                      (REG32(REG_TICK_MISC) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_MISC()                                (0xF)
    #define  REG_WMASK_TICK_MISC()                                (0xF)

    //Field: TICK_EXT_SRC0_EDGE
    #define  FLD_LSB_TICK_EXT_SRC0_EDGE()                         (0)
    #define  FLD_MSB_TICK_EXT_SRC0_EDGE()                         (1)
    #define  FLD_MASK_TICK_EXT_SRC0_EDGE()                        (FLD_MASK(0, 1))
    #define  FLD_MWD_TICK_EXT_SRC0_EDGE(v)                        (FLD_MWD(0, 1, v))
    #define  FLD_MRD_TICK_EXT_SRC0_EDGE(v)                        (FLD_MRD(0, 1, v))
    #define  SET_TICK_EXT_SRC0_EDGE(v)                            OP_FLD_WR(REG_TICK_MISC, 0, 1, v)
    #define  GET_TICK_EXT_SRC0_EDGE()                             OP_FLD_RD(REG_TICK_MISC, 0, 1)
    #define  RST_TICK_EXT_SRC0_EDGE()                             OP_FLD_WR(REG_TICK_MISC, 0, 1, 0x1)

    //Field: TICK_EXT_SRC1_EDGE
    #define  FLD_LSB_TICK_EXT_SRC1_EDGE()                         (2)
    #define  FLD_MSB_TICK_EXT_SRC1_EDGE()                         (3)
    #define  FLD_MASK_TICK_EXT_SRC1_EDGE()                        (FLD_MASK(2, 3))
    #define  FLD_MWD_TICK_EXT_SRC1_EDGE(v)                        (FLD_MWD(2, 3, v))
    #define  FLD_MRD_TICK_EXT_SRC1_EDGE(v)                        (FLD_MRD(2, 3, v))
    #define  SET_TICK_EXT_SRC1_EDGE(v)                            OP_FLD_WR(REG_TICK_MISC, 2, 3, v)
    #define  GET_TICK_EXT_SRC1_EDGE()                             OP_FLD_RD(REG_TICK_MISC, 2, 3)
    #define  RST_TICK_EXT_SRC1_EDGE()                             OP_FLD_WR(REG_TICK_MISC, 2, 3, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_MISC(EXT_SRC0_EDGE,EXT_SRC1_EDGE) \
                (WR_TICK_MISC( \
                  (FLD_MWD_TICK_EXT_SRC0_EDGE(EXT_SRC0_EDGE))                          | \
                  (FLD_MWD_TICK_EXT_SRC1_EDGE(EXT_SRC1_EDGE))                            \
                ))


#define  REG_TICK_REG_BUS_CLK_CFG                                 (REG_BASE_TICK + 0x02c)
    //Read/Write-Register Using Address
    #define  RD_TICK_REG_BUS_CLK_CFG()                            (REG32(REG_TICK_REG_BUS_CLK_CFG))
    #define  WR_TICK_REG_BUS_CLK_CFG(v)                           (REG32(REG_TICK_REG_BUS_CLK_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_REG_BUS_CLK_CFG()                     (0x1)
    #define  REG_WMASK_TICK_REG_BUS_CLK_CFG()                     (0x1)

    //Field: TICK_REG_BUS_CLK_GATE_MODE
    #define  FLD_LSB_TICK_REG_BUS_CLK_GATE_MODE()                 (0)
    #define  FLD_MSB_TICK_REG_BUS_CLK_GATE_MODE()                 (0)
    #define  FLD_MASK_TICK_REG_BUS_CLK_GATE_MODE()                (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_REG_BUS_CLK_GATE_MODE(v)                (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_REG_BUS_CLK_GATE_MODE(v)                (FLD_MRD(0, 0, v))
    #define  SET_TICK_REG_BUS_CLK_GATE_MODE(v)                    OP_FLD_WR_EXC(REG_TICK_REG_BUS_CLK_CFG, 0, 0, v)
    #define  GET_TICK_REG_BUS_CLK_GATE_MODE()                     OP_FLD_RD(REG_TICK_REG_BUS_CLK_CFG, 0, 0)
    #define  RST_TICK_REG_BUS_CLK_GATE_MODE()                     OP_FLD_WR_EXC(REG_TICK_REG_BUS_CLK_CFG, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_REG_BUS_CLK_CFG(REG_BUS_CLK_GATE_MODE) \
                (WR_TICK_REG_BUS_CLK_CFG( \
                  (FLD_MWD_TICK_REG_BUS_CLK_GATE_MODE(REG_BUS_CLK_GATE_MODE))            \
                ))


//------------------------------------
// Tick Timer
//------------------------------------
#define  REG_TICK_TIMER_0_                                        (REG_BASE_TICK + 0x040)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_0_()                                   (REG32(REG_TICK_TIMER_0_))
    #define  WR_TICK_TIMER_0_(v)                                  (REG32(REG_TICK_TIMER_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_0_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_0_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_0_
    #define  FLD_LSB_TICK_TIMER_0_()                              (0)
    #define  FLD_MSB_TICK_TIMER_0_()                              (31)
    #define  FLD_MASK_TICK_TIMER_0_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_0_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_0_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_0_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_0_, 0, 31, v)
    #define  GET_TICK_TIMER_0_()                                  OP_FLD_RD(REG_TICK_TIMER_0_, 0, 31)
    #define  RST_TICK_TIMER_0_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_0_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_0_(TIMER_0_) \
                (WR_TICK_TIMER_0_( \
                  (FLD_MWD_TICK_TIMER_0_(TIMER_0_))                                      \
                ))


#define  REG_TICK_TIMER_1_                                        (REG_BASE_TICK + 0x044)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_1_()                                   (REG32(REG_TICK_TIMER_1_))
    #define  WR_TICK_TIMER_1_(v)                                  (REG32(REG_TICK_TIMER_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_1_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_1_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_1_
    #define  FLD_LSB_TICK_TIMER_1_()                              (0)
    #define  FLD_MSB_TICK_TIMER_1_()                              (31)
    #define  FLD_MASK_TICK_TIMER_1_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_1_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_1_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_1_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_1_, 0, 31, v)
    #define  GET_TICK_TIMER_1_()                                  OP_FLD_RD(REG_TICK_TIMER_1_, 0, 31)
    #define  RST_TICK_TIMER_1_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_1_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_1_(TIMER_1_) \
                (WR_TICK_TIMER_1_( \
                  (FLD_MWD_TICK_TIMER_1_(TIMER_1_))                                      \
                ))


#define  REG_TICK_TIMER_2_                                        (REG_BASE_TICK + 0x048)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_2_()                                   (REG32(REG_TICK_TIMER_2_))
    #define  WR_TICK_TIMER_2_(v)                                  (REG32(REG_TICK_TIMER_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_2_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_2_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_2_
    #define  FLD_LSB_TICK_TIMER_2_()                              (0)
    #define  FLD_MSB_TICK_TIMER_2_()                              (31)
    #define  FLD_MASK_TICK_TIMER_2_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_2_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_2_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_2_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_2_, 0, 31, v)
    #define  GET_TICK_TIMER_2_()                                  OP_FLD_RD(REG_TICK_TIMER_2_, 0, 31)
    #define  RST_TICK_TIMER_2_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_2_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_2_(TIMER_2_) \
                (WR_TICK_TIMER_2_( \
                  (FLD_MWD_TICK_TIMER_2_(TIMER_2_))                                      \
                ))


#define  REG_TICK_TIMER_3_                                        (REG_BASE_TICK + 0x04c)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_3_()                                   (REG32(REG_TICK_TIMER_3_))
    #define  WR_TICK_TIMER_3_(v)                                  (REG32(REG_TICK_TIMER_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_3_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_3_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_3_
    #define  FLD_LSB_TICK_TIMER_3_()                              (0)
    #define  FLD_MSB_TICK_TIMER_3_()                              (31)
    #define  FLD_MASK_TICK_TIMER_3_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_3_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_3_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_3_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_3_, 0, 31, v)
    #define  GET_TICK_TIMER_3_()                                  OP_FLD_RD(REG_TICK_TIMER_3_, 0, 31)
    #define  RST_TICK_TIMER_3_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_3_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_3_(TIMER_3_) \
                (WR_TICK_TIMER_3_( \
                  (FLD_MWD_TICK_TIMER_3_(TIMER_3_))                                      \
                ))


#define  REG_TICK_TIMER_4_                                        (REG_BASE_TICK + 0x050)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_4_()                                   (REG32(REG_TICK_TIMER_4_))
    #define  WR_TICK_TIMER_4_(v)                                  (REG32(REG_TICK_TIMER_4_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_4_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_4_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_4_
    #define  FLD_LSB_TICK_TIMER_4_()                              (0)
    #define  FLD_MSB_TICK_TIMER_4_()                              (31)
    #define  FLD_MASK_TICK_TIMER_4_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_4_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_4_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_4_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_4_, 0, 31, v)
    #define  GET_TICK_TIMER_4_()                                  OP_FLD_RD(REG_TICK_TIMER_4_, 0, 31)
    #define  RST_TICK_TIMER_4_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_4_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_4_(TIMER_4_) \
                (WR_TICK_TIMER_4_( \
                  (FLD_MWD_TICK_TIMER_4_(TIMER_4_))                                      \
                ))


#define  REG_TICK_TIMER_5_                                        (REG_BASE_TICK + 0x054)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_5_()                                   (REG32(REG_TICK_TIMER_5_))
    #define  WR_TICK_TIMER_5_(v)                                  (REG32(REG_TICK_TIMER_5_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_5_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_5_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_5_
    #define  FLD_LSB_TICK_TIMER_5_()                              (0)
    #define  FLD_MSB_TICK_TIMER_5_()                              (31)
    #define  FLD_MASK_TICK_TIMER_5_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_5_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_5_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_5_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_5_, 0, 31, v)
    #define  GET_TICK_TIMER_5_()                                  OP_FLD_RD(REG_TICK_TIMER_5_, 0, 31)
    #define  RST_TICK_TIMER_5_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_5_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_5_(TIMER_5_) \
                (WR_TICK_TIMER_5_( \
                  (FLD_MWD_TICK_TIMER_5_(TIMER_5_))                                      \
                ))


#define  REG_TICK_TIMER_6_                                        (REG_BASE_TICK + 0x058)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_6_()                                   (REG32(REG_TICK_TIMER_6_))
    #define  WR_TICK_TIMER_6_(v)                                  (REG32(REG_TICK_TIMER_6_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_6_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_6_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_6_
    #define  FLD_LSB_TICK_TIMER_6_()                              (0)
    #define  FLD_MSB_TICK_TIMER_6_()                              (31)
    #define  FLD_MASK_TICK_TIMER_6_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_6_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_6_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_6_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_6_, 0, 31, v)
    #define  GET_TICK_TIMER_6_()                                  OP_FLD_RD(REG_TICK_TIMER_6_, 0, 31)
    #define  RST_TICK_TIMER_6_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_6_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_6_(TIMER_6_) \
                (WR_TICK_TIMER_6_( \
                  (FLD_MWD_TICK_TIMER_6_(TIMER_6_))                                      \
                ))


#define  REG_TICK_TIMER_7_                                        (REG_BASE_TICK + 0x05c)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_7_()                                   (REG32(REG_TICK_TIMER_7_))
    #define  WR_TICK_TIMER_7_(v)                                  (REG32(REG_TICK_TIMER_7_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_7_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_7_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_7_
    #define  FLD_LSB_TICK_TIMER_7_()                              (0)
    #define  FLD_MSB_TICK_TIMER_7_()                              (31)
    #define  FLD_MASK_TICK_TIMER_7_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_7_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_7_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_7_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_7_, 0, 31, v)
    #define  GET_TICK_TIMER_7_()                                  OP_FLD_RD(REG_TICK_TIMER_7_, 0, 31)
    #define  RST_TICK_TIMER_7_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_7_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_7_(TIMER_7_) \
                (WR_TICK_TIMER_7_( \
                  (FLD_MWD_TICK_TIMER_7_(TIMER_7_))                                      \
                ))


#define  REG_TICK_TIMER_8_                                        (REG_BASE_TICK + 0x060)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_8_()                                   (REG32(REG_TICK_TIMER_8_))
    #define  WR_TICK_TIMER_8_(v)                                  (REG32(REG_TICK_TIMER_8_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_8_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_8_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_8_
    #define  FLD_LSB_TICK_TIMER_8_()                              (0)
    #define  FLD_MSB_TICK_TIMER_8_()                              (31)
    #define  FLD_MASK_TICK_TIMER_8_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_8_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_8_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_8_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_8_, 0, 31, v)
    #define  GET_TICK_TIMER_8_()                                  OP_FLD_RD(REG_TICK_TIMER_8_, 0, 31)
    #define  RST_TICK_TIMER_8_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_8_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_8_(TIMER_8_) \
                (WR_TICK_TIMER_8_( \
                  (FLD_MWD_TICK_TIMER_8_(TIMER_8_))                                      \
                ))


#define  REG_TICK_TIMER_9_                                        (REG_BASE_TICK + 0x064)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_9_()                                   (REG32(REG_TICK_TIMER_9_))
    #define  WR_TICK_TIMER_9_(v)                                  (REG32(REG_TICK_TIMER_9_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_9_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_9_()                            (0xFFFFFFFF)

    //Field: TICK_TIMER_9_
    #define  FLD_LSB_TICK_TIMER_9_()                              (0)
    #define  FLD_MSB_TICK_TIMER_9_()                              (31)
    #define  FLD_MASK_TICK_TIMER_9_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_9_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_9_(v)                             (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_9_(v)                                 OP_FLD_WR_EXC(REG_TICK_TIMER_9_, 0, 31, v)
    #define  GET_TICK_TIMER_9_()                                  OP_FLD_RD(REG_TICK_TIMER_9_, 0, 31)
    #define  RST_TICK_TIMER_9_()                                  OP_FLD_WR_EXC(REG_TICK_TIMER_9_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_9_(TIMER_9_) \
                (WR_TICK_TIMER_9_( \
                  (FLD_MWD_TICK_TIMER_9_(TIMER_9_))                                      \
                ))


#define  REG_TICK_TIMER_10_                                       (REG_BASE_TICK + 0x068)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_10_()                                  (REG32(REG_TICK_TIMER_10_))
    #define  WR_TICK_TIMER_10_(v)                                 (REG32(REG_TICK_TIMER_10_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_10_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_10_()                           (0xFFFFFFFF)

    //Field: TICK_TIMER_10_
    #define  FLD_LSB_TICK_TIMER_10_()                             (0)
    #define  FLD_MSB_TICK_TIMER_10_()                             (31)
    #define  FLD_MASK_TICK_TIMER_10_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_10_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_10_(v)                            (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_10_(v)                                OP_FLD_WR_EXC(REG_TICK_TIMER_10_, 0, 31, v)
    #define  GET_TICK_TIMER_10_()                                 OP_FLD_RD(REG_TICK_TIMER_10_, 0, 31)
    #define  RST_TICK_TIMER_10_()                                 OP_FLD_WR_EXC(REG_TICK_TIMER_10_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_10_(TIMER_10_) \
                (WR_TICK_TIMER_10_( \
                  (FLD_MWD_TICK_TIMER_10_(TIMER_10_))                                    \
                ))


#define  REG_TICK_TIMER_11_                                       (REG_BASE_TICK + 0x06c)
    //Read/Write-Register Using Address
    #define  RD_TICK_TIMER_11_()                                  (REG32(REG_TICK_TIMER_11_))
    #define  WR_TICK_TIMER_11_(v)                                 (REG32(REG_TICK_TIMER_11_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_TIMER_11_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_TIMER_11_()                           (0xFFFFFFFF)

    //Field: TICK_TIMER_11_
    #define  FLD_LSB_TICK_TIMER_11_()                             (0)
    #define  FLD_MSB_TICK_TIMER_11_()                             (31)
    #define  FLD_MASK_TICK_TIMER_11_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_TIMER_11_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_TIMER_11_(v)                            (FLD_MRD(0, 31, v))
    #define  SET_TICK_TIMER_11_(v)                                OP_FLD_WR_EXC(REG_TICK_TIMER_11_, 0, 31, v)
    #define  GET_TICK_TIMER_11_()                                 OP_FLD_RD(REG_TICK_TIMER_11_, 0, 31)
    #define  RST_TICK_TIMER_11_()                                 OP_FLD_WR_EXC(REG_TICK_TIMER_11_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_TIMER_11_(TIMER_11_) \
                (WR_TICK_TIMER_11_( \
                  (FLD_MWD_TICK_TIMER_11_(TIMER_11_))                                    \
                ))


//------------------------------------
// Tick Cyclic-Timer
//------------------------------------
#define  REG_TICK_CTIMER_0_                                       (REG_BASE_TICK + 0x080)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_0_()                                  (REG32(REG_TICK_CTIMER_0_))
    #define  WR_TICK_CTIMER_0_(v)                                 (REG32(REG_TICK_CTIMER_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_0_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_0_()                           (0xFFFFFFFF)

    //Field: TICK_CTIMER_0_
    #define  FLD_LSB_TICK_CTIMER_0_()                             (0)
    #define  FLD_MSB_TICK_CTIMER_0_()                             (31)
    #define  FLD_MASK_TICK_CTIMER_0_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_0_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_0_(v)                            (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_0_(v)                                OP_FLD_WR_EXC(REG_TICK_CTIMER_0_, 0, 31, v)
    #define  GET_TICK_CTIMER_0_()                                 OP_FLD_RD(REG_TICK_CTIMER_0_, 0, 31)
    #define  GET_TICK_CTIMER_0__CUR()                             OP_FLD_RD(REG_TICK_CTIMER_0_, 0, 31)
    #define  RST_TICK_CTIMER_0_()                                 OP_FLD_WR_EXC(REG_TICK_CTIMER_0_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_0_(CTIMER_0_) \
                (WR_TICK_CTIMER_0_( \
                  (FLD_MWD_TICK_CTIMER_0_(CTIMER_0_))                                    \
                ))


#define  REG_TICK_CTIMER_1_                                       (REG_BASE_TICK + 0x084)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_1_()                                  (REG32(REG_TICK_CTIMER_1_))
    #define  WR_TICK_CTIMER_1_(v)                                 (REG32(REG_TICK_CTIMER_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_1_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_1_()                           (0xFFFFFFFF)

    //Field: TICK_CTIMER_1_
    #define  FLD_LSB_TICK_CTIMER_1_()                             (0)
    #define  FLD_MSB_TICK_CTIMER_1_()                             (31)
    #define  FLD_MASK_TICK_CTIMER_1_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_1_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_1_(v)                            (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_1_(v)                                OP_FLD_WR_EXC(REG_TICK_CTIMER_1_, 0, 31, v)
    #define  GET_TICK_CTIMER_1_()                                 OP_FLD_RD(REG_TICK_CTIMER_1_, 0, 31)
    #define  GET_TICK_CTIMER_1__CUR()                             OP_FLD_RD(REG_TICK_CTIMER_1_, 0, 31)
    #define  RST_TICK_CTIMER_1_()                                 OP_FLD_WR_EXC(REG_TICK_CTIMER_1_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_1_(CTIMER_1_) \
                (WR_TICK_CTIMER_1_( \
                  (FLD_MWD_TICK_CTIMER_1_(CTIMER_1_))                                    \
                ))


#define  REG_TICK_CTIMER_2_                                       (REG_BASE_TICK + 0x088)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_2_()                                  (REG32(REG_TICK_CTIMER_2_))
    #define  WR_TICK_CTIMER_2_(v)                                 (REG32(REG_TICK_CTIMER_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_2_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_2_()                           (0xFFFFFFFF)

    //Field: TICK_CTIMER_2_
    #define  FLD_LSB_TICK_CTIMER_2_()                             (0)
    #define  FLD_MSB_TICK_CTIMER_2_()                             (31)
    #define  FLD_MASK_TICK_CTIMER_2_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_2_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_2_(v)                            (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_2_(v)                                OP_FLD_WR_EXC(REG_TICK_CTIMER_2_, 0, 31, v)
    #define  GET_TICK_CTIMER_2_()                                 OP_FLD_RD(REG_TICK_CTIMER_2_, 0, 31)
    #define  GET_TICK_CTIMER_2__CUR()                             OP_FLD_RD(REG_TICK_CTIMER_2_, 0, 31)
    #define  RST_TICK_CTIMER_2_()                                 OP_FLD_WR_EXC(REG_TICK_CTIMER_2_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_2_(CTIMER_2_) \
                (WR_TICK_CTIMER_2_( \
                  (FLD_MWD_TICK_CTIMER_2_(CTIMER_2_))                                    \
                ))


#define  REG_TICK_CTIMER_3_                                       (REG_BASE_TICK + 0x08c)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_3_()                                  (REG32(REG_TICK_CTIMER_3_))
    #define  WR_TICK_CTIMER_3_(v)                                 (REG32(REG_TICK_CTIMER_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_3_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_3_()                           (0xFFFFFFFF)

    //Field: TICK_CTIMER_3_
    #define  FLD_LSB_TICK_CTIMER_3_()                             (0)
    #define  FLD_MSB_TICK_CTIMER_3_()                             (31)
    #define  FLD_MASK_TICK_CTIMER_3_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_3_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_3_(v)                            (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_3_(v)                                OP_FLD_WR_EXC(REG_TICK_CTIMER_3_, 0, 31, v)
    #define  GET_TICK_CTIMER_3_()                                 OP_FLD_RD(REG_TICK_CTIMER_3_, 0, 31)
    #define  GET_TICK_CTIMER_3__CUR()                             OP_FLD_RD(REG_TICK_CTIMER_3_, 0, 31)
    #define  RST_TICK_CTIMER_3_()                                 OP_FLD_WR_EXC(REG_TICK_CTIMER_3_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_3_(CTIMER_3_) \
                (WR_TICK_CTIMER_3_( \
                  (FLD_MWD_TICK_CTIMER_3_(CTIMER_3_))                                    \
                ))


#define  REG_TICK_CTIMER_PRD_0_                                   (REG_BASE_TICK + 0x090)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_PRD_0_()                              (REG32(REG_TICK_CTIMER_PRD_0_))
    #define  WR_TICK_CTIMER_PRD_0_(v)                             (REG32(REG_TICK_CTIMER_PRD_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_PRD_0_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_PRD_0_()                       (0xFFFFFFFF)

    //Field: TICK_CTIMER_PRD_0_
    #define  FLD_LSB_TICK_CTIMER_PRD_0_()                         (0)
    #define  FLD_MSB_TICK_CTIMER_PRD_0_()                         (31)
    #define  FLD_MASK_TICK_CTIMER_PRD_0_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_PRD_0_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_PRD_0_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_PRD_0_(v)                            OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_0_, 0, 31, v)
    #define  GET_TICK_CTIMER_PRD_0_()                             OP_FLD_RD(REG_TICK_CTIMER_PRD_0_, 0, 31)
    #define  RST_TICK_CTIMER_PRD_0_()                             OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_PRD_0_(CTIMER_PRD_0_) \
                (WR_TICK_CTIMER_PRD_0_( \
                  (FLD_MWD_TICK_CTIMER_PRD_0_(CTIMER_PRD_0_))                            \
                ))


#define  REG_TICK_CTIMER_PRD_1_                                   (REG_BASE_TICK + 0x094)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_PRD_1_()                              (REG32(REG_TICK_CTIMER_PRD_1_))
    #define  WR_TICK_CTIMER_PRD_1_(v)                             (REG32(REG_TICK_CTIMER_PRD_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_PRD_1_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_PRD_1_()                       (0xFFFFFFFF)

    //Field: TICK_CTIMER_PRD_1_
    #define  FLD_LSB_TICK_CTIMER_PRD_1_()                         (0)
    #define  FLD_MSB_TICK_CTIMER_PRD_1_()                         (31)
    #define  FLD_MASK_TICK_CTIMER_PRD_1_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_PRD_1_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_PRD_1_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_PRD_1_(v)                            OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_1_, 0, 31, v)
    #define  GET_TICK_CTIMER_PRD_1_()                             OP_FLD_RD(REG_TICK_CTIMER_PRD_1_, 0, 31)
    #define  RST_TICK_CTIMER_PRD_1_()                             OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_1_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_PRD_1_(CTIMER_PRD_1_) \
                (WR_TICK_CTIMER_PRD_1_( \
                  (FLD_MWD_TICK_CTIMER_PRD_1_(CTIMER_PRD_1_))                            \
                ))


#define  REG_TICK_CTIMER_PRD_2_                                   (REG_BASE_TICK + 0x098)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_PRD_2_()                              (REG32(REG_TICK_CTIMER_PRD_2_))
    #define  WR_TICK_CTIMER_PRD_2_(v)                             (REG32(REG_TICK_CTIMER_PRD_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_PRD_2_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_PRD_2_()                       (0xFFFFFFFF)

    //Field: TICK_CTIMER_PRD_2_
    #define  FLD_LSB_TICK_CTIMER_PRD_2_()                         (0)
    #define  FLD_MSB_TICK_CTIMER_PRD_2_()                         (31)
    #define  FLD_MASK_TICK_CTIMER_PRD_2_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_PRD_2_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_PRD_2_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_PRD_2_(v)                            OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_2_, 0, 31, v)
    #define  GET_TICK_CTIMER_PRD_2_()                             OP_FLD_RD(REG_TICK_CTIMER_PRD_2_, 0, 31)
    #define  RST_TICK_CTIMER_PRD_2_()                             OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_2_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_PRD_2_(CTIMER_PRD_2_) \
                (WR_TICK_CTIMER_PRD_2_( \
                  (FLD_MWD_TICK_CTIMER_PRD_2_(CTIMER_PRD_2_))                            \
                ))


#define  REG_TICK_CTIMER_PRD_3_                                   (REG_BASE_TICK + 0x09c)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_PRD_3_()                              (REG32(REG_TICK_CTIMER_PRD_3_))
    #define  WR_TICK_CTIMER_PRD_3_(v)                             (REG32(REG_TICK_CTIMER_PRD_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_PRD_3_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_CTIMER_PRD_3_()                       (0xFFFFFFFF)

    //Field: TICK_CTIMER_PRD_3_
    #define  FLD_LSB_TICK_CTIMER_PRD_3_()                         (0)
    #define  FLD_MSB_TICK_CTIMER_PRD_3_()                         (31)
    #define  FLD_MASK_TICK_CTIMER_PRD_3_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_CTIMER_PRD_3_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_CTIMER_PRD_3_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_CTIMER_PRD_3_(v)                            OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_3_, 0, 31, v)
    #define  GET_TICK_CTIMER_PRD_3_()                             OP_FLD_RD(REG_TICK_CTIMER_PRD_3_, 0, 31)
    #define  RST_TICK_CTIMER_PRD_3_()                             OP_FLD_WR_EXC(REG_TICK_CTIMER_PRD_3_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_PRD_3_(CTIMER_PRD_3_) \
                (WR_TICK_CTIMER_PRD_3_( \
                  (FLD_MWD_TICK_CTIMER_PRD_3_(CTIMER_PRD_3_))                            \
                ))


#define  REG_TICK_CTIMER_STATUS                                   (REG_BASE_TICK + 0x0a0)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_STATUS()                              (REG32(REG_TICK_CTIMER_STATUS))
    #define  WR_TICK_CTIMER_STATUS(v)                             (REG32(REG_TICK_CTIMER_STATUS) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_STATUS()                       (0xF00)
    #define  REG_WMASK_TICK_CTIMER_STATUS()                       (0xFF)

    //Field: TICK_CTIMER_SET_0_
    #define  FLD_LSB_TICK_CTIMER_SET_0_()                         (0)
    #define  FLD_MSB_TICK_CTIMER_SET_0_()                         (0)
    #define  FLD_MASK_TICK_CTIMER_SET_0_()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_CTIMER_SET_0_(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_CTIMER_SET_0_(v)                        (FLD_MRD(0, 0, v))
    #define  SET_TICK_CTIMER_SET_0_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 0, 0, v)
    #define  RST_TICK_CTIMER_SET_0_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 0, 0, 0x0)

    //Field: TICK_CTIMER_SET_1_
    #define  FLD_LSB_TICK_CTIMER_SET_1_()                         (1)
    #define  FLD_MSB_TICK_CTIMER_SET_1_()                         (1)
    #define  FLD_MASK_TICK_CTIMER_SET_1_()                        (FLD_MASK(1, 1))
    #define  FLD_MWD_TICK_CTIMER_SET_1_(v)                        (FLD_MWD(1, 1, v))
    #define  FLD_MRD_TICK_CTIMER_SET_1_(v)                        (FLD_MRD(1, 1, v))
    #define  SET_TICK_CTIMER_SET_1_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 1, 1, v)
    #define  RST_TICK_CTIMER_SET_1_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 1, 1, 0x0)

    //Field: TICK_CTIMER_SET_2_
    #define  FLD_LSB_TICK_CTIMER_SET_2_()                         (2)
    #define  FLD_MSB_TICK_CTIMER_SET_2_()                         (2)
    #define  FLD_MASK_TICK_CTIMER_SET_2_()                        (FLD_MASK(2, 2))
    #define  FLD_MWD_TICK_CTIMER_SET_2_(v)                        (FLD_MWD(2, 2, v))
    #define  FLD_MRD_TICK_CTIMER_SET_2_(v)                        (FLD_MRD(2, 2, v))
    #define  SET_TICK_CTIMER_SET_2_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 2, 2, v)
    #define  RST_TICK_CTIMER_SET_2_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 2, 2, 0x0)

    //Field: TICK_CTIMER_SET_3_
    #define  FLD_LSB_TICK_CTIMER_SET_3_()                         (3)
    #define  FLD_MSB_TICK_CTIMER_SET_3_()                         (3)
    #define  FLD_MASK_TICK_CTIMER_SET_3_()                        (FLD_MASK(3, 3))
    #define  FLD_MWD_TICK_CTIMER_SET_3_(v)                        (FLD_MWD(3, 3, v))
    #define  FLD_MRD_TICK_CTIMER_SET_3_(v)                        (FLD_MRD(3, 3, v))
    #define  SET_TICK_CTIMER_SET_3_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 3, 3, v)
    #define  RST_TICK_CTIMER_SET_3_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 3, 3, 0x0)

    //Field: TICK_CTIMER_CLR_0_
    #define  FLD_LSB_TICK_CTIMER_CLR_0_()                         (4)
    #define  FLD_MSB_TICK_CTIMER_CLR_0_()                         (4)
    #define  FLD_MASK_TICK_CTIMER_CLR_0_()                        (FLD_MASK(4, 4))
    #define  FLD_MWD_TICK_CTIMER_CLR_0_(v)                        (FLD_MWD(4, 4, v))
    #define  FLD_MRD_TICK_CTIMER_CLR_0_(v)                        (FLD_MRD(4, 4, v))
    #define  SET_TICK_CTIMER_CLR_0_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 4, 4, v)
    #define  RST_TICK_CTIMER_CLR_0_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 4, 4, 0x0)

    //Field: TICK_CTIMER_CLR_1_
    #define  FLD_LSB_TICK_CTIMER_CLR_1_()                         (5)
    #define  FLD_MSB_TICK_CTIMER_CLR_1_()                         (5)
    #define  FLD_MASK_TICK_CTIMER_CLR_1_()                        (FLD_MASK(5, 5))
    #define  FLD_MWD_TICK_CTIMER_CLR_1_(v)                        (FLD_MWD(5, 5, v))
    #define  FLD_MRD_TICK_CTIMER_CLR_1_(v)                        (FLD_MRD(5, 5, v))
    #define  SET_TICK_CTIMER_CLR_1_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 5, 5, v)
    #define  RST_TICK_CTIMER_CLR_1_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 5, 5, 0x0)

    //Field: TICK_CTIMER_CLR_2_
    #define  FLD_LSB_TICK_CTIMER_CLR_2_()                         (6)
    #define  FLD_MSB_TICK_CTIMER_CLR_2_()                         (6)
    #define  FLD_MASK_TICK_CTIMER_CLR_2_()                        (FLD_MASK(6, 6))
    #define  FLD_MWD_TICK_CTIMER_CLR_2_(v)                        (FLD_MWD(6, 6, v))
    #define  FLD_MRD_TICK_CTIMER_CLR_2_(v)                        (FLD_MRD(6, 6, v))
    #define  SET_TICK_CTIMER_CLR_2_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 6, 6, v)
    #define  RST_TICK_CTIMER_CLR_2_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 6, 6, 0x0)

    //Field: TICK_CTIMER_CLR_3_
    #define  FLD_LSB_TICK_CTIMER_CLR_3_()                         (7)
    #define  FLD_MSB_TICK_CTIMER_CLR_3_()                         (7)
    #define  FLD_MASK_TICK_CTIMER_CLR_3_()                        (FLD_MASK(7, 7))
    #define  FLD_MWD_TICK_CTIMER_CLR_3_(v)                        (FLD_MWD(7, 7, v))
    #define  FLD_MRD_TICK_CTIMER_CLR_3_(v)                        (FLD_MRD(7, 7, v))
    #define  SET_TICK_CTIMER_CLR_3_(v)                            OP_FLD_WR(REG_TICK_CTIMER_STATUS, 7, 7, v)
    #define  RST_TICK_CTIMER_CLR_3_()                             OP_FLD_WR(REG_TICK_CTIMER_STATUS, 7, 7, 0x0)

    //Field: TICK_CTIMER_EN_0_
    #define  FLD_LSB_TICK_CTIMER_EN_0_()                          (8)
    #define  FLD_MSB_TICK_CTIMER_EN_0_()                          (8)
    #define  FLD_MASK_TICK_CTIMER_EN_0_()                         (FLD_MASK(8, 8))
    #define  FLD_MWD_TICK_CTIMER_EN_0_(v)                         (FLD_MWD(8, 8, v))
    #define  FLD_MRD_TICK_CTIMER_EN_0_(v)                         (FLD_MRD(8, 8, v))
    #define  GET_TICK_CTIMER_EN_0_()                              OP_FLD_RD(REG_TICK_CTIMER_STATUS, 8, 8)

    //Field: TICK_CTIMER_EN_1_
    #define  FLD_LSB_TICK_CTIMER_EN_1_()                          (9)
    #define  FLD_MSB_TICK_CTIMER_EN_1_()                          (9)
    #define  FLD_MASK_TICK_CTIMER_EN_1_()                         (FLD_MASK(9, 9))
    #define  FLD_MWD_TICK_CTIMER_EN_1_(v)                         (FLD_MWD(9, 9, v))
    #define  FLD_MRD_TICK_CTIMER_EN_1_(v)                         (FLD_MRD(9, 9, v))
    #define  GET_TICK_CTIMER_EN_1_()                              OP_FLD_RD(REG_TICK_CTIMER_STATUS, 9, 9)

    //Field: TICK_CTIMER_EN_2_
    #define  FLD_LSB_TICK_CTIMER_EN_2_()                          (10)
    #define  FLD_MSB_TICK_CTIMER_EN_2_()                          (10)
    #define  FLD_MASK_TICK_CTIMER_EN_2_()                         (FLD_MASK(10, 10))
    #define  FLD_MWD_TICK_CTIMER_EN_2_(v)                         (FLD_MWD(10, 10, v))
    #define  FLD_MRD_TICK_CTIMER_EN_2_(v)                         (FLD_MRD(10, 10, v))
    #define  GET_TICK_CTIMER_EN_2_()                              OP_FLD_RD(REG_TICK_CTIMER_STATUS, 10, 10)

    //Field: TICK_CTIMER_EN_3_
    #define  FLD_LSB_TICK_CTIMER_EN_3_()                          (11)
    #define  FLD_MSB_TICK_CTIMER_EN_3_()                          (11)
    #define  FLD_MASK_TICK_CTIMER_EN_3_()                         (FLD_MASK(11, 11))
    #define  FLD_MWD_TICK_CTIMER_EN_3_(v)                         (FLD_MWD(11, 11, v))
    #define  FLD_MRD_TICK_CTIMER_EN_3_(v)                         (FLD_MRD(11, 11, v))
    #define  GET_TICK_CTIMER_EN_3_()                              OP_FLD_RD(REG_TICK_CTIMER_STATUS, 11, 11)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_STATUS(CTIMER_SET_0_,CTIMER_SET_1_,CTIMER_SET_2_,CTIMER_SET_3_,CTIMER_CLR_0_,CTIMER_CLR_1_,CTIMER_CLR_2_,CTIMER_CLR_3_,CTIMER_EN_0_,CTIMER_EN_1_,CTIMER_EN_2_,CTIMER_EN_3_) \
                (WR_TICK_CTIMER_STATUS( \
                  (FLD_MWD_TICK_CTIMER_SET_0_(CTIMER_SET_0_))                          | \
                  (FLD_MWD_TICK_CTIMER_SET_1_(CTIMER_SET_1_))                          | \
                  (FLD_MWD_TICK_CTIMER_SET_2_(CTIMER_SET_2_))                          | \
                  (FLD_MWD_TICK_CTIMER_SET_3_(CTIMER_SET_3_))                          | \
                  (FLD_MWD_TICK_CTIMER_CLR_0_(CTIMER_CLR_0_))                          | \
                  (FLD_MWD_TICK_CTIMER_CLR_1_(CTIMER_CLR_1_))                          | \
                  (FLD_MWD_TICK_CTIMER_CLR_2_(CTIMER_CLR_2_))                          | \
                  (FLD_MWD_TICK_CTIMER_CLR_3_(CTIMER_CLR_3_))                            \
                ))


#define  REG_TICK_CTIMER_MODE                                     (REG_BASE_TICK + 0x0a4)
    //Read/Write-Register Using Address
    #define  RD_TICK_CTIMER_MODE()                                (REG32(REG_TICK_CTIMER_MODE))
    #define  WR_TICK_CTIMER_MODE(v)                               (REG32(REG_TICK_CTIMER_MODE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_CTIMER_MODE()                         (0xFF)
    #define  REG_WMASK_TICK_CTIMER_MODE()                         (0xFF)

    //Field: TICK_CTIMER_MODE_0_
    #define  FLD_LSB_TICK_CTIMER_MODE_0_()                        (0)
    #define  FLD_MSB_TICK_CTIMER_MODE_0_()                        (1)
    #define  FLD_MASK_TICK_CTIMER_MODE_0_()                       (FLD_MASK(0, 1))
    #define  FLD_MWD_TICK_CTIMER_MODE_0_(v)                       (FLD_MWD(0, 1, v))
    #define  FLD_MRD_TICK_CTIMER_MODE_0_(v)                       (FLD_MRD(0, 1, v))
    #define  SET_TICK_CTIMER_MODE_0_(v)                           OP_FLD_WR(REG_TICK_CTIMER_MODE, 0, 1, v)
    #define  GET_TICK_CTIMER_MODE_0_()                            OP_FLD_RD(REG_TICK_CTIMER_MODE, 0, 1)
    #define  RST_TICK_CTIMER_MODE_0_()                            OP_FLD_WR(REG_TICK_CTIMER_MODE, 0, 1, 0x0)

    //Field: TICK_CTIMER_MODE_1_
    #define  FLD_LSB_TICK_CTIMER_MODE_1_()                        (2)
    #define  FLD_MSB_TICK_CTIMER_MODE_1_()                        (3)
    #define  FLD_MASK_TICK_CTIMER_MODE_1_()                       (FLD_MASK(2, 3))
    #define  FLD_MWD_TICK_CTIMER_MODE_1_(v)                       (FLD_MWD(2, 3, v))
    #define  FLD_MRD_TICK_CTIMER_MODE_1_(v)                       (FLD_MRD(2, 3, v))
    #define  SET_TICK_CTIMER_MODE_1_(v)                           OP_FLD_WR(REG_TICK_CTIMER_MODE, 2, 3, v)
    #define  GET_TICK_CTIMER_MODE_1_()                            OP_FLD_RD(REG_TICK_CTIMER_MODE, 2, 3)
    #define  RST_TICK_CTIMER_MODE_1_()                            OP_FLD_WR(REG_TICK_CTIMER_MODE, 2, 3, 0x0)

    //Field: TICK_CTIMER_MODE_2_
    #define  FLD_LSB_TICK_CTIMER_MODE_2_()                        (4)
    #define  FLD_MSB_TICK_CTIMER_MODE_2_()                        (5)
    #define  FLD_MASK_TICK_CTIMER_MODE_2_()                       (FLD_MASK(4, 5))
    #define  FLD_MWD_TICK_CTIMER_MODE_2_(v)                       (FLD_MWD(4, 5, v))
    #define  FLD_MRD_TICK_CTIMER_MODE_2_(v)                       (FLD_MRD(4, 5, v))
    #define  SET_TICK_CTIMER_MODE_2_(v)                           OP_FLD_WR(REG_TICK_CTIMER_MODE, 4, 5, v)
    #define  GET_TICK_CTIMER_MODE_2_()                            OP_FLD_RD(REG_TICK_CTIMER_MODE, 4, 5)
    #define  RST_TICK_CTIMER_MODE_2_()                            OP_FLD_WR(REG_TICK_CTIMER_MODE, 4, 5, 0x0)

    //Field: TICK_CTIMER_MODE_3_
    #define  FLD_LSB_TICK_CTIMER_MODE_3_()                        (6)
    #define  FLD_MSB_TICK_CTIMER_MODE_3_()                        (7)
    #define  FLD_MASK_TICK_CTIMER_MODE_3_()                       (FLD_MASK(6, 7))
    #define  FLD_MWD_TICK_CTIMER_MODE_3_(v)                       (FLD_MWD(6, 7, v))
    #define  FLD_MRD_TICK_CTIMER_MODE_3_(v)                       (FLD_MRD(6, 7, v))
    #define  SET_TICK_CTIMER_MODE_3_(v)                           OP_FLD_WR(REG_TICK_CTIMER_MODE, 6, 7, v)
    #define  GET_TICK_CTIMER_MODE_3_()                            OP_FLD_RD(REG_TICK_CTIMER_MODE, 6, 7)
    #define  RST_TICK_CTIMER_MODE_3_()                            OP_FLD_WR(REG_TICK_CTIMER_MODE, 6, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_CTIMER_MODE(CTIMER_MODE_0_,CTIMER_MODE_1_,CTIMER_MODE_2_,CTIMER_MODE_3_) \
                (WR_TICK_CTIMER_MODE( \
                  (FLD_MWD_TICK_CTIMER_MODE_0_(CTIMER_MODE_0_))                        | \
                  (FLD_MWD_TICK_CTIMER_MODE_1_(CTIMER_MODE_1_))                        | \
                  (FLD_MWD_TICK_CTIMER_MODE_2_(CTIMER_MODE_2_))                        | \
                  (FLD_MWD_TICK_CTIMER_MODE_3_(CTIMER_MODE_3_))                          \
                ))


//------------------------------------
// Tick Events
//------------------------------------
#define  REG_TICK_EVENT_0_                                        (REG_BASE_TICK + 0x100)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_0_()                                   (REG32(REG_TICK_EVENT_0_))
    #define  WR_TICK_EVENT_0_(v)                                  (REG32(REG_TICK_EVENT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_0_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_0_()                            (0x0)

    //Field: TICK_EVENT_0_
    #define  FLD_LSB_TICK_EVENT_0_()                              (0)
    #define  FLD_MSB_TICK_EVENT_0_()                              (31)
    #define  FLD_MASK_TICK_EVENT_0_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_0_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_0_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_0_()                                  OP_FLD_RD(REG_TICK_EVENT_0_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_0_(EVENT_0_) \
                (WR_TICK_EVENT_0_( \
   \
                ))


#define  REG_TICK_EVENT_1_                                        (REG_BASE_TICK + 0x104)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_1_()                                   (REG32(REG_TICK_EVENT_1_))
    #define  WR_TICK_EVENT_1_(v)                                  (REG32(REG_TICK_EVENT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_1_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_1_()                            (0x0)

    //Field: TICK_EVENT_1_
    #define  FLD_LSB_TICK_EVENT_1_()                              (0)
    #define  FLD_MSB_TICK_EVENT_1_()                              (31)
    #define  FLD_MASK_TICK_EVENT_1_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_1_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_1_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_1_()                                  OP_FLD_RD(REG_TICK_EVENT_1_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_1_(EVENT_1_) \
                (WR_TICK_EVENT_1_( \
   \
                ))


#define  REG_TICK_EVENT_2_                                        (REG_BASE_TICK + 0x108)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_2_()                                   (REG32(REG_TICK_EVENT_2_))
    #define  WR_TICK_EVENT_2_(v)                                  (REG32(REG_TICK_EVENT_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_2_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_2_()                            (0x0)

    //Field: TICK_EVENT_2_
    #define  FLD_LSB_TICK_EVENT_2_()                              (0)
    #define  FLD_MSB_TICK_EVENT_2_()                              (31)
    #define  FLD_MASK_TICK_EVENT_2_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_2_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_2_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_2_()                                  OP_FLD_RD(REG_TICK_EVENT_2_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_2_(EVENT_2_) \
                (WR_TICK_EVENT_2_( \
   \
                ))


#define  REG_TICK_EVENT_3_                                        (REG_BASE_TICK + 0x10c)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_3_()                                   (REG32(REG_TICK_EVENT_3_))
    #define  WR_TICK_EVENT_3_(v)                                  (REG32(REG_TICK_EVENT_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_3_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_3_()                            (0x0)

    //Field: TICK_EVENT_3_
    #define  FLD_LSB_TICK_EVENT_3_()                              (0)
    #define  FLD_MSB_TICK_EVENT_3_()                              (31)
    #define  FLD_MASK_TICK_EVENT_3_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_3_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_3_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_3_()                                  OP_FLD_RD(REG_TICK_EVENT_3_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_3_(EVENT_3_) \
                (WR_TICK_EVENT_3_( \
   \
                ))


#define  REG_TICK_EVENT_4_                                        (REG_BASE_TICK + 0x110)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_4_()                                   (REG32(REG_TICK_EVENT_4_))
    #define  WR_TICK_EVENT_4_(v)                                  (REG32(REG_TICK_EVENT_4_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_4_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_4_()                            (0x0)

    //Field: TICK_EVENT_4_
    #define  FLD_LSB_TICK_EVENT_4_()                              (0)
    #define  FLD_MSB_TICK_EVENT_4_()                              (31)
    #define  FLD_MASK_TICK_EVENT_4_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_4_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_4_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_4_()                                  OP_FLD_RD(REG_TICK_EVENT_4_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_4_(EVENT_4_) \
                (WR_TICK_EVENT_4_( \
   \
                ))


#define  REG_TICK_EVENT_5_                                        (REG_BASE_TICK + 0x114)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_5_()                                   (REG32(REG_TICK_EVENT_5_))
    #define  WR_TICK_EVENT_5_(v)                                  (REG32(REG_TICK_EVENT_5_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_5_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_5_()                            (0x0)

    //Field: TICK_EVENT_5_
    #define  FLD_LSB_TICK_EVENT_5_()                              (0)
    #define  FLD_MSB_TICK_EVENT_5_()                              (31)
    #define  FLD_MASK_TICK_EVENT_5_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_5_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_5_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_5_()                                  OP_FLD_RD(REG_TICK_EVENT_5_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_5_(EVENT_5_) \
                (WR_TICK_EVENT_5_( \
   \
                ))


#define  REG_TICK_EVENT_6_                                        (REG_BASE_TICK + 0x118)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_6_()                                   (REG32(REG_TICK_EVENT_6_))
    #define  WR_TICK_EVENT_6_(v)                                  (REG32(REG_TICK_EVENT_6_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_6_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_6_()                            (0x0)

    //Field: TICK_EVENT_6_
    #define  FLD_LSB_TICK_EVENT_6_()                              (0)
    #define  FLD_MSB_TICK_EVENT_6_()                              (31)
    #define  FLD_MASK_TICK_EVENT_6_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_6_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_6_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_6_()                                  OP_FLD_RD(REG_TICK_EVENT_6_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_6_(EVENT_6_) \
                (WR_TICK_EVENT_6_( \
   \
                ))


#define  REG_TICK_EVENT_7_                                        (REG_BASE_TICK + 0x11c)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_7_()                                   (REG32(REG_TICK_EVENT_7_))
    #define  WR_TICK_EVENT_7_(v)                                  (REG32(REG_TICK_EVENT_7_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_7_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_7_()                            (0x0)

    //Field: TICK_EVENT_7_
    #define  FLD_LSB_TICK_EVENT_7_()                              (0)
    #define  FLD_MSB_TICK_EVENT_7_()                              (31)
    #define  FLD_MASK_TICK_EVENT_7_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_7_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_7_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_7_()                                  OP_FLD_RD(REG_TICK_EVENT_7_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_7_(EVENT_7_) \
                (WR_TICK_EVENT_7_( \
   \
                ))


#define  REG_TICK_EVENT_8_                                        (REG_BASE_TICK + 0x120)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_8_()                                   (REG32(REG_TICK_EVENT_8_))
    #define  WR_TICK_EVENT_8_(v)                                  (REG32(REG_TICK_EVENT_8_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_8_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_8_()                            (0x0)

    //Field: TICK_EVENT_8_
    #define  FLD_LSB_TICK_EVENT_8_()                              (0)
    #define  FLD_MSB_TICK_EVENT_8_()                              (31)
    #define  FLD_MASK_TICK_EVENT_8_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_8_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_8_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_8_()                                  OP_FLD_RD(REG_TICK_EVENT_8_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_8_(EVENT_8_) \
                (WR_TICK_EVENT_8_( \
   \
                ))


#define  REG_TICK_EVENT_9_                                        (REG_BASE_TICK + 0x124)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_9_()                                   (REG32(REG_TICK_EVENT_9_))
    #define  WR_TICK_EVENT_9_(v)                                  (REG32(REG_TICK_EVENT_9_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_9_()                            (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_9_()                            (0x0)

    //Field: TICK_EVENT_9_
    #define  FLD_LSB_TICK_EVENT_9_()                              (0)
    #define  FLD_MSB_TICK_EVENT_9_()                              (31)
    #define  FLD_MASK_TICK_EVENT_9_()                             (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_9_(v)                             (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_9_(v)                             (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_9_()                                  OP_FLD_RD(REG_TICK_EVENT_9_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_9_(EVENT_9_) \
                (WR_TICK_EVENT_9_( \
   \
                ))


#define  REG_TICK_EVENT_10_                                       (REG_BASE_TICK + 0x128)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_10_()                                  (REG32(REG_TICK_EVENT_10_))
    #define  WR_TICK_EVENT_10_(v)                                 (REG32(REG_TICK_EVENT_10_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_10_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_10_()                           (0x0)

    //Field: TICK_EVENT_10_
    #define  FLD_LSB_TICK_EVENT_10_()                             (0)
    #define  FLD_MSB_TICK_EVENT_10_()                             (31)
    #define  FLD_MASK_TICK_EVENT_10_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_10_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_10_(v)                            (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_10_()                                 OP_FLD_RD(REG_TICK_EVENT_10_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_10_(EVENT_10_) \
                (WR_TICK_EVENT_10_( \
   \
                ))


#define  REG_TICK_EVENT_11_                                       (REG_BASE_TICK + 0x12c)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_11_()                                  (REG32(REG_TICK_EVENT_11_))
    #define  WR_TICK_EVENT_11_(v)                                 (REG32(REG_TICK_EVENT_11_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_11_()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_11_()                           (0x0)

    //Field: TICK_EVENT_11_
    #define  FLD_LSB_TICK_EVENT_11_()                             (0)
    #define  FLD_MSB_TICK_EVENT_11_()                             (31)
    #define  FLD_MASK_TICK_EVENT_11_()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_EVENT_11_(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_EVENT_11_(v)                            (FLD_MRD(0, 31, v))
    #define  GET_TICK_EVENT_11_()                                 OP_FLD_RD(REG_TICK_EVENT_11_, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_11_(EVENT_11_) \
                (WR_TICK_EVENT_11_( \
   \
                ))


#define  REG_TICK_EVENT_SRC                                       (REG_BASE_TICK + 0x130)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_SRC()                                  (REG32(REG_TICK_EVENT_SRC))
    #define  WR_TICK_EVENT_SRC(v)                                 (REG32(REG_TICK_EVENT_SRC) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_SRC()                           (0xFFFFFFFF)
    #define  REG_WMASK_TICK_EVENT_SRC()                           (0xFFFFFFFF)

    //Field: TICK_EVENT_SRC_0_
    #define  FLD_LSB_TICK_EVENT_SRC_0_()                          (0)
    #define  FLD_MSB_TICK_EVENT_SRC_0_()                          (3)
    #define  FLD_MASK_TICK_EVENT_SRC_0_()                         (FLD_MASK(0, 3))
    #define  FLD_MWD_TICK_EVENT_SRC_0_(v)                         (FLD_MWD(0, 3, v))
    #define  FLD_MRD_TICK_EVENT_SRC_0_(v)                         (FLD_MRD(0, 3, v))
    #define  SET_TICK_EVENT_SRC_0_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 0, 3, v)
    #define  GET_TICK_EVENT_SRC_0_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 0, 3)
    #define  RST_TICK_EVENT_SRC_0_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 0, 3, 0xf)

    //Field: TICK_EVENT_SRC_1_
    #define  FLD_LSB_TICK_EVENT_SRC_1_()                          (4)
    #define  FLD_MSB_TICK_EVENT_SRC_1_()                          (7)
    #define  FLD_MASK_TICK_EVENT_SRC_1_()                         (FLD_MASK(4, 7))
    #define  FLD_MWD_TICK_EVENT_SRC_1_(v)                         (FLD_MWD(4, 7, v))
    #define  FLD_MRD_TICK_EVENT_SRC_1_(v)                         (FLD_MRD(4, 7, v))
    #define  SET_TICK_EVENT_SRC_1_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 4, 7, v)
    #define  GET_TICK_EVENT_SRC_1_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 4, 7)
    #define  RST_TICK_EVENT_SRC_1_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 4, 7, 0xf)

    //Field: TICK_EVENT_SRC_2_
    #define  FLD_LSB_TICK_EVENT_SRC_2_()                          (8)
    #define  FLD_MSB_TICK_EVENT_SRC_2_()                          (11)
    #define  FLD_MASK_TICK_EVENT_SRC_2_()                         (FLD_MASK(8, 11))
    #define  FLD_MWD_TICK_EVENT_SRC_2_(v)                         (FLD_MWD(8, 11, v))
    #define  FLD_MRD_TICK_EVENT_SRC_2_(v)                         (FLD_MRD(8, 11, v))
    #define  SET_TICK_EVENT_SRC_2_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 8, 11, v)
    #define  GET_TICK_EVENT_SRC_2_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 8, 11)
    #define  RST_TICK_EVENT_SRC_2_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 8, 11, 0xf)

    //Field: TICK_EVENT_SRC_3_
    #define  FLD_LSB_TICK_EVENT_SRC_3_()                          (12)
    #define  FLD_MSB_TICK_EVENT_SRC_3_()                          (15)
    #define  FLD_MASK_TICK_EVENT_SRC_3_()                         (FLD_MASK(12, 15))
    #define  FLD_MWD_TICK_EVENT_SRC_3_(v)                         (FLD_MWD(12, 15, v))
    #define  FLD_MRD_TICK_EVENT_SRC_3_(v)                         (FLD_MRD(12, 15, v))
    #define  SET_TICK_EVENT_SRC_3_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 12, 15, v)
    #define  GET_TICK_EVENT_SRC_3_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 12, 15)
    #define  RST_TICK_EVENT_SRC_3_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 12, 15, 0xf)

    //Field: TICK_EVENT_SRC_4_
    #define  FLD_LSB_TICK_EVENT_SRC_4_()                          (16)
    #define  FLD_MSB_TICK_EVENT_SRC_4_()                          (19)
    #define  FLD_MASK_TICK_EVENT_SRC_4_()                         (FLD_MASK(16, 19))
    #define  FLD_MWD_TICK_EVENT_SRC_4_(v)                         (FLD_MWD(16, 19, v))
    #define  FLD_MRD_TICK_EVENT_SRC_4_(v)                         (FLD_MRD(16, 19, v))
    #define  SET_TICK_EVENT_SRC_4_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 16, 19, v)
    #define  GET_TICK_EVENT_SRC_4_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 16, 19)
    #define  RST_TICK_EVENT_SRC_4_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 16, 19, 0xf)

    //Field: TICK_EVENT_SRC_5_
    #define  FLD_LSB_TICK_EVENT_SRC_5_()                          (20)
    #define  FLD_MSB_TICK_EVENT_SRC_5_()                          (23)
    #define  FLD_MASK_TICK_EVENT_SRC_5_()                         (FLD_MASK(20, 23))
    #define  FLD_MWD_TICK_EVENT_SRC_5_(v)                         (FLD_MWD(20, 23, v))
    #define  FLD_MRD_TICK_EVENT_SRC_5_(v)                         (FLD_MRD(20, 23, v))
    #define  SET_TICK_EVENT_SRC_5_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 20, 23, v)
    #define  GET_TICK_EVENT_SRC_5_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 20, 23)
    #define  RST_TICK_EVENT_SRC_5_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 20, 23, 0xf)

    //Field: TICK_EVENT_SRC_6_
    #define  FLD_LSB_TICK_EVENT_SRC_6_()                          (24)
    #define  FLD_MSB_TICK_EVENT_SRC_6_()                          (27)
    #define  FLD_MASK_TICK_EVENT_SRC_6_()                         (FLD_MASK(24, 27))
    #define  FLD_MWD_TICK_EVENT_SRC_6_(v)                         (FLD_MWD(24, 27, v))
    #define  FLD_MRD_TICK_EVENT_SRC_6_(v)                         (FLD_MRD(24, 27, v))
    #define  SET_TICK_EVENT_SRC_6_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 24, 27, v)
    #define  GET_TICK_EVENT_SRC_6_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 24, 27)
    #define  RST_TICK_EVENT_SRC_6_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 24, 27, 0xf)

    //Field: TICK_EVENT_SRC_7_
    #define  FLD_LSB_TICK_EVENT_SRC_7_()                          (28)
    #define  FLD_MSB_TICK_EVENT_SRC_7_()                          (31)
    #define  FLD_MASK_TICK_EVENT_SRC_7_()                         (FLD_MASK(28, 31))
    #define  FLD_MWD_TICK_EVENT_SRC_7_(v)                         (FLD_MWD(28, 31, v))
    #define  FLD_MRD_TICK_EVENT_SRC_7_(v)                         (FLD_MRD(28, 31, v))
    #define  SET_TICK_EVENT_SRC_7_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC, 28, 31, v)
    #define  GET_TICK_EVENT_SRC_7_()                              OP_FLD_RD(REG_TICK_EVENT_SRC, 28, 31)
    #define  RST_TICK_EVENT_SRC_7_()                              OP_FLD_WR(REG_TICK_EVENT_SRC, 28, 31, 0xf)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_SRC(EVENT_SRC_0_,EVENT_SRC_1_,EVENT_SRC_2_,EVENT_SRC_3_,EVENT_SRC_4_,EVENT_SRC_5_,EVENT_SRC_6_,EVENT_SRC_7_) \
                (WR_TICK_EVENT_SRC( \
                  (FLD_MWD_TICK_EVENT_SRC_0_(EVENT_SRC_0_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_1_(EVENT_SRC_1_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_2_(EVENT_SRC_2_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_3_(EVENT_SRC_3_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_4_(EVENT_SRC_4_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_5_(EVENT_SRC_5_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_6_(EVENT_SRC_6_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_7_(EVENT_SRC_7_))                              \
                ))


#define  REG_TICK_EVENT_SRC1                                      (REG_BASE_TICK + 0x134)
    //Read/Write-Register Using Address
    #define  RD_TICK_EVENT_SRC1()                                 (REG32(REG_TICK_EVENT_SRC1))
    #define  WR_TICK_EVENT_SRC1(v)                                (REG32(REG_TICK_EVENT_SRC1) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_EVENT_SRC1()                          (0xFFFF)
    #define  REG_WMASK_TICK_EVENT_SRC1()                          (0xFFFF)

    //Field: TICK_EVENT_SRC_8_
    #define  FLD_LSB_TICK_EVENT_SRC_8_()                          (0)
    #define  FLD_MSB_TICK_EVENT_SRC_8_()                          (3)
    #define  FLD_MASK_TICK_EVENT_SRC_8_()                         (FLD_MASK(0, 3))
    #define  FLD_MWD_TICK_EVENT_SRC_8_(v)                         (FLD_MWD(0, 3, v))
    #define  FLD_MRD_TICK_EVENT_SRC_8_(v)                         (FLD_MRD(0, 3, v))
    #define  SET_TICK_EVENT_SRC_8_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC1, 0, 3, v)
    #define  GET_TICK_EVENT_SRC_8_()                              OP_FLD_RD(REG_TICK_EVENT_SRC1, 0, 3)
    #define  RST_TICK_EVENT_SRC_8_()                              OP_FLD_WR(REG_TICK_EVENT_SRC1, 0, 3, 0xf)

    //Field: TICK_EVENT_SRC_9_
    #define  FLD_LSB_TICK_EVENT_SRC_9_()                          (4)
    #define  FLD_MSB_TICK_EVENT_SRC_9_()                          (7)
    #define  FLD_MASK_TICK_EVENT_SRC_9_()                         (FLD_MASK(4, 7))
    #define  FLD_MWD_TICK_EVENT_SRC_9_(v)                         (FLD_MWD(4, 7, v))
    #define  FLD_MRD_TICK_EVENT_SRC_9_(v)                         (FLD_MRD(4, 7, v))
    #define  SET_TICK_EVENT_SRC_9_(v)                             OP_FLD_WR(REG_TICK_EVENT_SRC1, 4, 7, v)
    #define  GET_TICK_EVENT_SRC_9_()                              OP_FLD_RD(REG_TICK_EVENT_SRC1, 4, 7)
    #define  RST_TICK_EVENT_SRC_9_()                              OP_FLD_WR(REG_TICK_EVENT_SRC1, 4, 7, 0xf)

    //Field: TICK_EVENT_SRC_10_
    #define  FLD_LSB_TICK_EVENT_SRC_10_()                         (8)
    #define  FLD_MSB_TICK_EVENT_SRC_10_()                         (11)
    #define  FLD_MASK_TICK_EVENT_SRC_10_()                        (FLD_MASK(8, 11))
    #define  FLD_MWD_TICK_EVENT_SRC_10_(v)                        (FLD_MWD(8, 11, v))
    #define  FLD_MRD_TICK_EVENT_SRC_10_(v)                        (FLD_MRD(8, 11, v))
    #define  SET_TICK_EVENT_SRC_10_(v)                            OP_FLD_WR(REG_TICK_EVENT_SRC1, 8, 11, v)
    #define  GET_TICK_EVENT_SRC_10_()                             OP_FLD_RD(REG_TICK_EVENT_SRC1, 8, 11)
    #define  RST_TICK_EVENT_SRC_10_()                             OP_FLD_WR(REG_TICK_EVENT_SRC1, 8, 11, 0xf)

    //Field: TICK_EVENT_SRC_11_
    #define  FLD_LSB_TICK_EVENT_SRC_11_()                         (12)
    #define  FLD_MSB_TICK_EVENT_SRC_11_()                         (15)
    #define  FLD_MASK_TICK_EVENT_SRC_11_()                        (FLD_MASK(12, 15))
    #define  FLD_MWD_TICK_EVENT_SRC_11_(v)                        (FLD_MWD(12, 15, v))
    #define  FLD_MRD_TICK_EVENT_SRC_11_(v)                        (FLD_MRD(12, 15, v))
    #define  SET_TICK_EVENT_SRC_11_(v)                            OP_FLD_WR(REG_TICK_EVENT_SRC1, 12, 15, v)
    #define  GET_TICK_EVENT_SRC_11_()                             OP_FLD_RD(REG_TICK_EVENT_SRC1, 12, 15)
    #define  RST_TICK_EVENT_SRC_11_()                             OP_FLD_WR(REG_TICK_EVENT_SRC1, 12, 15, 0xf)

    //Write-Register Using Field-Name
    #define  WRF_TICK_EVENT_SRC1(EVENT_SRC_8_,EVENT_SRC_9_,EVENT_SRC_10_,EVENT_SRC_11_) \
                (WR_TICK_EVENT_SRC1( \
                  (FLD_MWD_TICK_EVENT_SRC_8_(EVENT_SRC_8_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_9_(EVENT_SRC_9_))                            | \
                  (FLD_MWD_TICK_EVENT_SRC_10_(EVENT_SRC_10_))                          | \
                  (FLD_MWD_TICK_EVENT_SRC_11_(EVENT_SRC_11_))                            \
                ))


//------------------------------------
// Tick IO Out
//------------------------------------
#define  REG_TICK_IO_OUT                                          (REG_BASE_TICK + 0x180)
    //Read/Write-Register Using Address
    #define  RD_TICK_IO_OUT()                                     (REG32(REG_TICK_IO_OUT))
    #define  WR_TICK_IO_OUT(v)                                    (REG32(REG_TICK_IO_OUT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_IO_OUT()                              (0xF)
    #define  REG_WMASK_TICK_IO_OUT()                              (0x0)

    //Field: TICK_IO_OUT_0_
    #define  FLD_LSB_TICK_IO_OUT_0_()                             (0)
    #define  FLD_MSB_TICK_IO_OUT_0_()                             (0)
    #define  FLD_MASK_TICK_IO_OUT_0_()                            (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_IO_OUT_0_(v)                            (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_IO_OUT_0_(v)                            (FLD_MRD(0, 0, v))
    #define  GET_TICK_IO_OUT_0_()                                 OP_FLD_RD(REG_TICK_IO_OUT, 0, 0)

    //Field: TICK_IO_OUT_1_
    #define  FLD_LSB_TICK_IO_OUT_1_()                             (1)
    #define  FLD_MSB_TICK_IO_OUT_1_()                             (1)
    #define  FLD_MASK_TICK_IO_OUT_1_()                            (FLD_MASK(1, 1))
    #define  FLD_MWD_TICK_IO_OUT_1_(v)                            (FLD_MWD(1, 1, v))
    #define  FLD_MRD_TICK_IO_OUT_1_(v)                            (FLD_MRD(1, 1, v))
    #define  GET_TICK_IO_OUT_1_()                                 OP_FLD_RD(REG_TICK_IO_OUT, 1, 1)

    //Field: TICK_IO_OUT_2_
    #define  FLD_LSB_TICK_IO_OUT_2_()                             (2)
    #define  FLD_MSB_TICK_IO_OUT_2_()                             (2)
    #define  FLD_MASK_TICK_IO_OUT_2_()                            (FLD_MASK(2, 2))
    #define  FLD_MWD_TICK_IO_OUT_2_(v)                            (FLD_MWD(2, 2, v))
    #define  FLD_MRD_TICK_IO_OUT_2_(v)                            (FLD_MRD(2, 2, v))
    #define  GET_TICK_IO_OUT_2_()                                 OP_FLD_RD(REG_TICK_IO_OUT, 2, 2)

    //Field: TICK_IO_OUT_3_
    #define  FLD_LSB_TICK_IO_OUT_3_()                             (3)
    #define  FLD_MSB_TICK_IO_OUT_3_()                             (3)
    #define  FLD_MASK_TICK_IO_OUT_3_()                            (FLD_MASK(3, 3))
    #define  FLD_MWD_TICK_IO_OUT_3_(v)                            (FLD_MWD(3, 3, v))
    #define  FLD_MRD_TICK_IO_OUT_3_(v)                            (FLD_MRD(3, 3, v))
    #define  GET_TICK_IO_OUT_3_()                                 OP_FLD_RD(REG_TICK_IO_OUT, 3, 3)

    //Write-Register Using Field-Name
    #define  WRF_TICK_IO_OUT(IO_OUT_0_,IO_OUT_1_,IO_OUT_2_,IO_OUT_3_) \
                (WR_TICK_IO_OUT( \
   \
                ))


#define  REG_TICK_IO_OUT_SET_CLR                                  (REG_BASE_TICK + 0x184)
    //Read/Write-Register Using Address
    #define  RD_TICK_IO_OUT_SET_CLR()                             (REG32(REG_TICK_IO_OUT_SET_CLR))
    #define  WR_TICK_IO_OUT_SET_CLR(v)                            (REG32(REG_TICK_IO_OUT_SET_CLR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_IO_OUT_SET_CLR()                      (0x0)
    #define  REG_WMASK_TICK_IO_OUT_SET_CLR()                      (0xFF)

    //Field: TICK_IO_OUT_SET_0_
    #define  FLD_LSB_TICK_IO_OUT_SET_0_()                         (0)
    #define  FLD_MSB_TICK_IO_OUT_SET_0_()                         (0)
    #define  FLD_MASK_TICK_IO_OUT_SET_0_()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_IO_OUT_SET_0_(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_IO_OUT_SET_0_(v)                        (FLD_MRD(0, 0, v))
    #define  SET_TICK_IO_OUT_SET_0_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 0, 0, v)
    #define  RST_TICK_IO_OUT_SET_0_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 0, 0, 0x0)

    //Field: TICK_IO_OUT_SET_1_
    #define  FLD_LSB_TICK_IO_OUT_SET_1_()                         (1)
    #define  FLD_MSB_TICK_IO_OUT_SET_1_()                         (1)
    #define  FLD_MASK_TICK_IO_OUT_SET_1_()                        (FLD_MASK(1, 1))
    #define  FLD_MWD_TICK_IO_OUT_SET_1_(v)                        (FLD_MWD(1, 1, v))
    #define  FLD_MRD_TICK_IO_OUT_SET_1_(v)                        (FLD_MRD(1, 1, v))
    #define  SET_TICK_IO_OUT_SET_1_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 1, 1, v)
    #define  RST_TICK_IO_OUT_SET_1_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 1, 1, 0x0)

    //Field: TICK_IO_OUT_SET_2_
    #define  FLD_LSB_TICK_IO_OUT_SET_2_()                         (2)
    #define  FLD_MSB_TICK_IO_OUT_SET_2_()                         (2)
    #define  FLD_MASK_TICK_IO_OUT_SET_2_()                        (FLD_MASK(2, 2))
    #define  FLD_MWD_TICK_IO_OUT_SET_2_(v)                        (FLD_MWD(2, 2, v))
    #define  FLD_MRD_TICK_IO_OUT_SET_2_(v)                        (FLD_MRD(2, 2, v))
    #define  SET_TICK_IO_OUT_SET_2_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 2, 2, v)
    #define  RST_TICK_IO_OUT_SET_2_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 2, 2, 0x0)

    //Field: TICK_IO_OUT_SET_3_
    #define  FLD_LSB_TICK_IO_OUT_SET_3_()                         (3)
    #define  FLD_MSB_TICK_IO_OUT_SET_3_()                         (3)
    #define  FLD_MASK_TICK_IO_OUT_SET_3_()                        (FLD_MASK(3, 3))
    #define  FLD_MWD_TICK_IO_OUT_SET_3_(v)                        (FLD_MWD(3, 3, v))
    #define  FLD_MRD_TICK_IO_OUT_SET_3_(v)                        (FLD_MRD(3, 3, v))
    #define  SET_TICK_IO_OUT_SET_3_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 3, 3, v)
    #define  RST_TICK_IO_OUT_SET_3_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 3, 3, 0x0)

    //Field: TICK_IO_OUT_CLR_0_
    #define  FLD_LSB_TICK_IO_OUT_CLR_0_()                         (4)
    #define  FLD_MSB_TICK_IO_OUT_CLR_0_()                         (4)
    #define  FLD_MASK_TICK_IO_OUT_CLR_0_()                        (FLD_MASK(4, 4))
    #define  FLD_MWD_TICK_IO_OUT_CLR_0_(v)                        (FLD_MWD(4, 4, v))
    #define  FLD_MRD_TICK_IO_OUT_CLR_0_(v)                        (FLD_MRD(4, 4, v))
    #define  SET_TICK_IO_OUT_CLR_0_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 4, 4, v)
    #define  RST_TICK_IO_OUT_CLR_0_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 4, 4, 0x0)

    //Field: TICK_IO_OUT_CLR_1_
    #define  FLD_LSB_TICK_IO_OUT_CLR_1_()                         (5)
    #define  FLD_MSB_TICK_IO_OUT_CLR_1_()                         (5)
    #define  FLD_MASK_TICK_IO_OUT_CLR_1_()                        (FLD_MASK(5, 5))
    #define  FLD_MWD_TICK_IO_OUT_CLR_1_(v)                        (FLD_MWD(5, 5, v))
    #define  FLD_MRD_TICK_IO_OUT_CLR_1_(v)                        (FLD_MRD(5, 5, v))
    #define  SET_TICK_IO_OUT_CLR_1_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 5, 5, v)
    #define  RST_TICK_IO_OUT_CLR_1_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 5, 5, 0x0)

    //Field: TICK_IO_OUT_CLR_2_
    #define  FLD_LSB_TICK_IO_OUT_CLR_2_()                         (6)
    #define  FLD_MSB_TICK_IO_OUT_CLR_2_()                         (6)
    #define  FLD_MASK_TICK_IO_OUT_CLR_2_()                        (FLD_MASK(6, 6))
    #define  FLD_MWD_TICK_IO_OUT_CLR_2_(v)                        (FLD_MWD(6, 6, v))
    #define  FLD_MRD_TICK_IO_OUT_CLR_2_(v)                        (FLD_MRD(6, 6, v))
    #define  SET_TICK_IO_OUT_CLR_2_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 6, 6, v)
    #define  RST_TICK_IO_OUT_CLR_2_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 6, 6, 0x0)

    //Field: TICK_IO_OUT_CLR_3_
    #define  FLD_LSB_TICK_IO_OUT_CLR_3_()                         (7)
    #define  FLD_MSB_TICK_IO_OUT_CLR_3_()                         (7)
    #define  FLD_MASK_TICK_IO_OUT_CLR_3_()                        (FLD_MASK(7, 7))
    #define  FLD_MWD_TICK_IO_OUT_CLR_3_(v)                        (FLD_MWD(7, 7, v))
    #define  FLD_MRD_TICK_IO_OUT_CLR_3_(v)                        (FLD_MRD(7, 7, v))
    #define  SET_TICK_IO_OUT_CLR_3_(v)                            OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 7, 7, v)
    #define  RST_TICK_IO_OUT_CLR_3_()                             OP_FLD_WR(REG_TICK_IO_OUT_SET_CLR, 7, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_IO_OUT_SET_CLR(IO_OUT_SET_0_,IO_OUT_SET_1_,IO_OUT_SET_2_,IO_OUT_SET_3_,IO_OUT_CLR_0_,IO_OUT_CLR_1_,IO_OUT_CLR_2_,IO_OUT_CLR_3_) \
                (WR_TICK_IO_OUT_SET_CLR( \
                  (FLD_MWD_TICK_IO_OUT_SET_0_(IO_OUT_SET_0_))                          | \
                  (FLD_MWD_TICK_IO_OUT_SET_1_(IO_OUT_SET_1_))                          | \
                  (FLD_MWD_TICK_IO_OUT_SET_2_(IO_OUT_SET_2_))                          | \
                  (FLD_MWD_TICK_IO_OUT_SET_3_(IO_OUT_SET_3_))                          | \
                  (FLD_MWD_TICK_IO_OUT_CLR_0_(IO_OUT_CLR_0_))                          | \
                  (FLD_MWD_TICK_IO_OUT_CLR_1_(IO_OUT_CLR_1_))                          | \
                  (FLD_MWD_TICK_IO_OUT_CLR_2_(IO_OUT_CLR_2_))                          | \
                  (FLD_MWD_TICK_IO_OUT_CLR_3_(IO_OUT_CLR_3_))                            \
                ))


#define  REG_TICK_IO_OUT_0_CFG                                    (REG_BASE_TICK + 0x190)
    //Read/Write-Register Using Address
    #define  RD_TICK_IO_OUT_0_CFG()                               (REG32(REG_TICK_IO_OUT_0_CFG))
    #define  WR_TICK_IO_OUT_0_CFG(v)                              (REG32(REG_TICK_IO_OUT_0_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_IO_OUT_0_CFG()                        (0x33F033F)
    #define  REG_WMASK_TICK_IO_OUT_0_CFG()                        (0x33F033F)

    //Field: TICK_IO_OUT_A_SRC_0_
    #define  FLD_LSB_TICK_IO_OUT_A_SRC_0_()                       (0)
    #define  FLD_MSB_TICK_IO_OUT_A_SRC_0_()                       (5)
    #define  FLD_MASK_TICK_IO_OUT_A_SRC_0_()                      (FLD_MASK(0, 5))
    #define  FLD_MWD_TICK_IO_OUT_A_SRC_0_(v)                      (FLD_MWD(0, 5, v))
    #define  FLD_MRD_TICK_IO_OUT_A_SRC_0_(v)                      (FLD_MRD(0, 5, v))
    #define  SET_TICK_IO_OUT_A_SRC_0_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 0, 5, v)
    #define  GET_TICK_IO_OUT_A_SRC_0_()                           OP_FLD_RD(REG_TICK_IO_OUT_0_CFG, 0, 5)
    #define  RST_TICK_IO_OUT_A_SRC_0_()                           OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 0, 5, 0x3f)

    //Field: TICK_IO_OUT_A_MODE_0_
    #define  FLD_LSB_TICK_IO_OUT_A_MODE_0_()                      (8)
    #define  FLD_MSB_TICK_IO_OUT_A_MODE_0_()                      (9)
    #define  FLD_MASK_TICK_IO_OUT_A_MODE_0_()                     (FLD_MASK(8, 9))
    #define  FLD_MWD_TICK_IO_OUT_A_MODE_0_(v)                     (FLD_MWD(8, 9, v))
    #define  FLD_MRD_TICK_IO_OUT_A_MODE_0_(v)                     (FLD_MRD(8, 9, v))
    #define  SET_TICK_IO_OUT_A_MODE_0_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 8, 9, v)
    #define  SET_TICK_IO_OUT_A_MODE_0__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 8, 9, 0x2)
    #define  KEY_TICK_IO_OUT_A_MODE_0__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_A_MODE_0__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 8, 9, 0x1)
    #define  KEY_TICK_IO_OUT_A_MODE_0__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_A_MODE_0__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 8, 9, 0x0)
    #define  KEY_TICK_IO_OUT_A_MODE_0__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_A_MODE_0__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 8, 9, 0x3)
    #define  KEY_TICK_IO_OUT_A_MODE_0__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_A_MODE_0_()                          OP_FLD_RD(REG_TICK_IO_OUT_0_CFG, 8, 9)
    #define  RST_TICK_IO_OUT_A_MODE_0_()                          OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 8, 9, 0x0)

    //Field: TICK_IO_OUT_B_SRC_0_
    #define  FLD_LSB_TICK_IO_OUT_B_SRC_0_()                       (16)
    #define  FLD_MSB_TICK_IO_OUT_B_SRC_0_()                       (21)
    #define  FLD_MASK_TICK_IO_OUT_B_SRC_0_()                      (FLD_MASK(16, 21))
    #define  FLD_MWD_TICK_IO_OUT_B_SRC_0_(v)                      (FLD_MWD(16, 21, v))
    #define  FLD_MRD_TICK_IO_OUT_B_SRC_0_(v)                      (FLD_MRD(16, 21, v))
    #define  SET_TICK_IO_OUT_B_SRC_0_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 16, 21, v)
    #define  GET_TICK_IO_OUT_B_SRC_0_()                           OP_FLD_RD(REG_TICK_IO_OUT_0_CFG, 16, 21)
    #define  RST_TICK_IO_OUT_B_SRC_0_()                           OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 16, 21, 0x3f)

    //Field: TICK_IO_OUT_B_MODE_0_
    #define  FLD_LSB_TICK_IO_OUT_B_MODE_0_()                      (24)
    #define  FLD_MSB_TICK_IO_OUT_B_MODE_0_()                      (25)
    #define  FLD_MASK_TICK_IO_OUT_B_MODE_0_()                     (FLD_MASK(24, 25))
    #define  FLD_MWD_TICK_IO_OUT_B_MODE_0_(v)                     (FLD_MWD(24, 25, v))
    #define  FLD_MRD_TICK_IO_OUT_B_MODE_0_(v)                     (FLD_MRD(24, 25, v))
    #define  SET_TICK_IO_OUT_B_MODE_0_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 24, 25, v)
    #define  SET_TICK_IO_OUT_B_MODE_0__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 24, 25, 0x2)
    #define  KEY_TICK_IO_OUT_B_MODE_0__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_B_MODE_0__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 24, 25, 0x1)
    #define  KEY_TICK_IO_OUT_B_MODE_0__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_B_MODE_0__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 24, 25, 0x0)
    #define  KEY_TICK_IO_OUT_B_MODE_0__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_B_MODE_0__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 24, 25, 0x3)
    #define  KEY_TICK_IO_OUT_B_MODE_0__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_B_MODE_0_()                          OP_FLD_RD(REG_TICK_IO_OUT_0_CFG, 24, 25)
    #define  RST_TICK_IO_OUT_B_MODE_0_()                          OP_FLD_WR(REG_TICK_IO_OUT_0_CFG, 24, 25, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_IO_OUT_0_CFG(IO_OUT_A_SRC_0_,IO_OUT_A_MODE_0_,IO_OUT_B_SRC_0_,IO_OUT_B_MODE_0_) \
                (WR_TICK_IO_OUT_0_CFG( \
                  (FLD_MWD_TICK_IO_OUT_A_SRC_0_(IO_OUT_A_SRC_0_))                      | \
                  (FLD_MWD_TICK_IO_OUT_A_MODE_0_(IO_OUT_A_MODE_0_))                    | \
                  (FLD_MWD_TICK_IO_OUT_B_SRC_0_(IO_OUT_B_SRC_0_))                      | \
                  (FLD_MWD_TICK_IO_OUT_B_MODE_0_(IO_OUT_B_MODE_0_))                      \
                ))


#define  REG_TICK_IO_OUT_1_CFG                                    (REG_BASE_TICK + 0x194)
    //Read/Write-Register Using Address
    #define  RD_TICK_IO_OUT_1_CFG()                               (REG32(REG_TICK_IO_OUT_1_CFG))
    #define  WR_TICK_IO_OUT_1_CFG(v)                              (REG32(REG_TICK_IO_OUT_1_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_IO_OUT_1_CFG()                        (0x33F033F)
    #define  REG_WMASK_TICK_IO_OUT_1_CFG()                        (0x33F033F)

    //Field: TICK_IO_OUT_A_SRC_1_
    #define  FLD_LSB_TICK_IO_OUT_A_SRC_1_()                       (0)
    #define  FLD_MSB_TICK_IO_OUT_A_SRC_1_()                       (5)
    #define  FLD_MASK_TICK_IO_OUT_A_SRC_1_()                      (FLD_MASK(0, 5))
    #define  FLD_MWD_TICK_IO_OUT_A_SRC_1_(v)                      (FLD_MWD(0, 5, v))
    #define  FLD_MRD_TICK_IO_OUT_A_SRC_1_(v)                      (FLD_MRD(0, 5, v))
    #define  SET_TICK_IO_OUT_A_SRC_1_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 0, 5, v)
    #define  GET_TICK_IO_OUT_A_SRC_1_()                           OP_FLD_RD(REG_TICK_IO_OUT_1_CFG, 0, 5)
    #define  RST_TICK_IO_OUT_A_SRC_1_()                           OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 0, 5, 0x3f)

    //Field: TICK_IO_OUT_A_MODE_1_
    #define  FLD_LSB_TICK_IO_OUT_A_MODE_1_()                      (8)
    #define  FLD_MSB_TICK_IO_OUT_A_MODE_1_()                      (9)
    #define  FLD_MASK_TICK_IO_OUT_A_MODE_1_()                     (FLD_MASK(8, 9))
    #define  FLD_MWD_TICK_IO_OUT_A_MODE_1_(v)                     (FLD_MWD(8, 9, v))
    #define  FLD_MRD_TICK_IO_OUT_A_MODE_1_(v)                     (FLD_MRD(8, 9, v))
    #define  SET_TICK_IO_OUT_A_MODE_1_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 8, 9, v)
    #define  SET_TICK_IO_OUT_A_MODE_1__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 8, 9, 0x2)
    #define  KEY_TICK_IO_OUT_A_MODE_1__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_A_MODE_1__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 8, 9, 0x1)
    #define  KEY_TICK_IO_OUT_A_MODE_1__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_A_MODE_1__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 8, 9, 0x0)
    #define  KEY_TICK_IO_OUT_A_MODE_1__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_A_MODE_1__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 8, 9, 0x3)
    #define  KEY_TICK_IO_OUT_A_MODE_1__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_A_MODE_1_()                          OP_FLD_RD(REG_TICK_IO_OUT_1_CFG, 8, 9)
    #define  RST_TICK_IO_OUT_A_MODE_1_()                          OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 8, 9, 0x0)

    //Field: TICK_IO_OUT_B_SRC_1_
    #define  FLD_LSB_TICK_IO_OUT_B_SRC_1_()                       (16)
    #define  FLD_MSB_TICK_IO_OUT_B_SRC_1_()                       (21)
    #define  FLD_MASK_TICK_IO_OUT_B_SRC_1_()                      (FLD_MASK(16, 21))
    #define  FLD_MWD_TICK_IO_OUT_B_SRC_1_(v)                      (FLD_MWD(16, 21, v))
    #define  FLD_MRD_TICK_IO_OUT_B_SRC_1_(v)                      (FLD_MRD(16, 21, v))
    #define  SET_TICK_IO_OUT_B_SRC_1_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 16, 21, v)
    #define  GET_TICK_IO_OUT_B_SRC_1_()                           OP_FLD_RD(REG_TICK_IO_OUT_1_CFG, 16, 21)
    #define  RST_TICK_IO_OUT_B_SRC_1_()                           OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 16, 21, 0x3f)

    //Field: TICK_IO_OUT_B_MODE_1_
    #define  FLD_LSB_TICK_IO_OUT_B_MODE_1_()                      (24)
    #define  FLD_MSB_TICK_IO_OUT_B_MODE_1_()                      (25)
    #define  FLD_MASK_TICK_IO_OUT_B_MODE_1_()                     (FLD_MASK(24, 25))
    #define  FLD_MWD_TICK_IO_OUT_B_MODE_1_(v)                     (FLD_MWD(24, 25, v))
    #define  FLD_MRD_TICK_IO_OUT_B_MODE_1_(v)                     (FLD_MRD(24, 25, v))
    #define  SET_TICK_IO_OUT_B_MODE_1_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 24, 25, v)
    #define  SET_TICK_IO_OUT_B_MODE_1__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 24, 25, 0x2)
    #define  KEY_TICK_IO_OUT_B_MODE_1__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_B_MODE_1__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 24, 25, 0x1)
    #define  KEY_TICK_IO_OUT_B_MODE_1__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_B_MODE_1__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 24, 25, 0x0)
    #define  KEY_TICK_IO_OUT_B_MODE_1__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_B_MODE_1__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 24, 25, 0x3)
    #define  KEY_TICK_IO_OUT_B_MODE_1__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_B_MODE_1_()                          OP_FLD_RD(REG_TICK_IO_OUT_1_CFG, 24, 25)
    #define  RST_TICK_IO_OUT_B_MODE_1_()                          OP_FLD_WR(REG_TICK_IO_OUT_1_CFG, 24, 25, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_IO_OUT_1_CFG(IO_OUT_A_SRC_1_,IO_OUT_A_MODE_1_,IO_OUT_B_SRC_1_,IO_OUT_B_MODE_1_) \
                (WR_TICK_IO_OUT_1_CFG( \
                  (FLD_MWD_TICK_IO_OUT_A_SRC_1_(IO_OUT_A_SRC_1_))                      | \
                  (FLD_MWD_TICK_IO_OUT_A_MODE_1_(IO_OUT_A_MODE_1_))                    | \
                  (FLD_MWD_TICK_IO_OUT_B_SRC_1_(IO_OUT_B_SRC_1_))                      | \
                  (FLD_MWD_TICK_IO_OUT_B_MODE_1_(IO_OUT_B_MODE_1_))                      \
                ))


#define  REG_TICK_IO_OUT_2_CFG                                    (REG_BASE_TICK + 0x198)
    //Read/Write-Register Using Address
    #define  RD_TICK_IO_OUT_2_CFG()                               (REG32(REG_TICK_IO_OUT_2_CFG))
    #define  WR_TICK_IO_OUT_2_CFG(v)                              (REG32(REG_TICK_IO_OUT_2_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_IO_OUT_2_CFG()                        (0x33F033F)
    #define  REG_WMASK_TICK_IO_OUT_2_CFG()                        (0x33F033F)

    //Field: TICK_IO_OUT_A_SRC_2_
    #define  FLD_LSB_TICK_IO_OUT_A_SRC_2_()                       (0)
    #define  FLD_MSB_TICK_IO_OUT_A_SRC_2_()                       (5)
    #define  FLD_MASK_TICK_IO_OUT_A_SRC_2_()                      (FLD_MASK(0, 5))
    #define  FLD_MWD_TICK_IO_OUT_A_SRC_2_(v)                      (FLD_MWD(0, 5, v))
    #define  FLD_MRD_TICK_IO_OUT_A_SRC_2_(v)                      (FLD_MRD(0, 5, v))
    #define  SET_TICK_IO_OUT_A_SRC_2_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 0, 5, v)
    #define  GET_TICK_IO_OUT_A_SRC_2_()                           OP_FLD_RD(REG_TICK_IO_OUT_2_CFG, 0, 5)
    #define  RST_TICK_IO_OUT_A_SRC_2_()                           OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 0, 5, 0x3f)

    //Field: TICK_IO_OUT_A_MODE_2_
    #define  FLD_LSB_TICK_IO_OUT_A_MODE_2_()                      (8)
    #define  FLD_MSB_TICK_IO_OUT_A_MODE_2_()                      (9)
    #define  FLD_MASK_TICK_IO_OUT_A_MODE_2_()                     (FLD_MASK(8, 9))
    #define  FLD_MWD_TICK_IO_OUT_A_MODE_2_(v)                     (FLD_MWD(8, 9, v))
    #define  FLD_MRD_TICK_IO_OUT_A_MODE_2_(v)                     (FLD_MRD(8, 9, v))
    #define  SET_TICK_IO_OUT_A_MODE_2_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 8, 9, v)
    #define  SET_TICK_IO_OUT_A_MODE_2__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 8, 9, 0x2)
    #define  KEY_TICK_IO_OUT_A_MODE_2__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_A_MODE_2__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 8, 9, 0x1)
    #define  KEY_TICK_IO_OUT_A_MODE_2__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_A_MODE_2__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 8, 9, 0x0)
    #define  KEY_TICK_IO_OUT_A_MODE_2__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_A_MODE_2__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 8, 9, 0x3)
    #define  KEY_TICK_IO_OUT_A_MODE_2__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_A_MODE_2_()                          OP_FLD_RD(REG_TICK_IO_OUT_2_CFG, 8, 9)
    #define  RST_TICK_IO_OUT_A_MODE_2_()                          OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 8, 9, 0x0)

    //Field: TICK_IO_OUT_B_SRC_2_
    #define  FLD_LSB_TICK_IO_OUT_B_SRC_2_()                       (16)
    #define  FLD_MSB_TICK_IO_OUT_B_SRC_2_()                       (21)
    #define  FLD_MASK_TICK_IO_OUT_B_SRC_2_()                      (FLD_MASK(16, 21))
    #define  FLD_MWD_TICK_IO_OUT_B_SRC_2_(v)                      (FLD_MWD(16, 21, v))
    #define  FLD_MRD_TICK_IO_OUT_B_SRC_2_(v)                      (FLD_MRD(16, 21, v))
    #define  SET_TICK_IO_OUT_B_SRC_2_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 16, 21, v)
    #define  GET_TICK_IO_OUT_B_SRC_2_()                           OP_FLD_RD(REG_TICK_IO_OUT_2_CFG, 16, 21)
    #define  RST_TICK_IO_OUT_B_SRC_2_()                           OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 16, 21, 0x3f)

    //Field: TICK_IO_OUT_B_MODE_2_
    #define  FLD_LSB_TICK_IO_OUT_B_MODE_2_()                      (24)
    #define  FLD_MSB_TICK_IO_OUT_B_MODE_2_()                      (25)
    #define  FLD_MASK_TICK_IO_OUT_B_MODE_2_()                     (FLD_MASK(24, 25))
    #define  FLD_MWD_TICK_IO_OUT_B_MODE_2_(v)                     (FLD_MWD(24, 25, v))
    #define  FLD_MRD_TICK_IO_OUT_B_MODE_2_(v)                     (FLD_MRD(24, 25, v))
    #define  SET_TICK_IO_OUT_B_MODE_2_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 24, 25, v)
    #define  SET_TICK_IO_OUT_B_MODE_2__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 24, 25, 0x2)
    #define  KEY_TICK_IO_OUT_B_MODE_2__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_B_MODE_2__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 24, 25, 0x1)
    #define  KEY_TICK_IO_OUT_B_MODE_2__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_B_MODE_2__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 24, 25, 0x0)
    #define  KEY_TICK_IO_OUT_B_MODE_2__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_B_MODE_2__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 24, 25, 0x3)
    #define  KEY_TICK_IO_OUT_B_MODE_2__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_B_MODE_2_()                          OP_FLD_RD(REG_TICK_IO_OUT_2_CFG, 24, 25)
    #define  RST_TICK_IO_OUT_B_MODE_2_()                          OP_FLD_WR(REG_TICK_IO_OUT_2_CFG, 24, 25, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_IO_OUT_2_CFG(IO_OUT_A_SRC_2_,IO_OUT_A_MODE_2_,IO_OUT_B_SRC_2_,IO_OUT_B_MODE_2_) \
                (WR_TICK_IO_OUT_2_CFG( \
                  (FLD_MWD_TICK_IO_OUT_A_SRC_2_(IO_OUT_A_SRC_2_))                      | \
                  (FLD_MWD_TICK_IO_OUT_A_MODE_2_(IO_OUT_A_MODE_2_))                    | \
                  (FLD_MWD_TICK_IO_OUT_B_SRC_2_(IO_OUT_B_SRC_2_))                      | \
                  (FLD_MWD_TICK_IO_OUT_B_MODE_2_(IO_OUT_B_MODE_2_))                      \
                ))


#define  REG_TICK_IO_OUT_3_CFG                                    (REG_BASE_TICK + 0x19c)
    //Read/Write-Register Using Address
    #define  RD_TICK_IO_OUT_3_CFG()                               (REG32(REG_TICK_IO_OUT_3_CFG))
    #define  WR_TICK_IO_OUT_3_CFG(v)                              (REG32(REG_TICK_IO_OUT_3_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_IO_OUT_3_CFG()                        (0x33F033F)
    #define  REG_WMASK_TICK_IO_OUT_3_CFG()                        (0x33F033F)

    //Field: TICK_IO_OUT_A_SRC_3_
    #define  FLD_LSB_TICK_IO_OUT_A_SRC_3_()                       (0)
    #define  FLD_MSB_TICK_IO_OUT_A_SRC_3_()                       (5)
    #define  FLD_MASK_TICK_IO_OUT_A_SRC_3_()                      (FLD_MASK(0, 5))
    #define  FLD_MWD_TICK_IO_OUT_A_SRC_3_(v)                      (FLD_MWD(0, 5, v))
    #define  FLD_MRD_TICK_IO_OUT_A_SRC_3_(v)                      (FLD_MRD(0, 5, v))
    #define  SET_TICK_IO_OUT_A_SRC_3_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 0, 5, v)
    #define  GET_TICK_IO_OUT_A_SRC_3_()                           OP_FLD_RD(REG_TICK_IO_OUT_3_CFG, 0, 5)
    #define  RST_TICK_IO_OUT_A_SRC_3_()                           OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 0, 5, 0x3f)

    //Field: TICK_IO_OUT_A_MODE_3_
    #define  FLD_LSB_TICK_IO_OUT_A_MODE_3_()                      (8)
    #define  FLD_MSB_TICK_IO_OUT_A_MODE_3_()                      (9)
    #define  FLD_MASK_TICK_IO_OUT_A_MODE_3_()                     (FLD_MASK(8, 9))
    #define  FLD_MWD_TICK_IO_OUT_A_MODE_3_(v)                     (FLD_MWD(8, 9, v))
    #define  FLD_MRD_TICK_IO_OUT_A_MODE_3_(v)                     (FLD_MRD(8, 9, v))
    #define  SET_TICK_IO_OUT_A_MODE_3_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 8, 9, v)
    #define  SET_TICK_IO_OUT_A_MODE_3__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 8, 9, 0x2)
    #define  KEY_TICK_IO_OUT_A_MODE_3__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_A_MODE_3__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 8, 9, 0x1)
    #define  KEY_TICK_IO_OUT_A_MODE_3__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_A_MODE_3__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 8, 9, 0x0)
    #define  KEY_TICK_IO_OUT_A_MODE_3__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_A_MODE_3__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 8, 9, 0x3)
    #define  KEY_TICK_IO_OUT_A_MODE_3__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_A_MODE_3_()                          OP_FLD_RD(REG_TICK_IO_OUT_3_CFG, 8, 9)
    #define  RST_TICK_IO_OUT_A_MODE_3_()                          OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 8, 9, 0x0)

    //Field: TICK_IO_OUT_B_SRC_3_
    #define  FLD_LSB_TICK_IO_OUT_B_SRC_3_()                       (16)
    #define  FLD_MSB_TICK_IO_OUT_B_SRC_3_()                       (21)
    #define  FLD_MASK_TICK_IO_OUT_B_SRC_3_()                      (FLD_MASK(16, 21))
    #define  FLD_MWD_TICK_IO_OUT_B_SRC_3_(v)                      (FLD_MWD(16, 21, v))
    #define  FLD_MRD_TICK_IO_OUT_B_SRC_3_(v)                      (FLD_MRD(16, 21, v))
    #define  SET_TICK_IO_OUT_B_SRC_3_(v)                          OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 16, 21, v)
    #define  GET_TICK_IO_OUT_B_SRC_3_()                           OP_FLD_RD(REG_TICK_IO_OUT_3_CFG, 16, 21)
    #define  RST_TICK_IO_OUT_B_SRC_3_()                           OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 16, 21, 0x3f)

    //Field: TICK_IO_OUT_B_MODE_3_
    #define  FLD_LSB_TICK_IO_OUT_B_MODE_3_()                      (24)
    #define  FLD_MSB_TICK_IO_OUT_B_MODE_3_()                      (25)
    #define  FLD_MASK_TICK_IO_OUT_B_MODE_3_()                     (FLD_MASK(24, 25))
    #define  FLD_MWD_TICK_IO_OUT_B_MODE_3_(v)                     (FLD_MWD(24, 25, v))
    #define  FLD_MRD_TICK_IO_OUT_B_MODE_3_(v)                     (FLD_MRD(24, 25, v))
    #define  SET_TICK_IO_OUT_B_MODE_3_(v)                         OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 24, 25, v)
    #define  SET_TICK_IO_OUT_B_MODE_3__OUT_FLIP_()                OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 24, 25, 0x2)
    #define  KEY_TICK_IO_OUT_B_MODE_3__OUT_FLIP_()                (0x2)
    #define  SET_TICK_IO_OUT_B_MODE_3__OUT_HIGH_()                OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 24, 25, 0x1)
    #define  KEY_TICK_IO_OUT_B_MODE_3__OUT_HIGH_()                (0x1)
    #define  SET_TICK_IO_OUT_B_MODE_3__OUT_LOW_()                 OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 24, 25, 0x0)
    #define  KEY_TICK_IO_OUT_B_MODE_3__OUT_LOW_()                 (0x0)
    #define  SET_TICK_IO_OUT_B_MODE_3__OUT_PULSE_()               OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 24, 25, 0x3)
    #define  KEY_TICK_IO_OUT_B_MODE_3__OUT_PULSE_()               (0x3)
    #define  GET_TICK_IO_OUT_B_MODE_3_()                          OP_FLD_RD(REG_TICK_IO_OUT_3_CFG, 24, 25)
    #define  RST_TICK_IO_OUT_B_MODE_3_()                          OP_FLD_WR(REG_TICK_IO_OUT_3_CFG, 24, 25, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_IO_OUT_3_CFG(IO_OUT_A_SRC_3_,IO_OUT_A_MODE_3_,IO_OUT_B_SRC_3_,IO_OUT_B_MODE_3_) \
                (WR_TICK_IO_OUT_3_CFG( \
                  (FLD_MWD_TICK_IO_OUT_A_SRC_3_(IO_OUT_A_SRC_3_))                      | \
                  (FLD_MWD_TICK_IO_OUT_A_MODE_3_(IO_OUT_A_MODE_3_))                    | \
                  (FLD_MWD_TICK_IO_OUT_B_SRC_3_(IO_OUT_B_SRC_3_))                      | \
                  (FLD_MWD_TICK_IO_OUT_B_MODE_3_(IO_OUT_B_MODE_3_))                      \
                ))


//------------------------------------
// Tick ES Timer
//------------------------------------
#define  REG_TICK_ESTMR0_CNT                                      (REG_BASE_TICK + 0x200)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR0_CNT()                                 (REG32(REG_TICK_ESTMR0_CNT))
    #define  WR_TICK_ESTMR0_CNT(v)                                (REG32(REG_TICK_ESTMR0_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR0_CNT()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR0_CNT()                          (0xFFFFFFFF)

    //Field: TICK_ESTMR0_CNT
    #define  FLD_LSB_TICK_ESTMR0_CNT()                            (0)
    #define  FLD_MSB_TICK_ESTMR0_CNT()                            (31)
    #define  FLD_MASK_TICK_ESTMR0_CNT()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR0_CNT(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR0_CNT(v)                           (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR0_CNT(v)                               OP_FLD_WR_EXC(REG_TICK_ESTMR0_CNT, 0, 31, v)
    #define  GET_TICK_ESTMR0_CNT()                                OP_FLD_RD(REG_TICK_ESTMR0_CNT, 0, 31)
    #define  GET_TICK_ESTMR0_CNT_CUR()                            OP_FLD_RD(REG_TICK_ESTMR0_CNT, 0, 31)
    #define  RST_TICK_ESTMR0_CNT()                                OP_FLD_WR_EXC(REG_TICK_ESTMR0_CNT, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR0_CNT(ESTMR0_CNT) \
                (WR_TICK_ESTMR0_CNT( \
                  (FLD_MWD_TICK_ESTMR0_CNT(ESTMR0_CNT))                                  \
                ))


#define  REG_TICK_ESTMR0_CFG                                      (REG_BASE_TICK + 0x204)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR0_CFG()                                 (REG32(REG_TICK_ESTMR0_CFG))
    #define  WR_TICK_ESTMR0_CFG(v)                                (REG32(REG_TICK_ESTMR0_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR0_CFG()                          (0xFFFFFFF1)
    #define  REG_WMASK_TICK_ESTMR0_CFG()                          (0xFFFFFFF1)

    //Field: TICK_ESTMR0_CNT_EN
    #define  FLD_LSB_TICK_ESTMR0_CNT_EN()                         (0)
    #define  FLD_MSB_TICK_ESTMR0_CNT_EN()                         (0)
    #define  FLD_MASK_TICK_ESTMR0_CNT_EN()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_ESTMR0_CNT_EN(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_ESTMR0_CNT_EN(v)                        (FLD_MRD(0, 0, v))
    #define  SET_TICK_ESTMR0_CNT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR0_CFG, 0, 0, v)
    #define  GET_TICK_ESTMR0_CNT_EN()                             OP_FLD_RD(REG_TICK_ESTMR0_CFG, 0, 0)
    #define  RST_TICK_ESTMR0_CNT_EN()                             OP_FLD_WR(REG_TICK_ESTMR0_CFG, 0, 0, 0x0)

    //Field: TICK_ESTMR0_CNT_DIV
    #define  FLD_LSB_TICK_ESTMR0_CNT_DIV()                        (4)
    #define  FLD_MSB_TICK_ESTMR0_CNT_DIV()                        (11)
    #define  FLD_MASK_TICK_ESTMR0_CNT_DIV()                       (FLD_MASK(4, 11))
    #define  FLD_MWD_TICK_ESTMR0_CNT_DIV(v)                       (FLD_MWD(4, 11, v))
    #define  FLD_MRD_TICK_ESTMR0_CNT_DIV(v)                       (FLD_MRD(4, 11, v))
    #define  SET_TICK_ESTMR0_CNT_DIV(v)                           OP_FLD_WR(REG_TICK_ESTMR0_CFG, 4, 11, v)
    #define  GET_TICK_ESTMR0_CNT_DIV()                            OP_FLD_RD(REG_TICK_ESTMR0_CFG, 4, 11)
    #define  RST_TICK_ESTMR0_CNT_DIV()                            OP_FLD_WR(REG_TICK_ESTMR0_CFG, 4, 11, 0x0)

    //Field: TICK_ESTMR0_CAP_EN
    #define  FLD_LSB_TICK_ESTMR0_CAP_EN()                         (12)
    #define  FLD_MSB_TICK_ESTMR0_CAP_EN()                         (13)
    #define  FLD_MASK_TICK_ESTMR0_CAP_EN()                        (FLD_MASK(12, 13))
    #define  FLD_MWD_TICK_ESTMR0_CAP_EN(v)                        (FLD_MWD(12, 13, v))
    #define  FLD_MRD_TICK_ESTMR0_CAP_EN(v)                        (FLD_MRD(12, 13, v))
    #define  SET_TICK_ESTMR0_CAP_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR0_CFG, 12, 13, v)
    #define  GET_TICK_ESTMR0_CAP_EN()                             OP_FLD_RD(REG_TICK_ESTMR0_CFG, 12, 13)
    #define  RST_TICK_ESTMR0_CAP_EN()                             OP_FLD_WR(REG_TICK_ESTMR0_CFG, 12, 13, 0x0)

    //Field: TICK_ESTMR0_CAP_CLR
    #define  FLD_LSB_TICK_ESTMR0_CAP_CLR()                        (14)
    #define  FLD_MSB_TICK_ESTMR0_CAP_CLR()                        (14)
    #define  FLD_MASK_TICK_ESTMR0_CAP_CLR()                       (FLD_MASK(14, 14))
    #define  FLD_MWD_TICK_ESTMR0_CAP_CLR(v)                       (FLD_MWD(14, 14, v))
    #define  FLD_MRD_TICK_ESTMR0_CAP_CLR(v)                       (FLD_MRD(14, 14, v))
    #define  SET_TICK_ESTMR0_CAP_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR0_CFG, 14, 14, v)
    #define  GET_TICK_ESTMR0_CAP_CLR()                            OP_FLD_RD(REG_TICK_ESTMR0_CFG, 14, 14)
    #define  RST_TICK_ESTMR0_CAP_CLR()                            OP_FLD_WR(REG_TICK_ESTMR0_CFG, 14, 14, 0x0)

    //Field: TICK_ESTMR0_CAP_IMSK
    #define  FLD_LSB_TICK_ESTMR0_CAP_IMSK()                       (15)
    #define  FLD_MSB_TICK_ESTMR0_CAP_IMSK()                       (15)
    #define  FLD_MASK_TICK_ESTMR0_CAP_IMSK()                      (FLD_MASK(15, 15))
    #define  FLD_MWD_TICK_ESTMR0_CAP_IMSK(v)                      (FLD_MWD(15, 15, v))
    #define  FLD_MRD_TICK_ESTMR0_CAP_IMSK(v)                      (FLD_MRD(15, 15, v))
    #define  SET_TICK_ESTMR0_CAP_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR0_CFG, 15, 15, v)
    #define  GET_TICK_ESTMR0_CAP_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR0_CFG, 15, 15)
    #define  RST_TICK_ESTMR0_CAP_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR0_CFG, 15, 15, 0x0)

    //Field: TICK_ESTMR0_CAP_NUM
    #define  FLD_LSB_TICK_ESTMR0_CAP_NUM()                        (16)
    #define  FLD_MSB_TICK_ESTMR0_CAP_NUM()                        (19)
    #define  FLD_MASK_TICK_ESTMR0_CAP_NUM()                       (FLD_MASK(16, 19))
    #define  FLD_MWD_TICK_ESTMR0_CAP_NUM(v)                       (FLD_MWD(16, 19, v))
    #define  FLD_MRD_TICK_ESTMR0_CAP_NUM(v)                       (FLD_MRD(16, 19, v))
    #define  SET_TICK_ESTMR0_CAP_NUM(v)                           OP_FLD_WR(REG_TICK_ESTMR0_CFG, 16, 19, v)
    #define  GET_TICK_ESTMR0_CAP_NUM()                            OP_FLD_RD(REG_TICK_ESTMR0_CFG, 16, 19)
    #define  RST_TICK_ESTMR0_CAP_NUM()                            OP_FLD_WR(REG_TICK_ESTMR0_CFG, 16, 19, 0x0)

    //Field: TICK_ESTMR0_MAT_EN
    #define  FLD_LSB_TICK_ESTMR0_MAT_EN()                         (20)
    #define  FLD_MSB_TICK_ESTMR0_MAT_EN()                         (23)
    #define  FLD_MASK_TICK_ESTMR0_MAT_EN()                        (FLD_MASK(20, 23))
    #define  FLD_MWD_TICK_ESTMR0_MAT_EN(v)                        (FLD_MWD(20, 23, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_EN(v)                        (FLD_MRD(20, 23, v))
    #define  SET_TICK_ESTMR0_MAT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR0_CFG, 20, 23, v)
    #define  GET_TICK_ESTMR0_MAT_EN()                             OP_FLD_RD(REG_TICK_ESTMR0_CFG, 20, 23)
    #define  RST_TICK_ESTMR0_MAT_EN()                             OP_FLD_WR(REG_TICK_ESTMR0_CFG, 20, 23, 0x0)

    //Field: TICK_ESTMR0_MAT_CLR
    #define  FLD_LSB_TICK_ESTMR0_MAT_CLR()                        (24)
    #define  FLD_MSB_TICK_ESTMR0_MAT_CLR()                        (27)
    #define  FLD_MASK_TICK_ESTMR0_MAT_CLR()                       (FLD_MASK(24, 27))
    #define  FLD_MWD_TICK_ESTMR0_MAT_CLR(v)                       (FLD_MWD(24, 27, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_CLR(v)                       (FLD_MRD(24, 27, v))
    #define  SET_TICK_ESTMR0_MAT_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR0_CFG, 24, 27, v)
    #define  GET_TICK_ESTMR0_MAT_CLR()                            OP_FLD_RD(REG_TICK_ESTMR0_CFG, 24, 27)
    #define  RST_TICK_ESTMR0_MAT_CLR()                            OP_FLD_WR(REG_TICK_ESTMR0_CFG, 24, 27, 0x0)

    //Field: TICK_ESTMR0_MAT_IMSK
    #define  FLD_LSB_TICK_ESTMR0_MAT_IMSK()                       (28)
    #define  FLD_MSB_TICK_ESTMR0_MAT_IMSK()                       (31)
    #define  FLD_MASK_TICK_ESTMR0_MAT_IMSK()                      (FLD_MASK(28, 31))
    #define  FLD_MWD_TICK_ESTMR0_MAT_IMSK(v)                      (FLD_MWD(28, 31, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_IMSK(v)                      (FLD_MRD(28, 31, v))
    #define  SET_TICK_ESTMR0_MAT_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR0_CFG, 28, 31, v)
    #define  GET_TICK_ESTMR0_MAT_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR0_CFG, 28, 31)
    #define  RST_TICK_ESTMR0_MAT_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR0_CFG, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR0_CFG(ESTMR0_CNT_EN,ESTMR0_CNT_DIV,ESTMR0_CAP_EN,ESTMR0_CAP_CLR,ESTMR0_CAP_IMSK,ESTMR0_CAP_NUM,ESTMR0_MAT_EN,ESTMR0_MAT_CLR,ESTMR0_MAT_IMSK) \
                (WR_TICK_ESTMR0_CFG( \
                  (FLD_MWD_TICK_ESTMR0_CNT_EN(ESTMR0_CNT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR0_CNT_DIV(ESTMR0_CNT_DIV))                        | \
                  (FLD_MWD_TICK_ESTMR0_CAP_EN(ESTMR0_CAP_EN))                          | \
                  (FLD_MWD_TICK_ESTMR0_CAP_CLR(ESTMR0_CAP_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR0_CAP_IMSK(ESTMR0_CAP_IMSK))                      | \
                  (FLD_MWD_TICK_ESTMR0_CAP_NUM(ESTMR0_CAP_NUM))                        | \
                  (FLD_MWD_TICK_ESTMR0_MAT_EN(ESTMR0_MAT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR0_MAT_CLR(ESTMR0_MAT_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR0_MAT_IMSK(ESTMR0_MAT_IMSK))                        \
                ))


#define  REG_TICK_ESTMR0_CAP                                      (REG_BASE_TICK + 0x208)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR0_CAP()                                 (REG32(REG_TICK_ESTMR0_CAP))
    #define  WR_TICK_ESTMR0_CAP(v)                                (REG32(REG_TICK_ESTMR0_CAP) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR0_CAP()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR0_CAP()                          (0x0)

    //Field: TICK_ESTMR0_CAP
    #define  FLD_LSB_TICK_ESTMR0_CAP()                            (0)
    #define  FLD_MSB_TICK_ESTMR0_CAP()                            (31)
    #define  FLD_MASK_TICK_ESTMR0_CAP()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR0_CAP(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR0_CAP(v)                           (FLD_MRD(0, 31, v))
    #define  GET_TICK_ESTMR0_CAP()                                OP_FLD_RD(REG_TICK_ESTMR0_CAP, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR0_CAP(ESTMR0_CAP) \
                (WR_TICK_ESTMR0_CAP( \
   \
                ))


#define  REG_TICK_ESTMR0_MAT_0_                                   (REG_BASE_TICK + 0x210)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR0_MAT_0_()                              (REG32(REG_TICK_ESTMR0_MAT_0_))
    #define  WR_TICK_ESTMR0_MAT_0_(v)                             (REG32(REG_TICK_ESTMR0_MAT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR0_MAT_0_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR0_MAT_0_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR0_MAT_0_
    #define  FLD_LSB_TICK_ESTMR0_MAT_0_()                         (0)
    #define  FLD_MSB_TICK_ESTMR0_MAT_0_()                         (31)
    #define  FLD_MASK_TICK_ESTMR0_MAT_0_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR0_MAT_0_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_0_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR0_MAT_0_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_0_, 0, 31, v)
    #define  GET_TICK_ESTMR0_MAT_0_()                             OP_FLD_RD(REG_TICK_ESTMR0_MAT_0_, 0, 31)
    #define  RST_TICK_ESTMR0_MAT_0_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_0_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR0_MAT_0_(ESTMR0_MAT_0_) \
                (WR_TICK_ESTMR0_MAT_0_( \
                  (FLD_MWD_TICK_ESTMR0_MAT_0_(ESTMR0_MAT_0_))                            \
                ))


#define  REG_TICK_ESTMR0_MAT_1_                                   (REG_BASE_TICK + 0x214)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR0_MAT_1_()                              (REG32(REG_TICK_ESTMR0_MAT_1_))
    #define  WR_TICK_ESTMR0_MAT_1_(v)                             (REG32(REG_TICK_ESTMR0_MAT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR0_MAT_1_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR0_MAT_1_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR0_MAT_1_
    #define  FLD_LSB_TICK_ESTMR0_MAT_1_()                         (0)
    #define  FLD_MSB_TICK_ESTMR0_MAT_1_()                         (31)
    #define  FLD_MASK_TICK_ESTMR0_MAT_1_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR0_MAT_1_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_1_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR0_MAT_1_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_1_, 0, 31, v)
    #define  GET_TICK_ESTMR0_MAT_1_()                             OP_FLD_RD(REG_TICK_ESTMR0_MAT_1_, 0, 31)
    #define  RST_TICK_ESTMR0_MAT_1_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_1_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR0_MAT_1_(ESTMR0_MAT_1_) \
                (WR_TICK_ESTMR0_MAT_1_( \
                  (FLD_MWD_TICK_ESTMR0_MAT_1_(ESTMR0_MAT_1_))                            \
                ))


#define  REG_TICK_ESTMR0_MAT_2_                                   (REG_BASE_TICK + 0x218)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR0_MAT_2_()                              (REG32(REG_TICK_ESTMR0_MAT_2_))
    #define  WR_TICK_ESTMR0_MAT_2_(v)                             (REG32(REG_TICK_ESTMR0_MAT_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR0_MAT_2_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR0_MAT_2_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR0_MAT_2_
    #define  FLD_LSB_TICK_ESTMR0_MAT_2_()                         (0)
    #define  FLD_MSB_TICK_ESTMR0_MAT_2_()                         (31)
    #define  FLD_MASK_TICK_ESTMR0_MAT_2_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR0_MAT_2_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_2_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR0_MAT_2_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_2_, 0, 31, v)
    #define  GET_TICK_ESTMR0_MAT_2_()                             OP_FLD_RD(REG_TICK_ESTMR0_MAT_2_, 0, 31)
    #define  RST_TICK_ESTMR0_MAT_2_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_2_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR0_MAT_2_(ESTMR0_MAT_2_) \
                (WR_TICK_ESTMR0_MAT_2_( \
                  (FLD_MWD_TICK_ESTMR0_MAT_2_(ESTMR0_MAT_2_))                            \
                ))


#define  REG_TICK_ESTMR0_MAT_3_                                   (REG_BASE_TICK + 0x21c)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR0_MAT_3_()                              (REG32(REG_TICK_ESTMR0_MAT_3_))
    #define  WR_TICK_ESTMR0_MAT_3_(v)                             (REG32(REG_TICK_ESTMR0_MAT_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR0_MAT_3_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR0_MAT_3_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR0_MAT_3_
    #define  FLD_LSB_TICK_ESTMR0_MAT_3_()                         (0)
    #define  FLD_MSB_TICK_ESTMR0_MAT_3_()                         (31)
    #define  FLD_MASK_TICK_ESTMR0_MAT_3_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR0_MAT_3_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_3_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR0_MAT_3_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_3_, 0, 31, v)
    #define  GET_TICK_ESTMR0_MAT_3_()                             OP_FLD_RD(REG_TICK_ESTMR0_MAT_3_, 0, 31)
    #define  RST_TICK_ESTMR0_MAT_3_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR0_MAT_3_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR0_MAT_3_(ESTMR0_MAT_3_) \
                (WR_TICK_ESTMR0_MAT_3_( \
                  (FLD_MWD_TICK_ESTMR0_MAT_3_(ESTMR0_MAT_3_))                            \
                ))


#define  REG_TICK_ESTMR1_CNT                                      (REG_BASE_TICK + 0x220)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR1_CNT()                                 (REG32(REG_TICK_ESTMR1_CNT))
    #define  WR_TICK_ESTMR1_CNT(v)                                (REG32(REG_TICK_ESTMR1_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR1_CNT()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR1_CNT()                          (0xFFFFFFFF)

    //Field: TICK_ESTMR1_CNT
    #define  FLD_LSB_TICK_ESTMR1_CNT()                            (0)
    #define  FLD_MSB_TICK_ESTMR1_CNT()                            (31)
    #define  FLD_MASK_TICK_ESTMR1_CNT()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR1_CNT(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR1_CNT(v)                           (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR1_CNT(v)                               OP_FLD_WR_EXC(REG_TICK_ESTMR1_CNT, 0, 31, v)
    #define  GET_TICK_ESTMR1_CNT()                                OP_FLD_RD(REG_TICK_ESTMR1_CNT, 0, 31)
    #define  GET_TICK_ESTMR1_CNT_CUR()                            OP_FLD_RD(REG_TICK_ESTMR1_CNT, 0, 31)
    #define  RST_TICK_ESTMR1_CNT()                                OP_FLD_WR_EXC(REG_TICK_ESTMR1_CNT, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR1_CNT(ESTMR1_CNT) \
                (WR_TICK_ESTMR1_CNT( \
                  (FLD_MWD_TICK_ESTMR1_CNT(ESTMR1_CNT))                                  \
                ))


#define  REG_TICK_ESTMR1_CFG                                      (REG_BASE_TICK + 0x224)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR1_CFG()                                 (REG32(REG_TICK_ESTMR1_CFG))
    #define  WR_TICK_ESTMR1_CFG(v)                                (REG32(REG_TICK_ESTMR1_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR1_CFG()                          (0xFFFFFFF1)
    #define  REG_WMASK_TICK_ESTMR1_CFG()                          (0xFFFFFFF1)

    //Field: TICK_ESTMR1_CNT_EN
    #define  FLD_LSB_TICK_ESTMR1_CNT_EN()                         (0)
    #define  FLD_MSB_TICK_ESTMR1_CNT_EN()                         (0)
    #define  FLD_MASK_TICK_ESTMR1_CNT_EN()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_ESTMR1_CNT_EN(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_ESTMR1_CNT_EN(v)                        (FLD_MRD(0, 0, v))
    #define  SET_TICK_ESTMR1_CNT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR1_CFG, 0, 0, v)
    #define  GET_TICK_ESTMR1_CNT_EN()                             OP_FLD_RD(REG_TICK_ESTMR1_CFG, 0, 0)
    #define  RST_TICK_ESTMR1_CNT_EN()                             OP_FLD_WR(REG_TICK_ESTMR1_CFG, 0, 0, 0x0)

    //Field: TICK_ESTMR1_CNT_DIV
    #define  FLD_LSB_TICK_ESTMR1_CNT_DIV()                        (4)
    #define  FLD_MSB_TICK_ESTMR1_CNT_DIV()                        (11)
    #define  FLD_MASK_TICK_ESTMR1_CNT_DIV()                       (FLD_MASK(4, 11))
    #define  FLD_MWD_TICK_ESTMR1_CNT_DIV(v)                       (FLD_MWD(4, 11, v))
    #define  FLD_MRD_TICK_ESTMR1_CNT_DIV(v)                       (FLD_MRD(4, 11, v))
    #define  SET_TICK_ESTMR1_CNT_DIV(v)                           OP_FLD_WR(REG_TICK_ESTMR1_CFG, 4, 11, v)
    #define  GET_TICK_ESTMR1_CNT_DIV()                            OP_FLD_RD(REG_TICK_ESTMR1_CFG, 4, 11)
    #define  RST_TICK_ESTMR1_CNT_DIV()                            OP_FLD_WR(REG_TICK_ESTMR1_CFG, 4, 11, 0x0)

    //Field: TICK_ESTMR1_CAP_EN
    #define  FLD_LSB_TICK_ESTMR1_CAP_EN()                         (12)
    #define  FLD_MSB_TICK_ESTMR1_CAP_EN()                         (13)
    #define  FLD_MASK_TICK_ESTMR1_CAP_EN()                        (FLD_MASK(12, 13))
    #define  FLD_MWD_TICK_ESTMR1_CAP_EN(v)                        (FLD_MWD(12, 13, v))
    #define  FLD_MRD_TICK_ESTMR1_CAP_EN(v)                        (FLD_MRD(12, 13, v))
    #define  SET_TICK_ESTMR1_CAP_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR1_CFG, 12, 13, v)
    #define  GET_TICK_ESTMR1_CAP_EN()                             OP_FLD_RD(REG_TICK_ESTMR1_CFG, 12, 13)
    #define  RST_TICK_ESTMR1_CAP_EN()                             OP_FLD_WR(REG_TICK_ESTMR1_CFG, 12, 13, 0x0)

    //Field: TICK_ESTMR1_CAP_CLR
    #define  FLD_LSB_TICK_ESTMR1_CAP_CLR()                        (14)
    #define  FLD_MSB_TICK_ESTMR1_CAP_CLR()                        (14)
    #define  FLD_MASK_TICK_ESTMR1_CAP_CLR()                       (FLD_MASK(14, 14))
    #define  FLD_MWD_TICK_ESTMR1_CAP_CLR(v)                       (FLD_MWD(14, 14, v))
    #define  FLD_MRD_TICK_ESTMR1_CAP_CLR(v)                       (FLD_MRD(14, 14, v))
    #define  SET_TICK_ESTMR1_CAP_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR1_CFG, 14, 14, v)
    #define  GET_TICK_ESTMR1_CAP_CLR()                            OP_FLD_RD(REG_TICK_ESTMR1_CFG, 14, 14)
    #define  RST_TICK_ESTMR1_CAP_CLR()                            OP_FLD_WR(REG_TICK_ESTMR1_CFG, 14, 14, 0x0)

    //Field: TICK_ESTMR1_CAP_IMSK
    #define  FLD_LSB_TICK_ESTMR1_CAP_IMSK()                       (15)
    #define  FLD_MSB_TICK_ESTMR1_CAP_IMSK()                       (15)
    #define  FLD_MASK_TICK_ESTMR1_CAP_IMSK()                      (FLD_MASK(15, 15))
    #define  FLD_MWD_TICK_ESTMR1_CAP_IMSK(v)                      (FLD_MWD(15, 15, v))
    #define  FLD_MRD_TICK_ESTMR1_CAP_IMSK(v)                      (FLD_MRD(15, 15, v))
    #define  SET_TICK_ESTMR1_CAP_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR1_CFG, 15, 15, v)
    #define  GET_TICK_ESTMR1_CAP_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR1_CFG, 15, 15)
    #define  RST_TICK_ESTMR1_CAP_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR1_CFG, 15, 15, 0x0)

    //Field: TICK_ESTMR1_CAP_NUM
    #define  FLD_LSB_TICK_ESTMR1_CAP_NUM()                        (16)
    #define  FLD_MSB_TICK_ESTMR1_CAP_NUM()                        (19)
    #define  FLD_MASK_TICK_ESTMR1_CAP_NUM()                       (FLD_MASK(16, 19))
    #define  FLD_MWD_TICK_ESTMR1_CAP_NUM(v)                       (FLD_MWD(16, 19, v))
    #define  FLD_MRD_TICK_ESTMR1_CAP_NUM(v)                       (FLD_MRD(16, 19, v))
    #define  SET_TICK_ESTMR1_CAP_NUM(v)                           OP_FLD_WR(REG_TICK_ESTMR1_CFG, 16, 19, v)
    #define  GET_TICK_ESTMR1_CAP_NUM()                            OP_FLD_RD(REG_TICK_ESTMR1_CFG, 16, 19)
    #define  RST_TICK_ESTMR1_CAP_NUM()                            OP_FLD_WR(REG_TICK_ESTMR1_CFG, 16, 19, 0x0)

    //Field: TICK_ESTMR1_MAT_EN
    #define  FLD_LSB_TICK_ESTMR1_MAT_EN()                         (20)
    #define  FLD_MSB_TICK_ESTMR1_MAT_EN()                         (23)
    #define  FLD_MASK_TICK_ESTMR1_MAT_EN()                        (FLD_MASK(20, 23))
    #define  FLD_MWD_TICK_ESTMR1_MAT_EN(v)                        (FLD_MWD(20, 23, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_EN(v)                        (FLD_MRD(20, 23, v))
    #define  SET_TICK_ESTMR1_MAT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR1_CFG, 20, 23, v)
    #define  GET_TICK_ESTMR1_MAT_EN()                             OP_FLD_RD(REG_TICK_ESTMR1_CFG, 20, 23)
    #define  RST_TICK_ESTMR1_MAT_EN()                             OP_FLD_WR(REG_TICK_ESTMR1_CFG, 20, 23, 0x0)

    //Field: TICK_ESTMR1_MAT_CLR
    #define  FLD_LSB_TICK_ESTMR1_MAT_CLR()                        (24)
    #define  FLD_MSB_TICK_ESTMR1_MAT_CLR()                        (27)
    #define  FLD_MASK_TICK_ESTMR1_MAT_CLR()                       (FLD_MASK(24, 27))
    #define  FLD_MWD_TICK_ESTMR1_MAT_CLR(v)                       (FLD_MWD(24, 27, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_CLR(v)                       (FLD_MRD(24, 27, v))
    #define  SET_TICK_ESTMR1_MAT_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR1_CFG, 24, 27, v)
    #define  GET_TICK_ESTMR1_MAT_CLR()                            OP_FLD_RD(REG_TICK_ESTMR1_CFG, 24, 27)
    #define  RST_TICK_ESTMR1_MAT_CLR()                            OP_FLD_WR(REG_TICK_ESTMR1_CFG, 24, 27, 0x0)

    //Field: TICK_ESTMR1_MAT_IMSK
    #define  FLD_LSB_TICK_ESTMR1_MAT_IMSK()                       (28)
    #define  FLD_MSB_TICK_ESTMR1_MAT_IMSK()                       (31)
    #define  FLD_MASK_TICK_ESTMR1_MAT_IMSK()                      (FLD_MASK(28, 31))
    #define  FLD_MWD_TICK_ESTMR1_MAT_IMSK(v)                      (FLD_MWD(28, 31, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_IMSK(v)                      (FLD_MRD(28, 31, v))
    #define  SET_TICK_ESTMR1_MAT_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR1_CFG, 28, 31, v)
    #define  GET_TICK_ESTMR1_MAT_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR1_CFG, 28, 31)
    #define  RST_TICK_ESTMR1_MAT_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR1_CFG, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR1_CFG(ESTMR1_CNT_EN,ESTMR1_CNT_DIV,ESTMR1_CAP_EN,ESTMR1_CAP_CLR,ESTMR1_CAP_IMSK,ESTMR1_CAP_NUM,ESTMR1_MAT_EN,ESTMR1_MAT_CLR,ESTMR1_MAT_IMSK) \
                (WR_TICK_ESTMR1_CFG( \
                  (FLD_MWD_TICK_ESTMR1_CNT_EN(ESTMR1_CNT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR1_CNT_DIV(ESTMR1_CNT_DIV))                        | \
                  (FLD_MWD_TICK_ESTMR1_CAP_EN(ESTMR1_CAP_EN))                          | \
                  (FLD_MWD_TICK_ESTMR1_CAP_CLR(ESTMR1_CAP_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR1_CAP_IMSK(ESTMR1_CAP_IMSK))                      | \
                  (FLD_MWD_TICK_ESTMR1_CAP_NUM(ESTMR1_CAP_NUM))                        | \
                  (FLD_MWD_TICK_ESTMR1_MAT_EN(ESTMR1_MAT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR1_MAT_CLR(ESTMR1_MAT_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR1_MAT_IMSK(ESTMR1_MAT_IMSK))                        \
                ))


#define  REG_TICK_ESTMR1_CAP                                      (REG_BASE_TICK + 0x228)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR1_CAP()                                 (REG32(REG_TICK_ESTMR1_CAP))
    #define  WR_TICK_ESTMR1_CAP(v)                                (REG32(REG_TICK_ESTMR1_CAP) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR1_CAP()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR1_CAP()                          (0x0)

    //Field: TICK_ESTMR1_CAP
    #define  FLD_LSB_TICK_ESTMR1_CAP()                            (0)
    #define  FLD_MSB_TICK_ESTMR1_CAP()                            (31)
    #define  FLD_MASK_TICK_ESTMR1_CAP()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR1_CAP(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR1_CAP(v)                           (FLD_MRD(0, 31, v))
    #define  GET_TICK_ESTMR1_CAP()                                OP_FLD_RD(REG_TICK_ESTMR1_CAP, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR1_CAP(ESTMR1_CAP) \
                (WR_TICK_ESTMR1_CAP( \
   \
                ))


#define  REG_TICK_ESTMR1_MAT_0_                                   (REG_BASE_TICK + 0x230)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR1_MAT_0_()                              (REG32(REG_TICK_ESTMR1_MAT_0_))
    #define  WR_TICK_ESTMR1_MAT_0_(v)                             (REG32(REG_TICK_ESTMR1_MAT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR1_MAT_0_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR1_MAT_0_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR1_MAT_0_
    #define  FLD_LSB_TICK_ESTMR1_MAT_0_()                         (0)
    #define  FLD_MSB_TICK_ESTMR1_MAT_0_()                         (31)
    #define  FLD_MASK_TICK_ESTMR1_MAT_0_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR1_MAT_0_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_0_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR1_MAT_0_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_0_, 0, 31, v)
    #define  GET_TICK_ESTMR1_MAT_0_()                             OP_FLD_RD(REG_TICK_ESTMR1_MAT_0_, 0, 31)
    #define  RST_TICK_ESTMR1_MAT_0_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_0_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR1_MAT_0_(ESTMR1_MAT_0_) \
                (WR_TICK_ESTMR1_MAT_0_( \
                  (FLD_MWD_TICK_ESTMR1_MAT_0_(ESTMR1_MAT_0_))                            \
                ))


#define  REG_TICK_ESTMR1_MAT_1_                                   (REG_BASE_TICK + 0x234)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR1_MAT_1_()                              (REG32(REG_TICK_ESTMR1_MAT_1_))
    #define  WR_TICK_ESTMR1_MAT_1_(v)                             (REG32(REG_TICK_ESTMR1_MAT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR1_MAT_1_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR1_MAT_1_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR1_MAT_1_
    #define  FLD_LSB_TICK_ESTMR1_MAT_1_()                         (0)
    #define  FLD_MSB_TICK_ESTMR1_MAT_1_()                         (31)
    #define  FLD_MASK_TICK_ESTMR1_MAT_1_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR1_MAT_1_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_1_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR1_MAT_1_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_1_, 0, 31, v)
    #define  GET_TICK_ESTMR1_MAT_1_()                             OP_FLD_RD(REG_TICK_ESTMR1_MAT_1_, 0, 31)
    #define  RST_TICK_ESTMR1_MAT_1_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_1_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR1_MAT_1_(ESTMR1_MAT_1_) \
                (WR_TICK_ESTMR1_MAT_1_( \
                  (FLD_MWD_TICK_ESTMR1_MAT_1_(ESTMR1_MAT_1_))                            \
                ))


#define  REG_TICK_ESTMR1_MAT_2_                                   (REG_BASE_TICK + 0x238)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR1_MAT_2_()                              (REG32(REG_TICK_ESTMR1_MAT_2_))
    #define  WR_TICK_ESTMR1_MAT_2_(v)                             (REG32(REG_TICK_ESTMR1_MAT_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR1_MAT_2_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR1_MAT_2_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR1_MAT_2_
    #define  FLD_LSB_TICK_ESTMR1_MAT_2_()                         (0)
    #define  FLD_MSB_TICK_ESTMR1_MAT_2_()                         (31)
    #define  FLD_MASK_TICK_ESTMR1_MAT_2_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR1_MAT_2_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_2_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR1_MAT_2_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_2_, 0, 31, v)
    #define  GET_TICK_ESTMR1_MAT_2_()                             OP_FLD_RD(REG_TICK_ESTMR1_MAT_2_, 0, 31)
    #define  RST_TICK_ESTMR1_MAT_2_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_2_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR1_MAT_2_(ESTMR1_MAT_2_) \
                (WR_TICK_ESTMR1_MAT_2_( \
                  (FLD_MWD_TICK_ESTMR1_MAT_2_(ESTMR1_MAT_2_))                            \
                ))


#define  REG_TICK_ESTMR1_MAT_3_                                   (REG_BASE_TICK + 0x23c)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR1_MAT_3_()                              (REG32(REG_TICK_ESTMR1_MAT_3_))
    #define  WR_TICK_ESTMR1_MAT_3_(v)                             (REG32(REG_TICK_ESTMR1_MAT_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR1_MAT_3_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR1_MAT_3_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR1_MAT_3_
    #define  FLD_LSB_TICK_ESTMR1_MAT_3_()                         (0)
    #define  FLD_MSB_TICK_ESTMR1_MAT_3_()                         (31)
    #define  FLD_MASK_TICK_ESTMR1_MAT_3_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR1_MAT_3_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_3_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR1_MAT_3_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_3_, 0, 31, v)
    #define  GET_TICK_ESTMR1_MAT_3_()                             OP_FLD_RD(REG_TICK_ESTMR1_MAT_3_, 0, 31)
    #define  RST_TICK_ESTMR1_MAT_3_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR1_MAT_3_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR1_MAT_3_(ESTMR1_MAT_3_) \
                (WR_TICK_ESTMR1_MAT_3_( \
                  (FLD_MWD_TICK_ESTMR1_MAT_3_(ESTMR1_MAT_3_))                            \
                ))


#define  REG_TICK_ESTMR2_CNT                                      (REG_BASE_TICK + 0x240)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR2_CNT()                                 (REG32(REG_TICK_ESTMR2_CNT))
    #define  WR_TICK_ESTMR2_CNT(v)                                (REG32(REG_TICK_ESTMR2_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR2_CNT()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR2_CNT()                          (0xFFFFFFFF)

    //Field: TICK_ESTMR2_CNT
    #define  FLD_LSB_TICK_ESTMR2_CNT()                            (0)
    #define  FLD_MSB_TICK_ESTMR2_CNT()                            (31)
    #define  FLD_MASK_TICK_ESTMR2_CNT()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR2_CNT(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR2_CNT(v)                           (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR2_CNT(v)                               OP_FLD_WR_EXC(REG_TICK_ESTMR2_CNT, 0, 31, v)
    #define  GET_TICK_ESTMR2_CNT()                                OP_FLD_RD(REG_TICK_ESTMR2_CNT, 0, 31)
    #define  GET_TICK_ESTMR2_CNT_CUR()                            OP_FLD_RD(REG_TICK_ESTMR2_CNT, 0, 31)
    #define  RST_TICK_ESTMR2_CNT()                                OP_FLD_WR_EXC(REG_TICK_ESTMR2_CNT, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR2_CNT(ESTMR2_CNT) \
                (WR_TICK_ESTMR2_CNT( \
                  (FLD_MWD_TICK_ESTMR2_CNT(ESTMR2_CNT))                                  \
                ))


#define  REG_TICK_ESTMR2_CFG                                      (REG_BASE_TICK + 0x244)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR2_CFG()                                 (REG32(REG_TICK_ESTMR2_CFG))
    #define  WR_TICK_ESTMR2_CFG(v)                                (REG32(REG_TICK_ESTMR2_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR2_CFG()                          (0xFFFFFFF1)
    #define  REG_WMASK_TICK_ESTMR2_CFG()                          (0xFFFFFFF1)

    //Field: TICK_ESTMR2_CNT_EN
    #define  FLD_LSB_TICK_ESTMR2_CNT_EN()                         (0)
    #define  FLD_MSB_TICK_ESTMR2_CNT_EN()                         (0)
    #define  FLD_MASK_TICK_ESTMR2_CNT_EN()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_ESTMR2_CNT_EN(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_ESTMR2_CNT_EN(v)                        (FLD_MRD(0, 0, v))
    #define  SET_TICK_ESTMR2_CNT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR2_CFG, 0, 0, v)
    #define  GET_TICK_ESTMR2_CNT_EN()                             OP_FLD_RD(REG_TICK_ESTMR2_CFG, 0, 0)
    #define  RST_TICK_ESTMR2_CNT_EN()                             OP_FLD_WR(REG_TICK_ESTMR2_CFG, 0, 0, 0x0)

    //Field: TICK_ESTMR2_CNT_DIV
    #define  FLD_LSB_TICK_ESTMR2_CNT_DIV()                        (4)
    #define  FLD_MSB_TICK_ESTMR2_CNT_DIV()                        (11)
    #define  FLD_MASK_TICK_ESTMR2_CNT_DIV()                       (FLD_MASK(4, 11))
    #define  FLD_MWD_TICK_ESTMR2_CNT_DIV(v)                       (FLD_MWD(4, 11, v))
    #define  FLD_MRD_TICK_ESTMR2_CNT_DIV(v)                       (FLD_MRD(4, 11, v))
    #define  SET_TICK_ESTMR2_CNT_DIV(v)                           OP_FLD_WR(REG_TICK_ESTMR2_CFG, 4, 11, v)
    #define  GET_TICK_ESTMR2_CNT_DIV()                            OP_FLD_RD(REG_TICK_ESTMR2_CFG, 4, 11)
    #define  RST_TICK_ESTMR2_CNT_DIV()                            OP_FLD_WR(REG_TICK_ESTMR2_CFG, 4, 11, 0x0)

    //Field: TICK_ESTMR2_CAP_EN
    #define  FLD_LSB_TICK_ESTMR2_CAP_EN()                         (12)
    #define  FLD_MSB_TICK_ESTMR2_CAP_EN()                         (13)
    #define  FLD_MASK_TICK_ESTMR2_CAP_EN()                        (FLD_MASK(12, 13))
    #define  FLD_MWD_TICK_ESTMR2_CAP_EN(v)                        (FLD_MWD(12, 13, v))
    #define  FLD_MRD_TICK_ESTMR2_CAP_EN(v)                        (FLD_MRD(12, 13, v))
    #define  SET_TICK_ESTMR2_CAP_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR2_CFG, 12, 13, v)
    #define  GET_TICK_ESTMR2_CAP_EN()                             OP_FLD_RD(REG_TICK_ESTMR2_CFG, 12, 13)
    #define  RST_TICK_ESTMR2_CAP_EN()                             OP_FLD_WR(REG_TICK_ESTMR2_CFG, 12, 13, 0x0)

    //Field: TICK_ESTMR2_CAP_CLR
    #define  FLD_LSB_TICK_ESTMR2_CAP_CLR()                        (14)
    #define  FLD_MSB_TICK_ESTMR2_CAP_CLR()                        (14)
    #define  FLD_MASK_TICK_ESTMR2_CAP_CLR()                       (FLD_MASK(14, 14))
    #define  FLD_MWD_TICK_ESTMR2_CAP_CLR(v)                       (FLD_MWD(14, 14, v))
    #define  FLD_MRD_TICK_ESTMR2_CAP_CLR(v)                       (FLD_MRD(14, 14, v))
    #define  SET_TICK_ESTMR2_CAP_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR2_CFG, 14, 14, v)
    #define  GET_TICK_ESTMR2_CAP_CLR()                            OP_FLD_RD(REG_TICK_ESTMR2_CFG, 14, 14)
    #define  RST_TICK_ESTMR2_CAP_CLR()                            OP_FLD_WR(REG_TICK_ESTMR2_CFG, 14, 14, 0x0)

    //Field: TICK_ESTMR2_CAP_IMSK
    #define  FLD_LSB_TICK_ESTMR2_CAP_IMSK()                       (15)
    #define  FLD_MSB_TICK_ESTMR2_CAP_IMSK()                       (15)
    #define  FLD_MASK_TICK_ESTMR2_CAP_IMSK()                      (FLD_MASK(15, 15))
    #define  FLD_MWD_TICK_ESTMR2_CAP_IMSK(v)                      (FLD_MWD(15, 15, v))
    #define  FLD_MRD_TICK_ESTMR2_CAP_IMSK(v)                      (FLD_MRD(15, 15, v))
    #define  SET_TICK_ESTMR2_CAP_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR2_CFG, 15, 15, v)
    #define  GET_TICK_ESTMR2_CAP_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR2_CFG, 15, 15)
    #define  RST_TICK_ESTMR2_CAP_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR2_CFG, 15, 15, 0x0)

    //Field: TICK_ESTMR2_CAP_NUM
    #define  FLD_LSB_TICK_ESTMR2_CAP_NUM()                        (16)
    #define  FLD_MSB_TICK_ESTMR2_CAP_NUM()                        (19)
    #define  FLD_MASK_TICK_ESTMR2_CAP_NUM()                       (FLD_MASK(16, 19))
    #define  FLD_MWD_TICK_ESTMR2_CAP_NUM(v)                       (FLD_MWD(16, 19, v))
    #define  FLD_MRD_TICK_ESTMR2_CAP_NUM(v)                       (FLD_MRD(16, 19, v))
    #define  SET_TICK_ESTMR2_CAP_NUM(v)                           OP_FLD_WR(REG_TICK_ESTMR2_CFG, 16, 19, v)
    #define  GET_TICK_ESTMR2_CAP_NUM()                            OP_FLD_RD(REG_TICK_ESTMR2_CFG, 16, 19)
    #define  RST_TICK_ESTMR2_CAP_NUM()                            OP_FLD_WR(REG_TICK_ESTMR2_CFG, 16, 19, 0x0)

    //Field: TICK_ESTMR2_MAT_EN
    #define  FLD_LSB_TICK_ESTMR2_MAT_EN()                         (20)
    #define  FLD_MSB_TICK_ESTMR2_MAT_EN()                         (23)
    #define  FLD_MASK_TICK_ESTMR2_MAT_EN()                        (FLD_MASK(20, 23))
    #define  FLD_MWD_TICK_ESTMR2_MAT_EN(v)                        (FLD_MWD(20, 23, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_EN(v)                        (FLD_MRD(20, 23, v))
    #define  SET_TICK_ESTMR2_MAT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR2_CFG, 20, 23, v)
    #define  GET_TICK_ESTMR2_MAT_EN()                             OP_FLD_RD(REG_TICK_ESTMR2_CFG, 20, 23)
    #define  RST_TICK_ESTMR2_MAT_EN()                             OP_FLD_WR(REG_TICK_ESTMR2_CFG, 20, 23, 0x0)

    //Field: TICK_ESTMR2_MAT_CLR
    #define  FLD_LSB_TICK_ESTMR2_MAT_CLR()                        (24)
    #define  FLD_MSB_TICK_ESTMR2_MAT_CLR()                        (27)
    #define  FLD_MASK_TICK_ESTMR2_MAT_CLR()                       (FLD_MASK(24, 27))
    #define  FLD_MWD_TICK_ESTMR2_MAT_CLR(v)                       (FLD_MWD(24, 27, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_CLR(v)                       (FLD_MRD(24, 27, v))
    #define  SET_TICK_ESTMR2_MAT_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR2_CFG, 24, 27, v)
    #define  GET_TICK_ESTMR2_MAT_CLR()                            OP_FLD_RD(REG_TICK_ESTMR2_CFG, 24, 27)
    #define  RST_TICK_ESTMR2_MAT_CLR()                            OP_FLD_WR(REG_TICK_ESTMR2_CFG, 24, 27, 0x0)

    //Field: TICK_ESTMR2_MAT_IMSK
    #define  FLD_LSB_TICK_ESTMR2_MAT_IMSK()                       (28)
    #define  FLD_MSB_TICK_ESTMR2_MAT_IMSK()                       (31)
    #define  FLD_MASK_TICK_ESTMR2_MAT_IMSK()                      (FLD_MASK(28, 31))
    #define  FLD_MWD_TICK_ESTMR2_MAT_IMSK(v)                      (FLD_MWD(28, 31, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_IMSK(v)                      (FLD_MRD(28, 31, v))
    #define  SET_TICK_ESTMR2_MAT_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR2_CFG, 28, 31, v)
    #define  GET_TICK_ESTMR2_MAT_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR2_CFG, 28, 31)
    #define  RST_TICK_ESTMR2_MAT_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR2_CFG, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR2_CFG(ESTMR2_CNT_EN,ESTMR2_CNT_DIV,ESTMR2_CAP_EN,ESTMR2_CAP_CLR,ESTMR2_CAP_IMSK,ESTMR2_CAP_NUM,ESTMR2_MAT_EN,ESTMR2_MAT_CLR,ESTMR2_MAT_IMSK) \
                (WR_TICK_ESTMR2_CFG( \
                  (FLD_MWD_TICK_ESTMR2_CNT_EN(ESTMR2_CNT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR2_CNT_DIV(ESTMR2_CNT_DIV))                        | \
                  (FLD_MWD_TICK_ESTMR2_CAP_EN(ESTMR2_CAP_EN))                          | \
                  (FLD_MWD_TICK_ESTMR2_CAP_CLR(ESTMR2_CAP_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR2_CAP_IMSK(ESTMR2_CAP_IMSK))                      | \
                  (FLD_MWD_TICK_ESTMR2_CAP_NUM(ESTMR2_CAP_NUM))                        | \
                  (FLD_MWD_TICK_ESTMR2_MAT_EN(ESTMR2_MAT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR2_MAT_CLR(ESTMR2_MAT_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR2_MAT_IMSK(ESTMR2_MAT_IMSK))                        \
                ))


#define  REG_TICK_ESTMR2_CAP                                      (REG_BASE_TICK + 0x248)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR2_CAP()                                 (REG32(REG_TICK_ESTMR2_CAP))
    #define  WR_TICK_ESTMR2_CAP(v)                                (REG32(REG_TICK_ESTMR2_CAP) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR2_CAP()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR2_CAP()                          (0x0)

    //Field: TICK_ESTMR2_CAP
    #define  FLD_LSB_TICK_ESTMR2_CAP()                            (0)
    #define  FLD_MSB_TICK_ESTMR2_CAP()                            (31)
    #define  FLD_MASK_TICK_ESTMR2_CAP()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR2_CAP(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR2_CAP(v)                           (FLD_MRD(0, 31, v))
    #define  GET_TICK_ESTMR2_CAP()                                OP_FLD_RD(REG_TICK_ESTMR2_CAP, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR2_CAP(ESTMR2_CAP) \
                (WR_TICK_ESTMR2_CAP( \
   \
                ))


#define  REG_TICK_ESTMR2_MAT_0_                                   (REG_BASE_TICK + 0x250)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR2_MAT_0_()                              (REG32(REG_TICK_ESTMR2_MAT_0_))
    #define  WR_TICK_ESTMR2_MAT_0_(v)                             (REG32(REG_TICK_ESTMR2_MAT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR2_MAT_0_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR2_MAT_0_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR2_MAT_0_
    #define  FLD_LSB_TICK_ESTMR2_MAT_0_()                         (0)
    #define  FLD_MSB_TICK_ESTMR2_MAT_0_()                         (31)
    #define  FLD_MASK_TICK_ESTMR2_MAT_0_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR2_MAT_0_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_0_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR2_MAT_0_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_0_, 0, 31, v)
    #define  GET_TICK_ESTMR2_MAT_0_()                             OP_FLD_RD(REG_TICK_ESTMR2_MAT_0_, 0, 31)
    #define  RST_TICK_ESTMR2_MAT_0_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_0_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR2_MAT_0_(ESTMR2_MAT_0_) \
                (WR_TICK_ESTMR2_MAT_0_( \
                  (FLD_MWD_TICK_ESTMR2_MAT_0_(ESTMR2_MAT_0_))                            \
                ))


#define  REG_TICK_ESTMR2_MAT_1_                                   (REG_BASE_TICK + 0x254)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR2_MAT_1_()                              (REG32(REG_TICK_ESTMR2_MAT_1_))
    #define  WR_TICK_ESTMR2_MAT_1_(v)                             (REG32(REG_TICK_ESTMR2_MAT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR2_MAT_1_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR2_MAT_1_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR2_MAT_1_
    #define  FLD_LSB_TICK_ESTMR2_MAT_1_()                         (0)
    #define  FLD_MSB_TICK_ESTMR2_MAT_1_()                         (31)
    #define  FLD_MASK_TICK_ESTMR2_MAT_1_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR2_MAT_1_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_1_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR2_MAT_1_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_1_, 0, 31, v)
    #define  GET_TICK_ESTMR2_MAT_1_()                             OP_FLD_RD(REG_TICK_ESTMR2_MAT_1_, 0, 31)
    #define  RST_TICK_ESTMR2_MAT_1_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_1_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR2_MAT_1_(ESTMR2_MAT_1_) \
                (WR_TICK_ESTMR2_MAT_1_( \
                  (FLD_MWD_TICK_ESTMR2_MAT_1_(ESTMR2_MAT_1_))                            \
                ))


#define  REG_TICK_ESTMR2_MAT_2_                                   (REG_BASE_TICK + 0x258)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR2_MAT_2_()                              (REG32(REG_TICK_ESTMR2_MAT_2_))
    #define  WR_TICK_ESTMR2_MAT_2_(v)                             (REG32(REG_TICK_ESTMR2_MAT_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR2_MAT_2_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR2_MAT_2_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR2_MAT_2_
    #define  FLD_LSB_TICK_ESTMR2_MAT_2_()                         (0)
    #define  FLD_MSB_TICK_ESTMR2_MAT_2_()                         (31)
    #define  FLD_MASK_TICK_ESTMR2_MAT_2_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR2_MAT_2_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_2_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR2_MAT_2_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_2_, 0, 31, v)
    #define  GET_TICK_ESTMR2_MAT_2_()                             OP_FLD_RD(REG_TICK_ESTMR2_MAT_2_, 0, 31)
    #define  RST_TICK_ESTMR2_MAT_2_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_2_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR2_MAT_2_(ESTMR2_MAT_2_) \
                (WR_TICK_ESTMR2_MAT_2_( \
                  (FLD_MWD_TICK_ESTMR2_MAT_2_(ESTMR2_MAT_2_))                            \
                ))


#define  REG_TICK_ESTMR2_MAT_3_                                   (REG_BASE_TICK + 0x25c)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR2_MAT_3_()                              (REG32(REG_TICK_ESTMR2_MAT_3_))
    #define  WR_TICK_ESTMR2_MAT_3_(v)                             (REG32(REG_TICK_ESTMR2_MAT_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR2_MAT_3_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR2_MAT_3_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR2_MAT_3_
    #define  FLD_LSB_TICK_ESTMR2_MAT_3_()                         (0)
    #define  FLD_MSB_TICK_ESTMR2_MAT_3_()                         (31)
    #define  FLD_MASK_TICK_ESTMR2_MAT_3_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR2_MAT_3_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_3_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR2_MAT_3_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_3_, 0, 31, v)
    #define  GET_TICK_ESTMR2_MAT_3_()                             OP_FLD_RD(REG_TICK_ESTMR2_MAT_3_, 0, 31)
    #define  RST_TICK_ESTMR2_MAT_3_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR2_MAT_3_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR2_MAT_3_(ESTMR2_MAT_3_) \
                (WR_TICK_ESTMR2_MAT_3_( \
                  (FLD_MWD_TICK_ESTMR2_MAT_3_(ESTMR2_MAT_3_))                            \
                ))


#define  REG_TICK_ESTMR3_CNT                                      (REG_BASE_TICK + 0x260)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR3_CNT()                                 (REG32(REG_TICK_ESTMR3_CNT))
    #define  WR_TICK_ESTMR3_CNT(v)                                (REG32(REG_TICK_ESTMR3_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR3_CNT()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR3_CNT()                          (0xFFFFFFFF)

    //Field: TICK_ESTMR3_CNT
    #define  FLD_LSB_TICK_ESTMR3_CNT()                            (0)
    #define  FLD_MSB_TICK_ESTMR3_CNT()                            (31)
    #define  FLD_MASK_TICK_ESTMR3_CNT()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR3_CNT(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR3_CNT(v)                           (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR3_CNT(v)                               OP_FLD_WR_EXC(REG_TICK_ESTMR3_CNT, 0, 31, v)
    #define  GET_TICK_ESTMR3_CNT()                                OP_FLD_RD(REG_TICK_ESTMR3_CNT, 0, 31)
    #define  GET_TICK_ESTMR3_CNT_CUR()                            OP_FLD_RD(REG_TICK_ESTMR3_CNT, 0, 31)
    #define  RST_TICK_ESTMR3_CNT()                                OP_FLD_WR_EXC(REG_TICK_ESTMR3_CNT, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR3_CNT(ESTMR3_CNT) \
                (WR_TICK_ESTMR3_CNT( \
                  (FLD_MWD_TICK_ESTMR3_CNT(ESTMR3_CNT))                                  \
                ))


#define  REG_TICK_ESTMR3_CFG                                      (REG_BASE_TICK + 0x264)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR3_CFG()                                 (REG32(REG_TICK_ESTMR3_CFG))
    #define  WR_TICK_ESTMR3_CFG(v)                                (REG32(REG_TICK_ESTMR3_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR3_CFG()                          (0xFFFFFFF1)
    #define  REG_WMASK_TICK_ESTMR3_CFG()                          (0xFFFFFFF1)

    //Field: TICK_ESTMR3_CNT_EN
    #define  FLD_LSB_TICK_ESTMR3_CNT_EN()                         (0)
    #define  FLD_MSB_TICK_ESTMR3_CNT_EN()                         (0)
    #define  FLD_MASK_TICK_ESTMR3_CNT_EN()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_TICK_ESTMR3_CNT_EN(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_TICK_ESTMR3_CNT_EN(v)                        (FLD_MRD(0, 0, v))
    #define  SET_TICK_ESTMR3_CNT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR3_CFG, 0, 0, v)
    #define  GET_TICK_ESTMR3_CNT_EN()                             OP_FLD_RD(REG_TICK_ESTMR3_CFG, 0, 0)
    #define  RST_TICK_ESTMR3_CNT_EN()                             OP_FLD_WR(REG_TICK_ESTMR3_CFG, 0, 0, 0x0)

    //Field: TICK_ESTMR3_CNT_DIV
    #define  FLD_LSB_TICK_ESTMR3_CNT_DIV()                        (4)
    #define  FLD_MSB_TICK_ESTMR3_CNT_DIV()                        (11)
    #define  FLD_MASK_TICK_ESTMR3_CNT_DIV()                       (FLD_MASK(4, 11))
    #define  FLD_MWD_TICK_ESTMR3_CNT_DIV(v)                       (FLD_MWD(4, 11, v))
    #define  FLD_MRD_TICK_ESTMR3_CNT_DIV(v)                       (FLD_MRD(4, 11, v))
    #define  SET_TICK_ESTMR3_CNT_DIV(v)                           OP_FLD_WR(REG_TICK_ESTMR3_CFG, 4, 11, v)
    #define  GET_TICK_ESTMR3_CNT_DIV()                            OP_FLD_RD(REG_TICK_ESTMR3_CFG, 4, 11)
    #define  RST_TICK_ESTMR3_CNT_DIV()                            OP_FLD_WR(REG_TICK_ESTMR3_CFG, 4, 11, 0x0)

    //Field: TICK_ESTMR3_CAP_EN
    #define  FLD_LSB_TICK_ESTMR3_CAP_EN()                         (12)
    #define  FLD_MSB_TICK_ESTMR3_CAP_EN()                         (13)
    #define  FLD_MASK_TICK_ESTMR3_CAP_EN()                        (FLD_MASK(12, 13))
    #define  FLD_MWD_TICK_ESTMR3_CAP_EN(v)                        (FLD_MWD(12, 13, v))
    #define  FLD_MRD_TICK_ESTMR3_CAP_EN(v)                        (FLD_MRD(12, 13, v))
    #define  SET_TICK_ESTMR3_CAP_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR3_CFG, 12, 13, v)
    #define  GET_TICK_ESTMR3_CAP_EN()                             OP_FLD_RD(REG_TICK_ESTMR3_CFG, 12, 13)
    #define  RST_TICK_ESTMR3_CAP_EN()                             OP_FLD_WR(REG_TICK_ESTMR3_CFG, 12, 13, 0x0)

    //Field: TICK_ESTMR3_CAP_CLR
    #define  FLD_LSB_TICK_ESTMR3_CAP_CLR()                        (14)
    #define  FLD_MSB_TICK_ESTMR3_CAP_CLR()                        (14)
    #define  FLD_MASK_TICK_ESTMR3_CAP_CLR()                       (FLD_MASK(14, 14))
    #define  FLD_MWD_TICK_ESTMR3_CAP_CLR(v)                       (FLD_MWD(14, 14, v))
    #define  FLD_MRD_TICK_ESTMR3_CAP_CLR(v)                       (FLD_MRD(14, 14, v))
    #define  SET_TICK_ESTMR3_CAP_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR3_CFG, 14, 14, v)
    #define  GET_TICK_ESTMR3_CAP_CLR()                            OP_FLD_RD(REG_TICK_ESTMR3_CFG, 14, 14)
    #define  RST_TICK_ESTMR3_CAP_CLR()                            OP_FLD_WR(REG_TICK_ESTMR3_CFG, 14, 14, 0x0)

    //Field: TICK_ESTMR3_CAP_IMSK
    #define  FLD_LSB_TICK_ESTMR3_CAP_IMSK()                       (15)
    #define  FLD_MSB_TICK_ESTMR3_CAP_IMSK()                       (15)
    #define  FLD_MASK_TICK_ESTMR3_CAP_IMSK()                      (FLD_MASK(15, 15))
    #define  FLD_MWD_TICK_ESTMR3_CAP_IMSK(v)                      (FLD_MWD(15, 15, v))
    #define  FLD_MRD_TICK_ESTMR3_CAP_IMSK(v)                      (FLD_MRD(15, 15, v))
    #define  SET_TICK_ESTMR3_CAP_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR3_CFG, 15, 15, v)
    #define  GET_TICK_ESTMR3_CAP_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR3_CFG, 15, 15)
    #define  RST_TICK_ESTMR3_CAP_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR3_CFG, 15, 15, 0x0)

    //Field: TICK_ESTMR3_CAP_NUM
    #define  FLD_LSB_TICK_ESTMR3_CAP_NUM()                        (16)
    #define  FLD_MSB_TICK_ESTMR3_CAP_NUM()                        (19)
    #define  FLD_MASK_TICK_ESTMR3_CAP_NUM()                       (FLD_MASK(16, 19))
    #define  FLD_MWD_TICK_ESTMR3_CAP_NUM(v)                       (FLD_MWD(16, 19, v))
    #define  FLD_MRD_TICK_ESTMR3_CAP_NUM(v)                       (FLD_MRD(16, 19, v))
    #define  SET_TICK_ESTMR3_CAP_NUM(v)                           OP_FLD_WR(REG_TICK_ESTMR3_CFG, 16, 19, v)
    #define  GET_TICK_ESTMR3_CAP_NUM()                            OP_FLD_RD(REG_TICK_ESTMR3_CFG, 16, 19)
    #define  RST_TICK_ESTMR3_CAP_NUM()                            OP_FLD_WR(REG_TICK_ESTMR3_CFG, 16, 19, 0x0)

    //Field: TICK_ESTMR3_MAT_EN
    #define  FLD_LSB_TICK_ESTMR3_MAT_EN()                         (20)
    #define  FLD_MSB_TICK_ESTMR3_MAT_EN()                         (23)
    #define  FLD_MASK_TICK_ESTMR3_MAT_EN()                        (FLD_MASK(20, 23))
    #define  FLD_MWD_TICK_ESTMR3_MAT_EN(v)                        (FLD_MWD(20, 23, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_EN(v)                        (FLD_MRD(20, 23, v))
    #define  SET_TICK_ESTMR3_MAT_EN(v)                            OP_FLD_WR(REG_TICK_ESTMR3_CFG, 20, 23, v)
    #define  GET_TICK_ESTMR3_MAT_EN()                             OP_FLD_RD(REG_TICK_ESTMR3_CFG, 20, 23)
    #define  RST_TICK_ESTMR3_MAT_EN()                             OP_FLD_WR(REG_TICK_ESTMR3_CFG, 20, 23, 0x0)

    //Field: TICK_ESTMR3_MAT_CLR
    #define  FLD_LSB_TICK_ESTMR3_MAT_CLR()                        (24)
    #define  FLD_MSB_TICK_ESTMR3_MAT_CLR()                        (27)
    #define  FLD_MASK_TICK_ESTMR3_MAT_CLR()                       (FLD_MASK(24, 27))
    #define  FLD_MWD_TICK_ESTMR3_MAT_CLR(v)                       (FLD_MWD(24, 27, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_CLR(v)                       (FLD_MRD(24, 27, v))
    #define  SET_TICK_ESTMR3_MAT_CLR(v)                           OP_FLD_WR(REG_TICK_ESTMR3_CFG, 24, 27, v)
    #define  GET_TICK_ESTMR3_MAT_CLR()                            OP_FLD_RD(REG_TICK_ESTMR3_CFG, 24, 27)
    #define  RST_TICK_ESTMR3_MAT_CLR()                            OP_FLD_WR(REG_TICK_ESTMR3_CFG, 24, 27, 0x0)

    //Field: TICK_ESTMR3_MAT_IMSK
    #define  FLD_LSB_TICK_ESTMR3_MAT_IMSK()                       (28)
    #define  FLD_MSB_TICK_ESTMR3_MAT_IMSK()                       (31)
    #define  FLD_MASK_TICK_ESTMR3_MAT_IMSK()                      (FLD_MASK(28, 31))
    #define  FLD_MWD_TICK_ESTMR3_MAT_IMSK(v)                      (FLD_MWD(28, 31, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_IMSK(v)                      (FLD_MRD(28, 31, v))
    #define  SET_TICK_ESTMR3_MAT_IMSK(v)                          OP_FLD_WR(REG_TICK_ESTMR3_CFG, 28, 31, v)
    #define  GET_TICK_ESTMR3_MAT_IMSK()                           OP_FLD_RD(REG_TICK_ESTMR3_CFG, 28, 31)
    #define  RST_TICK_ESTMR3_MAT_IMSK()                           OP_FLD_WR(REG_TICK_ESTMR3_CFG, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR3_CFG(ESTMR3_CNT_EN,ESTMR3_CNT_DIV,ESTMR3_CAP_EN,ESTMR3_CAP_CLR,ESTMR3_CAP_IMSK,ESTMR3_CAP_NUM,ESTMR3_MAT_EN,ESTMR3_MAT_CLR,ESTMR3_MAT_IMSK) \
                (WR_TICK_ESTMR3_CFG( \
                  (FLD_MWD_TICK_ESTMR3_CNT_EN(ESTMR3_CNT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR3_CNT_DIV(ESTMR3_CNT_DIV))                        | \
                  (FLD_MWD_TICK_ESTMR3_CAP_EN(ESTMR3_CAP_EN))                          | \
                  (FLD_MWD_TICK_ESTMR3_CAP_CLR(ESTMR3_CAP_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR3_CAP_IMSK(ESTMR3_CAP_IMSK))                      | \
                  (FLD_MWD_TICK_ESTMR3_CAP_NUM(ESTMR3_CAP_NUM))                        | \
                  (FLD_MWD_TICK_ESTMR3_MAT_EN(ESTMR3_MAT_EN))                          | \
                  (FLD_MWD_TICK_ESTMR3_MAT_CLR(ESTMR3_MAT_CLR))                        | \
                  (FLD_MWD_TICK_ESTMR3_MAT_IMSK(ESTMR3_MAT_IMSK))                        \
                ))


#define  REG_TICK_ESTMR3_CAP                                      (REG_BASE_TICK + 0x268)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR3_CAP()                                 (REG32(REG_TICK_ESTMR3_CAP))
    #define  WR_TICK_ESTMR3_CAP(v)                                (REG32(REG_TICK_ESTMR3_CAP) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR3_CAP()                          (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR3_CAP()                          (0x0)

    //Field: TICK_ESTMR3_CAP
    #define  FLD_LSB_TICK_ESTMR3_CAP()                            (0)
    #define  FLD_MSB_TICK_ESTMR3_CAP()                            (31)
    #define  FLD_MASK_TICK_ESTMR3_CAP()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR3_CAP(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR3_CAP(v)                           (FLD_MRD(0, 31, v))
    #define  GET_TICK_ESTMR3_CAP()                                OP_FLD_RD(REG_TICK_ESTMR3_CAP, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR3_CAP(ESTMR3_CAP) \
                (WR_TICK_ESTMR3_CAP( \
   \
                ))


#define  REG_TICK_ESTMR3_MAT_0_                                   (REG_BASE_TICK + 0x270)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR3_MAT_0_()                              (REG32(REG_TICK_ESTMR3_MAT_0_))
    #define  WR_TICK_ESTMR3_MAT_0_(v)                             (REG32(REG_TICK_ESTMR3_MAT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR3_MAT_0_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR3_MAT_0_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR3_MAT_0_
    #define  FLD_LSB_TICK_ESTMR3_MAT_0_()                         (0)
    #define  FLD_MSB_TICK_ESTMR3_MAT_0_()                         (31)
    #define  FLD_MASK_TICK_ESTMR3_MAT_0_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR3_MAT_0_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_0_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR3_MAT_0_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_0_, 0, 31, v)
    #define  GET_TICK_ESTMR3_MAT_0_()                             OP_FLD_RD(REG_TICK_ESTMR3_MAT_0_, 0, 31)
    #define  RST_TICK_ESTMR3_MAT_0_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_0_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR3_MAT_0_(ESTMR3_MAT_0_) \
                (WR_TICK_ESTMR3_MAT_0_( \
                  (FLD_MWD_TICK_ESTMR3_MAT_0_(ESTMR3_MAT_0_))                            \
                ))


#define  REG_TICK_ESTMR3_MAT_1_                                   (REG_BASE_TICK + 0x274)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR3_MAT_1_()                              (REG32(REG_TICK_ESTMR3_MAT_1_))
    #define  WR_TICK_ESTMR3_MAT_1_(v)                             (REG32(REG_TICK_ESTMR3_MAT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR3_MAT_1_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR3_MAT_1_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR3_MAT_1_
    #define  FLD_LSB_TICK_ESTMR3_MAT_1_()                         (0)
    #define  FLD_MSB_TICK_ESTMR3_MAT_1_()                         (31)
    #define  FLD_MASK_TICK_ESTMR3_MAT_1_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR3_MAT_1_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_1_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR3_MAT_1_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_1_, 0, 31, v)
    #define  GET_TICK_ESTMR3_MAT_1_()                             OP_FLD_RD(REG_TICK_ESTMR3_MAT_1_, 0, 31)
    #define  RST_TICK_ESTMR3_MAT_1_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_1_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR3_MAT_1_(ESTMR3_MAT_1_) \
                (WR_TICK_ESTMR3_MAT_1_( \
                  (FLD_MWD_TICK_ESTMR3_MAT_1_(ESTMR3_MAT_1_))                            \
                ))


#define  REG_TICK_ESTMR3_MAT_2_                                   (REG_BASE_TICK + 0x278)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR3_MAT_2_()                              (REG32(REG_TICK_ESTMR3_MAT_2_))
    #define  WR_TICK_ESTMR3_MAT_2_(v)                             (REG32(REG_TICK_ESTMR3_MAT_2_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR3_MAT_2_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR3_MAT_2_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR3_MAT_2_
    #define  FLD_LSB_TICK_ESTMR3_MAT_2_()                         (0)
    #define  FLD_MSB_TICK_ESTMR3_MAT_2_()                         (31)
    #define  FLD_MASK_TICK_ESTMR3_MAT_2_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR3_MAT_2_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_2_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR3_MAT_2_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_2_, 0, 31, v)
    #define  GET_TICK_ESTMR3_MAT_2_()                             OP_FLD_RD(REG_TICK_ESTMR3_MAT_2_, 0, 31)
    #define  RST_TICK_ESTMR3_MAT_2_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_2_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR3_MAT_2_(ESTMR3_MAT_2_) \
                (WR_TICK_ESTMR3_MAT_2_( \
                  (FLD_MWD_TICK_ESTMR3_MAT_2_(ESTMR3_MAT_2_))                            \
                ))


#define  REG_TICK_ESTMR3_MAT_3_                                   (REG_BASE_TICK + 0x27c)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTMR3_MAT_3_()                              (REG32(REG_TICK_ESTMR3_MAT_3_))
    #define  WR_TICK_ESTMR3_MAT_3_(v)                             (REG32(REG_TICK_ESTMR3_MAT_3_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTMR3_MAT_3_()                       (0xFFFFFFFF)
    #define  REG_WMASK_TICK_ESTMR3_MAT_3_()                       (0xFFFFFFFF)

    //Field: TICK_ESTMR3_MAT_3_
    #define  FLD_LSB_TICK_ESTMR3_MAT_3_()                         (0)
    #define  FLD_MSB_TICK_ESTMR3_MAT_3_()                         (31)
    #define  FLD_MASK_TICK_ESTMR3_MAT_3_()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_TICK_ESTMR3_MAT_3_(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_3_(v)                        (FLD_MRD(0, 31, v))
    #define  SET_TICK_ESTMR3_MAT_3_(v)                            OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_3_, 0, 31, v)
    #define  GET_TICK_ESTMR3_MAT_3_()                             OP_FLD_RD(REG_TICK_ESTMR3_MAT_3_, 0, 31)
    #define  RST_TICK_ESTMR3_MAT_3_()                             OP_FLD_WR_EXC(REG_TICK_ESTMR3_MAT_3_, 0, 31, 0xffffffff)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTMR3_MAT_3_(ESTMR3_MAT_3_) \
                (WR_TICK_ESTMR3_MAT_3_( \
                  (FLD_MWD_TICK_ESTMR3_MAT_3_(ESTMR3_MAT_3_))                            \
                ))


#define  REG_TICK_ESTIMR_INTR                                     (REG_BASE_TICK + 0x280)
    //Read/Write-Register Using Address
    #define  RD_TICK_ESTIMR_INTR()                                (REG32(REG_TICK_ESTIMR_INTR))
    #define  WR_TICK_ESTIMR_INTR(v)                               (REG32(REG_TICK_ESTIMR_INTR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_TICK_ESTIMR_INTR()                         (0xFFFFF)
    #define  REG_WMASK_TICK_ESTIMR_INTR()                         (0xFFFFF)

    //Field: TICK_ESTMR0_MAT_INTR
    #define  FLD_LSB_TICK_ESTMR0_MAT_INTR()                       (0)
    #define  FLD_MSB_TICK_ESTMR0_MAT_INTR()                       (3)
    #define  FLD_MASK_TICK_ESTMR0_MAT_INTR()                      (FLD_MASK(0, 3))
    #define  FLD_MWD_TICK_ESTMR0_MAT_INTR(v)                      (FLD_MWD(0, 3, v))
    #define  FLD_MRD_TICK_ESTMR0_MAT_INTR(v)                      (FLD_MRD(0, 3, v))
    #define  SET_TICK_ESTMR0_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 0, 3, v)
    #define  GET_TICK_ESTMR0_MAT_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 0, 3)
    #define  CLR_TICK_ESTMR0_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 0, 3, v)
    #define  RST_TICK_ESTMR0_MAT_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 0, 3, 0xf)

    //Field: TICK_ESTMR1_MAT_INTR
    #define  FLD_LSB_TICK_ESTMR1_MAT_INTR()                       (4)
    #define  FLD_MSB_TICK_ESTMR1_MAT_INTR()                       (7)
    #define  FLD_MASK_TICK_ESTMR1_MAT_INTR()                      (FLD_MASK(4, 7))
    #define  FLD_MWD_TICK_ESTMR1_MAT_INTR(v)                      (FLD_MWD(4, 7, v))
    #define  FLD_MRD_TICK_ESTMR1_MAT_INTR(v)                      (FLD_MRD(4, 7, v))
    #define  SET_TICK_ESTMR1_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 4, 7, v)
    #define  GET_TICK_ESTMR1_MAT_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 4, 7)
    #define  CLR_TICK_ESTMR1_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 4, 7, v)
    #define  RST_TICK_ESTMR1_MAT_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 4, 7, 0xf)

    //Field: TICK_ESTMR2_MAT_INTR
    #define  FLD_LSB_TICK_ESTMR2_MAT_INTR()                       (8)
    #define  FLD_MSB_TICK_ESTMR2_MAT_INTR()                       (11)
    #define  FLD_MASK_TICK_ESTMR2_MAT_INTR()                      (FLD_MASK(8, 11))
    #define  FLD_MWD_TICK_ESTMR2_MAT_INTR(v)                      (FLD_MWD(8, 11, v))
    #define  FLD_MRD_TICK_ESTMR2_MAT_INTR(v)                      (FLD_MRD(8, 11, v))
    #define  SET_TICK_ESTMR2_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 8, 11, v)
    #define  GET_TICK_ESTMR2_MAT_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 8, 11)
    #define  CLR_TICK_ESTMR2_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 8, 11, v)
    #define  RST_TICK_ESTMR2_MAT_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 8, 11, 0xf)

    //Field: TICK_ESTMR3_MAT_INTR
    #define  FLD_LSB_TICK_ESTMR3_MAT_INTR()                       (12)
    #define  FLD_MSB_TICK_ESTMR3_MAT_INTR()                       (15)
    #define  FLD_MASK_TICK_ESTMR3_MAT_INTR()                      (FLD_MASK(12, 15))
    #define  FLD_MWD_TICK_ESTMR3_MAT_INTR(v)                      (FLD_MWD(12, 15, v))
    #define  FLD_MRD_TICK_ESTMR3_MAT_INTR(v)                      (FLD_MRD(12, 15, v))
    #define  SET_TICK_ESTMR3_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 12, 15, v)
    #define  GET_TICK_ESTMR3_MAT_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 12, 15)
    #define  CLR_TICK_ESTMR3_MAT_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 12, 15, v)
    #define  RST_TICK_ESTMR3_MAT_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 12, 15, 0xf)

    //Field: TICK_ESTMR0_CAP_INTR
    #define  FLD_LSB_TICK_ESTMR0_CAP_INTR()                       (16)
    #define  FLD_MSB_TICK_ESTMR0_CAP_INTR()                       (16)
    #define  FLD_MASK_TICK_ESTMR0_CAP_INTR()                      (FLD_MASK(16, 16))
    #define  FLD_MWD_TICK_ESTMR0_CAP_INTR(v)                      (FLD_MWD(16, 16, v))
    #define  FLD_MRD_TICK_ESTMR0_CAP_INTR(v)                      (FLD_MRD(16, 16, v))
    #define  SET_TICK_ESTMR0_CAP_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 16, 16, v)
    #define  GET_TICK_ESTMR0_CAP_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 16, 16)
    #define  CLR_TICK_ESTMR0_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 16, 16, 1)
    #define  RST_TICK_ESTMR0_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 16, 16, 0x1)

    //Field: TICK_ESTMR1_CAP_INTR
    #define  FLD_LSB_TICK_ESTMR1_CAP_INTR()                       (17)
    #define  FLD_MSB_TICK_ESTMR1_CAP_INTR()                       (17)
    #define  FLD_MASK_TICK_ESTMR1_CAP_INTR()                      (FLD_MASK(17, 17))
    #define  FLD_MWD_TICK_ESTMR1_CAP_INTR(v)                      (FLD_MWD(17, 17, v))
    #define  FLD_MRD_TICK_ESTMR1_CAP_INTR(v)                      (FLD_MRD(17, 17, v))
    #define  SET_TICK_ESTMR1_CAP_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 17, 17, v)
    #define  GET_TICK_ESTMR1_CAP_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 17, 17)
    #define  CLR_TICK_ESTMR1_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 17, 17, 1)
    #define  RST_TICK_ESTMR1_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 17, 17, 0x1)

    //Field: TICK_ESTMR2_CAP_INTR
    #define  FLD_LSB_TICK_ESTMR2_CAP_INTR()                       (18)
    #define  FLD_MSB_TICK_ESTMR2_CAP_INTR()                       (18)
    #define  FLD_MASK_TICK_ESTMR2_CAP_INTR()                      (FLD_MASK(18, 18))
    #define  FLD_MWD_TICK_ESTMR2_CAP_INTR(v)                      (FLD_MWD(18, 18, v))
    #define  FLD_MRD_TICK_ESTMR2_CAP_INTR(v)                      (FLD_MRD(18, 18, v))
    #define  SET_TICK_ESTMR2_CAP_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 18, 18, v)
    #define  GET_TICK_ESTMR2_CAP_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 18, 18)
    #define  CLR_TICK_ESTMR2_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 18, 18, 1)
    #define  RST_TICK_ESTMR2_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 18, 18, 0x1)

    //Field: TICK_ESTMR3_CAP_INTR
    #define  FLD_LSB_TICK_ESTMR3_CAP_INTR()                       (19)
    #define  FLD_MSB_TICK_ESTMR3_CAP_INTR()                       (19)
    #define  FLD_MASK_TICK_ESTMR3_CAP_INTR()                      (FLD_MASK(19, 19))
    #define  FLD_MWD_TICK_ESTMR3_CAP_INTR(v)                      (FLD_MWD(19, 19, v))
    #define  FLD_MRD_TICK_ESTMR3_CAP_INTR(v)                      (FLD_MRD(19, 19, v))
    #define  SET_TICK_ESTMR3_CAP_INTR(v)                          OP_FLD_WR(REG_TICK_ESTIMR_INTR, 19, 19, v)
    #define  GET_TICK_ESTMR3_CAP_INTR()                           OP_FLD_RD(REG_TICK_ESTIMR_INTR, 19, 19)
    #define  CLR_TICK_ESTMR3_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 19, 19, 1)
    #define  RST_TICK_ESTMR3_CAP_INTR()                           OP_FLD_WR(REG_TICK_ESTIMR_INTR, 19, 19, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_TICK_ESTIMR_INTR(ESTMR0_MAT_INTR,ESTMR1_MAT_INTR,ESTMR2_MAT_INTR,ESTMR3_MAT_INTR,ESTMR0_CAP_INTR,ESTMR1_CAP_INTR,ESTMR2_CAP_INTR,ESTMR3_CAP_INTR) \
                (WR_TICK_ESTIMR_INTR( \
                  (FLD_MWD_TICK_ESTMR0_MAT_INTR(ESTMR0_MAT_INTR))                      | \
                  (FLD_MWD_TICK_ESTMR1_MAT_INTR(ESTMR1_MAT_INTR))                      | \
                  (FLD_MWD_TICK_ESTMR2_MAT_INTR(ESTMR2_MAT_INTR))                      | \
                  (FLD_MWD_TICK_ESTMR3_MAT_INTR(ESTMR3_MAT_INTR))                      | \
                  (FLD_MWD_TICK_ESTMR0_CAP_INTR(ESTMR0_CAP_INTR))                      | \
                  (FLD_MWD_TICK_ESTMR1_CAP_INTR(ESTMR1_CAP_INTR))                      | \
                  (FLD_MWD_TICK_ESTMR2_CAP_INTR(ESTMR2_CAP_INTR))                      | \
                  (FLD_MWD_TICK_ESTMR3_CAP_INTR(ESTMR3_CAP_INTR))                        \
                ))



#endif /*__LIGHTELF_TICK_REG_H__*/
// vim:ft=c:nowrap:noma
