OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met4 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   DMC_32x16HC
Die area:                 ( 0 0 ) ( 600000 900000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     60587
Number of terminals:      212
Number of snets:          2
Number of nets:           7155

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
[INFO DRT-0164] Number of unique instances = 63.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 669131.
[INFO DRT-0033] mcon shape region query size = 893088.
[INFO DRT-0033] met1 shape region query size = 183013.
[INFO DRT-0033] via shape region query size = 36190.
[INFO DRT-0033] met2 shape region query size = 21826.
[INFO DRT-0033] via2 shape region query size = 28952.
[INFO DRT-0033] met3 shape region query size = 21814.
[INFO DRT-0033] via3 shape region query size = 28952.
[INFO DRT-0033] met4 shape region query size = 7282.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 165 pins.
[INFO DRT-0081]   Complete 53 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0084]   Complete 7779 groups.
#scanned instances     = 60587
#unique  instances     = 63
#stdCellGenAp          = 1961
#stdCellValidPlanarAp  = 98
#stdCellValidViaAp     = 1118
#stdCellPinNoAp        = 4
#stdCellPinCnt         = 33062
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:32, elapsed time = 00:00:25, memory = 320.92 (MB), peak = 336.47 (MB)

Number of guides:     89031

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 130 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 27257.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 23789.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 15459.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1886.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1004.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 43720 vertical wires in 2 frboxes and 25675 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 3840 vertical wires in 2 frboxes and 6884 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 765.33 (MB), peak = 765.33 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.33 (MB), peak = 765.33 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 1118.33 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 1325.61 (MB).
    Completing 30% with 877 violations.
    elapsed time = 00:00:09, memory = 1344.25 (MB).
    Completing 40% with 877 violations.
    elapsed time = 00:00:14, memory = 1431.82 (MB).
    Completing 50% with 877 violations.
    elapsed time = 00:00:16, memory = 1496.59 (MB).
    Completing 60% with 1769 violations.
    elapsed time = 00:00:20, memory = 1514.89 (MB).
    Completing 70% with 1769 violations.
    elapsed time = 00:00:25, memory = 1532.67 (MB).
    Completing 80% with 2605 violations.
    elapsed time = 00:00:29, memory = 1583.48 (MB).
    Completing 90% with 2605 violations.
    elapsed time = 00:00:37, memory = 1624.93 (MB).
    Completing 100% with 3382 violations.
    elapsed time = 00:00:40, memory = 1642.46 (MB).
[INFO DRT-0199]   Number of violations = 10147.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4
Cut Spacing          0     19      0      1      0      0      0      0
Metal Spacing      121      0    711      0    170     15      0      0
Min Hole             0      0      5      0      0      0      0      0
Recheck              2      0   4815      0   1831     97      0     20
Short                0      0   1927      0    390      5      5     13
[INFO DRT-0267] cpu time = 00:08:44, elapsed time = 00:00:41, memory = 1907.23 (MB), peak = 1907.23 (MB)
Total wire length = 466948 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 204446 um.
Total wire length on LAYER met2 = 233426 um.
Total wire length on LAYER met3 = 13532 um.
Total wire length on LAYER met4 = 15542 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73889.
Up-via summary (total 73889):.

------------------------
 FR_MASTERSLICE        0
            li1    32577
           met1    38624
           met2     1611
           met3     1077
           met4        0
------------------------
                   73889


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10147 violations.
    elapsed time = 00:00:02, memory = 1924.77 (MB).
    Completing 20% with 10147 violations.
    elapsed time = 00:00:04, memory = 1946.68 (MB).
    Completing 30% with 7664 violations.
    elapsed time = 00:00:06, memory = 1946.68 (MB).
    Completing 40% with 7664 violations.
    elapsed time = 00:00:10, memory = 1948.48 (MB).
    Completing 50% with 7664 violations.
    elapsed time = 00:00:12, memory = 1948.74 (MB).
    Completing 60% with 5652 violations.
    elapsed time = 00:00:16, memory = 1949.57 (MB).
    Completing 70% with 5652 violations.
    elapsed time = 00:00:19, memory = 1957.79 (MB).
    Completing 80% with 3378 violations.
    elapsed time = 00:00:21, memory = 1985.64 (MB).
    Completing 90% with 3378 violations.
    elapsed time = 00:00:26, memory = 1992.57 (MB).
    Completing 100% with 1192 violations.
    elapsed time = 00:00:29, memory = 1997.45 (MB).
[INFO DRT-0199]   Number of violations = 1509.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        1    375     69     15      1
Recheck              0     47      5    265      0
Short                0    613    118      0      0
[INFO DRT-0267] cpu time = 00:06:19, elapsed time = 00:00:29, memory = 1970.91 (MB), peak = 1997.45 (MB)
Total wire length = 462761 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 203494 um.
Total wire length on LAYER met2 = 232422 um.
Total wire length on LAYER met3 = 12785 um.
Total wire length on LAYER met4 = 14058 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 72984.
Up-via summary (total 72984):.

------------------------
 FR_MASTERSLICE        0
            li1    32577
           met1    38243
           met2     1355
           met3      809
           met4        0
------------------------
                   72984


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1509 violations.
    elapsed time = 00:00:01, memory = 1975.81 (MB).
    Completing 20% with 1509 violations.
    elapsed time = 00:00:04, memory = 1982.78 (MB).
    Completing 30% with 1469 violations.
    elapsed time = 00:00:06, memory = 1983.04 (MB).
    Completing 40% with 1469 violations.
    elapsed time = 00:00:09, memory = 1984.32 (MB).
    Completing 50% with 1469 violations.
    elapsed time = 00:00:11, memory = 1990.25 (MB).
    Completing 60% with 1209 violations.
    elapsed time = 00:00:14, memory = 1993.86 (MB).
    Completing 70% with 1209 violations.
    elapsed time = 00:00:17, memory = 2006.75 (MB).
    Completing 80% with 1089 violations.
    elapsed time = 00:00:19, memory = 2006.07 (MB).
    Completing 90% with 1089 violations.
    elapsed time = 00:00:23, memory = 2012.64 (MB).
    Completing 100% with 958 violations.
    elapsed time = 00:00:27, memory = 2012.64 (MB).
[INFO DRT-0199]   Number of violations = 1289.
Viol/Layer        met1   met2   met3
Metal Spacing      343     49     15
Min Hole             1      0      0
Recheck             41      1    289
Short              487     63      0
[INFO DRT-0267] cpu time = 00:05:56, elapsed time = 00:00:27, memory = 2012.64 (MB), peak = 2021.18 (MB)
Total wire length = 461518 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 203286 um.
Total wire length on LAYER met2 = 231552 um.
Total wire length on LAYER met3 = 12855 um.
Total wire length on LAYER met4 = 13824 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 72733.
Up-via summary (total 72733):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38038
           met2     1343
           met3      776
           met4        0
------------------------
                   72733


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1289 violations.
    elapsed time = 00:00:00, memory = 2012.64 (MB).
    Completing 20% with 1289 violations.
    elapsed time = 00:00:01, memory = 2012.64 (MB).
    Completing 30% with 943 violations.
    elapsed time = 00:00:03, memory = 2012.64 (MB).
    Completing 40% with 943 violations.
    elapsed time = 00:00:04, memory = 2013.16 (MB).
    Completing 50% with 943 violations.
    elapsed time = 00:00:05, memory = 2013.16 (MB).
    Completing 60% with 513 violations.
    elapsed time = 00:00:06, memory = 2021.15 (MB).
    Completing 70% with 513 violations.
    elapsed time = 00:00:07, memory = 2021.15 (MB).
    Completing 80% with 231 violations.
    elapsed time = 00:00:09, memory = 2027.60 (MB).
    Completing 90% with 231 violations.
    elapsed time = 00:00:10, memory = 2027.60 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:12, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2   met3
Metal Spacing        8      0      9
Recheck              7      1      0
Short                3      0      0
[INFO DRT-0267] cpu time = 00:02:15, elapsed time = 00:00:12, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461526 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201637 um.
Total wire length on LAYER met2 = 232016 um.
Total wire length on LAYER met3 = 14209 um.
Total wire length on LAYER met4 = 13663 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38267
           met2     1493
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201720 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73100.
Up-via summary (total 73100):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38268
           met2     1492
           met3      764
           met4        0
------------------------
                   73100


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461531 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201708 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461531 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201708 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461531 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201708 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461531 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201708 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461531 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201708 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461531 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201708 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201719 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14118 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201708 um.
Total wire length on LAYER met2 = 232027 um.
Total wire length on LAYER met3 = 14129 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73103.
Up-via summary (total 73103):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38271
           met2     1492
           met3      764
           met4        0
------------------------
                   73103


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201710 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14129 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73101.
Up-via summary (total 73101):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38269
           met2     1492
           met3      764
           met4        0
------------------------
                   73101


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201710 um.
Total wire length on LAYER met2 = 232026 um.
Total wire length on LAYER met3 = 14129 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73101.
Up-via summary (total 73101):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38269
           met2     1492
           met3      764
           met4        0
------------------------
                   73101


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201710 um.
Total wire length on LAYER met2 = 232025 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73101.
Up-via summary (total 73101):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38269
           met2     1492
           met3      764
           met4        0
------------------------
                   73101


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201710 um.
Total wire length on LAYER met2 = 232025 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73101.
Up-via summary (total 73101):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38269
           met2     1492
           met3      764
           met4        0
------------------------
                   73101


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461533 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201710 um.
Total wire length on LAYER met2 = 232025 um.
Total wire length on LAYER met3 = 14130 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73101.
Up-via summary (total 73101):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38269
           met2     1492
           met3      764
           met4        0
------------------------
                   73101


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2027.60 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.60 (MB), peak = 2027.60 (MB)
Total wire length = 461532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201726 um.
Total wire length on LAYER met2 = 232024 um.
Total wire length on LAYER met3 = 14114 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73101.
Up-via summary (total 73101):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38269
           met2     1492
           met3      764
           met4        0
------------------------
                   73101


[INFO DRT-0198] Complete detail routing.
Total wire length = 461532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 201726 um.
Total wire length on LAYER met2 = 232024 um.
Total wire length on LAYER met3 = 14114 um.
Total wire length on LAYER met4 = 13667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73101.
Up-via summary (total 73101):.

------------------------
 FR_MASTERSLICE        0
            li1    32576
           met1    38269
           met2     1492
           met3      764
           met4        0
------------------------
                   73101


[INFO DRT-0267] cpu time = 00:24:11, elapsed time = 00:02:21, memory = 2027.60 (MB), peak = 2027.60 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 2:50.85[h:]min:sec. CPU time: user 1849.28 sys 1.08 (1083%). Peak memory: 2076592KB.
