--- Module: IntXbar
--- Module: InterruptBusWrapper
--- Module: ClockGroupAggregator
--- Module: ClockGroup
--- Module: FixedClockBroadcast
--- Module: plusarg_reader
--- Module: TLMonitor
--- Module: TLMonitor_1
--- Module: TLXbar
reg beatsLeft_3 8:0
reg readys_mask_3 10:9
reg state_3_0 11:11
reg state_3_1 12:12
reg beatsLeft 21:13
reg readys_mask 23:22
reg state__0 24:24
reg beatsLeft_1 33:25
reg readys_mask_1 35:34
reg state_1_0 36:36
reg state__1 37:37
reg state_1_1 38:38
reg beatsLeft_2 47:39
reg readys_mask_2 49:48
reg state_2_0 50:50
reg state_2_1 51:51
--- Module: TLMonitor_2
--- Module: TLMonitor_3
--- Module: TLFIFOFixer
--- Module: TLWidthWidget
--- Module: TLInterconnectCoupler
--- Module: TLWidthWidget_1
--- Module: TLInterconnectCoupler_1
--- Module: TLWidthWidget_2
--- Module: TLInterconnectCoupler_2
--- Module: TLInterconnectCoupler_3
--- Module: SystemBus
inst_ff:TLXbar system_bus_xbar 51:0
--- Module: TLMonitor_4
--- Module: TLFIFOFixer_1
--- Module: TLXbar_1
--- Module: TLMonitor_5
--- Module: TLXbar_2
reg beatsLeft 2:0
reg readys_mask 5:3
reg state_0 6:6
reg state_1 7:7
reg state_2 8:8
--- Module: TLMonitor_6
--- Module: Queue
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 3x2 idx=2
AsyncMem ram_source 4x2 idx=3
AsyncMem ram_address 31x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_1
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 2x2 idx=1
AsyncMem ram_size 3x2 idx=2
AsyncMem ram_source 4x2 idx=3
AsyncMem ram_sink 1x2 idx=4
AsyncMem ram_denied 1x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer
inst_ff:Queue bundleOut_0_a_q 2:0
inst_macro:Queue bundleOut_0_a_q 7:0
inst_ff:Queue_1 bundleIn_0_d_q 5:3
inst_macro:Queue_1 bundleIn_0_d_q 15:8
--- Module: TLMonitor_7
--- Module: TLAtomicAutomata
reg cam_s_0_state 1:0
reg cam_a_0_bits_opcode 4:2
reg cam_a_0_bits_param 7:5
reg cam_a_0_bits_size 10:8
reg cam_a_0_bits_source 14:11
reg cam_a_0_bits_address 45:15
reg cam_a_0_bits_mask 53:46
reg cam_a_0_bits_data 117:54
reg cam_a_0_bits_corrupt 118:118
reg cam_a_0_lut 122:119
reg cam_d_0_data 186:123
reg cam_d_0_denied 187:187
reg cam_d_0_corrupt 188:188
reg beatsLeft 191:189
reg state_1 192:192
reg state_0 193:193
reg d_first_counter 196:194
--- Module: TLMonitor_8
--- Module: TLBuffer_1
inst_ff:Queue bundleOut_0_a_q 2:0
inst_macro:Queue bundleOut_0_a_q 7:0
inst_ff:Queue_1 bundleIn_0_d_q 5:3
inst_macro:Queue_1 bundleIn_0_d_q 15:8
--- Module: TLMonitor_9
--- Module: Repeater
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 28:14
reg saved_mask 36:29
reg saved_corrupt 37:37
--- Module: TLFragmenter
inst_ff:Repeater repeater 37:0
reg acknum 40:38
reg dOrig 43:41
reg dToggle 44:44
reg gennum 47:45
reg aToggle_r 48:48
--- Module: TLBuffer_2
--- Module: TLInterconnectCoupler_4
inst_ff:TLFragmenter fragmenter 48:0
--- Module: TLMonitor_10
--- Module: Repeater_1
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 44:14
reg saved_mask 52:45
reg saved_corrupt 53:53
--- Module: TLFragmenter_1
inst_ff:Repeater_1 repeater 53:0
reg acknum 56:54
reg dOrig 59:57
reg dToggle 60:60
reg gennum 63:61
reg aToggle_r 64:64
--- Module: TLInterconnectCoupler_5
inst_ff:TLFragmenter_1 fragmenter 64:0
--- Module: TLMonitor_11
--- Module: Repeater_2
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 42:14
reg saved_mask 50:43
reg saved_corrupt 51:51
--- Module: TLFragmenter_2
inst_ff:Repeater_2 repeater 51:0
reg acknum 54:52
reg dOrig 57:55
reg dToggle 58:58
reg gennum 61:59
reg aToggle_r 62:62
--- Module: TLInterconnectCoupler_6
inst_ff:TLFragmenter_2 fragmenter 62:0
--- Module: TLMonitor_12
--- Module: PeripheryBus
inst_ff:TLXbar_2 out_xbar 8:0
inst_ff:TLBuffer buffer 14:9
inst_macro:TLBuffer buffer 15:0
inst_ff:TLAtomicAutomata atomics 211:15
inst_ff:TLBuffer_1 buffer_1 217:212
inst_macro:TLBuffer_1 buffer_1 31:16
inst_ff:TLInterconnectCoupler_4 coupler_to_slave_named_bootaddressreg 266:218
inst_ff:TLInterconnectCoupler_5 coupler_to_device_named_uart_0 331:267
inst_ff:TLInterconnectCoupler_6 coupler_to_device_named_gpio_0 394:332
reg bootAddrReg 458:395
--- Module: FixedClockBroadcast_2
--- Module: TLMonitor_13
--- Module: Queue_4
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 1x2 idx=3
AsyncMem ram_address 32x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_5
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 2x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 1x2 idx=3
AsyncMem ram_sink 3x2 idx=4
AsyncMem ram_denied 1x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_3
inst_ff:Queue_4 bundleOut_0_a_q 2:0
inst_macro:Queue_4 bundleOut_0_a_q 7:0
inst_ff:Queue_5 bundleIn_0_d_q 5:3
inst_macro:Queue_5 bundleIn_0_d_q 15:8
--- Module: TLMonitor_14
--- Module: TLBuffer_4
inst_ff:Queue_4 bundleOut_0_a_q 2:0
inst_macro:Queue_4 bundleOut_0_a_q 7:0
inst_ff:Queue_5 bundleIn_0_d_q 5:3
inst_macro:Queue_5 bundleIn_0_d_q 15:8
--- Module: TLInterconnectCoupler_7
inst_ff:TLBuffer_4 buffer 5:0
inst_macro:TLBuffer_4 buffer 15:0
--- Module: FrontBus
inst_ff:TLBuffer_3 buffer 5:0
inst_macro:TLBuffer_3 buffer 15:0
inst_ff:TLInterconnectCoupler_7 coupler_from_port_named_serial_tl_ctrl 11:6
inst_macro:TLInterconnectCoupler_7 coupler_from_port_named_serial_tl_ctrl 31:16
--- Module: FixedClockBroadcast_3
--- Module: TLMonitor_15
--- Module: TLFIFOFixer_2
--- Module: TLMonitor_16
--- Module: TLMonitor_17
--- Module: TLXbar_4
reg beatsLeft 8:0
reg readys_mask 10:9
reg state_0 11:11
reg state_1 12:12
--- Module: TLMonitor_18
--- Module: TLXbar_5
reg beatsLeft 8:0
reg readys_mask 17:9
reg state_0 18:18
reg state_1 19:19
reg state_2 20:20
reg state_3 21:21
reg state_4 22:22
reg state_5 23:23
reg state_6 24:24
reg state_7 25:25
reg state_8 26:26
--- Module: TLMonitor_19
--- Module: Queue_8
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 4x2 idx=3
AsyncMem ram_address 31x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_9
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 2x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 4x2 idx=3
AsyncMem ram_sink 1x2 idx=4
AsyncMem ram_denied 1x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_5
inst_ff:Queue_8 bundleOut_0_a_q 2:0
inst_macro:Queue_8 bundleOut_0_a_q 7:0
inst_ff:Queue_9 bundleIn_0_d_q 5:3
inst_macro:Queue_9 bundleIn_0_d_q 15:8
--- Module: TLMonitor_20
--- Module: TLAtomicAutomata_1
reg cam_s_0_state 1:0
reg cam_a_0_bits_opcode 4:2
reg cam_a_0_bits_param 7:5
reg cam_a_0_bits_size 11:8
reg cam_a_0_bits_source 15:12
reg cam_a_0_bits_address 46:16
reg cam_a_0_bits_mask 54:47
reg cam_a_0_bits_data 118:55
reg cam_a_0_bits_corrupt 119:119
reg cam_a_0_lut 123:120
reg cam_d_0_data 187:124
reg cam_d_0_denied 188:188
reg cam_d_0_corrupt 189:189
reg beatsLeft 198:190
reg state_1 199:199
reg state_0 200:200
reg d_first_counter 209:201
--- Module: TLMonitor_21
--- Module: Queue_10
AsyncMem ram_opcode 3x1 idx=0
AsyncMem ram_size 4x1 idx=1
AsyncMem ram_source 4x1 idx=2
reg maybe_full 0:0
--- Module: TLError
inst_ff:Queue_10 a 0:0
inst_macro:Queue_10 a 2:0
reg a_last_counter 9:1
reg counter 18:10
--- Module: TLMonitor_22
--- Module: Queue_11
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 4x2 idx=3
AsyncMem ram_address 14x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_corrupt 1x2 idx=6
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_6
inst_ff:Queue_11 bundleOut_0_a_q 2:0
inst_macro:Queue_11 bundleOut_0_a_q 6:0
inst_ff:Queue_9 bundleIn_0_d_q 5:3
inst_macro:Queue_9 bundleIn_0_d_q 14:7
--- Module: ErrorDeviceWrapper
inst_ff:TLError error 18:0
inst_macro:TLError error 2:0
inst_ff:TLBuffer_6 buffer 24:19
inst_macro:TLBuffer_6 buffer 17:3
--- Module: TLMonitor_23
--- Module: Queue_13
AsyncMem ram_opcode 3x1 idx=0
AsyncMem ram_param 3x1 idx=1
AsyncMem ram_size 2x1 idx=2
AsyncMem ram_source 8x1 idx=3
AsyncMem ram_address 26x1 idx=4
AsyncMem ram_mask 8x1 idx=5
AsyncMem ram_data 64x1 idx=6
AsyncMem ram_corrupt 1x1 idx=7
reg maybe_full 0:0
--- Module: Queue_14
AsyncMem ram_opcode 3x1 idx=0
AsyncMem ram_param 2x1 idx=1
AsyncMem ram_size 2x1 idx=2
AsyncMem ram_source 8x1 idx=3
AsyncMem ram_sink 1x1 idx=4
AsyncMem ram_denied 1x1 idx=5
AsyncMem ram_data 64x1 idx=6
AsyncMem ram_corrupt 1x1 idx=7
reg maybe_full 0:0
--- Module: TLBuffer_7
inst_ff:Queue_13 bundleOut_0_a_q 0:0
inst_macro:Queue_13 bundleOut_0_a_q 7:0
inst_ff:Queue_14 bundleIn_0_d_q 1:1
inst_macro:Queue_14 bundleIn_0_d_q 15:8
--- Module: TLMonitor_24
--- Module: Repeater_3
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 39:14
reg saved_mask 47:40
reg saved_corrupt 48:48
--- Module: TLFragmenter_3
inst_ff:Repeater_3 repeater 48:0
reg acknum 51:49
reg dOrig 54:52
reg dToggle 55:55
reg gennum 58:56
reg aToggle_r 59:59
--- Module: TLInterconnectCoupler_8
inst_ff:TLBuffer_7 buffer 1:0
inst_macro:TLBuffer_7 buffer 15:0
inst_ff:TLFragmenter_3 fragmenter 61:2
--- Module: TLInterconnectCoupler_9
--- Module: TLMonitor_25
--- Module: Repeater_4
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 41:14
reg saved_mask 49:42
reg saved_corrupt 50:50
--- Module: TLFragmenter_4
inst_ff:Repeater_4 repeater 50:0
reg acknum 53:51
reg dOrig 56:54
reg dToggle 57:57
reg gennum 60:58
reg aToggle_r 61:61
--- Module: TLInterconnectCoupler_10
inst_ff:TLFragmenter_4 fragmenter 61:0
--- Module: TLMonitor_26
--- Module: TLFragmenter_5
inst_ff:Repeater_3 repeater 48:0
reg acknum 51:49
reg dOrig 54:52
reg dToggle 55:55
reg gennum 58:56
reg aToggle_r 59:59
--- Module: TLInterconnectCoupler_11
inst_ff:TLFragmenter_5 fragmenter 59:0
--- Module: TLMonitor_27
--- Module: Repeater_6
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 25:14
reg saved_mask 33:26
reg saved_corrupt 34:34
--- Module: TLFragmenter_6
inst_ff:Repeater_6 repeater 34:0
reg acknum 37:35
reg dOrig 40:38
reg dToggle 41:41
reg gennum 44:42
reg aToggle_r 45:45
--- Module: TLInterconnectCoupler_12
inst_ff:TLFragmenter_6 fragmenter 45:0
--- Module: TLMonitor_28
--- Module: Repeater_7
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 30:14
reg saved_mask 38:31
reg saved_corrupt 39:39
--- Module: TLFragmenter_7
inst_ff:Repeater_7 repeater 39:0
reg acknum 42:40
reg dOrig 45:43
reg dToggle 46:46
reg gennum 49:47
reg aToggle_r 50:50
--- Module: TLInterconnectCoupler_14
inst_ff:TLFragmenter_7 fragmenter 50:0
--- Module: TLInterconnectCoupler_15
--- Module: TLMonitor_29
--- Module: Queue_15
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 2x2 idx=2
AsyncMem ram_source 8x2 idx=3
AsyncMem ram_address 21x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_16
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 2x2 idx=1
AsyncMem ram_size 2x2 idx=2
AsyncMem ram_source 8x2 idx=3
AsyncMem ram_sink 1x2 idx=4
AsyncMem ram_denied 1x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_9
inst_ff:Queue_15 bundleOut_0_a_q 2:0
inst_macro:Queue_15 bundleOut_0_a_q 7:0
inst_ff:Queue_16 bundleIn_0_d_q 5:3
inst_macro:Queue_16 bundleIn_0_d_q 15:8
--- Module: TLMonitor_30
--- Module: Repeater_8
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 13:10
reg saved_address 34:14
reg saved_mask 42:35
reg saved_corrupt 43:43
--- Module: TLFragmenter_8
inst_ff:Repeater_8 repeater 43:0
reg acknum 46:44
reg dOrig 49:47
reg dToggle 50:50
reg gennum 53:51
reg aToggle_r 54:54
--- Module: TLBuffer_10
--- Module: TLInterconnectCoupler_16
inst_ff:TLBuffer_9 buffer 5:0
inst_macro:TLBuffer_9 buffer 15:0
inst_ff:TLFragmenter_8 fragmenter 60:6
--- Module: TLMonitor_31
--- Module: TLBuffer_11
inst_ff:Queue_15 bundleOut_0_a_q 2:0
inst_macro:Queue_15 bundleOut_0_a_q 7:0
inst_ff:Queue_16 bundleIn_0_d_q 5:3
inst_macro:Queue_16 bundleIn_0_d_q 15:8
--- Module: TLMonitor_32
--- Module: TLFragmenter_9
inst_ff:Repeater_8 repeater 43:0
reg acknum 46:44
reg dOrig 49:47
reg dToggle 50:50
reg gennum 53:51
reg aToggle_r 54:54
--- Module: TLInterconnectCoupler_17
inst_ff:TLBuffer_11 buffer 5:0
inst_macro:TLBuffer_11 buffer 15:0
inst_ff:TLFragmenter_9 fragmenter 60:6
--- Module: PeripheryBus_1
inst_ff:TLXbar_4 in_xbar 12:0
inst_ff:TLXbar_5 out_xbar 39:13
inst_ff:TLBuffer_5 buffer 45:40
inst_macro:TLBuffer_5 buffer 15:0
inst_ff:TLAtomicAutomata_1 atomics 255:46
inst_ff:ErrorDeviceWrapper wrapped_error_device 280:256
inst_macro:ErrorDeviceWrapper wrapped_error_device 33:16
inst_ff:TLInterconnectCoupler_8 coupler_to_l2_ctrl 342:281
inst_macro:TLInterconnectCoupler_8 coupler_to_l2_ctrl 49:34
inst_ff:TLInterconnectCoupler_10 coupler_to_plic 404:343
inst_ff:TLInterconnectCoupler_11 coupler_to_clint 464:405
inst_ff:TLInterconnectCoupler_12 coupler_to_debug 510:465
inst_ff:TLInterconnectCoupler_14 coupler_to_bootrom 561:511
inst_ff:TLInterconnectCoupler_16 coupler_to_slave_named_clockgater 622:562
inst_macro:TLInterconnectCoupler_16 coupler_to_slave_named_clockgater 65:50
inst_ff:TLInterconnectCoupler_17 coupler_to_slave_named_tileresetsetter 683:623
inst_macro:TLInterconnectCoupler_17 coupler_to_slave_named_tileresetsetter 81:66
reg state 686:684
--- Module: TLMonitor_33
--- Module: TLXbar_6
reg beatsLeft 2:0
reg readys_mask 4:3
reg state_0 5:5
reg state_1 6:6
--- Module: TLMonitor_34
--- Module: TLFIFOFixer_3
--- Module: TLMonitor_35
--- Module: TLMonitor_36
--- Module: ProbePicker
--- Module: TLBuffer_13
--- Module: QueueCompatibility
AsyncMem ram_tl_state_size 4x1 idx=0
AsyncMem ram_tl_state_source 4x1 idx=1
reg maybe_full 0:0
--- Module: AXI4UserYanker
inst_ff:QueueCompatibility QueueCompatibility 0:0
inst_macro:QueueCompatibility QueueCompatibility 1:0
inst_ff:QueueCompatibility QueueCompatibility_1 1:1
inst_macro:QueueCompatibility QueueCompatibility_1 3:2
inst_ff:QueueCompatibility QueueCompatibility_2 2:2
inst_macro:QueueCompatibility QueueCompatibility_2 5:4
inst_ff:QueueCompatibility QueueCompatibility_3 3:3
inst_macro:QueueCompatibility QueueCompatibility_3 7:6
inst_ff:QueueCompatibility QueueCompatibility_4 4:4
inst_macro:QueueCompatibility QueueCompatibility_4 9:8
inst_ff:QueueCompatibility QueueCompatibility_5 5:5
inst_macro:QueueCompatibility QueueCompatibility_5 11:10
inst_ff:QueueCompatibility QueueCompatibility_6 6:6
inst_macro:QueueCompatibility QueueCompatibility_6 13:12
inst_ff:QueueCompatibility QueueCompatibility_7 7:7
inst_macro:QueueCompatibility QueueCompatibility_7 15:14
inst_ff:QueueCompatibility QueueCompatibility_8 8:8
inst_macro:QueueCompatibility QueueCompatibility_8 17:16
inst_ff:QueueCompatibility QueueCompatibility_9 9:9
inst_macro:QueueCompatibility QueueCompatibility_9 19:18
inst_ff:QueueCompatibility QueueCompatibility_10 10:10
inst_macro:QueueCompatibility QueueCompatibility_10 21:20
inst_ff:QueueCompatibility QueueCompatibility_11 11:11
inst_macro:QueueCompatibility QueueCompatibility_11 23:22
inst_ff:QueueCompatibility QueueCompatibility_12 12:12
inst_macro:QueueCompatibility QueueCompatibility_12 25:24
inst_ff:QueueCompatibility QueueCompatibility_13 13:13
inst_macro:QueueCompatibility QueueCompatibility_13 27:26
inst_ff:QueueCompatibility QueueCompatibility_14 14:14
inst_macro:QueueCompatibility QueueCompatibility_14 29:28
inst_ff:QueueCompatibility QueueCompatibility_15 15:15
inst_macro:QueueCompatibility QueueCompatibility_15 31:30
inst_ff:QueueCompatibility QueueCompatibility_16 16:16
inst_macro:QueueCompatibility QueueCompatibility_16 33:32
inst_ff:QueueCompatibility QueueCompatibility_17 17:17
inst_macro:QueueCompatibility QueueCompatibility_17 35:34
inst_ff:QueueCompatibility QueueCompatibility_18 18:18
inst_macro:QueueCompatibility QueueCompatibility_18 37:36
inst_ff:QueueCompatibility QueueCompatibility_19 19:19
inst_macro:QueueCompatibility QueueCompatibility_19 39:38
--- Module: AXI4IdIndexer
--- Module: TLMonitor_37
--- Module: Queue_19
AsyncMem ram_data 64x1 idx=0
AsyncMem ram_strb 8x1 idx=1
AsyncMem ram_last 1x1 idx=2
reg maybe_full 0:0
--- Module: Queue_20
AsyncMem ram_id 4x1 idx=0
AsyncMem ram_addr 32x1 idx=1
AsyncMem ram_len 8x1 idx=2
AsyncMem ram_size 3x1 idx=3
AsyncMem ram_burst 2x1 idx=4
AsyncMem ram_lock 1x1 idx=5
AsyncMem ram_cache 4x1 idx=6
AsyncMem ram_prot 3x1 idx=7
AsyncMem ram_qos 4x1 idx=8
AsyncMem ram_echo_tl_state_size 4x1 idx=9
AsyncMem ram_echo_tl_state_source 4x1 idx=10
AsyncMem ram_wen 1x1 idx=11
reg maybe_full 0:0
--- Module: TLToAXI4
inst_ff:Queue_19 deq 0:0
inst_macro:Queue_19 deq 2:0
inst_ff:Queue_20 queue_arw_deq 1:1
inst_macro:Queue_20 queue_arw_deq 14:3
reg count_10 2:2
reg count_9 3:3
reg count_8 4:4
reg count_7 5:5
reg count_6 6:6
reg count_5 7:7
reg count_4 8:8
reg count_3 9:9
reg count_2 10:10
reg count_1 11:11
reg counter 14:12
reg doneAW 15:15
reg r_holds_d 16:16
reg b_delay 19:17
reg r_first 20:20
reg r_denied_r 21:21
--- Module: TLInterconnectCoupler_19
inst_ff:AXI4UserYanker axi4yank 19:0
inst_macro:AXI4UserYanker axi4yank 39:0
inst_ff:TLToAXI4 tl2axi4 41:20
inst_macro:TLToAXI4 tl2axi4 54:40
--- Module: TLSourceShrinker_1
--- Module: TLInterconnectCoupler_20
--- Module: MemoryBus
inst_ff:TLXbar_6 subsystem_mbus_xbar 6:0
inst_ff:TLInterconnectCoupler_19 coupler_to_memory_controller_port_named_axi4 48:7
inst_macro:TLInterconnectCoupler_19 coupler_to_memory_controller_port_named_axi4 54:0
--- Module: TLMonitor_38
--- Module: TLMonitor_39
--- Module: Queue_21
AsyncMem ram_read 1x1 idx=0
AsyncMem ram_index 9x1 idx=1
AsyncMem ram_mask 8x1 idx=2
AsyncMem ram_extra_tlrr_extra_source 8x1 idx=3
AsyncMem ram_extra_tlrr_extra_size 2x1 idx=4
reg maybe_full 0:0
--- Module: Queue_22
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 3x2 idx=2
AsyncMem ram_source 3x2 idx=3
AsyncMem ram_address 32x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: SourceA
inst_ff:Queue_22 io_a_q 2:0
inst_macro:Queue_22 io_a_q 7:0
--- Module: SourceB
reg remain 0:0
reg tag_r 13:1
reg set_r 23:14
reg param_r 26:24
--- Module: QueueCompatibility_20
AsyncMem ram_opcode 3x12 idx=0
AsyncMem ram_param 3x12 idx=1
AsyncMem ram_size 3x12 idx=2
AsyncMem ram_source 3x12 idx=3
AsyncMem ram_address 32x12 idx=4
AsyncMem ram_data 64x12 idx=5
AsyncMem ram_corrupt 1x12 idx=6
reg enq_ptr_value 3:0
reg deq_ptr_value 7:4
reg maybe_full 8:8
--- Module: SourceC
inst_ff:QueueCompatibility_20 queue 8:0
inst_macro:QueueCompatibility_20 queue 6:0
reg fill 12:9
reg room 13:13
reg busy 14:14
reg beat 17:15
reg req_r_opcode 20:18
reg req_r_param 23:21
reg req_r_source 26:24
reg req_r_tag 39:27
reg req_r_set 49:40
reg req_r_way 52:50
reg s2_valid 53:53
reg s2_req_opcode 56:54
reg s2_req_param 59:57
reg s2_req_source 62:60
reg s2_req_tag 75:63
reg s2_req_set 85:76
reg s3_valid 86:86
reg s3_req_opcode 89:87
reg s3_req_param 92:90
reg s3_req_source 95:93
reg s3_req_tag 108:96
reg s3_req_set 118:109
--- Module: QueueCompatibility_21
AsyncMem ram_data 64x3 idx=0
reg enq_ptr_value 1:0
reg deq_ptr_value 3:2
reg maybe_full 4:4
--- Module: Atomics
--- Module: SourceD
inst_ff:QueueCompatibility_21 queue 4:0
inst_macro:QueueCompatibility_21 queue 0:0
reg busy 5:5
reg s1_block_r 6:6
reg s1_counter 9:7
reg s1_req_reg_prio_0 10:10
reg s1_req_reg_prio_2 11:11
reg s1_req_reg_opcode 14:12
reg s1_req_reg_param 17:15
reg s1_req_reg_size 20:18
reg s1_req_reg_source 23:21
reg s1_req_reg_offset 29:24
reg s1_req_reg_put 35:30
reg s1_req_reg_set 45:36
reg s1_req_reg_sink 48:46
reg s1_req_reg_way 51:49
reg s1_req_reg_bad 52:52
reg s2_full 53:53
reg s3_full 54:54
reg s3_retires 55:55
reg s4_full 56:56
reg s4_need_bs 57:57
reg s3_valid_d 58:58
reg s2_valid_pb 59:59
reg s2_req_prio_0 60:60
reg s1_latch_bypass 61:61
reg s1_bypass_r 62:62
reg s2_req_set 72:63
reg s2_req_way 75:73
reg s2_beat 78:76
reg s2_retires 79:79
reg s3_req_set 89:80
reg s3_req_way 92:90
reg s3_beat 95:93
reg s4_req_set 105:96
reg s4_req_way 108:106
reg s4_beat 111:109
reg queue_io_enq_valid_REG 112:112
reg queue_io_enq_valid_REG_1 113:113
reg s2_bypass 114:114
reg s2_req_prio_2 115:115
reg s2_req_opcode 118:116
reg s2_req_param 121:119
reg s2_req_size 124:122
reg s2_req_source 127:125
reg s2_req_put 133:128
reg s2_req_sink 136:134
reg s2_req_bad 137:137
reg s2_last 138:138
reg s2_need_r 139:139
reg s2_need_pb 140:140
reg s2_need_d 141:141
reg s2_pdata_r_data 205:142
reg s2_pdata_r_mask 213:206
reg s2_pdata_r_corrupt 214:214
reg s3_bypass 215:215
reg s3_req_prio_0 216:216
reg s3_req_prio_2 217:217
reg s3_req_opcode 220:218
reg s3_req_param 223:221
reg s3_req_size 226:224
reg s3_req_source 229:227
reg s3_req_sink 232:230
reg s3_req_bad 233:233
reg s3_pdata_data 297:234
reg s3_pdata_mask 305:298
reg s3_pdata_corrupt 306:306
reg s3_need_bs 307:307
reg s3_need_r 308:308
reg s3_bypass_data_REG 309:309
reg s3_bypass_data_REG_1 373:310
reg s4_need_pb 374:374
reg s4_req_prio_2 375:375
reg s4_req_param 378:376
reg s4_adjusted_opcode 381:379
reg s4_pdata_data 445:382
reg s4_pdata_mask 453:446
reg s4_pdata_corrupt 454:454
reg s4_rdata 518:455
reg s5_req_set 528:519
reg s5_req_way 531:529
reg s5_beat 534:532
reg s5_dat 598:535
reg s6_req_set 608:599
reg s6_req_way 611:609
reg s6_beat 614:612
reg s6_dat 678:615
reg s7_dat 742:679
--- Module: Queue_23
AsyncMem ram_sink 3x2 idx=0
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: SourceE
inst_ff:Queue_23 io_e_q 2:0
inst_macro:Queue_23 io_e_q 0:0
--- Module: Queue_24
reg maybe_full 0:0
--- Module: SourceX
inst_ff:Queue_24 io_x_q 0:0
--- Module: ListBuffer
AsyncMem head 6x40 idx=0
AsyncMem tail 6x40 idx=1
AsyncMem next 6x40 idx=2
AsyncMem data_data 64x40 idx=3
AsyncMem data_mask 8x40 idx=4
AsyncMem data_corrupt 1x40 idx=5
reg valid 39:0
reg used 79:40
--- Module: SinkA
inst_ff:ListBuffer putbuffer 79:0
inst_macro:ListBuffer putbuffer 5:0
reg lists 119:80
reg first_counter 122:120
reg put_r 128:123
--- Module: Queue_25
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 3x2 idx=2
AsyncMem ram_source 3x2 idx=3
AsyncMem ram_address 32x2 idx=4
AsyncMem ram_data 64x2 idx=5
AsyncMem ram_corrupt 1x2 idx=6
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_26
AsyncMem ram_noop 1x1 idx=0
AsyncMem ram_way 3x1 idx=1
AsyncMem ram_set 10x1 idx=2
AsyncMem ram_beat 3x1 idx=3
AsyncMem ram_mask 1x1 idx=4
reg maybe_full 0:0
--- Module: ListBuffer_1
AsyncMem head 4x2 idx=0
AsyncMem tail 4x2 idx=1
AsyncMem next 4x16 idx=2
AsyncMem data_data 64x16 idx=3
AsyncMem data_corrupt 1x16 idx=4
reg valid 1:0
reg used 17:2
--- Module: SinkC
inst_ff:Queue_25 c 2:0
inst_macro:Queue_25 c 6:0
inst_ff:Queue_26 io_bs_adr_q 3:3
inst_macro:Queue_26 io_bs_adr_q 11:7
inst_ff:ListBuffer_1 putbuffer 21:4
inst_macro:ListBuffer_1 putbuffer 16:12
reg counter 24:22
reg resp_r 25:25
reg io_set_r 35:26
reg io_bs_dat_data_r 99:36
reg bs_adr_bits_beat_r 102:100
reg lists 104:103
reg put_r 106:105
--- Module: Queue_27
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 2x2 idx=1
AsyncMem ram_size 3x2 idx=2
AsyncMem ram_source 3x2 idx=3
AsyncMem ram_sink 3x2 idx=4
AsyncMem ram_denied 1x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: SinkD
inst_ff:Queue_27 d 2:0
inst_macro:Queue_27 d 7:0
reg counter 5:3
reg io_source_r 8:6
reg io_bs_adr_bits_beat_r 11:9
--- Module: SinkE
--- Module: Queue_28
AsyncMem ram_address 32x1 idx=0
reg maybe_full 0:0
--- Module: SinkX
inst_ff:Queue_28 x 0:0
inst_macro:Queue_28 x 0:0
--- Module: Queue_29
AsyncMem ram_set 10x1 idx=0
AsyncMem ram_way 3x1 idx=1
AsyncMem ram_data_dirty 1x1 idx=2
AsyncMem ram_data_state 2x1 idx=3
AsyncMem ram_data_clients 1x1 idx=4
AsyncMem ram_data_tag 13x1 idx=5
reg maybe_full 0:0
--- Module: MaxPeriodFibonacciLFSR
reg state_0 0:0
reg state_1 1:1
reg state_2 2:2
reg state_3 3:3
reg state_4 4:4
reg state_5 5:5
reg state_6 6:6
reg state_7 7:7
reg state_8 8:8
reg state_9 9:9
reg state_10 10:10
reg state_11 11:11
reg state_12 12:12
reg state_13 13:13
reg state_14 14:14
reg state_15 15:15
--- Module: Directory
inst_macro:cc_dir cc_dir 0:0
inst_ff:Queue_29 write 0:0
inst_macro:Queue_29 write 6:1
inst_ff:MaxPeriodFibonacciLFSR victimLFSR_prng 16:1
reg wipeCount 27:17
reg wipeOff 28:28
reg ren1 29:29
reg tag 42:30
reg set 52:43
--- Module: BankedStore
inst_macro:cc_banks_0 cc_banks_0 0:0
inst_macro:cc_banks_0 cc_banks_1 1:1
inst_macro:cc_banks_0 cc_banks_2 2:2
inst_macro:cc_banks_0 cc_banks_3 3:3
reg regout_REG 0:0
reg regout_r 64:1
reg regout_REG_1 65:65
reg regout_r_1 129:66
reg regout_REG_2 130:130
reg regout_r_2 194:131
reg regout_REG_3 195:195
reg regout_r_3 259:196
reg regsel_sourceC_REG 263:260
reg regsel_sourceC 267:264
reg regsel_sourceD_REG 271:268
reg regsel_sourceD 275:272
--- Module: ListBuffer_2
AsyncMem head 6x21 idx=0
AsyncMem tail 6x21 idx=1
AsyncMem next 6x33 idx=2
AsyncMem data_prio_0 1x33 idx=3
AsyncMem data_prio_1 1x33 idx=4
AsyncMem data_prio_2 1x33 idx=5
AsyncMem data_control 1x33 idx=6
AsyncMem data_opcode 3x33 idx=7
AsyncMem data_param 3x33 idx=8
AsyncMem data_size 3x33 idx=9
AsyncMem data_source 3x33 idx=10
AsyncMem data_tag 13x33 idx=11
AsyncMem data_offset 6x33 idx=12
AsyncMem data_put 6x33 idx=13
reg valid 20:0
reg used 53:21
--- Module: MSHR
reg request_valid 0:0
reg request_prio_0 1:1
reg request_prio_1 2:2
reg request_prio_2 3:3
reg request_control 4:4
reg request_opcode 7:5
reg request_param 10:8
reg request_size 13:11
reg request_source 16:14
reg request_tag 29:17
reg request_offset 35:30
reg request_put 41:36
reg request_set 51:42
reg meta_valid 52:52
reg meta_dirty 53:53
reg meta_state 55:54
reg meta_clients 56:56
reg meta_tag 69:57
reg meta_hit 70:70
reg meta_way 73:71
reg s_rprobe 74:74
reg w_rprobeackfirst 75:75
reg w_rprobeacklast 76:76
reg s_release 77:77
reg w_releaseack 78:78
reg s_pprobe 79:79
reg s_acquire 80:80
reg s_flush 81:81
reg w_grantfirst 82:82
reg w_grantlast 83:83
reg w_grant 84:84
reg w_pprobeackfirst 85:85
reg w_pprobeacklast 86:86
reg w_pprobeack 87:87
reg s_grantack 88:88
reg s_execute 89:89
reg w_grantack 90:90
reg s_writeback 91:91
reg sink 94:92
reg gotT 95:95
reg bad_grant 96:96
reg probes_done 97:97
reg probes_toN 98:98
--- Module: Scheduler
inst_ff:SourceA sourceA 2:0
inst_macro:SourceA sourceA 7:0
inst_ff:SourceB sourceB 29:3
inst_ff:SourceC sourceC 148:30
inst_macro:SourceC sourceC 14:8
inst_ff:SourceD sourceD 891:149
inst_macro:SourceD sourceD 15:15
inst_ff:SourceE sourceE 894:892
inst_macro:SourceE sourceE 16:16
inst_ff:SourceX sourceX 895:895
inst_ff:SinkA sinkA 1024:896
inst_macro:SinkA sinkA 22:17
inst_ff:SinkC sinkC 1131:1025
inst_macro:SinkC sinkC 39:23
inst_ff:SinkD sinkD 1143:1132
inst_macro:SinkD sinkD 47:40
inst_ff:SinkX sinkX 1144:1144
inst_macro:SinkX sinkX 48:48
inst_ff:Directory directory 1197:1145
inst_macro:Directory directory 55:49
inst_ff:BankedStore bankedStore 1473:1198
inst_macro:BankedStore bankedStore 59:56
inst_ff:ListBuffer_2 requests 1527:1474
inst_macro:ListBuffer_2 requests 73:60
inst_ff:MSHR abc_mshrs_0 1626:1528
inst_ff:MSHR abc_mshrs_1 1725:1627
inst_ff:MSHR abc_mshrs_2 1824:1726
inst_ff:MSHR abc_mshrs_3 1923:1825
inst_ff:MSHR abc_mshrs_4 2022:1924
inst_ff:MSHR bc_mshr 2121:2023
inst_ff:MSHR c_mshr 2220:2122
reg robin_filter 2227:2221
reg directoryFanout 2235:2228
--- Module: InclusiveCache
inst_ff:Queue_21 out_back 0:0
inst_macro:Queue_21 out_back 4:0
inst_ff:Scheduler mods_0 2236:1
inst_macro:Scheduler mods_0 78:5
reg flushInValid 2237:2237
reg flushInAddress 2301:2238
reg flushOutValid 2302:2302
--- Module: TLMonitor_40
--- Module: Queue_30
AsyncMem ram_opcode 3x1 idx=0
AsyncMem ram_param 3x1 idx=1
AsyncMem ram_size 3x1 idx=2
AsyncMem ram_source 3x1 idx=3
AsyncMem ram_address 32x1 idx=4
AsyncMem ram_mask 8x1 idx=5
AsyncMem ram_data 64x1 idx=6
AsyncMem ram_corrupt 1x1 idx=7
reg maybe_full 0:0
--- Module: Queue_31
AsyncMem ram_opcode 3x1 idx=0
AsyncMem ram_param 2x1 idx=1
AsyncMem ram_size 3x1 idx=2
AsyncMem ram_source 3x1 idx=3
AsyncMem ram_sink 3x1 idx=4
AsyncMem ram_denied 1x1 idx=5
AsyncMem ram_data 64x1 idx=6
AsyncMem ram_corrupt 1x1 idx=7
reg maybe_full 0:0
--- Module: TLBuffer_15
inst_ff:Queue_30 bundleOut_0_a_q 0:0
inst_macro:Queue_30 bundleOut_0_a_q 7:0
inst_ff:Queue_31 bundleIn_0_d_q 1:1
inst_macro:Queue_31 bundleIn_0_d_q 15:8
--- Module: TLBuffer_16
--- Module: TLMonitor_41
--- Module: IDPool
reg bitmap 7:0
reg select 10:8
reg valid 11:11
reg REG 12:12
--- Module: TLCacheCork
inst_ff:IDPool pool 12:0
inst_ff:Queue_27 q 15:13
inst_macro:Queue_27 q 7:0
inst_ff:Queue_27 q_1 18:16
inst_macro:Queue_27 q_1 15:8
reg beatsLeft 21:19
reg state__1 22:22
reg state__0 23:23
reg d_first_counter 26:24
reg beatsLeft_1 29:27
reg state_1_0 30:30
reg state_1_1 31:31
reg state_1_2 32:32
reg bundleIn_0_d_bits_sink_r 35:33
reg wSourceVec_0 36:36
reg wSourceVec_1 37:37
reg wSourceVec_2 38:38
reg wSourceVec_3 39:39
reg wSourceVec_4 40:40
reg dWHeld_r 41:41
--- Module: TLMonitor_42
--- Module: BankBinder
--- Module: TLInterconnectCoupler_21
--- Module: CoherenceManagerWrapper
inst_ff:InclusiveCache l2 2302:0
inst_macro:InclusiveCache l2 78:0
inst_ff:TLBuffer_15 InclusiveCache_inner_TLBuffer 2304:2303
inst_macro:TLBuffer_15 InclusiveCache_inner_TLBuffer 94:79
inst_ff:TLCacheCork cork 2346:2305
inst_macro:TLCacheCork cork 110:95
--- Module: TLMonitor_43
--- Module: TLMonitor_44
--- Module: TLXbar_7
reg beatsLeft 8:0
reg readys_mask 10:9
reg state_0 11:11
reg state_1 12:12
--- Module: IntXbar_1
--- Module: BundleBridgeNexus_6
--- Module: OptimizationBarrier
--- Module: PMPChecker
--- Module: TLB
reg sectored_entries_0_0_tag 26:0
reg sectored_entries_0_0_data_0 67:27
reg sectored_entries_0_0_data_1 108:68
reg sectored_entries_0_0_data_2 149:109
reg sectored_entries_0_0_data_3 190:150
reg sectored_entries_0_0_valid_0 191:191
reg sectored_entries_0_0_valid_1 192:192
reg sectored_entries_0_0_valid_2 193:193
reg sectored_entries_0_0_valid_3 194:194
reg sectored_entries_0_1_tag 221:195
reg sectored_entries_0_1_data_0 262:222
reg sectored_entries_0_1_data_1 303:263
reg sectored_entries_0_1_data_2 344:304
reg sectored_entries_0_1_data_3 385:345
reg sectored_entries_0_1_valid_0 386:386
reg sectored_entries_0_1_valid_1 387:387
reg sectored_entries_0_1_valid_2 388:388
reg sectored_entries_0_1_valid_3 389:389
reg sectored_entries_0_2_tag 416:390
reg sectored_entries_0_2_data_0 457:417
reg sectored_entries_0_2_data_1 498:458
reg sectored_entries_0_2_data_2 539:499
reg sectored_entries_0_2_data_3 580:540
reg sectored_entries_0_2_valid_0 581:581
reg sectored_entries_0_2_valid_1 582:582
reg sectored_entries_0_2_valid_2 583:583
reg sectored_entries_0_2_valid_3 584:584
reg sectored_entries_0_3_tag 611:585
reg sectored_entries_0_3_data_0 652:612
reg sectored_entries_0_3_data_1 693:653
reg sectored_entries_0_3_data_2 734:694
reg sectored_entries_0_3_data_3 775:735
reg sectored_entries_0_3_valid_0 776:776
reg sectored_entries_0_3_valid_1 777:777
reg sectored_entries_0_3_valid_2 778:778
reg sectored_entries_0_3_valid_3 779:779
reg sectored_entries_0_4_tag 806:780
reg sectored_entries_0_4_data_0 847:807
reg sectored_entries_0_4_data_1 888:848
reg sectored_entries_0_4_data_2 929:889
reg sectored_entries_0_4_data_3 970:930
reg sectored_entries_0_4_valid_0 971:971
reg sectored_entries_0_4_valid_1 972:972
reg sectored_entries_0_4_valid_2 973:973
reg sectored_entries_0_4_valid_3 974:974
reg sectored_entries_0_5_tag 1001:975
reg sectored_entries_0_5_data_0 1042:1002
reg sectored_entries_0_5_data_1 1083:1043
reg sectored_entries_0_5_data_2 1124:1084
reg sectored_entries_0_5_data_3 1165:1125
reg sectored_entries_0_5_valid_0 1166:1166
reg sectored_entries_0_5_valid_1 1167:1167
reg sectored_entries_0_5_valid_2 1168:1168
reg sectored_entries_0_5_valid_3 1169:1169
reg sectored_entries_0_6_tag 1196:1170
reg sectored_entries_0_6_data_0 1237:1197
reg sectored_entries_0_6_data_1 1278:1238
reg sectored_entries_0_6_data_2 1319:1279
reg sectored_entries_0_6_data_3 1360:1320
reg sectored_entries_0_6_valid_0 1361:1361
reg sectored_entries_0_6_valid_1 1362:1362
reg sectored_entries_0_6_valid_2 1363:1363
reg sectored_entries_0_6_valid_3 1364:1364
reg sectored_entries_0_7_tag 1391:1365
reg sectored_entries_0_7_data_0 1432:1392
reg sectored_entries_0_7_data_1 1473:1433
reg sectored_entries_0_7_data_2 1514:1474
reg sectored_entries_0_7_data_3 1555:1515
reg sectored_entries_0_7_valid_0 1556:1556
reg sectored_entries_0_7_valid_1 1557:1557
reg sectored_entries_0_7_valid_2 1558:1558
reg sectored_entries_0_7_valid_3 1559:1559
reg superpage_entries_0_level 1561:1560
reg superpage_entries_0_tag 1588:1562
reg superpage_entries_0_data_0 1629:1589
reg superpage_entries_0_valid_0 1630:1630
reg superpage_entries_1_level 1632:1631
reg superpage_entries_1_tag 1659:1633
reg superpage_entries_1_data_0 1700:1660
reg superpage_entries_1_valid_0 1701:1701
reg superpage_entries_2_level 1703:1702
reg superpage_entries_2_tag 1730:1704
reg superpage_entries_2_data_0 1771:1731
reg superpage_entries_2_valid_0 1772:1772
reg superpage_entries_3_level 1774:1773
reg superpage_entries_3_tag 1801:1775
reg superpage_entries_3_data_0 1842:1802
reg superpage_entries_3_valid_0 1843:1843
reg special_entry_level 1845:1844
reg special_entry_tag 1872:1846
reg special_entry_data_0 1913:1873
reg special_entry_valid_0 1914:1914
reg state 1916:1915
reg r_refill_tag 1943:1917
reg r_superpage_repl_addr 1945:1944
reg r_sectored_repl_addr 1948:1946
reg r_sectored_hit_valid 1949:1949
reg r_sectored_hit_bits 1952:1950
reg r_need_gpa 1953:1953
reg state_vec_0 1960:1954
reg state_reg_1 1963:1961
--- Module: MaxPeriodFibonacciLFSR_1
reg state_0 0:0
reg state_1 1:1
reg state_2 2:2
reg state_3 3:3
reg state_4 4:4
reg state_5 5:5
reg state_6 6:6
reg state_7 7:7
reg state_8 8:8
reg state_9 9:9
reg state_10 10:10
reg state_11 11:11
reg state_12 12:12
reg state_13 13:13
reg state_14 14:14
reg state_15 15:15
--- Module: DCacheModuleImpl_Anon_1
--- Module: DCacheDataArray
inst_macro:data_arrays_0 data_arrays_0 0:0
--- Module: DCacheModuleImpl_Anon_2
--- Module: AMOALU
--- Module: DCache
inst_ff:TLB tlb 1963:0
inst_ff:TLB pma_checker 3927:1964
inst_ff:MaxPeriodFibonacciLFSR_1 lfsr_prng 3943:3928
inst_macro:tag_array tag_array 0:0
inst_macro:DCacheDataArray data 1:1
reg s1_valid 3944:3944
reg blockProbeAfterGrantCount 3947:3945
reg lrscCount 3954:3948
reg s1_probe 3955:3955
reg s2_probe 3956:3956
reg release_state 3960:3957
reg release_ack_wait 3961:3961
reg release_ack_addr 3993:3962
reg grantInProgress 3994:3994
reg s2_valid 3995:3995
reg probe_bits_param 3997:3996
reg probe_bits_size 4001:3998
reg probe_bits_source 4002:4002
reg probe_bits_address 4034:4003
reg s2_probe_state_state 4036:4035
reg counter_1 4045:4037
reg s2_release_data_valid 4046:4046
reg s1_req_cmd 4051:4047
reg s2_req_cmd 4056:4052
reg pstore1_held 4057:4057
reg pstore1_addr 4097:4058
reg s1_req_addr 4137:4098
reg pstore1_mask 4145:4138
reg s1_req_size 4147:4146
reg pstore2_valid 4148:4148
reg pstore2_addr 4188:4149
reg mask 4196:4189
reg s2_not_nacked_in_s1 4197:4197
reg s2_hit_state_state 4199:4198
reg s1_req_tag 4206:4200
reg s1_req_signed 4207:4207
reg s1_tlb_req_vaddr 4247:4208
reg s1_tlb_req_passthrough 4248:4248
reg s1_tlb_req_size 4250:4249
reg s1_tlb_req_cmd 4255:4251
reg s1_tlb_req_prv 4257:4256
reg s1_flush_valid 4258:4258
reg cached_grant_wait 4259:4259
reg resetting 4260:4260
reg flushCounter 4268:4261
reg refill_way 4272:4269
reg uncachedInFlight_0 4273:4273
reg uncachedReqs_0_addr 4313:4274
reg uncachedReqs_0_tag 4320:4314
reg uncachedReqs_0_size 4322:4321
reg uncachedReqs_0_signed 4323:4323
reg s1_did_read 4324:4324
reg s1_read_mask 4325:4325
reg s2_hit_way 4329:4326
reg s2_victim_way_r 4331:4330
reg s2_probe_way 4335:4332
reg s2_req_addr 4375:4336
reg s2_req_tag 4382:4376
reg s2_req_size 4384:4383
reg s2_req_signed 4385:4385
reg s2_tlb_xcpt_pf_ld 4386:4386
reg s2_tlb_xcpt_pf_st 4387:4387
reg s2_tlb_xcpt_ae_ld 4388:4388
reg s2_tlb_xcpt_ae_st 4389:4389
reg s2_tlb_xcpt_ma_ld 4390:4390
reg s2_tlb_xcpt_ma_st 4391:4391
reg s2_pma_cacheable 4392:4392
reg s2_vaddr_r 4432:4393
reg s2_flush_valid_pre_tag_ecc 4433:4433
reg s2_meta_corrected_r 4455:4434
reg s2_meta_corrected_r_1 4477:4456
reg s2_meta_corrected_r_2 4499:4478
reg s2_meta_corrected_r_3 4521:4500
reg blockUncachedGrant 4522:4522
reg counter 4531:4523
reg s2_data 4595:4532
reg lrscAddr 4629:4596
reg pstore1_cmd 4634:4630
reg pstore1_data 4698:4635
reg pstore1_way 4702:4699
reg pstore1_rmw_r 4703:4703
reg pstore_drain_on_miss_REG 4704:4704
reg pstore2_way 4708:4705
reg pstore2_storegen_data_r 4716:4709
reg pstore2_storegen_data_r_1 4724:4717
reg pstore2_storegen_data_r_2 4732:4725
reg pstore2_storegen_data_r_3 4740:4733
reg pstore2_storegen_data_r_4 4748:4741
reg pstore2_storegen_data_r_5 4756:4749
reg pstore2_storegen_data_r_6 4764:4757
reg pstore2_storegen_data_r_7 4772:4765
reg s1_release_data_valid 4773:4773
reg io_cpu_s2_xcpt_REG 4774:4774
reg doUncachedResp 4775:4775
reg REG 4776:4776
reg io_cpu_perf_release_counter 4785:4777
--- Module: ICache
inst_ff:MaxPeriodFibonacciLFSR_1 repl_way_v0_prng 15:0
inst_macro:tag_array_0 tag_array 0:0
inst_macro:data_arrays_0_0 data_arrays_0 1:1
inst_macro:data_arrays_0_0 data_arrays_1 2:2
reg s1_valid 16:16
reg vb_array 272:17
reg s2_valid 273:273
reg s2_hit 274:274
reg invalidated 275:275
reg refill_valid 276:276
reg s2_request_refill_REG 277:277
reg refill_paddr 309:278
reg counter 318:310
reg accruedRefillError 319:319
reg s2_tag_hit_0 320:320
reg s2_tag_hit_1 321:321
reg s2_tag_hit_2 322:322
reg s2_tag_hit_3 323:323
reg s2_dout_0 355:324
reg s2_dout_1 387:356
reg s2_dout_2 419:388
reg s2_dout_3 451:420
reg s2_tl_error 452:452
--- Module: ShiftQueue
reg valid_0 0:0
reg valid_1 1:1
reg valid_2 2:2
reg valid_3 3:3
reg valid_4 4:4
reg elts_0_btb_taken 5:5
reg elts_0_btb_bridx 6:6
reg elts_0_btb_entry 11:7
reg elts_0_btb_bht_history 19:12
reg elts_0_pc 59:20
reg elts_0_data 91:60
reg elts_0_xcpt_pf_inst 92:92
reg elts_0_xcpt_ae_inst 93:93
reg elts_0_replay 94:94
reg elts_1_btb_taken 95:95
reg elts_1_btb_bridx 96:96
reg elts_1_btb_entry 101:97
reg elts_1_btb_bht_history 109:102
reg elts_1_pc 149:110
reg elts_1_data 181:150
reg elts_1_xcpt_pf_inst 182:182
reg elts_1_xcpt_ae_inst 183:183
reg elts_1_replay 184:184
reg elts_2_btb_taken 185:185
reg elts_2_btb_bridx 186:186
reg elts_2_btb_entry 191:187
reg elts_2_btb_bht_history 199:192
reg elts_2_pc 239:200
reg elts_2_data 271:240
reg elts_2_xcpt_pf_inst 272:272
reg elts_2_xcpt_ae_inst 273:273
reg elts_2_replay 274:274
reg elts_3_btb_taken 275:275
reg elts_3_btb_bridx 276:276
reg elts_3_btb_entry 281:277
reg elts_3_btb_bht_history 289:282
reg elts_3_pc 329:290
reg elts_3_data 361:330
reg elts_3_xcpt_pf_inst 362:362
reg elts_3_xcpt_ae_inst 363:363
reg elts_3_replay 364:364
reg elts_4_btb_taken 365:365
reg elts_4_btb_bridx 366:366
reg elts_4_btb_entry 371:367
reg elts_4_btb_bht_history 379:372
reg elts_4_pc 419:380
reg elts_4_data 451:420
reg elts_4_xcpt_pf_inst 452:452
reg elts_4_xcpt_ae_inst 453:453
reg elts_4_replay 454:454
--- Module: PMPChecker_2
--- Module: TLB_1
reg sectored_entries_0_0_tag 26:0
reg sectored_entries_0_0_data_0 67:27
reg sectored_entries_0_0_data_1 108:68
reg sectored_entries_0_0_data_2 149:109
reg sectored_entries_0_0_data_3 190:150
reg sectored_entries_0_0_valid_0 191:191
reg sectored_entries_0_0_valid_1 192:192
reg sectored_entries_0_0_valid_2 193:193
reg sectored_entries_0_0_valid_3 194:194
reg sectored_entries_0_1_tag 221:195
reg sectored_entries_0_1_data_0 262:222
reg sectored_entries_0_1_data_1 303:263
reg sectored_entries_0_1_data_2 344:304
reg sectored_entries_0_1_data_3 385:345
reg sectored_entries_0_1_valid_0 386:386
reg sectored_entries_0_1_valid_1 387:387
reg sectored_entries_0_1_valid_2 388:388
reg sectored_entries_0_1_valid_3 389:389
reg sectored_entries_0_2_tag 416:390
reg sectored_entries_0_2_data_0 457:417
reg sectored_entries_0_2_data_1 498:458
reg sectored_entries_0_2_data_2 539:499
reg sectored_entries_0_2_data_3 580:540
reg sectored_entries_0_2_valid_0 581:581
reg sectored_entries_0_2_valid_1 582:582
reg sectored_entries_0_2_valid_2 583:583
reg sectored_entries_0_2_valid_3 584:584
reg sectored_entries_0_3_tag 611:585
reg sectored_entries_0_3_data_0 652:612
reg sectored_entries_0_3_data_1 693:653
reg sectored_entries_0_3_data_2 734:694
reg sectored_entries_0_3_data_3 775:735
reg sectored_entries_0_3_valid_0 776:776
reg sectored_entries_0_3_valid_1 777:777
reg sectored_entries_0_3_valid_2 778:778
reg sectored_entries_0_3_valid_3 779:779
reg sectored_entries_0_4_tag 806:780
reg sectored_entries_0_4_data_0 847:807
reg sectored_entries_0_4_data_1 888:848
reg sectored_entries_0_4_data_2 929:889
reg sectored_entries_0_4_data_3 970:930
reg sectored_entries_0_4_valid_0 971:971
reg sectored_entries_0_4_valid_1 972:972
reg sectored_entries_0_4_valid_2 973:973
reg sectored_entries_0_4_valid_3 974:974
reg sectored_entries_0_5_tag 1001:975
reg sectored_entries_0_5_data_0 1042:1002
reg sectored_entries_0_5_data_1 1083:1043
reg sectored_entries_0_5_data_2 1124:1084
reg sectored_entries_0_5_data_3 1165:1125
reg sectored_entries_0_5_valid_0 1166:1166
reg sectored_entries_0_5_valid_1 1167:1167
reg sectored_entries_0_5_valid_2 1168:1168
reg sectored_entries_0_5_valid_3 1169:1169
reg sectored_entries_0_6_tag 1196:1170
reg sectored_entries_0_6_data_0 1237:1197
reg sectored_entries_0_6_data_1 1278:1238
reg sectored_entries_0_6_data_2 1319:1279
reg sectored_entries_0_6_data_3 1360:1320
reg sectored_entries_0_6_valid_0 1361:1361
reg sectored_entries_0_6_valid_1 1362:1362
reg sectored_entries_0_6_valid_2 1363:1363
reg sectored_entries_0_6_valid_3 1364:1364
reg sectored_entries_0_7_tag 1391:1365
reg sectored_entries_0_7_data_0 1432:1392
reg sectored_entries_0_7_data_1 1473:1433
reg sectored_entries_0_7_data_2 1514:1474
reg sectored_entries_0_7_data_3 1555:1515
reg sectored_entries_0_7_valid_0 1556:1556
reg sectored_entries_0_7_valid_1 1557:1557
reg sectored_entries_0_7_valid_2 1558:1558
reg sectored_entries_0_7_valid_3 1559:1559
reg superpage_entries_0_level 1561:1560
reg superpage_entries_0_tag 1588:1562
reg superpage_entries_0_data_0 1629:1589
reg superpage_entries_0_valid_0 1630:1630
reg superpage_entries_1_level 1632:1631
reg superpage_entries_1_tag 1659:1633
reg superpage_entries_1_data_0 1700:1660
reg superpage_entries_1_valid_0 1701:1701
reg superpage_entries_2_level 1703:1702
reg superpage_entries_2_tag 1730:1704
reg superpage_entries_2_data_0 1771:1731
reg superpage_entries_2_valid_0 1772:1772
reg superpage_entries_3_level 1774:1773
reg superpage_entries_3_tag 1801:1775
reg superpage_entries_3_data_0 1842:1802
reg superpage_entries_3_valid_0 1843:1843
reg special_entry_level 1845:1844
reg special_entry_tag 1872:1846
reg special_entry_data_0 1913:1873
reg special_entry_valid_0 1914:1914
reg state 1916:1915
reg r_refill_tag 1943:1917
reg r_superpage_repl_addr 1945:1944
reg r_sectored_repl_addr 1948:1946
reg r_sectored_hit_valid 1949:1949
reg r_sectored_hit_bits 1952:1950
reg r_need_gpa 1953:1953
reg state_vec_0 1960:1954
reg state_reg_1 1963:1961
--- Module: BTB
AsyncMem table 1x512 idx=0
reg idxs_0 12:0
reg idxs_1 25:13
reg idxs_2 38:26
reg idxs_3 51:39
reg idxs_4 64:52
reg idxs_5 77:65
reg idxs_6 90:78
reg idxs_7 103:91
reg idxs_8 116:104
reg idxs_9 129:117
reg idxs_10 142:130
reg idxs_11 155:143
reg idxs_12 168:156
reg idxs_13 181:169
reg idxs_14 194:182
reg idxs_15 207:195
reg idxs_16 220:208
reg idxs_17 233:221
reg idxs_18 246:234
reg idxs_19 259:247
reg idxs_20 272:260
reg idxs_21 285:273
reg idxs_22 298:286
reg idxs_23 311:299
reg idxs_24 324:312
reg idxs_25 337:325
reg idxs_26 350:338
reg idxs_27 363:351
reg idxPages_0 366:364
reg idxPages_1 369:367
reg idxPages_2 372:370
reg idxPages_3 375:373
reg idxPages_4 378:376
reg idxPages_5 381:379
reg idxPages_6 384:382
reg idxPages_7 387:385
reg idxPages_8 390:388
reg idxPages_9 393:391
reg idxPages_10 396:394
reg idxPages_11 399:397
reg idxPages_12 402:400
reg idxPages_13 405:403
reg idxPages_14 408:406
reg idxPages_15 411:409
reg idxPages_16 414:412
reg idxPages_17 417:415
reg idxPages_18 420:418
reg idxPages_19 423:421
reg idxPages_20 426:424
reg idxPages_21 429:427
reg idxPages_22 432:430
reg idxPages_23 435:433
reg idxPages_24 438:436
reg idxPages_25 441:439
reg idxPages_26 444:442
reg idxPages_27 447:445
reg tgts_0 460:448
reg tgts_1 473:461
reg tgts_2 486:474
reg tgts_3 499:487
reg tgts_4 512:500
reg tgts_5 525:513
reg tgts_6 538:526
reg tgts_7 551:539
reg tgts_8 564:552
reg tgts_9 577:565
reg tgts_10 590:578
reg tgts_11 603:591
reg tgts_12 616:604
reg tgts_13 629:617
reg tgts_14 642:630
reg tgts_15 655:643
reg tgts_16 668:656
reg tgts_17 681:669
reg tgts_18 694:682
reg tgts_19 707:695
reg tgts_20 720:708
reg tgts_21 733:721
reg tgts_22 746:734
reg tgts_23 759:747
reg tgts_24 772:760
reg tgts_25 785:773
reg tgts_26 798:786
reg tgts_27 811:799
reg tgtPages_0 814:812
reg tgtPages_1 817:815
reg tgtPages_2 820:818
reg tgtPages_3 823:821
reg tgtPages_4 826:824
reg tgtPages_5 829:827
reg tgtPages_6 832:830
reg tgtPages_7 835:833
reg tgtPages_8 838:836
reg tgtPages_9 841:839
reg tgtPages_10 844:842
reg tgtPages_11 847:845
reg tgtPages_12 850:848
reg tgtPages_13 853:851
reg tgtPages_14 856:854
reg tgtPages_15 859:857
reg tgtPages_16 862:860
reg tgtPages_17 865:863
reg tgtPages_18 868:866
reg tgtPages_19 871:869
reg tgtPages_20 874:872
reg tgtPages_21 877:875
reg tgtPages_22 880:878
reg tgtPages_23 883:881
reg tgtPages_24 886:884
reg tgtPages_25 889:887
reg tgtPages_26 892:890
reg tgtPages_27 895:893
reg pages_0 920:896
reg pages_1 945:921
reg pages_2 970:946
reg pages_3 995:971
reg pages_4 1020:996
reg pages_5 1045:1021
reg pageValid 1051:1046
reg isValid 1079:1052
reg cfiType_0 1081:1080
reg cfiType_1 1083:1082
reg cfiType_2 1085:1084
reg cfiType_3 1087:1086
reg cfiType_4 1089:1088
reg cfiType_5 1091:1090
reg cfiType_6 1093:1092
reg cfiType_7 1095:1094
reg cfiType_8 1097:1096
reg cfiType_9 1099:1098
reg cfiType_10 1101:1100
reg cfiType_11 1103:1102
reg cfiType_12 1105:1104
reg cfiType_13 1107:1106
reg cfiType_14 1109:1108
reg cfiType_15 1111:1110
reg cfiType_16 1113:1112
reg cfiType_17 1115:1114
reg cfiType_18 1117:1116
reg cfiType_19 1119:1118
reg cfiType_20 1121:1120
reg cfiType_21 1123:1122
reg cfiType_22 1125:1124
reg cfiType_23 1127:1126
reg cfiType_24 1129:1128
reg cfiType_25 1131:1130
reg cfiType_26 1133:1132
reg cfiType_27 1135:1134
reg brIdx_0 1136:1136
reg brIdx_1 1137:1137
reg brIdx_2 1138:1138
reg brIdx_3 1139:1139
reg brIdx_4 1140:1140
reg brIdx_5 1141:1141
reg brIdx_6 1142:1142
reg brIdx_7 1143:1143
reg brIdx_8 1144:1144
reg brIdx_9 1145:1145
reg brIdx_10 1146:1146
reg brIdx_11 1147:1147
reg brIdx_12 1148:1148
reg brIdx_13 1149:1149
reg brIdx_14 1150:1150
reg brIdx_15 1151:1151
reg brIdx_16 1152:1152
reg brIdx_17 1153:1153
reg brIdx_18 1154:1154
reg brIdx_19 1155:1155
reg brIdx_20 1156:1156
reg brIdx_21 1157:1157
reg brIdx_22 1158:1158
reg brIdx_23 1159:1159
reg brIdx_24 1160:1160
reg brIdx_25 1161:1161
reg brIdx_26 1162:1162
reg brIdx_27 1163:1163
reg r_btb_updatePipe_valid 1164:1164
reg r_btb_updatePipe_bits_prediction_entry 1169:1165
reg r_btb_updatePipe_bits_pc 1208:1170
reg r_btb_updatePipe_bits_isValid 1209:1209
reg r_btb_updatePipe_bits_br_pc 1248:1210
reg r_btb_updatePipe_bits_cfiType 1250:1249
reg nextPageRepl 1253:1251
reg state_reg 1280:1254
reg r_respPipe_valid 1281:1281
reg r_respPipe_bits_taken 1282:1282
reg r_respPipe_bits_entry 1287:1283
reg history 1295:1288
reg reset_waddr 1305:1296
reg count 1308:1306
reg pos 1311:1309
reg stack_0 1350:1312
reg stack_1 1389:1351
reg stack_2 1428:1390
reg stack_3 1467:1429
reg stack_4 1506:1468
reg stack_5 1545:1507
--- Module: Frontend
inst_ff:ICache icache 452:0
inst_macro:ICache icache 2:0
inst_ff:ShiftQueue fq 907:453
inst_ff:TLB_1 tlb 2871:908
inst_ff:BTB btb 4417:2872
inst_macro:BTB btb 3:3
reg s1_valid 4418:4418
reg s2_valid 4419:4419
reg s1_pc 4459:4420
reg s1_speculative 4460:4460
reg s2_pc 4500:4461
reg s2_btb_resp_valid 4501:4501
reg s2_btb_resp_bits_taken 4502:4502
reg s2_btb_resp_bits_bridx 4503:4503
reg s2_btb_resp_bits_entry 4508:4504
reg s2_btb_resp_bits_bht_history 4516:4509
reg s2_btb_resp_bits_bht_value 4517:4517
reg s2_tlb_resp_miss 4518:4518
reg s2_tlb_resp_pf_inst 4519:4519
reg s2_tlb_resp_ae_inst 4520:4520
reg s2_tlb_resp_cacheable 4521:4521
reg s2_speculative 4522:4522
reg s2_partial_insn_valid 4523:4523
reg s2_partial_insn 4539:4524
reg wrong_path 4540:4540
reg s2_replay_REG 4541:4541
reg fq_io_enq_valid_REG 4542:4542
--- Module: FPUDecoder
--- Module: MulAddRecFNToRaw_preMul
--- Module: MulAddRecFNToRaw_postMul
--- Module: RoundAnyRawFNToRecFN
--- Module: RoundRawFNToRecFN
--- Module: MulAddRecFNPipe
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny 0:0
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNAOrB 1:1
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfA 2:2
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroA 3:3
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfB 4:4
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroB 5:5
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_signProd 6:6
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNC 7:7
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfC 8:8
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroC 9:9
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum 19:10
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_doSubMags 20:20
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CIsDominant 21:21
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist 26:22
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_highAlignedSigC 52:27
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_bit0AlignedSigC 53:53
reg mulAddRecFNToRaw_postMul_io_mulAddResult_b 102:54
reg mulAddRecFNToRaw_postMul_io_roundingMode_b 105:103
reg roundingMode_stage0_b 108:106
reg valid_stage0_v 109:109
reg roundRawFNToRecFN_io_invalidExc_b 110:110
reg roundRawFNToRecFN_io_in_b_isNaN 111:111
reg roundRawFNToRecFN_io_in_b_isInf 112:112
reg roundRawFNToRecFN_io_in_b_isZero 113:113
reg roundRawFNToRecFN_io_in_b_sign 114:114
reg roundRawFNToRecFN_io_in_b_sExp 124:115
reg roundRawFNToRecFN_io_in_b_sig 151:125
reg roundRawFNToRecFN_io_roundingMode_b 154:152
--- Module: FPUFMAPipe
inst_ff:MulAddRecFNPipe fma 154:0
reg valid 155:155
reg in_rm 158:156
reg in_fmaCmd 160:159
reg in_in1 225:161
reg in_in2 290:226
reg in_in3 355:291
--- Module: CompareRecFN
--- Module: RecFNToIN
--- Module: RecFNToIN_1
--- Module: FPToInt
reg in_ren2 0:0
reg in_typeTagOut 2:1
reg in_wflags 3:3
reg in_rm 6:4
reg in_typ 8:7
reg in_fmt 10:9
reg in_in1 75:11
reg in_in2 140:76
--- Module: RoundAnyRawFNToRecFN_1
--- Module: INToRecFN
--- Module: RoundAnyRawFNToRecFN_2
--- Module: INToRecFN_1
--- Module: IntToFP
reg inPipe_valid 0:0
reg inPipe_bits_typeTagIn 2:1
reg inPipe_bits_wflags 3:3
reg inPipe_bits_rm 6:4
reg inPipe_bits_typ 8:7
reg inPipe_bits_in1 72:9
reg io_out_b_data 137:73
reg io_out_b_exc 142:138
--- Module: RoundAnyRawFNToRecFN_3
--- Module: RecFNToRecFN
--- Module: FPToFP
reg inPipe_valid 0:0
reg inPipe_bits_ren2 1:1
reg inPipe_bits_typeTagOut 3:2
reg inPipe_bits_wflags 4:4
reg inPipe_bits_rm 7:5
reg inPipe_bits_in1 72:8
reg inPipe_bits_in2 137:73
reg io_out_b_data 202:138
reg io_out_b_exc 207:203
--- Module: MulAddRecFNToRaw_preMul_1
--- Module: MulAddRecFNToRaw_postMul_1
--- Module: RoundAnyRawFNToRecFN_4
--- Module: RoundRawFNToRecFN_1
--- Module: MulAddRecFNPipe_1
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny 0:0
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNAOrB 1:1
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfA 2:2
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroA 3:3
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfB 4:4
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroB 5:5
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_signProd 6:6
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNC 7:7
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfC 8:8
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroC 9:9
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum 22:10
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_doSubMags 23:23
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CIsDominant 24:24
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist 30:25
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_highAlignedSigC 85:31
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_bit0AlignedSigC 86:86
reg mulAddRecFNToRaw_postMul_io_mulAddResult_b 193:87
reg mulAddRecFNToRaw_postMul_io_roundingMode_b 196:194
reg roundingMode_stage0_b 199:197
reg valid_stage0_v 200:200
reg roundRawFNToRecFN_io_invalidExc_b 201:201
reg roundRawFNToRecFN_io_in_b_isNaN 202:202
reg roundRawFNToRecFN_io_in_b_isInf 203:203
reg roundRawFNToRecFN_io_in_b_isZero 204:204
reg roundRawFNToRecFN_io_in_b_sign 205:205
reg roundRawFNToRecFN_io_in_b_sExp 218:206
reg roundRawFNToRecFN_io_in_b_sig 274:219
reg roundRawFNToRecFN_io_roundingMode_b 277:275
reg io_validout_v 278:278
--- Module: FPUFMAPipe_1
inst_ff:MulAddRecFNPipe_1 fma 278:0
reg valid 279:279
reg in_rm 282:280
reg in_fmaCmd 284:283
reg in_in1 349:285
reg in_in2 414:350
reg in_in3 479:415
reg io_out_b_data 544:480
reg io_out_b_exc 549:545
--- Module: DivSqrtRawFN_small
reg cycleNum 4:0
reg inReady 5:5
reg rawOutValid 6:6
reg sqrtOp_Z 7:7
reg majorExc_Z 8:8
reg isNaN_Z 9:9
reg isInf_Z 10:10
reg isZero_Z 11:11
reg sign_Z 12:12
reg sExp_Z 22:13
reg fractB_Z 46:23
reg roundingMode_Z 49:47
reg rem_Z 75:50
reg notZeroRem_Z 76:76
reg sigX_Z 102:77
--- Module: DivSqrtRecFNToRaw_small
inst_ff:DivSqrtRawFN_small divSqrtRawFN_ 102:0
--- Module: RoundRawFNToRecFN_2
--- Module: DivSqrtRecFN_small
inst_ff:DivSqrtRecFNToRaw_small divSqrtRecFNToRaw 102:0
--- Module: DivSqrtRawFN_small_1
reg cycleNum 5:0
reg inReady 6:6
reg rawOutValid 7:7
reg sqrtOp_Z 8:8
reg majorExc_Z 9:9
reg isNaN_Z 10:10
reg isInf_Z 11:11
reg isZero_Z 12:12
reg sign_Z 13:13
reg sExp_Z 26:14
reg fractB_Z 79:27
reg roundingMode_Z 82:80
reg rem_Z 137:83
reg notZeroRem_Z 138:138
reg sigX_Z 193:139
--- Module: DivSqrtRecFNToRaw_small_1
inst_ff:DivSqrtRawFN_small_1 divSqrtRawFN_ 193:0
--- Module: RoundRawFNToRecFN_3
--- Module: DivSqrtRecFN_small_1
inst_ff:DivSqrtRecFNToRaw_small_1 divSqrtRecFNToRaw 193:0
--- Module: FPU
AsyncMem regfile 65x32 idx=0
inst_ff:FPUFMAPipe sfma 355:0
inst_ff:FPToInt fpiu 496:356
inst_ff:IntToFP ifpu 639:497
inst_ff:FPToFP fpmu 847:640
inst_ff:FPUFMAPipe_1 dfma 1397:848
inst_ff:DivSqrtRecFN_small divSqrt 1500:1398
inst_ff:DivSqrtRecFN_small_1 divSqrt_1 1694:1501
reg ex_reg_valid 1695:1695
reg ex_reg_inst 1727:1696
reg ex_reg_ctrl_ren2 1728:1728
reg ex_reg_ctrl_ren3 1729:1729
reg ex_reg_ctrl_swap23 1730:1730
reg ex_reg_ctrl_typeTagIn 1732:1731
reg ex_reg_ctrl_typeTagOut 1734:1733
reg ex_reg_ctrl_fromint 1735:1735
reg ex_reg_ctrl_toint 1736:1736
reg ex_reg_ctrl_fastpipe 1737:1737
reg ex_reg_ctrl_fma 1738:1738
reg ex_reg_ctrl_div 1739:1739
reg ex_reg_ctrl_sqrt 1740:1740
reg ex_reg_ctrl_wflags 1741:1741
reg ex_ra_0 1746:1742
reg ex_ra_1 1751:1747
reg ex_ra_2 1756:1752
reg load_wb 1757:1757
reg load_wb_typeTag 1759:1758
reg load_wb_data 1823:1760
reg load_wb_tag 1828:1824
reg mem_reg_valid 1829:1829
reg mem_reg_inst 1861:1830
reg wb_reg_valid 1862:1862
reg mem_ctrl_typeTagOut 1864:1863
reg mem_ctrl_fromint 1865:1865
reg mem_ctrl_toint 1866:1866
reg mem_ctrl_fastpipe 1867:1867
reg mem_ctrl_fma 1868:1868
reg mem_ctrl_div 1869:1869
reg mem_ctrl_sqrt 1870:1870
reg mem_ctrl_wflags 1871:1871
reg wb_ctrl_toint 1872:1872
reg divSqrt_waddr 1877:1873
reg wen 1880:1878
reg wbInfo_0_rd 1885:1881
reg wbInfo_0_typeTag 1886:1886
reg wbInfo_0_pipeid 1888:1887
reg wbInfo_1_rd 1893:1889
reg wbInfo_1_typeTag 1894:1894
reg wbInfo_1_pipeid 1896:1895
reg wbInfo_2_rd 1901:1897
reg wbInfo_2_typeTag 1902:1902
reg wbInfo_2_pipeid 1904:1903
reg write_port_busy 1905:1905
reg divSqrt_killed 1906:1906
reg wb_toint_exc 1911:1907
reg io_sboard_set_REG 1912:1912
--- Module: HellaCacheArbiter
reg s1_id 0:0
reg s2_id 1:1
--- Module: Arbiter
--- Module: OptimizationBarrier_42
--- Module: OptimizationBarrier_43
--- Module: PTW
inst_macro:l2_tlb_ram l2_tlb_ram 0:0
reg state 2:0
reg l2_refill 3:3
reg resp_valid_0 4:4
reg resp_valid_1 5:5
reg invalidated 6:6
reg count 8:7
reg resp_ae_ptw 9:9
reg resp_ae_final 10:10
reg r_req_addr 37:11
reg r_req_need_gpa 38:38
reg r_req_dest 39:39
reg r_pte_ppn 93:40
reg r_pte_d 94:94
reg r_pte_a 95:95
reg r_pte_g 96:96
reg r_pte_u 97:97
reg r_pte_x 98:98
reg r_pte_w 99:99
reg r_pte_r 100:100
reg r_pte_v 101:101
reg mem_resp_valid 102:102
reg mem_resp_data 166:103
reg state_reg 173:167
reg valid 181:174
reg tags__0 213:182
reg tags__1 245:214
reg tags__2 277:246
reg tags__3 309:278
reg tags__4 341:310
reg tags__5 373:342
reg tags__6 405:374
reg tags__7 437:406
reg data__0 457:438
reg data__1 477:458
reg data__2 497:478
reg data__3 517:498
reg data__4 537:518
reg data__5 557:538
reg data__6 577:558
reg data__7 597:578
reg pte_hit 598:598
reg g_0 1622:599
reg valid_2_0 2646:1623
reg s1_valid 2647:2647
reg s2_valid 2648:2648
reg r_2 2692:2649
reg s2_valid_vec 2693:2693
reg s2_g_vec_0 2694:2694
--- Module: RVCExpander
--- Module: IBuf
reg nBufValid 0:0
reg buf__pc 40:1
reg buf__data 72:41
reg buf__xcpt_pf_inst 73:73
reg buf__xcpt_ae_inst 74:74
reg buf__replay 75:75
reg ibufBTBResp_entry 80:76
reg ibufBTBResp_bht_history 88:81
--- Module: CSRFile
reg reg_mstatus_prv 1:0
reg reg_mstatus_gva 2:2
reg reg_mstatus_tsr 3:3
reg reg_mstatus_tw 4:4
reg reg_mstatus_tvm 5:5
reg reg_mstatus_mxr 6:6
reg reg_mstatus_sum 7:7
reg reg_mstatus_mprv 8:8
reg reg_mstatus_fs 10:9
reg reg_mstatus_mpp 12:11
reg reg_mstatus_spp 13:13
reg reg_mstatus_mpie 14:14
reg reg_mstatus_spie 15:15
reg reg_mstatus_mie 16:16
reg reg_mstatus_sie 17:17
reg reg_dcsr_prv 19:18
reg reg_singleStepped 20:20
reg reg_dcsr_ebreakm 21:21
reg reg_dcsr_ebreaks 22:22
reg reg_dcsr_ebreaku 23:23
reg reg_debug 24:24
reg reg_mideleg 88:25
reg reg_medeleg 152:89
reg reg_dcsr_cause 155:153
reg reg_dcsr_step 156:156
reg reg_dpc 196:157
reg reg_dscratch 260:197
reg reg_bp_0_control_dmode 261:261
reg reg_bp_0_control_action 262:262
reg reg_bp_0_control_tmatch 264:263
reg reg_bp_0_control_m 265:265
reg reg_bp_0_control_s 266:266
reg reg_bp_0_control_u 267:267
reg reg_bp_0_control_x 268:268
reg reg_bp_0_control_w 269:269
reg reg_bp_0_control_r 270:270
reg reg_bp_0_address 309:271
reg reg_pmp_0_cfg_l 310:310
reg reg_pmp_0_cfg_a 312:311
reg reg_pmp_0_cfg_x 313:313
reg reg_pmp_0_cfg_w 314:314
reg reg_pmp_0_cfg_r 315:315
reg reg_pmp_0_addr 345:316
reg reg_pmp_1_cfg_l 346:346
reg reg_pmp_1_cfg_a 348:347
reg reg_pmp_1_cfg_x 349:349
reg reg_pmp_1_cfg_w 350:350
reg reg_pmp_1_cfg_r 351:351
reg reg_pmp_1_addr 381:352
reg reg_pmp_2_cfg_l 382:382
reg reg_pmp_2_cfg_a 384:383
reg reg_pmp_2_cfg_x 385:385
reg reg_pmp_2_cfg_w 386:386
reg reg_pmp_2_cfg_r 387:387
reg reg_pmp_2_addr 417:388
reg reg_pmp_3_cfg_l 418:418
reg reg_pmp_3_cfg_a 420:419
reg reg_pmp_3_cfg_x 421:421
reg reg_pmp_3_cfg_w 422:422
reg reg_pmp_3_cfg_r 423:423
reg reg_pmp_3_addr 453:424
reg reg_pmp_4_cfg_l 454:454
reg reg_pmp_4_cfg_a 456:455
reg reg_pmp_4_cfg_x 457:457
reg reg_pmp_4_cfg_w 458:458
reg reg_pmp_4_cfg_r 459:459
reg reg_pmp_4_addr 489:460
reg reg_pmp_5_cfg_l 490:490
reg reg_pmp_5_cfg_a 492:491
reg reg_pmp_5_cfg_x 493:493
reg reg_pmp_5_cfg_w 494:494
reg reg_pmp_5_cfg_r 495:495
reg reg_pmp_5_addr 525:496
reg reg_pmp_6_cfg_l 526:526
reg reg_pmp_6_cfg_a 528:527
reg reg_pmp_6_cfg_x 529:529
reg reg_pmp_6_cfg_w 530:530
reg reg_pmp_6_cfg_r 531:531
reg reg_pmp_6_addr 561:532
reg reg_pmp_7_cfg_l 562:562
reg reg_pmp_7_cfg_a 564:563
reg reg_pmp_7_cfg_x 565:565
reg reg_pmp_7_cfg_w 566:566
reg reg_pmp_7_cfg_r 567:567
reg reg_pmp_7_addr 597:568
reg reg_mie 661:598
reg reg_mip_seip 662:662
reg reg_mip_stip 663:663
reg reg_mip_ssip 664:664
reg reg_mepc 704:665
reg reg_mcause 768:705
reg reg_mtval 808:769
reg reg_mscratch 872:809
reg reg_mtvec 904:873
reg reg_mcounteren 936:905
reg reg_scounteren 968:937
reg reg_sepc 1008:969
reg reg_scause 1072:1009
reg reg_stval 1112:1073
reg reg_sscratch 1176:1113
reg reg_stvec 1215:1177
reg reg_satp_mode 1219:1216
reg reg_satp_ppn 1263:1220
reg reg_wfi 1264:1264
reg reg_fflags 1269:1265
reg reg_frm 1272:1270
reg reg_mcountinhibit 1275:1273
reg small 1281:1276
reg large 1339:1282
reg small_1 1345:1340
reg large_1 1403:1346
reg reg_misa 1467:1404
reg reg_custom_0 1531:1468
reg io_status_cease_r 1532:1532
--- Module: BreakpointUnit
--- Module: ALU
--- Module: MulDiv
reg state 2:0
reg req_dw 3:3
reg req_tag 8:4
reg count 15:9
reg neg_out 16:16
reg isHi 17:17
reg resHi 18:18
reg divisor 83:19
reg remainder 213:84
--- Module: plusarg_reader_90
--- Module: PlusArgTimeout
--- Module: Rocket
inst_ff:IBuf ibuf 88:0
AsyncMem rf 64x31 idx=0
inst_ff:CSRFile csr 1621:89
inst_ff:MulDiv div 1835:1622
reg id_reg_pause 1836:1836
reg imem_might_request_reg 1837:1837
reg ex_ctrl_fp 1838:1838
reg ex_ctrl_branch 1839:1839
reg ex_ctrl_jal 1840:1840
reg ex_ctrl_jalr 1841:1841
reg ex_ctrl_rxs2 1842:1842
reg ex_ctrl_rxs1 1843:1843
reg ex_ctrl_sel_alu2 1845:1844
reg ex_ctrl_sel_alu1 1847:1846
reg ex_ctrl_sel_imm 1850:1848
reg ex_ctrl_alu_dw 1851:1851
reg ex_ctrl_alu_fn 1855:1852
reg ex_ctrl_mem 1856:1856
reg ex_ctrl_mem_cmd 1861:1857
reg ex_ctrl_rfs1 1862:1862
reg ex_ctrl_rfs2 1863:1863
reg ex_ctrl_wfd 1864:1864
reg ex_ctrl_div 1865:1865
reg ex_ctrl_wxd 1866:1866
reg ex_ctrl_csr 1869:1867
reg ex_ctrl_fence_i 1870:1870
reg mem_ctrl_fp 1871:1871
reg mem_ctrl_branch 1872:1872
reg mem_ctrl_jal 1873:1873
reg mem_ctrl_jalr 1874:1874
reg mem_ctrl_rxs2 1875:1875
reg mem_ctrl_rxs1 1876:1876
reg mem_ctrl_mem 1877:1877
reg mem_ctrl_rfs1 1878:1878
reg mem_ctrl_rfs2 1879:1879
reg mem_ctrl_wfd 1880:1880
reg mem_ctrl_div 1881:1881
reg mem_ctrl_wxd 1882:1882
reg mem_ctrl_csr 1885:1883
reg mem_ctrl_fence_i 1886:1886
reg wb_ctrl_rxs2 1887:1887
reg wb_ctrl_rxs1 1888:1888
reg wb_ctrl_mem 1889:1889
reg wb_ctrl_rfs1 1890:1890
reg wb_ctrl_rfs2 1891:1891
reg wb_ctrl_wfd 1892:1892
reg wb_ctrl_div 1893:1893
reg wb_ctrl_wxd 1894:1894
reg wb_ctrl_csr 1897:1895
reg wb_ctrl_fence_i 1898:1898
reg ex_reg_xcpt_interrupt 1899:1899
reg ex_reg_valid 1900:1900
reg ex_reg_rvc 1901:1901
reg ex_reg_btb_resp_entry 1906:1902
reg ex_reg_btb_resp_bht_history 1914:1907
reg ex_reg_xcpt 1915:1915
reg ex_reg_flush_pipe 1916:1916
reg ex_reg_load_use 1917:1917
reg ex_reg_cause 1981:1918
reg ex_reg_replay 1982:1982
reg ex_reg_pc 2022:1983
reg ex_reg_mem_size 2024:2023
reg ex_reg_inst 2056:2025
reg ex_reg_raw_inst 2088:2057
reg mem_reg_xcpt_interrupt 2089:2089
reg mem_reg_valid 2090:2090
reg mem_reg_rvc 2091:2091
reg mem_reg_btb_resp_entry 2096:2092
reg mem_reg_btb_resp_bht_history 2104:2097
reg mem_reg_xcpt 2105:2105
reg mem_reg_replay 2106:2106
reg mem_reg_flush_pipe 2107:2107
reg mem_reg_cause 2171:2108
reg mem_reg_slow_bypass 2172:2172
reg mem_reg_load 2173:2173
reg mem_reg_store 2174:2174
reg mem_reg_sfence 2175:2175
reg mem_reg_pc 2215:2176
reg mem_reg_inst 2247:2216
reg mem_reg_mem_size 2249:2248
reg mem_reg_hls_or_dv 2250:2250
reg mem_reg_raw_inst 2282:2251
reg mem_reg_wdata 2346:2283
reg mem_reg_rs2 2410:2347
reg mem_br_taken 2411:2411
reg wb_reg_valid 2412:2412
reg wb_reg_xcpt 2413:2413
reg wb_reg_replay 2414:2414
reg wb_reg_flush_pipe 2415:2415
reg wb_reg_cause 2479:2416
reg wb_reg_sfence 2480:2480
reg wb_reg_pc 2520:2481
reg wb_reg_mem_size 2522:2521
reg wb_reg_hls_or_dv 2523:2523
reg wb_reg_inst 2555:2524
reg wb_reg_raw_inst 2587:2556
reg wb_reg_wdata 2651:2588
reg id_reg_fence 2652:2652
reg ex_reg_rs_bypass_0 2653:2653
reg ex_reg_rs_bypass_1 2654:2654
reg ex_reg_rs_lsb_0 2656:2655
reg ex_reg_rs_lsb_1 2658:2657
reg ex_reg_rs_msb_0 2720:2659
reg ex_reg_rs_msb_1 2782:2721
reg _r 2814:2783
reg id_stall_fpu__r 2846:2815
reg blocked 2847:2847
reg div_io_kill_REG 2848:2848
reg coreMonitorBundle_rd0val_x23 2912:2849
reg coreMonitorBundle_rd0val_REG 2976:2913
reg coreMonitorBundle_rd1val_x29 3040:2977
reg coreMonitorBundle_rd1val_REG 3104:3041
--- Module: RocketTile
inst_ff:TLXbar_7 tlMasterXbar 12:0
inst_ff:DCache dcache 4798:13
inst_macro:DCache dcache 1:0
inst_ff:Frontend frontend 9341:4799
inst_macro:Frontend frontend 5:2
inst_ff:FPU fpuOpt 11254:9342
inst_macro:FPU fpuOpt 6:6
inst_ff:HellaCacheArbiter dcacheArb 11256:11255
inst_ff:PTW ptw 13951:11257
inst_macro:PTW ptw 7:7
inst_ff:Rocket core 17056:13952
inst_macro:Rocket core 8:8
reg bundleOut_0_0_REG 17057:17057
--- Module: TileResetDomain
inst_ff:RocketTile tile 17057:0
inst_macro:RocketTile tile 8:0
--- Module: TLBuffer_17
--- Module: TLMonitor_45
--- Module: Queue_34
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 2x2 idx=3
AsyncMem ram_address 32x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_35
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 2x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 2x2 idx=3
AsyncMem ram_sink 3x2 idx=4
AsyncMem ram_denied 1x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_36
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 2x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 2x2 idx=3
AsyncMem ram_address 32x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_corrupt 1x2 idx=6
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_37
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 4x2 idx=2
AsyncMem ram_source 2x2 idx=3
AsyncMem ram_address 32x2 idx=4
AsyncMem ram_data 64x2 idx=5
AsyncMem ram_corrupt 1x2 idx=6
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_18
inst_ff:Queue_34 bundleOut_0_a_q 2:0
inst_macro:Queue_34 bundleOut_0_a_q 7:0
inst_ff:Queue_35 bundleIn_0_d_q 5:3
inst_macro:Queue_35 bundleIn_0_d_q 15:8
inst_ff:Queue_36 bundleIn_0_b_q 8:6
inst_macro:Queue_36 bundleIn_0_b_q 22:16
inst_ff:Queue_37 bundleOut_0_c_q 11:9
inst_macro:Queue_37 bundleOut_0_c_q 29:23
inst_ff:Queue_23 bundleOut_0_e_q 14:12
inst_macro:Queue_23 bundleOut_0_e_q 30:30
--- Module: NonSyncResetSynchronizerPrimitiveShiftReg_d3
reg sync_0 0:0
reg sync_1 1:1
reg sync_2 2:2
--- Module: SynchronizerShiftReg_w1_d3
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain 2:0
--- Module: IntSyncAsyncCrossingSink
inst_ff:SynchronizerShiftReg_w1_d3 chain 2:0
--- Module: IntSyncSyncCrossingSink
--- Module: AsyncResetRegVec_w1_i0
reg reg 0:0
--- Module: IntSyncCrossingSource_1
inst_ff:AsyncResetRegVec_w1_i0 reg 0:0
--- Module: TilePRCIDomain
inst_ff:TileResetDomain tile_reset_domain 17057:0
inst_macro:TileResetDomain tile_reset_domain 8:0
inst_ff:TLBuffer_18 buffer_1 17072:17058
inst_macro:TLBuffer_18 buffer_1 39:9
inst_ff:IntSyncAsyncCrossingSink intsink 17075:17073
inst_ff:IntSyncCrossingSource_1 intsource_1 17076:17076
inst_ff:IntSyncCrossingSource_1 intsource_2 17077:17077
inst_ff:IntSyncCrossingSource_1 intsource_3 17078:17078
--- Module: TLMonitor_46
--- Module: LevelGateway
reg inFlight 0:0
--- Module: PLICFanIn
--- Module: Queue_39
AsyncMem ram_read 1x1 idx=0
AsyncMem ram_index 23x1 idx=1
AsyncMem ram_data 64x1 idx=2
AsyncMem ram_mask 8x1 idx=3
AsyncMem ram_extra_tlrr_extra_source 8x1 idx=4
AsyncMem ram_extra_tlrr_extra_size 2x1 idx=5
reg maybe_full 0:0
--- Module: TLPLIC
inst_ff:LevelGateway gateways_gateway 0:0
inst_ff:LevelGateway gateways_gateway_1 1:1
inst_ff:LevelGateway gateways_gateway_2 2:2
inst_ff:LevelGateway gateways_gateway_3 3:3
inst_ff:LevelGateway gateways_gateway_4 4:4
inst_ff:LevelGateway gateways_gateway_5 5:5
inst_ff:LevelGateway gateways_gateway_6 6:6
inst_ff:LevelGateway gateways_gateway_7 7:7
inst_ff:LevelGateway gateways_gateway_8 8:8
inst_ff:LevelGateway gateways_gateway_9 9:9
inst_ff:LevelGateway gateways_gateway_10 10:10
inst_ff:LevelGateway gateways_gateway_11 11:11
inst_ff:LevelGateway gateways_gateway_12 12:12
inst_ff:LevelGateway gateways_gateway_13 13:13
inst_ff:LevelGateway gateways_gateway_14 14:14
inst_ff:LevelGateway gateways_gateway_15 15:15
inst_ff:LevelGateway gateways_gateway_16 16:16
inst_ff:LevelGateway gateways_gateway_17 17:17
inst_ff:LevelGateway gateways_gateway_18 18:18
inst_ff:LevelGateway gateways_gateway_19 19:19
inst_ff:LevelGateway gateways_gateway_20 20:20
inst_ff:LevelGateway gateways_gateway_21 21:21
inst_ff:LevelGateway gateways_gateway_22 22:22
inst_ff:LevelGateway gateways_gateway_23 23:23
inst_ff:LevelGateway gateways_gateway_24 24:24
inst_ff:LevelGateway gateways_gateway_25 25:25
inst_ff:LevelGateway gateways_gateway_26 26:26
inst_ff:LevelGateway gateways_gateway_27 27:27
inst_ff:LevelGateway gateways_gateway_28 28:28
inst_ff:LevelGateway gateways_gateway_29 29:29
inst_ff:LevelGateway gateways_gateway_30 30:30
inst_ff:LevelGateway gateways_gateway_31 31:31
inst_ff:LevelGateway gateways_gateway_32 32:32
inst_ff:Queue_39 out_back 33:33
inst_macro:Queue_39 out_back 5:0
reg priority_0 36:34
reg priority_1 39:37
reg priority_2 42:40
reg priority_3 45:43
reg priority_4 48:46
reg priority_5 51:49
reg priority_6 54:52
reg priority_7 57:55
reg priority_8 60:58
reg priority_9 63:61
reg priority_10 66:64
reg priority_11 69:67
reg priority_12 72:70
reg priority_13 75:73
reg priority_14 78:76
reg priority_15 81:79
reg priority_16 84:82
reg priority_17 87:85
reg priority_18 90:88
reg priority_19 93:91
reg priority_20 96:94
reg priority_21 99:97
reg priority_22 102:100
reg priority_23 105:103
reg priority_24 108:106
reg priority_25 111:109
reg priority_26 114:112
reg priority_27 117:115
reg priority_28 120:118
reg priority_29 123:121
reg priority_30 126:124
reg priority_31 129:127
reg priority_32 132:130
reg threshold_0 135:133
reg threshold_1 138:136
reg pending_0 139:139
reg pending_1 140:140
reg pending_2 141:141
reg pending_3 142:142
reg pending_4 143:143
reg pending_5 144:144
reg pending_6 145:145
reg pending_7 146:146
reg pending_8 147:147
reg pending_9 148:148
reg pending_10 149:149
reg pending_11 150:150
reg pending_12 151:151
reg pending_13 152:152
reg pending_14 153:153
reg pending_15 154:154
reg pending_16 155:155
reg pending_17 156:156
reg pending_18 157:157
reg pending_19 158:158
reg pending_20 159:159
reg pending_21 160:160
reg pending_22 161:161
reg pending_23 162:162
reg pending_24 163:163
reg pending_25 164:164
reg pending_26 165:165
reg pending_27 166:166
reg pending_28 167:167
reg pending_29 168:168
reg pending_30 169:169
reg pending_31 170:170
reg pending_32 171:171
reg enables_0_0 178:172
reg enables_0_1 186:179
reg enables_0_2 194:187
reg enables_0_3 202:195
reg enables_0_4 204:203
reg enables_1_0 211:205
reg enables_1_1 219:212
reg enables_1_2 227:220
reg enables_1_3 235:228
reg enables_1_4 237:236
reg maxDevs_0 243:238
reg maxDevs_1 249:244
reg bundleOut_0_0_REG 252:250
reg bundleOut_1_0_REG 255:253
--- Module: ClockSinkDomain
inst_ff:TLPLIC plic 255:0
inst_macro:TLPLIC plic 5:0
--- Module: TLMonitor_47
--- Module: CLINT
reg time 63:0
reg timecmp_0 127:64
reg ipi_0 128:128
--- Module: TLMonitor_48
--- Module: TLXbar_9
reg beatsLeft 0:0
reg readys_mask 2:1
reg state_0 3:3
reg state_1 4:4
--- Module: DMIToTL
--- Module: TLMonitor_49
--- Module: TLDebugModuleOuter
reg DMCONTROLReg_haltreq 0:0
reg DMCONTROLReg_ndmreset 1:1
reg DMCONTROLReg_dmactive 2:2
reg hrmaskReg_0 3:3
reg debugIntRegs_0 4:4
reg innerCtrlValidReg 5:5
reg innerCtrlResumeReqReg 6:6
reg innerCtrlAckHaveResetReg 7:7
--- Module: TLMonitor_50
--- Module: TLBusBypassBar
reg in_reset 0:0
reg bypass_reg 1:1
reg flight 3:2
reg stall_counter 4:4
reg counter 5:5
reg counter_3 6:6
--- Module: TLMonitor_51
--- Module: TLError_1
reg idle 0:0
reg beatsLeft 1:1
reg state_1 2:2
reg counter 3:3
--- Module: TLBusBypass
inst_ff:TLBusBypassBar bar 6:0
inst_ff:TLError_1 error 10:7
--- Module: TLMonitor_52
--- Module: AsyncResetSynchronizerPrimitiveShiftReg_d3_i0
reg sync_0 0:0
reg sync_1 1:1
reg sync_2 2:2
--- Module: AsyncResetSynchronizerShiftReg_w1_d3_i0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain 2:0
--- Module: AsyncResetSynchronizerShiftReg_w1_d3_i0_1
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain 2:0
--- Module: AsyncValidSync
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0_1 io_out_source_valid_0 2:0
--- Module: AsyncQueueSource
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray 2:0
inst_ff:AsyncValidSync source_valid_0 5:3
inst_ff:AsyncValidSync source_valid_1 8:6
inst_ff:AsyncValidSync sink_extend 11:9
inst_ff:AsyncValidSync sink_valid 14:12
reg mem_0_opcode 17:15
reg mem_0_address 26:18
reg mem_0_data 58:27
reg widx_widx_bin 59:59
reg ready_reg 60:60
reg widx_gray 61:61
--- Module: ClockCrossingReg_w43
reg cdc_reg 42:0
--- Module: AsyncQueueSink
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray 2:0
inst_ff:ClockCrossingReg_w43 io_deq_bits_deq_bits_reg 45:3
inst_ff:AsyncValidSync sink_valid_0 48:46
inst_ff:AsyncValidSync sink_valid_1 51:49
inst_ff:AsyncValidSync source_extend 54:52
inst_ff:AsyncValidSync source_valid 57:55
reg ridx_ridx_bin 58:58
reg valid_reg 59:59
reg ridx_gray 60:60
--- Module: TLAsyncCrossingSource
inst_ff:AsyncQueueSource bundleOut_0_a_source 61:0
inst_ff:AsyncQueueSink bundleIn_0_d_sink 122:62
--- Module: AsyncQueueSource_1
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray 2:0
inst_ff:AsyncValidSync source_valid_0 5:3
inst_ff:AsyncValidSync source_valid_1 8:6
inst_ff:AsyncValidSync sink_extend 11:9
inst_ff:AsyncValidSync sink_valid 14:12
reg mem_0_resumereq 15:15
reg mem_0_ackhavereset 16:16
reg mem_0_hrmask_0 17:17
reg widx_widx_bin 18:18
reg ready_reg 19:19
reg widx_gray 20:20
--- Module: TLDebugModuleOuterAsync
inst_ff:TLXbar_9 dmiXbar 4:0
inst_ff:TLDebugModuleOuter dmOuter 12:5
inst_ff:TLBusBypass dmiBypass 23:13
inst_ff:TLAsyncCrossingSource asource 146:24
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactiveAck_dmactiveAckSync 149:147
inst_ff:AsyncQueueSource_1 io_innerCtrl_source 170:150
--- Module: TLMonitor_53
--- Module: TLMonitor_54
--- Module: TLDebugModuleInner
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_0_debug_hartReset_0 2:0
reg haltedBitRegs 3:3
reg resumeReqRegs 4:4
reg haveResetBitRegs 5:5
reg hrmaskReg_0 6:6
reg hrDebugIntReg_0 7:7
reg ABSTRACTCSReg_cmderr 10:8
reg ctrlStateReg 12:11
reg COMMANDRdData_cmdtype 20:13
reg COMMANDRdData_control 44:21
reg ABSTRACTAUTOReg_autoexecdata 56:45
reg ABSTRACTAUTOReg_autoexecprogbuf 72:57
reg abstractDataMem_0 80:73
reg abstractDataMem_1 88:81
reg abstractDataMem_2 96:89
reg abstractDataMem_3 104:97
reg abstractDataMem_4 112:105
reg abstractDataMem_5 120:113
reg abstractDataMem_6 128:121
reg abstractDataMem_7 136:129
reg programBufferMem_0 144:137
reg programBufferMem_1 152:145
reg programBufferMem_2 160:153
reg programBufferMem_3 168:161
reg programBufferMem_4 176:169
reg programBufferMem_5 184:177
reg programBufferMem_6 192:185
reg programBufferMem_7 200:193
reg programBufferMem_8 208:201
reg programBufferMem_9 216:209
reg programBufferMem_10 224:217
reg programBufferMem_11 232:225
reg programBufferMem_12 240:233
reg programBufferMem_13 248:241
reg programBufferMem_14 256:249
reg programBufferMem_15 264:257
reg programBufferMem_16 272:265
reg programBufferMem_17 280:273
reg programBufferMem_18 288:281
reg programBufferMem_19 296:289
reg programBufferMem_20 304:297
reg programBufferMem_21 312:305
reg programBufferMem_22 320:313
reg programBufferMem_23 328:321
reg programBufferMem_24 336:329
reg programBufferMem_25 344:337
reg programBufferMem_26 352:345
reg programBufferMem_27 360:353
reg programBufferMem_28 368:361
reg programBufferMem_29 376:369
reg programBufferMem_30 384:377
reg programBufferMem_31 392:385
reg programBufferMem_32 400:393
reg programBufferMem_33 408:401
reg programBufferMem_34 416:409
reg programBufferMem_35 424:417
reg programBufferMem_36 432:425
reg programBufferMem_37 440:433
reg programBufferMem_38 448:441
reg programBufferMem_39 456:449
reg programBufferMem_40 464:457
reg programBufferMem_41 472:465
reg programBufferMem_42 480:473
reg programBufferMem_43 488:481
reg programBufferMem_44 496:489
reg programBufferMem_45 504:497
reg programBufferMem_46 512:505
reg programBufferMem_47 520:513
reg programBufferMem_48 528:521
reg programBufferMem_49 536:529
reg programBufferMem_50 544:537
reg programBufferMem_51 552:545
reg programBufferMem_52 560:553
reg programBufferMem_53 568:561
reg programBufferMem_54 576:569
reg programBufferMem_55 584:577
reg programBufferMem_56 592:585
reg programBufferMem_57 600:593
reg programBufferMem_58 608:601
reg programBufferMem_59 616:609
reg programBufferMem_60 624:617
reg programBufferMem_61 632:625
reg programBufferMem_62 640:633
reg programBufferMem_63 648:641
reg goReg 649:649
reg abstractGeneratedMem_0 681:650
reg abstractGeneratedMem_1 713:682
--- Module: ClockCrossingReg_w55
reg cdc_reg 54:0
--- Module: AsyncQueueSink_1
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray 2:0
inst_ff:ClockCrossingReg_w55 io_deq_bits_deq_bits_reg 57:3
inst_ff:AsyncValidSync sink_valid_0 60:58
inst_ff:AsyncValidSync sink_valid_1 63:61
inst_ff:AsyncValidSync source_extend 66:64
inst_ff:AsyncValidSync source_valid 69:67
reg ridx_ridx_bin 70:70
reg valid_reg 71:71
reg ridx_gray 72:72
--- Module: AsyncQueueSource_2
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray 2:0
inst_ff:AsyncValidSync source_valid_0 5:3
inst_ff:AsyncValidSync source_valid_1 8:6
inst_ff:AsyncValidSync sink_extend 11:9
inst_ff:AsyncValidSync sink_valid 14:12
reg mem_0_opcode 17:15
reg mem_0_size 19:18
reg mem_0_source 20:20
reg mem_0_data 52:21
reg widx_widx_bin 53:53
reg ready_reg 54:54
reg widx_gray 55:55
--- Module: TLAsyncCrossingSink
inst_ff:AsyncQueueSink_1 bundleOut_0_a_sink 72:0
inst_ff:AsyncQueueSource_2 bundleIn_0_d_source 128:73
--- Module: ClockCrossingReg_w15
reg cdc_reg 14:0
--- Module: AsyncQueueSink_2
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray 2:0
inst_ff:ClockCrossingReg_w15 io_deq_bits_deq_bits_reg 17:3
inst_ff:AsyncValidSync sink_valid_0 20:18
inst_ff:AsyncValidSync sink_valid_1 23:21
inst_ff:AsyncValidSync source_extend 26:24
inst_ff:AsyncValidSync source_valid 29:27
reg ridx_ridx_bin 30:30
reg valid_reg 31:31
reg ridx_gray 32:32
--- Module: TLDebugModuleInnerAsync
inst_ff:TLDebugModuleInner dmInner 713:0
inst_ff:TLAsyncCrossingSink dmiXing 842:714
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactive_synced_dmactive_synced_dmactiveSync 845:843
inst_ff:AsyncQueueSink_2 dmactive_synced_dmInner_io_innerCtrl_sink 878:846
--- Module: TLDebugModule
inst_ff:TLDebugModuleOuterAsync dmOuter 170:0
inst_ff:TLDebugModuleInnerAsync dmInner 1049:171
--- Module: AsyncResetRegVec_w2_i0
reg reg 1:0
--- Module: IntSyncCrossingSource_5
inst_ff:AsyncResetRegVec_w2_i0 reg 1:0
--- Module: TLMonitor_55
--- Module: TLROM
--- Module: ClockSinkDomain_1
--- Module: TLMonitor_56
--- Module: HellaPeekingArbiter
reg lockIdx 2:0
reg locked 3:3
--- Module: GenericSerializer
reg data 122:0
reg sending 123:123
reg sendCount 125:124
--- Module: GenericDeserializer
reg data_0 31:0
reg data_1 63:32
reg data_2 95:64
reg data_3 127:96
reg receiving 128:128
reg recvCount 130:129
--- Module: TLSerdesser
inst_ff:HellaPeekingArbiter outArb 3:0
inst_ff:GenericSerializer outSer 129:4
inst_ff:GenericDeserializer inDes 260:130
reg merged_bits_last_counter_1 269:261
reg merged_bits_last_counter_4 278:270
--- Module: TLMonitor_57
--- Module: Queue_40
AsyncMem ram_opcode 3x2 idx=0
AsyncMem ram_param 3x2 idx=1
AsyncMem ram_size 3x2 idx=2
AsyncMem ram_source 4x2 idx=3
AsyncMem ram_address 29x2 idx=4
AsyncMem ram_mask 8x2 idx=5
AsyncMem ram_data 64x2 idx=6
AsyncMem ram_corrupt 1x2 idx=7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_21
inst_ff:Queue_40 bundleOut_0_a_q 2:0
inst_macro:Queue_40 bundleOut_0_a_q 7:0
inst_ff:Queue_1 bundleIn_0_d_q 5:3
inst_macro:Queue_1 bundleIn_0_d_q 15:8
--- Module: ClockSinkDomain_2
inst_ff:TLSerdesser serdesser 278:0
inst_ff:TLBuffer_21 buffer 284:279
inst_macro:TLBuffer_21 buffer 15:0
--- Module: TLBuffer_22
--- Module: TLMonitor_58
--- Module: plusarg_reader_119
--- Module: UARTTx
reg prescaler 15:0
reg counter 19:16
reg shifter 28:20
reg out 29:29
--- Module: QueueCompatibility_22
AsyncMem ram 8x256 idx=0
reg enq_ptr_value 7:0
reg deq_ptr_value 15:8
reg maybe_full 16:16
--- Module: UARTRx
reg debounce 1:0
reg prescaler 14:2
reg data_count 18:15
reg sample_count 22:19
reg state 23:23
reg sample 26:24
reg shifter 34:27
reg valid 35:35
--- Module: TLUART
inst_ff:IntSyncCrossingSource_1 intsource 0:0
inst_ff:UARTTx txm 30:1
inst_ff:QueueCompatibility_22 txq 47:31
inst_macro:QueueCompatibility_22 txq 0:0
inst_ff:UARTRx rxm 83:48
inst_ff:QueueCompatibility_22 rxq 100:84
inst_macro:QueueCompatibility_22 rxq 1:1
reg div 116:101
reg txen 117:117
reg rxen 118:118
reg txwm 127:119
reg rxwm 136:128
reg nstop 137:137
reg ie_rxwm 138:138
reg ie_txwm 139:139
--- Module: ClockSinkDomain_3
inst_ff:TLUART uart_0 139:0
inst_macro:TLUART uart_0 1:0
--- Module: TLBuffer_23
--- Module: AsyncResetRegVec_w32_i0
reg reg 31:0
--- Module: IntSyncCrossingSource_9
inst_ff:AsyncResetRegVec_w32_i0 reg 31:0
--- Module: TLMonitor_59
--- Module: SynchronizerShiftReg_w32_d3
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain 2:0
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_1 5:3
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_2 8:6
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_3 11:9
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_4 14:12
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_5 17:15
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_6 20:18
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_7 23:21
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_8 26:24
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_9 29:27
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_10 32:30
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_11 35:33
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_12 38:36
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_13 41:39
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_14 44:42
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_15 47:45
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_16 50:48
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_17 53:51
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_18 56:54
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_19 59:57
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_20 62:60
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_21 65:63
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_22 68:66
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_23 71:69
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_24 74:72
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_25 77:75
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_26 80:78
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_27 83:81
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_28 86:84
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_29 89:87
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_30 92:90
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_31 95:93
--- Module: TLGPIO
inst_ff:IntSyncCrossingSource_9 intsource 31:0
inst_ff:AsyncResetRegVec_w32_i0 oeReg 63:32
inst_ff:AsyncResetRegVec_w32_i0 pueReg 95:64
inst_ff:AsyncResetRegVec_w32_i0 ieReg 127:96
inst_ff:AsyncResetRegVec_w32_i0 poeReg 159:128
inst_ff:SynchronizerShiftReg_w32_d3 inSyncReg_inSyncReg 255:160
inst_ff:AsyncResetRegVec_w32_i0 iofEnReg 287:256
reg portReg 319:288
reg dsReg_0 351:320
reg valueReg 383:352
reg highIeReg 415:384
reg lowIeReg 447:416
reg riseIeReg 479:448
reg fallIeReg 511:480
reg highIpReg 543:512
reg lowIpReg 575:544
reg riseIpReg 607:576
reg fallIpReg 639:608
reg passthruHighIeReg 671:640
reg passthruLowIeReg 703:672
reg xorReg 735:704
--- Module: ClockSinkDomain_4
inst_ff:TLGPIO gpio_0 735:0
--- Module: IntSyncSyncCrossingSink_8
--- Module: TLMonitor_60
--- Module: AsyncResetRegVec_w1_i1
reg reg 0:0
--- Module: TileClockGater
inst_ff:AsyncResetRegVec_w1_i1 regs_0 0:0
inst_ff:AsyncResetRegVec_w1_i1 regs_1 1:1
inst_ff:AsyncResetRegVec_w1_i1 regs_2 2:2
inst_ff:AsyncResetRegVec_w1_i1 regs_3 3:3
inst_ff:AsyncResetRegVec_w1_i1 regs_4 4:4
inst_ff:AsyncResetRegVec_w1_i1 regs_5 5:5
inst_ff:AsyncResetRegVec_w1_i1 regs_6 6:6
--- Module: TLMonitor_61
--- Module: AsyncResetRegVec_w1_i0_6
reg reg 0:0
--- Module: TileResetSetter
inst_ff:AsyncResetRegVec_w1_i0_6 r_tile_resets_0 0:0
--- Module: ClockSinkDomain_5
inst_ff:TileClockGater chipyardPRCI 6:0
inst_ff:TileResetSetter chipyardPRCI_1 7:7
--- Module: ClockGroupAggregator_6
--- Module: ClockGroupParameterModifier
--- Module: ResetCatchAndSync_d3
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 io_sync_reset_chain 2:0
--- Module: ClockGroupResetSynchronizer
inst_ff:ResetCatchAndSync_d3 bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher 2:0
inst_ff:ResetCatchAndSync_d3 bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher 5:3
inst_ff:ResetCatchAndSync_d3 bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher 8:6
inst_ff:ResetCatchAndSync_d3 bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher 11:9
inst_ff:ResetCatchAndSync_d3 bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher 14:12
inst_ff:ResetCatchAndSync_d3 bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher 17:15
inst_ff:ResetCatchAndSync_d3 bundleOut_0_member_allClocks_implicit_clock_reset_catcher 20:18
--- Module: CaptureUpdateChain
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
reg regs_5 5:5
reg regs_6 6:6
reg regs_7 7:7
reg regs_8 8:8
reg regs_9 9:9
reg regs_10 10:10
reg regs_11 11:11
reg regs_12 12:12
reg regs_13 13:13
reg regs_14 14:14
reg regs_15 15:15
reg regs_16 16:16
reg regs_17 17:17
reg regs_18 18:18
reg regs_19 19:19
reg regs_20 20:20
reg regs_21 21:21
reg regs_22 22:22
reg regs_23 23:23
reg regs_24 24:24
reg regs_25 25:25
reg regs_26 26:26
reg regs_27 27:27
reg regs_28 28:28
reg regs_29 29:29
reg regs_30 30:30
reg regs_31 31:31
--- Module: CaptureUpdateChain_1
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
reg regs_5 5:5
reg regs_6 6:6
reg regs_7 7:7
reg regs_8 8:8
reg regs_9 9:9
reg regs_10 10:10
reg regs_11 11:11
reg regs_12 12:12
reg regs_13 13:13
reg regs_14 14:14
reg regs_15 15:15
reg regs_16 16:16
reg regs_17 17:17
reg regs_18 18:18
reg regs_19 19:19
reg regs_20 20:20
reg regs_21 21:21
reg regs_22 22:22
reg regs_23 23:23
reg regs_24 24:24
reg regs_25 25:25
reg regs_26 26:26
reg regs_27 27:27
reg regs_28 28:28
reg regs_29 29:29
reg regs_30 30:30
reg regs_31 31:31
reg regs_32 32:32
reg regs_33 33:33
reg regs_34 34:34
reg regs_35 35:35
reg regs_36 36:36
reg regs_37 37:37
reg regs_38 38:38
reg regs_39 39:39
reg regs_40 40:40
--- Module: CaptureChain
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
reg regs_5 5:5
reg regs_6 6:6
reg regs_7 7:7
reg regs_8 8:8
reg regs_9 9:9
reg regs_10 10:10
reg regs_11 11:11
reg regs_12 12:12
reg regs_13 13:13
reg regs_14 14:14
reg regs_15 15:15
reg regs_16 16:16
reg regs_17 17:17
reg regs_18 18:18
reg regs_19 19:19
reg regs_20 20:20
reg regs_21 21:21
reg regs_22 22:22
reg regs_23 23:23
reg regs_24 24:24
reg regs_25 25:25
reg regs_26 26:26
reg regs_27 27:27
reg regs_28 28:28
reg regs_29 29:29
reg regs_30 30:30
reg regs_31 31:31
--- Module: JtagStateMachine
reg currState 3:0
--- Module: CaptureUpdateChain_2
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
--- Module: JtagTapController
inst_ff:JtagStateMachine stateMachine 3:0
inst_ff:CaptureUpdateChain_2 irChain 8:4
reg tdoReg 9:9
reg tdoeReg 10:10
reg activeInstruction 15:11
--- Module: JtagBypassChain
reg reg 0:0
--- Module: DebugTransportModuleJTAG
inst_ff:CaptureUpdateChain dtmInfoChain 31:0
inst_ff:CaptureUpdateChain_1 dmiAccessChain 72:32
inst_ff:CaptureChain tapIO_idcodeChain 104:73
inst_ff:JtagTapController tapIO_controllerInternal 120:105
inst_ff:JtagBypassChain tapIO_bypassChain 121:121
reg busyReg 122:122
reg stickyBusyReg 123:123
reg stickyNonzeroRespReg 124:124
reg downgradeOpReg 125:125
reg dmiReqReg_addr 132:126
reg dmiReqReg_data 164:133
reg dmiReqReg_op 166:165
reg dmiReqValidReg 167:167
--- Module: DigitalTop
inst_ff:SystemBus subsystem_sbus 51:0
inst_ff:PeripheryBus subsystem_pbus 510:52
inst_macro:PeripheryBus subsystem_pbus 31:0
inst_ff:FrontBus subsystem_fbus 522:511
inst_macro:FrontBus subsystem_fbus 63:32
inst_ff:PeripheryBus_1 subsystem_cbus 1209:523
inst_macro:PeripheryBus_1 subsystem_cbus 145:64
inst_ff:MemoryBus subsystem_mbus 1258:1210
inst_macro:MemoryBus subsystem_mbus 200:146
inst_ff:CoherenceManagerWrapper subsystem_l2_wrapper 3605:1259
inst_macro:CoherenceManagerWrapper subsystem_l2_wrapper 311:201
inst_ff:TilePRCIDomain tile_prci_domain 20684:3606
inst_macro:TilePRCIDomain tile_prci_domain 351:312
inst_ff:ClockSinkDomain plicDomainWrapper 20940:20685
inst_macro:ClockSinkDomain plicDomainWrapper 357:352
inst_ff:CLINT clint 21069:20941
inst_ff:TLDebugModule debug_1 22119:21070
inst_ff:IntSyncCrossingSource_5 intsource 22121:22120
inst_ff:IntSyncCrossingSource_1 intsource_1 22122:22122
inst_ff:IntSyncCrossingSource_1 intsource_2 22123:22123
inst_ff:ClockSinkDomain_2 domain 22408:22124
inst_macro:ClockSinkDomain_2 domain 373:358
inst_ff:ClockSinkDomain_3 uartClockDomainWrapper 22548:22409
inst_macro:ClockSinkDomain_3 uartClockDomainWrapper 375:374
inst_ff:ClockSinkDomain_4 gpioClockDomainWrapper 23284:22549
inst_ff:ClockSinkDomain_5 chipyardPRCI 23292:23285
inst_ff:ClockGroupResetSynchronizer chipyardPRCI_5 23313:23293
inst_ff:DebugTransportModuleJTAG dtm 23481:23314
reg int_rtc_tick_value 23488:23482
--- Module: cc_dir_ext
--- Module: cc_dir
inst_macro:cc_dir_ext cc_dir_ext 0:0
--- Module: cc_banks_0_ext
--- Module: cc_banks_0
inst_macro:cc_banks_0_ext cc_banks_0_ext 0:0
--- Module: data_arrays_0_ext
--- Module: data_arrays_0
inst_macro:data_arrays_0_ext data_arrays_0_ext 0:0
--- Module: tag_array_ext
--- Module: tag_array
inst_macro:tag_array_ext tag_array_ext 0:0
--- Module: tag_array_0_ext
--- Module: tag_array_0
inst_macro:tag_array_0_ext tag_array_0_ext 0:0
--- Module: data_arrays_0_0_ext
--- Module: data_arrays_0_0
inst_macro:data_arrays_0_0_ext data_arrays_0_0_ext 0:0
--- Module: l2_tlb_ram_ext
--- Module: l2_tlb_ram
inst_macro:l2_tlb_ram_ext l2_tlb_ram_ext 0:0
