{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669999790869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669999790869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  2 10:49:50 2022 " "Processing started: Fri Dec  2 10:49:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669999790869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999790869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999790869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669999791792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669999791792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_txrx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_txrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TxRx " "Found entity 1: UART_TxRx" {  } { { "../sources/UART_TxRx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "../sources/UART_Tx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../sources/UART_Rx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param_Rx " "Found entity 1: Shift_Register_R_Param_Rx" {  } { { "../sources/Shift_Register_R_Param_Rx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param_Rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../sources/Shift_Register_R_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "../sources/Reg_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Reg_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "../sources/parity.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/parity.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Tx " "Found entity 1: Mux_Tx" {  } { { "../sources/Mux_Tx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/heard_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/heard_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heard_Bit " "Found entity 1: Heard_Bit" {  } { { "../sources/Heard_Bit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Heard_Bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Tx " "Found entity 1: FSM_UART_Tx" {  } { { "../sources/FSM_UART_Tx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../sources/FSM_UART_Rx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "../sources/FF_D_enable.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FF_D_enable.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/decoder_bin_hex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/decoder_bin_hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_hex_7seg " "Found entity 1: decoder_bin_hex_7seg" {  } { { "../sources/decoder_bin_hex_7seg.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/decoder_bin_hex_7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../sources/Counter_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Counter_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../sources/Bit_Rate_Pulse.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Bit_Rate_Pulse.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ascii_2_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ascii_2_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_2_7_seg " "Found entity 1: ascii_2_7_seg" {  } { { "../sources/ascii_2_7_seg.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ascii_2_7_seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../sources/signExtend.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4in_1out " "Found entity 1: Mux_4in_1out" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../sources/RegisterFile.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../sources/register.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../sources/programCounter.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2in_1out " "Found entity 1: Mux_2in_1out" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../sources/MIPS.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/instructiondata_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/instructiondata_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionData_Memory " "Found entity 1: InstructionData_Memory" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../sources/ALU.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/zeroextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/zeroextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "../sources/zeroExtend.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/zeroExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_tb " "Found entity 1: MIPS_tb" {  } { { "../sources/MIPS_tb.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "../sources/ALU_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ALU_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2in_1out_TB " "Found entity 1: Mux_2in_1out_TB" {  } { { "../sources/Mux_2in_1out_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4in_1out_TB " "Found entity 1: Mux_4in_1out_TB" {  } { { "../sources/Mux_4in_1out_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_UART " "Found entity 1: MIPS_UART" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_UART_TB " "Found entity 1: MIPS_UART_TB" {  } { { "../sources/MIPS_UART_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_100MHz " "Found entity 1: PLL_100MHz" {  } { { "PLL_100MHz.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100mhz/pll_100mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100mhz/pll_100mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_100MHz_0002 " "Found entity 1: PLL_100MHz_0002" {  } { { "PLL_100MHz/PLL_100MHz_0002.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999802834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999802834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked MIPS_UART.v(23) " "Verilog HDL Implicit Net warning at MIPS_UART.v(23): created implicit net for \"locked\"" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999802835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_UART " "Elaborating entity \"MIPS_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669999802910 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock_out MIPS_UART.v(13) " "Output port \"clock_out\" at MIPS_UART.v(13) has no driver" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669999802917 "|MIPS_UART"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock100MHz_out MIPS_UART.v(15) " "Output port \"clock100MHz_out\" at MIPS_UART.v(15) has no driver" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669999802917 "|MIPS_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100MHz PLL_100MHz:PLL_ins " "Elaborating entity \"PLL_100MHz\" for hierarchy \"PLL_100MHz:PLL_ins\"" {  } { { "../sources/MIPS_UART.v" "PLL_ins" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999802935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100MHz_0002 PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst " "Elaborating entity \"PLL_100MHz_0002\" for hierarchy \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\"" {  } { { "PLL_100MHz.v" "pll_100mhz_inst" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999802938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_100MHz/PLL_100MHz_0002.v" "altera_pll_i" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999802976 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669999802988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_100MHz/PLL_100MHz_0002.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999803001 ""}  } { { "PLL_100MHz/PLL_100MHz_0002.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999803001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:MIPS_UUT " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:MIPS_UUT\"" {  } { { "../sources/MIPS_UART.v" "MIPS_UUT" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter MIPS:MIPS_UUT\|programCounter:programCounter_TOP " "Elaborating entity \"programCounter\" for hierarchy \"MIPS:MIPS_UUT\|programCounter:programCounter_TOP\"" {  } { { "../sources/MIPS.v" "programCounter_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2in_1out MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_1 " "Elaborating entity \"Mux_2in_1out\" for hierarchy \"MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_1\"" {  } { { "../sources/MIPS.v" "Mux_2in_1out_1" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803023 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Mux_2in_1out.v(18) " "Verilog HDL Always Construct warning at Mux_2in_1out.v(18): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669999803024 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[0\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[1\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[2\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[3\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[4\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[5\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[6\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[7\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[8\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[9\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[10\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[11\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[12\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[13\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[14\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[15\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[16\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[17\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[18\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803025 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[19\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[20\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[21\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[22\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[23\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[24\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[25\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[26\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[27\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[28\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[29\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[30\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[31\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803026 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionData_Memory MIPS:MIPS_UUT\|InstructionData_Memory:InstructionData_Memory_TOP " "Elaborating entity \"InstructionData_Memory\" for hierarchy \"MIPS:MIPS_UUT\|InstructionData_Memory:InstructionData_Memory_TOP\"" {  } { { "../sources/MIPS.v" "InstructionData_Memory_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803030 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 31 InstructionData_Memory.v(14) " "Verilog HDL warning at InstructionData_Memory.v(14): number of words (22) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669999803031 "|MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram InstructionData_Memory.v(13) " "Verilog HDL warning at InstructionData_Memory.v(13): initial value for variable ram should be constant" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1669999803032 "|MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 31 InstructionData_Memory.v(20) " "Verilog HDL warning at InstructionData_Memory.v(20): number of words (22) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669999803032 "|MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register MIPS:MIPS_UUT\|register:register_1 " "Elaborating entity \"register\" for hierarchy \"MIPS:MIPS_UUT\|register:register_1\"" {  } { { "../sources/MIPS.v" "register_1" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2in_1out MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_2 " "Elaborating entity \"Mux_2in_1out\" for hierarchy \"MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_2\"" {  } { { "../sources/MIPS.v" "Mux_2in_1out_2" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803114 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Mux_2in_1out.v(18) " "Verilog HDL Always Construct warning at Mux_2in_1out.v(18): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669999803114 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[0\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803115 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[1\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803115 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[2\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803115 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[3\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803115 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[4\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803115 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile MIPS:MIPS_UUT\|RegisterFile:RegisterFile_TOP " "Elaborating entity \"RegisterFile\" for hierarchy \"MIPS:MIPS_UUT\|RegisterFile:RegisterFile_TOP\"" {  } { { "../sources/MIPS.v" "RegisterFile_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend MIPS:MIPS_UUT\|signExtend:signExtend_TOP " "Elaborating entity \"signExtend\" for hierarchy \"MIPS:MIPS_UUT\|signExtend:signExtend_TOP\"" {  } { { "../sources/MIPS.v" "signExtend_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend MIPS:MIPS_UUT\|zeroExtend:zeroExtend_TOP " "Elaborating entity \"zeroExtend\" for hierarchy \"MIPS:MIPS_UUT\|zeroExtend:zeroExtend_TOP\"" {  } { { "../sources/MIPS.v" "zeroExtend_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4in_1out MIPS:MIPS_UUT\|Mux_4in_1out:Mux_4in_1out " "Elaborating entity \"Mux_4in_1out\" for hierarchy \"MIPS:MIPS_UUT\|Mux_4in_1out:Mux_4in_1out\"" {  } { { "../sources/MIPS.v" "Mux_4in_1out" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803205 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Mux_4in_1out.v(18) " "Verilog HDL Always Construct warning at Mux_4in_1out.v(18): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669999803206 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[0\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803206 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[1\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803206 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[2\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803206 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[3\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803206 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[4\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803206 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[5\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803206 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[6\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[7\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[8\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[9\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[10\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[11\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[12\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[13\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[14\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[15\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[16\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[17\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[18\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[19\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[20\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[21\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[22\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[23\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[24\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[25\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[26\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803207 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[27\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803208 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[28\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803208 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[29\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803208 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[30\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803208 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[31\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999803208 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS:MIPS_UUT\|ALU:ALU_TOP " "Elaborating entity \"ALU\" for hierarchy \"MIPS:MIPS_UUT\|ALU:ALU_TOP\"" {  } { { "../sources/MIPS.v" "ALU_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit MIPS:MIPS_UUT\|controlUnit:controlUnit_TOP " "Elaborating entity \"controlUnit\" for hierarchy \"MIPS:MIPS_UUT\|controlUnit:controlUnit_TOP\"" {  } { { "../sources/MIPS.v" "controlUnit_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803220 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst controlUnit.v(414) " "Verilog HDL Always Construct warning at controlUnit.v(414): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669999803222 "|MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUFunctions_o controlUnit.v(441) " "Verilog HDL Always Construct warning at controlUnit.v(441): variable \"ALUFunctions_o\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669999803222 "|MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUFunctions_o controlUnit.v(443) " "Verilog HDL Always Construct warning at controlUnit.v(443): variable \"ALUFunctions_o\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669999803222 "|MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TxRx UART_TxRx:UART " "Elaborating entity \"UART_TxRx\" for hierarchy \"UART_TxRx:UART\"" {  } { { "../sources/MIPS_UART.v" "UART" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_TxRx:UART\|UART_Rx:UART_Rx_TOP " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\"" {  } { { "../sources/UART_TxRx.v" "UART_Rx_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param_Rx UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Shift_Register_R_Param_Rx:shift_reg " "Elaborating entity \"Shift_Register_R_Param_Rx\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Shift_Register_R_Param_Rx:shift_reg\"" {  } { { "../sources/UART_Rx.v" "shift_reg" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Reg_Param:rx_Data_Reg_i " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Reg_Param:rx_Data_Reg_i\"" {  } { { "../sources/UART_Rx.v" "rx_Data_Reg_i" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FF_D_enable:ff_par " "Elaborating entity \"FF_D_enable\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FF_D_enable:ff_par\"" {  } { { "../sources/UART_Rx.v" "ff_par" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../sources/UART_Rx.v" "BR_pulse" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../sources/UART_Rx.v" "FSM_Rx" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Counter_Param:Counter_bits\"" {  } { { "../sources/UART_Rx.v" "Counter_bits" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heard_Bit UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor " "Elaborating entity \"Heard_Bit\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\"" {  } { { "../sources/UART_Rx.v" "design_monitor" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_2_7_seg UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|ascii_2_7_seg:ASCCI_Deco " "Elaborating entity \"ascii_2_7_seg\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|ascii_2_7_seg:ASCCI_Deco\"" {  } { { "../sources/UART_Rx.v" "ASCCI_Deco" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_bin_hex_7seg UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|decoder_bin_hex_7seg:Deco_7seg_2 " "Elaborating entity \"decoder_bin_hex_7seg\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|decoder_bin_hex_7seg:Deco_7seg_2\"" {  } { { "../sources/UART_Rx.v" "Deco_7seg_2" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_TxRx:UART\|UART_Tx:UART_Tx_TOP " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\"" {  } { { "../sources/UART_TxRx.v" "UART_Tx_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../sources/UART_Tx.v" "BR_pulse" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|register:RegisterStart " "Elaborating entity \"register\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|register:RegisterStart\"" {  } { { "../sources/UART_Tx.v" "RegisterStart" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Shift_Register_R_Param:Shifter " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Shift_Register_R_Param:Shifter\"" {  } { { "../sources/UART_Tx.v" "Shifter" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Shift_Register_R_Param.v(17) " "Verilog HDL assignment warning at Shift_Register_R_Param.v(17): truncated value with size 8 to match size of target (1)" {  } { { "../sources/Shift_Register_R_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669999803294 "|MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Shift_Register_R_Param.v(28) " "Verilog HDL warning at Shift_Register_R_Param.v(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../sources/Shift_Register_R_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v" 28 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1669999803294 "|MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|parity:paritybit " "Elaborating entity \"parity\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|parity:paritybit\"" {  } { { "../sources/UART_Tx.v" "paritybit" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Counter_Param:Counter " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Counter_Param:Counter\"" {  } { { "../sources/UART_Tx.v" "Counter" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Tx UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Mux_Tx:Mux " "Elaborating entity \"Mux_Tx\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Mux_Tx:Mux\"" {  } { { "../sources/UART_Tx.v" "Mux" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Tx UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|FSM_UART_Tx:FSM_UART_Tx_TOP " "Elaborating entity \"FSM_UART_Tx\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|FSM_UART_Tx:FSM_UART_Tx_TOP\"" {  } { { "../sources/UART_Tx.v" "FSM_UART_Tx_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999803308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1m84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1m84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1m84 " "Found entity 1: altsyncram_1m84" {  } { { "db/altsyncram_1m84.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/altsyncram_1m84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fhb " "Found entity 1: mux_fhb" {  } { { "db/mux_fhb.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_fhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_c9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999805989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999805989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999806051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999806051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999806089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999806089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999806137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999806137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999806176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999806176 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999806567 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669999806686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.02.10:50:09 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl " "2022.12.02.10:50:09 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999809275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999811307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999811404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999813537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999813626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999813718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999813826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999813838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999813839 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669999814535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4b378a6e/alt_sld_fab.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999814727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999814727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999814794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999814794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999814803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999814803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999814858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999814858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999814943 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999814943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999814943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999815011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999815011 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669999817263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clock_out GND " "Pin \"clock_out\" is stuck at GND" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669999818194 "|MIPS_UART|clock_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "clock100MHz_out GND " "Pin \"clock100MHz_out\" is stuck at GND" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669999818194 "|MIPS_UART|clock100MHz_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669999818194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999818367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669999819545 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[0\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[0\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[0\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[1\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[1\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[1\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[2\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[2\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[2\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[3\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[3\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[3\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[4\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[4\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[4\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[5\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[5\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[5\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[6\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[6\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[6\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[7\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[7\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[7\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[8\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[8\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[8\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999819602 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669999819602 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 171 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1669999820841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669999820949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999820949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5634 " "Implemented 5634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669999821562 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669999821562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5314 " "Implemented 5314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669999821562 ""} { "Info" "ICUT_CUT_TM_RAMS" "276 " "Implemented 276 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669999821562 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669999821562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669999821562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669999821596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  2 10:50:21 2022 " "Processing ended: Fri Dec  2 10:50:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669999821596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669999821596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669999821596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999821596 ""}
