clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../vga_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/C:/Users/chath/vga_demo/vga_demo.ip_user_files/ipstatic"incdir="C:/Users/chath/vga_demo/vga_demo.ip_user_files/ipstatic"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../vga_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="$ref_dir/C:/Users/chath/vga_demo/vga_demo.ip_user_files/ipstatic"incdir="C:/Users/chath/vga_demo/vga_demo.ip_user_files/ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
