
Writing_Tool_Prototype.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a290  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  0800a350  0800a350  0001a350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a888  0800a888  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a888  0800a888  0001a888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a890  0800a890  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a890  0800a890  0001a890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a894  0800a894  0001a894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800a898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200001ec  0800aa84  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  0800aa84  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008760  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ed1  00000000  00000000  000289b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000900  00000000  00000000  0002a888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006b4  00000000  00000000  0002b188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012964  00000000  00000000  0002b83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cd34  00000000  00000000  0003e1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00068adf  00000000  00000000  0004aed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000033d4  00000000  00000000  000b39b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000b6d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001ec 	.word	0x200001ec
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a338 	.word	0x0800a338

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f0 	.word	0x200001f0
 8000104:	0800a338 	.word	0x0800a338

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa15 	bl	800186c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f965 	bl	800171c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa07 	bl	800186c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f9fd 	bl	800186c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f98d 	bl	80017a0 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f983 	bl	80017a0 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f8a4 	bl	8000624 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__aeabi_d2uiz>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	2200      	movs	r2, #0
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <__aeabi_d2uiz+0x38>)
 800054a:	0004      	movs	r4, r0
 800054c:	000d      	movs	r5, r1
 800054e:	f7ff ffa1 	bl	8000494 <__aeabi_dcmpge>
 8000552:	2800      	cmp	r0, #0
 8000554:	d104      	bne.n	8000560 <__aeabi_d2uiz+0x1c>
 8000556:	0020      	movs	r0, r4
 8000558:	0029      	movs	r1, r5
 800055a:	f002 f84d 	bl	80025f8 <__aeabi_d2iz>
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <__aeabi_d2uiz+0x38>)
 8000562:	2200      	movs	r2, #0
 8000564:	0020      	movs	r0, r4
 8000566:	0029      	movs	r1, r5
 8000568:	f001 fca6 	bl	8001eb8 <__aeabi_dsub>
 800056c:	f002 f844 	bl	80025f8 <__aeabi_d2iz>
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	061b      	lsls	r3, r3, #24
 8000574:	469c      	mov	ip, r3
 8000576:	4460      	add	r0, ip
 8000578:	e7f1      	b.n	800055e <__aeabi_d2uiz+0x1a>
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	41e00000 	.word	0x41e00000

08000580 <__aeabi_d2lz>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	0005      	movs	r5, r0
 8000584:	000c      	movs	r4, r1
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	0028      	movs	r0, r5
 800058c:	0021      	movs	r1, r4
 800058e:	f7ff ff63 	bl	8000458 <__aeabi_dcmplt>
 8000592:	2800      	cmp	r0, #0
 8000594:	d108      	bne.n	80005a8 <__aeabi_d2lz+0x28>
 8000596:	0028      	movs	r0, r5
 8000598:	0021      	movs	r1, r4
 800059a:	f000 f80f 	bl	80005bc <__aeabi_d2ulz>
 800059e:	0002      	movs	r2, r0
 80005a0:	000b      	movs	r3, r1
 80005a2:	0010      	movs	r0, r2
 80005a4:	0019      	movs	r1, r3
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	061b      	lsls	r3, r3, #24
 80005ac:	18e1      	adds	r1, r4, r3
 80005ae:	0028      	movs	r0, r5
 80005b0:	f000 f804 	bl	80005bc <__aeabi_d2ulz>
 80005b4:	2300      	movs	r3, #0
 80005b6:	4242      	negs	r2, r0
 80005b8:	418b      	sbcs	r3, r1
 80005ba:	e7f2      	b.n	80005a2 <__aeabi_d2lz+0x22>

080005bc <__aeabi_d2ulz>:
 80005bc:	b570      	push	{r4, r5, r6, lr}
 80005be:	2200      	movs	r2, #0
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <__aeabi_d2ulz+0x34>)
 80005c2:	000d      	movs	r5, r1
 80005c4:	0004      	movs	r4, r0
 80005c6:	f001 f9b5 	bl	8001934 <__aeabi_dmul>
 80005ca:	f7ff ffbb 	bl	8000544 <__aeabi_d2uiz>
 80005ce:	0006      	movs	r6, r0
 80005d0:	f002 f878 	bl	80026c4 <__aeabi_ui2d>
 80005d4:	2200      	movs	r2, #0
 80005d6:	4b07      	ldr	r3, [pc, #28]	; (80005f4 <__aeabi_d2ulz+0x38>)
 80005d8:	f001 f9ac 	bl	8001934 <__aeabi_dmul>
 80005dc:	0002      	movs	r2, r0
 80005de:	000b      	movs	r3, r1
 80005e0:	0020      	movs	r0, r4
 80005e2:	0029      	movs	r1, r5
 80005e4:	f001 fc68 	bl	8001eb8 <__aeabi_dsub>
 80005e8:	f7ff ffac 	bl	8000544 <__aeabi_d2uiz>
 80005ec:	0031      	movs	r1, r6
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	3df00000 	.word	0x3df00000
 80005f4:	41f00000 	.word	0x41f00000

080005f8 <__aeabi_l2d>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	0006      	movs	r6, r0
 80005fc:	0008      	movs	r0, r1
 80005fe:	f002 f831 	bl	8002664 <__aeabi_i2d>
 8000602:	2200      	movs	r2, #0
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__aeabi_l2d+0x28>)
 8000606:	f001 f995 	bl	8001934 <__aeabi_dmul>
 800060a:	000d      	movs	r5, r1
 800060c:	0004      	movs	r4, r0
 800060e:	0030      	movs	r0, r6
 8000610:	f002 f858 	bl	80026c4 <__aeabi_ui2d>
 8000614:	002b      	movs	r3, r5
 8000616:	0022      	movs	r2, r4
 8000618:	f000 fa32 	bl	8000a80 <__aeabi_dadd>
 800061c:	bd70      	pop	{r4, r5, r6, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	41f00000 	.word	0x41f00000

08000624 <__udivmoddi4>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	4657      	mov	r7, sl
 8000628:	464e      	mov	r6, r9
 800062a:	4645      	mov	r5, r8
 800062c:	46de      	mov	lr, fp
 800062e:	b5e0      	push	{r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	4692      	mov	sl, r2
 8000636:	4699      	mov	r9, r3
 8000638:	b083      	sub	sp, #12
 800063a:	428b      	cmp	r3, r1
 800063c:	d830      	bhi.n	80006a0 <__udivmoddi4+0x7c>
 800063e:	d02d      	beq.n	800069c <__udivmoddi4+0x78>
 8000640:	4649      	mov	r1, r9
 8000642:	4650      	mov	r0, sl
 8000644:	f002 f908 	bl	8002858 <__clzdi2>
 8000648:	0029      	movs	r1, r5
 800064a:	0006      	movs	r6, r0
 800064c:	0020      	movs	r0, r4
 800064e:	f002 f903 	bl	8002858 <__clzdi2>
 8000652:	1a33      	subs	r3, r6, r0
 8000654:	4698      	mov	r8, r3
 8000656:	3b20      	subs	r3, #32
 8000658:	d434      	bmi.n	80006c4 <__udivmoddi4+0xa0>
 800065a:	469b      	mov	fp, r3
 800065c:	4653      	mov	r3, sl
 800065e:	465a      	mov	r2, fp
 8000660:	4093      	lsls	r3, r2
 8000662:	4642      	mov	r2, r8
 8000664:	001f      	movs	r7, r3
 8000666:	4653      	mov	r3, sl
 8000668:	4093      	lsls	r3, r2
 800066a:	001e      	movs	r6, r3
 800066c:	42af      	cmp	r7, r5
 800066e:	d83b      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 8000670:	42af      	cmp	r7, r5
 8000672:	d100      	bne.n	8000676 <__udivmoddi4+0x52>
 8000674:	e079      	b.n	800076a <__udivmoddi4+0x146>
 8000676:	465b      	mov	r3, fp
 8000678:	1ba4      	subs	r4, r4, r6
 800067a:	41bd      	sbcs	r5, r7
 800067c:	2b00      	cmp	r3, #0
 800067e:	da00      	bge.n	8000682 <__udivmoddi4+0x5e>
 8000680:	e076      	b.n	8000770 <__udivmoddi4+0x14c>
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	9200      	str	r2, [sp, #0]
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	465a      	mov	r2, fp
 800068e:	4093      	lsls	r3, r2
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2301      	movs	r3, #1
 8000694:	4642      	mov	r2, r8
 8000696:	4093      	lsls	r3, r2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	e029      	b.n	80006f0 <__udivmoddi4+0xcc>
 800069c:	4282      	cmp	r2, r0
 800069e:	d9cf      	bls.n	8000640 <__udivmoddi4+0x1c>
 80006a0:	2200      	movs	r2, #0
 80006a2:	2300      	movs	r3, #0
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <__udivmoddi4+0x8e>
 80006ae:	601c      	str	r4, [r3, #0]
 80006b0:	605d      	str	r5, [r3, #4]
 80006b2:	9800      	ldr	r0, [sp, #0]
 80006b4:	9901      	ldr	r1, [sp, #4]
 80006b6:	b003      	add	sp, #12
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	46bb      	mov	fp, r7
 80006bc:	46b2      	mov	sl, r6
 80006be:	46a9      	mov	r9, r5
 80006c0:	46a0      	mov	r8, r4
 80006c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c4:	4642      	mov	r2, r8
 80006c6:	469b      	mov	fp, r3
 80006c8:	2320      	movs	r3, #32
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	4652      	mov	r2, sl
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	4641      	mov	r1, r8
 80006d2:	0013      	movs	r3, r2
 80006d4:	464a      	mov	r2, r9
 80006d6:	408a      	lsls	r2, r1
 80006d8:	0017      	movs	r7, r2
 80006da:	4642      	mov	r2, r8
 80006dc:	431f      	orrs	r7, r3
 80006de:	4653      	mov	r3, sl
 80006e0:	4093      	lsls	r3, r2
 80006e2:	001e      	movs	r6, r3
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d9c3      	bls.n	8000670 <__udivmoddi4+0x4c>
 80006e8:	2200      	movs	r2, #0
 80006ea:	2300      	movs	r3, #0
 80006ec:	9200      	str	r2, [sp, #0]
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	4643      	mov	r3, r8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d0d8      	beq.n	80006a8 <__udivmoddi4+0x84>
 80006f6:	07fb      	lsls	r3, r7, #31
 80006f8:	0872      	lsrs	r2, r6, #1
 80006fa:	431a      	orrs	r2, r3
 80006fc:	4646      	mov	r6, r8
 80006fe:	087b      	lsrs	r3, r7, #1
 8000700:	e00e      	b.n	8000720 <__udivmoddi4+0xfc>
 8000702:	42ab      	cmp	r3, r5
 8000704:	d101      	bne.n	800070a <__udivmoddi4+0xe6>
 8000706:	42a2      	cmp	r2, r4
 8000708:	d80c      	bhi.n	8000724 <__udivmoddi4+0x100>
 800070a:	1aa4      	subs	r4, r4, r2
 800070c:	419d      	sbcs	r5, r3
 800070e:	2001      	movs	r0, #1
 8000710:	1924      	adds	r4, r4, r4
 8000712:	416d      	adcs	r5, r5
 8000714:	2100      	movs	r1, #0
 8000716:	3e01      	subs	r6, #1
 8000718:	1824      	adds	r4, r4, r0
 800071a:	414d      	adcs	r5, r1
 800071c:	2e00      	cmp	r6, #0
 800071e:	d006      	beq.n	800072e <__udivmoddi4+0x10a>
 8000720:	42ab      	cmp	r3, r5
 8000722:	d9ee      	bls.n	8000702 <__udivmoddi4+0xde>
 8000724:	3e01      	subs	r6, #1
 8000726:	1924      	adds	r4, r4, r4
 8000728:	416d      	adcs	r5, r5
 800072a:	2e00      	cmp	r6, #0
 800072c:	d1f8      	bne.n	8000720 <__udivmoddi4+0xfc>
 800072e:	9800      	ldr	r0, [sp, #0]
 8000730:	9901      	ldr	r1, [sp, #4]
 8000732:	465b      	mov	r3, fp
 8000734:	1900      	adds	r0, r0, r4
 8000736:	4169      	adcs	r1, r5
 8000738:	2b00      	cmp	r3, #0
 800073a:	db24      	blt.n	8000786 <__udivmoddi4+0x162>
 800073c:	002b      	movs	r3, r5
 800073e:	465a      	mov	r2, fp
 8000740:	4644      	mov	r4, r8
 8000742:	40d3      	lsrs	r3, r2
 8000744:	002a      	movs	r2, r5
 8000746:	40e2      	lsrs	r2, r4
 8000748:	001c      	movs	r4, r3
 800074a:	465b      	mov	r3, fp
 800074c:	0015      	movs	r5, r2
 800074e:	2b00      	cmp	r3, #0
 8000750:	db2a      	blt.n	80007a8 <__udivmoddi4+0x184>
 8000752:	0026      	movs	r6, r4
 8000754:	409e      	lsls	r6, r3
 8000756:	0033      	movs	r3, r6
 8000758:	0026      	movs	r6, r4
 800075a:	4647      	mov	r7, r8
 800075c:	40be      	lsls	r6, r7
 800075e:	0032      	movs	r2, r6
 8000760:	1a80      	subs	r0, r0, r2
 8000762:	4199      	sbcs	r1, r3
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	e79e      	b.n	80006a8 <__udivmoddi4+0x84>
 800076a:	42a3      	cmp	r3, r4
 800076c:	d8bc      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 800076e:	e782      	b.n	8000676 <__udivmoddi4+0x52>
 8000770:	4642      	mov	r2, r8
 8000772:	2320      	movs	r3, #32
 8000774:	2100      	movs	r1, #0
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	2200      	movs	r2, #0
 800077a:	9100      	str	r1, [sp, #0]
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	2201      	movs	r2, #1
 8000780:	40da      	lsrs	r2, r3
 8000782:	9201      	str	r2, [sp, #4]
 8000784:	e785      	b.n	8000692 <__udivmoddi4+0x6e>
 8000786:	4642      	mov	r2, r8
 8000788:	2320      	movs	r3, #32
 800078a:	1a9b      	subs	r3, r3, r2
 800078c:	002a      	movs	r2, r5
 800078e:	4646      	mov	r6, r8
 8000790:	409a      	lsls	r2, r3
 8000792:	0023      	movs	r3, r4
 8000794:	40f3      	lsrs	r3, r6
 8000796:	4644      	mov	r4, r8
 8000798:	4313      	orrs	r3, r2
 800079a:	002a      	movs	r2, r5
 800079c:	40e2      	lsrs	r2, r4
 800079e:	001c      	movs	r4, r3
 80007a0:	465b      	mov	r3, fp
 80007a2:	0015      	movs	r5, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dad4      	bge.n	8000752 <__udivmoddi4+0x12e>
 80007a8:	4642      	mov	r2, r8
 80007aa:	002f      	movs	r7, r5
 80007ac:	2320      	movs	r3, #32
 80007ae:	0026      	movs	r6, r4
 80007b0:	4097      	lsls	r7, r2
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	40de      	lsrs	r6, r3
 80007b6:	003b      	movs	r3, r7
 80007b8:	4333      	orrs	r3, r6
 80007ba:	e7cd      	b.n	8000758 <__udivmoddi4+0x134>

080007bc <__aeabi_fdiv>:
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	464f      	mov	r7, r9
 80007c0:	4646      	mov	r6, r8
 80007c2:	46d6      	mov	lr, sl
 80007c4:	0245      	lsls	r5, r0, #9
 80007c6:	b5c0      	push	{r6, r7, lr}
 80007c8:	0047      	lsls	r7, r0, #1
 80007ca:	1c0c      	adds	r4, r1, #0
 80007cc:	0a6d      	lsrs	r5, r5, #9
 80007ce:	0e3f      	lsrs	r7, r7, #24
 80007d0:	0fc6      	lsrs	r6, r0, #31
 80007d2:	2f00      	cmp	r7, #0
 80007d4:	d100      	bne.n	80007d8 <__aeabi_fdiv+0x1c>
 80007d6:	e06f      	b.n	80008b8 <__aeabi_fdiv+0xfc>
 80007d8:	2fff      	cmp	r7, #255	; 0xff
 80007da:	d100      	bne.n	80007de <__aeabi_fdiv+0x22>
 80007dc:	e074      	b.n	80008c8 <__aeabi_fdiv+0x10c>
 80007de:	2300      	movs	r3, #0
 80007e0:	2280      	movs	r2, #128	; 0x80
 80007e2:	4699      	mov	r9, r3
 80007e4:	469a      	mov	sl, r3
 80007e6:	00ed      	lsls	r5, r5, #3
 80007e8:	04d2      	lsls	r2, r2, #19
 80007ea:	4315      	orrs	r5, r2
 80007ec:	3f7f      	subs	r7, #127	; 0x7f
 80007ee:	0263      	lsls	r3, r4, #9
 80007f0:	0a5b      	lsrs	r3, r3, #9
 80007f2:	4698      	mov	r8, r3
 80007f4:	0063      	lsls	r3, r4, #1
 80007f6:	0e1b      	lsrs	r3, r3, #24
 80007f8:	0fe4      	lsrs	r4, r4, #31
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d04d      	beq.n	800089a <__aeabi_fdiv+0xde>
 80007fe:	2bff      	cmp	r3, #255	; 0xff
 8000800:	d045      	beq.n	800088e <__aeabi_fdiv+0xd2>
 8000802:	4642      	mov	r2, r8
 8000804:	2180      	movs	r1, #128	; 0x80
 8000806:	00d2      	lsls	r2, r2, #3
 8000808:	04c9      	lsls	r1, r1, #19
 800080a:	4311      	orrs	r1, r2
 800080c:	4688      	mov	r8, r1
 800080e:	2200      	movs	r2, #0
 8000810:	3b7f      	subs	r3, #127	; 0x7f
 8000812:	0031      	movs	r1, r6
 8000814:	1aff      	subs	r7, r7, r3
 8000816:	464b      	mov	r3, r9
 8000818:	4061      	eors	r1, r4
 800081a:	b2c9      	uxtb	r1, r1
 800081c:	2b0f      	cmp	r3, #15
 800081e:	d900      	bls.n	8000822 <__aeabi_fdiv+0x66>
 8000820:	e0b8      	b.n	8000994 <__aeabi_fdiv+0x1d8>
 8000822:	4870      	ldr	r0, [pc, #448]	; (80009e4 <__aeabi_fdiv+0x228>)
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	58c3      	ldr	r3, [r0, r3]
 8000828:	469f      	mov	pc, r3
 800082a:	2300      	movs	r3, #0
 800082c:	4698      	mov	r8, r3
 800082e:	0026      	movs	r6, r4
 8000830:	4645      	mov	r5, r8
 8000832:	4692      	mov	sl, r2
 8000834:	4653      	mov	r3, sl
 8000836:	2b02      	cmp	r3, #2
 8000838:	d100      	bne.n	800083c <__aeabi_fdiv+0x80>
 800083a:	e08d      	b.n	8000958 <__aeabi_fdiv+0x19c>
 800083c:	2b03      	cmp	r3, #3
 800083e:	d100      	bne.n	8000842 <__aeabi_fdiv+0x86>
 8000840:	e0a1      	b.n	8000986 <__aeabi_fdiv+0x1ca>
 8000842:	2b01      	cmp	r3, #1
 8000844:	d018      	beq.n	8000878 <__aeabi_fdiv+0xbc>
 8000846:	003b      	movs	r3, r7
 8000848:	337f      	adds	r3, #127	; 0x7f
 800084a:	2b00      	cmp	r3, #0
 800084c:	dd6d      	ble.n	800092a <__aeabi_fdiv+0x16e>
 800084e:	076a      	lsls	r2, r5, #29
 8000850:	d004      	beq.n	800085c <__aeabi_fdiv+0xa0>
 8000852:	220f      	movs	r2, #15
 8000854:	402a      	ands	r2, r5
 8000856:	2a04      	cmp	r2, #4
 8000858:	d000      	beq.n	800085c <__aeabi_fdiv+0xa0>
 800085a:	3504      	adds	r5, #4
 800085c:	012a      	lsls	r2, r5, #4
 800085e:	d503      	bpl.n	8000868 <__aeabi_fdiv+0xac>
 8000860:	4b61      	ldr	r3, [pc, #388]	; (80009e8 <__aeabi_fdiv+0x22c>)
 8000862:	401d      	ands	r5, r3
 8000864:	003b      	movs	r3, r7
 8000866:	3380      	adds	r3, #128	; 0x80
 8000868:	2bfe      	cmp	r3, #254	; 0xfe
 800086a:	dd00      	ble.n	800086e <__aeabi_fdiv+0xb2>
 800086c:	e074      	b.n	8000958 <__aeabi_fdiv+0x19c>
 800086e:	01aa      	lsls	r2, r5, #6
 8000870:	0a52      	lsrs	r2, r2, #9
 8000872:	b2d8      	uxtb	r0, r3
 8000874:	e002      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000876:	000e      	movs	r6, r1
 8000878:	2000      	movs	r0, #0
 800087a:	2200      	movs	r2, #0
 800087c:	05c0      	lsls	r0, r0, #23
 800087e:	07f6      	lsls	r6, r6, #31
 8000880:	4310      	orrs	r0, r2
 8000882:	4330      	orrs	r0, r6
 8000884:	bce0      	pop	{r5, r6, r7}
 8000886:	46ba      	mov	sl, r7
 8000888:	46b1      	mov	r9, r6
 800088a:	46a8      	mov	r8, r5
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	4643      	mov	r3, r8
 8000890:	2b00      	cmp	r3, #0
 8000892:	d13f      	bne.n	8000914 <__aeabi_fdiv+0x158>
 8000894:	2202      	movs	r2, #2
 8000896:	3fff      	subs	r7, #255	; 0xff
 8000898:	e003      	b.n	80008a2 <__aeabi_fdiv+0xe6>
 800089a:	4643      	mov	r3, r8
 800089c:	2b00      	cmp	r3, #0
 800089e:	d12d      	bne.n	80008fc <__aeabi_fdiv+0x140>
 80008a0:	2201      	movs	r2, #1
 80008a2:	0031      	movs	r1, r6
 80008a4:	464b      	mov	r3, r9
 80008a6:	4061      	eors	r1, r4
 80008a8:	b2c9      	uxtb	r1, r1
 80008aa:	4313      	orrs	r3, r2
 80008ac:	2b0f      	cmp	r3, #15
 80008ae:	d838      	bhi.n	8000922 <__aeabi_fdiv+0x166>
 80008b0:	484e      	ldr	r0, [pc, #312]	; (80009ec <__aeabi_fdiv+0x230>)
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	58c3      	ldr	r3, [r0, r3]
 80008b6:	469f      	mov	pc, r3
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d113      	bne.n	80008e4 <__aeabi_fdiv+0x128>
 80008bc:	2304      	movs	r3, #4
 80008be:	4699      	mov	r9, r3
 80008c0:	3b03      	subs	r3, #3
 80008c2:	2700      	movs	r7, #0
 80008c4:	469a      	mov	sl, r3
 80008c6:	e792      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008c8:	2d00      	cmp	r5, #0
 80008ca:	d105      	bne.n	80008d8 <__aeabi_fdiv+0x11c>
 80008cc:	2308      	movs	r3, #8
 80008ce:	4699      	mov	r9, r3
 80008d0:	3b06      	subs	r3, #6
 80008d2:	27ff      	movs	r7, #255	; 0xff
 80008d4:	469a      	mov	sl, r3
 80008d6:	e78a      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008d8:	230c      	movs	r3, #12
 80008da:	4699      	mov	r9, r3
 80008dc:	3b09      	subs	r3, #9
 80008de:	27ff      	movs	r7, #255	; 0xff
 80008e0:	469a      	mov	sl, r3
 80008e2:	e784      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008e4:	0028      	movs	r0, r5
 80008e6:	f001 ff99 	bl	800281c <__clzsi2>
 80008ea:	2776      	movs	r7, #118	; 0x76
 80008ec:	1f43      	subs	r3, r0, #5
 80008ee:	409d      	lsls	r5, r3
 80008f0:	2300      	movs	r3, #0
 80008f2:	427f      	negs	r7, r7
 80008f4:	4699      	mov	r9, r3
 80008f6:	469a      	mov	sl, r3
 80008f8:	1a3f      	subs	r7, r7, r0
 80008fa:	e778      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008fc:	4640      	mov	r0, r8
 80008fe:	f001 ff8d 	bl	800281c <__clzsi2>
 8000902:	4642      	mov	r2, r8
 8000904:	1f43      	subs	r3, r0, #5
 8000906:	409a      	lsls	r2, r3
 8000908:	2376      	movs	r3, #118	; 0x76
 800090a:	425b      	negs	r3, r3
 800090c:	4690      	mov	r8, r2
 800090e:	1a1b      	subs	r3, r3, r0
 8000910:	2200      	movs	r2, #0
 8000912:	e77e      	b.n	8000812 <__aeabi_fdiv+0x56>
 8000914:	2303      	movs	r3, #3
 8000916:	464a      	mov	r2, r9
 8000918:	431a      	orrs	r2, r3
 800091a:	4691      	mov	r9, r2
 800091c:	33fc      	adds	r3, #252	; 0xfc
 800091e:	2203      	movs	r2, #3
 8000920:	e777      	b.n	8000812 <__aeabi_fdiv+0x56>
 8000922:	000e      	movs	r6, r1
 8000924:	20ff      	movs	r0, #255	; 0xff
 8000926:	2200      	movs	r2, #0
 8000928:	e7a8      	b.n	800087c <__aeabi_fdiv+0xc0>
 800092a:	2201      	movs	r2, #1
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	2b1b      	cmp	r3, #27
 8000930:	dca2      	bgt.n	8000878 <__aeabi_fdiv+0xbc>
 8000932:	379e      	adds	r7, #158	; 0x9e
 8000934:	002a      	movs	r2, r5
 8000936:	40bd      	lsls	r5, r7
 8000938:	40da      	lsrs	r2, r3
 800093a:	1e6b      	subs	r3, r5, #1
 800093c:	419d      	sbcs	r5, r3
 800093e:	4315      	orrs	r5, r2
 8000940:	076a      	lsls	r2, r5, #29
 8000942:	d004      	beq.n	800094e <__aeabi_fdiv+0x192>
 8000944:	220f      	movs	r2, #15
 8000946:	402a      	ands	r2, r5
 8000948:	2a04      	cmp	r2, #4
 800094a:	d000      	beq.n	800094e <__aeabi_fdiv+0x192>
 800094c:	3504      	adds	r5, #4
 800094e:	016a      	lsls	r2, r5, #5
 8000950:	d544      	bpl.n	80009dc <__aeabi_fdiv+0x220>
 8000952:	2001      	movs	r0, #1
 8000954:	2200      	movs	r2, #0
 8000956:	e791      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000958:	20ff      	movs	r0, #255	; 0xff
 800095a:	2200      	movs	r2, #0
 800095c:	e78e      	b.n	800087c <__aeabi_fdiv+0xc0>
 800095e:	2280      	movs	r2, #128	; 0x80
 8000960:	2600      	movs	r6, #0
 8000962:	20ff      	movs	r0, #255	; 0xff
 8000964:	03d2      	lsls	r2, r2, #15
 8000966:	e789      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000968:	2300      	movs	r3, #0
 800096a:	4698      	mov	r8, r3
 800096c:	2280      	movs	r2, #128	; 0x80
 800096e:	03d2      	lsls	r2, r2, #15
 8000970:	4215      	tst	r5, r2
 8000972:	d008      	beq.n	8000986 <__aeabi_fdiv+0x1ca>
 8000974:	4643      	mov	r3, r8
 8000976:	4213      	tst	r3, r2
 8000978:	d105      	bne.n	8000986 <__aeabi_fdiv+0x1ca>
 800097a:	431a      	orrs	r2, r3
 800097c:	0252      	lsls	r2, r2, #9
 800097e:	0026      	movs	r6, r4
 8000980:	20ff      	movs	r0, #255	; 0xff
 8000982:	0a52      	lsrs	r2, r2, #9
 8000984:	e77a      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000986:	2280      	movs	r2, #128	; 0x80
 8000988:	03d2      	lsls	r2, r2, #15
 800098a:	432a      	orrs	r2, r5
 800098c:	0252      	lsls	r2, r2, #9
 800098e:	20ff      	movs	r0, #255	; 0xff
 8000990:	0a52      	lsrs	r2, r2, #9
 8000992:	e773      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000994:	4642      	mov	r2, r8
 8000996:	016b      	lsls	r3, r5, #5
 8000998:	0155      	lsls	r5, r2, #5
 800099a:	42ab      	cmp	r3, r5
 800099c:	d21a      	bcs.n	80009d4 <__aeabi_fdiv+0x218>
 800099e:	201b      	movs	r0, #27
 80009a0:	2200      	movs	r2, #0
 80009a2:	3f01      	subs	r7, #1
 80009a4:	2601      	movs	r6, #1
 80009a6:	001c      	movs	r4, r3
 80009a8:	0052      	lsls	r2, r2, #1
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2c00      	cmp	r4, #0
 80009ae:	db01      	blt.n	80009b4 <__aeabi_fdiv+0x1f8>
 80009b0:	429d      	cmp	r5, r3
 80009b2:	d801      	bhi.n	80009b8 <__aeabi_fdiv+0x1fc>
 80009b4:	1b5b      	subs	r3, r3, r5
 80009b6:	4332      	orrs	r2, r6
 80009b8:	3801      	subs	r0, #1
 80009ba:	2800      	cmp	r0, #0
 80009bc:	d1f3      	bne.n	80009a6 <__aeabi_fdiv+0x1ea>
 80009be:	1e58      	subs	r0, r3, #1
 80009c0:	4183      	sbcs	r3, r0
 80009c2:	4313      	orrs	r3, r2
 80009c4:	001d      	movs	r5, r3
 80009c6:	003b      	movs	r3, r7
 80009c8:	337f      	adds	r3, #127	; 0x7f
 80009ca:	000e      	movs	r6, r1
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	dd00      	ble.n	80009d2 <__aeabi_fdiv+0x216>
 80009d0:	e73d      	b.n	800084e <__aeabi_fdiv+0x92>
 80009d2:	e7aa      	b.n	800092a <__aeabi_fdiv+0x16e>
 80009d4:	201a      	movs	r0, #26
 80009d6:	2201      	movs	r2, #1
 80009d8:	1b5b      	subs	r3, r3, r5
 80009da:	e7e3      	b.n	80009a4 <__aeabi_fdiv+0x1e8>
 80009dc:	01aa      	lsls	r2, r5, #6
 80009de:	2000      	movs	r0, #0
 80009e0:	0a52      	lsrs	r2, r2, #9
 80009e2:	e74b      	b.n	800087c <__aeabi_fdiv+0xc0>
 80009e4:	0800a350 	.word	0x0800a350
 80009e8:	f7ffffff 	.word	0xf7ffffff
 80009ec:	0800a390 	.word	0x0800a390

080009f0 <__aeabi_ui2f>:
 80009f0:	b570      	push	{r4, r5, r6, lr}
 80009f2:	1e04      	subs	r4, r0, #0
 80009f4:	d00e      	beq.n	8000a14 <__aeabi_ui2f+0x24>
 80009f6:	f001 ff11 	bl	800281c <__clzsi2>
 80009fa:	239e      	movs	r3, #158	; 0x9e
 80009fc:	0001      	movs	r1, r0
 80009fe:	1a1b      	subs	r3, r3, r0
 8000a00:	2b96      	cmp	r3, #150	; 0x96
 8000a02:	dc0c      	bgt.n	8000a1e <__aeabi_ui2f+0x2e>
 8000a04:	2808      	cmp	r0, #8
 8000a06:	d02c      	beq.n	8000a62 <__aeabi_ui2f+0x72>
 8000a08:	3908      	subs	r1, #8
 8000a0a:	408c      	lsls	r4, r1
 8000a0c:	0264      	lsls	r4, r4, #9
 8000a0e:	0a64      	lsrs	r4, r4, #9
 8000a10:	b2d8      	uxtb	r0, r3
 8000a12:	e001      	b.n	8000a18 <__aeabi_ui2f+0x28>
 8000a14:	2000      	movs	r0, #0
 8000a16:	2400      	movs	r4, #0
 8000a18:	05c0      	lsls	r0, r0, #23
 8000a1a:	4320      	orrs	r0, r4
 8000a1c:	bd70      	pop	{r4, r5, r6, pc}
 8000a1e:	2b99      	cmp	r3, #153	; 0x99
 8000a20:	dd0a      	ble.n	8000a38 <__aeabi_ui2f+0x48>
 8000a22:	0002      	movs	r2, r0
 8000a24:	0020      	movs	r0, r4
 8000a26:	321b      	adds	r2, #27
 8000a28:	4090      	lsls	r0, r2
 8000a2a:	0002      	movs	r2, r0
 8000a2c:	1e50      	subs	r0, r2, #1
 8000a2e:	4182      	sbcs	r2, r0
 8000a30:	2005      	movs	r0, #5
 8000a32:	1a40      	subs	r0, r0, r1
 8000a34:	40c4      	lsrs	r4, r0
 8000a36:	4314      	orrs	r4, r2
 8000a38:	2905      	cmp	r1, #5
 8000a3a:	dc16      	bgt.n	8000a6a <__aeabi_ui2f+0x7a>
 8000a3c:	0022      	movs	r2, r4
 8000a3e:	480f      	ldr	r0, [pc, #60]	; (8000a7c <__aeabi_ui2f+0x8c>)
 8000a40:	4002      	ands	r2, r0
 8000a42:	0765      	lsls	r5, r4, #29
 8000a44:	d009      	beq.n	8000a5a <__aeabi_ui2f+0x6a>
 8000a46:	250f      	movs	r5, #15
 8000a48:	402c      	ands	r4, r5
 8000a4a:	2c04      	cmp	r4, #4
 8000a4c:	d005      	beq.n	8000a5a <__aeabi_ui2f+0x6a>
 8000a4e:	3204      	adds	r2, #4
 8000a50:	0154      	lsls	r4, r2, #5
 8000a52:	d502      	bpl.n	8000a5a <__aeabi_ui2f+0x6a>
 8000a54:	239f      	movs	r3, #159	; 0x9f
 8000a56:	4002      	ands	r2, r0
 8000a58:	1a5b      	subs	r3, r3, r1
 8000a5a:	0192      	lsls	r2, r2, #6
 8000a5c:	0a54      	lsrs	r4, r2, #9
 8000a5e:	b2d8      	uxtb	r0, r3
 8000a60:	e7da      	b.n	8000a18 <__aeabi_ui2f+0x28>
 8000a62:	0264      	lsls	r4, r4, #9
 8000a64:	2096      	movs	r0, #150	; 0x96
 8000a66:	0a64      	lsrs	r4, r4, #9
 8000a68:	e7d6      	b.n	8000a18 <__aeabi_ui2f+0x28>
 8000a6a:	1f4a      	subs	r2, r1, #5
 8000a6c:	4094      	lsls	r4, r2
 8000a6e:	0022      	movs	r2, r4
 8000a70:	4802      	ldr	r0, [pc, #8]	; (8000a7c <__aeabi_ui2f+0x8c>)
 8000a72:	4002      	ands	r2, r0
 8000a74:	0765      	lsls	r5, r4, #29
 8000a76:	d0f0      	beq.n	8000a5a <__aeabi_ui2f+0x6a>
 8000a78:	e7e5      	b.n	8000a46 <__aeabi_ui2f+0x56>
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	fbffffff 	.word	0xfbffffff

08000a80 <__aeabi_dadd>:
 8000a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a82:	464f      	mov	r7, r9
 8000a84:	4646      	mov	r6, r8
 8000a86:	46d6      	mov	lr, sl
 8000a88:	0004      	movs	r4, r0
 8000a8a:	b5c0      	push	{r6, r7, lr}
 8000a8c:	001f      	movs	r7, r3
 8000a8e:	030b      	lsls	r3, r1, #12
 8000a90:	0010      	movs	r0, r2
 8000a92:	004e      	lsls	r6, r1, #1
 8000a94:	0a5b      	lsrs	r3, r3, #9
 8000a96:	0fcd      	lsrs	r5, r1, #31
 8000a98:	0f61      	lsrs	r1, r4, #29
 8000a9a:	007a      	lsls	r2, r7, #1
 8000a9c:	4319      	orrs	r1, r3
 8000a9e:	00e3      	lsls	r3, r4, #3
 8000aa0:	033c      	lsls	r4, r7, #12
 8000aa2:	0fff      	lsrs	r7, r7, #31
 8000aa4:	46bc      	mov	ip, r7
 8000aa6:	0a64      	lsrs	r4, r4, #9
 8000aa8:	0f47      	lsrs	r7, r0, #29
 8000aaa:	4327      	orrs	r7, r4
 8000aac:	0d76      	lsrs	r6, r6, #21
 8000aae:	0d52      	lsrs	r2, r2, #21
 8000ab0:	00c0      	lsls	r0, r0, #3
 8000ab2:	46b9      	mov	r9, r7
 8000ab4:	4680      	mov	r8, r0
 8000ab6:	1ab7      	subs	r7, r6, r2
 8000ab8:	4565      	cmp	r5, ip
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x3e>
 8000abc:	e09b      	b.n	8000bf6 <__aeabi_dadd+0x176>
 8000abe:	2f00      	cmp	r7, #0
 8000ac0:	dc00      	bgt.n	8000ac4 <__aeabi_dadd+0x44>
 8000ac2:	e084      	b.n	8000bce <__aeabi_dadd+0x14e>
 8000ac4:	2a00      	cmp	r2, #0
 8000ac6:	d100      	bne.n	8000aca <__aeabi_dadd+0x4a>
 8000ac8:	e0be      	b.n	8000c48 <__aeabi_dadd+0x1c8>
 8000aca:	4ac8      	ldr	r2, [pc, #800]	; (8000dec <__aeabi_dadd+0x36c>)
 8000acc:	4296      	cmp	r6, r2
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_dadd+0x52>
 8000ad0:	e124      	b.n	8000d1c <__aeabi_dadd+0x29c>
 8000ad2:	2280      	movs	r2, #128	; 0x80
 8000ad4:	464c      	mov	r4, r9
 8000ad6:	0412      	lsls	r2, r2, #16
 8000ad8:	4314      	orrs	r4, r2
 8000ada:	46a1      	mov	r9, r4
 8000adc:	2f38      	cmp	r7, #56	; 0x38
 8000ade:	dd00      	ble.n	8000ae2 <__aeabi_dadd+0x62>
 8000ae0:	e167      	b.n	8000db2 <__aeabi_dadd+0x332>
 8000ae2:	2f1f      	cmp	r7, #31
 8000ae4:	dd00      	ble.n	8000ae8 <__aeabi_dadd+0x68>
 8000ae6:	e1d6      	b.n	8000e96 <__aeabi_dadd+0x416>
 8000ae8:	2220      	movs	r2, #32
 8000aea:	464c      	mov	r4, r9
 8000aec:	1bd2      	subs	r2, r2, r7
 8000aee:	4094      	lsls	r4, r2
 8000af0:	46a2      	mov	sl, r4
 8000af2:	4644      	mov	r4, r8
 8000af4:	40fc      	lsrs	r4, r7
 8000af6:	0020      	movs	r0, r4
 8000af8:	4654      	mov	r4, sl
 8000afa:	4304      	orrs	r4, r0
 8000afc:	4640      	mov	r0, r8
 8000afe:	4090      	lsls	r0, r2
 8000b00:	1e42      	subs	r2, r0, #1
 8000b02:	4190      	sbcs	r0, r2
 8000b04:	464a      	mov	r2, r9
 8000b06:	40fa      	lsrs	r2, r7
 8000b08:	4304      	orrs	r4, r0
 8000b0a:	1a89      	subs	r1, r1, r2
 8000b0c:	1b1c      	subs	r4, r3, r4
 8000b0e:	42a3      	cmp	r3, r4
 8000b10:	4192      	sbcs	r2, r2
 8000b12:	4252      	negs	r2, r2
 8000b14:	1a8b      	subs	r3, r1, r2
 8000b16:	469a      	mov	sl, r3
 8000b18:	4653      	mov	r3, sl
 8000b1a:	021b      	lsls	r3, r3, #8
 8000b1c:	d400      	bmi.n	8000b20 <__aeabi_dadd+0xa0>
 8000b1e:	e0d4      	b.n	8000cca <__aeabi_dadd+0x24a>
 8000b20:	4653      	mov	r3, sl
 8000b22:	025a      	lsls	r2, r3, #9
 8000b24:	0a53      	lsrs	r3, r2, #9
 8000b26:	469a      	mov	sl, r3
 8000b28:	4653      	mov	r3, sl
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_dadd+0xb0>
 8000b2e:	e104      	b.n	8000d3a <__aeabi_dadd+0x2ba>
 8000b30:	4650      	mov	r0, sl
 8000b32:	f001 fe73 	bl	800281c <__clzsi2>
 8000b36:	0003      	movs	r3, r0
 8000b38:	3b08      	subs	r3, #8
 8000b3a:	2220      	movs	r2, #32
 8000b3c:	0020      	movs	r0, r4
 8000b3e:	1ad2      	subs	r2, r2, r3
 8000b40:	4651      	mov	r1, sl
 8000b42:	40d0      	lsrs	r0, r2
 8000b44:	4099      	lsls	r1, r3
 8000b46:	0002      	movs	r2, r0
 8000b48:	409c      	lsls	r4, r3
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	42b3      	cmp	r3, r6
 8000b4e:	da00      	bge.n	8000b52 <__aeabi_dadd+0xd2>
 8000b50:	e102      	b.n	8000d58 <__aeabi_dadd+0x2d8>
 8000b52:	1b9b      	subs	r3, r3, r6
 8000b54:	1c59      	adds	r1, r3, #1
 8000b56:	291f      	cmp	r1, #31
 8000b58:	dd00      	ble.n	8000b5c <__aeabi_dadd+0xdc>
 8000b5a:	e0a7      	b.n	8000cac <__aeabi_dadd+0x22c>
 8000b5c:	2320      	movs	r3, #32
 8000b5e:	0010      	movs	r0, r2
 8000b60:	0026      	movs	r6, r4
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	409c      	lsls	r4, r3
 8000b66:	4098      	lsls	r0, r3
 8000b68:	40ce      	lsrs	r6, r1
 8000b6a:	40ca      	lsrs	r2, r1
 8000b6c:	1e63      	subs	r3, r4, #1
 8000b6e:	419c      	sbcs	r4, r3
 8000b70:	4330      	orrs	r0, r6
 8000b72:	4692      	mov	sl, r2
 8000b74:	2600      	movs	r6, #0
 8000b76:	4304      	orrs	r4, r0
 8000b78:	0763      	lsls	r3, r4, #29
 8000b7a:	d009      	beq.n	8000b90 <__aeabi_dadd+0x110>
 8000b7c:	230f      	movs	r3, #15
 8000b7e:	4023      	ands	r3, r4
 8000b80:	2b04      	cmp	r3, #4
 8000b82:	d005      	beq.n	8000b90 <__aeabi_dadd+0x110>
 8000b84:	1d23      	adds	r3, r4, #4
 8000b86:	42a3      	cmp	r3, r4
 8000b88:	41a4      	sbcs	r4, r4
 8000b8a:	4264      	negs	r4, r4
 8000b8c:	44a2      	add	sl, r4
 8000b8e:	001c      	movs	r4, r3
 8000b90:	4653      	mov	r3, sl
 8000b92:	021b      	lsls	r3, r3, #8
 8000b94:	d400      	bmi.n	8000b98 <__aeabi_dadd+0x118>
 8000b96:	e09b      	b.n	8000cd0 <__aeabi_dadd+0x250>
 8000b98:	4b94      	ldr	r3, [pc, #592]	; (8000dec <__aeabi_dadd+0x36c>)
 8000b9a:	3601      	adds	r6, #1
 8000b9c:	429e      	cmp	r6, r3
 8000b9e:	d100      	bne.n	8000ba2 <__aeabi_dadd+0x122>
 8000ba0:	e0b8      	b.n	8000d14 <__aeabi_dadd+0x294>
 8000ba2:	4653      	mov	r3, sl
 8000ba4:	4992      	ldr	r1, [pc, #584]	; (8000df0 <__aeabi_dadd+0x370>)
 8000ba6:	08e4      	lsrs	r4, r4, #3
 8000ba8:	400b      	ands	r3, r1
 8000baa:	0019      	movs	r1, r3
 8000bac:	075b      	lsls	r3, r3, #29
 8000bae:	4323      	orrs	r3, r4
 8000bb0:	0572      	lsls	r2, r6, #21
 8000bb2:	024c      	lsls	r4, r1, #9
 8000bb4:	0b24      	lsrs	r4, r4, #12
 8000bb6:	0d52      	lsrs	r2, r2, #21
 8000bb8:	0512      	lsls	r2, r2, #20
 8000bba:	07ed      	lsls	r5, r5, #31
 8000bbc:	4322      	orrs	r2, r4
 8000bbe:	432a      	orrs	r2, r5
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	0011      	movs	r1, r2
 8000bc4:	bce0      	pop	{r5, r6, r7}
 8000bc6:	46ba      	mov	sl, r7
 8000bc8:	46b1      	mov	r9, r6
 8000bca:	46a8      	mov	r8, r5
 8000bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bce:	2f00      	cmp	r7, #0
 8000bd0:	d048      	beq.n	8000c64 <__aeabi_dadd+0x1e4>
 8000bd2:	1b97      	subs	r7, r2, r6
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	d000      	beq.n	8000bda <__aeabi_dadd+0x15a>
 8000bd8:	e10e      	b.n	8000df8 <__aeabi_dadd+0x378>
 8000bda:	000c      	movs	r4, r1
 8000bdc:	431c      	orrs	r4, r3
 8000bde:	d100      	bne.n	8000be2 <__aeabi_dadd+0x162>
 8000be0:	e1b7      	b.n	8000f52 <__aeabi_dadd+0x4d2>
 8000be2:	1e7c      	subs	r4, r7, #1
 8000be4:	2f01      	cmp	r7, #1
 8000be6:	d100      	bne.n	8000bea <__aeabi_dadd+0x16a>
 8000be8:	e226      	b.n	8001038 <__aeabi_dadd+0x5b8>
 8000bea:	4d80      	ldr	r5, [pc, #512]	; (8000dec <__aeabi_dadd+0x36c>)
 8000bec:	42af      	cmp	r7, r5
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_dadd+0x172>
 8000bf0:	e1d5      	b.n	8000f9e <__aeabi_dadd+0x51e>
 8000bf2:	0027      	movs	r7, r4
 8000bf4:	e107      	b.n	8000e06 <__aeabi_dadd+0x386>
 8000bf6:	2f00      	cmp	r7, #0
 8000bf8:	dc00      	bgt.n	8000bfc <__aeabi_dadd+0x17c>
 8000bfa:	e0b2      	b.n	8000d62 <__aeabi_dadd+0x2e2>
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	d047      	beq.n	8000c90 <__aeabi_dadd+0x210>
 8000c00:	4a7a      	ldr	r2, [pc, #488]	; (8000dec <__aeabi_dadd+0x36c>)
 8000c02:	4296      	cmp	r6, r2
 8000c04:	d100      	bne.n	8000c08 <__aeabi_dadd+0x188>
 8000c06:	e089      	b.n	8000d1c <__aeabi_dadd+0x29c>
 8000c08:	2280      	movs	r2, #128	; 0x80
 8000c0a:	464c      	mov	r4, r9
 8000c0c:	0412      	lsls	r2, r2, #16
 8000c0e:	4314      	orrs	r4, r2
 8000c10:	46a1      	mov	r9, r4
 8000c12:	2f38      	cmp	r7, #56	; 0x38
 8000c14:	dc6b      	bgt.n	8000cee <__aeabi_dadd+0x26e>
 8000c16:	2f1f      	cmp	r7, #31
 8000c18:	dc00      	bgt.n	8000c1c <__aeabi_dadd+0x19c>
 8000c1a:	e16e      	b.n	8000efa <__aeabi_dadd+0x47a>
 8000c1c:	003a      	movs	r2, r7
 8000c1e:	4648      	mov	r0, r9
 8000c20:	3a20      	subs	r2, #32
 8000c22:	40d0      	lsrs	r0, r2
 8000c24:	4684      	mov	ip, r0
 8000c26:	2f20      	cmp	r7, #32
 8000c28:	d007      	beq.n	8000c3a <__aeabi_dadd+0x1ba>
 8000c2a:	2240      	movs	r2, #64	; 0x40
 8000c2c:	4648      	mov	r0, r9
 8000c2e:	1bd2      	subs	r2, r2, r7
 8000c30:	4090      	lsls	r0, r2
 8000c32:	0002      	movs	r2, r0
 8000c34:	4640      	mov	r0, r8
 8000c36:	4310      	orrs	r0, r2
 8000c38:	4680      	mov	r8, r0
 8000c3a:	4640      	mov	r0, r8
 8000c3c:	1e42      	subs	r2, r0, #1
 8000c3e:	4190      	sbcs	r0, r2
 8000c40:	4662      	mov	r2, ip
 8000c42:	0004      	movs	r4, r0
 8000c44:	4314      	orrs	r4, r2
 8000c46:	e057      	b.n	8000cf8 <__aeabi_dadd+0x278>
 8000c48:	464a      	mov	r2, r9
 8000c4a:	4302      	orrs	r2, r0
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_dadd+0x1d0>
 8000c4e:	e103      	b.n	8000e58 <__aeabi_dadd+0x3d8>
 8000c50:	1e7a      	subs	r2, r7, #1
 8000c52:	2f01      	cmp	r7, #1
 8000c54:	d100      	bne.n	8000c58 <__aeabi_dadd+0x1d8>
 8000c56:	e193      	b.n	8000f80 <__aeabi_dadd+0x500>
 8000c58:	4c64      	ldr	r4, [pc, #400]	; (8000dec <__aeabi_dadd+0x36c>)
 8000c5a:	42a7      	cmp	r7, r4
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_dadd+0x1e0>
 8000c5e:	e18a      	b.n	8000f76 <__aeabi_dadd+0x4f6>
 8000c60:	0017      	movs	r7, r2
 8000c62:	e73b      	b.n	8000adc <__aeabi_dadd+0x5c>
 8000c64:	4c63      	ldr	r4, [pc, #396]	; (8000df4 <__aeabi_dadd+0x374>)
 8000c66:	1c72      	adds	r2, r6, #1
 8000c68:	4222      	tst	r2, r4
 8000c6a:	d000      	beq.n	8000c6e <__aeabi_dadd+0x1ee>
 8000c6c:	e0e0      	b.n	8000e30 <__aeabi_dadd+0x3b0>
 8000c6e:	000a      	movs	r2, r1
 8000c70:	431a      	orrs	r2, r3
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d000      	beq.n	8000c78 <__aeabi_dadd+0x1f8>
 8000c76:	e174      	b.n	8000f62 <__aeabi_dadd+0x4e2>
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	d100      	bne.n	8000c7e <__aeabi_dadd+0x1fe>
 8000c7c:	e1d0      	b.n	8001020 <__aeabi_dadd+0x5a0>
 8000c7e:	464a      	mov	r2, r9
 8000c80:	4302      	orrs	r2, r0
 8000c82:	d000      	beq.n	8000c86 <__aeabi_dadd+0x206>
 8000c84:	e1e3      	b.n	800104e <__aeabi_dadd+0x5ce>
 8000c86:	074a      	lsls	r2, r1, #29
 8000c88:	08db      	lsrs	r3, r3, #3
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	08c9      	lsrs	r1, r1, #3
 8000c8e:	e029      	b.n	8000ce4 <__aeabi_dadd+0x264>
 8000c90:	464a      	mov	r2, r9
 8000c92:	4302      	orrs	r2, r0
 8000c94:	d100      	bne.n	8000c98 <__aeabi_dadd+0x218>
 8000c96:	e17d      	b.n	8000f94 <__aeabi_dadd+0x514>
 8000c98:	1e7a      	subs	r2, r7, #1
 8000c9a:	2f01      	cmp	r7, #1
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_dadd+0x220>
 8000c9e:	e0e0      	b.n	8000e62 <__aeabi_dadd+0x3e2>
 8000ca0:	4c52      	ldr	r4, [pc, #328]	; (8000dec <__aeabi_dadd+0x36c>)
 8000ca2:	42a7      	cmp	r7, r4
 8000ca4:	d100      	bne.n	8000ca8 <__aeabi_dadd+0x228>
 8000ca6:	e166      	b.n	8000f76 <__aeabi_dadd+0x4f6>
 8000ca8:	0017      	movs	r7, r2
 8000caa:	e7b2      	b.n	8000c12 <__aeabi_dadd+0x192>
 8000cac:	0010      	movs	r0, r2
 8000cae:	3b1f      	subs	r3, #31
 8000cb0:	40d8      	lsrs	r0, r3
 8000cb2:	2920      	cmp	r1, #32
 8000cb4:	d003      	beq.n	8000cbe <__aeabi_dadd+0x23e>
 8000cb6:	2340      	movs	r3, #64	; 0x40
 8000cb8:	1a5b      	subs	r3, r3, r1
 8000cba:	409a      	lsls	r2, r3
 8000cbc:	4314      	orrs	r4, r2
 8000cbe:	1e63      	subs	r3, r4, #1
 8000cc0:	419c      	sbcs	r4, r3
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	2600      	movs	r6, #0
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	4304      	orrs	r4, r0
 8000cca:	0763      	lsls	r3, r4, #29
 8000ccc:	d000      	beq.n	8000cd0 <__aeabi_dadd+0x250>
 8000cce:	e755      	b.n	8000b7c <__aeabi_dadd+0xfc>
 8000cd0:	4652      	mov	r2, sl
 8000cd2:	08e3      	lsrs	r3, r4, #3
 8000cd4:	0752      	lsls	r2, r2, #29
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	4652      	mov	r2, sl
 8000cda:	0037      	movs	r7, r6
 8000cdc:	08d1      	lsrs	r1, r2, #3
 8000cde:	4a43      	ldr	r2, [pc, #268]	; (8000dec <__aeabi_dadd+0x36c>)
 8000ce0:	4297      	cmp	r7, r2
 8000ce2:	d01f      	beq.n	8000d24 <__aeabi_dadd+0x2a4>
 8000ce4:	0309      	lsls	r1, r1, #12
 8000ce6:	057a      	lsls	r2, r7, #21
 8000ce8:	0b0c      	lsrs	r4, r1, #12
 8000cea:	0d52      	lsrs	r2, r2, #21
 8000cec:	e764      	b.n	8000bb8 <__aeabi_dadd+0x138>
 8000cee:	4642      	mov	r2, r8
 8000cf0:	464c      	mov	r4, r9
 8000cf2:	4314      	orrs	r4, r2
 8000cf4:	1e62      	subs	r2, r4, #1
 8000cf6:	4194      	sbcs	r4, r2
 8000cf8:	18e4      	adds	r4, r4, r3
 8000cfa:	429c      	cmp	r4, r3
 8000cfc:	4192      	sbcs	r2, r2
 8000cfe:	4252      	negs	r2, r2
 8000d00:	4692      	mov	sl, r2
 8000d02:	448a      	add	sl, r1
 8000d04:	4653      	mov	r3, sl
 8000d06:	021b      	lsls	r3, r3, #8
 8000d08:	d5df      	bpl.n	8000cca <__aeabi_dadd+0x24a>
 8000d0a:	4b38      	ldr	r3, [pc, #224]	; (8000dec <__aeabi_dadd+0x36c>)
 8000d0c:	3601      	adds	r6, #1
 8000d0e:	429e      	cmp	r6, r3
 8000d10:	d000      	beq.n	8000d14 <__aeabi_dadd+0x294>
 8000d12:	e0b3      	b.n	8000e7c <__aeabi_dadd+0x3fc>
 8000d14:	0032      	movs	r2, r6
 8000d16:	2400      	movs	r4, #0
 8000d18:	2300      	movs	r3, #0
 8000d1a:	e74d      	b.n	8000bb8 <__aeabi_dadd+0x138>
 8000d1c:	074a      	lsls	r2, r1, #29
 8000d1e:	08db      	lsrs	r3, r3, #3
 8000d20:	4313      	orrs	r3, r2
 8000d22:	08c9      	lsrs	r1, r1, #3
 8000d24:	001a      	movs	r2, r3
 8000d26:	430a      	orrs	r2, r1
 8000d28:	d100      	bne.n	8000d2c <__aeabi_dadd+0x2ac>
 8000d2a:	e200      	b.n	800112e <__aeabi_dadd+0x6ae>
 8000d2c:	2480      	movs	r4, #128	; 0x80
 8000d2e:	0324      	lsls	r4, r4, #12
 8000d30:	430c      	orrs	r4, r1
 8000d32:	0324      	lsls	r4, r4, #12
 8000d34:	4a2d      	ldr	r2, [pc, #180]	; (8000dec <__aeabi_dadd+0x36c>)
 8000d36:	0b24      	lsrs	r4, r4, #12
 8000d38:	e73e      	b.n	8000bb8 <__aeabi_dadd+0x138>
 8000d3a:	0020      	movs	r0, r4
 8000d3c:	f001 fd6e 	bl	800281c <__clzsi2>
 8000d40:	0003      	movs	r3, r0
 8000d42:	3318      	adds	r3, #24
 8000d44:	2b1f      	cmp	r3, #31
 8000d46:	dc00      	bgt.n	8000d4a <__aeabi_dadd+0x2ca>
 8000d48:	e6f7      	b.n	8000b3a <__aeabi_dadd+0xba>
 8000d4a:	0022      	movs	r2, r4
 8000d4c:	3808      	subs	r0, #8
 8000d4e:	4082      	lsls	r2, r0
 8000d50:	2400      	movs	r4, #0
 8000d52:	42b3      	cmp	r3, r6
 8000d54:	db00      	blt.n	8000d58 <__aeabi_dadd+0x2d8>
 8000d56:	e6fc      	b.n	8000b52 <__aeabi_dadd+0xd2>
 8000d58:	1af6      	subs	r6, r6, r3
 8000d5a:	4b25      	ldr	r3, [pc, #148]	; (8000df0 <__aeabi_dadd+0x370>)
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	4692      	mov	sl, r2
 8000d60:	e70a      	b.n	8000b78 <__aeabi_dadd+0xf8>
 8000d62:	2f00      	cmp	r7, #0
 8000d64:	d02b      	beq.n	8000dbe <__aeabi_dadd+0x33e>
 8000d66:	1b97      	subs	r7, r2, r6
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_dadd+0x2ee>
 8000d6c:	e0b8      	b.n	8000ee0 <__aeabi_dadd+0x460>
 8000d6e:	4c1f      	ldr	r4, [pc, #124]	; (8000dec <__aeabi_dadd+0x36c>)
 8000d70:	42a2      	cmp	r2, r4
 8000d72:	d100      	bne.n	8000d76 <__aeabi_dadd+0x2f6>
 8000d74:	e11c      	b.n	8000fb0 <__aeabi_dadd+0x530>
 8000d76:	2480      	movs	r4, #128	; 0x80
 8000d78:	0424      	lsls	r4, r4, #16
 8000d7a:	4321      	orrs	r1, r4
 8000d7c:	2f38      	cmp	r7, #56	; 0x38
 8000d7e:	dd00      	ble.n	8000d82 <__aeabi_dadd+0x302>
 8000d80:	e11e      	b.n	8000fc0 <__aeabi_dadd+0x540>
 8000d82:	2f1f      	cmp	r7, #31
 8000d84:	dd00      	ble.n	8000d88 <__aeabi_dadd+0x308>
 8000d86:	e19e      	b.n	80010c6 <__aeabi_dadd+0x646>
 8000d88:	2620      	movs	r6, #32
 8000d8a:	000c      	movs	r4, r1
 8000d8c:	1bf6      	subs	r6, r6, r7
 8000d8e:	0018      	movs	r0, r3
 8000d90:	40b3      	lsls	r3, r6
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	40f8      	lsrs	r0, r7
 8000d96:	1e5e      	subs	r6, r3, #1
 8000d98:	41b3      	sbcs	r3, r6
 8000d9a:	40f9      	lsrs	r1, r7
 8000d9c:	4304      	orrs	r4, r0
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	4489      	add	r9, r1
 8000da2:	4444      	add	r4, r8
 8000da4:	4544      	cmp	r4, r8
 8000da6:	419b      	sbcs	r3, r3
 8000da8:	425b      	negs	r3, r3
 8000daa:	444b      	add	r3, r9
 8000dac:	469a      	mov	sl, r3
 8000dae:	0016      	movs	r6, r2
 8000db0:	e7a8      	b.n	8000d04 <__aeabi_dadd+0x284>
 8000db2:	4642      	mov	r2, r8
 8000db4:	464c      	mov	r4, r9
 8000db6:	4314      	orrs	r4, r2
 8000db8:	1e62      	subs	r2, r4, #1
 8000dba:	4194      	sbcs	r4, r2
 8000dbc:	e6a6      	b.n	8000b0c <__aeabi_dadd+0x8c>
 8000dbe:	4c0d      	ldr	r4, [pc, #52]	; (8000df4 <__aeabi_dadd+0x374>)
 8000dc0:	1c72      	adds	r2, r6, #1
 8000dc2:	4222      	tst	r2, r4
 8000dc4:	d000      	beq.n	8000dc8 <__aeabi_dadd+0x348>
 8000dc6:	e0a8      	b.n	8000f1a <__aeabi_dadd+0x49a>
 8000dc8:	000a      	movs	r2, r1
 8000dca:	431a      	orrs	r2, r3
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	d000      	beq.n	8000dd2 <__aeabi_dadd+0x352>
 8000dd0:	e10a      	b.n	8000fe8 <__aeabi_dadd+0x568>
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_dadd+0x358>
 8000dd6:	e15e      	b.n	8001096 <__aeabi_dadd+0x616>
 8000dd8:	464a      	mov	r2, r9
 8000dda:	4302      	orrs	r2, r0
 8000ddc:	d000      	beq.n	8000de0 <__aeabi_dadd+0x360>
 8000dde:	e161      	b.n	80010a4 <__aeabi_dadd+0x624>
 8000de0:	074a      	lsls	r2, r1, #29
 8000de2:	08db      	lsrs	r3, r3, #3
 8000de4:	4313      	orrs	r3, r2
 8000de6:	08c9      	lsrs	r1, r1, #3
 8000de8:	e77c      	b.n	8000ce4 <__aeabi_dadd+0x264>
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	000007ff 	.word	0x000007ff
 8000df0:	ff7fffff 	.word	0xff7fffff
 8000df4:	000007fe 	.word	0x000007fe
 8000df8:	4ccf      	ldr	r4, [pc, #828]	; (8001138 <__aeabi_dadd+0x6b8>)
 8000dfa:	42a2      	cmp	r2, r4
 8000dfc:	d100      	bne.n	8000e00 <__aeabi_dadd+0x380>
 8000dfe:	e0ce      	b.n	8000f9e <__aeabi_dadd+0x51e>
 8000e00:	2480      	movs	r4, #128	; 0x80
 8000e02:	0424      	lsls	r4, r4, #16
 8000e04:	4321      	orrs	r1, r4
 8000e06:	2f38      	cmp	r7, #56	; 0x38
 8000e08:	dc5b      	bgt.n	8000ec2 <__aeabi_dadd+0x442>
 8000e0a:	2f1f      	cmp	r7, #31
 8000e0c:	dd00      	ble.n	8000e10 <__aeabi_dadd+0x390>
 8000e0e:	e0dc      	b.n	8000fca <__aeabi_dadd+0x54a>
 8000e10:	2520      	movs	r5, #32
 8000e12:	000c      	movs	r4, r1
 8000e14:	1bed      	subs	r5, r5, r7
 8000e16:	001e      	movs	r6, r3
 8000e18:	40ab      	lsls	r3, r5
 8000e1a:	40ac      	lsls	r4, r5
 8000e1c:	40fe      	lsrs	r6, r7
 8000e1e:	1e5d      	subs	r5, r3, #1
 8000e20:	41ab      	sbcs	r3, r5
 8000e22:	4334      	orrs	r4, r6
 8000e24:	40f9      	lsrs	r1, r7
 8000e26:	431c      	orrs	r4, r3
 8000e28:	464b      	mov	r3, r9
 8000e2a:	1a5b      	subs	r3, r3, r1
 8000e2c:	4699      	mov	r9, r3
 8000e2e:	e04c      	b.n	8000eca <__aeabi_dadd+0x44a>
 8000e30:	464a      	mov	r2, r9
 8000e32:	1a1c      	subs	r4, r3, r0
 8000e34:	1a88      	subs	r0, r1, r2
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	4192      	sbcs	r2, r2
 8000e3a:	4252      	negs	r2, r2
 8000e3c:	4692      	mov	sl, r2
 8000e3e:	0002      	movs	r2, r0
 8000e40:	4650      	mov	r0, sl
 8000e42:	1a12      	subs	r2, r2, r0
 8000e44:	4692      	mov	sl, r2
 8000e46:	0212      	lsls	r2, r2, #8
 8000e48:	d478      	bmi.n	8000f3c <__aeabi_dadd+0x4bc>
 8000e4a:	4653      	mov	r3, sl
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	d000      	beq.n	8000e52 <__aeabi_dadd+0x3d2>
 8000e50:	e66a      	b.n	8000b28 <__aeabi_dadd+0xa8>
 8000e52:	2100      	movs	r1, #0
 8000e54:	2500      	movs	r5, #0
 8000e56:	e745      	b.n	8000ce4 <__aeabi_dadd+0x264>
 8000e58:	074a      	lsls	r2, r1, #29
 8000e5a:	08db      	lsrs	r3, r3, #3
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	08c9      	lsrs	r1, r1, #3
 8000e60:	e73d      	b.n	8000cde <__aeabi_dadd+0x25e>
 8000e62:	181c      	adds	r4, r3, r0
 8000e64:	429c      	cmp	r4, r3
 8000e66:	419b      	sbcs	r3, r3
 8000e68:	4449      	add	r1, r9
 8000e6a:	468a      	mov	sl, r1
 8000e6c:	425b      	negs	r3, r3
 8000e6e:	449a      	add	sl, r3
 8000e70:	4653      	mov	r3, sl
 8000e72:	2601      	movs	r6, #1
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	d400      	bmi.n	8000e7a <__aeabi_dadd+0x3fa>
 8000e78:	e727      	b.n	8000cca <__aeabi_dadd+0x24a>
 8000e7a:	2602      	movs	r6, #2
 8000e7c:	4652      	mov	r2, sl
 8000e7e:	4baf      	ldr	r3, [pc, #700]	; (800113c <__aeabi_dadd+0x6bc>)
 8000e80:	2101      	movs	r1, #1
 8000e82:	401a      	ands	r2, r3
 8000e84:	0013      	movs	r3, r2
 8000e86:	4021      	ands	r1, r4
 8000e88:	0862      	lsrs	r2, r4, #1
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	07dc      	lsls	r4, r3, #31
 8000e8e:	085b      	lsrs	r3, r3, #1
 8000e90:	469a      	mov	sl, r3
 8000e92:	4314      	orrs	r4, r2
 8000e94:	e670      	b.n	8000b78 <__aeabi_dadd+0xf8>
 8000e96:	003a      	movs	r2, r7
 8000e98:	464c      	mov	r4, r9
 8000e9a:	3a20      	subs	r2, #32
 8000e9c:	40d4      	lsrs	r4, r2
 8000e9e:	46a4      	mov	ip, r4
 8000ea0:	2f20      	cmp	r7, #32
 8000ea2:	d007      	beq.n	8000eb4 <__aeabi_dadd+0x434>
 8000ea4:	2240      	movs	r2, #64	; 0x40
 8000ea6:	4648      	mov	r0, r9
 8000ea8:	1bd2      	subs	r2, r2, r7
 8000eaa:	4090      	lsls	r0, r2
 8000eac:	0002      	movs	r2, r0
 8000eae:	4640      	mov	r0, r8
 8000eb0:	4310      	orrs	r0, r2
 8000eb2:	4680      	mov	r8, r0
 8000eb4:	4640      	mov	r0, r8
 8000eb6:	1e42      	subs	r2, r0, #1
 8000eb8:	4190      	sbcs	r0, r2
 8000eba:	4662      	mov	r2, ip
 8000ebc:	0004      	movs	r4, r0
 8000ebe:	4314      	orrs	r4, r2
 8000ec0:	e624      	b.n	8000b0c <__aeabi_dadd+0x8c>
 8000ec2:	4319      	orrs	r1, r3
 8000ec4:	000c      	movs	r4, r1
 8000ec6:	1e63      	subs	r3, r4, #1
 8000ec8:	419c      	sbcs	r4, r3
 8000eca:	4643      	mov	r3, r8
 8000ecc:	1b1c      	subs	r4, r3, r4
 8000ece:	45a0      	cmp	r8, r4
 8000ed0:	419b      	sbcs	r3, r3
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	425b      	negs	r3, r3
 8000ed6:	1acb      	subs	r3, r1, r3
 8000ed8:	469a      	mov	sl, r3
 8000eda:	4665      	mov	r5, ip
 8000edc:	0016      	movs	r6, r2
 8000ede:	e61b      	b.n	8000b18 <__aeabi_dadd+0x98>
 8000ee0:	000c      	movs	r4, r1
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_dadd+0x468>
 8000ee6:	e0c7      	b.n	8001078 <__aeabi_dadd+0x5f8>
 8000ee8:	1e7c      	subs	r4, r7, #1
 8000eea:	2f01      	cmp	r7, #1
 8000eec:	d100      	bne.n	8000ef0 <__aeabi_dadd+0x470>
 8000eee:	e0f9      	b.n	80010e4 <__aeabi_dadd+0x664>
 8000ef0:	4e91      	ldr	r6, [pc, #580]	; (8001138 <__aeabi_dadd+0x6b8>)
 8000ef2:	42b7      	cmp	r7, r6
 8000ef4:	d05c      	beq.n	8000fb0 <__aeabi_dadd+0x530>
 8000ef6:	0027      	movs	r7, r4
 8000ef8:	e740      	b.n	8000d7c <__aeabi_dadd+0x2fc>
 8000efa:	2220      	movs	r2, #32
 8000efc:	464c      	mov	r4, r9
 8000efe:	4640      	mov	r0, r8
 8000f00:	1bd2      	subs	r2, r2, r7
 8000f02:	4094      	lsls	r4, r2
 8000f04:	40f8      	lsrs	r0, r7
 8000f06:	4304      	orrs	r4, r0
 8000f08:	4640      	mov	r0, r8
 8000f0a:	4090      	lsls	r0, r2
 8000f0c:	1e42      	subs	r2, r0, #1
 8000f0e:	4190      	sbcs	r0, r2
 8000f10:	464a      	mov	r2, r9
 8000f12:	40fa      	lsrs	r2, r7
 8000f14:	4304      	orrs	r4, r0
 8000f16:	1889      	adds	r1, r1, r2
 8000f18:	e6ee      	b.n	8000cf8 <__aeabi_dadd+0x278>
 8000f1a:	4c87      	ldr	r4, [pc, #540]	; (8001138 <__aeabi_dadd+0x6b8>)
 8000f1c:	42a2      	cmp	r2, r4
 8000f1e:	d100      	bne.n	8000f22 <__aeabi_dadd+0x4a2>
 8000f20:	e6f9      	b.n	8000d16 <__aeabi_dadd+0x296>
 8000f22:	1818      	adds	r0, r3, r0
 8000f24:	4298      	cmp	r0, r3
 8000f26:	419b      	sbcs	r3, r3
 8000f28:	4449      	add	r1, r9
 8000f2a:	425b      	negs	r3, r3
 8000f2c:	18cb      	adds	r3, r1, r3
 8000f2e:	07dc      	lsls	r4, r3, #31
 8000f30:	0840      	lsrs	r0, r0, #1
 8000f32:	085b      	lsrs	r3, r3, #1
 8000f34:	469a      	mov	sl, r3
 8000f36:	0016      	movs	r6, r2
 8000f38:	4304      	orrs	r4, r0
 8000f3a:	e6c6      	b.n	8000cca <__aeabi_dadd+0x24a>
 8000f3c:	4642      	mov	r2, r8
 8000f3e:	1ad4      	subs	r4, r2, r3
 8000f40:	45a0      	cmp	r8, r4
 8000f42:	4180      	sbcs	r0, r0
 8000f44:	464b      	mov	r3, r9
 8000f46:	4240      	negs	r0, r0
 8000f48:	1a59      	subs	r1, r3, r1
 8000f4a:	1a0b      	subs	r3, r1, r0
 8000f4c:	469a      	mov	sl, r3
 8000f4e:	4665      	mov	r5, ip
 8000f50:	e5ea      	b.n	8000b28 <__aeabi_dadd+0xa8>
 8000f52:	464b      	mov	r3, r9
 8000f54:	464a      	mov	r2, r9
 8000f56:	08c0      	lsrs	r0, r0, #3
 8000f58:	075b      	lsls	r3, r3, #29
 8000f5a:	4665      	mov	r5, ip
 8000f5c:	4303      	orrs	r3, r0
 8000f5e:	08d1      	lsrs	r1, r2, #3
 8000f60:	e6bd      	b.n	8000cde <__aeabi_dadd+0x25e>
 8000f62:	2a00      	cmp	r2, #0
 8000f64:	d000      	beq.n	8000f68 <__aeabi_dadd+0x4e8>
 8000f66:	e08e      	b.n	8001086 <__aeabi_dadd+0x606>
 8000f68:	464b      	mov	r3, r9
 8000f6a:	4303      	orrs	r3, r0
 8000f6c:	d117      	bne.n	8000f9e <__aeabi_dadd+0x51e>
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	2500      	movs	r5, #0
 8000f72:	0309      	lsls	r1, r1, #12
 8000f74:	e6da      	b.n	8000d2c <__aeabi_dadd+0x2ac>
 8000f76:	074a      	lsls	r2, r1, #29
 8000f78:	08db      	lsrs	r3, r3, #3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	08c9      	lsrs	r1, r1, #3
 8000f7e:	e6d1      	b.n	8000d24 <__aeabi_dadd+0x2a4>
 8000f80:	1a1c      	subs	r4, r3, r0
 8000f82:	464a      	mov	r2, r9
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	419b      	sbcs	r3, r3
 8000f88:	1a89      	subs	r1, r1, r2
 8000f8a:	425b      	negs	r3, r3
 8000f8c:	1acb      	subs	r3, r1, r3
 8000f8e:	469a      	mov	sl, r3
 8000f90:	2601      	movs	r6, #1
 8000f92:	e5c1      	b.n	8000b18 <__aeabi_dadd+0x98>
 8000f94:	074a      	lsls	r2, r1, #29
 8000f96:	08db      	lsrs	r3, r3, #3
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	08c9      	lsrs	r1, r1, #3
 8000f9c:	e69f      	b.n	8000cde <__aeabi_dadd+0x25e>
 8000f9e:	4643      	mov	r3, r8
 8000fa0:	08d8      	lsrs	r0, r3, #3
 8000fa2:	464b      	mov	r3, r9
 8000fa4:	464a      	mov	r2, r9
 8000fa6:	075b      	lsls	r3, r3, #29
 8000fa8:	4665      	mov	r5, ip
 8000faa:	4303      	orrs	r3, r0
 8000fac:	08d1      	lsrs	r1, r2, #3
 8000fae:	e6b9      	b.n	8000d24 <__aeabi_dadd+0x2a4>
 8000fb0:	4643      	mov	r3, r8
 8000fb2:	08d8      	lsrs	r0, r3, #3
 8000fb4:	464b      	mov	r3, r9
 8000fb6:	464a      	mov	r2, r9
 8000fb8:	075b      	lsls	r3, r3, #29
 8000fba:	4303      	orrs	r3, r0
 8000fbc:	08d1      	lsrs	r1, r2, #3
 8000fbe:	e6b1      	b.n	8000d24 <__aeabi_dadd+0x2a4>
 8000fc0:	4319      	orrs	r1, r3
 8000fc2:	000c      	movs	r4, r1
 8000fc4:	1e63      	subs	r3, r4, #1
 8000fc6:	419c      	sbcs	r4, r3
 8000fc8:	e6eb      	b.n	8000da2 <__aeabi_dadd+0x322>
 8000fca:	003c      	movs	r4, r7
 8000fcc:	000d      	movs	r5, r1
 8000fce:	3c20      	subs	r4, #32
 8000fd0:	40e5      	lsrs	r5, r4
 8000fd2:	2f20      	cmp	r7, #32
 8000fd4:	d003      	beq.n	8000fde <__aeabi_dadd+0x55e>
 8000fd6:	2440      	movs	r4, #64	; 0x40
 8000fd8:	1be4      	subs	r4, r4, r7
 8000fda:	40a1      	lsls	r1, r4
 8000fdc:	430b      	orrs	r3, r1
 8000fde:	001c      	movs	r4, r3
 8000fe0:	1e63      	subs	r3, r4, #1
 8000fe2:	419c      	sbcs	r4, r3
 8000fe4:	432c      	orrs	r4, r5
 8000fe6:	e770      	b.n	8000eca <__aeabi_dadd+0x44a>
 8000fe8:	2a00      	cmp	r2, #0
 8000fea:	d0e1      	beq.n	8000fb0 <__aeabi_dadd+0x530>
 8000fec:	464a      	mov	r2, r9
 8000fee:	4302      	orrs	r2, r0
 8000ff0:	d0c1      	beq.n	8000f76 <__aeabi_dadd+0x4f6>
 8000ff2:	074a      	lsls	r2, r1, #29
 8000ff4:	08db      	lsrs	r3, r3, #3
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	2280      	movs	r2, #128	; 0x80
 8000ffa:	08c9      	lsrs	r1, r1, #3
 8000ffc:	0312      	lsls	r2, r2, #12
 8000ffe:	4211      	tst	r1, r2
 8001000:	d008      	beq.n	8001014 <__aeabi_dadd+0x594>
 8001002:	4648      	mov	r0, r9
 8001004:	08c4      	lsrs	r4, r0, #3
 8001006:	4214      	tst	r4, r2
 8001008:	d104      	bne.n	8001014 <__aeabi_dadd+0x594>
 800100a:	4643      	mov	r3, r8
 800100c:	0021      	movs	r1, r4
 800100e:	08db      	lsrs	r3, r3, #3
 8001010:	0742      	lsls	r2, r0, #29
 8001012:	4313      	orrs	r3, r2
 8001014:	0f5a      	lsrs	r2, r3, #29
 8001016:	00db      	lsls	r3, r3, #3
 8001018:	0752      	lsls	r2, r2, #29
 800101a:	08db      	lsrs	r3, r3, #3
 800101c:	4313      	orrs	r3, r2
 800101e:	e681      	b.n	8000d24 <__aeabi_dadd+0x2a4>
 8001020:	464b      	mov	r3, r9
 8001022:	4303      	orrs	r3, r0
 8001024:	d100      	bne.n	8001028 <__aeabi_dadd+0x5a8>
 8001026:	e714      	b.n	8000e52 <__aeabi_dadd+0x3d2>
 8001028:	464b      	mov	r3, r9
 800102a:	464a      	mov	r2, r9
 800102c:	08c0      	lsrs	r0, r0, #3
 800102e:	075b      	lsls	r3, r3, #29
 8001030:	4665      	mov	r5, ip
 8001032:	4303      	orrs	r3, r0
 8001034:	08d1      	lsrs	r1, r2, #3
 8001036:	e655      	b.n	8000ce4 <__aeabi_dadd+0x264>
 8001038:	1ac4      	subs	r4, r0, r3
 800103a:	45a0      	cmp	r8, r4
 800103c:	4180      	sbcs	r0, r0
 800103e:	464b      	mov	r3, r9
 8001040:	4240      	negs	r0, r0
 8001042:	1a59      	subs	r1, r3, r1
 8001044:	1a0b      	subs	r3, r1, r0
 8001046:	469a      	mov	sl, r3
 8001048:	4665      	mov	r5, ip
 800104a:	2601      	movs	r6, #1
 800104c:	e564      	b.n	8000b18 <__aeabi_dadd+0x98>
 800104e:	1a1c      	subs	r4, r3, r0
 8001050:	464a      	mov	r2, r9
 8001052:	42a3      	cmp	r3, r4
 8001054:	4180      	sbcs	r0, r0
 8001056:	1a8a      	subs	r2, r1, r2
 8001058:	4240      	negs	r0, r0
 800105a:	1a12      	subs	r2, r2, r0
 800105c:	4692      	mov	sl, r2
 800105e:	0212      	lsls	r2, r2, #8
 8001060:	d549      	bpl.n	80010f6 <__aeabi_dadd+0x676>
 8001062:	4642      	mov	r2, r8
 8001064:	1ad4      	subs	r4, r2, r3
 8001066:	45a0      	cmp	r8, r4
 8001068:	4180      	sbcs	r0, r0
 800106a:	464b      	mov	r3, r9
 800106c:	4240      	negs	r0, r0
 800106e:	1a59      	subs	r1, r3, r1
 8001070:	1a0b      	subs	r3, r1, r0
 8001072:	469a      	mov	sl, r3
 8001074:	4665      	mov	r5, ip
 8001076:	e57f      	b.n	8000b78 <__aeabi_dadd+0xf8>
 8001078:	464b      	mov	r3, r9
 800107a:	464a      	mov	r2, r9
 800107c:	08c0      	lsrs	r0, r0, #3
 800107e:	075b      	lsls	r3, r3, #29
 8001080:	4303      	orrs	r3, r0
 8001082:	08d1      	lsrs	r1, r2, #3
 8001084:	e62b      	b.n	8000cde <__aeabi_dadd+0x25e>
 8001086:	464a      	mov	r2, r9
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	4302      	orrs	r2, r0
 800108c:	d138      	bne.n	8001100 <__aeabi_dadd+0x680>
 800108e:	074a      	lsls	r2, r1, #29
 8001090:	4313      	orrs	r3, r2
 8001092:	08c9      	lsrs	r1, r1, #3
 8001094:	e646      	b.n	8000d24 <__aeabi_dadd+0x2a4>
 8001096:	464b      	mov	r3, r9
 8001098:	464a      	mov	r2, r9
 800109a:	08c0      	lsrs	r0, r0, #3
 800109c:	075b      	lsls	r3, r3, #29
 800109e:	4303      	orrs	r3, r0
 80010a0:	08d1      	lsrs	r1, r2, #3
 80010a2:	e61f      	b.n	8000ce4 <__aeabi_dadd+0x264>
 80010a4:	181c      	adds	r4, r3, r0
 80010a6:	429c      	cmp	r4, r3
 80010a8:	419b      	sbcs	r3, r3
 80010aa:	4449      	add	r1, r9
 80010ac:	468a      	mov	sl, r1
 80010ae:	425b      	negs	r3, r3
 80010b0:	449a      	add	sl, r3
 80010b2:	4653      	mov	r3, sl
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	d400      	bmi.n	80010ba <__aeabi_dadd+0x63a>
 80010b8:	e607      	b.n	8000cca <__aeabi_dadd+0x24a>
 80010ba:	4652      	mov	r2, sl
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <__aeabi_dadd+0x6bc>)
 80010be:	2601      	movs	r6, #1
 80010c0:	401a      	ands	r2, r3
 80010c2:	4692      	mov	sl, r2
 80010c4:	e601      	b.n	8000cca <__aeabi_dadd+0x24a>
 80010c6:	003c      	movs	r4, r7
 80010c8:	000e      	movs	r6, r1
 80010ca:	3c20      	subs	r4, #32
 80010cc:	40e6      	lsrs	r6, r4
 80010ce:	2f20      	cmp	r7, #32
 80010d0:	d003      	beq.n	80010da <__aeabi_dadd+0x65a>
 80010d2:	2440      	movs	r4, #64	; 0x40
 80010d4:	1be4      	subs	r4, r4, r7
 80010d6:	40a1      	lsls	r1, r4
 80010d8:	430b      	orrs	r3, r1
 80010da:	001c      	movs	r4, r3
 80010dc:	1e63      	subs	r3, r4, #1
 80010de:	419c      	sbcs	r4, r3
 80010e0:	4334      	orrs	r4, r6
 80010e2:	e65e      	b.n	8000da2 <__aeabi_dadd+0x322>
 80010e4:	4443      	add	r3, r8
 80010e6:	4283      	cmp	r3, r0
 80010e8:	4180      	sbcs	r0, r0
 80010ea:	4449      	add	r1, r9
 80010ec:	468a      	mov	sl, r1
 80010ee:	4240      	negs	r0, r0
 80010f0:	001c      	movs	r4, r3
 80010f2:	4482      	add	sl, r0
 80010f4:	e6bc      	b.n	8000e70 <__aeabi_dadd+0x3f0>
 80010f6:	4653      	mov	r3, sl
 80010f8:	4323      	orrs	r3, r4
 80010fa:	d100      	bne.n	80010fe <__aeabi_dadd+0x67e>
 80010fc:	e6a9      	b.n	8000e52 <__aeabi_dadd+0x3d2>
 80010fe:	e5e4      	b.n	8000cca <__aeabi_dadd+0x24a>
 8001100:	074a      	lsls	r2, r1, #29
 8001102:	4313      	orrs	r3, r2
 8001104:	2280      	movs	r2, #128	; 0x80
 8001106:	08c9      	lsrs	r1, r1, #3
 8001108:	0312      	lsls	r2, r2, #12
 800110a:	4211      	tst	r1, r2
 800110c:	d009      	beq.n	8001122 <__aeabi_dadd+0x6a2>
 800110e:	4648      	mov	r0, r9
 8001110:	08c4      	lsrs	r4, r0, #3
 8001112:	4214      	tst	r4, r2
 8001114:	d105      	bne.n	8001122 <__aeabi_dadd+0x6a2>
 8001116:	4643      	mov	r3, r8
 8001118:	4665      	mov	r5, ip
 800111a:	0021      	movs	r1, r4
 800111c:	08db      	lsrs	r3, r3, #3
 800111e:	0742      	lsls	r2, r0, #29
 8001120:	4313      	orrs	r3, r2
 8001122:	0f5a      	lsrs	r2, r3, #29
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	08db      	lsrs	r3, r3, #3
 8001128:	0752      	lsls	r2, r2, #29
 800112a:	4313      	orrs	r3, r2
 800112c:	e5fa      	b.n	8000d24 <__aeabi_dadd+0x2a4>
 800112e:	2300      	movs	r3, #0
 8001130:	4a01      	ldr	r2, [pc, #4]	; (8001138 <__aeabi_dadd+0x6b8>)
 8001132:	001c      	movs	r4, r3
 8001134:	e540      	b.n	8000bb8 <__aeabi_dadd+0x138>
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	000007ff 	.word	0x000007ff
 800113c:	ff7fffff 	.word	0xff7fffff

08001140 <__aeabi_ddiv>:
 8001140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001142:	4657      	mov	r7, sl
 8001144:	464e      	mov	r6, r9
 8001146:	4645      	mov	r5, r8
 8001148:	46de      	mov	lr, fp
 800114a:	b5e0      	push	{r5, r6, r7, lr}
 800114c:	030c      	lsls	r4, r1, #12
 800114e:	001f      	movs	r7, r3
 8001150:	004b      	lsls	r3, r1, #1
 8001152:	4681      	mov	r9, r0
 8001154:	4692      	mov	sl, r2
 8001156:	0005      	movs	r5, r0
 8001158:	b085      	sub	sp, #20
 800115a:	0b24      	lsrs	r4, r4, #12
 800115c:	0d5b      	lsrs	r3, r3, #21
 800115e:	0fce      	lsrs	r6, r1, #31
 8001160:	2b00      	cmp	r3, #0
 8001162:	d100      	bne.n	8001166 <__aeabi_ddiv+0x26>
 8001164:	e152      	b.n	800140c <__aeabi_ddiv+0x2cc>
 8001166:	4ad2      	ldr	r2, [pc, #840]	; (80014b0 <__aeabi_ddiv+0x370>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d100      	bne.n	800116e <__aeabi_ddiv+0x2e>
 800116c:	e16e      	b.n	800144c <__aeabi_ddiv+0x30c>
 800116e:	0f42      	lsrs	r2, r0, #29
 8001170:	00e4      	lsls	r4, r4, #3
 8001172:	4314      	orrs	r4, r2
 8001174:	2280      	movs	r2, #128	; 0x80
 8001176:	0412      	lsls	r2, r2, #16
 8001178:	4322      	orrs	r2, r4
 800117a:	4690      	mov	r8, r2
 800117c:	4acd      	ldr	r2, [pc, #820]	; (80014b4 <__aeabi_ddiv+0x374>)
 800117e:	00c5      	lsls	r5, r0, #3
 8001180:	4693      	mov	fp, r2
 8001182:	449b      	add	fp, r3
 8001184:	2300      	movs	r3, #0
 8001186:	4699      	mov	r9, r3
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	033c      	lsls	r4, r7, #12
 800118c:	007b      	lsls	r3, r7, #1
 800118e:	4650      	mov	r0, sl
 8001190:	0b24      	lsrs	r4, r4, #12
 8001192:	0d5b      	lsrs	r3, r3, #21
 8001194:	0fff      	lsrs	r7, r7, #31
 8001196:	2b00      	cmp	r3, #0
 8001198:	d100      	bne.n	800119c <__aeabi_ddiv+0x5c>
 800119a:	e11a      	b.n	80013d2 <__aeabi_ddiv+0x292>
 800119c:	4ac4      	ldr	r2, [pc, #784]	; (80014b0 <__aeabi_ddiv+0x370>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d100      	bne.n	80011a4 <__aeabi_ddiv+0x64>
 80011a2:	e15e      	b.n	8001462 <__aeabi_ddiv+0x322>
 80011a4:	0f42      	lsrs	r2, r0, #29
 80011a6:	00e4      	lsls	r4, r4, #3
 80011a8:	4322      	orrs	r2, r4
 80011aa:	2480      	movs	r4, #128	; 0x80
 80011ac:	0424      	lsls	r4, r4, #16
 80011ae:	4314      	orrs	r4, r2
 80011b0:	4ac0      	ldr	r2, [pc, #768]	; (80014b4 <__aeabi_ddiv+0x374>)
 80011b2:	00c1      	lsls	r1, r0, #3
 80011b4:	4694      	mov	ip, r2
 80011b6:	465a      	mov	r2, fp
 80011b8:	4463      	add	r3, ip
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	469b      	mov	fp, r3
 80011be:	2000      	movs	r0, #0
 80011c0:	0033      	movs	r3, r6
 80011c2:	407b      	eors	r3, r7
 80011c4:	469a      	mov	sl, r3
 80011c6:	464b      	mov	r3, r9
 80011c8:	2b0f      	cmp	r3, #15
 80011ca:	d827      	bhi.n	800121c <__aeabi_ddiv+0xdc>
 80011cc:	4aba      	ldr	r2, [pc, #744]	; (80014b8 <__aeabi_ddiv+0x378>)
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	58d3      	ldr	r3, [r2, r3]
 80011d2:	469f      	mov	pc, r3
 80011d4:	46b2      	mov	sl, r6
 80011d6:	9b00      	ldr	r3, [sp, #0]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d016      	beq.n	800120a <__aeabi_ddiv+0xca>
 80011dc:	2b03      	cmp	r3, #3
 80011de:	d100      	bne.n	80011e2 <__aeabi_ddiv+0xa2>
 80011e0:	e287      	b.n	80016f2 <__aeabi_ddiv+0x5b2>
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d000      	beq.n	80011e8 <__aeabi_ddiv+0xa8>
 80011e6:	e0d5      	b.n	8001394 <__aeabi_ddiv+0x254>
 80011e8:	2300      	movs	r3, #0
 80011ea:	2200      	movs	r2, #0
 80011ec:	2500      	movs	r5, #0
 80011ee:	051b      	lsls	r3, r3, #20
 80011f0:	4313      	orrs	r3, r2
 80011f2:	4652      	mov	r2, sl
 80011f4:	07d2      	lsls	r2, r2, #31
 80011f6:	4313      	orrs	r3, r2
 80011f8:	0028      	movs	r0, r5
 80011fa:	0019      	movs	r1, r3
 80011fc:	b005      	add	sp, #20
 80011fe:	bcf0      	pop	{r4, r5, r6, r7}
 8001200:	46bb      	mov	fp, r7
 8001202:	46b2      	mov	sl, r6
 8001204:	46a9      	mov	r9, r5
 8001206:	46a0      	mov	r8, r4
 8001208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800120a:	2200      	movs	r2, #0
 800120c:	2500      	movs	r5, #0
 800120e:	4ba8      	ldr	r3, [pc, #672]	; (80014b0 <__aeabi_ddiv+0x370>)
 8001210:	e7ed      	b.n	80011ee <__aeabi_ddiv+0xae>
 8001212:	46ba      	mov	sl, r7
 8001214:	46a0      	mov	r8, r4
 8001216:	000d      	movs	r5, r1
 8001218:	9000      	str	r0, [sp, #0]
 800121a:	e7dc      	b.n	80011d6 <__aeabi_ddiv+0x96>
 800121c:	4544      	cmp	r4, r8
 800121e:	d200      	bcs.n	8001222 <__aeabi_ddiv+0xe2>
 8001220:	e1c4      	b.n	80015ac <__aeabi_ddiv+0x46c>
 8001222:	d100      	bne.n	8001226 <__aeabi_ddiv+0xe6>
 8001224:	e1bf      	b.n	80015a6 <__aeabi_ddiv+0x466>
 8001226:	2301      	movs	r3, #1
 8001228:	425b      	negs	r3, r3
 800122a:	469c      	mov	ip, r3
 800122c:	002e      	movs	r6, r5
 800122e:	4640      	mov	r0, r8
 8001230:	2500      	movs	r5, #0
 8001232:	44e3      	add	fp, ip
 8001234:	0223      	lsls	r3, r4, #8
 8001236:	0e0c      	lsrs	r4, r1, #24
 8001238:	431c      	orrs	r4, r3
 800123a:	0c1b      	lsrs	r3, r3, #16
 800123c:	4699      	mov	r9, r3
 800123e:	0423      	lsls	r3, r4, #16
 8001240:	020a      	lsls	r2, r1, #8
 8001242:	0c1f      	lsrs	r7, r3, #16
 8001244:	4649      	mov	r1, r9
 8001246:	9200      	str	r2, [sp, #0]
 8001248:	9701      	str	r7, [sp, #4]
 800124a:	f7fe ffff 	bl	800024c <__aeabi_uidivmod>
 800124e:	0002      	movs	r2, r0
 8001250:	437a      	muls	r2, r7
 8001252:	040b      	lsls	r3, r1, #16
 8001254:	0c31      	lsrs	r1, r6, #16
 8001256:	4680      	mov	r8, r0
 8001258:	4319      	orrs	r1, r3
 800125a:	428a      	cmp	r2, r1
 800125c:	d907      	bls.n	800126e <__aeabi_ddiv+0x12e>
 800125e:	2301      	movs	r3, #1
 8001260:	425b      	negs	r3, r3
 8001262:	469c      	mov	ip, r3
 8001264:	1909      	adds	r1, r1, r4
 8001266:	44e0      	add	r8, ip
 8001268:	428c      	cmp	r4, r1
 800126a:	d800      	bhi.n	800126e <__aeabi_ddiv+0x12e>
 800126c:	e201      	b.n	8001672 <__aeabi_ddiv+0x532>
 800126e:	1a88      	subs	r0, r1, r2
 8001270:	4649      	mov	r1, r9
 8001272:	f7fe ffeb 	bl	800024c <__aeabi_uidivmod>
 8001276:	9a01      	ldr	r2, [sp, #4]
 8001278:	0436      	lsls	r6, r6, #16
 800127a:	4342      	muls	r2, r0
 800127c:	0409      	lsls	r1, r1, #16
 800127e:	0c36      	lsrs	r6, r6, #16
 8001280:	0003      	movs	r3, r0
 8001282:	430e      	orrs	r6, r1
 8001284:	42b2      	cmp	r2, r6
 8001286:	d904      	bls.n	8001292 <__aeabi_ddiv+0x152>
 8001288:	1936      	adds	r6, r6, r4
 800128a:	3b01      	subs	r3, #1
 800128c:	42b4      	cmp	r4, r6
 800128e:	d800      	bhi.n	8001292 <__aeabi_ddiv+0x152>
 8001290:	e1e9      	b.n	8001666 <__aeabi_ddiv+0x526>
 8001292:	1ab0      	subs	r0, r6, r2
 8001294:	4642      	mov	r2, r8
 8001296:	9e00      	ldr	r6, [sp, #0]
 8001298:	0412      	lsls	r2, r2, #16
 800129a:	431a      	orrs	r2, r3
 800129c:	0c33      	lsrs	r3, r6, #16
 800129e:	001f      	movs	r7, r3
 80012a0:	0c11      	lsrs	r1, r2, #16
 80012a2:	4690      	mov	r8, r2
 80012a4:	9302      	str	r3, [sp, #8]
 80012a6:	0413      	lsls	r3, r2, #16
 80012a8:	0432      	lsls	r2, r6, #16
 80012aa:	0c16      	lsrs	r6, r2, #16
 80012ac:	0032      	movs	r2, r6
 80012ae:	0c1b      	lsrs	r3, r3, #16
 80012b0:	435a      	muls	r2, r3
 80012b2:	9603      	str	r6, [sp, #12]
 80012b4:	437b      	muls	r3, r7
 80012b6:	434e      	muls	r6, r1
 80012b8:	4379      	muls	r1, r7
 80012ba:	0c17      	lsrs	r7, r2, #16
 80012bc:	46bc      	mov	ip, r7
 80012be:	199b      	adds	r3, r3, r6
 80012c0:	4463      	add	r3, ip
 80012c2:	429e      	cmp	r6, r3
 80012c4:	d903      	bls.n	80012ce <__aeabi_ddiv+0x18e>
 80012c6:	2680      	movs	r6, #128	; 0x80
 80012c8:	0276      	lsls	r6, r6, #9
 80012ca:	46b4      	mov	ip, r6
 80012cc:	4461      	add	r1, ip
 80012ce:	0c1e      	lsrs	r6, r3, #16
 80012d0:	1871      	adds	r1, r6, r1
 80012d2:	0416      	lsls	r6, r2, #16
 80012d4:	041b      	lsls	r3, r3, #16
 80012d6:	0c36      	lsrs	r6, r6, #16
 80012d8:	199e      	adds	r6, r3, r6
 80012da:	4288      	cmp	r0, r1
 80012dc:	d302      	bcc.n	80012e4 <__aeabi_ddiv+0x1a4>
 80012de:	d112      	bne.n	8001306 <__aeabi_ddiv+0x1c6>
 80012e0:	42b5      	cmp	r5, r6
 80012e2:	d210      	bcs.n	8001306 <__aeabi_ddiv+0x1c6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	1e5a      	subs	r2, r3, #1
 80012e8:	9b00      	ldr	r3, [sp, #0]
 80012ea:	469c      	mov	ip, r3
 80012ec:	4465      	add	r5, ip
 80012ee:	001f      	movs	r7, r3
 80012f0:	429d      	cmp	r5, r3
 80012f2:	419b      	sbcs	r3, r3
 80012f4:	425b      	negs	r3, r3
 80012f6:	191b      	adds	r3, r3, r4
 80012f8:	18c0      	adds	r0, r0, r3
 80012fa:	4284      	cmp	r4, r0
 80012fc:	d200      	bcs.n	8001300 <__aeabi_ddiv+0x1c0>
 80012fe:	e19e      	b.n	800163e <__aeabi_ddiv+0x4fe>
 8001300:	d100      	bne.n	8001304 <__aeabi_ddiv+0x1c4>
 8001302:	e199      	b.n	8001638 <__aeabi_ddiv+0x4f8>
 8001304:	4690      	mov	r8, r2
 8001306:	1bae      	subs	r6, r5, r6
 8001308:	42b5      	cmp	r5, r6
 800130a:	41ad      	sbcs	r5, r5
 800130c:	1a40      	subs	r0, r0, r1
 800130e:	426d      	negs	r5, r5
 8001310:	1b40      	subs	r0, r0, r5
 8001312:	4284      	cmp	r4, r0
 8001314:	d100      	bne.n	8001318 <__aeabi_ddiv+0x1d8>
 8001316:	e1d2      	b.n	80016be <__aeabi_ddiv+0x57e>
 8001318:	4649      	mov	r1, r9
 800131a:	f7fe ff97 	bl	800024c <__aeabi_uidivmod>
 800131e:	9a01      	ldr	r2, [sp, #4]
 8001320:	040b      	lsls	r3, r1, #16
 8001322:	4342      	muls	r2, r0
 8001324:	0c31      	lsrs	r1, r6, #16
 8001326:	0005      	movs	r5, r0
 8001328:	4319      	orrs	r1, r3
 800132a:	428a      	cmp	r2, r1
 800132c:	d900      	bls.n	8001330 <__aeabi_ddiv+0x1f0>
 800132e:	e16c      	b.n	800160a <__aeabi_ddiv+0x4ca>
 8001330:	1a88      	subs	r0, r1, r2
 8001332:	4649      	mov	r1, r9
 8001334:	f7fe ff8a 	bl	800024c <__aeabi_uidivmod>
 8001338:	9a01      	ldr	r2, [sp, #4]
 800133a:	0436      	lsls	r6, r6, #16
 800133c:	4342      	muls	r2, r0
 800133e:	0409      	lsls	r1, r1, #16
 8001340:	0c36      	lsrs	r6, r6, #16
 8001342:	0003      	movs	r3, r0
 8001344:	430e      	orrs	r6, r1
 8001346:	42b2      	cmp	r2, r6
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x20c>
 800134a:	e153      	b.n	80015f4 <__aeabi_ddiv+0x4b4>
 800134c:	9803      	ldr	r0, [sp, #12]
 800134e:	1ab6      	subs	r6, r6, r2
 8001350:	0002      	movs	r2, r0
 8001352:	042d      	lsls	r5, r5, #16
 8001354:	431d      	orrs	r5, r3
 8001356:	9f02      	ldr	r7, [sp, #8]
 8001358:	042b      	lsls	r3, r5, #16
 800135a:	0c1b      	lsrs	r3, r3, #16
 800135c:	435a      	muls	r2, r3
 800135e:	437b      	muls	r3, r7
 8001360:	469c      	mov	ip, r3
 8001362:	0c29      	lsrs	r1, r5, #16
 8001364:	4348      	muls	r0, r1
 8001366:	0c13      	lsrs	r3, r2, #16
 8001368:	4484      	add	ip, r0
 800136a:	4463      	add	r3, ip
 800136c:	4379      	muls	r1, r7
 800136e:	4298      	cmp	r0, r3
 8001370:	d903      	bls.n	800137a <__aeabi_ddiv+0x23a>
 8001372:	2080      	movs	r0, #128	; 0x80
 8001374:	0240      	lsls	r0, r0, #9
 8001376:	4684      	mov	ip, r0
 8001378:	4461      	add	r1, ip
 800137a:	0c18      	lsrs	r0, r3, #16
 800137c:	0412      	lsls	r2, r2, #16
 800137e:	041b      	lsls	r3, r3, #16
 8001380:	0c12      	lsrs	r2, r2, #16
 8001382:	1840      	adds	r0, r0, r1
 8001384:	189b      	adds	r3, r3, r2
 8001386:	4286      	cmp	r6, r0
 8001388:	d200      	bcs.n	800138c <__aeabi_ddiv+0x24c>
 800138a:	e100      	b.n	800158e <__aeabi_ddiv+0x44e>
 800138c:	d100      	bne.n	8001390 <__aeabi_ddiv+0x250>
 800138e:	e0fb      	b.n	8001588 <__aeabi_ddiv+0x448>
 8001390:	2301      	movs	r3, #1
 8001392:	431d      	orrs	r5, r3
 8001394:	4b49      	ldr	r3, [pc, #292]	; (80014bc <__aeabi_ddiv+0x37c>)
 8001396:	445b      	add	r3, fp
 8001398:	2b00      	cmp	r3, #0
 800139a:	dc00      	bgt.n	800139e <__aeabi_ddiv+0x25e>
 800139c:	e0aa      	b.n	80014f4 <__aeabi_ddiv+0x3b4>
 800139e:	076a      	lsls	r2, r5, #29
 80013a0:	d000      	beq.n	80013a4 <__aeabi_ddiv+0x264>
 80013a2:	e13d      	b.n	8001620 <__aeabi_ddiv+0x4e0>
 80013a4:	08e9      	lsrs	r1, r5, #3
 80013a6:	4642      	mov	r2, r8
 80013a8:	01d2      	lsls	r2, r2, #7
 80013aa:	d506      	bpl.n	80013ba <__aeabi_ddiv+0x27a>
 80013ac:	4642      	mov	r2, r8
 80013ae:	4b44      	ldr	r3, [pc, #272]	; (80014c0 <__aeabi_ddiv+0x380>)
 80013b0:	401a      	ands	r2, r3
 80013b2:	2380      	movs	r3, #128	; 0x80
 80013b4:	4690      	mov	r8, r2
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	445b      	add	r3, fp
 80013ba:	4a42      	ldr	r2, [pc, #264]	; (80014c4 <__aeabi_ddiv+0x384>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	dd00      	ble.n	80013c2 <__aeabi_ddiv+0x282>
 80013c0:	e723      	b.n	800120a <__aeabi_ddiv+0xca>
 80013c2:	4642      	mov	r2, r8
 80013c4:	055b      	lsls	r3, r3, #21
 80013c6:	0755      	lsls	r5, r2, #29
 80013c8:	0252      	lsls	r2, r2, #9
 80013ca:	430d      	orrs	r5, r1
 80013cc:	0b12      	lsrs	r2, r2, #12
 80013ce:	0d5b      	lsrs	r3, r3, #21
 80013d0:	e70d      	b.n	80011ee <__aeabi_ddiv+0xae>
 80013d2:	4651      	mov	r1, sl
 80013d4:	4321      	orrs	r1, r4
 80013d6:	d100      	bne.n	80013da <__aeabi_ddiv+0x29a>
 80013d8:	e07c      	b.n	80014d4 <__aeabi_ddiv+0x394>
 80013da:	2c00      	cmp	r4, #0
 80013dc:	d100      	bne.n	80013e0 <__aeabi_ddiv+0x2a0>
 80013de:	e0fb      	b.n	80015d8 <__aeabi_ddiv+0x498>
 80013e0:	0020      	movs	r0, r4
 80013e2:	f001 fa1b 	bl	800281c <__clzsi2>
 80013e6:	0002      	movs	r2, r0
 80013e8:	3a0b      	subs	r2, #11
 80013ea:	231d      	movs	r3, #29
 80013ec:	1a9b      	subs	r3, r3, r2
 80013ee:	4652      	mov	r2, sl
 80013f0:	0001      	movs	r1, r0
 80013f2:	40da      	lsrs	r2, r3
 80013f4:	4653      	mov	r3, sl
 80013f6:	3908      	subs	r1, #8
 80013f8:	408b      	lsls	r3, r1
 80013fa:	408c      	lsls	r4, r1
 80013fc:	0019      	movs	r1, r3
 80013fe:	4314      	orrs	r4, r2
 8001400:	4b31      	ldr	r3, [pc, #196]	; (80014c8 <__aeabi_ddiv+0x388>)
 8001402:	4458      	add	r0, fp
 8001404:	469b      	mov	fp, r3
 8001406:	4483      	add	fp, r0
 8001408:	2000      	movs	r0, #0
 800140a:	e6d9      	b.n	80011c0 <__aeabi_ddiv+0x80>
 800140c:	0003      	movs	r3, r0
 800140e:	4323      	orrs	r3, r4
 8001410:	4698      	mov	r8, r3
 8001412:	d044      	beq.n	800149e <__aeabi_ddiv+0x35e>
 8001414:	2c00      	cmp	r4, #0
 8001416:	d100      	bne.n	800141a <__aeabi_ddiv+0x2da>
 8001418:	e0cf      	b.n	80015ba <__aeabi_ddiv+0x47a>
 800141a:	0020      	movs	r0, r4
 800141c:	f001 f9fe 	bl	800281c <__clzsi2>
 8001420:	0001      	movs	r1, r0
 8001422:	0002      	movs	r2, r0
 8001424:	390b      	subs	r1, #11
 8001426:	231d      	movs	r3, #29
 8001428:	1a5b      	subs	r3, r3, r1
 800142a:	4649      	mov	r1, r9
 800142c:	0010      	movs	r0, r2
 800142e:	40d9      	lsrs	r1, r3
 8001430:	3808      	subs	r0, #8
 8001432:	4084      	lsls	r4, r0
 8001434:	000b      	movs	r3, r1
 8001436:	464d      	mov	r5, r9
 8001438:	4323      	orrs	r3, r4
 800143a:	4698      	mov	r8, r3
 800143c:	4085      	lsls	r5, r0
 800143e:	4b23      	ldr	r3, [pc, #140]	; (80014cc <__aeabi_ddiv+0x38c>)
 8001440:	1a9b      	subs	r3, r3, r2
 8001442:	469b      	mov	fp, r3
 8001444:	2300      	movs	r3, #0
 8001446:	4699      	mov	r9, r3
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	e69e      	b.n	800118a <__aeabi_ddiv+0x4a>
 800144c:	0002      	movs	r2, r0
 800144e:	4322      	orrs	r2, r4
 8001450:	4690      	mov	r8, r2
 8001452:	d11d      	bne.n	8001490 <__aeabi_ddiv+0x350>
 8001454:	2208      	movs	r2, #8
 8001456:	469b      	mov	fp, r3
 8001458:	2302      	movs	r3, #2
 800145a:	2500      	movs	r5, #0
 800145c:	4691      	mov	r9, r2
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	e693      	b.n	800118a <__aeabi_ddiv+0x4a>
 8001462:	4651      	mov	r1, sl
 8001464:	4321      	orrs	r1, r4
 8001466:	d109      	bne.n	800147c <__aeabi_ddiv+0x33c>
 8001468:	2302      	movs	r3, #2
 800146a:	464a      	mov	r2, r9
 800146c:	431a      	orrs	r2, r3
 800146e:	4b18      	ldr	r3, [pc, #96]	; (80014d0 <__aeabi_ddiv+0x390>)
 8001470:	4691      	mov	r9, r2
 8001472:	469c      	mov	ip, r3
 8001474:	2400      	movs	r4, #0
 8001476:	2002      	movs	r0, #2
 8001478:	44e3      	add	fp, ip
 800147a:	e6a1      	b.n	80011c0 <__aeabi_ddiv+0x80>
 800147c:	2303      	movs	r3, #3
 800147e:	464a      	mov	r2, r9
 8001480:	431a      	orrs	r2, r3
 8001482:	4b13      	ldr	r3, [pc, #76]	; (80014d0 <__aeabi_ddiv+0x390>)
 8001484:	4691      	mov	r9, r2
 8001486:	469c      	mov	ip, r3
 8001488:	4651      	mov	r1, sl
 800148a:	2003      	movs	r0, #3
 800148c:	44e3      	add	fp, ip
 800148e:	e697      	b.n	80011c0 <__aeabi_ddiv+0x80>
 8001490:	220c      	movs	r2, #12
 8001492:	469b      	mov	fp, r3
 8001494:	2303      	movs	r3, #3
 8001496:	46a0      	mov	r8, r4
 8001498:	4691      	mov	r9, r2
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	e675      	b.n	800118a <__aeabi_ddiv+0x4a>
 800149e:	2304      	movs	r3, #4
 80014a0:	4699      	mov	r9, r3
 80014a2:	2300      	movs	r3, #0
 80014a4:	469b      	mov	fp, r3
 80014a6:	3301      	adds	r3, #1
 80014a8:	2500      	movs	r5, #0
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	e66d      	b.n	800118a <__aeabi_ddiv+0x4a>
 80014ae:	46c0      	nop			; (mov r8, r8)
 80014b0:	000007ff 	.word	0x000007ff
 80014b4:	fffffc01 	.word	0xfffffc01
 80014b8:	0800a3d0 	.word	0x0800a3d0
 80014bc:	000003ff 	.word	0x000003ff
 80014c0:	feffffff 	.word	0xfeffffff
 80014c4:	000007fe 	.word	0x000007fe
 80014c8:	000003f3 	.word	0x000003f3
 80014cc:	fffffc0d 	.word	0xfffffc0d
 80014d0:	fffff801 	.word	0xfffff801
 80014d4:	464a      	mov	r2, r9
 80014d6:	2301      	movs	r3, #1
 80014d8:	431a      	orrs	r2, r3
 80014da:	4691      	mov	r9, r2
 80014dc:	2400      	movs	r4, #0
 80014de:	2001      	movs	r0, #1
 80014e0:	e66e      	b.n	80011c0 <__aeabi_ddiv+0x80>
 80014e2:	2300      	movs	r3, #0
 80014e4:	2280      	movs	r2, #128	; 0x80
 80014e6:	469a      	mov	sl, r3
 80014e8:	2500      	movs	r5, #0
 80014ea:	4b88      	ldr	r3, [pc, #544]	; (800170c <__aeabi_ddiv+0x5cc>)
 80014ec:	0312      	lsls	r2, r2, #12
 80014ee:	e67e      	b.n	80011ee <__aeabi_ddiv+0xae>
 80014f0:	2501      	movs	r5, #1
 80014f2:	426d      	negs	r5, r5
 80014f4:	2201      	movs	r2, #1
 80014f6:	1ad2      	subs	r2, r2, r3
 80014f8:	2a38      	cmp	r2, #56	; 0x38
 80014fa:	dd00      	ble.n	80014fe <__aeabi_ddiv+0x3be>
 80014fc:	e674      	b.n	80011e8 <__aeabi_ddiv+0xa8>
 80014fe:	2a1f      	cmp	r2, #31
 8001500:	dc00      	bgt.n	8001504 <__aeabi_ddiv+0x3c4>
 8001502:	e0bd      	b.n	8001680 <__aeabi_ddiv+0x540>
 8001504:	211f      	movs	r1, #31
 8001506:	4249      	negs	r1, r1
 8001508:	1acb      	subs	r3, r1, r3
 800150a:	4641      	mov	r1, r8
 800150c:	40d9      	lsrs	r1, r3
 800150e:	000b      	movs	r3, r1
 8001510:	2a20      	cmp	r2, #32
 8001512:	d004      	beq.n	800151e <__aeabi_ddiv+0x3de>
 8001514:	4641      	mov	r1, r8
 8001516:	4a7e      	ldr	r2, [pc, #504]	; (8001710 <__aeabi_ddiv+0x5d0>)
 8001518:	445a      	add	r2, fp
 800151a:	4091      	lsls	r1, r2
 800151c:	430d      	orrs	r5, r1
 800151e:	0029      	movs	r1, r5
 8001520:	1e4a      	subs	r2, r1, #1
 8001522:	4191      	sbcs	r1, r2
 8001524:	4319      	orrs	r1, r3
 8001526:	2307      	movs	r3, #7
 8001528:	001d      	movs	r5, r3
 800152a:	2200      	movs	r2, #0
 800152c:	400d      	ands	r5, r1
 800152e:	420b      	tst	r3, r1
 8001530:	d100      	bne.n	8001534 <__aeabi_ddiv+0x3f4>
 8001532:	e0d0      	b.n	80016d6 <__aeabi_ddiv+0x596>
 8001534:	220f      	movs	r2, #15
 8001536:	2300      	movs	r3, #0
 8001538:	400a      	ands	r2, r1
 800153a:	2a04      	cmp	r2, #4
 800153c:	d100      	bne.n	8001540 <__aeabi_ddiv+0x400>
 800153e:	e0c7      	b.n	80016d0 <__aeabi_ddiv+0x590>
 8001540:	1d0a      	adds	r2, r1, #4
 8001542:	428a      	cmp	r2, r1
 8001544:	4189      	sbcs	r1, r1
 8001546:	4249      	negs	r1, r1
 8001548:	185b      	adds	r3, r3, r1
 800154a:	0011      	movs	r1, r2
 800154c:	021a      	lsls	r2, r3, #8
 800154e:	d400      	bmi.n	8001552 <__aeabi_ddiv+0x412>
 8001550:	e0be      	b.n	80016d0 <__aeabi_ddiv+0x590>
 8001552:	2301      	movs	r3, #1
 8001554:	2200      	movs	r2, #0
 8001556:	2500      	movs	r5, #0
 8001558:	e649      	b.n	80011ee <__aeabi_ddiv+0xae>
 800155a:	2280      	movs	r2, #128	; 0x80
 800155c:	4643      	mov	r3, r8
 800155e:	0312      	lsls	r2, r2, #12
 8001560:	4213      	tst	r3, r2
 8001562:	d008      	beq.n	8001576 <__aeabi_ddiv+0x436>
 8001564:	4214      	tst	r4, r2
 8001566:	d106      	bne.n	8001576 <__aeabi_ddiv+0x436>
 8001568:	4322      	orrs	r2, r4
 800156a:	0312      	lsls	r2, r2, #12
 800156c:	46ba      	mov	sl, r7
 800156e:	000d      	movs	r5, r1
 8001570:	4b66      	ldr	r3, [pc, #408]	; (800170c <__aeabi_ddiv+0x5cc>)
 8001572:	0b12      	lsrs	r2, r2, #12
 8001574:	e63b      	b.n	80011ee <__aeabi_ddiv+0xae>
 8001576:	2280      	movs	r2, #128	; 0x80
 8001578:	4643      	mov	r3, r8
 800157a:	0312      	lsls	r2, r2, #12
 800157c:	431a      	orrs	r2, r3
 800157e:	0312      	lsls	r2, r2, #12
 8001580:	46b2      	mov	sl, r6
 8001582:	4b62      	ldr	r3, [pc, #392]	; (800170c <__aeabi_ddiv+0x5cc>)
 8001584:	0b12      	lsrs	r2, r2, #12
 8001586:	e632      	b.n	80011ee <__aeabi_ddiv+0xae>
 8001588:	2b00      	cmp	r3, #0
 800158a:	d100      	bne.n	800158e <__aeabi_ddiv+0x44e>
 800158c:	e702      	b.n	8001394 <__aeabi_ddiv+0x254>
 800158e:	19a6      	adds	r6, r4, r6
 8001590:	1e6a      	subs	r2, r5, #1
 8001592:	42a6      	cmp	r6, r4
 8001594:	d200      	bcs.n	8001598 <__aeabi_ddiv+0x458>
 8001596:	e089      	b.n	80016ac <__aeabi_ddiv+0x56c>
 8001598:	4286      	cmp	r6, r0
 800159a:	d200      	bcs.n	800159e <__aeabi_ddiv+0x45e>
 800159c:	e09f      	b.n	80016de <__aeabi_ddiv+0x59e>
 800159e:	d100      	bne.n	80015a2 <__aeabi_ddiv+0x462>
 80015a0:	e0af      	b.n	8001702 <__aeabi_ddiv+0x5c2>
 80015a2:	0015      	movs	r5, r2
 80015a4:	e6f4      	b.n	8001390 <__aeabi_ddiv+0x250>
 80015a6:	42a9      	cmp	r1, r5
 80015a8:	d900      	bls.n	80015ac <__aeabi_ddiv+0x46c>
 80015aa:	e63c      	b.n	8001226 <__aeabi_ddiv+0xe6>
 80015ac:	4643      	mov	r3, r8
 80015ae:	07de      	lsls	r6, r3, #31
 80015b0:	0858      	lsrs	r0, r3, #1
 80015b2:	086b      	lsrs	r3, r5, #1
 80015b4:	431e      	orrs	r6, r3
 80015b6:	07ed      	lsls	r5, r5, #31
 80015b8:	e63c      	b.n	8001234 <__aeabi_ddiv+0xf4>
 80015ba:	f001 f92f 	bl	800281c <__clzsi2>
 80015be:	0001      	movs	r1, r0
 80015c0:	0002      	movs	r2, r0
 80015c2:	3115      	adds	r1, #21
 80015c4:	3220      	adds	r2, #32
 80015c6:	291c      	cmp	r1, #28
 80015c8:	dc00      	bgt.n	80015cc <__aeabi_ddiv+0x48c>
 80015ca:	e72c      	b.n	8001426 <__aeabi_ddiv+0x2e6>
 80015cc:	464b      	mov	r3, r9
 80015ce:	3808      	subs	r0, #8
 80015d0:	4083      	lsls	r3, r0
 80015d2:	2500      	movs	r5, #0
 80015d4:	4698      	mov	r8, r3
 80015d6:	e732      	b.n	800143e <__aeabi_ddiv+0x2fe>
 80015d8:	f001 f920 	bl	800281c <__clzsi2>
 80015dc:	0003      	movs	r3, r0
 80015de:	001a      	movs	r2, r3
 80015e0:	3215      	adds	r2, #21
 80015e2:	3020      	adds	r0, #32
 80015e4:	2a1c      	cmp	r2, #28
 80015e6:	dc00      	bgt.n	80015ea <__aeabi_ddiv+0x4aa>
 80015e8:	e6ff      	b.n	80013ea <__aeabi_ddiv+0x2aa>
 80015ea:	4654      	mov	r4, sl
 80015ec:	3b08      	subs	r3, #8
 80015ee:	2100      	movs	r1, #0
 80015f0:	409c      	lsls	r4, r3
 80015f2:	e705      	b.n	8001400 <__aeabi_ddiv+0x2c0>
 80015f4:	1936      	adds	r6, r6, r4
 80015f6:	3b01      	subs	r3, #1
 80015f8:	42b4      	cmp	r4, r6
 80015fa:	d900      	bls.n	80015fe <__aeabi_ddiv+0x4be>
 80015fc:	e6a6      	b.n	800134c <__aeabi_ddiv+0x20c>
 80015fe:	42b2      	cmp	r2, r6
 8001600:	d800      	bhi.n	8001604 <__aeabi_ddiv+0x4c4>
 8001602:	e6a3      	b.n	800134c <__aeabi_ddiv+0x20c>
 8001604:	1e83      	subs	r3, r0, #2
 8001606:	1936      	adds	r6, r6, r4
 8001608:	e6a0      	b.n	800134c <__aeabi_ddiv+0x20c>
 800160a:	1909      	adds	r1, r1, r4
 800160c:	3d01      	subs	r5, #1
 800160e:	428c      	cmp	r4, r1
 8001610:	d900      	bls.n	8001614 <__aeabi_ddiv+0x4d4>
 8001612:	e68d      	b.n	8001330 <__aeabi_ddiv+0x1f0>
 8001614:	428a      	cmp	r2, r1
 8001616:	d800      	bhi.n	800161a <__aeabi_ddiv+0x4da>
 8001618:	e68a      	b.n	8001330 <__aeabi_ddiv+0x1f0>
 800161a:	1e85      	subs	r5, r0, #2
 800161c:	1909      	adds	r1, r1, r4
 800161e:	e687      	b.n	8001330 <__aeabi_ddiv+0x1f0>
 8001620:	220f      	movs	r2, #15
 8001622:	402a      	ands	r2, r5
 8001624:	2a04      	cmp	r2, #4
 8001626:	d100      	bne.n	800162a <__aeabi_ddiv+0x4ea>
 8001628:	e6bc      	b.n	80013a4 <__aeabi_ddiv+0x264>
 800162a:	1d29      	adds	r1, r5, #4
 800162c:	42a9      	cmp	r1, r5
 800162e:	41ad      	sbcs	r5, r5
 8001630:	426d      	negs	r5, r5
 8001632:	08c9      	lsrs	r1, r1, #3
 8001634:	44a8      	add	r8, r5
 8001636:	e6b6      	b.n	80013a6 <__aeabi_ddiv+0x266>
 8001638:	42af      	cmp	r7, r5
 800163a:	d900      	bls.n	800163e <__aeabi_ddiv+0x4fe>
 800163c:	e662      	b.n	8001304 <__aeabi_ddiv+0x1c4>
 800163e:	4281      	cmp	r1, r0
 8001640:	d804      	bhi.n	800164c <__aeabi_ddiv+0x50c>
 8001642:	d000      	beq.n	8001646 <__aeabi_ddiv+0x506>
 8001644:	e65e      	b.n	8001304 <__aeabi_ddiv+0x1c4>
 8001646:	42ae      	cmp	r6, r5
 8001648:	d800      	bhi.n	800164c <__aeabi_ddiv+0x50c>
 800164a:	e65b      	b.n	8001304 <__aeabi_ddiv+0x1c4>
 800164c:	2302      	movs	r3, #2
 800164e:	425b      	negs	r3, r3
 8001650:	469c      	mov	ip, r3
 8001652:	9b00      	ldr	r3, [sp, #0]
 8001654:	44e0      	add	r8, ip
 8001656:	469c      	mov	ip, r3
 8001658:	4465      	add	r5, ip
 800165a:	429d      	cmp	r5, r3
 800165c:	419b      	sbcs	r3, r3
 800165e:	425b      	negs	r3, r3
 8001660:	191b      	adds	r3, r3, r4
 8001662:	18c0      	adds	r0, r0, r3
 8001664:	e64f      	b.n	8001306 <__aeabi_ddiv+0x1c6>
 8001666:	42b2      	cmp	r2, r6
 8001668:	d800      	bhi.n	800166c <__aeabi_ddiv+0x52c>
 800166a:	e612      	b.n	8001292 <__aeabi_ddiv+0x152>
 800166c:	1e83      	subs	r3, r0, #2
 800166e:	1936      	adds	r6, r6, r4
 8001670:	e60f      	b.n	8001292 <__aeabi_ddiv+0x152>
 8001672:	428a      	cmp	r2, r1
 8001674:	d800      	bhi.n	8001678 <__aeabi_ddiv+0x538>
 8001676:	e5fa      	b.n	800126e <__aeabi_ddiv+0x12e>
 8001678:	1e83      	subs	r3, r0, #2
 800167a:	4698      	mov	r8, r3
 800167c:	1909      	adds	r1, r1, r4
 800167e:	e5f6      	b.n	800126e <__aeabi_ddiv+0x12e>
 8001680:	4b24      	ldr	r3, [pc, #144]	; (8001714 <__aeabi_ddiv+0x5d4>)
 8001682:	0028      	movs	r0, r5
 8001684:	445b      	add	r3, fp
 8001686:	4641      	mov	r1, r8
 8001688:	409d      	lsls	r5, r3
 800168a:	4099      	lsls	r1, r3
 800168c:	40d0      	lsrs	r0, r2
 800168e:	1e6b      	subs	r3, r5, #1
 8001690:	419d      	sbcs	r5, r3
 8001692:	4643      	mov	r3, r8
 8001694:	4301      	orrs	r1, r0
 8001696:	4329      	orrs	r1, r5
 8001698:	40d3      	lsrs	r3, r2
 800169a:	074a      	lsls	r2, r1, #29
 800169c:	d100      	bne.n	80016a0 <__aeabi_ddiv+0x560>
 800169e:	e755      	b.n	800154c <__aeabi_ddiv+0x40c>
 80016a0:	220f      	movs	r2, #15
 80016a2:	400a      	ands	r2, r1
 80016a4:	2a04      	cmp	r2, #4
 80016a6:	d000      	beq.n	80016aa <__aeabi_ddiv+0x56a>
 80016a8:	e74a      	b.n	8001540 <__aeabi_ddiv+0x400>
 80016aa:	e74f      	b.n	800154c <__aeabi_ddiv+0x40c>
 80016ac:	0015      	movs	r5, r2
 80016ae:	4286      	cmp	r6, r0
 80016b0:	d000      	beq.n	80016b4 <__aeabi_ddiv+0x574>
 80016b2:	e66d      	b.n	8001390 <__aeabi_ddiv+0x250>
 80016b4:	9a00      	ldr	r2, [sp, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d000      	beq.n	80016bc <__aeabi_ddiv+0x57c>
 80016ba:	e669      	b.n	8001390 <__aeabi_ddiv+0x250>
 80016bc:	e66a      	b.n	8001394 <__aeabi_ddiv+0x254>
 80016be:	4b16      	ldr	r3, [pc, #88]	; (8001718 <__aeabi_ddiv+0x5d8>)
 80016c0:	445b      	add	r3, fp
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	dc00      	bgt.n	80016c8 <__aeabi_ddiv+0x588>
 80016c6:	e713      	b.n	80014f0 <__aeabi_ddiv+0x3b0>
 80016c8:	2501      	movs	r5, #1
 80016ca:	2100      	movs	r1, #0
 80016cc:	44a8      	add	r8, r5
 80016ce:	e66a      	b.n	80013a6 <__aeabi_ddiv+0x266>
 80016d0:	075d      	lsls	r5, r3, #29
 80016d2:	025b      	lsls	r3, r3, #9
 80016d4:	0b1a      	lsrs	r2, r3, #12
 80016d6:	08c9      	lsrs	r1, r1, #3
 80016d8:	2300      	movs	r3, #0
 80016da:	430d      	orrs	r5, r1
 80016dc:	e587      	b.n	80011ee <__aeabi_ddiv+0xae>
 80016de:	9900      	ldr	r1, [sp, #0]
 80016e0:	3d02      	subs	r5, #2
 80016e2:	004a      	lsls	r2, r1, #1
 80016e4:	428a      	cmp	r2, r1
 80016e6:	41bf      	sbcs	r7, r7
 80016e8:	427f      	negs	r7, r7
 80016ea:	193f      	adds	r7, r7, r4
 80016ec:	19f6      	adds	r6, r6, r7
 80016ee:	9200      	str	r2, [sp, #0]
 80016f0:	e7dd      	b.n	80016ae <__aeabi_ddiv+0x56e>
 80016f2:	2280      	movs	r2, #128	; 0x80
 80016f4:	4643      	mov	r3, r8
 80016f6:	0312      	lsls	r2, r2, #12
 80016f8:	431a      	orrs	r2, r3
 80016fa:	0312      	lsls	r2, r2, #12
 80016fc:	4b03      	ldr	r3, [pc, #12]	; (800170c <__aeabi_ddiv+0x5cc>)
 80016fe:	0b12      	lsrs	r2, r2, #12
 8001700:	e575      	b.n	80011ee <__aeabi_ddiv+0xae>
 8001702:	9900      	ldr	r1, [sp, #0]
 8001704:	4299      	cmp	r1, r3
 8001706:	d3ea      	bcc.n	80016de <__aeabi_ddiv+0x59e>
 8001708:	0015      	movs	r5, r2
 800170a:	e7d3      	b.n	80016b4 <__aeabi_ddiv+0x574>
 800170c:	000007ff 	.word	0x000007ff
 8001710:	0000043e 	.word	0x0000043e
 8001714:	0000041e 	.word	0x0000041e
 8001718:	000003ff 	.word	0x000003ff

0800171c <__eqdf2>:
 800171c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171e:	464e      	mov	r6, r9
 8001720:	4645      	mov	r5, r8
 8001722:	46de      	mov	lr, fp
 8001724:	4657      	mov	r7, sl
 8001726:	4690      	mov	r8, r2
 8001728:	b5e0      	push	{r5, r6, r7, lr}
 800172a:	0017      	movs	r7, r2
 800172c:	031a      	lsls	r2, r3, #12
 800172e:	0b12      	lsrs	r2, r2, #12
 8001730:	0005      	movs	r5, r0
 8001732:	4684      	mov	ip, r0
 8001734:	4819      	ldr	r0, [pc, #100]	; (800179c <__eqdf2+0x80>)
 8001736:	030e      	lsls	r6, r1, #12
 8001738:	004c      	lsls	r4, r1, #1
 800173a:	4691      	mov	r9, r2
 800173c:	005a      	lsls	r2, r3, #1
 800173e:	0fdb      	lsrs	r3, r3, #31
 8001740:	469b      	mov	fp, r3
 8001742:	0b36      	lsrs	r6, r6, #12
 8001744:	0d64      	lsrs	r4, r4, #21
 8001746:	0fc9      	lsrs	r1, r1, #31
 8001748:	0d52      	lsrs	r2, r2, #21
 800174a:	4284      	cmp	r4, r0
 800174c:	d019      	beq.n	8001782 <__eqdf2+0x66>
 800174e:	4282      	cmp	r2, r0
 8001750:	d010      	beq.n	8001774 <__eqdf2+0x58>
 8001752:	2001      	movs	r0, #1
 8001754:	4294      	cmp	r4, r2
 8001756:	d10e      	bne.n	8001776 <__eqdf2+0x5a>
 8001758:	454e      	cmp	r6, r9
 800175a:	d10c      	bne.n	8001776 <__eqdf2+0x5a>
 800175c:	2001      	movs	r0, #1
 800175e:	45c4      	cmp	ip, r8
 8001760:	d109      	bne.n	8001776 <__eqdf2+0x5a>
 8001762:	4559      	cmp	r1, fp
 8001764:	d017      	beq.n	8001796 <__eqdf2+0x7a>
 8001766:	2c00      	cmp	r4, #0
 8001768:	d105      	bne.n	8001776 <__eqdf2+0x5a>
 800176a:	0030      	movs	r0, r6
 800176c:	4328      	orrs	r0, r5
 800176e:	1e43      	subs	r3, r0, #1
 8001770:	4198      	sbcs	r0, r3
 8001772:	e000      	b.n	8001776 <__eqdf2+0x5a>
 8001774:	2001      	movs	r0, #1
 8001776:	bcf0      	pop	{r4, r5, r6, r7}
 8001778:	46bb      	mov	fp, r7
 800177a:	46b2      	mov	sl, r6
 800177c:	46a9      	mov	r9, r5
 800177e:	46a0      	mov	r8, r4
 8001780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001782:	0033      	movs	r3, r6
 8001784:	2001      	movs	r0, #1
 8001786:	432b      	orrs	r3, r5
 8001788:	d1f5      	bne.n	8001776 <__eqdf2+0x5a>
 800178a:	42a2      	cmp	r2, r4
 800178c:	d1f3      	bne.n	8001776 <__eqdf2+0x5a>
 800178e:	464b      	mov	r3, r9
 8001790:	433b      	orrs	r3, r7
 8001792:	d1f0      	bne.n	8001776 <__eqdf2+0x5a>
 8001794:	e7e2      	b.n	800175c <__eqdf2+0x40>
 8001796:	2000      	movs	r0, #0
 8001798:	e7ed      	b.n	8001776 <__eqdf2+0x5a>
 800179a:	46c0      	nop			; (mov r8, r8)
 800179c:	000007ff 	.word	0x000007ff

080017a0 <__gedf2>:
 80017a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017a2:	4647      	mov	r7, r8
 80017a4:	46ce      	mov	lr, r9
 80017a6:	0004      	movs	r4, r0
 80017a8:	0018      	movs	r0, r3
 80017aa:	0016      	movs	r6, r2
 80017ac:	031b      	lsls	r3, r3, #12
 80017ae:	0b1b      	lsrs	r3, r3, #12
 80017b0:	4d2d      	ldr	r5, [pc, #180]	; (8001868 <__gedf2+0xc8>)
 80017b2:	004a      	lsls	r2, r1, #1
 80017b4:	4699      	mov	r9, r3
 80017b6:	b580      	push	{r7, lr}
 80017b8:	0043      	lsls	r3, r0, #1
 80017ba:	030f      	lsls	r7, r1, #12
 80017bc:	46a4      	mov	ip, r4
 80017be:	46b0      	mov	r8, r6
 80017c0:	0b3f      	lsrs	r7, r7, #12
 80017c2:	0d52      	lsrs	r2, r2, #21
 80017c4:	0fc9      	lsrs	r1, r1, #31
 80017c6:	0d5b      	lsrs	r3, r3, #21
 80017c8:	0fc0      	lsrs	r0, r0, #31
 80017ca:	42aa      	cmp	r2, r5
 80017cc:	d021      	beq.n	8001812 <__gedf2+0x72>
 80017ce:	42ab      	cmp	r3, r5
 80017d0:	d013      	beq.n	80017fa <__gedf2+0x5a>
 80017d2:	2a00      	cmp	r2, #0
 80017d4:	d122      	bne.n	800181c <__gedf2+0x7c>
 80017d6:	433c      	orrs	r4, r7
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d102      	bne.n	80017e2 <__gedf2+0x42>
 80017dc:	464d      	mov	r5, r9
 80017de:	432e      	orrs	r6, r5
 80017e0:	d022      	beq.n	8001828 <__gedf2+0x88>
 80017e2:	2c00      	cmp	r4, #0
 80017e4:	d010      	beq.n	8001808 <__gedf2+0x68>
 80017e6:	4281      	cmp	r1, r0
 80017e8:	d022      	beq.n	8001830 <__gedf2+0x90>
 80017ea:	2002      	movs	r0, #2
 80017ec:	3901      	subs	r1, #1
 80017ee:	4008      	ands	r0, r1
 80017f0:	3801      	subs	r0, #1
 80017f2:	bcc0      	pop	{r6, r7}
 80017f4:	46b9      	mov	r9, r7
 80017f6:	46b0      	mov	r8, r6
 80017f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017fa:	464d      	mov	r5, r9
 80017fc:	432e      	orrs	r6, r5
 80017fe:	d129      	bne.n	8001854 <__gedf2+0xb4>
 8001800:	2a00      	cmp	r2, #0
 8001802:	d1f0      	bne.n	80017e6 <__gedf2+0x46>
 8001804:	433c      	orrs	r4, r7
 8001806:	d1ee      	bne.n	80017e6 <__gedf2+0x46>
 8001808:	2800      	cmp	r0, #0
 800180a:	d1f2      	bne.n	80017f2 <__gedf2+0x52>
 800180c:	2001      	movs	r0, #1
 800180e:	4240      	negs	r0, r0
 8001810:	e7ef      	b.n	80017f2 <__gedf2+0x52>
 8001812:	003d      	movs	r5, r7
 8001814:	4325      	orrs	r5, r4
 8001816:	d11d      	bne.n	8001854 <__gedf2+0xb4>
 8001818:	4293      	cmp	r3, r2
 800181a:	d0ee      	beq.n	80017fa <__gedf2+0x5a>
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1e2      	bne.n	80017e6 <__gedf2+0x46>
 8001820:	464c      	mov	r4, r9
 8001822:	4326      	orrs	r6, r4
 8001824:	d1df      	bne.n	80017e6 <__gedf2+0x46>
 8001826:	e7e0      	b.n	80017ea <__gedf2+0x4a>
 8001828:	2000      	movs	r0, #0
 800182a:	2c00      	cmp	r4, #0
 800182c:	d0e1      	beq.n	80017f2 <__gedf2+0x52>
 800182e:	e7dc      	b.n	80017ea <__gedf2+0x4a>
 8001830:	429a      	cmp	r2, r3
 8001832:	dc0a      	bgt.n	800184a <__gedf2+0xaa>
 8001834:	dbe8      	blt.n	8001808 <__gedf2+0x68>
 8001836:	454f      	cmp	r7, r9
 8001838:	d8d7      	bhi.n	80017ea <__gedf2+0x4a>
 800183a:	d00e      	beq.n	800185a <__gedf2+0xba>
 800183c:	2000      	movs	r0, #0
 800183e:	454f      	cmp	r7, r9
 8001840:	d2d7      	bcs.n	80017f2 <__gedf2+0x52>
 8001842:	2900      	cmp	r1, #0
 8001844:	d0e2      	beq.n	800180c <__gedf2+0x6c>
 8001846:	0008      	movs	r0, r1
 8001848:	e7d3      	b.n	80017f2 <__gedf2+0x52>
 800184a:	4243      	negs	r3, r0
 800184c:	4158      	adcs	r0, r3
 800184e:	0040      	lsls	r0, r0, #1
 8001850:	3801      	subs	r0, #1
 8001852:	e7ce      	b.n	80017f2 <__gedf2+0x52>
 8001854:	2002      	movs	r0, #2
 8001856:	4240      	negs	r0, r0
 8001858:	e7cb      	b.n	80017f2 <__gedf2+0x52>
 800185a:	45c4      	cmp	ip, r8
 800185c:	d8c5      	bhi.n	80017ea <__gedf2+0x4a>
 800185e:	2000      	movs	r0, #0
 8001860:	45c4      	cmp	ip, r8
 8001862:	d2c6      	bcs.n	80017f2 <__gedf2+0x52>
 8001864:	e7ed      	b.n	8001842 <__gedf2+0xa2>
 8001866:	46c0      	nop			; (mov r8, r8)
 8001868:	000007ff 	.word	0x000007ff

0800186c <__ledf2>:
 800186c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800186e:	4647      	mov	r7, r8
 8001870:	46ce      	mov	lr, r9
 8001872:	0004      	movs	r4, r0
 8001874:	0018      	movs	r0, r3
 8001876:	0016      	movs	r6, r2
 8001878:	031b      	lsls	r3, r3, #12
 800187a:	0b1b      	lsrs	r3, r3, #12
 800187c:	4d2c      	ldr	r5, [pc, #176]	; (8001930 <__ledf2+0xc4>)
 800187e:	004a      	lsls	r2, r1, #1
 8001880:	4699      	mov	r9, r3
 8001882:	b580      	push	{r7, lr}
 8001884:	0043      	lsls	r3, r0, #1
 8001886:	030f      	lsls	r7, r1, #12
 8001888:	46a4      	mov	ip, r4
 800188a:	46b0      	mov	r8, r6
 800188c:	0b3f      	lsrs	r7, r7, #12
 800188e:	0d52      	lsrs	r2, r2, #21
 8001890:	0fc9      	lsrs	r1, r1, #31
 8001892:	0d5b      	lsrs	r3, r3, #21
 8001894:	0fc0      	lsrs	r0, r0, #31
 8001896:	42aa      	cmp	r2, r5
 8001898:	d00d      	beq.n	80018b6 <__ledf2+0x4a>
 800189a:	42ab      	cmp	r3, r5
 800189c:	d010      	beq.n	80018c0 <__ledf2+0x54>
 800189e:	2a00      	cmp	r2, #0
 80018a0:	d127      	bne.n	80018f2 <__ledf2+0x86>
 80018a2:	433c      	orrs	r4, r7
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d111      	bne.n	80018cc <__ledf2+0x60>
 80018a8:	464d      	mov	r5, r9
 80018aa:	432e      	orrs	r6, r5
 80018ac:	d10e      	bne.n	80018cc <__ledf2+0x60>
 80018ae:	2000      	movs	r0, #0
 80018b0:	2c00      	cmp	r4, #0
 80018b2:	d015      	beq.n	80018e0 <__ledf2+0x74>
 80018b4:	e00e      	b.n	80018d4 <__ledf2+0x68>
 80018b6:	003d      	movs	r5, r7
 80018b8:	4325      	orrs	r5, r4
 80018ba:	d110      	bne.n	80018de <__ledf2+0x72>
 80018bc:	4293      	cmp	r3, r2
 80018be:	d118      	bne.n	80018f2 <__ledf2+0x86>
 80018c0:	464d      	mov	r5, r9
 80018c2:	432e      	orrs	r6, r5
 80018c4:	d10b      	bne.n	80018de <__ledf2+0x72>
 80018c6:	2a00      	cmp	r2, #0
 80018c8:	d102      	bne.n	80018d0 <__ledf2+0x64>
 80018ca:	433c      	orrs	r4, r7
 80018cc:	2c00      	cmp	r4, #0
 80018ce:	d00b      	beq.n	80018e8 <__ledf2+0x7c>
 80018d0:	4281      	cmp	r1, r0
 80018d2:	d014      	beq.n	80018fe <__ledf2+0x92>
 80018d4:	2002      	movs	r0, #2
 80018d6:	3901      	subs	r1, #1
 80018d8:	4008      	ands	r0, r1
 80018da:	3801      	subs	r0, #1
 80018dc:	e000      	b.n	80018e0 <__ledf2+0x74>
 80018de:	2002      	movs	r0, #2
 80018e0:	bcc0      	pop	{r6, r7}
 80018e2:	46b9      	mov	r9, r7
 80018e4:	46b0      	mov	r8, r6
 80018e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018e8:	2800      	cmp	r0, #0
 80018ea:	d1f9      	bne.n	80018e0 <__ledf2+0x74>
 80018ec:	2001      	movs	r0, #1
 80018ee:	4240      	negs	r0, r0
 80018f0:	e7f6      	b.n	80018e0 <__ledf2+0x74>
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1ec      	bne.n	80018d0 <__ledf2+0x64>
 80018f6:	464c      	mov	r4, r9
 80018f8:	4326      	orrs	r6, r4
 80018fa:	d1e9      	bne.n	80018d0 <__ledf2+0x64>
 80018fc:	e7ea      	b.n	80018d4 <__ledf2+0x68>
 80018fe:	429a      	cmp	r2, r3
 8001900:	dd04      	ble.n	800190c <__ledf2+0xa0>
 8001902:	4243      	negs	r3, r0
 8001904:	4158      	adcs	r0, r3
 8001906:	0040      	lsls	r0, r0, #1
 8001908:	3801      	subs	r0, #1
 800190a:	e7e9      	b.n	80018e0 <__ledf2+0x74>
 800190c:	429a      	cmp	r2, r3
 800190e:	dbeb      	blt.n	80018e8 <__ledf2+0x7c>
 8001910:	454f      	cmp	r7, r9
 8001912:	d8df      	bhi.n	80018d4 <__ledf2+0x68>
 8001914:	d006      	beq.n	8001924 <__ledf2+0xb8>
 8001916:	2000      	movs	r0, #0
 8001918:	454f      	cmp	r7, r9
 800191a:	d2e1      	bcs.n	80018e0 <__ledf2+0x74>
 800191c:	2900      	cmp	r1, #0
 800191e:	d0e5      	beq.n	80018ec <__ledf2+0x80>
 8001920:	0008      	movs	r0, r1
 8001922:	e7dd      	b.n	80018e0 <__ledf2+0x74>
 8001924:	45c4      	cmp	ip, r8
 8001926:	d8d5      	bhi.n	80018d4 <__ledf2+0x68>
 8001928:	2000      	movs	r0, #0
 800192a:	45c4      	cmp	ip, r8
 800192c:	d2d8      	bcs.n	80018e0 <__ledf2+0x74>
 800192e:	e7f5      	b.n	800191c <__ledf2+0xb0>
 8001930:	000007ff 	.word	0x000007ff

08001934 <__aeabi_dmul>:
 8001934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001936:	4645      	mov	r5, r8
 8001938:	46de      	mov	lr, fp
 800193a:	4657      	mov	r7, sl
 800193c:	464e      	mov	r6, r9
 800193e:	b5e0      	push	{r5, r6, r7, lr}
 8001940:	001f      	movs	r7, r3
 8001942:	030b      	lsls	r3, r1, #12
 8001944:	0b1b      	lsrs	r3, r3, #12
 8001946:	469b      	mov	fp, r3
 8001948:	004d      	lsls	r5, r1, #1
 800194a:	0fcb      	lsrs	r3, r1, #31
 800194c:	0004      	movs	r4, r0
 800194e:	4691      	mov	r9, r2
 8001950:	4698      	mov	r8, r3
 8001952:	b087      	sub	sp, #28
 8001954:	0d6d      	lsrs	r5, r5, #21
 8001956:	d100      	bne.n	800195a <__aeabi_dmul+0x26>
 8001958:	e1cd      	b.n	8001cf6 <__aeabi_dmul+0x3c2>
 800195a:	4bce      	ldr	r3, [pc, #824]	; (8001c94 <__aeabi_dmul+0x360>)
 800195c:	429d      	cmp	r5, r3
 800195e:	d100      	bne.n	8001962 <__aeabi_dmul+0x2e>
 8001960:	e1e9      	b.n	8001d36 <__aeabi_dmul+0x402>
 8001962:	465a      	mov	r2, fp
 8001964:	0f43      	lsrs	r3, r0, #29
 8001966:	00d2      	lsls	r2, r2, #3
 8001968:	4313      	orrs	r3, r2
 800196a:	2280      	movs	r2, #128	; 0x80
 800196c:	0412      	lsls	r2, r2, #16
 800196e:	431a      	orrs	r2, r3
 8001970:	00c3      	lsls	r3, r0, #3
 8001972:	469a      	mov	sl, r3
 8001974:	4bc8      	ldr	r3, [pc, #800]	; (8001c98 <__aeabi_dmul+0x364>)
 8001976:	4693      	mov	fp, r2
 8001978:	469c      	mov	ip, r3
 800197a:	2300      	movs	r3, #0
 800197c:	2600      	movs	r6, #0
 800197e:	4465      	add	r5, ip
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	033c      	lsls	r4, r7, #12
 8001984:	007b      	lsls	r3, r7, #1
 8001986:	4648      	mov	r0, r9
 8001988:	0b24      	lsrs	r4, r4, #12
 800198a:	0d5b      	lsrs	r3, r3, #21
 800198c:	0fff      	lsrs	r7, r7, #31
 800198e:	2b00      	cmp	r3, #0
 8001990:	d100      	bne.n	8001994 <__aeabi_dmul+0x60>
 8001992:	e189      	b.n	8001ca8 <__aeabi_dmul+0x374>
 8001994:	4abf      	ldr	r2, [pc, #764]	; (8001c94 <__aeabi_dmul+0x360>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d019      	beq.n	80019ce <__aeabi_dmul+0x9a>
 800199a:	0f42      	lsrs	r2, r0, #29
 800199c:	00e4      	lsls	r4, r4, #3
 800199e:	4322      	orrs	r2, r4
 80019a0:	2480      	movs	r4, #128	; 0x80
 80019a2:	0424      	lsls	r4, r4, #16
 80019a4:	4314      	orrs	r4, r2
 80019a6:	4abc      	ldr	r2, [pc, #752]	; (8001c98 <__aeabi_dmul+0x364>)
 80019a8:	2100      	movs	r1, #0
 80019aa:	4694      	mov	ip, r2
 80019ac:	4642      	mov	r2, r8
 80019ae:	4463      	add	r3, ip
 80019b0:	195b      	adds	r3, r3, r5
 80019b2:	9301      	str	r3, [sp, #4]
 80019b4:	9b01      	ldr	r3, [sp, #4]
 80019b6:	407a      	eors	r2, r7
 80019b8:	3301      	adds	r3, #1
 80019ba:	00c0      	lsls	r0, r0, #3
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	9302      	str	r3, [sp, #8]
 80019c0:	2e0a      	cmp	r6, #10
 80019c2:	dd1c      	ble.n	80019fe <__aeabi_dmul+0xca>
 80019c4:	003a      	movs	r2, r7
 80019c6:	2e0b      	cmp	r6, #11
 80019c8:	d05e      	beq.n	8001a88 <__aeabi_dmul+0x154>
 80019ca:	4647      	mov	r7, r8
 80019cc:	e056      	b.n	8001a7c <__aeabi_dmul+0x148>
 80019ce:	4649      	mov	r1, r9
 80019d0:	4bb0      	ldr	r3, [pc, #704]	; (8001c94 <__aeabi_dmul+0x360>)
 80019d2:	4321      	orrs	r1, r4
 80019d4:	18eb      	adds	r3, r5, r3
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	2900      	cmp	r1, #0
 80019da:	d12a      	bne.n	8001a32 <__aeabi_dmul+0xfe>
 80019dc:	2080      	movs	r0, #128	; 0x80
 80019de:	2202      	movs	r2, #2
 80019e0:	0100      	lsls	r0, r0, #4
 80019e2:	002b      	movs	r3, r5
 80019e4:	4684      	mov	ip, r0
 80019e6:	4316      	orrs	r6, r2
 80019e8:	4642      	mov	r2, r8
 80019ea:	4463      	add	r3, ip
 80019ec:	407a      	eors	r2, r7
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	9302      	str	r3, [sp, #8]
 80019f2:	2e0a      	cmp	r6, #10
 80019f4:	dd00      	ble.n	80019f8 <__aeabi_dmul+0xc4>
 80019f6:	e231      	b.n	8001e5c <__aeabi_dmul+0x528>
 80019f8:	2000      	movs	r0, #0
 80019fa:	2400      	movs	r4, #0
 80019fc:	2102      	movs	r1, #2
 80019fe:	2e02      	cmp	r6, #2
 8001a00:	dc26      	bgt.n	8001a50 <__aeabi_dmul+0x11c>
 8001a02:	3e01      	subs	r6, #1
 8001a04:	2e01      	cmp	r6, #1
 8001a06:	d852      	bhi.n	8001aae <__aeabi_dmul+0x17a>
 8001a08:	2902      	cmp	r1, #2
 8001a0a:	d04c      	beq.n	8001aa6 <__aeabi_dmul+0x172>
 8001a0c:	2901      	cmp	r1, #1
 8001a0e:	d000      	beq.n	8001a12 <__aeabi_dmul+0xde>
 8001a10:	e118      	b.n	8001c44 <__aeabi_dmul+0x310>
 8001a12:	2300      	movs	r3, #0
 8001a14:	2400      	movs	r4, #0
 8001a16:	2500      	movs	r5, #0
 8001a18:	051b      	lsls	r3, r3, #20
 8001a1a:	4323      	orrs	r3, r4
 8001a1c:	07d2      	lsls	r2, r2, #31
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	0028      	movs	r0, r5
 8001a22:	0019      	movs	r1, r3
 8001a24:	b007      	add	sp, #28
 8001a26:	bcf0      	pop	{r4, r5, r6, r7}
 8001a28:	46bb      	mov	fp, r7
 8001a2a:	46b2      	mov	sl, r6
 8001a2c:	46a9      	mov	r9, r5
 8001a2e:	46a0      	mov	r8, r4
 8001a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a32:	2180      	movs	r1, #128	; 0x80
 8001a34:	2203      	movs	r2, #3
 8001a36:	0109      	lsls	r1, r1, #4
 8001a38:	002b      	movs	r3, r5
 8001a3a:	468c      	mov	ip, r1
 8001a3c:	4316      	orrs	r6, r2
 8001a3e:	4642      	mov	r2, r8
 8001a40:	4463      	add	r3, ip
 8001a42:	407a      	eors	r2, r7
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	9302      	str	r3, [sp, #8]
 8001a48:	2e0a      	cmp	r6, #10
 8001a4a:	dd00      	ble.n	8001a4e <__aeabi_dmul+0x11a>
 8001a4c:	e228      	b.n	8001ea0 <__aeabi_dmul+0x56c>
 8001a4e:	2103      	movs	r1, #3
 8001a50:	2501      	movs	r5, #1
 8001a52:	40b5      	lsls	r5, r6
 8001a54:	46ac      	mov	ip, r5
 8001a56:	26a6      	movs	r6, #166	; 0xa6
 8001a58:	4663      	mov	r3, ip
 8001a5a:	00f6      	lsls	r6, r6, #3
 8001a5c:	4035      	ands	r5, r6
 8001a5e:	4233      	tst	r3, r6
 8001a60:	d10b      	bne.n	8001a7a <__aeabi_dmul+0x146>
 8001a62:	2690      	movs	r6, #144	; 0x90
 8001a64:	00b6      	lsls	r6, r6, #2
 8001a66:	4233      	tst	r3, r6
 8001a68:	d118      	bne.n	8001a9c <__aeabi_dmul+0x168>
 8001a6a:	3eb9      	subs	r6, #185	; 0xb9
 8001a6c:	3eff      	subs	r6, #255	; 0xff
 8001a6e:	421e      	tst	r6, r3
 8001a70:	d01d      	beq.n	8001aae <__aeabi_dmul+0x17a>
 8001a72:	46a3      	mov	fp, r4
 8001a74:	4682      	mov	sl, r0
 8001a76:	9100      	str	r1, [sp, #0]
 8001a78:	e000      	b.n	8001a7c <__aeabi_dmul+0x148>
 8001a7a:	0017      	movs	r7, r2
 8001a7c:	9900      	ldr	r1, [sp, #0]
 8001a7e:	003a      	movs	r2, r7
 8001a80:	2902      	cmp	r1, #2
 8001a82:	d010      	beq.n	8001aa6 <__aeabi_dmul+0x172>
 8001a84:	465c      	mov	r4, fp
 8001a86:	4650      	mov	r0, sl
 8001a88:	2903      	cmp	r1, #3
 8001a8a:	d1bf      	bne.n	8001a0c <__aeabi_dmul+0xd8>
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	031b      	lsls	r3, r3, #12
 8001a90:	431c      	orrs	r4, r3
 8001a92:	0324      	lsls	r4, r4, #12
 8001a94:	0005      	movs	r5, r0
 8001a96:	4b7f      	ldr	r3, [pc, #508]	; (8001c94 <__aeabi_dmul+0x360>)
 8001a98:	0b24      	lsrs	r4, r4, #12
 8001a9a:	e7bd      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001a9c:	2480      	movs	r4, #128	; 0x80
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	4b7c      	ldr	r3, [pc, #496]	; (8001c94 <__aeabi_dmul+0x360>)
 8001aa2:	0324      	lsls	r4, r4, #12
 8001aa4:	e7b8      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001aa6:	2400      	movs	r4, #0
 8001aa8:	2500      	movs	r5, #0
 8001aaa:	4b7a      	ldr	r3, [pc, #488]	; (8001c94 <__aeabi_dmul+0x360>)
 8001aac:	e7b4      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001aae:	4653      	mov	r3, sl
 8001ab0:	041e      	lsls	r6, r3, #16
 8001ab2:	0c36      	lsrs	r6, r6, #16
 8001ab4:	0c1f      	lsrs	r7, r3, #16
 8001ab6:	0033      	movs	r3, r6
 8001ab8:	0c01      	lsrs	r1, r0, #16
 8001aba:	0400      	lsls	r0, r0, #16
 8001abc:	0c00      	lsrs	r0, r0, #16
 8001abe:	4343      	muls	r3, r0
 8001ac0:	4698      	mov	r8, r3
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	437b      	muls	r3, r7
 8001ac6:	4699      	mov	r9, r3
 8001ac8:	0033      	movs	r3, r6
 8001aca:	434b      	muls	r3, r1
 8001acc:	469c      	mov	ip, r3
 8001ace:	4643      	mov	r3, r8
 8001ad0:	000d      	movs	r5, r1
 8001ad2:	0c1b      	lsrs	r3, r3, #16
 8001ad4:	469a      	mov	sl, r3
 8001ad6:	437d      	muls	r5, r7
 8001ad8:	44cc      	add	ip, r9
 8001ada:	44d4      	add	ip, sl
 8001adc:	9500      	str	r5, [sp, #0]
 8001ade:	45e1      	cmp	r9, ip
 8001ae0:	d904      	bls.n	8001aec <__aeabi_dmul+0x1b8>
 8001ae2:	2380      	movs	r3, #128	; 0x80
 8001ae4:	025b      	lsls	r3, r3, #9
 8001ae6:	4699      	mov	r9, r3
 8001ae8:	444d      	add	r5, r9
 8001aea:	9500      	str	r5, [sp, #0]
 8001aec:	4663      	mov	r3, ip
 8001aee:	0c1b      	lsrs	r3, r3, #16
 8001af0:	001d      	movs	r5, r3
 8001af2:	4663      	mov	r3, ip
 8001af4:	041b      	lsls	r3, r3, #16
 8001af6:	469c      	mov	ip, r3
 8001af8:	4643      	mov	r3, r8
 8001afa:	041b      	lsls	r3, r3, #16
 8001afc:	0c1b      	lsrs	r3, r3, #16
 8001afe:	4698      	mov	r8, r3
 8001b00:	4663      	mov	r3, ip
 8001b02:	4443      	add	r3, r8
 8001b04:	9303      	str	r3, [sp, #12]
 8001b06:	0c23      	lsrs	r3, r4, #16
 8001b08:	4698      	mov	r8, r3
 8001b0a:	0033      	movs	r3, r6
 8001b0c:	0424      	lsls	r4, r4, #16
 8001b0e:	0c24      	lsrs	r4, r4, #16
 8001b10:	4363      	muls	r3, r4
 8001b12:	469c      	mov	ip, r3
 8001b14:	0023      	movs	r3, r4
 8001b16:	437b      	muls	r3, r7
 8001b18:	4699      	mov	r9, r3
 8001b1a:	4643      	mov	r3, r8
 8001b1c:	435e      	muls	r6, r3
 8001b1e:	435f      	muls	r7, r3
 8001b20:	444e      	add	r6, r9
 8001b22:	4663      	mov	r3, ip
 8001b24:	46b2      	mov	sl, r6
 8001b26:	0c1e      	lsrs	r6, r3, #16
 8001b28:	4456      	add	r6, sl
 8001b2a:	45b1      	cmp	r9, r6
 8001b2c:	d903      	bls.n	8001b36 <__aeabi_dmul+0x202>
 8001b2e:	2380      	movs	r3, #128	; 0x80
 8001b30:	025b      	lsls	r3, r3, #9
 8001b32:	4699      	mov	r9, r3
 8001b34:	444f      	add	r7, r9
 8001b36:	0c33      	lsrs	r3, r6, #16
 8001b38:	4699      	mov	r9, r3
 8001b3a:	003b      	movs	r3, r7
 8001b3c:	444b      	add	r3, r9
 8001b3e:	9305      	str	r3, [sp, #20]
 8001b40:	4663      	mov	r3, ip
 8001b42:	46ac      	mov	ip, r5
 8001b44:	041f      	lsls	r7, r3, #16
 8001b46:	0c3f      	lsrs	r7, r7, #16
 8001b48:	0436      	lsls	r6, r6, #16
 8001b4a:	19f6      	adds	r6, r6, r7
 8001b4c:	44b4      	add	ip, r6
 8001b4e:	4663      	mov	r3, ip
 8001b50:	9304      	str	r3, [sp, #16]
 8001b52:	465b      	mov	r3, fp
 8001b54:	0c1b      	lsrs	r3, r3, #16
 8001b56:	469c      	mov	ip, r3
 8001b58:	465b      	mov	r3, fp
 8001b5a:	041f      	lsls	r7, r3, #16
 8001b5c:	0c3f      	lsrs	r7, r7, #16
 8001b5e:	003b      	movs	r3, r7
 8001b60:	4343      	muls	r3, r0
 8001b62:	4699      	mov	r9, r3
 8001b64:	4663      	mov	r3, ip
 8001b66:	4343      	muls	r3, r0
 8001b68:	469a      	mov	sl, r3
 8001b6a:	464b      	mov	r3, r9
 8001b6c:	4660      	mov	r0, ip
 8001b6e:	0c1b      	lsrs	r3, r3, #16
 8001b70:	469b      	mov	fp, r3
 8001b72:	4348      	muls	r0, r1
 8001b74:	4379      	muls	r1, r7
 8001b76:	4451      	add	r1, sl
 8001b78:	4459      	add	r1, fp
 8001b7a:	458a      	cmp	sl, r1
 8001b7c:	d903      	bls.n	8001b86 <__aeabi_dmul+0x252>
 8001b7e:	2380      	movs	r3, #128	; 0x80
 8001b80:	025b      	lsls	r3, r3, #9
 8001b82:	469a      	mov	sl, r3
 8001b84:	4450      	add	r0, sl
 8001b86:	0c0b      	lsrs	r3, r1, #16
 8001b88:	469a      	mov	sl, r3
 8001b8a:	464b      	mov	r3, r9
 8001b8c:	041b      	lsls	r3, r3, #16
 8001b8e:	0c1b      	lsrs	r3, r3, #16
 8001b90:	4699      	mov	r9, r3
 8001b92:	003b      	movs	r3, r7
 8001b94:	4363      	muls	r3, r4
 8001b96:	0409      	lsls	r1, r1, #16
 8001b98:	4645      	mov	r5, r8
 8001b9a:	4449      	add	r1, r9
 8001b9c:	4699      	mov	r9, r3
 8001b9e:	4663      	mov	r3, ip
 8001ba0:	435c      	muls	r4, r3
 8001ba2:	436b      	muls	r3, r5
 8001ba4:	469c      	mov	ip, r3
 8001ba6:	464b      	mov	r3, r9
 8001ba8:	0c1b      	lsrs	r3, r3, #16
 8001baa:	4698      	mov	r8, r3
 8001bac:	436f      	muls	r7, r5
 8001bae:	193f      	adds	r7, r7, r4
 8001bb0:	4447      	add	r7, r8
 8001bb2:	4450      	add	r0, sl
 8001bb4:	42bc      	cmp	r4, r7
 8001bb6:	d903      	bls.n	8001bc0 <__aeabi_dmul+0x28c>
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	025b      	lsls	r3, r3, #9
 8001bbc:	4698      	mov	r8, r3
 8001bbe:	44c4      	add	ip, r8
 8001bc0:	9b04      	ldr	r3, [sp, #16]
 8001bc2:	9d00      	ldr	r5, [sp, #0]
 8001bc4:	4698      	mov	r8, r3
 8001bc6:	4445      	add	r5, r8
 8001bc8:	42b5      	cmp	r5, r6
 8001bca:	41b6      	sbcs	r6, r6
 8001bcc:	4273      	negs	r3, r6
 8001bce:	4698      	mov	r8, r3
 8001bd0:	464b      	mov	r3, r9
 8001bd2:	041e      	lsls	r6, r3, #16
 8001bd4:	9b05      	ldr	r3, [sp, #20]
 8001bd6:	043c      	lsls	r4, r7, #16
 8001bd8:	4699      	mov	r9, r3
 8001bda:	0c36      	lsrs	r6, r6, #16
 8001bdc:	19a4      	adds	r4, r4, r6
 8001bde:	444c      	add	r4, r9
 8001be0:	46a1      	mov	r9, r4
 8001be2:	4683      	mov	fp, r0
 8001be4:	186e      	adds	r6, r5, r1
 8001be6:	44c1      	add	r9, r8
 8001be8:	428e      	cmp	r6, r1
 8001bea:	4189      	sbcs	r1, r1
 8001bec:	44cb      	add	fp, r9
 8001bee:	465d      	mov	r5, fp
 8001bf0:	4249      	negs	r1, r1
 8001bf2:	186d      	adds	r5, r5, r1
 8001bf4:	429c      	cmp	r4, r3
 8001bf6:	41a4      	sbcs	r4, r4
 8001bf8:	45c1      	cmp	r9, r8
 8001bfa:	419b      	sbcs	r3, r3
 8001bfc:	4583      	cmp	fp, r0
 8001bfe:	4180      	sbcs	r0, r0
 8001c00:	428d      	cmp	r5, r1
 8001c02:	4189      	sbcs	r1, r1
 8001c04:	425b      	negs	r3, r3
 8001c06:	4264      	negs	r4, r4
 8001c08:	431c      	orrs	r4, r3
 8001c0a:	4240      	negs	r0, r0
 8001c0c:	9b03      	ldr	r3, [sp, #12]
 8001c0e:	4249      	negs	r1, r1
 8001c10:	4301      	orrs	r1, r0
 8001c12:	0270      	lsls	r0, r6, #9
 8001c14:	0c3f      	lsrs	r7, r7, #16
 8001c16:	4318      	orrs	r0, r3
 8001c18:	19e4      	adds	r4, r4, r7
 8001c1a:	1e47      	subs	r7, r0, #1
 8001c1c:	41b8      	sbcs	r0, r7
 8001c1e:	1864      	adds	r4, r4, r1
 8001c20:	4464      	add	r4, ip
 8001c22:	0df6      	lsrs	r6, r6, #23
 8001c24:	0261      	lsls	r1, r4, #9
 8001c26:	4330      	orrs	r0, r6
 8001c28:	0dec      	lsrs	r4, r5, #23
 8001c2a:	026e      	lsls	r6, r5, #9
 8001c2c:	430c      	orrs	r4, r1
 8001c2e:	4330      	orrs	r0, r6
 8001c30:	01c9      	lsls	r1, r1, #7
 8001c32:	d400      	bmi.n	8001c36 <__aeabi_dmul+0x302>
 8001c34:	e0f1      	b.n	8001e1a <__aeabi_dmul+0x4e6>
 8001c36:	2101      	movs	r1, #1
 8001c38:	0843      	lsrs	r3, r0, #1
 8001c3a:	4001      	ands	r1, r0
 8001c3c:	430b      	orrs	r3, r1
 8001c3e:	07e0      	lsls	r0, r4, #31
 8001c40:	4318      	orrs	r0, r3
 8001c42:	0864      	lsrs	r4, r4, #1
 8001c44:	4915      	ldr	r1, [pc, #84]	; (8001c9c <__aeabi_dmul+0x368>)
 8001c46:	9b02      	ldr	r3, [sp, #8]
 8001c48:	468c      	mov	ip, r1
 8001c4a:	4463      	add	r3, ip
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	dc00      	bgt.n	8001c52 <__aeabi_dmul+0x31e>
 8001c50:	e097      	b.n	8001d82 <__aeabi_dmul+0x44e>
 8001c52:	0741      	lsls	r1, r0, #29
 8001c54:	d009      	beq.n	8001c6a <__aeabi_dmul+0x336>
 8001c56:	210f      	movs	r1, #15
 8001c58:	4001      	ands	r1, r0
 8001c5a:	2904      	cmp	r1, #4
 8001c5c:	d005      	beq.n	8001c6a <__aeabi_dmul+0x336>
 8001c5e:	1d01      	adds	r1, r0, #4
 8001c60:	4281      	cmp	r1, r0
 8001c62:	4180      	sbcs	r0, r0
 8001c64:	4240      	negs	r0, r0
 8001c66:	1824      	adds	r4, r4, r0
 8001c68:	0008      	movs	r0, r1
 8001c6a:	01e1      	lsls	r1, r4, #7
 8001c6c:	d506      	bpl.n	8001c7c <__aeabi_dmul+0x348>
 8001c6e:	2180      	movs	r1, #128	; 0x80
 8001c70:	00c9      	lsls	r1, r1, #3
 8001c72:	468c      	mov	ip, r1
 8001c74:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <__aeabi_dmul+0x36c>)
 8001c76:	401c      	ands	r4, r3
 8001c78:	9b02      	ldr	r3, [sp, #8]
 8001c7a:	4463      	add	r3, ip
 8001c7c:	4909      	ldr	r1, [pc, #36]	; (8001ca4 <__aeabi_dmul+0x370>)
 8001c7e:	428b      	cmp	r3, r1
 8001c80:	dd00      	ble.n	8001c84 <__aeabi_dmul+0x350>
 8001c82:	e710      	b.n	8001aa6 <__aeabi_dmul+0x172>
 8001c84:	0761      	lsls	r1, r4, #29
 8001c86:	08c5      	lsrs	r5, r0, #3
 8001c88:	0264      	lsls	r4, r4, #9
 8001c8a:	055b      	lsls	r3, r3, #21
 8001c8c:	430d      	orrs	r5, r1
 8001c8e:	0b24      	lsrs	r4, r4, #12
 8001c90:	0d5b      	lsrs	r3, r3, #21
 8001c92:	e6c1      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001c94:	000007ff 	.word	0x000007ff
 8001c98:	fffffc01 	.word	0xfffffc01
 8001c9c:	000003ff 	.word	0x000003ff
 8001ca0:	feffffff 	.word	0xfeffffff
 8001ca4:	000007fe 	.word	0x000007fe
 8001ca8:	464b      	mov	r3, r9
 8001caa:	4323      	orrs	r3, r4
 8001cac:	d059      	beq.n	8001d62 <__aeabi_dmul+0x42e>
 8001cae:	2c00      	cmp	r4, #0
 8001cb0:	d100      	bne.n	8001cb4 <__aeabi_dmul+0x380>
 8001cb2:	e0a3      	b.n	8001dfc <__aeabi_dmul+0x4c8>
 8001cb4:	0020      	movs	r0, r4
 8001cb6:	f000 fdb1 	bl	800281c <__clzsi2>
 8001cba:	0001      	movs	r1, r0
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	390b      	subs	r1, #11
 8001cc0:	221d      	movs	r2, #29
 8001cc2:	1a52      	subs	r2, r2, r1
 8001cc4:	4649      	mov	r1, r9
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	40d1      	lsrs	r1, r2
 8001cca:	464a      	mov	r2, r9
 8001ccc:	3808      	subs	r0, #8
 8001cce:	4082      	lsls	r2, r0
 8001cd0:	4084      	lsls	r4, r0
 8001cd2:	0010      	movs	r0, r2
 8001cd4:	430c      	orrs	r4, r1
 8001cd6:	4a74      	ldr	r2, [pc, #464]	; (8001ea8 <__aeabi_dmul+0x574>)
 8001cd8:	1aeb      	subs	r3, r5, r3
 8001cda:	4694      	mov	ip, r2
 8001cdc:	4642      	mov	r2, r8
 8001cde:	4463      	add	r3, ip
 8001ce0:	9301      	str	r3, [sp, #4]
 8001ce2:	9b01      	ldr	r3, [sp, #4]
 8001ce4:	407a      	eors	r2, r7
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	2100      	movs	r1, #0
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	9302      	str	r3, [sp, #8]
 8001cee:	2e0a      	cmp	r6, #10
 8001cf0:	dd00      	ble.n	8001cf4 <__aeabi_dmul+0x3c0>
 8001cf2:	e667      	b.n	80019c4 <__aeabi_dmul+0x90>
 8001cf4:	e683      	b.n	80019fe <__aeabi_dmul+0xca>
 8001cf6:	465b      	mov	r3, fp
 8001cf8:	4303      	orrs	r3, r0
 8001cfa:	469a      	mov	sl, r3
 8001cfc:	d02a      	beq.n	8001d54 <__aeabi_dmul+0x420>
 8001cfe:	465b      	mov	r3, fp
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d06d      	beq.n	8001de0 <__aeabi_dmul+0x4ac>
 8001d04:	4658      	mov	r0, fp
 8001d06:	f000 fd89 	bl	800281c <__clzsi2>
 8001d0a:	0001      	movs	r1, r0
 8001d0c:	0003      	movs	r3, r0
 8001d0e:	390b      	subs	r1, #11
 8001d10:	221d      	movs	r2, #29
 8001d12:	1a52      	subs	r2, r2, r1
 8001d14:	0021      	movs	r1, r4
 8001d16:	0018      	movs	r0, r3
 8001d18:	465d      	mov	r5, fp
 8001d1a:	40d1      	lsrs	r1, r2
 8001d1c:	3808      	subs	r0, #8
 8001d1e:	4085      	lsls	r5, r0
 8001d20:	000a      	movs	r2, r1
 8001d22:	4084      	lsls	r4, r0
 8001d24:	432a      	orrs	r2, r5
 8001d26:	4693      	mov	fp, r2
 8001d28:	46a2      	mov	sl, r4
 8001d2a:	4d5f      	ldr	r5, [pc, #380]	; (8001ea8 <__aeabi_dmul+0x574>)
 8001d2c:	2600      	movs	r6, #0
 8001d2e:	1aed      	subs	r5, r5, r3
 8001d30:	2300      	movs	r3, #0
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	e625      	b.n	8001982 <__aeabi_dmul+0x4e>
 8001d36:	465b      	mov	r3, fp
 8001d38:	4303      	orrs	r3, r0
 8001d3a:	469a      	mov	sl, r3
 8001d3c:	d105      	bne.n	8001d4a <__aeabi_dmul+0x416>
 8001d3e:	2300      	movs	r3, #0
 8001d40:	469b      	mov	fp, r3
 8001d42:	3302      	adds	r3, #2
 8001d44:	2608      	movs	r6, #8
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	e61b      	b.n	8001982 <__aeabi_dmul+0x4e>
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	4682      	mov	sl, r0
 8001d4e:	260c      	movs	r6, #12
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	e616      	b.n	8001982 <__aeabi_dmul+0x4e>
 8001d54:	2300      	movs	r3, #0
 8001d56:	469b      	mov	fp, r3
 8001d58:	3301      	adds	r3, #1
 8001d5a:	2604      	movs	r6, #4
 8001d5c:	2500      	movs	r5, #0
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	e60f      	b.n	8001982 <__aeabi_dmul+0x4e>
 8001d62:	4642      	mov	r2, r8
 8001d64:	3301      	adds	r3, #1
 8001d66:	9501      	str	r5, [sp, #4]
 8001d68:	431e      	orrs	r6, r3
 8001d6a:	9b01      	ldr	r3, [sp, #4]
 8001d6c:	407a      	eors	r2, r7
 8001d6e:	3301      	adds	r3, #1
 8001d70:	2400      	movs	r4, #0
 8001d72:	2000      	movs	r0, #0
 8001d74:	2101      	movs	r1, #1
 8001d76:	b2d2      	uxtb	r2, r2
 8001d78:	9302      	str	r3, [sp, #8]
 8001d7a:	2e0a      	cmp	r6, #10
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dmul+0x44c>
 8001d7e:	e621      	b.n	80019c4 <__aeabi_dmul+0x90>
 8001d80:	e63d      	b.n	80019fe <__aeabi_dmul+0xca>
 8001d82:	2101      	movs	r1, #1
 8001d84:	1ac9      	subs	r1, r1, r3
 8001d86:	2938      	cmp	r1, #56	; 0x38
 8001d88:	dd00      	ble.n	8001d8c <__aeabi_dmul+0x458>
 8001d8a:	e642      	b.n	8001a12 <__aeabi_dmul+0xde>
 8001d8c:	291f      	cmp	r1, #31
 8001d8e:	dd47      	ble.n	8001e20 <__aeabi_dmul+0x4ec>
 8001d90:	261f      	movs	r6, #31
 8001d92:	0025      	movs	r5, r4
 8001d94:	4276      	negs	r6, r6
 8001d96:	1af3      	subs	r3, r6, r3
 8001d98:	40dd      	lsrs	r5, r3
 8001d9a:	002b      	movs	r3, r5
 8001d9c:	2920      	cmp	r1, #32
 8001d9e:	d005      	beq.n	8001dac <__aeabi_dmul+0x478>
 8001da0:	4942      	ldr	r1, [pc, #264]	; (8001eac <__aeabi_dmul+0x578>)
 8001da2:	9d02      	ldr	r5, [sp, #8]
 8001da4:	468c      	mov	ip, r1
 8001da6:	4465      	add	r5, ip
 8001da8:	40ac      	lsls	r4, r5
 8001daa:	4320      	orrs	r0, r4
 8001dac:	1e41      	subs	r1, r0, #1
 8001dae:	4188      	sbcs	r0, r1
 8001db0:	4318      	orrs	r0, r3
 8001db2:	2307      	movs	r3, #7
 8001db4:	001d      	movs	r5, r3
 8001db6:	2400      	movs	r4, #0
 8001db8:	4005      	ands	r5, r0
 8001dba:	4203      	tst	r3, r0
 8001dbc:	d04a      	beq.n	8001e54 <__aeabi_dmul+0x520>
 8001dbe:	230f      	movs	r3, #15
 8001dc0:	2400      	movs	r4, #0
 8001dc2:	4003      	ands	r3, r0
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d042      	beq.n	8001e4e <__aeabi_dmul+0x51a>
 8001dc8:	1d03      	adds	r3, r0, #4
 8001dca:	4283      	cmp	r3, r0
 8001dcc:	4180      	sbcs	r0, r0
 8001dce:	4240      	negs	r0, r0
 8001dd0:	1824      	adds	r4, r4, r0
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	0223      	lsls	r3, r4, #8
 8001dd6:	d53a      	bpl.n	8001e4e <__aeabi_dmul+0x51a>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	2400      	movs	r4, #0
 8001ddc:	2500      	movs	r5, #0
 8001dde:	e61b      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001de0:	f000 fd1c 	bl	800281c <__clzsi2>
 8001de4:	0001      	movs	r1, r0
 8001de6:	0003      	movs	r3, r0
 8001de8:	3115      	adds	r1, #21
 8001dea:	3320      	adds	r3, #32
 8001dec:	291c      	cmp	r1, #28
 8001dee:	dd8f      	ble.n	8001d10 <__aeabi_dmul+0x3dc>
 8001df0:	3808      	subs	r0, #8
 8001df2:	2200      	movs	r2, #0
 8001df4:	4084      	lsls	r4, r0
 8001df6:	4692      	mov	sl, r2
 8001df8:	46a3      	mov	fp, r4
 8001dfa:	e796      	b.n	8001d2a <__aeabi_dmul+0x3f6>
 8001dfc:	f000 fd0e 	bl	800281c <__clzsi2>
 8001e00:	0001      	movs	r1, r0
 8001e02:	0003      	movs	r3, r0
 8001e04:	3115      	adds	r1, #21
 8001e06:	3320      	adds	r3, #32
 8001e08:	291c      	cmp	r1, #28
 8001e0a:	dc00      	bgt.n	8001e0e <__aeabi_dmul+0x4da>
 8001e0c:	e758      	b.n	8001cc0 <__aeabi_dmul+0x38c>
 8001e0e:	0002      	movs	r2, r0
 8001e10:	464c      	mov	r4, r9
 8001e12:	3a08      	subs	r2, #8
 8001e14:	2000      	movs	r0, #0
 8001e16:	4094      	lsls	r4, r2
 8001e18:	e75d      	b.n	8001cd6 <__aeabi_dmul+0x3a2>
 8001e1a:	9b01      	ldr	r3, [sp, #4]
 8001e1c:	9302      	str	r3, [sp, #8]
 8001e1e:	e711      	b.n	8001c44 <__aeabi_dmul+0x310>
 8001e20:	4b23      	ldr	r3, [pc, #140]	; (8001eb0 <__aeabi_dmul+0x57c>)
 8001e22:	0026      	movs	r6, r4
 8001e24:	469c      	mov	ip, r3
 8001e26:	0003      	movs	r3, r0
 8001e28:	9d02      	ldr	r5, [sp, #8]
 8001e2a:	40cb      	lsrs	r3, r1
 8001e2c:	4465      	add	r5, ip
 8001e2e:	40ae      	lsls	r6, r5
 8001e30:	431e      	orrs	r6, r3
 8001e32:	0003      	movs	r3, r0
 8001e34:	40ab      	lsls	r3, r5
 8001e36:	1e58      	subs	r0, r3, #1
 8001e38:	4183      	sbcs	r3, r0
 8001e3a:	0030      	movs	r0, r6
 8001e3c:	4318      	orrs	r0, r3
 8001e3e:	40cc      	lsrs	r4, r1
 8001e40:	0743      	lsls	r3, r0, #29
 8001e42:	d0c7      	beq.n	8001dd4 <__aeabi_dmul+0x4a0>
 8001e44:	230f      	movs	r3, #15
 8001e46:	4003      	ands	r3, r0
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d1bd      	bne.n	8001dc8 <__aeabi_dmul+0x494>
 8001e4c:	e7c2      	b.n	8001dd4 <__aeabi_dmul+0x4a0>
 8001e4e:	0765      	lsls	r5, r4, #29
 8001e50:	0264      	lsls	r4, r4, #9
 8001e52:	0b24      	lsrs	r4, r4, #12
 8001e54:	08c0      	lsrs	r0, r0, #3
 8001e56:	2300      	movs	r3, #0
 8001e58:	4305      	orrs	r5, r0
 8001e5a:	e5dd      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001e5c:	2500      	movs	r5, #0
 8001e5e:	2302      	movs	r3, #2
 8001e60:	2e0f      	cmp	r6, #15
 8001e62:	d10c      	bne.n	8001e7e <__aeabi_dmul+0x54a>
 8001e64:	2480      	movs	r4, #128	; 0x80
 8001e66:	465b      	mov	r3, fp
 8001e68:	0324      	lsls	r4, r4, #12
 8001e6a:	4223      	tst	r3, r4
 8001e6c:	d00e      	beq.n	8001e8c <__aeabi_dmul+0x558>
 8001e6e:	4221      	tst	r1, r4
 8001e70:	d10c      	bne.n	8001e8c <__aeabi_dmul+0x558>
 8001e72:	430c      	orrs	r4, r1
 8001e74:	0324      	lsls	r4, r4, #12
 8001e76:	003a      	movs	r2, r7
 8001e78:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <__aeabi_dmul+0x580>)
 8001e7a:	0b24      	lsrs	r4, r4, #12
 8001e7c:	e5cc      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001e7e:	2e0b      	cmp	r6, #11
 8001e80:	d000      	beq.n	8001e84 <__aeabi_dmul+0x550>
 8001e82:	e5a2      	b.n	80019ca <__aeabi_dmul+0x96>
 8001e84:	468b      	mov	fp, r1
 8001e86:	46aa      	mov	sl, r5
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	e5f7      	b.n	8001a7c <__aeabi_dmul+0x148>
 8001e8c:	2480      	movs	r4, #128	; 0x80
 8001e8e:	465b      	mov	r3, fp
 8001e90:	0324      	lsls	r4, r4, #12
 8001e92:	431c      	orrs	r4, r3
 8001e94:	0324      	lsls	r4, r4, #12
 8001e96:	4642      	mov	r2, r8
 8001e98:	4655      	mov	r5, sl
 8001e9a:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <__aeabi_dmul+0x580>)
 8001e9c:	0b24      	lsrs	r4, r4, #12
 8001e9e:	e5bb      	b.n	8001a18 <__aeabi_dmul+0xe4>
 8001ea0:	464d      	mov	r5, r9
 8001ea2:	0021      	movs	r1, r4
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e7db      	b.n	8001e60 <__aeabi_dmul+0x52c>
 8001ea8:	fffffc0d 	.word	0xfffffc0d
 8001eac:	0000043e 	.word	0x0000043e
 8001eb0:	0000041e 	.word	0x0000041e
 8001eb4:	000007ff 	.word	0x000007ff

08001eb8 <__aeabi_dsub>:
 8001eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eba:	4657      	mov	r7, sl
 8001ebc:	464e      	mov	r6, r9
 8001ebe:	4645      	mov	r5, r8
 8001ec0:	46de      	mov	lr, fp
 8001ec2:	b5e0      	push	{r5, r6, r7, lr}
 8001ec4:	000d      	movs	r5, r1
 8001ec6:	0004      	movs	r4, r0
 8001ec8:	0019      	movs	r1, r3
 8001eca:	0010      	movs	r0, r2
 8001ecc:	032b      	lsls	r3, r5, #12
 8001ece:	0a5b      	lsrs	r3, r3, #9
 8001ed0:	0f62      	lsrs	r2, r4, #29
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	00e3      	lsls	r3, r4, #3
 8001ed6:	030c      	lsls	r4, r1, #12
 8001ed8:	0a64      	lsrs	r4, r4, #9
 8001eda:	0f47      	lsrs	r7, r0, #29
 8001edc:	4327      	orrs	r7, r4
 8001ede:	4cd0      	ldr	r4, [pc, #832]	; (8002220 <__aeabi_dsub+0x368>)
 8001ee0:	006e      	lsls	r6, r5, #1
 8001ee2:	4691      	mov	r9, r2
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	004a      	lsls	r2, r1, #1
 8001ee8:	00c0      	lsls	r0, r0, #3
 8001eea:	4698      	mov	r8, r3
 8001eec:	46a2      	mov	sl, r4
 8001eee:	0d76      	lsrs	r6, r6, #21
 8001ef0:	0fed      	lsrs	r5, r5, #31
 8001ef2:	0d52      	lsrs	r2, r2, #21
 8001ef4:	0fc9      	lsrs	r1, r1, #31
 8001ef6:	9001      	str	r0, [sp, #4]
 8001ef8:	42a2      	cmp	r2, r4
 8001efa:	d100      	bne.n	8001efe <__aeabi_dsub+0x46>
 8001efc:	e0b9      	b.n	8002072 <__aeabi_dsub+0x1ba>
 8001efe:	2401      	movs	r4, #1
 8001f00:	4061      	eors	r1, r4
 8001f02:	468b      	mov	fp, r1
 8001f04:	428d      	cmp	r5, r1
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x52>
 8001f08:	e08d      	b.n	8002026 <__aeabi_dsub+0x16e>
 8001f0a:	1ab4      	subs	r4, r6, r2
 8001f0c:	46a4      	mov	ip, r4
 8001f0e:	2c00      	cmp	r4, #0
 8001f10:	dc00      	bgt.n	8001f14 <__aeabi_dsub+0x5c>
 8001f12:	e0b7      	b.n	8002084 <__aeabi_dsub+0x1cc>
 8001f14:	2a00      	cmp	r2, #0
 8001f16:	d100      	bne.n	8001f1a <__aeabi_dsub+0x62>
 8001f18:	e0cb      	b.n	80020b2 <__aeabi_dsub+0x1fa>
 8001f1a:	4ac1      	ldr	r2, [pc, #772]	; (8002220 <__aeabi_dsub+0x368>)
 8001f1c:	4296      	cmp	r6, r2
 8001f1e:	d100      	bne.n	8001f22 <__aeabi_dsub+0x6a>
 8001f20:	e186      	b.n	8002230 <__aeabi_dsub+0x378>
 8001f22:	2280      	movs	r2, #128	; 0x80
 8001f24:	0412      	lsls	r2, r2, #16
 8001f26:	4317      	orrs	r7, r2
 8001f28:	4662      	mov	r2, ip
 8001f2a:	2a38      	cmp	r2, #56	; 0x38
 8001f2c:	dd00      	ble.n	8001f30 <__aeabi_dsub+0x78>
 8001f2e:	e1a4      	b.n	800227a <__aeabi_dsub+0x3c2>
 8001f30:	2a1f      	cmp	r2, #31
 8001f32:	dd00      	ble.n	8001f36 <__aeabi_dsub+0x7e>
 8001f34:	e21d      	b.n	8002372 <__aeabi_dsub+0x4ba>
 8001f36:	4661      	mov	r1, ip
 8001f38:	2220      	movs	r2, #32
 8001f3a:	003c      	movs	r4, r7
 8001f3c:	1a52      	subs	r2, r2, r1
 8001f3e:	0001      	movs	r1, r0
 8001f40:	4090      	lsls	r0, r2
 8001f42:	4094      	lsls	r4, r2
 8001f44:	1e42      	subs	r2, r0, #1
 8001f46:	4190      	sbcs	r0, r2
 8001f48:	4662      	mov	r2, ip
 8001f4a:	46a0      	mov	r8, r4
 8001f4c:	4664      	mov	r4, ip
 8001f4e:	40d7      	lsrs	r7, r2
 8001f50:	464a      	mov	r2, r9
 8001f52:	40e1      	lsrs	r1, r4
 8001f54:	4644      	mov	r4, r8
 8001f56:	1bd2      	subs	r2, r2, r7
 8001f58:	4691      	mov	r9, r2
 8001f5a:	430c      	orrs	r4, r1
 8001f5c:	4304      	orrs	r4, r0
 8001f5e:	1b1c      	subs	r4, r3, r4
 8001f60:	42a3      	cmp	r3, r4
 8001f62:	4192      	sbcs	r2, r2
 8001f64:	464b      	mov	r3, r9
 8001f66:	4252      	negs	r2, r2
 8001f68:	1a9b      	subs	r3, r3, r2
 8001f6a:	469a      	mov	sl, r3
 8001f6c:	4653      	mov	r3, sl
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	d400      	bmi.n	8001f74 <__aeabi_dsub+0xbc>
 8001f72:	e12b      	b.n	80021cc <__aeabi_dsub+0x314>
 8001f74:	4653      	mov	r3, sl
 8001f76:	025a      	lsls	r2, r3, #9
 8001f78:	0a53      	lsrs	r3, r2, #9
 8001f7a:	469a      	mov	sl, r3
 8001f7c:	4653      	mov	r3, sl
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d100      	bne.n	8001f84 <__aeabi_dsub+0xcc>
 8001f82:	e166      	b.n	8002252 <__aeabi_dsub+0x39a>
 8001f84:	4650      	mov	r0, sl
 8001f86:	f000 fc49 	bl	800281c <__clzsi2>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	3b08      	subs	r3, #8
 8001f8e:	2220      	movs	r2, #32
 8001f90:	0020      	movs	r0, r4
 8001f92:	1ad2      	subs	r2, r2, r3
 8001f94:	4651      	mov	r1, sl
 8001f96:	40d0      	lsrs	r0, r2
 8001f98:	4099      	lsls	r1, r3
 8001f9a:	0002      	movs	r2, r0
 8001f9c:	409c      	lsls	r4, r3
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	429e      	cmp	r6, r3
 8001fa2:	dd00      	ble.n	8001fa6 <__aeabi_dsub+0xee>
 8001fa4:	e164      	b.n	8002270 <__aeabi_dsub+0x3b8>
 8001fa6:	1b9b      	subs	r3, r3, r6
 8001fa8:	1c59      	adds	r1, r3, #1
 8001faa:	291f      	cmp	r1, #31
 8001fac:	dd00      	ble.n	8001fb0 <__aeabi_dsub+0xf8>
 8001fae:	e0fe      	b.n	80021ae <__aeabi_dsub+0x2f6>
 8001fb0:	2320      	movs	r3, #32
 8001fb2:	0010      	movs	r0, r2
 8001fb4:	0026      	movs	r6, r4
 8001fb6:	1a5b      	subs	r3, r3, r1
 8001fb8:	409c      	lsls	r4, r3
 8001fba:	4098      	lsls	r0, r3
 8001fbc:	40ce      	lsrs	r6, r1
 8001fbe:	40ca      	lsrs	r2, r1
 8001fc0:	1e63      	subs	r3, r4, #1
 8001fc2:	419c      	sbcs	r4, r3
 8001fc4:	4330      	orrs	r0, r6
 8001fc6:	4692      	mov	sl, r2
 8001fc8:	2600      	movs	r6, #0
 8001fca:	4304      	orrs	r4, r0
 8001fcc:	0763      	lsls	r3, r4, #29
 8001fce:	d009      	beq.n	8001fe4 <__aeabi_dsub+0x12c>
 8001fd0:	230f      	movs	r3, #15
 8001fd2:	4023      	ands	r3, r4
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d005      	beq.n	8001fe4 <__aeabi_dsub+0x12c>
 8001fd8:	1d23      	adds	r3, r4, #4
 8001fda:	42a3      	cmp	r3, r4
 8001fdc:	41a4      	sbcs	r4, r4
 8001fde:	4264      	negs	r4, r4
 8001fe0:	44a2      	add	sl, r4
 8001fe2:	001c      	movs	r4, r3
 8001fe4:	4653      	mov	r3, sl
 8001fe6:	021b      	lsls	r3, r3, #8
 8001fe8:	d400      	bmi.n	8001fec <__aeabi_dsub+0x134>
 8001fea:	e0f2      	b.n	80021d2 <__aeabi_dsub+0x31a>
 8001fec:	4b8c      	ldr	r3, [pc, #560]	; (8002220 <__aeabi_dsub+0x368>)
 8001fee:	3601      	adds	r6, #1
 8001ff0:	429e      	cmp	r6, r3
 8001ff2:	d100      	bne.n	8001ff6 <__aeabi_dsub+0x13e>
 8001ff4:	e10f      	b.n	8002216 <__aeabi_dsub+0x35e>
 8001ff6:	4653      	mov	r3, sl
 8001ff8:	498a      	ldr	r1, [pc, #552]	; (8002224 <__aeabi_dsub+0x36c>)
 8001ffa:	08e4      	lsrs	r4, r4, #3
 8001ffc:	400b      	ands	r3, r1
 8001ffe:	0019      	movs	r1, r3
 8002000:	075b      	lsls	r3, r3, #29
 8002002:	4323      	orrs	r3, r4
 8002004:	0572      	lsls	r2, r6, #21
 8002006:	024c      	lsls	r4, r1, #9
 8002008:	0b24      	lsrs	r4, r4, #12
 800200a:	0d52      	lsrs	r2, r2, #21
 800200c:	0512      	lsls	r2, r2, #20
 800200e:	4322      	orrs	r2, r4
 8002010:	07ed      	lsls	r5, r5, #31
 8002012:	432a      	orrs	r2, r5
 8002014:	0018      	movs	r0, r3
 8002016:	0011      	movs	r1, r2
 8002018:	b003      	add	sp, #12
 800201a:	bcf0      	pop	{r4, r5, r6, r7}
 800201c:	46bb      	mov	fp, r7
 800201e:	46b2      	mov	sl, r6
 8002020:	46a9      	mov	r9, r5
 8002022:	46a0      	mov	r8, r4
 8002024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002026:	1ab4      	subs	r4, r6, r2
 8002028:	46a4      	mov	ip, r4
 800202a:	2c00      	cmp	r4, #0
 800202c:	dd59      	ble.n	80020e2 <__aeabi_dsub+0x22a>
 800202e:	2a00      	cmp	r2, #0
 8002030:	d100      	bne.n	8002034 <__aeabi_dsub+0x17c>
 8002032:	e0b0      	b.n	8002196 <__aeabi_dsub+0x2de>
 8002034:	4556      	cmp	r6, sl
 8002036:	d100      	bne.n	800203a <__aeabi_dsub+0x182>
 8002038:	e0fa      	b.n	8002230 <__aeabi_dsub+0x378>
 800203a:	2280      	movs	r2, #128	; 0x80
 800203c:	0412      	lsls	r2, r2, #16
 800203e:	4317      	orrs	r7, r2
 8002040:	4662      	mov	r2, ip
 8002042:	2a38      	cmp	r2, #56	; 0x38
 8002044:	dd00      	ble.n	8002048 <__aeabi_dsub+0x190>
 8002046:	e0d4      	b.n	80021f2 <__aeabi_dsub+0x33a>
 8002048:	2a1f      	cmp	r2, #31
 800204a:	dc00      	bgt.n	800204e <__aeabi_dsub+0x196>
 800204c:	e1c0      	b.n	80023d0 <__aeabi_dsub+0x518>
 800204e:	0039      	movs	r1, r7
 8002050:	3a20      	subs	r2, #32
 8002052:	40d1      	lsrs	r1, r2
 8002054:	4662      	mov	r2, ip
 8002056:	2a20      	cmp	r2, #32
 8002058:	d006      	beq.n	8002068 <__aeabi_dsub+0x1b0>
 800205a:	4664      	mov	r4, ip
 800205c:	2240      	movs	r2, #64	; 0x40
 800205e:	1b12      	subs	r2, r2, r4
 8002060:	003c      	movs	r4, r7
 8002062:	4094      	lsls	r4, r2
 8002064:	4304      	orrs	r4, r0
 8002066:	9401      	str	r4, [sp, #4]
 8002068:	9c01      	ldr	r4, [sp, #4]
 800206a:	1e62      	subs	r2, r4, #1
 800206c:	4194      	sbcs	r4, r2
 800206e:	430c      	orrs	r4, r1
 8002070:	e0c3      	b.n	80021fa <__aeabi_dsub+0x342>
 8002072:	003c      	movs	r4, r7
 8002074:	4304      	orrs	r4, r0
 8002076:	d02b      	beq.n	80020d0 <__aeabi_dsub+0x218>
 8002078:	468b      	mov	fp, r1
 800207a:	428d      	cmp	r5, r1
 800207c:	d02e      	beq.n	80020dc <__aeabi_dsub+0x224>
 800207e:	4c6a      	ldr	r4, [pc, #424]	; (8002228 <__aeabi_dsub+0x370>)
 8002080:	46a4      	mov	ip, r4
 8002082:	44b4      	add	ip, r6
 8002084:	4664      	mov	r4, ip
 8002086:	2c00      	cmp	r4, #0
 8002088:	d05f      	beq.n	800214a <__aeabi_dsub+0x292>
 800208a:	1b94      	subs	r4, r2, r6
 800208c:	46a4      	mov	ip, r4
 800208e:	2e00      	cmp	r6, #0
 8002090:	d000      	beq.n	8002094 <__aeabi_dsub+0x1dc>
 8002092:	e120      	b.n	80022d6 <__aeabi_dsub+0x41e>
 8002094:	464c      	mov	r4, r9
 8002096:	431c      	orrs	r4, r3
 8002098:	d100      	bne.n	800209c <__aeabi_dsub+0x1e4>
 800209a:	e1c7      	b.n	800242c <__aeabi_dsub+0x574>
 800209c:	4661      	mov	r1, ip
 800209e:	1e4c      	subs	r4, r1, #1
 80020a0:	2901      	cmp	r1, #1
 80020a2:	d100      	bne.n	80020a6 <__aeabi_dsub+0x1ee>
 80020a4:	e223      	b.n	80024ee <__aeabi_dsub+0x636>
 80020a6:	4d5e      	ldr	r5, [pc, #376]	; (8002220 <__aeabi_dsub+0x368>)
 80020a8:	45ac      	cmp	ip, r5
 80020aa:	d100      	bne.n	80020ae <__aeabi_dsub+0x1f6>
 80020ac:	e1d8      	b.n	8002460 <__aeabi_dsub+0x5a8>
 80020ae:	46a4      	mov	ip, r4
 80020b0:	e11a      	b.n	80022e8 <__aeabi_dsub+0x430>
 80020b2:	003a      	movs	r2, r7
 80020b4:	4302      	orrs	r2, r0
 80020b6:	d100      	bne.n	80020ba <__aeabi_dsub+0x202>
 80020b8:	e0e4      	b.n	8002284 <__aeabi_dsub+0x3cc>
 80020ba:	0022      	movs	r2, r4
 80020bc:	3a01      	subs	r2, #1
 80020be:	2c01      	cmp	r4, #1
 80020c0:	d100      	bne.n	80020c4 <__aeabi_dsub+0x20c>
 80020c2:	e1c3      	b.n	800244c <__aeabi_dsub+0x594>
 80020c4:	4956      	ldr	r1, [pc, #344]	; (8002220 <__aeabi_dsub+0x368>)
 80020c6:	428c      	cmp	r4, r1
 80020c8:	d100      	bne.n	80020cc <__aeabi_dsub+0x214>
 80020ca:	e0b1      	b.n	8002230 <__aeabi_dsub+0x378>
 80020cc:	4694      	mov	ip, r2
 80020ce:	e72b      	b.n	8001f28 <__aeabi_dsub+0x70>
 80020d0:	2401      	movs	r4, #1
 80020d2:	4061      	eors	r1, r4
 80020d4:	468b      	mov	fp, r1
 80020d6:	428d      	cmp	r5, r1
 80020d8:	d000      	beq.n	80020dc <__aeabi_dsub+0x224>
 80020da:	e716      	b.n	8001f0a <__aeabi_dsub+0x52>
 80020dc:	4952      	ldr	r1, [pc, #328]	; (8002228 <__aeabi_dsub+0x370>)
 80020de:	468c      	mov	ip, r1
 80020e0:	44b4      	add	ip, r6
 80020e2:	4664      	mov	r4, ip
 80020e4:	2c00      	cmp	r4, #0
 80020e6:	d100      	bne.n	80020ea <__aeabi_dsub+0x232>
 80020e8:	e0d3      	b.n	8002292 <__aeabi_dsub+0x3da>
 80020ea:	1b91      	subs	r1, r2, r6
 80020ec:	468c      	mov	ip, r1
 80020ee:	2e00      	cmp	r6, #0
 80020f0:	d100      	bne.n	80020f4 <__aeabi_dsub+0x23c>
 80020f2:	e15e      	b.n	80023b2 <__aeabi_dsub+0x4fa>
 80020f4:	494a      	ldr	r1, [pc, #296]	; (8002220 <__aeabi_dsub+0x368>)
 80020f6:	428a      	cmp	r2, r1
 80020f8:	d100      	bne.n	80020fc <__aeabi_dsub+0x244>
 80020fa:	e1be      	b.n	800247a <__aeabi_dsub+0x5c2>
 80020fc:	2180      	movs	r1, #128	; 0x80
 80020fe:	464c      	mov	r4, r9
 8002100:	0409      	lsls	r1, r1, #16
 8002102:	430c      	orrs	r4, r1
 8002104:	46a1      	mov	r9, r4
 8002106:	4661      	mov	r1, ip
 8002108:	2938      	cmp	r1, #56	; 0x38
 800210a:	dd00      	ble.n	800210e <__aeabi_dsub+0x256>
 800210c:	e1ba      	b.n	8002484 <__aeabi_dsub+0x5cc>
 800210e:	291f      	cmp	r1, #31
 8002110:	dd00      	ble.n	8002114 <__aeabi_dsub+0x25c>
 8002112:	e227      	b.n	8002564 <__aeabi_dsub+0x6ac>
 8002114:	2420      	movs	r4, #32
 8002116:	1a64      	subs	r4, r4, r1
 8002118:	4649      	mov	r1, r9
 800211a:	40a1      	lsls	r1, r4
 800211c:	001e      	movs	r6, r3
 800211e:	4688      	mov	r8, r1
 8002120:	4661      	mov	r1, ip
 8002122:	40a3      	lsls	r3, r4
 8002124:	40ce      	lsrs	r6, r1
 8002126:	4641      	mov	r1, r8
 8002128:	1e5c      	subs	r4, r3, #1
 800212a:	41a3      	sbcs	r3, r4
 800212c:	4331      	orrs	r1, r6
 800212e:	4319      	orrs	r1, r3
 8002130:	000c      	movs	r4, r1
 8002132:	4663      	mov	r3, ip
 8002134:	4649      	mov	r1, r9
 8002136:	40d9      	lsrs	r1, r3
 8002138:	187f      	adds	r7, r7, r1
 800213a:	1824      	adds	r4, r4, r0
 800213c:	4284      	cmp	r4, r0
 800213e:	419b      	sbcs	r3, r3
 8002140:	425b      	negs	r3, r3
 8002142:	469a      	mov	sl, r3
 8002144:	0016      	movs	r6, r2
 8002146:	44ba      	add	sl, r7
 8002148:	e05d      	b.n	8002206 <__aeabi_dsub+0x34e>
 800214a:	4c38      	ldr	r4, [pc, #224]	; (800222c <__aeabi_dsub+0x374>)
 800214c:	1c72      	adds	r2, r6, #1
 800214e:	4222      	tst	r2, r4
 8002150:	d000      	beq.n	8002154 <__aeabi_dsub+0x29c>
 8002152:	e0df      	b.n	8002314 <__aeabi_dsub+0x45c>
 8002154:	464a      	mov	r2, r9
 8002156:	431a      	orrs	r2, r3
 8002158:	2e00      	cmp	r6, #0
 800215a:	d000      	beq.n	800215e <__aeabi_dsub+0x2a6>
 800215c:	e15c      	b.n	8002418 <__aeabi_dsub+0x560>
 800215e:	2a00      	cmp	r2, #0
 8002160:	d100      	bne.n	8002164 <__aeabi_dsub+0x2ac>
 8002162:	e1cf      	b.n	8002504 <__aeabi_dsub+0x64c>
 8002164:	003a      	movs	r2, r7
 8002166:	4302      	orrs	r2, r0
 8002168:	d100      	bne.n	800216c <__aeabi_dsub+0x2b4>
 800216a:	e17f      	b.n	800246c <__aeabi_dsub+0x5b4>
 800216c:	1a1c      	subs	r4, r3, r0
 800216e:	464a      	mov	r2, r9
 8002170:	42a3      	cmp	r3, r4
 8002172:	4189      	sbcs	r1, r1
 8002174:	1bd2      	subs	r2, r2, r7
 8002176:	4249      	negs	r1, r1
 8002178:	1a52      	subs	r2, r2, r1
 800217a:	4692      	mov	sl, r2
 800217c:	0212      	lsls	r2, r2, #8
 800217e:	d400      	bmi.n	8002182 <__aeabi_dsub+0x2ca>
 8002180:	e20a      	b.n	8002598 <__aeabi_dsub+0x6e0>
 8002182:	1ac4      	subs	r4, r0, r3
 8002184:	42a0      	cmp	r0, r4
 8002186:	4180      	sbcs	r0, r0
 8002188:	464b      	mov	r3, r9
 800218a:	4240      	negs	r0, r0
 800218c:	1aff      	subs	r7, r7, r3
 800218e:	1a3b      	subs	r3, r7, r0
 8002190:	469a      	mov	sl, r3
 8002192:	465d      	mov	r5, fp
 8002194:	e71a      	b.n	8001fcc <__aeabi_dsub+0x114>
 8002196:	003a      	movs	r2, r7
 8002198:	4302      	orrs	r2, r0
 800219a:	d073      	beq.n	8002284 <__aeabi_dsub+0x3cc>
 800219c:	0022      	movs	r2, r4
 800219e:	3a01      	subs	r2, #1
 80021a0:	2c01      	cmp	r4, #1
 80021a2:	d100      	bne.n	80021a6 <__aeabi_dsub+0x2ee>
 80021a4:	e0cb      	b.n	800233e <__aeabi_dsub+0x486>
 80021a6:	4554      	cmp	r4, sl
 80021a8:	d042      	beq.n	8002230 <__aeabi_dsub+0x378>
 80021aa:	4694      	mov	ip, r2
 80021ac:	e748      	b.n	8002040 <__aeabi_dsub+0x188>
 80021ae:	0010      	movs	r0, r2
 80021b0:	3b1f      	subs	r3, #31
 80021b2:	40d8      	lsrs	r0, r3
 80021b4:	2920      	cmp	r1, #32
 80021b6:	d003      	beq.n	80021c0 <__aeabi_dsub+0x308>
 80021b8:	2340      	movs	r3, #64	; 0x40
 80021ba:	1a5b      	subs	r3, r3, r1
 80021bc:	409a      	lsls	r2, r3
 80021be:	4314      	orrs	r4, r2
 80021c0:	1e63      	subs	r3, r4, #1
 80021c2:	419c      	sbcs	r4, r3
 80021c4:	2300      	movs	r3, #0
 80021c6:	2600      	movs	r6, #0
 80021c8:	469a      	mov	sl, r3
 80021ca:	4304      	orrs	r4, r0
 80021cc:	0763      	lsls	r3, r4, #29
 80021ce:	d000      	beq.n	80021d2 <__aeabi_dsub+0x31a>
 80021d0:	e6fe      	b.n	8001fd0 <__aeabi_dsub+0x118>
 80021d2:	4652      	mov	r2, sl
 80021d4:	08e3      	lsrs	r3, r4, #3
 80021d6:	0752      	lsls	r2, r2, #29
 80021d8:	4313      	orrs	r3, r2
 80021da:	4652      	mov	r2, sl
 80021dc:	46b4      	mov	ip, r6
 80021de:	08d2      	lsrs	r2, r2, #3
 80021e0:	490f      	ldr	r1, [pc, #60]	; (8002220 <__aeabi_dsub+0x368>)
 80021e2:	458c      	cmp	ip, r1
 80021e4:	d02a      	beq.n	800223c <__aeabi_dsub+0x384>
 80021e6:	0312      	lsls	r2, r2, #12
 80021e8:	0b14      	lsrs	r4, r2, #12
 80021ea:	4662      	mov	r2, ip
 80021ec:	0552      	lsls	r2, r2, #21
 80021ee:	0d52      	lsrs	r2, r2, #21
 80021f0:	e70c      	b.n	800200c <__aeabi_dsub+0x154>
 80021f2:	003c      	movs	r4, r7
 80021f4:	4304      	orrs	r4, r0
 80021f6:	1e62      	subs	r2, r4, #1
 80021f8:	4194      	sbcs	r4, r2
 80021fa:	18e4      	adds	r4, r4, r3
 80021fc:	429c      	cmp	r4, r3
 80021fe:	4192      	sbcs	r2, r2
 8002200:	4252      	negs	r2, r2
 8002202:	444a      	add	r2, r9
 8002204:	4692      	mov	sl, r2
 8002206:	4653      	mov	r3, sl
 8002208:	021b      	lsls	r3, r3, #8
 800220a:	d5df      	bpl.n	80021cc <__aeabi_dsub+0x314>
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <__aeabi_dsub+0x368>)
 800220e:	3601      	adds	r6, #1
 8002210:	429e      	cmp	r6, r3
 8002212:	d000      	beq.n	8002216 <__aeabi_dsub+0x35e>
 8002214:	e0a0      	b.n	8002358 <__aeabi_dsub+0x4a0>
 8002216:	0032      	movs	r2, r6
 8002218:	2400      	movs	r4, #0
 800221a:	2300      	movs	r3, #0
 800221c:	e6f6      	b.n	800200c <__aeabi_dsub+0x154>
 800221e:	46c0      	nop			; (mov r8, r8)
 8002220:	000007ff 	.word	0x000007ff
 8002224:	ff7fffff 	.word	0xff7fffff
 8002228:	fffff801 	.word	0xfffff801
 800222c:	000007fe 	.word	0x000007fe
 8002230:	08db      	lsrs	r3, r3, #3
 8002232:	464a      	mov	r2, r9
 8002234:	0752      	lsls	r2, r2, #29
 8002236:	4313      	orrs	r3, r2
 8002238:	464a      	mov	r2, r9
 800223a:	08d2      	lsrs	r2, r2, #3
 800223c:	0019      	movs	r1, r3
 800223e:	4311      	orrs	r1, r2
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x38c>
 8002242:	e1b5      	b.n	80025b0 <__aeabi_dsub+0x6f8>
 8002244:	2480      	movs	r4, #128	; 0x80
 8002246:	0324      	lsls	r4, r4, #12
 8002248:	4314      	orrs	r4, r2
 800224a:	0324      	lsls	r4, r4, #12
 800224c:	4ad5      	ldr	r2, [pc, #852]	; (80025a4 <__aeabi_dsub+0x6ec>)
 800224e:	0b24      	lsrs	r4, r4, #12
 8002250:	e6dc      	b.n	800200c <__aeabi_dsub+0x154>
 8002252:	0020      	movs	r0, r4
 8002254:	f000 fae2 	bl	800281c <__clzsi2>
 8002258:	0003      	movs	r3, r0
 800225a:	3318      	adds	r3, #24
 800225c:	2b1f      	cmp	r3, #31
 800225e:	dc00      	bgt.n	8002262 <__aeabi_dsub+0x3aa>
 8002260:	e695      	b.n	8001f8e <__aeabi_dsub+0xd6>
 8002262:	0022      	movs	r2, r4
 8002264:	3808      	subs	r0, #8
 8002266:	4082      	lsls	r2, r0
 8002268:	2400      	movs	r4, #0
 800226a:	429e      	cmp	r6, r3
 800226c:	dc00      	bgt.n	8002270 <__aeabi_dsub+0x3b8>
 800226e:	e69a      	b.n	8001fa6 <__aeabi_dsub+0xee>
 8002270:	1af6      	subs	r6, r6, r3
 8002272:	4bcd      	ldr	r3, [pc, #820]	; (80025a8 <__aeabi_dsub+0x6f0>)
 8002274:	401a      	ands	r2, r3
 8002276:	4692      	mov	sl, r2
 8002278:	e6a8      	b.n	8001fcc <__aeabi_dsub+0x114>
 800227a:	003c      	movs	r4, r7
 800227c:	4304      	orrs	r4, r0
 800227e:	1e62      	subs	r2, r4, #1
 8002280:	4194      	sbcs	r4, r2
 8002282:	e66c      	b.n	8001f5e <__aeabi_dsub+0xa6>
 8002284:	464a      	mov	r2, r9
 8002286:	08db      	lsrs	r3, r3, #3
 8002288:	0752      	lsls	r2, r2, #29
 800228a:	4313      	orrs	r3, r2
 800228c:	464a      	mov	r2, r9
 800228e:	08d2      	lsrs	r2, r2, #3
 8002290:	e7a6      	b.n	80021e0 <__aeabi_dsub+0x328>
 8002292:	4cc6      	ldr	r4, [pc, #792]	; (80025ac <__aeabi_dsub+0x6f4>)
 8002294:	1c72      	adds	r2, r6, #1
 8002296:	4222      	tst	r2, r4
 8002298:	d000      	beq.n	800229c <__aeabi_dsub+0x3e4>
 800229a:	e0ac      	b.n	80023f6 <__aeabi_dsub+0x53e>
 800229c:	464a      	mov	r2, r9
 800229e:	431a      	orrs	r2, r3
 80022a0:	2e00      	cmp	r6, #0
 80022a2:	d000      	beq.n	80022a6 <__aeabi_dsub+0x3ee>
 80022a4:	e105      	b.n	80024b2 <__aeabi_dsub+0x5fa>
 80022a6:	2a00      	cmp	r2, #0
 80022a8:	d100      	bne.n	80022ac <__aeabi_dsub+0x3f4>
 80022aa:	e156      	b.n	800255a <__aeabi_dsub+0x6a2>
 80022ac:	003a      	movs	r2, r7
 80022ae:	4302      	orrs	r2, r0
 80022b0:	d100      	bne.n	80022b4 <__aeabi_dsub+0x3fc>
 80022b2:	e0db      	b.n	800246c <__aeabi_dsub+0x5b4>
 80022b4:	181c      	adds	r4, r3, r0
 80022b6:	429c      	cmp	r4, r3
 80022b8:	419b      	sbcs	r3, r3
 80022ba:	444f      	add	r7, r9
 80022bc:	46ba      	mov	sl, r7
 80022be:	425b      	negs	r3, r3
 80022c0:	449a      	add	sl, r3
 80022c2:	4653      	mov	r3, sl
 80022c4:	021b      	lsls	r3, r3, #8
 80022c6:	d400      	bmi.n	80022ca <__aeabi_dsub+0x412>
 80022c8:	e780      	b.n	80021cc <__aeabi_dsub+0x314>
 80022ca:	4652      	mov	r2, sl
 80022cc:	4bb6      	ldr	r3, [pc, #728]	; (80025a8 <__aeabi_dsub+0x6f0>)
 80022ce:	2601      	movs	r6, #1
 80022d0:	401a      	ands	r2, r3
 80022d2:	4692      	mov	sl, r2
 80022d4:	e77a      	b.n	80021cc <__aeabi_dsub+0x314>
 80022d6:	4cb3      	ldr	r4, [pc, #716]	; (80025a4 <__aeabi_dsub+0x6ec>)
 80022d8:	42a2      	cmp	r2, r4
 80022da:	d100      	bne.n	80022de <__aeabi_dsub+0x426>
 80022dc:	e0c0      	b.n	8002460 <__aeabi_dsub+0x5a8>
 80022de:	2480      	movs	r4, #128	; 0x80
 80022e0:	464d      	mov	r5, r9
 80022e2:	0424      	lsls	r4, r4, #16
 80022e4:	4325      	orrs	r5, r4
 80022e6:	46a9      	mov	r9, r5
 80022e8:	4664      	mov	r4, ip
 80022ea:	2c38      	cmp	r4, #56	; 0x38
 80022ec:	dc53      	bgt.n	8002396 <__aeabi_dsub+0x4de>
 80022ee:	4661      	mov	r1, ip
 80022f0:	2c1f      	cmp	r4, #31
 80022f2:	dd00      	ble.n	80022f6 <__aeabi_dsub+0x43e>
 80022f4:	e0cd      	b.n	8002492 <__aeabi_dsub+0x5da>
 80022f6:	2520      	movs	r5, #32
 80022f8:	001e      	movs	r6, r3
 80022fa:	1b2d      	subs	r5, r5, r4
 80022fc:	464c      	mov	r4, r9
 80022fe:	40ab      	lsls	r3, r5
 8002300:	40ac      	lsls	r4, r5
 8002302:	40ce      	lsrs	r6, r1
 8002304:	1e5d      	subs	r5, r3, #1
 8002306:	41ab      	sbcs	r3, r5
 8002308:	4334      	orrs	r4, r6
 800230a:	4323      	orrs	r3, r4
 800230c:	464c      	mov	r4, r9
 800230e:	40cc      	lsrs	r4, r1
 8002310:	1b3f      	subs	r7, r7, r4
 8002312:	e045      	b.n	80023a0 <__aeabi_dsub+0x4e8>
 8002314:	464a      	mov	r2, r9
 8002316:	1a1c      	subs	r4, r3, r0
 8002318:	1bd1      	subs	r1, r2, r7
 800231a:	42a3      	cmp	r3, r4
 800231c:	4192      	sbcs	r2, r2
 800231e:	4252      	negs	r2, r2
 8002320:	4692      	mov	sl, r2
 8002322:	000a      	movs	r2, r1
 8002324:	4651      	mov	r1, sl
 8002326:	1a52      	subs	r2, r2, r1
 8002328:	4692      	mov	sl, r2
 800232a:	0212      	lsls	r2, r2, #8
 800232c:	d500      	bpl.n	8002330 <__aeabi_dsub+0x478>
 800232e:	e083      	b.n	8002438 <__aeabi_dsub+0x580>
 8002330:	4653      	mov	r3, sl
 8002332:	4323      	orrs	r3, r4
 8002334:	d000      	beq.n	8002338 <__aeabi_dsub+0x480>
 8002336:	e621      	b.n	8001f7c <__aeabi_dsub+0xc4>
 8002338:	2200      	movs	r2, #0
 800233a:	2500      	movs	r5, #0
 800233c:	e753      	b.n	80021e6 <__aeabi_dsub+0x32e>
 800233e:	181c      	adds	r4, r3, r0
 8002340:	429c      	cmp	r4, r3
 8002342:	419b      	sbcs	r3, r3
 8002344:	444f      	add	r7, r9
 8002346:	46ba      	mov	sl, r7
 8002348:	425b      	negs	r3, r3
 800234a:	449a      	add	sl, r3
 800234c:	4653      	mov	r3, sl
 800234e:	2601      	movs	r6, #1
 8002350:	021b      	lsls	r3, r3, #8
 8002352:	d400      	bmi.n	8002356 <__aeabi_dsub+0x49e>
 8002354:	e73a      	b.n	80021cc <__aeabi_dsub+0x314>
 8002356:	2602      	movs	r6, #2
 8002358:	4652      	mov	r2, sl
 800235a:	4b93      	ldr	r3, [pc, #588]	; (80025a8 <__aeabi_dsub+0x6f0>)
 800235c:	2101      	movs	r1, #1
 800235e:	401a      	ands	r2, r3
 8002360:	0013      	movs	r3, r2
 8002362:	4021      	ands	r1, r4
 8002364:	0862      	lsrs	r2, r4, #1
 8002366:	430a      	orrs	r2, r1
 8002368:	07dc      	lsls	r4, r3, #31
 800236a:	085b      	lsrs	r3, r3, #1
 800236c:	469a      	mov	sl, r3
 800236e:	4314      	orrs	r4, r2
 8002370:	e62c      	b.n	8001fcc <__aeabi_dsub+0x114>
 8002372:	0039      	movs	r1, r7
 8002374:	3a20      	subs	r2, #32
 8002376:	40d1      	lsrs	r1, r2
 8002378:	4662      	mov	r2, ip
 800237a:	2a20      	cmp	r2, #32
 800237c:	d006      	beq.n	800238c <__aeabi_dsub+0x4d4>
 800237e:	4664      	mov	r4, ip
 8002380:	2240      	movs	r2, #64	; 0x40
 8002382:	1b12      	subs	r2, r2, r4
 8002384:	003c      	movs	r4, r7
 8002386:	4094      	lsls	r4, r2
 8002388:	4304      	orrs	r4, r0
 800238a:	9401      	str	r4, [sp, #4]
 800238c:	9c01      	ldr	r4, [sp, #4]
 800238e:	1e62      	subs	r2, r4, #1
 8002390:	4194      	sbcs	r4, r2
 8002392:	430c      	orrs	r4, r1
 8002394:	e5e3      	b.n	8001f5e <__aeabi_dsub+0xa6>
 8002396:	4649      	mov	r1, r9
 8002398:	4319      	orrs	r1, r3
 800239a:	000b      	movs	r3, r1
 800239c:	1e5c      	subs	r4, r3, #1
 800239e:	41a3      	sbcs	r3, r4
 80023a0:	1ac4      	subs	r4, r0, r3
 80023a2:	42a0      	cmp	r0, r4
 80023a4:	419b      	sbcs	r3, r3
 80023a6:	425b      	negs	r3, r3
 80023a8:	1afb      	subs	r3, r7, r3
 80023aa:	469a      	mov	sl, r3
 80023ac:	465d      	mov	r5, fp
 80023ae:	0016      	movs	r6, r2
 80023b0:	e5dc      	b.n	8001f6c <__aeabi_dsub+0xb4>
 80023b2:	4649      	mov	r1, r9
 80023b4:	4319      	orrs	r1, r3
 80023b6:	d100      	bne.n	80023ba <__aeabi_dsub+0x502>
 80023b8:	e0ae      	b.n	8002518 <__aeabi_dsub+0x660>
 80023ba:	4661      	mov	r1, ip
 80023bc:	4664      	mov	r4, ip
 80023be:	3901      	subs	r1, #1
 80023c0:	2c01      	cmp	r4, #1
 80023c2:	d100      	bne.n	80023c6 <__aeabi_dsub+0x50e>
 80023c4:	e0e0      	b.n	8002588 <__aeabi_dsub+0x6d0>
 80023c6:	4c77      	ldr	r4, [pc, #476]	; (80025a4 <__aeabi_dsub+0x6ec>)
 80023c8:	45a4      	cmp	ip, r4
 80023ca:	d056      	beq.n	800247a <__aeabi_dsub+0x5c2>
 80023cc:	468c      	mov	ip, r1
 80023ce:	e69a      	b.n	8002106 <__aeabi_dsub+0x24e>
 80023d0:	4661      	mov	r1, ip
 80023d2:	2220      	movs	r2, #32
 80023d4:	003c      	movs	r4, r7
 80023d6:	1a52      	subs	r2, r2, r1
 80023d8:	4094      	lsls	r4, r2
 80023da:	0001      	movs	r1, r0
 80023dc:	4090      	lsls	r0, r2
 80023de:	46a0      	mov	r8, r4
 80023e0:	4664      	mov	r4, ip
 80023e2:	1e42      	subs	r2, r0, #1
 80023e4:	4190      	sbcs	r0, r2
 80023e6:	4662      	mov	r2, ip
 80023e8:	40e1      	lsrs	r1, r4
 80023ea:	4644      	mov	r4, r8
 80023ec:	40d7      	lsrs	r7, r2
 80023ee:	430c      	orrs	r4, r1
 80023f0:	4304      	orrs	r4, r0
 80023f2:	44b9      	add	r9, r7
 80023f4:	e701      	b.n	80021fa <__aeabi_dsub+0x342>
 80023f6:	496b      	ldr	r1, [pc, #428]	; (80025a4 <__aeabi_dsub+0x6ec>)
 80023f8:	428a      	cmp	r2, r1
 80023fa:	d100      	bne.n	80023fe <__aeabi_dsub+0x546>
 80023fc:	e70c      	b.n	8002218 <__aeabi_dsub+0x360>
 80023fe:	1818      	adds	r0, r3, r0
 8002400:	4298      	cmp	r0, r3
 8002402:	419b      	sbcs	r3, r3
 8002404:	444f      	add	r7, r9
 8002406:	425b      	negs	r3, r3
 8002408:	18fb      	adds	r3, r7, r3
 800240a:	07dc      	lsls	r4, r3, #31
 800240c:	0840      	lsrs	r0, r0, #1
 800240e:	085b      	lsrs	r3, r3, #1
 8002410:	469a      	mov	sl, r3
 8002412:	0016      	movs	r6, r2
 8002414:	4304      	orrs	r4, r0
 8002416:	e6d9      	b.n	80021cc <__aeabi_dsub+0x314>
 8002418:	2a00      	cmp	r2, #0
 800241a:	d000      	beq.n	800241e <__aeabi_dsub+0x566>
 800241c:	e081      	b.n	8002522 <__aeabi_dsub+0x66a>
 800241e:	003b      	movs	r3, r7
 8002420:	4303      	orrs	r3, r0
 8002422:	d11d      	bne.n	8002460 <__aeabi_dsub+0x5a8>
 8002424:	2280      	movs	r2, #128	; 0x80
 8002426:	2500      	movs	r5, #0
 8002428:	0312      	lsls	r2, r2, #12
 800242a:	e70b      	b.n	8002244 <__aeabi_dsub+0x38c>
 800242c:	08c0      	lsrs	r0, r0, #3
 800242e:	077b      	lsls	r3, r7, #29
 8002430:	465d      	mov	r5, fp
 8002432:	4303      	orrs	r3, r0
 8002434:	08fa      	lsrs	r2, r7, #3
 8002436:	e6d3      	b.n	80021e0 <__aeabi_dsub+0x328>
 8002438:	1ac4      	subs	r4, r0, r3
 800243a:	42a0      	cmp	r0, r4
 800243c:	4180      	sbcs	r0, r0
 800243e:	464b      	mov	r3, r9
 8002440:	4240      	negs	r0, r0
 8002442:	1aff      	subs	r7, r7, r3
 8002444:	1a3b      	subs	r3, r7, r0
 8002446:	469a      	mov	sl, r3
 8002448:	465d      	mov	r5, fp
 800244a:	e597      	b.n	8001f7c <__aeabi_dsub+0xc4>
 800244c:	1a1c      	subs	r4, r3, r0
 800244e:	464a      	mov	r2, r9
 8002450:	42a3      	cmp	r3, r4
 8002452:	419b      	sbcs	r3, r3
 8002454:	1bd7      	subs	r7, r2, r7
 8002456:	425b      	negs	r3, r3
 8002458:	1afb      	subs	r3, r7, r3
 800245a:	469a      	mov	sl, r3
 800245c:	2601      	movs	r6, #1
 800245e:	e585      	b.n	8001f6c <__aeabi_dsub+0xb4>
 8002460:	08c0      	lsrs	r0, r0, #3
 8002462:	077b      	lsls	r3, r7, #29
 8002464:	465d      	mov	r5, fp
 8002466:	4303      	orrs	r3, r0
 8002468:	08fa      	lsrs	r2, r7, #3
 800246a:	e6e7      	b.n	800223c <__aeabi_dsub+0x384>
 800246c:	464a      	mov	r2, r9
 800246e:	08db      	lsrs	r3, r3, #3
 8002470:	0752      	lsls	r2, r2, #29
 8002472:	4313      	orrs	r3, r2
 8002474:	464a      	mov	r2, r9
 8002476:	08d2      	lsrs	r2, r2, #3
 8002478:	e6b5      	b.n	80021e6 <__aeabi_dsub+0x32e>
 800247a:	08c0      	lsrs	r0, r0, #3
 800247c:	077b      	lsls	r3, r7, #29
 800247e:	4303      	orrs	r3, r0
 8002480:	08fa      	lsrs	r2, r7, #3
 8002482:	e6db      	b.n	800223c <__aeabi_dsub+0x384>
 8002484:	4649      	mov	r1, r9
 8002486:	4319      	orrs	r1, r3
 8002488:	000b      	movs	r3, r1
 800248a:	1e59      	subs	r1, r3, #1
 800248c:	418b      	sbcs	r3, r1
 800248e:	001c      	movs	r4, r3
 8002490:	e653      	b.n	800213a <__aeabi_dsub+0x282>
 8002492:	464d      	mov	r5, r9
 8002494:	3c20      	subs	r4, #32
 8002496:	40e5      	lsrs	r5, r4
 8002498:	2920      	cmp	r1, #32
 800249a:	d005      	beq.n	80024a8 <__aeabi_dsub+0x5f0>
 800249c:	2440      	movs	r4, #64	; 0x40
 800249e:	1a64      	subs	r4, r4, r1
 80024a0:	4649      	mov	r1, r9
 80024a2:	40a1      	lsls	r1, r4
 80024a4:	430b      	orrs	r3, r1
 80024a6:	4698      	mov	r8, r3
 80024a8:	4643      	mov	r3, r8
 80024aa:	1e5c      	subs	r4, r3, #1
 80024ac:	41a3      	sbcs	r3, r4
 80024ae:	432b      	orrs	r3, r5
 80024b0:	e776      	b.n	80023a0 <__aeabi_dsub+0x4e8>
 80024b2:	2a00      	cmp	r2, #0
 80024b4:	d0e1      	beq.n	800247a <__aeabi_dsub+0x5c2>
 80024b6:	003a      	movs	r2, r7
 80024b8:	08db      	lsrs	r3, r3, #3
 80024ba:	4302      	orrs	r2, r0
 80024bc:	d100      	bne.n	80024c0 <__aeabi_dsub+0x608>
 80024be:	e6b8      	b.n	8002232 <__aeabi_dsub+0x37a>
 80024c0:	464a      	mov	r2, r9
 80024c2:	0752      	lsls	r2, r2, #29
 80024c4:	2480      	movs	r4, #128	; 0x80
 80024c6:	4313      	orrs	r3, r2
 80024c8:	464a      	mov	r2, r9
 80024ca:	0324      	lsls	r4, r4, #12
 80024cc:	08d2      	lsrs	r2, r2, #3
 80024ce:	4222      	tst	r2, r4
 80024d0:	d007      	beq.n	80024e2 <__aeabi_dsub+0x62a>
 80024d2:	08fe      	lsrs	r6, r7, #3
 80024d4:	4226      	tst	r6, r4
 80024d6:	d104      	bne.n	80024e2 <__aeabi_dsub+0x62a>
 80024d8:	465d      	mov	r5, fp
 80024da:	0032      	movs	r2, r6
 80024dc:	08c3      	lsrs	r3, r0, #3
 80024de:	077f      	lsls	r7, r7, #29
 80024e0:	433b      	orrs	r3, r7
 80024e2:	0f59      	lsrs	r1, r3, #29
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	0749      	lsls	r1, r1, #29
 80024e8:	08db      	lsrs	r3, r3, #3
 80024ea:	430b      	orrs	r3, r1
 80024ec:	e6a6      	b.n	800223c <__aeabi_dsub+0x384>
 80024ee:	1ac4      	subs	r4, r0, r3
 80024f0:	42a0      	cmp	r0, r4
 80024f2:	4180      	sbcs	r0, r0
 80024f4:	464b      	mov	r3, r9
 80024f6:	4240      	negs	r0, r0
 80024f8:	1aff      	subs	r7, r7, r3
 80024fa:	1a3b      	subs	r3, r7, r0
 80024fc:	469a      	mov	sl, r3
 80024fe:	465d      	mov	r5, fp
 8002500:	2601      	movs	r6, #1
 8002502:	e533      	b.n	8001f6c <__aeabi_dsub+0xb4>
 8002504:	003b      	movs	r3, r7
 8002506:	4303      	orrs	r3, r0
 8002508:	d100      	bne.n	800250c <__aeabi_dsub+0x654>
 800250a:	e715      	b.n	8002338 <__aeabi_dsub+0x480>
 800250c:	08c0      	lsrs	r0, r0, #3
 800250e:	077b      	lsls	r3, r7, #29
 8002510:	465d      	mov	r5, fp
 8002512:	4303      	orrs	r3, r0
 8002514:	08fa      	lsrs	r2, r7, #3
 8002516:	e666      	b.n	80021e6 <__aeabi_dsub+0x32e>
 8002518:	08c0      	lsrs	r0, r0, #3
 800251a:	077b      	lsls	r3, r7, #29
 800251c:	4303      	orrs	r3, r0
 800251e:	08fa      	lsrs	r2, r7, #3
 8002520:	e65e      	b.n	80021e0 <__aeabi_dsub+0x328>
 8002522:	003a      	movs	r2, r7
 8002524:	08db      	lsrs	r3, r3, #3
 8002526:	4302      	orrs	r2, r0
 8002528:	d100      	bne.n	800252c <__aeabi_dsub+0x674>
 800252a:	e682      	b.n	8002232 <__aeabi_dsub+0x37a>
 800252c:	464a      	mov	r2, r9
 800252e:	0752      	lsls	r2, r2, #29
 8002530:	2480      	movs	r4, #128	; 0x80
 8002532:	4313      	orrs	r3, r2
 8002534:	464a      	mov	r2, r9
 8002536:	0324      	lsls	r4, r4, #12
 8002538:	08d2      	lsrs	r2, r2, #3
 800253a:	4222      	tst	r2, r4
 800253c:	d007      	beq.n	800254e <__aeabi_dsub+0x696>
 800253e:	08fe      	lsrs	r6, r7, #3
 8002540:	4226      	tst	r6, r4
 8002542:	d104      	bne.n	800254e <__aeabi_dsub+0x696>
 8002544:	465d      	mov	r5, fp
 8002546:	0032      	movs	r2, r6
 8002548:	08c3      	lsrs	r3, r0, #3
 800254a:	077f      	lsls	r7, r7, #29
 800254c:	433b      	orrs	r3, r7
 800254e:	0f59      	lsrs	r1, r3, #29
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	08db      	lsrs	r3, r3, #3
 8002554:	0749      	lsls	r1, r1, #29
 8002556:	430b      	orrs	r3, r1
 8002558:	e670      	b.n	800223c <__aeabi_dsub+0x384>
 800255a:	08c0      	lsrs	r0, r0, #3
 800255c:	077b      	lsls	r3, r7, #29
 800255e:	4303      	orrs	r3, r0
 8002560:	08fa      	lsrs	r2, r7, #3
 8002562:	e640      	b.n	80021e6 <__aeabi_dsub+0x32e>
 8002564:	464c      	mov	r4, r9
 8002566:	3920      	subs	r1, #32
 8002568:	40cc      	lsrs	r4, r1
 800256a:	4661      	mov	r1, ip
 800256c:	2920      	cmp	r1, #32
 800256e:	d006      	beq.n	800257e <__aeabi_dsub+0x6c6>
 8002570:	4666      	mov	r6, ip
 8002572:	2140      	movs	r1, #64	; 0x40
 8002574:	1b89      	subs	r1, r1, r6
 8002576:	464e      	mov	r6, r9
 8002578:	408e      	lsls	r6, r1
 800257a:	4333      	orrs	r3, r6
 800257c:	4698      	mov	r8, r3
 800257e:	4643      	mov	r3, r8
 8002580:	1e59      	subs	r1, r3, #1
 8002582:	418b      	sbcs	r3, r1
 8002584:	431c      	orrs	r4, r3
 8002586:	e5d8      	b.n	800213a <__aeabi_dsub+0x282>
 8002588:	181c      	adds	r4, r3, r0
 800258a:	4284      	cmp	r4, r0
 800258c:	4180      	sbcs	r0, r0
 800258e:	444f      	add	r7, r9
 8002590:	46ba      	mov	sl, r7
 8002592:	4240      	negs	r0, r0
 8002594:	4482      	add	sl, r0
 8002596:	e6d9      	b.n	800234c <__aeabi_dsub+0x494>
 8002598:	4653      	mov	r3, sl
 800259a:	4323      	orrs	r3, r4
 800259c:	d100      	bne.n	80025a0 <__aeabi_dsub+0x6e8>
 800259e:	e6cb      	b.n	8002338 <__aeabi_dsub+0x480>
 80025a0:	e614      	b.n	80021cc <__aeabi_dsub+0x314>
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	000007ff 	.word	0x000007ff
 80025a8:	ff7fffff 	.word	0xff7fffff
 80025ac:	000007fe 	.word	0x000007fe
 80025b0:	2300      	movs	r3, #0
 80025b2:	4a01      	ldr	r2, [pc, #4]	; (80025b8 <__aeabi_dsub+0x700>)
 80025b4:	001c      	movs	r4, r3
 80025b6:	e529      	b.n	800200c <__aeabi_dsub+0x154>
 80025b8:	000007ff 	.word	0x000007ff

080025bc <__aeabi_dcmpun>:
 80025bc:	b570      	push	{r4, r5, r6, lr}
 80025be:	0005      	movs	r5, r0
 80025c0:	480c      	ldr	r0, [pc, #48]	; (80025f4 <__aeabi_dcmpun+0x38>)
 80025c2:	031c      	lsls	r4, r3, #12
 80025c4:	0016      	movs	r6, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	030a      	lsls	r2, r1, #12
 80025ca:	0049      	lsls	r1, r1, #1
 80025cc:	0b12      	lsrs	r2, r2, #12
 80025ce:	0d49      	lsrs	r1, r1, #21
 80025d0:	0b24      	lsrs	r4, r4, #12
 80025d2:	0d5b      	lsrs	r3, r3, #21
 80025d4:	4281      	cmp	r1, r0
 80025d6:	d008      	beq.n	80025ea <__aeabi_dcmpun+0x2e>
 80025d8:	4a06      	ldr	r2, [pc, #24]	; (80025f4 <__aeabi_dcmpun+0x38>)
 80025da:	2000      	movs	r0, #0
 80025dc:	4293      	cmp	r3, r2
 80025de:	d103      	bne.n	80025e8 <__aeabi_dcmpun+0x2c>
 80025e0:	0020      	movs	r0, r4
 80025e2:	4330      	orrs	r0, r6
 80025e4:	1e43      	subs	r3, r0, #1
 80025e6:	4198      	sbcs	r0, r3
 80025e8:	bd70      	pop	{r4, r5, r6, pc}
 80025ea:	2001      	movs	r0, #1
 80025ec:	432a      	orrs	r2, r5
 80025ee:	d1fb      	bne.n	80025e8 <__aeabi_dcmpun+0x2c>
 80025f0:	e7f2      	b.n	80025d8 <__aeabi_dcmpun+0x1c>
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	000007ff 	.word	0x000007ff

080025f8 <__aeabi_d2iz>:
 80025f8:	000a      	movs	r2, r1
 80025fa:	b530      	push	{r4, r5, lr}
 80025fc:	4c13      	ldr	r4, [pc, #76]	; (800264c <__aeabi_d2iz+0x54>)
 80025fe:	0053      	lsls	r3, r2, #1
 8002600:	0309      	lsls	r1, r1, #12
 8002602:	0005      	movs	r5, r0
 8002604:	0b09      	lsrs	r1, r1, #12
 8002606:	2000      	movs	r0, #0
 8002608:	0d5b      	lsrs	r3, r3, #21
 800260a:	0fd2      	lsrs	r2, r2, #31
 800260c:	42a3      	cmp	r3, r4
 800260e:	dd04      	ble.n	800261a <__aeabi_d2iz+0x22>
 8002610:	480f      	ldr	r0, [pc, #60]	; (8002650 <__aeabi_d2iz+0x58>)
 8002612:	4283      	cmp	r3, r0
 8002614:	dd02      	ble.n	800261c <__aeabi_d2iz+0x24>
 8002616:	4b0f      	ldr	r3, [pc, #60]	; (8002654 <__aeabi_d2iz+0x5c>)
 8002618:	18d0      	adds	r0, r2, r3
 800261a:	bd30      	pop	{r4, r5, pc}
 800261c:	2080      	movs	r0, #128	; 0x80
 800261e:	0340      	lsls	r0, r0, #13
 8002620:	4301      	orrs	r1, r0
 8002622:	480d      	ldr	r0, [pc, #52]	; (8002658 <__aeabi_d2iz+0x60>)
 8002624:	1ac0      	subs	r0, r0, r3
 8002626:	281f      	cmp	r0, #31
 8002628:	dd08      	ble.n	800263c <__aeabi_d2iz+0x44>
 800262a:	480c      	ldr	r0, [pc, #48]	; (800265c <__aeabi_d2iz+0x64>)
 800262c:	1ac3      	subs	r3, r0, r3
 800262e:	40d9      	lsrs	r1, r3
 8002630:	000b      	movs	r3, r1
 8002632:	4258      	negs	r0, r3
 8002634:	2a00      	cmp	r2, #0
 8002636:	d1f0      	bne.n	800261a <__aeabi_d2iz+0x22>
 8002638:	0018      	movs	r0, r3
 800263a:	e7ee      	b.n	800261a <__aeabi_d2iz+0x22>
 800263c:	4c08      	ldr	r4, [pc, #32]	; (8002660 <__aeabi_d2iz+0x68>)
 800263e:	40c5      	lsrs	r5, r0
 8002640:	46a4      	mov	ip, r4
 8002642:	4463      	add	r3, ip
 8002644:	4099      	lsls	r1, r3
 8002646:	000b      	movs	r3, r1
 8002648:	432b      	orrs	r3, r5
 800264a:	e7f2      	b.n	8002632 <__aeabi_d2iz+0x3a>
 800264c:	000003fe 	.word	0x000003fe
 8002650:	0000041d 	.word	0x0000041d
 8002654:	7fffffff 	.word	0x7fffffff
 8002658:	00000433 	.word	0x00000433
 800265c:	00000413 	.word	0x00000413
 8002660:	fffffbed 	.word	0xfffffbed

08002664 <__aeabi_i2d>:
 8002664:	b570      	push	{r4, r5, r6, lr}
 8002666:	2800      	cmp	r0, #0
 8002668:	d016      	beq.n	8002698 <__aeabi_i2d+0x34>
 800266a:	17c3      	asrs	r3, r0, #31
 800266c:	18c5      	adds	r5, r0, r3
 800266e:	405d      	eors	r5, r3
 8002670:	0fc4      	lsrs	r4, r0, #31
 8002672:	0028      	movs	r0, r5
 8002674:	f000 f8d2 	bl	800281c <__clzsi2>
 8002678:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <__aeabi_i2d+0x5c>)
 800267a:	1a1b      	subs	r3, r3, r0
 800267c:	280a      	cmp	r0, #10
 800267e:	dc16      	bgt.n	80026ae <__aeabi_i2d+0x4a>
 8002680:	0002      	movs	r2, r0
 8002682:	002e      	movs	r6, r5
 8002684:	3215      	adds	r2, #21
 8002686:	4096      	lsls	r6, r2
 8002688:	220b      	movs	r2, #11
 800268a:	1a12      	subs	r2, r2, r0
 800268c:	40d5      	lsrs	r5, r2
 800268e:	055b      	lsls	r3, r3, #21
 8002690:	032d      	lsls	r5, r5, #12
 8002692:	0b2d      	lsrs	r5, r5, #12
 8002694:	0d5b      	lsrs	r3, r3, #21
 8002696:	e003      	b.n	80026a0 <__aeabi_i2d+0x3c>
 8002698:	2400      	movs	r4, #0
 800269a:	2300      	movs	r3, #0
 800269c:	2500      	movs	r5, #0
 800269e:	2600      	movs	r6, #0
 80026a0:	051b      	lsls	r3, r3, #20
 80026a2:	432b      	orrs	r3, r5
 80026a4:	07e4      	lsls	r4, r4, #31
 80026a6:	4323      	orrs	r3, r4
 80026a8:	0030      	movs	r0, r6
 80026aa:	0019      	movs	r1, r3
 80026ac:	bd70      	pop	{r4, r5, r6, pc}
 80026ae:	380b      	subs	r0, #11
 80026b0:	4085      	lsls	r5, r0
 80026b2:	055b      	lsls	r3, r3, #21
 80026b4:	032d      	lsls	r5, r5, #12
 80026b6:	2600      	movs	r6, #0
 80026b8:	0b2d      	lsrs	r5, r5, #12
 80026ba:	0d5b      	lsrs	r3, r3, #21
 80026bc:	e7f0      	b.n	80026a0 <__aeabi_i2d+0x3c>
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	0000041e 	.word	0x0000041e

080026c4 <__aeabi_ui2d>:
 80026c4:	b510      	push	{r4, lr}
 80026c6:	1e04      	subs	r4, r0, #0
 80026c8:	d010      	beq.n	80026ec <__aeabi_ui2d+0x28>
 80026ca:	f000 f8a7 	bl	800281c <__clzsi2>
 80026ce:	4b0f      	ldr	r3, [pc, #60]	; (800270c <__aeabi_ui2d+0x48>)
 80026d0:	1a1b      	subs	r3, r3, r0
 80026d2:	280a      	cmp	r0, #10
 80026d4:	dc11      	bgt.n	80026fa <__aeabi_ui2d+0x36>
 80026d6:	220b      	movs	r2, #11
 80026d8:	0021      	movs	r1, r4
 80026da:	1a12      	subs	r2, r2, r0
 80026dc:	40d1      	lsrs	r1, r2
 80026de:	3015      	adds	r0, #21
 80026e0:	030a      	lsls	r2, r1, #12
 80026e2:	055b      	lsls	r3, r3, #21
 80026e4:	4084      	lsls	r4, r0
 80026e6:	0b12      	lsrs	r2, r2, #12
 80026e8:	0d5b      	lsrs	r3, r3, #21
 80026ea:	e001      	b.n	80026f0 <__aeabi_ui2d+0x2c>
 80026ec:	2300      	movs	r3, #0
 80026ee:	2200      	movs	r2, #0
 80026f0:	051b      	lsls	r3, r3, #20
 80026f2:	4313      	orrs	r3, r2
 80026f4:	0020      	movs	r0, r4
 80026f6:	0019      	movs	r1, r3
 80026f8:	bd10      	pop	{r4, pc}
 80026fa:	0022      	movs	r2, r4
 80026fc:	380b      	subs	r0, #11
 80026fe:	4082      	lsls	r2, r0
 8002700:	055b      	lsls	r3, r3, #21
 8002702:	0312      	lsls	r2, r2, #12
 8002704:	2400      	movs	r4, #0
 8002706:	0b12      	lsrs	r2, r2, #12
 8002708:	0d5b      	lsrs	r3, r3, #21
 800270a:	e7f1      	b.n	80026f0 <__aeabi_ui2d+0x2c>
 800270c:	0000041e 	.word	0x0000041e

08002710 <__aeabi_d2f>:
 8002710:	0002      	movs	r2, r0
 8002712:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002714:	004b      	lsls	r3, r1, #1
 8002716:	030d      	lsls	r5, r1, #12
 8002718:	0f40      	lsrs	r0, r0, #29
 800271a:	0d5b      	lsrs	r3, r3, #21
 800271c:	0fcc      	lsrs	r4, r1, #31
 800271e:	0a6d      	lsrs	r5, r5, #9
 8002720:	493a      	ldr	r1, [pc, #232]	; (800280c <__aeabi_d2f+0xfc>)
 8002722:	4305      	orrs	r5, r0
 8002724:	1c58      	adds	r0, r3, #1
 8002726:	00d7      	lsls	r7, r2, #3
 8002728:	4208      	tst	r0, r1
 800272a:	d00a      	beq.n	8002742 <__aeabi_d2f+0x32>
 800272c:	4938      	ldr	r1, [pc, #224]	; (8002810 <__aeabi_d2f+0x100>)
 800272e:	1859      	adds	r1, r3, r1
 8002730:	29fe      	cmp	r1, #254	; 0xfe
 8002732:	dd16      	ble.n	8002762 <__aeabi_d2f+0x52>
 8002734:	20ff      	movs	r0, #255	; 0xff
 8002736:	2200      	movs	r2, #0
 8002738:	05c0      	lsls	r0, r0, #23
 800273a:	4310      	orrs	r0, r2
 800273c:	07e4      	lsls	r4, r4, #31
 800273e:	4320      	orrs	r0, r4
 8002740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002742:	2b00      	cmp	r3, #0
 8002744:	d106      	bne.n	8002754 <__aeabi_d2f+0x44>
 8002746:	433d      	orrs	r5, r7
 8002748:	d026      	beq.n	8002798 <__aeabi_d2f+0x88>
 800274a:	2205      	movs	r2, #5
 800274c:	0192      	lsls	r2, r2, #6
 800274e:	0a52      	lsrs	r2, r2, #9
 8002750:	b2d8      	uxtb	r0, r3
 8002752:	e7f1      	b.n	8002738 <__aeabi_d2f+0x28>
 8002754:	432f      	orrs	r7, r5
 8002756:	d0ed      	beq.n	8002734 <__aeabi_d2f+0x24>
 8002758:	2280      	movs	r2, #128	; 0x80
 800275a:	03d2      	lsls	r2, r2, #15
 800275c:	20ff      	movs	r0, #255	; 0xff
 800275e:	432a      	orrs	r2, r5
 8002760:	e7ea      	b.n	8002738 <__aeabi_d2f+0x28>
 8002762:	2900      	cmp	r1, #0
 8002764:	dd1b      	ble.n	800279e <__aeabi_d2f+0x8e>
 8002766:	0192      	lsls	r2, r2, #6
 8002768:	1e50      	subs	r0, r2, #1
 800276a:	4182      	sbcs	r2, r0
 800276c:	00ed      	lsls	r5, r5, #3
 800276e:	0f7f      	lsrs	r7, r7, #29
 8002770:	432a      	orrs	r2, r5
 8002772:	433a      	orrs	r2, r7
 8002774:	0753      	lsls	r3, r2, #29
 8002776:	d047      	beq.n	8002808 <__aeabi_d2f+0xf8>
 8002778:	230f      	movs	r3, #15
 800277a:	4013      	ands	r3, r2
 800277c:	2b04      	cmp	r3, #4
 800277e:	d000      	beq.n	8002782 <__aeabi_d2f+0x72>
 8002780:	3204      	adds	r2, #4
 8002782:	2380      	movs	r3, #128	; 0x80
 8002784:	04db      	lsls	r3, r3, #19
 8002786:	4013      	ands	r3, r2
 8002788:	d03e      	beq.n	8002808 <__aeabi_d2f+0xf8>
 800278a:	1c48      	adds	r0, r1, #1
 800278c:	29fe      	cmp	r1, #254	; 0xfe
 800278e:	d0d1      	beq.n	8002734 <__aeabi_d2f+0x24>
 8002790:	0192      	lsls	r2, r2, #6
 8002792:	0a52      	lsrs	r2, r2, #9
 8002794:	b2c0      	uxtb	r0, r0
 8002796:	e7cf      	b.n	8002738 <__aeabi_d2f+0x28>
 8002798:	2000      	movs	r0, #0
 800279a:	2200      	movs	r2, #0
 800279c:	e7cc      	b.n	8002738 <__aeabi_d2f+0x28>
 800279e:	000a      	movs	r2, r1
 80027a0:	3217      	adds	r2, #23
 80027a2:	db2f      	blt.n	8002804 <__aeabi_d2f+0xf4>
 80027a4:	2680      	movs	r6, #128	; 0x80
 80027a6:	0436      	lsls	r6, r6, #16
 80027a8:	432e      	orrs	r6, r5
 80027aa:	251e      	movs	r5, #30
 80027ac:	1a6d      	subs	r5, r5, r1
 80027ae:	2d1f      	cmp	r5, #31
 80027b0:	dd11      	ble.n	80027d6 <__aeabi_d2f+0xc6>
 80027b2:	2202      	movs	r2, #2
 80027b4:	4252      	negs	r2, r2
 80027b6:	1a52      	subs	r2, r2, r1
 80027b8:	0031      	movs	r1, r6
 80027ba:	40d1      	lsrs	r1, r2
 80027bc:	2d20      	cmp	r5, #32
 80027be:	d004      	beq.n	80027ca <__aeabi_d2f+0xba>
 80027c0:	4a14      	ldr	r2, [pc, #80]	; (8002814 <__aeabi_d2f+0x104>)
 80027c2:	4694      	mov	ip, r2
 80027c4:	4463      	add	r3, ip
 80027c6:	409e      	lsls	r6, r3
 80027c8:	4337      	orrs	r7, r6
 80027ca:	003a      	movs	r2, r7
 80027cc:	1e53      	subs	r3, r2, #1
 80027ce:	419a      	sbcs	r2, r3
 80027d0:	430a      	orrs	r2, r1
 80027d2:	2100      	movs	r1, #0
 80027d4:	e7ce      	b.n	8002774 <__aeabi_d2f+0x64>
 80027d6:	4a10      	ldr	r2, [pc, #64]	; (8002818 <__aeabi_d2f+0x108>)
 80027d8:	0038      	movs	r0, r7
 80027da:	4694      	mov	ip, r2
 80027dc:	4463      	add	r3, ip
 80027de:	4098      	lsls	r0, r3
 80027e0:	003a      	movs	r2, r7
 80027e2:	1e41      	subs	r1, r0, #1
 80027e4:	4188      	sbcs	r0, r1
 80027e6:	409e      	lsls	r6, r3
 80027e8:	40ea      	lsrs	r2, r5
 80027ea:	4330      	orrs	r0, r6
 80027ec:	4302      	orrs	r2, r0
 80027ee:	2100      	movs	r1, #0
 80027f0:	0753      	lsls	r3, r2, #29
 80027f2:	d1c1      	bne.n	8002778 <__aeabi_d2f+0x68>
 80027f4:	2180      	movs	r1, #128	; 0x80
 80027f6:	0013      	movs	r3, r2
 80027f8:	04c9      	lsls	r1, r1, #19
 80027fa:	2001      	movs	r0, #1
 80027fc:	400b      	ands	r3, r1
 80027fe:	420a      	tst	r2, r1
 8002800:	d1c6      	bne.n	8002790 <__aeabi_d2f+0x80>
 8002802:	e7a3      	b.n	800274c <__aeabi_d2f+0x3c>
 8002804:	2300      	movs	r3, #0
 8002806:	e7a0      	b.n	800274a <__aeabi_d2f+0x3a>
 8002808:	000b      	movs	r3, r1
 800280a:	e79f      	b.n	800274c <__aeabi_d2f+0x3c>
 800280c:	000007fe 	.word	0x000007fe
 8002810:	fffffc80 	.word	0xfffffc80
 8002814:	fffffca2 	.word	0xfffffca2
 8002818:	fffffc82 	.word	0xfffffc82

0800281c <__clzsi2>:
 800281c:	211c      	movs	r1, #28
 800281e:	2301      	movs	r3, #1
 8002820:	041b      	lsls	r3, r3, #16
 8002822:	4298      	cmp	r0, r3
 8002824:	d301      	bcc.n	800282a <__clzsi2+0xe>
 8002826:	0c00      	lsrs	r0, r0, #16
 8002828:	3910      	subs	r1, #16
 800282a:	0a1b      	lsrs	r3, r3, #8
 800282c:	4298      	cmp	r0, r3
 800282e:	d301      	bcc.n	8002834 <__clzsi2+0x18>
 8002830:	0a00      	lsrs	r0, r0, #8
 8002832:	3908      	subs	r1, #8
 8002834:	091b      	lsrs	r3, r3, #4
 8002836:	4298      	cmp	r0, r3
 8002838:	d301      	bcc.n	800283e <__clzsi2+0x22>
 800283a:	0900      	lsrs	r0, r0, #4
 800283c:	3904      	subs	r1, #4
 800283e:	a202      	add	r2, pc, #8	; (adr r2, 8002848 <__clzsi2+0x2c>)
 8002840:	5c10      	ldrb	r0, [r2, r0]
 8002842:	1840      	adds	r0, r0, r1
 8002844:	4770      	bx	lr
 8002846:	46c0      	nop			; (mov r8, r8)
 8002848:	02020304 	.word	0x02020304
 800284c:	01010101 	.word	0x01010101
	...

08002858 <__clzdi2>:
 8002858:	b510      	push	{r4, lr}
 800285a:	2900      	cmp	r1, #0
 800285c:	d103      	bne.n	8002866 <__clzdi2+0xe>
 800285e:	f7ff ffdd 	bl	800281c <__clzsi2>
 8002862:	3020      	adds	r0, #32
 8002864:	e002      	b.n	800286c <__clzdi2+0x14>
 8002866:	0008      	movs	r0, r1
 8002868:	f7ff ffd8 	bl	800281c <__clzsi2>
 800286c:	bd10      	pop	{r4, pc}
 800286e:	46c0      	nop			; (mov r8, r8)

08002870 <SELECT>:
/***************************************
 * SPI functions
 **************************************/
/* slave select */
static void SELECT(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8002874:	23a0      	movs	r3, #160	; 0xa0
 8002876:	05db      	lsls	r3, r3, #23
 8002878:	2200      	movs	r2, #0
 800287a:	2110      	movs	r1, #16
 800287c:	0018      	movs	r0, r3
 800287e:	f001 fddc 	bl	800443a <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002882:	2001      	movs	r0, #1
 8002884:	f001 f98a 	bl	8003b9c <HAL_Delay>
}
 8002888:	46c0      	nop			; (mov r8, r8)
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <DESELECT>:
/* slave deselect */
static void DESELECT(void)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8002892:	23a0      	movs	r3, #160	; 0xa0
 8002894:	05db      	lsls	r3, r3, #23
 8002896:	2201      	movs	r2, #1
 8002898:	2110      	movs	r1, #16
 800289a:	0018      	movs	r0, r3
 800289c:	f001 fdcd 	bl	800443a <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80028a0:	2001      	movs	r0, #1
 80028a2:	f001 f97b 	bl	8003b9c <HAL_Delay>
}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}

080028ac <SPI_TxByte>:
/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	0002      	movs	r2, r0
 80028b4:	1dfb      	adds	r3, r7, #7
 80028b6:	701a      	strb	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	4b08      	ldr	r3, [pc, #32]	; (80028dc <SPI_TxByte+0x30>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	2202      	movs	r2, #2
 80028c2:	4013      	ands	r3, r2
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d1f8      	bne.n	80028ba <SPI_TxByte+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80028c8:	1df9      	adds	r1, r7, #7
 80028ca:	4804      	ldr	r0, [pc, #16]	; (80028dc <SPI_TxByte+0x30>)
 80028cc:	2364      	movs	r3, #100	; 0x64
 80028ce:	2201      	movs	r2, #1
 80028d0:	f002 fbc3 	bl	800505a <HAL_SPI_Transmit>
}
 80028d4:	46c0      	nop			; (mov r8, r8)
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b002      	add	sp, #8
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	2000026c 	.word	0x2000026c

080028e0 <SPI_TxBuffer>:
/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	000a      	movs	r2, r1
 80028ea:	1cbb      	adds	r3, r7, #2
 80028ec:	801a      	strh	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80028ee:	46c0      	nop			; (mov r8, r8)
 80028f0:	4b08      	ldr	r3, [pc, #32]	; (8002914 <SPI_TxBuffer+0x34>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	2202      	movs	r2, #2
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d1f8      	bne.n	80028f0 <SPI_TxBuffer+0x10>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80028fe:	1cbb      	adds	r3, r7, #2
 8002900:	881a      	ldrh	r2, [r3, #0]
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	4803      	ldr	r0, [pc, #12]	; (8002914 <SPI_TxBuffer+0x34>)
 8002906:	2364      	movs	r3, #100	; 0x64
 8002908:	f002 fba7 	bl	800505a <HAL_SPI_Transmit>
}
 800290c:	46c0      	nop			; (mov r8, r8)
 800290e:	46bd      	mov	sp, r7
 8002910:	b002      	add	sp, #8
 8002912:	bd80      	pop	{r7, pc}
 8002914:	2000026c 	.word	0x2000026c

08002918 <SPI_RxByte>:
/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 800291e:	1dfb      	adds	r3, r7, #7
 8002920:	22ff      	movs	r2, #255	; 0xff
 8002922:	701a      	strb	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002924:	46c0      	nop			; (mov r8, r8)
 8002926:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <SPI_RxByte+0x38>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	2202      	movs	r2, #2
 800292e:	4013      	ands	r3, r2
 8002930:	2b02      	cmp	r3, #2
 8002932:	d1f8      	bne.n	8002926 <SPI_RxByte+0xe>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8002934:	1dba      	adds	r2, r7, #6
 8002936:	1df9      	adds	r1, r7, #7
 8002938:	4805      	ldr	r0, [pc, #20]	; (8002950 <SPI_RxByte+0x38>)
 800293a:	2364      	movs	r3, #100	; 0x64
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	2301      	movs	r3, #1
 8002940:	f002 fce8 	bl	8005314 <HAL_SPI_TransmitReceive>
  return data;
 8002944:	1dbb      	adds	r3, r7, #6
 8002946:	781b      	ldrb	r3, [r3, #0]
}
 8002948:	0018      	movs	r0, r3
 800294a:	46bd      	mov	sp, r7
 800294c:	b002      	add	sp, #8
 800294e:	bd80      	pop	{r7, pc}
 8002950:	2000026c 	.word	0x2000026c

08002954 <SPI_RxBytePtr>:
/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 800295c:	f7ff ffdc 	bl	8002918 <SPI_RxByte>
 8002960:	0003      	movs	r3, r0
 8002962:	001a      	movs	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	701a      	strb	r2, [r3, #0]
}
 8002968:	46c0      	nop			; (mov r8, r8)
 800296a:	46bd      	mov	sp, r7
 800296c:	b002      	add	sp, #8
 800296e:	bd80      	pop	{r7, pc}

08002970 <SD_ReadyWait>:
/***************************************
 * SD functions
 **************************************/
/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8002970:	b590      	push	{r4, r7, lr}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 8002976:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <SD_ReadyWait+0x34>)
 8002978:	22fa      	movs	r2, #250	; 0xfa
 800297a:	0052      	lsls	r2, r2, #1
 800297c:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 800297e:	1dfc      	adds	r4, r7, #7
 8002980:	f7ff ffca 	bl	8002918 <SPI_RxByte>
 8002984:	0003      	movs	r3, r0
 8002986:	7023      	strb	r3, [r4, #0]
  } while ((res != 0xFF) && Timer2);
 8002988:	1dfb      	adds	r3, r7, #7
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	2bff      	cmp	r3, #255	; 0xff
 800298e:	d003      	beq.n	8002998 <SD_ReadyWait+0x28>
 8002990:	4b04      	ldr	r3, [pc, #16]	; (80029a4 <SD_ReadyWait+0x34>)
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1f2      	bne.n	800297e <SD_ReadyWait+0xe>
  return res;
 8002998:	1dfb      	adds	r3, r7, #7
 800299a:	781b      	ldrb	r3, [r3, #0]
}
 800299c:	0018      	movs	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	b003      	add	sp, #12
 80029a2:	bd90      	pop	{r4, r7, pc}
 80029a4:	2000020a 	.word	0x2000020a

080029a8 <SD_PowerOn>:
/* power on */
static void SD_PowerOn(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 80029ae:	4b20      	ldr	r3, [pc, #128]	; (8002a30 <SD_PowerOn+0x88>)
 80029b0:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 80029b2:	f7ff ff6c 	bl	800288e <DESELECT>
  for(int i = 0; i < 10; i++)
 80029b6:	2300      	movs	r3, #0
 80029b8:	60bb      	str	r3, [r7, #8]
 80029ba:	e005      	b.n	80029c8 <SD_PowerOn+0x20>
  {
    SPI_TxByte(0xFF);
 80029bc:	20ff      	movs	r0, #255	; 0xff
 80029be:	f7ff ff75 	bl	80028ac <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	3301      	adds	r3, #1
 80029c6:	60bb      	str	r3, [r7, #8]
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	2b09      	cmp	r3, #9
 80029cc:	ddf6      	ble.n	80029bc <SD_PowerOn+0x14>
  }
  /* slave select */
  SELECT();
 80029ce:	f7ff ff4f 	bl	8002870 <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80029d2:	003b      	movs	r3, r7
 80029d4:	2240      	movs	r2, #64	; 0x40
 80029d6:	701a      	strb	r2, [r3, #0]
  args[1] = 0;
 80029d8:	003b      	movs	r3, r7
 80029da:	2200      	movs	r2, #0
 80029dc:	705a      	strb	r2, [r3, #1]
  args[2] = 0;
 80029de:	003b      	movs	r3, r7
 80029e0:	2200      	movs	r2, #0
 80029e2:	709a      	strb	r2, [r3, #2]
  args[3] = 0;
 80029e4:	003b      	movs	r3, r7
 80029e6:	2200      	movs	r2, #0
 80029e8:	70da      	strb	r2, [r3, #3]
  args[4] = 0;
 80029ea:	003b      	movs	r3, r7
 80029ec:	2200      	movs	r2, #0
 80029ee:	711a      	strb	r2, [r3, #4]
  args[5] = 0x95;   /* CRC */
 80029f0:	003b      	movs	r3, r7
 80029f2:	2295      	movs	r2, #149	; 0x95
 80029f4:	715a      	strb	r2, [r3, #5]
  SPI_TxBuffer(args, sizeof(args));
 80029f6:	003b      	movs	r3, r7
 80029f8:	2106      	movs	r1, #6
 80029fa:	0018      	movs	r0, r3
 80029fc:	f7ff ff70 	bl	80028e0 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 8002a00:	e002      	b.n	8002a08 <SD_PowerOn+0x60>
  {
    cnt--;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	3b01      	subs	r3, #1
 8002a06:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 8002a08:	f7ff ff86 	bl	8002918 <SPI_RxByte>
 8002a0c:	0003      	movs	r3, r0
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d002      	beq.n	8002a18 <SD_PowerOn+0x70>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1f4      	bne.n	8002a02 <SD_PowerOn+0x5a>
  }
  DESELECT();
 8002a18:	f7ff ff39 	bl	800288e <DESELECT>
  SPI_TxByte(0XFF);
 8002a1c:	20ff      	movs	r0, #255	; 0xff
 8002a1e:	f7ff ff45 	bl	80028ac <SPI_TxByte>
  PowerFlag = 1;
 8002a22:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <SD_PowerOn+0x8c>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	701a      	strb	r2, [r3, #0]
}
 8002a28:	46c0      	nop			; (mov r8, r8)
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	b004      	add	sp, #16
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	00001fff 	.word	0x00001fff
 8002a34:	2000020d 	.word	0x2000020d

08002a38 <SD_PowerOff>:
/* power off */
static void SD_PowerOff(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8002a3c:	4b02      	ldr	r3, [pc, #8]	; (8002a48 <SD_PowerOff+0x10>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
}
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	2000020d 	.word	0x2000020d

08002a4c <SD_CheckPower>:
/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  return PowerFlag;
 8002a50:	4b02      	ldr	r3, [pc, #8]	; (8002a5c <SD_CheckPower+0x10>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
}
 8002a54:	0018      	movs	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	2000020d 	.word	0x2000020d

08002a60 <SD_RxDataBlock>:
/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8002a60:	b5b0      	push	{r4, r5, r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 8002a6a:	4b16      	ldr	r3, [pc, #88]	; (8002ac4 <SD_RxDataBlock+0x64>)
 8002a6c:	22c8      	movs	r2, #200	; 0xc8
 8002a6e:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8002a70:	250f      	movs	r5, #15
 8002a72:	197c      	adds	r4, r7, r5
 8002a74:	f7ff ff50 	bl	8002918 <SPI_RxByte>
 8002a78:	0003      	movs	r3, r0
 8002a7a:	7023      	strb	r3, [r4, #0]
  } while((token == 0xFF) && Timer1);
 8002a7c:	197b      	adds	r3, r7, r5
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2bff      	cmp	r3, #255	; 0xff
 8002a82:	d103      	bne.n	8002a8c <SD_RxDataBlock+0x2c>
 8002a84:	4b0f      	ldr	r3, [pc, #60]	; (8002ac4 <SD_RxDataBlock+0x64>)
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1f1      	bne.n	8002a70 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 8002a8c:	230f      	movs	r3, #15
 8002a8e:	18fb      	adds	r3, r7, r3
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2bfe      	cmp	r3, #254	; 0xfe
 8002a94:	d001      	beq.n	8002a9a <SD_RxDataBlock+0x3a>
 8002a96:	2300      	movs	r3, #0
 8002a98:	e00f      	b.n	8002aba <SD_RxDataBlock+0x5a>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	607a      	str	r2, [r7, #4]
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f7ff ff57 	bl	8002954 <SPI_RxBytePtr>
  } while(len--);
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	1e5a      	subs	r2, r3, #1
 8002aaa:	603a      	str	r2, [r7, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d1f4      	bne.n	8002a9a <SD_RxDataBlock+0x3a>
  /* discard CRC */
  SPI_RxByte();
 8002ab0:	f7ff ff32 	bl	8002918 <SPI_RxByte>
  SPI_RxByte();
 8002ab4:	f7ff ff30 	bl	8002918 <SPI_RxByte>
  return TRUE;
 8002ab8:	2301      	movs	r3, #1
}
 8002aba:	0018      	movs	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b004      	add	sp, #16
 8002ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	20000208 	.word	0x20000208

08002ac8 <SD_TxDataBlock>:
/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8002ac8:	b5b0      	push	{r4, r5, r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	000a      	movs	r2, r1
 8002ad2:	1cfb      	adds	r3, r7, #3
 8002ad4:	701a      	strb	r2, [r3, #0]
  uint8_t resp;
  uint8_t i = 0;
 8002ad6:	230e      	movs	r3, #14
 8002ad8:	18fb      	adds	r3, r7, r3
 8002ada:	2200      	movs	r2, #0
 8002adc:	701a      	strb	r2, [r3, #0]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 8002ade:	f7ff ff47 	bl	8002970 <SD_ReadyWait>
 8002ae2:	0003      	movs	r3, r0
 8002ae4:	2bff      	cmp	r3, #255	; 0xff
 8002ae6:	d001      	beq.n	8002aec <SD_TxDataBlock+0x24>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	e03c      	b.n	8002b66 <SD_TxDataBlock+0x9e>
  /* transmit token */
  SPI_TxByte(token);
 8002aec:	1cfb      	adds	r3, r7, #3
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	0018      	movs	r0, r3
 8002af2:	f7ff fedb 	bl	80028ac <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 8002af6:	1cfb      	adds	r3, r7, #3
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	2bfd      	cmp	r3, #253	; 0xfd
 8002afc:	d029      	beq.n	8002b52 <SD_TxDataBlock+0x8a>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 8002afe:	2380      	movs	r3, #128	; 0x80
 8002b00:	009a      	lsls	r2, r3, #2
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	0011      	movs	r1, r2
 8002b06:	0018      	movs	r0, r3
 8002b08:	f7ff feea 	bl	80028e0 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 8002b0c:	f7ff ff04 	bl	8002918 <SPI_RxByte>
    SPI_RxByte();
 8002b10:	f7ff ff02 	bl	8002918 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 8002b14:	e011      	b.n	8002b3a <SD_TxDataBlock+0x72>
    {
      resp = SPI_RxByte();
 8002b16:	250f      	movs	r5, #15
 8002b18:	197c      	adds	r4, r7, r5
 8002b1a:	f7ff fefd 	bl	8002918 <SPI_RxByte>
 8002b1e:	0003      	movs	r3, r0
 8002b20:	7023      	strb	r3, [r4, #0]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 8002b22:	197b      	adds	r3, r7, r5
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	221f      	movs	r2, #31
 8002b28:	4013      	ands	r3, r2
 8002b2a:	2b05      	cmp	r3, #5
 8002b2c:	d00b      	beq.n	8002b46 <SD_TxDataBlock+0x7e>
      i++;
 8002b2e:	210e      	movs	r1, #14
 8002b30:	187b      	adds	r3, r7, r1
 8002b32:	781a      	ldrb	r2, [r3, #0]
 8002b34:	187b      	adds	r3, r7, r1
 8002b36:	3201      	adds	r2, #1
 8002b38:	701a      	strb	r2, [r3, #0]
    while (i <= 64)
 8002b3a:	230e      	movs	r3, #14
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b40      	cmp	r3, #64	; 0x40
 8002b42:	d9e8      	bls.n	8002b16 <SD_TxDataBlock+0x4e>
 8002b44:	e000      	b.n	8002b48 <SD_TxDataBlock+0x80>
      if ((resp & 0x1F) == 0x05) break;
 8002b46:	46c0      	nop			; (mov r8, r8)
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8002b48:	46c0      	nop			; (mov r8, r8)
 8002b4a:	f7ff fee5 	bl	8002918 <SPI_RxByte>
 8002b4e:	1e03      	subs	r3, r0, #0
 8002b50:	d0fb      	beq.n	8002b4a <SD_TxDataBlock+0x82>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 8002b52:	230f      	movs	r3, #15
 8002b54:	18fb      	adds	r3, r7, r3
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	221f      	movs	r2, #31
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d101      	bne.n	8002b64 <SD_TxDataBlock+0x9c>
 8002b60:	2301      	movs	r3, #1
 8002b62:	e000      	b.n	8002b66 <SD_TxDataBlock+0x9e>
  return FALSE;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	0018      	movs	r0, r3
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	b004      	add	sp, #16
 8002b6c:	bdb0      	pop	{r4, r5, r7, pc}

08002b6e <SD_SendCmd>:
#endif /* _USE_WRITE */
/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8002b6e:	b5b0      	push	{r4, r5, r7, lr}
 8002b70:	b084      	sub	sp, #16
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	0002      	movs	r2, r0
 8002b76:	6039      	str	r1, [r7, #0]
 8002b78:	1dfb      	adds	r3, r7, #7
 8002b7a:	701a      	strb	r2, [r3, #0]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8002b7c:	f7ff fef8 	bl	8002970 <SD_ReadyWait>
 8002b80:	0003      	movs	r3, r0
 8002b82:	2bff      	cmp	r3, #255	; 0xff
 8002b84:	d001      	beq.n	8002b8a <SD_SendCmd+0x1c>
 8002b86:	23ff      	movs	r3, #255	; 0xff
 8002b88:	e059      	b.n	8002c3e <SD_SendCmd+0xd0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8002b8a:	1dfb      	adds	r3, r7, #7
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f7ff fe8c 	bl	80028ac <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	0e1b      	lsrs	r3, r3, #24
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	f7ff fe86 	bl	80028ac <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	0c1b      	lsrs	r3, r3, #16
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f7ff fe80 	bl	80028ac <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	0a1b      	lsrs	r3, r3, #8
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f7ff fe7a 	bl	80028ac <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f7ff fe75 	bl	80028ac <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8002bc2:	1dfb      	adds	r3, r7, #7
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	2b40      	cmp	r3, #64	; 0x40
 8002bc8:	d104      	bne.n	8002bd4 <SD_SendCmd+0x66>
 8002bca:	230f      	movs	r3, #15
 8002bcc:	18fb      	adds	r3, r7, r3
 8002bce:	2295      	movs	r2, #149	; 0x95
 8002bd0:	701a      	strb	r2, [r3, #0]
 8002bd2:	e00c      	b.n	8002bee <SD_SendCmd+0x80>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 8002bd4:	1dfb      	adds	r3, r7, #7
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	2b48      	cmp	r3, #72	; 0x48
 8002bda:	d104      	bne.n	8002be6 <SD_SendCmd+0x78>
 8002bdc:	230f      	movs	r3, #15
 8002bde:	18fb      	adds	r3, r7, r3
 8002be0:	2287      	movs	r2, #135	; 0x87
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e003      	b.n	8002bee <SD_SendCmd+0x80>
  else crc = 1;
 8002be6:	230f      	movs	r3, #15
 8002be8:	18fb      	adds	r3, r7, r3
 8002bea:	2201      	movs	r2, #1
 8002bec:	701a      	strb	r2, [r3, #0]
  /* transmit CRC */
  SPI_TxByte(crc);
 8002bee:	230f      	movs	r3, #15
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	f7ff fe59 	bl	80028ac <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8002bfa:	1dfb      	adds	r3, r7, #7
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2b4c      	cmp	r3, #76	; 0x4c
 8002c00:	d101      	bne.n	8002c06 <SD_SendCmd+0x98>
 8002c02:	f7ff fe89 	bl	8002918 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 8002c06:	230e      	movs	r3, #14
 8002c08:	18fb      	adds	r3, r7, r3
 8002c0a:	220a      	movs	r2, #10
 8002c0c:	701a      	strb	r2, [r3, #0]
  do {
    res = SPI_RxByte();
 8002c0e:	250d      	movs	r5, #13
 8002c10:	197c      	adds	r4, r7, r5
 8002c12:	f7ff fe81 	bl	8002918 <SPI_RxByte>
 8002c16:	0003      	movs	r3, r0
 8002c18:	7023      	strb	r3, [r4, #0]
  } while ((res & 0x80) && --n);
 8002c1a:	197b      	adds	r3, r7, r5
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	b25b      	sxtb	r3, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	da09      	bge.n	8002c38 <SD_SendCmd+0xca>
 8002c24:	210e      	movs	r1, #14
 8002c26:	187b      	adds	r3, r7, r1
 8002c28:	187a      	adds	r2, r7, r1
 8002c2a:	7812      	ldrb	r2, [r2, #0]
 8002c2c:	3a01      	subs	r2, #1
 8002c2e:	701a      	strb	r2, [r3, #0]
 8002c30:	187b      	adds	r3, r7, r1
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1ea      	bne.n	8002c0e <SD_SendCmd+0xa0>
  return res;
 8002c38:	230d      	movs	r3, #13
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	781b      	ldrb	r3, [r3, #0]
}
 8002c3e:	0018      	movs	r0, r3
 8002c40:	46bd      	mov	sp, r7
 8002c42:	b004      	add	sp, #16
 8002c44:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002c48 <SD_disk_initialize>:
/***************************************
 * user_diskio.c functions
 **************************************/
/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8002c48:	b5b0      	push	{r4, r5, r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	0002      	movs	r2, r0
 8002c50:	1dfb      	adds	r3, r7, #7
 8002c52:	701a      	strb	r2, [r3, #0]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 8002c54:	1dfb      	adds	r3, r7, #7
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <SD_disk_initialize+0x18>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0f2      	b.n	8002e46 <SD_disk_initialize+0x1fe>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8002c60:	4b7b      	ldr	r3, [pc, #492]	; (8002e50 <SD_disk_initialize+0x208>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	001a      	movs	r2, r3
 8002c68:	2302      	movs	r3, #2
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d003      	beq.n	8002c76 <SD_disk_initialize+0x2e>
 8002c6e:	4b78      	ldr	r3, [pc, #480]	; (8002e50 <SD_disk_initialize+0x208>)
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	e0e7      	b.n	8002e46 <SD_disk_initialize+0x1fe>
  /* power on */
  SD_PowerOn();
 8002c76:	f7ff fe97 	bl	80029a8 <SD_PowerOn>
  /* slave select */
  SELECT();
 8002c7a:	f7ff fdf9 	bl	8002870 <SELECT>
  /* check disk type */
  type = 0;
 8002c7e:	230e      	movs	r3, #14
 8002c80:	18fb      	adds	r3, r7, r3
 8002c82:	2200      	movs	r2, #0
 8002c84:	701a      	strb	r2, [r3, #0]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 8002c86:	2100      	movs	r1, #0
 8002c88:	2040      	movs	r0, #64	; 0x40
 8002c8a:	f7ff ff70 	bl	8002b6e <SD_SendCmd>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d000      	beq.n	8002c96 <SD_disk_initialize+0x4e>
 8002c94:	e0bc      	b.n	8002e10 <SD_disk_initialize+0x1c8>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8002c96:	4b6f      	ldr	r3, [pc, #444]	; (8002e54 <SD_disk_initialize+0x20c>)
 8002c98:	22fa      	movs	r2, #250	; 0xfa
 8002c9a:	0092      	lsls	r2, r2, #2
 8002c9c:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8002c9e:	23d5      	movs	r3, #213	; 0xd5
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	0019      	movs	r1, r3
 8002ca4:	2048      	movs	r0, #72	; 0x48
 8002ca6:	f7ff ff62 	bl	8002b6e <SD_SendCmd>
 8002caa:	0003      	movs	r3, r0
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d000      	beq.n	8002cb2 <SD_disk_initialize+0x6a>
 8002cb0:	e06b      	b.n	8002d8a <SD_disk_initialize+0x142>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 8002cb2:	230f      	movs	r3, #15
 8002cb4:	18fb      	adds	r3, r7, r3
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
 8002cba:	e00e      	b.n	8002cda <SD_disk_initialize+0x92>
      {
        ocr[n] = SPI_RxByte();
 8002cbc:	250f      	movs	r5, #15
 8002cbe:	197b      	adds	r3, r7, r5
 8002cc0:	781c      	ldrb	r4, [r3, #0]
 8002cc2:	f7ff fe29 	bl	8002918 <SPI_RxByte>
 8002cc6:	0003      	movs	r3, r0
 8002cc8:	001a      	movs	r2, r3
 8002cca:	2308      	movs	r3, #8
 8002ccc:	18fb      	adds	r3, r7, r3
 8002cce:	551a      	strb	r2, [r3, r4]
      for (n = 0; n < 4; n++)
 8002cd0:	197b      	adds	r3, r7, r5
 8002cd2:	781a      	ldrb	r2, [r3, #0]
 8002cd4:	197b      	adds	r3, r7, r5
 8002cd6:	3201      	adds	r2, #1
 8002cd8:	701a      	strb	r2, [r3, #0]
 8002cda:	230f      	movs	r3, #15
 8002cdc:	18fb      	adds	r3, r7, r3
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	d9eb      	bls.n	8002cbc <SD_disk_initialize+0x74>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8002ce4:	2208      	movs	r2, #8
 8002ce6:	18bb      	adds	r3, r7, r2
 8002ce8:	789b      	ldrb	r3, [r3, #2]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d000      	beq.n	8002cf0 <SD_disk_initialize+0xa8>
 8002cee:	e08f      	b.n	8002e10 <SD_disk_initialize+0x1c8>
 8002cf0:	18bb      	adds	r3, r7, r2
 8002cf2:	78db      	ldrb	r3, [r3, #3]
 8002cf4:	2baa      	cmp	r3, #170	; 0xaa
 8002cf6:	d000      	beq.n	8002cfa <SD_disk_initialize+0xb2>
 8002cf8:	e08a      	b.n	8002e10 <SD_disk_initialize+0x1c8>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	2077      	movs	r0, #119	; 0x77
 8002cfe:	f7ff ff36 	bl	8002b6e <SD_SendCmd>
 8002d02:	0003      	movs	r3, r0
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d807      	bhi.n	8002d18 <SD_disk_initialize+0xd0>
 8002d08:	2380      	movs	r3, #128	; 0x80
 8002d0a:	05db      	lsls	r3, r3, #23
 8002d0c:	0019      	movs	r1, r3
 8002d0e:	2069      	movs	r0, #105	; 0x69
 8002d10:	f7ff ff2d 	bl	8002b6e <SD_SendCmd>
 8002d14:	1e03      	subs	r3, r0, #0
 8002d16:	d004      	beq.n	8002d22 <SD_disk_initialize+0xda>
        } while (Timer1);
 8002d18:	4b4e      	ldr	r3, [pc, #312]	; (8002e54 <SD_disk_initialize+0x20c>)
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1ec      	bne.n	8002cfa <SD_disk_initialize+0xb2>
 8002d20:	e000      	b.n	8002d24 <SD_disk_initialize+0xdc>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002d22:	46c0      	nop			; (mov r8, r8)
        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8002d24:	4b4b      	ldr	r3, [pc, #300]	; (8002e54 <SD_disk_initialize+0x20c>)
 8002d26:	881b      	ldrh	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d100      	bne.n	8002d2e <SD_disk_initialize+0xe6>
 8002d2c:	e070      	b.n	8002e10 <SD_disk_initialize+0x1c8>
 8002d2e:	2100      	movs	r1, #0
 8002d30:	207a      	movs	r0, #122	; 0x7a
 8002d32:	f7ff ff1c 	bl	8002b6e <SD_SendCmd>
 8002d36:	1e03      	subs	r3, r0, #0
 8002d38:	d000      	beq.n	8002d3c <SD_disk_initialize+0xf4>
 8002d3a:	e069      	b.n	8002e10 <SD_disk_initialize+0x1c8>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8002d3c:	230f      	movs	r3, #15
 8002d3e:	18fb      	adds	r3, r7, r3
 8002d40:	2200      	movs	r2, #0
 8002d42:	701a      	strb	r2, [r3, #0]
 8002d44:	e00e      	b.n	8002d64 <SD_disk_initialize+0x11c>
          {
            ocr[n] = SPI_RxByte();
 8002d46:	250f      	movs	r5, #15
 8002d48:	197b      	adds	r3, r7, r5
 8002d4a:	781c      	ldrb	r4, [r3, #0]
 8002d4c:	f7ff fde4 	bl	8002918 <SPI_RxByte>
 8002d50:	0003      	movs	r3, r0
 8002d52:	001a      	movs	r2, r3
 8002d54:	2308      	movs	r3, #8
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	551a      	strb	r2, [r3, r4]
          for (n = 0; n < 4; n++)
 8002d5a:	197b      	adds	r3, r7, r5
 8002d5c:	781a      	ldrb	r2, [r3, #0]
 8002d5e:	197b      	adds	r3, r7, r5
 8002d60:	3201      	adds	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]
 8002d64:	230f      	movs	r3, #15
 8002d66:	18fb      	adds	r3, r7, r3
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	2b03      	cmp	r3, #3
 8002d6c:	d9eb      	bls.n	8002d46 <SD_disk_initialize+0xfe>
          }
          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8002d6e:	2308      	movs	r3, #8
 8002d70:	18fb      	adds	r3, r7, r3
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	001a      	movs	r2, r3
 8002d76:	2340      	movs	r3, #64	; 0x40
 8002d78:	4013      	ands	r3, r2
 8002d7a:	d001      	beq.n	8002d80 <SD_disk_initialize+0x138>
 8002d7c:	220c      	movs	r2, #12
 8002d7e:	e000      	b.n	8002d82 <SD_disk_initialize+0x13a>
 8002d80:	2204      	movs	r2, #4
 8002d82:	230e      	movs	r3, #14
 8002d84:	18fb      	adds	r3, r7, r3
 8002d86:	701a      	strb	r2, [r3, #0]
 8002d88:	e042      	b.n	8002e10 <SD_disk_initialize+0x1c8>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	2077      	movs	r0, #119	; 0x77
 8002d8e:	f7ff feee 	bl	8002b6e <SD_SendCmd>
 8002d92:	0003      	movs	r3, r0
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d808      	bhi.n	8002daa <SD_disk_initialize+0x162>
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2069      	movs	r0, #105	; 0x69
 8002d9c:	f7ff fee7 	bl	8002b6e <SD_SendCmd>
 8002da0:	0003      	movs	r3, r0
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d801      	bhi.n	8002daa <SD_disk_initialize+0x162>
 8002da6:	2202      	movs	r2, #2
 8002da8:	e000      	b.n	8002dac <SD_disk_initialize+0x164>
 8002daa:	2201      	movs	r2, #1
 8002dac:	230e      	movs	r3, #14
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	701a      	strb	r2, [r3, #0]
      do
      {
        if (type == CT_SD1)
 8002db2:	230e      	movs	r3, #14
 8002db4:	18fb      	adds	r3, r7, r3
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d10d      	bne.n	8002dd8 <SD_disk_initialize+0x190>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	2077      	movs	r0, #119	; 0x77
 8002dc0:	f7ff fed5 	bl	8002b6e <SD_SendCmd>
 8002dc4:	0003      	movs	r3, r0
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d80c      	bhi.n	8002de4 <SD_disk_initialize+0x19c>
 8002dca:	2100      	movs	r1, #0
 8002dcc:	2069      	movs	r0, #105	; 0x69
 8002dce:	f7ff fece 	bl	8002b6e <SD_SendCmd>
 8002dd2:	1e03      	subs	r3, r0, #0
 8002dd4:	d106      	bne.n	8002de4 <SD_disk_initialize+0x19c>
 8002dd6:	e00b      	b.n	8002df0 <SD_disk_initialize+0x1a8>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002dd8:	2100      	movs	r1, #0
 8002dda:	2041      	movs	r0, #65	; 0x41
 8002ddc:	f7ff fec7 	bl	8002b6e <SD_SendCmd>
 8002de0:	1e03      	subs	r3, r0, #0
 8002de2:	d004      	beq.n	8002dee <SD_disk_initialize+0x1a6>
        }
      } while (Timer1);
 8002de4:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <SD_disk_initialize+0x20c>)
 8002de6:	881b      	ldrh	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1e2      	bne.n	8002db2 <SD_disk_initialize+0x16a>
 8002dec:	e000      	b.n	8002df0 <SD_disk_initialize+0x1a8>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002dee:	46c0      	nop			; (mov r8, r8)
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8002df0:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <SD_disk_initialize+0x20c>)
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <SD_disk_initialize+0x1c0>
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	0019      	movs	r1, r3
 8002dfe:	2050      	movs	r0, #80	; 0x50
 8002e00:	f7ff feb5 	bl	8002b6e <SD_SendCmd>
 8002e04:	1e03      	subs	r3, r0, #0
 8002e06:	d003      	beq.n	8002e10 <SD_disk_initialize+0x1c8>
 8002e08:	230e      	movs	r3, #14
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
    }
  }
  CardType = type;
 8002e10:	4b11      	ldr	r3, [pc, #68]	; (8002e58 <SD_disk_initialize+0x210>)
 8002e12:	240e      	movs	r4, #14
 8002e14:	193a      	adds	r2, r7, r4
 8002e16:	7812      	ldrb	r2, [r2, #0]
 8002e18:	701a      	strb	r2, [r3, #0]
  /* Idle */
  DESELECT();
 8002e1a:	f7ff fd38 	bl	800288e <DESELECT>
  SPI_RxByte();
 8002e1e:	f7ff fd7b 	bl	8002918 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8002e22:	193b      	adds	r3, r7, r4
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d008      	beq.n	8002e3c <SD_disk_initialize+0x1f4>
  {
    Stat &= ~STA_NOINIT;
 8002e2a:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <SD_disk_initialize+0x208>)
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2201      	movs	r2, #1
 8002e32:	4393      	bics	r3, r2
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <SD_disk_initialize+0x208>)
 8002e38:	701a      	strb	r2, [r3, #0]
 8002e3a:	e001      	b.n	8002e40 <SD_disk_initialize+0x1f8>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8002e3c:	f7ff fdfc 	bl	8002a38 <SD_PowerOff>
  }
  return Stat;
 8002e40:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <SD_disk_initialize+0x208>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	b2db      	uxtb	r3, r3
}
 8002e46:	0018      	movs	r0, r3
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b004      	add	sp, #16
 8002e4c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	20000000 	.word	0x20000000
 8002e54:	20000208 	.word	0x20000208
 8002e58:	2000020c 	.word	0x2000020c

08002e5c <SD_disk_status>:
/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	0002      	movs	r2, r0
 8002e64:	1dfb      	adds	r3, r7, #7
 8002e66:	701a      	strb	r2, [r3, #0]
  if (drv) return STA_NOINIT;
 8002e68:	1dfb      	adds	r3, r7, #7
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <SD_disk_status+0x18>
 8002e70:	2301      	movs	r3, #1
 8002e72:	e002      	b.n	8002e7a <SD_disk_status+0x1e>
  return Stat;
 8002e74:	4b03      	ldr	r3, [pc, #12]	; (8002e84 <SD_disk_status+0x28>)
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	b2db      	uxtb	r3, r3
}
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	b002      	add	sp, #8
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	46c0      	nop			; (mov r8, r8)
 8002e84:	20000000 	.word	0x20000000

08002e88 <SD_disk_read>:
/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	210f      	movs	r1, #15
 8002e96:	187b      	adds	r3, r7, r1
 8002e98:	1c02      	adds	r2, r0, #0
 8002e9a:	701a      	strb	r2, [r3, #0]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8002e9c:	187b      	adds	r3, r7, r1
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d102      	bne.n	8002eaa <SD_disk_read+0x22>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <SD_disk_read+0x26>
 8002eaa:	2304      	movs	r3, #4
 8002eac:	e053      	b.n	8002f56 <SD_disk_read+0xce>
  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002eae:	4b2c      	ldr	r3, [pc, #176]	; (8002f60 <SD_disk_read+0xd8>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	001a      	movs	r2, r3
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	4013      	ands	r3, r2
 8002eba:	d001      	beq.n	8002ec0 <SD_disk_read+0x38>
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e04a      	b.n	8002f56 <SD_disk_read+0xce>
  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8002ec0:	4b28      	ldr	r3, [pc, #160]	; (8002f64 <SD_disk_read+0xdc>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	001a      	movs	r2, r3
 8002ec6:	2304      	movs	r3, #4
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d102      	bne.n	8002ed2 <SD_disk_read+0x4a>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	025b      	lsls	r3, r3, #9
 8002ed0:	607b      	str	r3, [r7, #4]
  SELECT();
 8002ed2:	f7ff fccd 	bl	8002870 <SELECT>
  if (count == 1)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d112      	bne.n	8002f02 <SD_disk_read+0x7a>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	0019      	movs	r1, r3
 8002ee0:	2051      	movs	r0, #81	; 0x51
 8002ee2:	f7ff fe44 	bl	8002b6e <SD_SendCmd>
 8002ee6:	1e03      	subs	r3, r0, #0
 8002ee8:	d12d      	bne.n	8002f46 <SD_disk_read+0xbe>
 8002eea:	2380      	movs	r3, #128	; 0x80
 8002eec:	009a      	lsls	r2, r3, #2
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	0011      	movs	r1, r2
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f7ff fdb4 	bl	8002a60 <SD_RxDataBlock>
 8002ef8:	1e03      	subs	r3, r0, #0
 8002efa:	d024      	beq.n	8002f46 <SD_disk_read+0xbe>
 8002efc:	2300      	movs	r3, #0
 8002efe:	603b      	str	r3, [r7, #0]
 8002f00:	e021      	b.n	8002f46 <SD_disk_read+0xbe>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	0019      	movs	r1, r3
 8002f06:	2052      	movs	r0, #82	; 0x52
 8002f08:	f7ff fe31 	bl	8002b6e <SD_SendCmd>
 8002f0c:	1e03      	subs	r3, r0, #0
 8002f0e:	d11a      	bne.n	8002f46 <SD_disk_read+0xbe>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8002f10:	2380      	movs	r3, #128	; 0x80
 8002f12:	009a      	lsls	r2, r3, #2
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	0011      	movs	r1, r2
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7ff fda1 	bl	8002a60 <SD_RxDataBlock>
 8002f1e:	1e03      	subs	r3, r0, #0
 8002f20:	d00c      	beq.n	8002f3c <SD_disk_read+0xb4>
        buff += 512;
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2280      	movs	r2, #128	; 0x80
 8002f26:	0092      	lsls	r2, r2, #2
 8002f28:	4694      	mov	ip, r2
 8002f2a:	4463      	add	r3, ip
 8002f2c:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1ea      	bne.n	8002f10 <SD_disk_read+0x88>
 8002f3a:	e000      	b.n	8002f3e <SD_disk_read+0xb6>
        if (!SD_RxDataBlock(buff, 512)) break;
 8002f3c:	46c0      	nop			; (mov r8, r8)
      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8002f3e:	2100      	movs	r1, #0
 8002f40:	204c      	movs	r0, #76	; 0x4c
 8002f42:	f7ff fe14 	bl	8002b6e <SD_SendCmd>
    }
  }
  /* Idle */
  DESELECT();
 8002f46:	f7ff fca2 	bl	800288e <DESELECT>
  SPI_RxByte();
 8002f4a:	f7ff fce5 	bl	8002918 <SPI_RxByte>
  return count ? RES_ERROR : RES_OK;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	1e5a      	subs	r2, r3, #1
 8002f52:	4193      	sbcs	r3, r2
 8002f54:	b2db      	uxtb	r3, r3
}
 8002f56:	0018      	movs	r0, r3
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b004      	add	sp, #16
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	20000000 	.word	0x20000000
 8002f64:	2000020c 	.word	0x2000020c

08002f68 <SD_disk_write>:
/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60b9      	str	r1, [r7, #8]
 8002f70:	607a      	str	r2, [r7, #4]
 8002f72:	603b      	str	r3, [r7, #0]
 8002f74:	210f      	movs	r1, #15
 8002f76:	187b      	adds	r3, r7, r1
 8002f78:	1c02      	adds	r2, r0, #0
 8002f7a:	701a      	strb	r2, [r3, #0]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8002f7c:	187b      	adds	r3, r7, r1
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d102      	bne.n	8002f8a <SD_disk_write+0x22>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <SD_disk_write+0x26>
 8002f8a:	2304      	movs	r3, #4
 8002f8c:	e06b      	b.n	8003066 <SD_disk_write+0xfe>
  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002f8e:	4b38      	ldr	r3, [pc, #224]	; (8003070 <SD_disk_write+0x108>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	001a      	movs	r2, r3
 8002f96:	2301      	movs	r3, #1
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d001      	beq.n	8002fa0 <SD_disk_write+0x38>
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e062      	b.n	8003066 <SD_disk_write+0xfe>
  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8002fa0:	4b33      	ldr	r3, [pc, #204]	; (8003070 <SD_disk_write+0x108>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	001a      	movs	r2, r3
 8002fa8:	2304      	movs	r3, #4
 8002faa:	4013      	ands	r3, r2
 8002fac:	d001      	beq.n	8002fb2 <SD_disk_write+0x4a>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e059      	b.n	8003066 <SD_disk_write+0xfe>
  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8002fb2:	4b30      	ldr	r3, [pc, #192]	; (8003074 <SD_disk_write+0x10c>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	001a      	movs	r2, r3
 8002fb8:	2304      	movs	r3, #4
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d102      	bne.n	8002fc4 <SD_disk_write+0x5c>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	025b      	lsls	r3, r3, #9
 8002fc2:	607b      	str	r3, [r7, #4]
  SELECT();
 8002fc4:	f7ff fc54 	bl	8002870 <SELECT>
  if (count == 1)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d110      	bne.n	8002ff0 <SD_disk_write+0x88>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	0019      	movs	r1, r3
 8002fd2:	2058      	movs	r0, #88	; 0x58
 8002fd4:	f7ff fdcb 	bl	8002b6e <SD_SendCmd>
 8002fd8:	1e03      	subs	r3, r0, #0
 8002fda:	d13c      	bne.n	8003056 <SD_disk_write+0xee>
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	21fe      	movs	r1, #254	; 0xfe
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f7ff fd71 	bl	8002ac8 <SD_TxDataBlock>
 8002fe6:	1e03      	subs	r3, r0, #0
 8002fe8:	d035      	beq.n	8003056 <SD_disk_write+0xee>
      count = 0;
 8002fea:	2300      	movs	r3, #0
 8002fec:	603b      	str	r3, [r7, #0]
 8002fee:	e032      	b.n	8003056 <SD_disk_write+0xee>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 8002ff0:	4b20      	ldr	r3, [pc, #128]	; (8003074 <SD_disk_write+0x10c>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	001a      	movs	r2, r3
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d008      	beq.n	800300e <SD_disk_write+0xa6>
    {
      SD_SendCmd(CMD55, 0);
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	2077      	movs	r0, #119	; 0x77
 8003000:	f7ff fdb5 	bl	8002b6e <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	0019      	movs	r1, r3
 8003008:	2057      	movs	r0, #87	; 0x57
 800300a:	f7ff fdb0 	bl	8002b6e <SD_SendCmd>
    }
    if (SD_SendCmd(CMD25, sector) == 0)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0019      	movs	r1, r3
 8003012:	2059      	movs	r0, #89	; 0x59
 8003014:	f7ff fdab 	bl	8002b6e <SD_SendCmd>
 8003018:	1e03      	subs	r3, r0, #0
 800301a:	d11c      	bne.n	8003056 <SD_disk_write+0xee>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	21fc      	movs	r1, #252	; 0xfc
 8003020:	0018      	movs	r0, r3
 8003022:	f7ff fd51 	bl	8002ac8 <SD_TxDataBlock>
 8003026:	1e03      	subs	r3, r0, #0
 8003028:	d00c      	beq.n	8003044 <SD_disk_write+0xdc>
        buff += 512;
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2280      	movs	r2, #128	; 0x80
 800302e:	0092      	lsls	r2, r2, #2
 8003030:	4694      	mov	ip, r2
 8003032:	4463      	add	r3, ip
 8003034:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	3b01      	subs	r3, #1
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1ec      	bne.n	800301c <SD_disk_write+0xb4>
 8003042:	e000      	b.n	8003046 <SD_disk_write+0xde>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8003044:	46c0      	nop			; (mov r8, r8)
      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 8003046:	21fd      	movs	r1, #253	; 0xfd
 8003048:	2000      	movs	r0, #0
 800304a:	f7ff fd3d 	bl	8002ac8 <SD_TxDataBlock>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d101      	bne.n	8003056 <SD_disk_write+0xee>
      {
        count = 1;
 8003052:	2301      	movs	r3, #1
 8003054:	603b      	str	r3, [r7, #0]
      }
    }
  }
  /* Idle */
  DESELECT();
 8003056:	f7ff fc1a 	bl	800288e <DESELECT>
  SPI_RxByte();
 800305a:	f7ff fc5d 	bl	8002918 <SPI_RxByte>
  return count ? RES_ERROR : RES_OK;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	1e5a      	subs	r2, r3, #1
 8003062:	4193      	sbcs	r3, r2
 8003064:	b2db      	uxtb	r3, r3
}
 8003066:	0018      	movs	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	b004      	add	sp, #16
 800306c:	bd80      	pop	{r7, pc}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	20000000 	.word	0x20000000
 8003074:	2000020c 	.word	0x2000020c

08003078 <SD_disk_ioctl>:
#endif /* _USE_WRITE */
/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8003078:	b590      	push	{r4, r7, lr}
 800307a:	b08b      	sub	sp, #44	; 0x2c
 800307c:	af00      	add	r7, sp, #0
 800307e:	603a      	str	r2, [r7, #0]
 8003080:	1dfb      	adds	r3, r7, #7
 8003082:	1c02      	adds	r2, r0, #0
 8003084:	701a      	strb	r2, [r3, #0]
 8003086:	1dbb      	adds	r3, r7, #6
 8003088:	1c0a      	adds	r2, r1, #0
 800308a:	701a      	strb	r2, [r3, #0]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	623b      	str	r3, [r7, #32]
  WORD csize;
  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 8003090:	1dfb      	adds	r3, r7, #7
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <SD_disk_ioctl+0x24>
 8003098:	2304      	movs	r3, #4
 800309a:	e11b      	b.n	80032d4 <SD_disk_ioctl+0x25c>
  res = RES_ERROR;
 800309c:	2327      	movs	r3, #39	; 0x27
 800309e:	18fb      	adds	r3, r7, r3
 80030a0:	2201      	movs	r2, #1
 80030a2:	701a      	strb	r2, [r3, #0]
  if (ctrl == CTRL_POWER)
 80030a4:	1dbb      	adds	r3, r7, #6
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	2b05      	cmp	r3, #5
 80030aa:	d127      	bne.n	80030fc <SD_disk_ioctl+0x84>
  {
    switch (*ptr)
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d013      	beq.n	80030dc <SD_disk_ioctl+0x64>
 80030b4:	dc1d      	bgt.n	80030f2 <SD_disk_ioctl+0x7a>
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <SD_disk_ioctl+0x48>
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d007      	beq.n	80030ce <SD_disk_ioctl+0x56>
 80030be:	e018      	b.n	80030f2 <SD_disk_ioctl+0x7a>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 80030c0:	f7ff fcba 	bl	8002a38 <SD_PowerOff>
      res = RES_OK;
 80030c4:	2327      	movs	r3, #39	; 0x27
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	2200      	movs	r2, #0
 80030ca:	701a      	strb	r2, [r3, #0]
      break;
 80030cc:	e0ff      	b.n	80032ce <SD_disk_ioctl+0x256>
    case 1:
      SD_PowerOn();   /* Power On */
 80030ce:	f7ff fc6b 	bl	80029a8 <SD_PowerOn>
      res = RES_OK;
 80030d2:	2327      	movs	r3, #39	; 0x27
 80030d4:	18fb      	adds	r3, r7, r3
 80030d6:	2200      	movs	r2, #0
 80030d8:	701a      	strb	r2, [r3, #0]
      break;
 80030da:	e0f8      	b.n	80032ce <SD_disk_ioctl+0x256>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 80030dc:	6a3b      	ldr	r3, [r7, #32]
 80030de:	1c5c      	adds	r4, r3, #1
 80030e0:	f7ff fcb4 	bl	8002a4c <SD_CheckPower>
 80030e4:	0003      	movs	r3, r0
 80030e6:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 80030e8:	2327      	movs	r3, #39	; 0x27
 80030ea:	18fb      	adds	r3, r7, r3
 80030ec:	2200      	movs	r2, #0
 80030ee:	701a      	strb	r2, [r3, #0]
      break;
 80030f0:	e0ed      	b.n	80032ce <SD_disk_ioctl+0x256>
    default:
      res = RES_PARERR;
 80030f2:	2327      	movs	r3, #39	; 0x27
 80030f4:	18fb      	adds	r3, r7, r3
 80030f6:	2204      	movs	r2, #4
 80030f8:	701a      	strb	r2, [r3, #0]
 80030fa:	e0e8      	b.n	80032ce <SD_disk_ioctl+0x256>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 80030fc:	4b77      	ldr	r3, [pc, #476]	; (80032dc <SD_disk_ioctl+0x264>)
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	001a      	movs	r2, r3
 8003104:	2301      	movs	r3, #1
 8003106:	4013      	ands	r3, r2
 8003108:	d001      	beq.n	800310e <SD_disk_ioctl+0x96>
 800310a:	2303      	movs	r3, #3
 800310c:	e0e2      	b.n	80032d4 <SD_disk_ioctl+0x25c>
    SELECT();
 800310e:	f7ff fbaf 	bl	8002870 <SELECT>
    switch (ctrl)
 8003112:	1dbb      	adds	r3, r7, #6
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	2b0d      	cmp	r3, #13
 8003118:	d900      	bls.n	800311c <SD_disk_ioctl+0xa4>
 800311a:	e0c8      	b.n	80032ae <SD_disk_ioctl+0x236>
 800311c:	009a      	lsls	r2, r3, #2
 800311e:	4b70      	ldr	r3, [pc, #448]	; (80032e0 <SD_disk_ioctl+0x268>)
 8003120:	18d3      	adds	r3, r2, r3
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	469f      	mov	pc, r3
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8003126:	2100      	movs	r1, #0
 8003128:	2049      	movs	r0, #73	; 0x49
 800312a:	f7ff fd20 	bl	8002b6e <SD_SendCmd>
 800312e:	1e03      	subs	r3, r0, #0
 8003130:	d000      	beq.n	8003134 <SD_disk_ioctl+0xbc>
 8003132:	e0c1      	b.n	80032b8 <SD_disk_ioctl+0x240>
 8003134:	240c      	movs	r4, #12
 8003136:	193b      	adds	r3, r7, r4
 8003138:	2110      	movs	r1, #16
 800313a:	0018      	movs	r0, r3
 800313c:	f7ff fc90 	bl	8002a60 <SD_RxDataBlock>
 8003140:	1e03      	subs	r3, r0, #0
 8003142:	d100      	bne.n	8003146 <SD_disk_ioctl+0xce>
 8003144:	e0b8      	b.n	80032b8 <SD_disk_ioctl+0x240>
      {
        if ((csd[0] >> 6) == 1)
 8003146:	0022      	movs	r2, r4
 8003148:	18bb      	adds	r3, r7, r2
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	099b      	lsrs	r3, r3, #6
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b01      	cmp	r3, #1
 8003152:	d114      	bne.n	800317e <SD_disk_ioctl+0x106>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8003154:	0011      	movs	r1, r2
 8003156:	18bb      	adds	r3, r7, r2
 8003158:	7a5b      	ldrb	r3, [r3, #9]
 800315a:	b29a      	uxth	r2, r3
 800315c:	187b      	adds	r3, r7, r1
 800315e:	7a1b      	ldrb	r3, [r3, #8]
 8003160:	b29b      	uxth	r3, r3
 8003162:	021b      	lsls	r3, r3, #8
 8003164:	b29b      	uxth	r3, r3
 8003166:	18d3      	adds	r3, r2, r3
 8003168:	b29a      	uxth	r2, r3
 800316a:	211e      	movs	r1, #30
 800316c:	187b      	adds	r3, r7, r1
 800316e:	3201      	adds	r2, #1
 8003170:	801a      	strh	r2, [r3, #0]
          *(DWORD*) buff = (DWORD) csize << 10;
 8003172:	187b      	adds	r3, r7, r1
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	029a      	lsls	r2, r3, #10
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e03a      	b.n	80031f4 <SD_disk_ioctl+0x17c>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800317e:	200c      	movs	r0, #12
 8003180:	183b      	adds	r3, r7, r0
 8003182:	795b      	ldrb	r3, [r3, #5]
 8003184:	220f      	movs	r2, #15
 8003186:	4013      	ands	r3, r2
 8003188:	b2da      	uxtb	r2, r3
 800318a:	183b      	adds	r3, r7, r0
 800318c:	7a9b      	ldrb	r3, [r3, #10]
 800318e:	09db      	lsrs	r3, r3, #7
 8003190:	b2db      	uxtb	r3, r3
 8003192:	18d3      	adds	r3, r2, r3
 8003194:	b2da      	uxtb	r2, r3
 8003196:	183b      	adds	r3, r7, r0
 8003198:	7a5b      	ldrb	r3, [r3, #9]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2106      	movs	r1, #6
 80031a0:	400b      	ands	r3, r1
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	18d3      	adds	r3, r2, r3
 80031a6:	b2da      	uxtb	r2, r3
 80031a8:	2426      	movs	r4, #38	; 0x26
 80031aa:	193b      	adds	r3, r7, r4
 80031ac:	3202      	adds	r2, #2
 80031ae:	701a      	strb	r2, [r3, #0]
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80031b0:	183b      	adds	r3, r7, r0
 80031b2:	7a1b      	ldrb	r3, [r3, #8]
 80031b4:	099b      	lsrs	r3, r3, #6
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	183b      	adds	r3, r7, r0
 80031bc:	79db      	ldrb	r3, [r3, #7]
 80031be:	b29b      	uxth	r3, r3
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	18d3      	adds	r3, r2, r3
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	183b      	adds	r3, r7, r0
 80031ca:	799b      	ldrb	r3, [r3, #6]
 80031cc:	029b      	lsls	r3, r3, #10
 80031ce:	b299      	uxth	r1, r3
 80031d0:	23c0      	movs	r3, #192	; 0xc0
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	400b      	ands	r3, r1
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	18d3      	adds	r3, r2, r3
 80031da:	b29a      	uxth	r2, r3
 80031dc:	211e      	movs	r1, #30
 80031de:	187b      	adds	r3, r7, r1
 80031e0:	3201      	adds	r2, #1
 80031e2:	801a      	strh	r2, [r3, #0]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80031e4:	187b      	adds	r3, r7, r1
 80031e6:	881a      	ldrh	r2, [r3, #0]
 80031e8:	193b      	adds	r3, r7, r4
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	3b09      	subs	r3, #9
 80031ee:	409a      	lsls	r2, r3
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 80031f4:	2327      	movs	r3, #39	; 0x27
 80031f6:	18fb      	adds	r3, r7, r3
 80031f8:	2200      	movs	r2, #0
 80031fa:	701a      	strb	r2, [r3, #0]
      }
      break;
 80031fc:	e05c      	b.n	80032b8 <SD_disk_ioctl+0x240>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2280      	movs	r2, #128	; 0x80
 8003202:	0092      	lsls	r2, r2, #2
 8003204:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8003206:	2327      	movs	r3, #39	; 0x27
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	2200      	movs	r2, #0
 800320c:	701a      	strb	r2, [r3, #0]
      break;
 800320e:	e05a      	b.n	80032c6 <SD_disk_ioctl+0x24e>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8003210:	f7ff fbae 	bl	8002970 <SD_ReadyWait>
 8003214:	0003      	movs	r3, r0
 8003216:	2bff      	cmp	r3, #255	; 0xff
 8003218:	d150      	bne.n	80032bc <SD_disk_ioctl+0x244>
 800321a:	2327      	movs	r3, #39	; 0x27
 800321c:	18fb      	adds	r3, r7, r3
 800321e:	2200      	movs	r2, #0
 8003220:	701a      	strb	r2, [r3, #0]
      break;
 8003222:	e04b      	b.n	80032bc <SD_disk_ioctl+0x244>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003224:	2100      	movs	r1, #0
 8003226:	2049      	movs	r0, #73	; 0x49
 8003228:	f7ff fca1 	bl	8002b6e <SD_SendCmd>
 800322c:	1e03      	subs	r3, r0, #0
 800322e:	d147      	bne.n	80032c0 <SD_disk_ioctl+0x248>
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	2110      	movs	r1, #16
 8003234:	0018      	movs	r0, r3
 8003236:	f7ff fc13 	bl	8002a60 <SD_RxDataBlock>
 800323a:	1e03      	subs	r3, r0, #0
 800323c:	d040      	beq.n	80032c0 <SD_disk_ioctl+0x248>
 800323e:	2327      	movs	r3, #39	; 0x27
 8003240:	18fb      	adds	r3, r7, r3
 8003242:	2200      	movs	r2, #0
 8003244:	701a      	strb	r2, [r3, #0]
      break;
 8003246:	e03b      	b.n	80032c0 <SD_disk_ioctl+0x248>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003248:	2100      	movs	r1, #0
 800324a:	204a      	movs	r0, #74	; 0x4a
 800324c:	f7ff fc8f 	bl	8002b6e <SD_SendCmd>
 8003250:	1e03      	subs	r3, r0, #0
 8003252:	d137      	bne.n	80032c4 <SD_disk_ioctl+0x24c>
 8003254:	6a3b      	ldr	r3, [r7, #32]
 8003256:	2110      	movs	r1, #16
 8003258:	0018      	movs	r0, r3
 800325a:	f7ff fc01 	bl	8002a60 <SD_RxDataBlock>
 800325e:	1e03      	subs	r3, r0, #0
 8003260:	d030      	beq.n	80032c4 <SD_disk_ioctl+0x24c>
 8003262:	2327      	movs	r3, #39	; 0x27
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	2200      	movs	r2, #0
 8003268:	701a      	strb	r2, [r3, #0]
      break;
 800326a:	e02b      	b.n	80032c4 <SD_disk_ioctl+0x24c>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 800326c:	2100      	movs	r1, #0
 800326e:	207a      	movs	r0, #122	; 0x7a
 8003270:	f7ff fc7d 	bl	8002b6e <SD_SendCmd>
 8003274:	1e03      	subs	r3, r0, #0
 8003276:	d11a      	bne.n	80032ae <SD_disk_ioctl+0x236>
      {
        for (n = 0; n < 4; n++)
 8003278:	2326      	movs	r3, #38	; 0x26
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	2200      	movs	r2, #0
 800327e:	701a      	strb	r2, [r3, #0]
 8003280:	e00c      	b.n	800329c <SD_disk_ioctl+0x224>
        {
          *ptr++ = SPI_RxByte();
 8003282:	6a3c      	ldr	r4, [r7, #32]
 8003284:	1c63      	adds	r3, r4, #1
 8003286:	623b      	str	r3, [r7, #32]
 8003288:	f7ff fb46 	bl	8002918 <SPI_RxByte>
 800328c:	0003      	movs	r3, r0
 800328e:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8003290:	2126      	movs	r1, #38	; 0x26
 8003292:	187b      	adds	r3, r7, r1
 8003294:	781a      	ldrb	r2, [r3, #0]
 8003296:	187b      	adds	r3, r7, r1
 8003298:	3201      	adds	r2, #1
 800329a:	701a      	strb	r2, [r3, #0]
 800329c:	2326      	movs	r3, #38	; 0x26
 800329e:	18fb      	adds	r3, r7, r3
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d9ed      	bls.n	8003282 <SD_disk_ioctl+0x20a>
        }
        res = RES_OK;
 80032a6:	2327      	movs	r3, #39	; 0x27
 80032a8:	18fb      	adds	r3, r7, r3
 80032aa:	2200      	movs	r2, #0
 80032ac:	701a      	strb	r2, [r3, #0]
      }
    default:
      res = RES_PARERR;
 80032ae:	2327      	movs	r3, #39	; 0x27
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	2204      	movs	r2, #4
 80032b4:	701a      	strb	r2, [r3, #0]
 80032b6:	e006      	b.n	80032c6 <SD_disk_ioctl+0x24e>
      break;
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	e004      	b.n	80032c6 <SD_disk_ioctl+0x24e>
      break;
 80032bc:	46c0      	nop			; (mov r8, r8)
 80032be:	e002      	b.n	80032c6 <SD_disk_ioctl+0x24e>
      break;
 80032c0:	46c0      	nop			; (mov r8, r8)
 80032c2:	e000      	b.n	80032c6 <SD_disk_ioctl+0x24e>
      break;
 80032c4:	46c0      	nop			; (mov r8, r8)
    }
    DESELECT();
 80032c6:	f7ff fae2 	bl	800288e <DESELECT>
    SPI_RxByte();
 80032ca:	f7ff fb25 	bl	8002918 <SPI_RxByte>
  }
  return res;
 80032ce:	2327      	movs	r3, #39	; 0x27
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	781b      	ldrb	r3, [r3, #0]
}
 80032d4:	0018      	movs	r0, r3
 80032d6:	46bd      	mov	sp, r7
 80032d8:	b00b      	add	sp, #44	; 0x2c
 80032da:	bd90      	pop	{r4, r7, pc}
 80032dc:	20000000 	.word	0x20000000
 80032e0:	0800a410 	.word	0x0800a410

080032e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032ea:	f000 fbe7 	bl	8003abc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032ee:	f000 f851 	bl	8003394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032f2:	f000 f96d 	bl	80035d0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80032f6:	f000 f933 	bl	8003560 <MX_SPI1_Init>
  MX_FATFS_Init();
 80032fa:	f002 faab 	bl	8005854 <MX_FATFS_Init>
  MX_ADC_Init();
 80032fe:	f000 f89d 	bl	800343c <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  start_time_ms = HAL_GetTick();
 8003302:	f000 fc41 	bl	8003b88 <HAL_GetTick>
 8003306:	0002      	movs	r2, r0
 8003308:	4b1e      	ldr	r3, [pc, #120]	; (8003384 <main+0xa0>)
 800330a:	601a      	str	r2, [r3, #0]
  while (1)
  {



	  if (HAL_GPIO_ReadPin(SD_CardDetect_Input_GPIO_Port, SD_CardDetect_Input_Pin) == GPIO_PIN_SET)
 800330c:	23a0      	movs	r3, #160	; 0xa0
 800330e:	05db      	lsls	r3, r3, #23
 8003310:	2101      	movs	r1, #1
 8003312:	0018      	movs	r0, r3
 8003314:	f001 f874 	bl	8004400 <HAL_GPIO_ReadPin>
 8003318:	0003      	movs	r3, r0
 800331a:	2b01      	cmp	r3, #1
 800331c:	d129      	bne.n	8003372 <main+0x8e>
	 		  {
	 			  HAL_GPIO_WritePin(SD_CardDetect_Output_GPIO_Port, SD_CardDetect_Output_Pin, GPIO_PIN_SET);
 800331e:	23a0      	movs	r3, #160	; 0xa0
 8003320:	05db      	lsls	r3, r3, #23
 8003322:	2201      	movs	r2, #1
 8003324:	2102      	movs	r1, #2
 8003326:	0018      	movs	r0, r3
 8003328:	f001 f887 	bl	800443a <HAL_GPIO_WritePin>
	 			  uint32_t current_time_ms = HAL_GetTick();
 800332c:	f000 fc2c 	bl	8003b88 <HAL_GetTick>
 8003330:	0003      	movs	r3, r0
 8003332:	607b      	str	r3, [r7, #4]
	 			  seconds_since_start = (current_time_ms - start_time_ms) / 1000.0f;
 8003334:	4b13      	ldr	r3, [pc, #76]	; (8003384 <main+0xa0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	0018      	movs	r0, r3
 800333e:	f7fd fb57 	bl	80009f0 <__aeabi_ui2f>
 8003342:	1c03      	adds	r3, r0, #0
 8003344:	4910      	ldr	r1, [pc, #64]	; (8003388 <main+0xa4>)
 8003346:	1c18      	adds	r0, r3, #0
 8003348:	f7fd fa38 	bl	80007bc <__aeabi_fdiv>
 800334c:	1c03      	adds	r3, r0, #0
 800334e:	1c1a      	adds	r2, r3, #0
 8003350:	4b0e      	ldr	r3, [pc, #56]	; (800338c <main+0xa8>)
 8003352:	601a      	str	r2, [r3, #0]
	 			  //process_SD_card();

	 			 if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin))
 8003354:	4b0e      	ldr	r3, [pc, #56]	; (8003390 <main+0xac>)
 8003356:	2101      	movs	r1, #1
 8003358:	0018      	movs	r0, r3
 800335a:	f001 f851 	bl	8004400 <HAL_GPIO_ReadPin>
 800335e:	1e03      	subs	r3, r0, #0
 8003360:	d0d4      	beq.n	800330c <main+0x28>
	 			 		{
	 			 			HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin, GPIO_PIN_SET);
 8003362:	2380      	movs	r3, #128	; 0x80
 8003364:	01db      	lsls	r3, r3, #7
 8003366:	480a      	ldr	r0, [pc, #40]	; (8003390 <main+0xac>)
 8003368:	2201      	movs	r2, #1
 800336a:	0019      	movs	r1, r3
 800336c:	f001 f865 	bl	800443a <HAL_GPIO_WritePin>
 8003370:	e7cc      	b.n	800330c <main+0x28>


	 		  }
	 		  else
	 		  {
	 			  HAL_GPIO_WritePin(SD_CardDetect_Output_GPIO_Port, SD_CardDetect_Output_Pin, GPIO_PIN_RESET);
 8003372:	23a0      	movs	r3, #160	; 0xa0
 8003374:	05db      	lsls	r3, r3, #23
 8003376:	2200      	movs	r2, #0
 8003378:	2102      	movs	r1, #2
 800337a:	0018      	movs	r0, r3
 800337c:	f001 f85d 	bl	800443a <HAL_GPIO_WritePin>
	  if (HAL_GPIO_ReadPin(SD_CardDetect_Input_GPIO_Port, SD_CardDetect_Input_Pin) == GPIO_PIN_SET)
 8003380:	e7c4      	b.n	800330c <main+0x28>
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	200002c8 	.word	0x200002c8
 8003388:	447a0000 	.word	0x447a0000
 800338c:	200002c4 	.word	0x200002c4
 8003390:	50000800 	.word	0x50000800

08003394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003394:	b590      	push	{r4, r7, lr}
 8003396:	b093      	sub	sp, #76	; 0x4c
 8003398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800339a:	2414      	movs	r4, #20
 800339c:	193b      	adds	r3, r7, r4
 800339e:	0018      	movs	r0, r3
 80033a0:	2334      	movs	r3, #52	; 0x34
 80033a2:	001a      	movs	r2, r3
 80033a4:	2100      	movs	r1, #0
 80033a6:	f003 faeb 	bl	8006980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033aa:	003b      	movs	r3, r7
 80033ac:	0018      	movs	r0, r3
 80033ae:	2314      	movs	r3, #20
 80033b0:	001a      	movs	r2, r3
 80033b2:	2100      	movs	r1, #0
 80033b4:	f003 fae4 	bl	8006980 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033b8:	4b1e      	ldr	r3, [pc, #120]	; (8003434 <SystemClock_Config+0xa0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a1e      	ldr	r2, [pc, #120]	; (8003438 <SystemClock_Config+0xa4>)
 80033be:	401a      	ands	r2, r3
 80033c0:	4b1c      	ldr	r3, [pc, #112]	; (8003434 <SystemClock_Config+0xa0>)
 80033c2:	2180      	movs	r1, #128	; 0x80
 80033c4:	0109      	lsls	r1, r1, #4
 80033c6:	430a      	orrs	r2, r1
 80033c8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80033ca:	0021      	movs	r1, r4
 80033cc:	187b      	adds	r3, r7, r1
 80033ce:	2210      	movs	r2, #16
 80033d0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80033d2:	187b      	adds	r3, r7, r1
 80033d4:	2201      	movs	r2, #1
 80033d6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80033d8:	187b      	adds	r3, r7, r1
 80033da:	2200      	movs	r2, #0
 80033dc:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80033de:	187b      	adds	r3, r7, r1
 80033e0:	22a0      	movs	r2, #160	; 0xa0
 80033e2:	0212      	lsls	r2, r2, #8
 80033e4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80033e6:	187b      	adds	r3, r7, r1
 80033e8:	2200      	movs	r2, #0
 80033ea:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033ec:	187b      	adds	r3, r7, r1
 80033ee:	0018      	movs	r0, r3
 80033f0:	f001 f840 	bl	8004474 <HAL_RCC_OscConfig>
 80033f4:	1e03      	subs	r3, r0, #0
 80033f6:	d001      	beq.n	80033fc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80033f8:	f000 f98f 	bl	800371a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80033fc:	003b      	movs	r3, r7
 80033fe:	220f      	movs	r2, #15
 8003400:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003402:	003b      	movs	r3, r7
 8003404:	2200      	movs	r2, #0
 8003406:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003408:	003b      	movs	r3, r7
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800340e:	003b      	movs	r3, r7
 8003410:	2200      	movs	r2, #0
 8003412:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003414:	003b      	movs	r3, r7
 8003416:	2200      	movs	r2, #0
 8003418:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800341a:	003b      	movs	r3, r7
 800341c:	2100      	movs	r1, #0
 800341e:	0018      	movs	r0, r3
 8003420:	f001 fba4 	bl	8004b6c <HAL_RCC_ClockConfig>
 8003424:	1e03      	subs	r3, r0, #0
 8003426:	d001      	beq.n	800342c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003428:	f000 f977 	bl	800371a <Error_Handler>
  }
}
 800342c:	46c0      	nop			; (mov r8, r8)
 800342e:	46bd      	mov	sp, r7
 8003430:	b013      	add	sp, #76	; 0x4c
 8003432:	bd90      	pop	{r4, r7, pc}
 8003434:	40007000 	.word	0x40007000
 8003438:	ffffe7ff 	.word	0xffffe7ff

0800343c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003442:	003b      	movs	r3, r7
 8003444:	0018      	movs	r0, r3
 8003446:	2308      	movs	r3, #8
 8003448:	001a      	movs	r2, r3
 800344a:	2100      	movs	r1, #0
 800344c:	f003 fa98 	bl	8006980 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8003450:	4b3d      	ldr	r3, [pc, #244]	; (8003548 <MX_ADC_Init+0x10c>)
 8003452:	4a3e      	ldr	r2, [pc, #248]	; (800354c <MX_ADC_Init+0x110>)
 8003454:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8003456:	4b3c      	ldr	r3, [pc, #240]	; (8003548 <MX_ADC_Init+0x10c>)
 8003458:	2200      	movs	r2, #0
 800345a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800345c:	4b3a      	ldr	r3, [pc, #232]	; (8003548 <MX_ADC_Init+0x10c>)
 800345e:	2280      	movs	r2, #128	; 0x80
 8003460:	0612      	lsls	r2, r2, #24
 8003462:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003464:	4b38      	ldr	r3, [pc, #224]	; (8003548 <MX_ADC_Init+0x10c>)
 8003466:	2200      	movs	r2, #0
 8003468:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800346a:	4b37      	ldr	r3, [pc, #220]	; (8003548 <MX_ADC_Init+0x10c>)
 800346c:	2200      	movs	r2, #0
 800346e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003470:	4b35      	ldr	r3, [pc, #212]	; (8003548 <MX_ADC_Init+0x10c>)
 8003472:	2201      	movs	r2, #1
 8003474:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003476:	4b34      	ldr	r3, [pc, #208]	; (8003548 <MX_ADC_Init+0x10c>)
 8003478:	2200      	movs	r2, #0
 800347a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 800347c:	4b32      	ldr	r3, [pc, #200]	; (8003548 <MX_ADC_Init+0x10c>)
 800347e:	2220      	movs	r2, #32
 8003480:	2100      	movs	r1, #0
 8003482:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003484:	4b30      	ldr	r3, [pc, #192]	; (8003548 <MX_ADC_Init+0x10c>)
 8003486:	2221      	movs	r2, #33	; 0x21
 8003488:	2100      	movs	r1, #0
 800348a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800348c:	4b2e      	ldr	r3, [pc, #184]	; (8003548 <MX_ADC_Init+0x10c>)
 800348e:	2200      	movs	r2, #0
 8003490:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003492:	4b2d      	ldr	r3, [pc, #180]	; (8003548 <MX_ADC_Init+0x10c>)
 8003494:	22c2      	movs	r2, #194	; 0xc2
 8003496:	32ff      	adds	r2, #255	; 0xff
 8003498:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800349a:	4b2b      	ldr	r3, [pc, #172]	; (8003548 <MX_ADC_Init+0x10c>)
 800349c:	222c      	movs	r2, #44	; 0x2c
 800349e:	2100      	movs	r1, #0
 80034a0:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80034a2:	4b29      	ldr	r3, [pc, #164]	; (8003548 <MX_ADC_Init+0x10c>)
 80034a4:	2204      	movs	r2, #4
 80034a6:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80034a8:	4b27      	ldr	r3, [pc, #156]	; (8003548 <MX_ADC_Init+0x10c>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80034ae:	4b26      	ldr	r3, [pc, #152]	; (8003548 <MX_ADC_Init+0x10c>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 80034b4:	4b24      	ldr	r3, [pc, #144]	; (8003548 <MX_ADC_Init+0x10c>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80034ba:	4b23      	ldr	r3, [pc, #140]	; (8003548 <MX_ADC_Init+0x10c>)
 80034bc:	2200      	movs	r2, #0
 80034be:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80034c0:	4b21      	ldr	r3, [pc, #132]	; (8003548 <MX_ADC_Init+0x10c>)
 80034c2:	0018      	movs	r0, r3
 80034c4:	f000 fb8e 	bl	8003be4 <HAL_ADC_Init>
 80034c8:	1e03      	subs	r3, r0, #0
 80034ca:	d001      	beq.n	80034d0 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80034cc:	f000 f925 	bl	800371a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80034d0:	003b      	movs	r3, r7
 80034d2:	4a1f      	ldr	r2, [pc, #124]	; (8003550 <MX_ADC_Init+0x114>)
 80034d4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80034d6:	003b      	movs	r3, r7
 80034d8:	2280      	movs	r2, #128	; 0x80
 80034da:	0152      	lsls	r2, r2, #5
 80034dc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80034de:	003a      	movs	r2, r7
 80034e0:	4b19      	ldr	r3, [pc, #100]	; (8003548 <MX_ADC_Init+0x10c>)
 80034e2:	0011      	movs	r1, r2
 80034e4:	0018      	movs	r0, r3
 80034e6:	f000 fcf1 	bl	8003ecc <HAL_ADC_ConfigChannel>
 80034ea:	1e03      	subs	r3, r0, #0
 80034ec:	d001      	beq.n	80034f2 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80034ee:	f000 f914 	bl	800371a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80034f2:	003b      	movs	r3, r7
 80034f4:	4a17      	ldr	r2, [pc, #92]	; (8003554 <MX_ADC_Init+0x118>)
 80034f6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80034f8:	003a      	movs	r2, r7
 80034fa:	4b13      	ldr	r3, [pc, #76]	; (8003548 <MX_ADC_Init+0x10c>)
 80034fc:	0011      	movs	r1, r2
 80034fe:	0018      	movs	r0, r3
 8003500:	f000 fce4 	bl	8003ecc <HAL_ADC_ConfigChannel>
 8003504:	1e03      	subs	r3, r0, #0
 8003506:	d001      	beq.n	800350c <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8003508:	f000 f907 	bl	800371a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800350c:	003b      	movs	r3, r7
 800350e:	4a12      	ldr	r2, [pc, #72]	; (8003558 <MX_ADC_Init+0x11c>)
 8003510:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003512:	003a      	movs	r2, r7
 8003514:	4b0c      	ldr	r3, [pc, #48]	; (8003548 <MX_ADC_Init+0x10c>)
 8003516:	0011      	movs	r1, r2
 8003518:	0018      	movs	r0, r3
 800351a:	f000 fcd7 	bl	8003ecc <HAL_ADC_ConfigChannel>
 800351e:	1e03      	subs	r3, r0, #0
 8003520:	d001      	beq.n	8003526 <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8003522:	f000 f8fa 	bl	800371a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003526:	003b      	movs	r3, r7
 8003528:	4a0c      	ldr	r2, [pc, #48]	; (800355c <MX_ADC_Init+0x120>)
 800352a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800352c:	003a      	movs	r2, r7
 800352e:	4b06      	ldr	r3, [pc, #24]	; (8003548 <MX_ADC_Init+0x10c>)
 8003530:	0011      	movs	r1, r2
 8003532:	0018      	movs	r0, r3
 8003534:	f000 fcca 	bl	8003ecc <HAL_ADC_ConfigChannel>
 8003538:	1e03      	subs	r3, r0, #0
 800353a:	d001      	beq.n	8003540 <MX_ADC_Init+0x104>
  {
    Error_Handler();
 800353c:	f000 f8ed 	bl	800371a <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003540:	46c0      	nop			; (mov r8, r8)
 8003542:	46bd      	mov	sp, r7
 8003544:	b002      	add	sp, #8
 8003546:	bd80      	pop	{r7, pc}
 8003548:	20000210 	.word	0x20000210
 800354c:	40012400 	.word	0x40012400
 8003550:	30001000 	.word	0x30001000
 8003554:	34002000 	.word	0x34002000
 8003558:	38004000 	.word	0x38004000
 800355c:	3c008000 	.word	0x3c008000

08003560 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003564:	4b18      	ldr	r3, [pc, #96]	; (80035c8 <MX_SPI1_Init+0x68>)
 8003566:	4a19      	ldr	r2, [pc, #100]	; (80035cc <MX_SPI1_Init+0x6c>)
 8003568:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800356a:	4b17      	ldr	r3, [pc, #92]	; (80035c8 <MX_SPI1_Init+0x68>)
 800356c:	2282      	movs	r2, #130	; 0x82
 800356e:	0052      	lsls	r2, r2, #1
 8003570:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003572:	4b15      	ldr	r3, [pc, #84]	; (80035c8 <MX_SPI1_Init+0x68>)
 8003574:	2200      	movs	r2, #0
 8003576:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003578:	4b13      	ldr	r3, [pc, #76]	; (80035c8 <MX_SPI1_Init+0x68>)
 800357a:	2200      	movs	r2, #0
 800357c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800357e:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <MX_SPI1_Init+0x68>)
 8003580:	2200      	movs	r2, #0
 8003582:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003584:	4b10      	ldr	r3, [pc, #64]	; (80035c8 <MX_SPI1_Init+0x68>)
 8003586:	2200      	movs	r2, #0
 8003588:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800358a:	4b0f      	ldr	r3, [pc, #60]	; (80035c8 <MX_SPI1_Init+0x68>)
 800358c:	2280      	movs	r2, #128	; 0x80
 800358e:	0092      	lsls	r2, r2, #2
 8003590:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003592:	4b0d      	ldr	r3, [pc, #52]	; (80035c8 <MX_SPI1_Init+0x68>)
 8003594:	2200      	movs	r2, #0
 8003596:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003598:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <MX_SPI1_Init+0x68>)
 800359a:	2200      	movs	r2, #0
 800359c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800359e:	4b0a      	ldr	r3, [pc, #40]	; (80035c8 <MX_SPI1_Init+0x68>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035a4:	4b08      	ldr	r3, [pc, #32]	; (80035c8 <MX_SPI1_Init+0x68>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80035aa:	4b07      	ldr	r3, [pc, #28]	; (80035c8 <MX_SPI1_Init+0x68>)
 80035ac:	2207      	movs	r2, #7
 80035ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80035b0:	4b05      	ldr	r3, [pc, #20]	; (80035c8 <MX_SPI1_Init+0x68>)
 80035b2:	0018      	movs	r0, r3
 80035b4:	f001 fcc8 	bl	8004f48 <HAL_SPI_Init>
 80035b8:	1e03      	subs	r3, r0, #0
 80035ba:	d001      	beq.n	80035c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80035bc:	f000 f8ad 	bl	800371a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80035c0:	46c0      	nop			; (mov r8, r8)
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	2000026c 	.word	0x2000026c
 80035cc:	40013000 	.word	0x40013000

080035d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035d0:	b590      	push	{r4, r7, lr}
 80035d2:	b089      	sub	sp, #36	; 0x24
 80035d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d6:	240c      	movs	r4, #12
 80035d8:	193b      	adds	r3, r7, r4
 80035da:	0018      	movs	r0, r3
 80035dc:	2314      	movs	r3, #20
 80035de:	001a      	movs	r2, r3
 80035e0:	2100      	movs	r1, #0
 80035e2:	f003 f9cd 	bl	8006980 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035e6:	4b45      	ldr	r3, [pc, #276]	; (80036fc <MX_GPIO_Init+0x12c>)
 80035e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ea:	4b44      	ldr	r3, [pc, #272]	; (80036fc <MX_GPIO_Init+0x12c>)
 80035ec:	2104      	movs	r1, #4
 80035ee:	430a      	orrs	r2, r1
 80035f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80035f2:	4b42      	ldr	r3, [pc, #264]	; (80036fc <MX_GPIO_Init+0x12c>)
 80035f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f6:	2204      	movs	r2, #4
 80035f8:	4013      	ands	r3, r2
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035fe:	4b3f      	ldr	r3, [pc, #252]	; (80036fc <MX_GPIO_Init+0x12c>)
 8003600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003602:	4b3e      	ldr	r3, [pc, #248]	; (80036fc <MX_GPIO_Init+0x12c>)
 8003604:	2101      	movs	r1, #1
 8003606:	430a      	orrs	r2, r1
 8003608:	62da      	str	r2, [r3, #44]	; 0x2c
 800360a:	4b3c      	ldr	r3, [pc, #240]	; (80036fc <MX_GPIO_Init+0x12c>)
 800360c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800360e:	2201      	movs	r2, #1
 8003610:	4013      	ands	r3, r2
 8003612:	607b      	str	r3, [r7, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003616:	4b39      	ldr	r3, [pc, #228]	; (80036fc <MX_GPIO_Init+0x12c>)
 8003618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800361a:	4b38      	ldr	r3, [pc, #224]	; (80036fc <MX_GPIO_Init+0x12c>)
 800361c:	2102      	movs	r1, #2
 800361e:	430a      	orrs	r2, r1
 8003620:	62da      	str	r2, [r3, #44]	; 0x2c
 8003622:	4b36      	ldr	r3, [pc, #216]	; (80036fc <MX_GPIO_Init+0x12c>)
 8003624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003626:	2202      	movs	r2, #2
 8003628:	4013      	ands	r3, r2
 800362a:	603b      	str	r3, [r7, #0]
 800362c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin, GPIO_PIN_RESET);
 800362e:	2380      	movs	r3, #128	; 0x80
 8003630:	01db      	lsls	r3, r3, #7
 8003632:	4833      	ldr	r0, [pc, #204]	; (8003700 <MX_GPIO_Init+0x130>)
 8003634:	2200      	movs	r2, #0
 8003636:	0019      	movs	r1, r3
 8003638:	f000 feff 	bl	800443a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SD_CardDetect_Output_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 800363c:	23a0      	movs	r3, #160	; 0xa0
 800363e:	05db      	lsls	r3, r3, #23
 8003640:	2200      	movs	r2, #0
 8003642:	2112      	movs	r1, #18
 8003644:	0018      	movs	r0, r3
 8003646:	f000 fef8 	bl	800443a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Input_Status_Light_Pin */
  GPIO_InitStruct.Pin = User_Input_Status_Light_Pin;
 800364a:	193b      	adds	r3, r7, r4
 800364c:	2280      	movs	r2, #128	; 0x80
 800364e:	01d2      	lsls	r2, r2, #7
 8003650:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003652:	193b      	adds	r3, r7, r4
 8003654:	2201      	movs	r2, #1
 8003656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	193b      	adds	r3, r7, r4
 800365a:	2200      	movs	r2, #0
 800365c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365e:	193b      	adds	r3, r7, r4
 8003660:	2200      	movs	r2, #0
 8003662:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(User_Input_Status_Light_GPIO_Port, &GPIO_InitStruct);
 8003664:	193b      	adds	r3, r7, r4
 8003666:	4a26      	ldr	r2, [pc, #152]	; (8003700 <MX_GPIO_Init+0x130>)
 8003668:	0019      	movs	r1, r3
 800366a:	0010      	movs	r0, r2
 800366c:	f000 fd4a 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pins : Discrete_Bit_0_Pin Discrete_Bit_1_Pin */
  GPIO_InitStruct.Pin = Discrete_Bit_0_Pin|Discrete_Bit_1_Pin;
 8003670:	193b      	adds	r3, r7, r4
 8003672:	2203      	movs	r2, #3
 8003674:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003676:	193b      	adds	r3, r7, r4
 8003678:	2200      	movs	r2, #0
 800367a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367c:	193b      	adds	r3, r7, r4
 800367e:	2200      	movs	r2, #0
 8003680:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003682:	193b      	adds	r3, r7, r4
 8003684:	4a1e      	ldr	r2, [pc, #120]	; (8003700 <MX_GPIO_Init+0x130>)
 8003686:	0019      	movs	r1, r3
 8003688:	0010      	movs	r0, r2
 800368a:	f000 fd3b 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CardDetect_Input_Pin */
  GPIO_InitStruct.Pin = SD_CardDetect_Input_Pin;
 800368e:	193b      	adds	r3, r7, r4
 8003690:	2201      	movs	r2, #1
 8003692:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003694:	193b      	adds	r3, r7, r4
 8003696:	2200      	movs	r2, #0
 8003698:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369a:	193b      	adds	r3, r7, r4
 800369c:	2200      	movs	r2, #0
 800369e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SD_CardDetect_Input_GPIO_Port, &GPIO_InitStruct);
 80036a0:	193a      	adds	r2, r7, r4
 80036a2:	23a0      	movs	r3, #160	; 0xa0
 80036a4:	05db      	lsls	r3, r3, #23
 80036a6:	0011      	movs	r1, r2
 80036a8:	0018      	movs	r0, r3
 80036aa:	f000 fd2b 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CardDetect_Output_Pin PA4 */
  GPIO_InitStruct.Pin = SD_CardDetect_Output_Pin|GPIO_PIN_4;
 80036ae:	193b      	adds	r3, r7, r4
 80036b0:	2212      	movs	r2, #18
 80036b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036b4:	193b      	adds	r3, r7, r4
 80036b6:	2201      	movs	r2, #1
 80036b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ba:	193b      	adds	r3, r7, r4
 80036bc:	2200      	movs	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	2200      	movs	r2, #0
 80036c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c6:	193a      	adds	r2, r7, r4
 80036c8:	23a0      	movs	r3, #160	; 0xa0
 80036ca:	05db      	lsls	r3, r3, #23
 80036cc:	0011      	movs	r1, r2
 80036ce:	0018      	movs	r0, r3
 80036d0:	f000 fd18 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : Discrete_Bit_2_Pin */
  GPIO_InitStruct.Pin = Discrete_Bit_2_Pin;
 80036d4:	193b      	adds	r3, r7, r4
 80036d6:	2201      	movs	r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036da:	193b      	adds	r3, r7, r4
 80036dc:	2200      	movs	r2, #0
 80036de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e0:	193b      	adds	r3, r7, r4
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Discrete_Bit_2_GPIO_Port, &GPIO_InitStruct);
 80036e6:	193b      	adds	r3, r7, r4
 80036e8:	4a06      	ldr	r2, [pc, #24]	; (8003704 <MX_GPIO_Init+0x134>)
 80036ea:	0019      	movs	r1, r3
 80036ec:	0010      	movs	r0, r2
 80036ee:	f000 fd09 	bl	8004104 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	46bd      	mov	sp, r7
 80036f6:	b009      	add	sp, #36	; 0x24
 80036f8:	bd90      	pop	{r4, r7, pc}
 80036fa:	46c0      	nop			; (mov r8, r8)
 80036fc:	40021000 	.word	0x40021000
 8003700:	50000800 	.word	0x50000800
 8003704:	50000400 	.word	0x50000400

08003708 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  //HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  return ch;
 8003710:	687b      	ldr	r3, [r7, #4]
}
 8003712:	0018      	movs	r0, r3
 8003714:	46bd      	mov	sp, r7
 8003716:	b002      	add	sp, #8
 8003718:	bd80      	pop	{r7, pc}

0800371a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800371e:	b672      	cpsid	i
}
 8003720:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003722:	e7fe      	b.n	8003722 <Error_Handler+0x8>

08003724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003728:	4b07      	ldr	r3, [pc, #28]	; (8003748 <HAL_MspInit+0x24>)
 800372a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800372c:	4b06      	ldr	r3, [pc, #24]	; (8003748 <HAL_MspInit+0x24>)
 800372e:	2101      	movs	r1, #1
 8003730:	430a      	orrs	r2, r1
 8003732:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003734:	4b04      	ldr	r3, [pc, #16]	; (8003748 <HAL_MspInit+0x24>)
 8003736:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003738:	4b03      	ldr	r3, [pc, #12]	; (8003748 <HAL_MspInit+0x24>)
 800373a:	2180      	movs	r1, #128	; 0x80
 800373c:	0549      	lsls	r1, r1, #21
 800373e:	430a      	orrs	r2, r1
 8003740:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40021000 	.word	0x40021000

0800374c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800374c:	b590      	push	{r4, r7, lr}
 800374e:	b089      	sub	sp, #36	; 0x24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003754:	240c      	movs	r4, #12
 8003756:	193b      	adds	r3, r7, r4
 8003758:	0018      	movs	r0, r3
 800375a:	2314      	movs	r3, #20
 800375c:	001a      	movs	r2, r3
 800375e:	2100      	movs	r1, #0
 8003760:	f003 f90e 	bl	8006980 <memset>
  if(hadc->Instance==ADC1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a14      	ldr	r2, [pc, #80]	; (80037bc <HAL_ADC_MspInit+0x70>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d121      	bne.n	80037b2 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800376e:	4b14      	ldr	r3, [pc, #80]	; (80037c0 <HAL_ADC_MspInit+0x74>)
 8003770:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003772:	4b13      	ldr	r3, [pc, #76]	; (80037c0 <HAL_ADC_MspInit+0x74>)
 8003774:	2180      	movs	r1, #128	; 0x80
 8003776:	0089      	lsls	r1, r1, #2
 8003778:	430a      	orrs	r2, r1
 800377a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800377c:	4b10      	ldr	r3, [pc, #64]	; (80037c0 <HAL_ADC_MspInit+0x74>)
 800377e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003780:	4b0f      	ldr	r3, [pc, #60]	; (80037c0 <HAL_ADC_MspInit+0x74>)
 8003782:	2104      	movs	r1, #4
 8003784:	430a      	orrs	r2, r1
 8003786:	62da      	str	r2, [r3, #44]	; 0x2c
 8003788:	4b0d      	ldr	r3, [pc, #52]	; (80037c0 <HAL_ADC_MspInit+0x74>)
 800378a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378c:	2204      	movs	r2, #4
 800378e:	4013      	ands	r3, r2
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC_IN12
    PC3     ------> ADC_IN13
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    */
    GPIO_InitStruct.Pin = Current_ADC_CMOS_Pin|Voltage_ADC_CMOS_Pin|Current_ADC_18650_Pin|Voltage_ADC_18650_Pin;
 8003794:	193b      	adds	r3, r7, r4
 8003796:	223c      	movs	r2, #60	; 0x3c
 8003798:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800379a:	193b      	adds	r3, r7, r4
 800379c:	2203      	movs	r2, #3
 800379e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a0:	193b      	adds	r3, r7, r4
 80037a2:	2200      	movs	r2, #0
 80037a4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037a6:	193b      	adds	r3, r7, r4
 80037a8:	4a06      	ldr	r2, [pc, #24]	; (80037c4 <HAL_ADC_MspInit+0x78>)
 80037aa:	0019      	movs	r1, r3
 80037ac:	0010      	movs	r0, r2
 80037ae:	f000 fca9 	bl	8004104 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80037b2:	46c0      	nop			; (mov r8, r8)
 80037b4:	46bd      	mov	sp, r7
 80037b6:	b009      	add	sp, #36	; 0x24
 80037b8:	bd90      	pop	{r4, r7, pc}
 80037ba:	46c0      	nop			; (mov r8, r8)
 80037bc:	40012400 	.word	0x40012400
 80037c0:	40021000 	.word	0x40021000
 80037c4:	50000800 	.word	0x50000800

080037c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b089      	sub	sp, #36	; 0x24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037d0:	240c      	movs	r4, #12
 80037d2:	193b      	adds	r3, r7, r4
 80037d4:	0018      	movs	r0, r3
 80037d6:	2314      	movs	r3, #20
 80037d8:	001a      	movs	r2, r3
 80037da:	2100      	movs	r1, #0
 80037dc:	f003 f8d0 	bl	8006980 <memset>
  if(hspi->Instance==SPI1)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a18      	ldr	r2, [pc, #96]	; (8003848 <HAL_SPI_MspInit+0x80>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d129      	bne.n	800383e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037ea:	4b18      	ldr	r3, [pc, #96]	; (800384c <HAL_SPI_MspInit+0x84>)
 80037ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037ee:	4b17      	ldr	r3, [pc, #92]	; (800384c <HAL_SPI_MspInit+0x84>)
 80037f0:	2180      	movs	r1, #128	; 0x80
 80037f2:	0149      	lsls	r1, r1, #5
 80037f4:	430a      	orrs	r2, r1
 80037f6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037f8:	4b14      	ldr	r3, [pc, #80]	; (800384c <HAL_SPI_MspInit+0x84>)
 80037fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037fc:	4b13      	ldr	r3, [pc, #76]	; (800384c <HAL_SPI_MspInit+0x84>)
 80037fe:	2101      	movs	r1, #1
 8003800:	430a      	orrs	r2, r1
 8003802:	62da      	str	r2, [r3, #44]	; 0x2c
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <HAL_SPI_MspInit+0x84>)
 8003806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003808:	2201      	movs	r2, #1
 800380a:	4013      	ands	r3, r2
 800380c:	60bb      	str	r3, [r7, #8]
 800380e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003810:	0021      	movs	r1, r4
 8003812:	187b      	adds	r3, r7, r1
 8003814:	22e0      	movs	r2, #224	; 0xe0
 8003816:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003818:	187b      	adds	r3, r7, r1
 800381a:	2202      	movs	r2, #2
 800381c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381e:	187b      	adds	r3, r7, r1
 8003820:	2200      	movs	r2, #0
 8003822:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003824:	187b      	adds	r3, r7, r1
 8003826:	2203      	movs	r2, #3
 8003828:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800382a:	187b      	adds	r3, r7, r1
 800382c:	2200      	movs	r2, #0
 800382e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003830:	187a      	adds	r2, r7, r1
 8003832:	23a0      	movs	r3, #160	; 0xa0
 8003834:	05db      	lsls	r3, r3, #23
 8003836:	0011      	movs	r1, r2
 8003838:	0018      	movs	r0, r3
 800383a:	f000 fc63 	bl	8004104 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	46bd      	mov	sp, r7
 8003842:	b009      	add	sp, #36	; 0x24
 8003844:	bd90      	pop	{r4, r7, pc}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	40013000 	.word	0x40013000
 800384c:	40021000 	.word	0x40021000

08003850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003854:	e7fe      	b.n	8003854 <NMI_Handler+0x4>

08003856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003856:	b580      	push	{r7, lr}
 8003858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800385a:	e7fe      	b.n	800385a <HardFault_Handler+0x4>

0800385c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003860:	46c0      	nop			; (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
	if(Timer1 > 0)
 800386c:	4b0b      	ldr	r3, [pc, #44]	; (800389c <PendSV_Handler+0x34>)
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d005      	beq.n	8003880 <PendSV_Handler+0x18>
	  Timer1--;
 8003874:	4b09      	ldr	r3, [pc, #36]	; (800389c <PendSV_Handler+0x34>)
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	4b07      	ldr	r3, [pc, #28]	; (800389c <PendSV_Handler+0x34>)
 800387e:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 8003880:	4b07      	ldr	r3, [pc, #28]	; (80038a0 <PendSV_Handler+0x38>)
 8003882:	881b      	ldrh	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d005      	beq.n	8003894 <PendSV_Handler+0x2c>
	  Timer2--;
 8003888:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <PendSV_Handler+0x38>)
 800388a:	881b      	ldrh	r3, [r3, #0]
 800388c:	3b01      	subs	r3, #1
 800388e:	b29a      	uxth	r2, r3
 8003890:	4b03      	ldr	r3, [pc, #12]	; (80038a0 <PendSV_Handler+0x38>)
 8003892:	801a      	strh	r2, [r3, #0]
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003894:	46c0      	nop			; (mov r8, r8)
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	20000208 	.word	0x20000208
 80038a0:	2000020a 	.word	0x2000020a

080038a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a8:	f000 f95c 	bl	8003b64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038ac:	46c0      	nop			; (mov r8, r8)
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	af00      	add	r7, sp, #0
  return 1;
 80038b6:	2301      	movs	r3, #1
}
 80038b8:	0018      	movs	r0, r3
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <_kill>:

int _kill(int pid, int sig)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b082      	sub	sp, #8
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038c8:	f003 f8b4 	bl	8006a34 <__errno>
 80038cc:	0003      	movs	r3, r0
 80038ce:	2216      	movs	r2, #22
 80038d0:	601a      	str	r2, [r3, #0]
  return -1;
 80038d2:	2301      	movs	r3, #1
 80038d4:	425b      	negs	r3, r3
}
 80038d6:	0018      	movs	r0, r3
 80038d8:	46bd      	mov	sp, r7
 80038da:	b002      	add	sp, #8
 80038dc:	bd80      	pop	{r7, pc}

080038de <_exit>:

void _exit (int status)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b082      	sub	sp, #8
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80038e6:	2301      	movs	r3, #1
 80038e8:	425a      	negs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	0011      	movs	r1, r2
 80038ee:	0018      	movs	r0, r3
 80038f0:	f7ff ffe5 	bl	80038be <_kill>
  while (1) {}    /* Make sure we hang here */
 80038f4:	e7fe      	b.n	80038f4 <_exit+0x16>

080038f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b086      	sub	sp, #24
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	60f8      	str	r0, [r7, #12]
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003902:	2300      	movs	r3, #0
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	e00a      	b.n	800391e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003908:	e000      	b.n	800390c <_read+0x16>
 800390a:	bf00      	nop
 800390c:	0001      	movs	r1, r0
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	1c5a      	adds	r2, r3, #1
 8003912:	60ba      	str	r2, [r7, #8]
 8003914:	b2ca      	uxtb	r2, r1
 8003916:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	3301      	adds	r3, #1
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	429a      	cmp	r2, r3
 8003924:	dbf0      	blt.n	8003908 <_read+0x12>
  }

  return len;
 8003926:	687b      	ldr	r3, [r7, #4]
}
 8003928:	0018      	movs	r0, r3
 800392a:	46bd      	mov	sp, r7
 800392c:	b006      	add	sp, #24
 800392e:	bd80      	pop	{r7, pc}

08003930 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	e009      	b.n	8003956 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	60ba      	str	r2, [r7, #8]
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	0018      	movs	r0, r3
 800394c:	f7ff fedc 	bl	8003708 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	3301      	adds	r3, #1
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	429a      	cmp	r2, r3
 800395c:	dbf1      	blt.n	8003942 <_write+0x12>
  }
  return len;
 800395e:	687b      	ldr	r3, [r7, #4]
}
 8003960:	0018      	movs	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	b006      	add	sp, #24
 8003966:	bd80      	pop	{r7, pc}

08003968 <_close>:

int _close(int file)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003970:	2301      	movs	r3, #1
 8003972:	425b      	negs	r3, r3
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b002      	add	sp, #8
 800397a:	bd80      	pop	{r7, pc}

0800397c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2280      	movs	r2, #128	; 0x80
 800398a:	0192      	lsls	r2, r2, #6
 800398c:	605a      	str	r2, [r3, #4]
  return 0;
 800398e:	2300      	movs	r3, #0
}
 8003990:	0018      	movs	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	b002      	add	sp, #8
 8003996:	bd80      	pop	{r7, pc}

08003998 <_isatty>:

int _isatty(int file)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039a0:	2301      	movs	r3, #1
}
 80039a2:	0018      	movs	r0, r3
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b002      	add	sp, #8
 80039a8:	bd80      	pop	{r7, pc}

080039aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b084      	sub	sp, #16
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	60f8      	str	r0, [r7, #12]
 80039b2:	60b9      	str	r1, [r7, #8]
 80039b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	0018      	movs	r0, r3
 80039ba:	46bd      	mov	sp, r7
 80039bc:	b004      	add	sp, #16
 80039be:	bd80      	pop	{r7, pc}

080039c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039c8:	4a14      	ldr	r2, [pc, #80]	; (8003a1c <_sbrk+0x5c>)
 80039ca:	4b15      	ldr	r3, [pc, #84]	; (8003a20 <_sbrk+0x60>)
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039d4:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <_sbrk+0x64>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d102      	bne.n	80039e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039dc:	4b11      	ldr	r3, [pc, #68]	; (8003a24 <_sbrk+0x64>)
 80039de:	4a12      	ldr	r2, [pc, #72]	; (8003a28 <_sbrk+0x68>)
 80039e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039e2:	4b10      	ldr	r3, [pc, #64]	; (8003a24 <_sbrk+0x64>)
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	18d3      	adds	r3, r2, r3
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d207      	bcs.n	8003a00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039f0:	f003 f820 	bl	8006a34 <__errno>
 80039f4:	0003      	movs	r3, r0
 80039f6:	220c      	movs	r2, #12
 80039f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039fa:	2301      	movs	r3, #1
 80039fc:	425b      	negs	r3, r3
 80039fe:	e009      	b.n	8003a14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a00:	4b08      	ldr	r3, [pc, #32]	; (8003a24 <_sbrk+0x64>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a06:	4b07      	ldr	r3, [pc, #28]	; (8003a24 <_sbrk+0x64>)
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	18d2      	adds	r2, r2, r3
 8003a0e:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <_sbrk+0x64>)
 8003a10:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003a12:	68fb      	ldr	r3, [r7, #12]
}
 8003a14:	0018      	movs	r0, r3
 8003a16:	46bd      	mov	sp, r7
 8003a18:	b006      	add	sp, #24
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	20005000 	.word	0x20005000
 8003a20:	00000400 	.word	0x00000400
 8003a24:	200002cc 	.word	0x200002cc
 8003a28:	20000438 	.word	0x20000438

08003a2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a30:	46c0      	nop			; (mov r8, r8)
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
	...

08003a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003a38:	4813      	ldr	r0, [pc, #76]	; (8003a88 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003a3a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003a3c:	f7ff fff6 	bl	8003a2c <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8003a40:	4812      	ldr	r0, [pc, #72]	; (8003a8c <LoopForever+0x6>)
    LDR R1, [R0]
 8003a42:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8003a44:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8003a46:	4a12      	ldr	r2, [pc, #72]	; (8003a90 <LoopForever+0xa>)
    CMP R1, R2
 8003a48:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8003a4a:	d105      	bne.n	8003a58 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8003a4c:	4811      	ldr	r0, [pc, #68]	; (8003a94 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8003a4e:	4912      	ldr	r1, [pc, #72]	; (8003a98 <LoopForever+0x12>)
    STR R1, [R0]
 8003a50:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8003a52:	4812      	ldr	r0, [pc, #72]	; (8003a9c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8003a54:	4912      	ldr	r1, [pc, #72]	; (8003aa0 <LoopForever+0x1a>)
    STR R1, [R0]
 8003a56:	6001      	str	r1, [r0, #0]

08003a58 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a58:	4812      	ldr	r0, [pc, #72]	; (8003aa4 <LoopForever+0x1e>)
  ldr r1, =_edata
 8003a5a:	4913      	ldr	r1, [pc, #76]	; (8003aa8 <LoopForever+0x22>)
  ldr r2, =_sidata
 8003a5c:	4a13      	ldr	r2, [pc, #76]	; (8003aac <LoopForever+0x26>)
  movs r3, #0
 8003a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a60:	e002      	b.n	8003a68 <LoopCopyDataInit>

08003a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a66:	3304      	adds	r3, #4

08003a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a6c:	d3f9      	bcc.n	8003a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a6e:	4a10      	ldr	r2, [pc, #64]	; (8003ab0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8003a70:	4c10      	ldr	r4, [pc, #64]	; (8003ab4 <LoopForever+0x2e>)
  movs r3, #0
 8003a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a74:	e001      	b.n	8003a7a <LoopFillZerobss>

08003a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a78:	3204      	adds	r2, #4

08003a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a7c:	d3fb      	bcc.n	8003a76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a7e:	f002 ffdf 	bl	8006a40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a82:	f7ff fc2f 	bl	80032e4 <main>

08003a86 <LoopForever>:

LoopForever:
    b LoopForever
 8003a86:	e7fe      	b.n	8003a86 <LoopForever>
   ldr   r0, =_estack
 8003a88:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8003a8c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8003a90:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8003a94:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8003a98:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8003a9c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8003aa0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8003aa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aa8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003aac:	0800a898 	.word	0x0800a898
  ldr r2, =_sbss
 8003ab0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003ab4:	20000434 	.word	0x20000434

08003ab8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ab8:	e7fe      	b.n	8003ab8 <ADC1_IRQHandler>
	...

08003abc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ac2:	1dfb      	adds	r3, r7, #7
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003ac8:	4b0b      	ldr	r3, [pc, #44]	; (8003af8 <HAL_Init+0x3c>)
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4b0a      	ldr	r3, [pc, #40]	; (8003af8 <HAL_Init+0x3c>)
 8003ace:	2140      	movs	r1, #64	; 0x40
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ad4:	2003      	movs	r0, #3
 8003ad6:	f000 f811 	bl	8003afc <HAL_InitTick>
 8003ada:	1e03      	subs	r3, r0, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003ade:	1dfb      	adds	r3, r7, #7
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	701a      	strb	r2, [r3, #0]
 8003ae4:	e001      	b.n	8003aea <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ae6:	f7ff fe1d 	bl	8003724 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003aea:	1dfb      	adds	r3, r7, #7
 8003aec:	781b      	ldrb	r3, [r3, #0]
}
 8003aee:	0018      	movs	r0, r3
 8003af0:	46bd      	mov	sp, r7
 8003af2:	b002      	add	sp, #8
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	46c0      	nop			; (mov r8, r8)
 8003af8:	40022000 	.word	0x40022000

08003afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003afc:	b590      	push	{r4, r7, lr}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b04:	4b14      	ldr	r3, [pc, #80]	; (8003b58 <HAL_InitTick+0x5c>)
 8003b06:	681c      	ldr	r4, [r3, #0]
 8003b08:	4b14      	ldr	r3, [pc, #80]	; (8003b5c <HAL_InitTick+0x60>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	23fa      	movs	r3, #250	; 0xfa
 8003b10:	0098      	lsls	r0, r3, #2
 8003b12:	f7fc fb15 	bl	8000140 <__udivsi3>
 8003b16:	0003      	movs	r3, r0
 8003b18:	0019      	movs	r1, r3
 8003b1a:	0020      	movs	r0, r4
 8003b1c:	f7fc fb10 	bl	8000140 <__udivsi3>
 8003b20:	0003      	movs	r3, r0
 8003b22:	0018      	movs	r0, r3
 8003b24:	f000 fae1 	bl	80040ea <HAL_SYSTICK_Config>
 8003b28:	1e03      	subs	r3, r0, #0
 8003b2a:	d001      	beq.n	8003b30 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e00f      	b.n	8003b50 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2b03      	cmp	r3, #3
 8003b34:	d80b      	bhi.n	8003b4e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b36:	6879      	ldr	r1, [r7, #4]
 8003b38:	2301      	movs	r3, #1
 8003b3a:	425b      	negs	r3, r3
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f000 fabe 	bl	80040c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b44:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <HAL_InitTick+0x64>)
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	e000      	b.n	8003b50 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
}
 8003b50:	0018      	movs	r0, r3
 8003b52:	46bd      	mov	sp, r7
 8003b54:	b003      	add	sp, #12
 8003b56:	bd90      	pop	{r4, r7, pc}
 8003b58:	20000004 	.word	0x20000004
 8003b5c:	2000000c 	.word	0x2000000c
 8003b60:	20000008 	.word	0x20000008

08003b64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b68:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <HAL_IncTick+0x1c>)
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	001a      	movs	r2, r3
 8003b6e:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <HAL_IncTick+0x20>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	18d2      	adds	r2, r2, r3
 8003b74:	4b03      	ldr	r3, [pc, #12]	; (8003b84 <HAL_IncTick+0x20>)
 8003b76:	601a      	str	r2, [r3, #0]
}
 8003b78:	46c0      	nop			; (mov r8, r8)
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	46c0      	nop			; (mov r8, r8)
 8003b80:	2000000c 	.word	0x2000000c
 8003b84:	200002d0 	.word	0x200002d0

08003b88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b8c:	4b02      	ldr	r3, [pc, #8]	; (8003b98 <HAL_GetTick+0x10>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
}
 8003b90:	0018      	movs	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	46c0      	nop			; (mov r8, r8)
 8003b98:	200002d0 	.word	0x200002d0

08003b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ba4:	f7ff fff0 	bl	8003b88 <HAL_GetTick>
 8003ba8:	0003      	movs	r3, r0
 8003baa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	d005      	beq.n	8003bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <HAL_Delay+0x44>)
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	001a      	movs	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	189b      	adds	r3, r3, r2
 8003bc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	f7ff ffe0 	bl	8003b88 <HAL_GetTick>
 8003bc8:	0002      	movs	r2, r0
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d8f7      	bhi.n	8003bc4 <HAL_Delay+0x28>
  {
  }
}
 8003bd4:	46c0      	nop			; (mov r8, r8)
 8003bd6:	46c0      	nop			; (mov r8, r8)
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	b004      	add	sp, #16
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	2000000c 	.word	0x2000000c

08003be4 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e159      	b.n	8003eaa <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2250      	movs	r2, #80	; 0x50
 8003c08:	2100      	movs	r1, #0
 8003c0a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	0018      	movs	r0, r3
 8003c10:	f7ff fd9c 	bl	800374c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c18:	2210      	movs	r2, #16
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d005      	beq.n	8003c2c <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2204      	movs	r2, #4
 8003c28:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003c2a:	d00b      	beq.n	8003c44 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c30:	2210      	movs	r2, #16
 8003c32:	431a      	orrs	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2250      	movs	r2, #80	; 0x50
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e132      	b.n	8003eaa <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c48:	4a9a      	ldr	r2, [pc, #616]	; (8003eb4 <HAL_ADC_Init+0x2d0>)
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	431a      	orrs	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d108      	bne.n	8003c74 <HAL_ADC_Init+0x90>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d101      	bne.n	8003c74 <HAL_ADC_Init+0x90>
 8003c70:	2301      	movs	r3, #1
 8003c72:	e000      	b.n	8003c76 <HAL_ADC_Init+0x92>
 8003c74:	2300      	movs	r3, #0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d149      	bne.n	8003d0e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	23c0      	movs	r3, #192	; 0xc0
 8003c80:	061b      	lsls	r3, r3, #24
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d00b      	beq.n	8003c9e <HAL_ADC_Init+0xba>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	2380      	movs	r3, #128	; 0x80
 8003c8c:	05db      	lsls	r3, r3, #23
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d005      	beq.n	8003c9e <HAL_ADC_Init+0xba>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	2380      	movs	r3, #128	; 0x80
 8003c98:	061b      	lsls	r3, r3, #24
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d111      	bne.n	8003cc2 <HAL_ADC_Init+0xde>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	0092      	lsls	r2, r2, #2
 8003caa:	0892      	lsrs	r2, r2, #2
 8003cac:	611a      	str	r2, [r3, #16]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6919      	ldr	r1, [r3, #16]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	611a      	str	r2, [r3, #16]
 8003cc0:	e014      	b.n	8003cec <HAL_ADC_Init+0x108>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	691a      	ldr	r2, [r3, #16]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	0092      	lsls	r2, r2, #2
 8003cce:	0892      	lsrs	r2, r2, #2
 8003cd0:	611a      	str	r2, [r3, #16]
 8003cd2:	4b79      	ldr	r3, [pc, #484]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	4b78      	ldr	r3, [pc, #480]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003cd8:	4978      	ldr	r1, [pc, #480]	; (8003ebc <HAL_ADC_Init+0x2d8>)
 8003cda:	400a      	ands	r2, r1
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	4b76      	ldr	r3, [pc, #472]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003ce0:	6819      	ldr	r1, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	4b74      	ldr	r3, [pc, #464]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68da      	ldr	r2, [r3, #12]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2118      	movs	r1, #24
 8003cf8:	438a      	bics	r2, r1
 8003cfa:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68d9      	ldr	r1, [r3, #12]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003d0e:	4b6a      	ldr	r3, [pc, #424]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4b69      	ldr	r3, [pc, #420]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003d14:	496a      	ldr	r1, [pc, #424]	; (8003ec0 <HAL_ADC_Init+0x2dc>)
 8003d16:	400a      	ands	r2, r1
 8003d18:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8003d1a:	4b67      	ldr	r3, [pc, #412]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003d1c:	6819      	ldr	r1, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d22:	065a      	lsls	r2, r3, #25
 8003d24:	4b64      	ldr	r3, [pc, #400]	; (8003eb8 <HAL_ADC_Init+0x2d4>)
 8003d26:	430a      	orrs	r2, r1
 8003d28:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	2380      	movs	r3, #128	; 0x80
 8003d32:	055b      	lsls	r3, r3, #21
 8003d34:	4013      	ands	r3, r2
 8003d36:	d108      	bne.n	8003d4a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2180      	movs	r1, #128	; 0x80
 8003d44:	0549      	lsls	r1, r1, #21
 8003d46:	430a      	orrs	r2, r1
 8003d48:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68da      	ldr	r2, [r3, #12]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	495b      	ldr	r1, [pc, #364]	; (8003ec4 <HAL_ADC_Init+0x2e0>)
 8003d56:	400a      	ands	r2, r1
 8003d58:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68d9      	ldr	r1, [r3, #12]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d101      	bne.n	8003d70 <HAL_ADC_Init+0x18c>
 8003d6c:	2304      	movs	r3, #4
 8003d6e:	e000      	b.n	8003d72 <HAL_ADC_Init+0x18e>
 8003d70:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003d72:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2020      	movs	r0, #32
 8003d78:	5c1b      	ldrb	r3, [r3, r0]
 8003d7a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003d7c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	202c      	movs	r0, #44	; 0x2c
 8003d82:	5c1b      	ldrb	r3, [r3, r0]
 8003d84:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003d86:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003d8c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8003d94:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003d9c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003daa:	23c2      	movs	r3, #194	; 0xc2
 8003dac:	33ff      	adds	r3, #255	; 0xff
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d00b      	beq.n	8003dca <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68d9      	ldr	r1, [r3, #12]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2221      	movs	r2, #33	; 0x21
 8003dce:	5c9b      	ldrb	r3, [r3, r2]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d11a      	bne.n	8003e0a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	5c9b      	ldrb	r3, [r3, r2]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d109      	bne.n	8003df2 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68da      	ldr	r2, [r3, #12]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2180      	movs	r1, #128	; 0x80
 8003dea:	0249      	lsls	r1, r1, #9
 8003dec:	430a      	orrs	r2, r1
 8003dee:	60da      	str	r2, [r3, #12]
 8003df0:	e00b      	b.n	8003e0a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df6:	2220      	movs	r2, #32
 8003df8:	431a      	orrs	r2, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e02:	2201      	movs	r2, #1
 8003e04:	431a      	orrs	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d11f      	bne.n	8003e52 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	691a      	ldr	r2, [r3, #16]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	492a      	ldr	r1, [pc, #168]	; (8003ec8 <HAL_ADC_Init+0x2e4>)
 8003e1e:	400a      	ands	r2, r1
 8003e20:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6919      	ldr	r1, [r3, #16]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003e30:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8003e36:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	691a      	ldr	r2, [r3, #16]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	611a      	str	r2, [r3, #16]
 8003e50:	e00e      	b.n	8003e70 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d107      	bne.n	8003e70 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	691a      	ldr	r2, [r3, #16]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	438a      	bics	r2, r1
 8003e6e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695a      	ldr	r2, [r3, #20]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2107      	movs	r1, #7
 8003e7c:	438a      	bics	r2, r1
 8003e7e:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6959      	ldr	r1, [r3, #20]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e9c:	2203      	movs	r2, #3
 8003e9e:	4393      	bics	r3, r2
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	0018      	movs	r0, r3
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b002      	add	sp, #8
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	46c0      	nop			; (mov r8, r8)
 8003eb4:	fffffefd 	.word	0xfffffefd
 8003eb8:	40012708 	.word	0x40012708
 8003ebc:	ffc3ffff 	.word	0xffc3ffff
 8003ec0:	fdffffff 	.word	0xfdffffff
 8003ec4:	fffe0219 	.word	0xfffe0219
 8003ec8:	fffffc03 	.word	0xfffffc03

08003ecc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2250      	movs	r2, #80	; 0x50
 8003eda:	5c9b      	ldrb	r3, [r3, r2]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <HAL_ADC_ConfigChannel+0x18>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e050      	b.n	8003f86 <HAL_ADC_ConfigChannel+0xba>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2250      	movs	r2, #80	; 0x50
 8003ee8:	2101      	movs	r1, #1
 8003eea:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	2204      	movs	r2, #4
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d00b      	beq.n	8003f10 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efc:	2220      	movs	r2, #32
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2250      	movs	r2, #80	; 0x50
 8003f08:	2100      	movs	r1, #0
 8003f0a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e03a      	b.n	8003f86 <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	4a1e      	ldr	r2, [pc, #120]	; (8003f90 <HAL_ADC_ConfigChannel+0xc4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d018      	beq.n	8003f4c <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	035b      	lsls	r3, r3, #13
 8003f26:	0b5a      	lsrs	r2, r3, #13
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	2380      	movs	r3, #128	; 0x80
 8003f36:	029b      	lsls	r3, r3, #10
 8003f38:	4013      	ands	r3, r2
 8003f3a:	d01f      	beq.n	8003f7c <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8003f3c:	4b15      	ldr	r3, [pc, #84]	; (8003f94 <HAL_ADC_ConfigChannel+0xc8>)
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4b14      	ldr	r3, [pc, #80]	; (8003f94 <HAL_ADC_ConfigChannel+0xc8>)
 8003f42:	2180      	movs	r1, #128	; 0x80
 8003f44:	03c9      	lsls	r1, r1, #15
 8003f46:	430a      	orrs	r2, r1
 8003f48:	601a      	str	r2, [r3, #0]
 8003f4a:	e017      	b.n	8003f7c <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	035b      	lsls	r3, r3, #13
 8003f58:	0b5b      	lsrs	r3, r3, #13
 8003f5a:	43d9      	mvns	r1, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	400a      	ands	r2, r1
 8003f62:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	2380      	movs	r3, #128	; 0x80
 8003f6a:	029b      	lsls	r3, r3, #10
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	d005      	beq.n	8003f7c <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8003f70:	4b08      	ldr	r3, [pc, #32]	; (8003f94 <HAL_ADC_ConfigChannel+0xc8>)
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	4b07      	ldr	r3, [pc, #28]	; (8003f94 <HAL_ADC_ConfigChannel+0xc8>)
 8003f76:	4908      	ldr	r1, [pc, #32]	; (8003f98 <HAL_ADC_ConfigChannel+0xcc>)
 8003f78:	400a      	ands	r2, r1
 8003f7a:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2250      	movs	r2, #80	; 0x50
 8003f80:	2100      	movs	r1, #0
 8003f82:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	0018      	movs	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b002      	add	sp, #8
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	00001001 	.word	0x00001001
 8003f94:	40012708 	.word	0x40012708
 8003f98:	ffbfffff 	.word	0xffbfffff

08003f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f9c:	b590      	push	{r4, r7, lr}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	0002      	movs	r2, r0
 8003fa4:	6039      	str	r1, [r7, #0]
 8003fa6:	1dfb      	adds	r3, r7, #7
 8003fa8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003faa:	1dfb      	adds	r3, r7, #7
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	2b7f      	cmp	r3, #127	; 0x7f
 8003fb0:	d828      	bhi.n	8004004 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fb2:	4a2f      	ldr	r2, [pc, #188]	; (8004070 <__NVIC_SetPriority+0xd4>)
 8003fb4:	1dfb      	adds	r3, r7, #7
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	b25b      	sxtb	r3, r3
 8003fba:	089b      	lsrs	r3, r3, #2
 8003fbc:	33c0      	adds	r3, #192	; 0xc0
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	589b      	ldr	r3, [r3, r2]
 8003fc2:	1dfa      	adds	r2, r7, #7
 8003fc4:	7812      	ldrb	r2, [r2, #0]
 8003fc6:	0011      	movs	r1, r2
 8003fc8:	2203      	movs	r2, #3
 8003fca:	400a      	ands	r2, r1
 8003fcc:	00d2      	lsls	r2, r2, #3
 8003fce:	21ff      	movs	r1, #255	; 0xff
 8003fd0:	4091      	lsls	r1, r2
 8003fd2:	000a      	movs	r2, r1
 8003fd4:	43d2      	mvns	r2, r2
 8003fd6:	401a      	ands	r2, r3
 8003fd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	019b      	lsls	r3, r3, #6
 8003fde:	22ff      	movs	r2, #255	; 0xff
 8003fe0:	401a      	ands	r2, r3
 8003fe2:	1dfb      	adds	r3, r7, #7
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	0018      	movs	r0, r3
 8003fe8:	2303      	movs	r3, #3
 8003fea:	4003      	ands	r3, r0
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ff0:	481f      	ldr	r0, [pc, #124]	; (8004070 <__NVIC_SetPriority+0xd4>)
 8003ff2:	1dfb      	adds	r3, r7, #7
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	b25b      	sxtb	r3, r3
 8003ff8:	089b      	lsrs	r3, r3, #2
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	33c0      	adds	r3, #192	; 0xc0
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004002:	e031      	b.n	8004068 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004004:	4a1b      	ldr	r2, [pc, #108]	; (8004074 <__NVIC_SetPriority+0xd8>)
 8004006:	1dfb      	adds	r3, r7, #7
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	0019      	movs	r1, r3
 800400c:	230f      	movs	r3, #15
 800400e:	400b      	ands	r3, r1
 8004010:	3b08      	subs	r3, #8
 8004012:	089b      	lsrs	r3, r3, #2
 8004014:	3306      	adds	r3, #6
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	18d3      	adds	r3, r2, r3
 800401a:	3304      	adds	r3, #4
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	1dfa      	adds	r2, r7, #7
 8004020:	7812      	ldrb	r2, [r2, #0]
 8004022:	0011      	movs	r1, r2
 8004024:	2203      	movs	r2, #3
 8004026:	400a      	ands	r2, r1
 8004028:	00d2      	lsls	r2, r2, #3
 800402a:	21ff      	movs	r1, #255	; 0xff
 800402c:	4091      	lsls	r1, r2
 800402e:	000a      	movs	r2, r1
 8004030:	43d2      	mvns	r2, r2
 8004032:	401a      	ands	r2, r3
 8004034:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	019b      	lsls	r3, r3, #6
 800403a:	22ff      	movs	r2, #255	; 0xff
 800403c:	401a      	ands	r2, r3
 800403e:	1dfb      	adds	r3, r7, #7
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	0018      	movs	r0, r3
 8004044:	2303      	movs	r3, #3
 8004046:	4003      	ands	r3, r0
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800404c:	4809      	ldr	r0, [pc, #36]	; (8004074 <__NVIC_SetPriority+0xd8>)
 800404e:	1dfb      	adds	r3, r7, #7
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	001c      	movs	r4, r3
 8004054:	230f      	movs	r3, #15
 8004056:	4023      	ands	r3, r4
 8004058:	3b08      	subs	r3, #8
 800405a:	089b      	lsrs	r3, r3, #2
 800405c:	430a      	orrs	r2, r1
 800405e:	3306      	adds	r3, #6
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	18c3      	adds	r3, r0, r3
 8004064:	3304      	adds	r3, #4
 8004066:	601a      	str	r2, [r3, #0]
}
 8004068:	46c0      	nop			; (mov r8, r8)
 800406a:	46bd      	mov	sp, r7
 800406c:	b003      	add	sp, #12
 800406e:	bd90      	pop	{r4, r7, pc}
 8004070:	e000e100 	.word	0xe000e100
 8004074:	e000ed00 	.word	0xe000ed00

08004078 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	1e5a      	subs	r2, r3, #1
 8004084:	2380      	movs	r3, #128	; 0x80
 8004086:	045b      	lsls	r3, r3, #17
 8004088:	429a      	cmp	r2, r3
 800408a:	d301      	bcc.n	8004090 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800408c:	2301      	movs	r3, #1
 800408e:	e010      	b.n	80040b2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004090:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <SysTick_Config+0x44>)
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	3a01      	subs	r2, #1
 8004096:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004098:	2301      	movs	r3, #1
 800409a:	425b      	negs	r3, r3
 800409c:	2103      	movs	r1, #3
 800409e:	0018      	movs	r0, r3
 80040a0:	f7ff ff7c 	bl	8003f9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040a4:	4b05      	ldr	r3, [pc, #20]	; (80040bc <SysTick_Config+0x44>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040aa:	4b04      	ldr	r3, [pc, #16]	; (80040bc <SysTick_Config+0x44>)
 80040ac:	2207      	movs	r2, #7
 80040ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	0018      	movs	r0, r3
 80040b4:	46bd      	mov	sp, r7
 80040b6:	b002      	add	sp, #8
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	46c0      	nop			; (mov r8, r8)
 80040bc:	e000e010 	.word	0xe000e010

080040c0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60b9      	str	r1, [r7, #8]
 80040c8:	607a      	str	r2, [r7, #4]
 80040ca:	210f      	movs	r1, #15
 80040cc:	187b      	adds	r3, r7, r1
 80040ce:	1c02      	adds	r2, r0, #0
 80040d0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	187b      	adds	r3, r7, r1
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	b25b      	sxtb	r3, r3
 80040da:	0011      	movs	r1, r2
 80040dc:	0018      	movs	r0, r3
 80040de:	f7ff ff5d 	bl	8003f9c <__NVIC_SetPriority>
}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	46bd      	mov	sp, r7
 80040e6:	b004      	add	sp, #16
 80040e8:	bd80      	pop	{r7, pc}

080040ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040ea:	b580      	push	{r7, lr}
 80040ec:	b082      	sub	sp, #8
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	0018      	movs	r0, r3
 80040f6:	f7ff ffbf 	bl	8004078 <SysTick_Config>
 80040fa:	0003      	movs	r3, r0
}
 80040fc:	0018      	movs	r0, r3
 80040fe:	46bd      	mov	sp, r7
 8004100:	b002      	add	sp, #8
 8004102:	bd80      	pop	{r7, pc}

08004104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004112:	2300      	movs	r3, #0
 8004114:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004116:	2300      	movs	r3, #0
 8004118:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800411a:	e155      	b.n	80043c8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2101      	movs	r1, #1
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	4091      	lsls	r1, r2
 8004126:	000a      	movs	r2, r1
 8004128:	4013      	ands	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d100      	bne.n	8004134 <HAL_GPIO_Init+0x30>
 8004132:	e146      	b.n	80043c2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	2203      	movs	r2, #3
 800413a:	4013      	ands	r3, r2
 800413c:	2b01      	cmp	r3, #1
 800413e:	d005      	beq.n	800414c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2203      	movs	r2, #3
 8004146:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004148:	2b02      	cmp	r3, #2
 800414a:	d130      	bne.n	80041ae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	2203      	movs	r2, #3
 8004158:	409a      	lsls	r2, r3
 800415a:	0013      	movs	r3, r2
 800415c:	43da      	mvns	r2, r3
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	4013      	ands	r3, r2
 8004162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	409a      	lsls	r2, r3
 800416e:	0013      	movs	r3, r2
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	4313      	orrs	r3, r2
 8004174:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004182:	2201      	movs	r2, #1
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	409a      	lsls	r2, r3
 8004188:	0013      	movs	r3, r2
 800418a:	43da      	mvns	r2, r3
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	4013      	ands	r3, r2
 8004190:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	091b      	lsrs	r3, r3, #4
 8004198:	2201      	movs	r2, #1
 800419a:	401a      	ands	r2, r3
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	409a      	lsls	r2, r3
 80041a0:	0013      	movs	r3, r2
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	2203      	movs	r2, #3
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b03      	cmp	r3, #3
 80041b8:	d017      	beq.n	80041ea <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	2203      	movs	r2, #3
 80041c6:	409a      	lsls	r2, r3
 80041c8:	0013      	movs	r3, r2
 80041ca:	43da      	mvns	r2, r3
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	4013      	ands	r3, r2
 80041d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	689a      	ldr	r2, [r3, #8]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	409a      	lsls	r2, r3
 80041dc:	0013      	movs	r3, r2
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	2203      	movs	r2, #3
 80041f0:	4013      	ands	r3, r2
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d123      	bne.n	800423e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	08da      	lsrs	r2, r3, #3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	3208      	adds	r2, #8
 80041fe:	0092      	lsls	r2, r2, #2
 8004200:	58d3      	ldr	r3, [r2, r3]
 8004202:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	2207      	movs	r2, #7
 8004208:	4013      	ands	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	220f      	movs	r2, #15
 800420e:	409a      	lsls	r2, r3
 8004210:	0013      	movs	r3, r2
 8004212:	43da      	mvns	r2, r3
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	4013      	ands	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	691a      	ldr	r2, [r3, #16]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	2107      	movs	r1, #7
 8004222:	400b      	ands	r3, r1
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	409a      	lsls	r2, r3
 8004228:	0013      	movs	r3, r2
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	4313      	orrs	r3, r2
 800422e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	08da      	lsrs	r2, r3, #3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3208      	adds	r2, #8
 8004238:	0092      	lsls	r2, r2, #2
 800423a:	6939      	ldr	r1, [r7, #16]
 800423c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	2203      	movs	r2, #3
 800424a:	409a      	lsls	r2, r3
 800424c:	0013      	movs	r3, r2
 800424e:	43da      	mvns	r2, r3
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	4013      	ands	r3, r2
 8004254:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	2203      	movs	r2, #3
 800425c:	401a      	ands	r2, r3
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	409a      	lsls	r2, r3
 8004264:	0013      	movs	r3, r2
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4313      	orrs	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	685a      	ldr	r2, [r3, #4]
 8004276:	23c0      	movs	r3, #192	; 0xc0
 8004278:	029b      	lsls	r3, r3, #10
 800427a:	4013      	ands	r3, r2
 800427c:	d100      	bne.n	8004280 <HAL_GPIO_Init+0x17c>
 800427e:	e0a0      	b.n	80043c2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004280:	4b57      	ldr	r3, [pc, #348]	; (80043e0 <HAL_GPIO_Init+0x2dc>)
 8004282:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004284:	4b56      	ldr	r3, [pc, #344]	; (80043e0 <HAL_GPIO_Init+0x2dc>)
 8004286:	2101      	movs	r1, #1
 8004288:	430a      	orrs	r2, r1
 800428a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800428c:	4a55      	ldr	r2, [pc, #340]	; (80043e4 <HAL_GPIO_Init+0x2e0>)
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	089b      	lsrs	r3, r3, #2
 8004292:	3302      	adds	r3, #2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	589b      	ldr	r3, [r3, r2]
 8004298:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	2203      	movs	r2, #3
 800429e:	4013      	ands	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	220f      	movs	r2, #15
 80042a4:	409a      	lsls	r2, r3
 80042a6:	0013      	movs	r3, r2
 80042a8:	43da      	mvns	r2, r3
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	4013      	ands	r3, r2
 80042ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	23a0      	movs	r3, #160	; 0xa0
 80042b4:	05db      	lsls	r3, r3, #23
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d01f      	beq.n	80042fa <HAL_GPIO_Init+0x1f6>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a4a      	ldr	r2, [pc, #296]	; (80043e8 <HAL_GPIO_Init+0x2e4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d019      	beq.n	80042f6 <HAL_GPIO_Init+0x1f2>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a49      	ldr	r2, [pc, #292]	; (80043ec <HAL_GPIO_Init+0x2e8>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d013      	beq.n	80042f2 <HAL_GPIO_Init+0x1ee>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a48      	ldr	r2, [pc, #288]	; (80043f0 <HAL_GPIO_Init+0x2ec>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d00d      	beq.n	80042ee <HAL_GPIO_Init+0x1ea>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a47      	ldr	r2, [pc, #284]	; (80043f4 <HAL_GPIO_Init+0x2f0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d007      	beq.n	80042ea <HAL_GPIO_Init+0x1e6>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a46      	ldr	r2, [pc, #280]	; (80043f8 <HAL_GPIO_Init+0x2f4>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d101      	bne.n	80042e6 <HAL_GPIO_Init+0x1e2>
 80042e2:	2305      	movs	r3, #5
 80042e4:	e00a      	b.n	80042fc <HAL_GPIO_Init+0x1f8>
 80042e6:	2306      	movs	r3, #6
 80042e8:	e008      	b.n	80042fc <HAL_GPIO_Init+0x1f8>
 80042ea:	2304      	movs	r3, #4
 80042ec:	e006      	b.n	80042fc <HAL_GPIO_Init+0x1f8>
 80042ee:	2303      	movs	r3, #3
 80042f0:	e004      	b.n	80042fc <HAL_GPIO_Init+0x1f8>
 80042f2:	2302      	movs	r3, #2
 80042f4:	e002      	b.n	80042fc <HAL_GPIO_Init+0x1f8>
 80042f6:	2301      	movs	r3, #1
 80042f8:	e000      	b.n	80042fc <HAL_GPIO_Init+0x1f8>
 80042fa:	2300      	movs	r3, #0
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	2103      	movs	r1, #3
 8004300:	400a      	ands	r2, r1
 8004302:	0092      	lsls	r2, r2, #2
 8004304:	4093      	lsls	r3, r2
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	4313      	orrs	r3, r2
 800430a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800430c:	4935      	ldr	r1, [pc, #212]	; (80043e4 <HAL_GPIO_Init+0x2e0>)
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	089b      	lsrs	r3, r3, #2
 8004312:	3302      	adds	r3, #2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800431a:	4b38      	ldr	r3, [pc, #224]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	43da      	mvns	r2, r3
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	4013      	ands	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	2380      	movs	r3, #128	; 0x80
 8004330:	035b      	lsls	r3, r3, #13
 8004332:	4013      	ands	r3, r2
 8004334:	d003      	beq.n	800433e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4313      	orrs	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800433e:	4b2f      	ldr	r3, [pc, #188]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004344:	4b2d      	ldr	r3, [pc, #180]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	43da      	mvns	r2, r3
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	4013      	ands	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	2380      	movs	r3, #128	; 0x80
 800435a:	039b      	lsls	r3, r3, #14
 800435c:	4013      	ands	r3, r2
 800435e:	d003      	beq.n	8004368 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4313      	orrs	r3, r2
 8004366:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004368:	4b24      	ldr	r3, [pc, #144]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800436e:	4b23      	ldr	r3, [pc, #140]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	43da      	mvns	r2, r3
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	4013      	ands	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	2380      	movs	r3, #128	; 0x80
 8004384:	029b      	lsls	r3, r3, #10
 8004386:	4013      	ands	r3, r2
 8004388:	d003      	beq.n	8004392 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	4313      	orrs	r3, r2
 8004390:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004392:	4b1a      	ldr	r3, [pc, #104]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004398:	4b18      	ldr	r3, [pc, #96]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	43da      	mvns	r2, r3
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	4013      	ands	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	2380      	movs	r3, #128	; 0x80
 80043ae:	025b      	lsls	r3, r3, #9
 80043b0:	4013      	ands	r3, r2
 80043b2:	d003      	beq.n	80043bc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80043bc:	4b0f      	ldr	r3, [pc, #60]	; (80043fc <HAL_GPIO_Init+0x2f8>)
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	3301      	adds	r3, #1
 80043c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	40da      	lsrs	r2, r3
 80043d0:	1e13      	subs	r3, r2, #0
 80043d2:	d000      	beq.n	80043d6 <HAL_GPIO_Init+0x2d2>
 80043d4:	e6a2      	b.n	800411c <HAL_GPIO_Init+0x18>
  }
}
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	46c0      	nop			; (mov r8, r8)
 80043da:	46bd      	mov	sp, r7
 80043dc:	b006      	add	sp, #24
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	40021000 	.word	0x40021000
 80043e4:	40010000 	.word	0x40010000
 80043e8:	50000400 	.word	0x50000400
 80043ec:	50000800 	.word	0x50000800
 80043f0:	50000c00 	.word	0x50000c00
 80043f4:	50001000 	.word	0x50001000
 80043f8:	50001c00 	.word	0x50001c00
 80043fc:	40010400 	.word	0x40010400

08004400 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	000a      	movs	r2, r1
 800440a:	1cbb      	adds	r3, r7, #2
 800440c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	1cba      	adds	r2, r7, #2
 8004414:	8812      	ldrh	r2, [r2, #0]
 8004416:	4013      	ands	r3, r2
 8004418:	d004      	beq.n	8004424 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800441a:	230f      	movs	r3, #15
 800441c:	18fb      	adds	r3, r7, r3
 800441e:	2201      	movs	r2, #1
 8004420:	701a      	strb	r2, [r3, #0]
 8004422:	e003      	b.n	800442c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004424:	230f      	movs	r3, #15
 8004426:	18fb      	adds	r3, r7, r3
 8004428:	2200      	movs	r2, #0
 800442a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800442c:	230f      	movs	r3, #15
 800442e:	18fb      	adds	r3, r7, r3
 8004430:	781b      	ldrb	r3, [r3, #0]
}
 8004432:	0018      	movs	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	b004      	add	sp, #16
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b082      	sub	sp, #8
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
 8004442:	0008      	movs	r0, r1
 8004444:	0011      	movs	r1, r2
 8004446:	1cbb      	adds	r3, r7, #2
 8004448:	1c02      	adds	r2, r0, #0
 800444a:	801a      	strh	r2, [r3, #0]
 800444c:	1c7b      	adds	r3, r7, #1
 800444e:	1c0a      	adds	r2, r1, #0
 8004450:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004452:	1c7b      	adds	r3, r7, #1
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d004      	beq.n	8004464 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800445a:	1cbb      	adds	r3, r7, #2
 800445c:	881a      	ldrh	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004462:	e003      	b.n	800446c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004464:	1cbb      	adds	r3, r7, #2
 8004466:	881a      	ldrh	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800446c:	46c0      	nop			; (mov r8, r8)
 800446e:	46bd      	mov	sp, r7
 8004470:	b002      	add	sp, #8
 8004472:	bd80      	pop	{r7, pc}

08004474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004474:	b5b0      	push	{r4, r5, r7, lr}
 8004476:	b08a      	sub	sp, #40	; 0x28
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d102      	bne.n	8004488 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	f000 fb6c 	bl	8004b60 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004488:	4bc8      	ldr	r3, [pc, #800]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	220c      	movs	r2, #12
 800448e:	4013      	ands	r3, r2
 8004490:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004492:	4bc6      	ldr	r3, [pc, #792]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004494:	68da      	ldr	r2, [r3, #12]
 8004496:	2380      	movs	r3, #128	; 0x80
 8004498:	025b      	lsls	r3, r3, #9
 800449a:	4013      	ands	r3, r2
 800449c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2201      	movs	r2, #1
 80044a4:	4013      	ands	r3, r2
 80044a6:	d100      	bne.n	80044aa <HAL_RCC_OscConfig+0x36>
 80044a8:	e07d      	b.n	80045a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	2b08      	cmp	r3, #8
 80044ae:	d007      	beq.n	80044c0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b0c      	cmp	r3, #12
 80044b4:	d112      	bne.n	80044dc <HAL_RCC_OscConfig+0x68>
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	2380      	movs	r3, #128	; 0x80
 80044ba:	025b      	lsls	r3, r3, #9
 80044bc:	429a      	cmp	r2, r3
 80044be:	d10d      	bne.n	80044dc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c0:	4bba      	ldr	r3, [pc, #744]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	2380      	movs	r3, #128	; 0x80
 80044c6:	029b      	lsls	r3, r3, #10
 80044c8:	4013      	ands	r3, r2
 80044ca:	d100      	bne.n	80044ce <HAL_RCC_OscConfig+0x5a>
 80044cc:	e06a      	b.n	80045a4 <HAL_RCC_OscConfig+0x130>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d166      	bne.n	80045a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	f000 fb42 	bl	8004b60 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	2380      	movs	r3, #128	; 0x80
 80044e2:	025b      	lsls	r3, r3, #9
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d107      	bne.n	80044f8 <HAL_RCC_OscConfig+0x84>
 80044e8:	4bb0      	ldr	r3, [pc, #704]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	4baf      	ldr	r3, [pc, #700]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80044ee:	2180      	movs	r1, #128	; 0x80
 80044f0:	0249      	lsls	r1, r1, #9
 80044f2:	430a      	orrs	r2, r1
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	e027      	b.n	8004548 <HAL_RCC_OscConfig+0xd4>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	23a0      	movs	r3, #160	; 0xa0
 80044fe:	02db      	lsls	r3, r3, #11
 8004500:	429a      	cmp	r2, r3
 8004502:	d10e      	bne.n	8004522 <HAL_RCC_OscConfig+0xae>
 8004504:	4ba9      	ldr	r3, [pc, #676]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	4ba8      	ldr	r3, [pc, #672]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800450a:	2180      	movs	r1, #128	; 0x80
 800450c:	02c9      	lsls	r1, r1, #11
 800450e:	430a      	orrs	r2, r1
 8004510:	601a      	str	r2, [r3, #0]
 8004512:	4ba6      	ldr	r3, [pc, #664]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	4ba5      	ldr	r3, [pc, #660]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004518:	2180      	movs	r1, #128	; 0x80
 800451a:	0249      	lsls	r1, r1, #9
 800451c:	430a      	orrs	r2, r1
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e012      	b.n	8004548 <HAL_RCC_OscConfig+0xd4>
 8004522:	4ba2      	ldr	r3, [pc, #648]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	4ba1      	ldr	r3, [pc, #644]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004528:	49a1      	ldr	r1, [pc, #644]	; (80047b0 <HAL_RCC_OscConfig+0x33c>)
 800452a:	400a      	ands	r2, r1
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	4b9f      	ldr	r3, [pc, #636]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	2380      	movs	r3, #128	; 0x80
 8004534:	025b      	lsls	r3, r3, #9
 8004536:	4013      	ands	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4b9b      	ldr	r3, [pc, #620]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	4b9a      	ldr	r3, [pc, #616]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004542:	499c      	ldr	r1, [pc, #624]	; (80047b4 <HAL_RCC_OscConfig+0x340>)
 8004544:	400a      	ands	r2, r1
 8004546:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d014      	beq.n	800457a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004550:	f7ff fb1a 	bl	8003b88 <HAL_GetTick>
 8004554:	0003      	movs	r3, r0
 8004556:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800455a:	f7ff fb15 	bl	8003b88 <HAL_GetTick>
 800455e:	0002      	movs	r2, r0
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b64      	cmp	r3, #100	; 0x64
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e2f9      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800456c:	4b8f      	ldr	r3, [pc, #572]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	2380      	movs	r3, #128	; 0x80
 8004572:	029b      	lsls	r3, r3, #10
 8004574:	4013      	ands	r3, r2
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0xe6>
 8004578:	e015      	b.n	80045a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457a:	f7ff fb05 	bl	8003b88 <HAL_GetTick>
 800457e:	0003      	movs	r3, r0
 8004580:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004584:	f7ff fb00 	bl	8003b88 <HAL_GetTick>
 8004588:	0002      	movs	r2, r0
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b64      	cmp	r3, #100	; 0x64
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e2e4      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004596:	4b85      	ldr	r3, [pc, #532]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	2380      	movs	r3, #128	; 0x80
 800459c:	029b      	lsls	r3, r3, #10
 800459e:	4013      	ands	r3, r2
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x110>
 80045a2:	e000      	b.n	80045a6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045a4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2202      	movs	r2, #2
 80045ac:	4013      	ands	r3, r2
 80045ae:	d100      	bne.n	80045b2 <HAL_RCC_OscConfig+0x13e>
 80045b0:	e099      	b.n	80046e6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80045b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ba:	2220      	movs	r2, #32
 80045bc:	4013      	ands	r3, r2
 80045be:	d009      	beq.n	80045d4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80045c0:	4b7a      	ldr	r3, [pc, #488]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	4b79      	ldr	r3, [pc, #484]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80045c6:	2120      	movs	r1, #32
 80045c8:	430a      	orrs	r2, r1
 80045ca:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80045cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ce:	2220      	movs	r2, #32
 80045d0:	4393      	bics	r3, r2
 80045d2:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	2b04      	cmp	r3, #4
 80045d8:	d005      	beq.n	80045e6 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	2b0c      	cmp	r3, #12
 80045de:	d13e      	bne.n	800465e <HAL_RCC_OscConfig+0x1ea>
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d13b      	bne.n	800465e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80045e6:	4b71      	ldr	r3, [pc, #452]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2204      	movs	r2, #4
 80045ec:	4013      	ands	r3, r2
 80045ee:	d004      	beq.n	80045fa <HAL_RCC_OscConfig+0x186>
 80045f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e2b2      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045fa:	4b6c      	ldr	r3, [pc, #432]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	4a6e      	ldr	r2, [pc, #440]	; (80047b8 <HAL_RCC_OscConfig+0x344>)
 8004600:	4013      	ands	r3, r2
 8004602:	0019      	movs	r1, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	021a      	lsls	r2, r3, #8
 800460a:	4b68      	ldr	r3, [pc, #416]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800460c:	430a      	orrs	r2, r1
 800460e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004610:	4b66      	ldr	r3, [pc, #408]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2209      	movs	r2, #9
 8004616:	4393      	bics	r3, r2
 8004618:	0019      	movs	r1, r3
 800461a:	4b64      	ldr	r3, [pc, #400]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800461c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800461e:	430a      	orrs	r2, r1
 8004620:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004622:	f000 fbeb 	bl	8004dfc <HAL_RCC_GetSysClockFreq>
 8004626:	0001      	movs	r1, r0
 8004628:	4b60      	ldr	r3, [pc, #384]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	091b      	lsrs	r3, r3, #4
 800462e:	220f      	movs	r2, #15
 8004630:	4013      	ands	r3, r2
 8004632:	4a62      	ldr	r2, [pc, #392]	; (80047bc <HAL_RCC_OscConfig+0x348>)
 8004634:	5cd3      	ldrb	r3, [r2, r3]
 8004636:	000a      	movs	r2, r1
 8004638:	40da      	lsrs	r2, r3
 800463a:	4b61      	ldr	r3, [pc, #388]	; (80047c0 <HAL_RCC_OscConfig+0x34c>)
 800463c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800463e:	4b61      	ldr	r3, [pc, #388]	; (80047c4 <HAL_RCC_OscConfig+0x350>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2513      	movs	r5, #19
 8004644:	197c      	adds	r4, r7, r5
 8004646:	0018      	movs	r0, r3
 8004648:	f7ff fa58 	bl	8003afc <HAL_InitTick>
 800464c:	0003      	movs	r3, r0
 800464e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004650:	197b      	adds	r3, r7, r5
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d046      	beq.n	80046e6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004658:	197b      	adds	r3, r7, r5
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	e280      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	2b00      	cmp	r3, #0
 8004662:	d027      	beq.n	80046b4 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004664:	4b51      	ldr	r3, [pc, #324]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2209      	movs	r2, #9
 800466a:	4393      	bics	r3, r2
 800466c:	0019      	movs	r1, r3
 800466e:	4b4f      	ldr	r3, [pc, #316]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004672:	430a      	orrs	r2, r1
 8004674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004676:	f7ff fa87 	bl	8003b88 <HAL_GetTick>
 800467a:	0003      	movs	r3, r0
 800467c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004680:	f7ff fa82 	bl	8003b88 <HAL_GetTick>
 8004684:	0002      	movs	r2, r0
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e266      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004692:	4b46      	ldr	r3, [pc, #280]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2204      	movs	r2, #4
 8004698:	4013      	ands	r3, r2
 800469a:	d0f1      	beq.n	8004680 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800469c:	4b43      	ldr	r3, [pc, #268]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	4a45      	ldr	r2, [pc, #276]	; (80047b8 <HAL_RCC_OscConfig+0x344>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	0019      	movs	r1, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	021a      	lsls	r2, r3, #8
 80046ac:	4b3f      	ldr	r3, [pc, #252]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80046ae:	430a      	orrs	r2, r1
 80046b0:	605a      	str	r2, [r3, #4]
 80046b2:	e018      	b.n	80046e6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046b4:	4b3d      	ldr	r3, [pc, #244]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	4b3c      	ldr	r3, [pc, #240]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80046ba:	2101      	movs	r1, #1
 80046bc:	438a      	bics	r2, r1
 80046be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c0:	f7ff fa62 	bl	8003b88 <HAL_GetTick>
 80046c4:	0003      	movs	r3, r0
 80046c6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046ca:	f7ff fa5d 	bl	8003b88 <HAL_GetTick>
 80046ce:	0002      	movs	r2, r0
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e241      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80046dc:	4b33      	ldr	r3, [pc, #204]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2204      	movs	r2, #4
 80046e2:	4013      	ands	r3, r2
 80046e4:	d1f1      	bne.n	80046ca <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2210      	movs	r2, #16
 80046ec:	4013      	ands	r3, r2
 80046ee:	d100      	bne.n	80046f2 <HAL_RCC_OscConfig+0x27e>
 80046f0:	e0a1      	b.n	8004836 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d140      	bne.n	800477a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046f8:	4b2c      	ldr	r3, [pc, #176]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	2380      	movs	r3, #128	; 0x80
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4013      	ands	r3, r2
 8004702:	d005      	beq.n	8004710 <HAL_RCC_OscConfig+0x29c>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e227      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004710:	4b26      	ldr	r3, [pc, #152]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	4a2c      	ldr	r2, [pc, #176]	; (80047c8 <HAL_RCC_OscConfig+0x354>)
 8004716:	4013      	ands	r3, r2
 8004718:	0019      	movs	r1, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1a      	ldr	r2, [r3, #32]
 800471e:	4b23      	ldr	r3, [pc, #140]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004720:	430a      	orrs	r2, r1
 8004722:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004724:	4b21      	ldr	r3, [pc, #132]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	021b      	lsls	r3, r3, #8
 800472a:	0a19      	lsrs	r1, r3, #8
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	061a      	lsls	r2, r3, #24
 8004732:	4b1e      	ldr	r3, [pc, #120]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004734:	430a      	orrs	r2, r1
 8004736:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	0b5b      	lsrs	r3, r3, #13
 800473e:	3301      	adds	r3, #1
 8004740:	2280      	movs	r2, #128	; 0x80
 8004742:	0212      	lsls	r2, r2, #8
 8004744:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004746:	4b19      	ldr	r3, [pc, #100]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	091b      	lsrs	r3, r3, #4
 800474c:	210f      	movs	r1, #15
 800474e:	400b      	ands	r3, r1
 8004750:	491a      	ldr	r1, [pc, #104]	; (80047bc <HAL_RCC_OscConfig+0x348>)
 8004752:	5ccb      	ldrb	r3, [r1, r3]
 8004754:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004756:	4b1a      	ldr	r3, [pc, #104]	; (80047c0 <HAL_RCC_OscConfig+0x34c>)
 8004758:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800475a:	4b1a      	ldr	r3, [pc, #104]	; (80047c4 <HAL_RCC_OscConfig+0x350>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2513      	movs	r5, #19
 8004760:	197c      	adds	r4, r7, r5
 8004762:	0018      	movs	r0, r3
 8004764:	f7ff f9ca 	bl	8003afc <HAL_InitTick>
 8004768:	0003      	movs	r3, r0
 800476a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800476c:	197b      	adds	r3, r7, r5
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d060      	beq.n	8004836 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8004774:	197b      	adds	r3, r7, r5
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	e1f2      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d03f      	beq.n	8004802 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004782:	4b0a      	ldr	r3, [pc, #40]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	4b09      	ldr	r3, [pc, #36]	; (80047ac <HAL_RCC_OscConfig+0x338>)
 8004788:	2180      	movs	r1, #128	; 0x80
 800478a:	0049      	lsls	r1, r1, #1
 800478c:	430a      	orrs	r2, r1
 800478e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7ff f9fa 	bl	8003b88 <HAL_GetTick>
 8004794:	0003      	movs	r3, r0
 8004796:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004798:	e018      	b.n	80047cc <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800479a:	f7ff f9f5 	bl	8003b88 <HAL_GetTick>
 800479e:	0002      	movs	r2, r0
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d911      	bls.n	80047cc <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e1d9      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
 80047ac:	40021000 	.word	0x40021000
 80047b0:	fffeffff 	.word	0xfffeffff
 80047b4:	fffbffff 	.word	0xfffbffff
 80047b8:	ffffe0ff 	.word	0xffffe0ff
 80047bc:	0800a448 	.word	0x0800a448
 80047c0:	20000004 	.word	0x20000004
 80047c4:	20000008 	.word	0x20000008
 80047c8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80047cc:	4bc9      	ldr	r3, [pc, #804]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	2380      	movs	r3, #128	; 0x80
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4013      	ands	r3, r2
 80047d6:	d0e0      	beq.n	800479a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047d8:	4bc6      	ldr	r3, [pc, #792]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4ac6      	ldr	r2, [pc, #792]	; (8004af8 <HAL_RCC_OscConfig+0x684>)
 80047de:	4013      	ands	r3, r2
 80047e0:	0019      	movs	r1, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1a      	ldr	r2, [r3, #32]
 80047e6:	4bc3      	ldr	r3, [pc, #780]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80047e8:	430a      	orrs	r2, r1
 80047ea:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047ec:	4bc1      	ldr	r3, [pc, #772]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	021b      	lsls	r3, r3, #8
 80047f2:	0a19      	lsrs	r1, r3, #8
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	69db      	ldr	r3, [r3, #28]
 80047f8:	061a      	lsls	r2, r3, #24
 80047fa:	4bbe      	ldr	r3, [pc, #760]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80047fc:	430a      	orrs	r2, r1
 80047fe:	605a      	str	r2, [r3, #4]
 8004800:	e019      	b.n	8004836 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004802:	4bbc      	ldr	r3, [pc, #752]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	4bbb      	ldr	r3, [pc, #748]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004808:	49bc      	ldr	r1, [pc, #752]	; (8004afc <HAL_RCC_OscConfig+0x688>)
 800480a:	400a      	ands	r2, r1
 800480c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480e:	f7ff f9bb 	bl	8003b88 <HAL_GetTick>
 8004812:	0003      	movs	r3, r0
 8004814:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004816:	e008      	b.n	800482a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004818:	f7ff f9b6 	bl	8003b88 <HAL_GetTick>
 800481c:	0002      	movs	r2, r0
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e19a      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800482a:	4bb2      	ldr	r3, [pc, #712]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	2380      	movs	r3, #128	; 0x80
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	4013      	ands	r3, r2
 8004834:	d1f0      	bne.n	8004818 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2208      	movs	r2, #8
 800483c:	4013      	ands	r3, r2
 800483e:	d036      	beq.n	80048ae <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	695b      	ldr	r3, [r3, #20]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d019      	beq.n	800487c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004848:	4baa      	ldr	r3, [pc, #680]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800484a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800484c:	4ba9      	ldr	r3, [pc, #676]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800484e:	2101      	movs	r1, #1
 8004850:	430a      	orrs	r2, r1
 8004852:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004854:	f7ff f998 	bl	8003b88 <HAL_GetTick>
 8004858:	0003      	movs	r3, r0
 800485a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800485c:	e008      	b.n	8004870 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800485e:	f7ff f993 	bl	8003b88 <HAL_GetTick>
 8004862:	0002      	movs	r2, r0
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e177      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004870:	4ba0      	ldr	r3, [pc, #640]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004874:	2202      	movs	r2, #2
 8004876:	4013      	ands	r3, r2
 8004878:	d0f1      	beq.n	800485e <HAL_RCC_OscConfig+0x3ea>
 800487a:	e018      	b.n	80048ae <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800487c:	4b9d      	ldr	r3, [pc, #628]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800487e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004880:	4b9c      	ldr	r3, [pc, #624]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004882:	2101      	movs	r1, #1
 8004884:	438a      	bics	r2, r1
 8004886:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004888:	f7ff f97e 	bl	8003b88 <HAL_GetTick>
 800488c:	0003      	movs	r3, r0
 800488e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004890:	e008      	b.n	80048a4 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004892:	f7ff f979 	bl	8003b88 <HAL_GetTick>
 8004896:	0002      	movs	r2, r0
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	2b02      	cmp	r3, #2
 800489e:	d901      	bls.n	80048a4 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e15d      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80048a4:	4b93      	ldr	r3, [pc, #588]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80048a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048a8:	2202      	movs	r2, #2
 80048aa:	4013      	ands	r3, r2
 80048ac:	d1f1      	bne.n	8004892 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2204      	movs	r2, #4
 80048b4:	4013      	ands	r3, r2
 80048b6:	d100      	bne.n	80048ba <HAL_RCC_OscConfig+0x446>
 80048b8:	e0ae      	b.n	8004a18 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ba:	2023      	movs	r0, #35	; 0x23
 80048bc:	183b      	adds	r3, r7, r0
 80048be:	2200      	movs	r2, #0
 80048c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048c2:	4b8c      	ldr	r3, [pc, #560]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80048c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048c6:	2380      	movs	r3, #128	; 0x80
 80048c8:	055b      	lsls	r3, r3, #21
 80048ca:	4013      	ands	r3, r2
 80048cc:	d109      	bne.n	80048e2 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ce:	4b89      	ldr	r3, [pc, #548]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80048d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048d2:	4b88      	ldr	r3, [pc, #544]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80048d4:	2180      	movs	r1, #128	; 0x80
 80048d6:	0549      	lsls	r1, r1, #21
 80048d8:	430a      	orrs	r2, r1
 80048da:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80048dc:	183b      	adds	r3, r7, r0
 80048de:	2201      	movs	r2, #1
 80048e0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048e2:	4b87      	ldr	r3, [pc, #540]	; (8004b00 <HAL_RCC_OscConfig+0x68c>)
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	2380      	movs	r3, #128	; 0x80
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	4013      	ands	r3, r2
 80048ec:	d11a      	bne.n	8004924 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048ee:	4b84      	ldr	r3, [pc, #528]	; (8004b00 <HAL_RCC_OscConfig+0x68c>)
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	4b83      	ldr	r3, [pc, #524]	; (8004b00 <HAL_RCC_OscConfig+0x68c>)
 80048f4:	2180      	movs	r1, #128	; 0x80
 80048f6:	0049      	lsls	r1, r1, #1
 80048f8:	430a      	orrs	r2, r1
 80048fa:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048fc:	f7ff f944 	bl	8003b88 <HAL_GetTick>
 8004900:	0003      	movs	r3, r0
 8004902:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004906:	f7ff f93f 	bl	8003b88 <HAL_GetTick>
 800490a:	0002      	movs	r2, r0
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b64      	cmp	r3, #100	; 0x64
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e123      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004918:	4b79      	ldr	r3, [pc, #484]	; (8004b00 <HAL_RCC_OscConfig+0x68c>)
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	2380      	movs	r3, #128	; 0x80
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	4013      	ands	r3, r2
 8004922:	d0f0      	beq.n	8004906 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	2380      	movs	r3, #128	; 0x80
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	429a      	cmp	r2, r3
 800492e:	d107      	bne.n	8004940 <HAL_RCC_OscConfig+0x4cc>
 8004930:	4b70      	ldr	r3, [pc, #448]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004932:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004934:	4b6f      	ldr	r3, [pc, #444]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004936:	2180      	movs	r1, #128	; 0x80
 8004938:	0049      	lsls	r1, r1, #1
 800493a:	430a      	orrs	r2, r1
 800493c:	651a      	str	r2, [r3, #80]	; 0x50
 800493e:	e031      	b.n	80049a4 <HAL_RCC_OscConfig+0x530>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d10c      	bne.n	8004962 <HAL_RCC_OscConfig+0x4ee>
 8004948:	4b6a      	ldr	r3, [pc, #424]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800494a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800494c:	4b69      	ldr	r3, [pc, #420]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800494e:	496b      	ldr	r1, [pc, #428]	; (8004afc <HAL_RCC_OscConfig+0x688>)
 8004950:	400a      	ands	r2, r1
 8004952:	651a      	str	r2, [r3, #80]	; 0x50
 8004954:	4b67      	ldr	r3, [pc, #412]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004956:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004958:	4b66      	ldr	r3, [pc, #408]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800495a:	496a      	ldr	r1, [pc, #424]	; (8004b04 <HAL_RCC_OscConfig+0x690>)
 800495c:	400a      	ands	r2, r1
 800495e:	651a      	str	r2, [r3, #80]	; 0x50
 8004960:	e020      	b.n	80049a4 <HAL_RCC_OscConfig+0x530>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	23a0      	movs	r3, #160	; 0xa0
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	429a      	cmp	r2, r3
 800496c:	d10e      	bne.n	800498c <HAL_RCC_OscConfig+0x518>
 800496e:	4b61      	ldr	r3, [pc, #388]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004970:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004972:	4b60      	ldr	r3, [pc, #384]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004974:	2180      	movs	r1, #128	; 0x80
 8004976:	00c9      	lsls	r1, r1, #3
 8004978:	430a      	orrs	r2, r1
 800497a:	651a      	str	r2, [r3, #80]	; 0x50
 800497c:	4b5d      	ldr	r3, [pc, #372]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800497e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004980:	4b5c      	ldr	r3, [pc, #368]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004982:	2180      	movs	r1, #128	; 0x80
 8004984:	0049      	lsls	r1, r1, #1
 8004986:	430a      	orrs	r2, r1
 8004988:	651a      	str	r2, [r3, #80]	; 0x50
 800498a:	e00b      	b.n	80049a4 <HAL_RCC_OscConfig+0x530>
 800498c:	4b59      	ldr	r3, [pc, #356]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800498e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004990:	4b58      	ldr	r3, [pc, #352]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004992:	495a      	ldr	r1, [pc, #360]	; (8004afc <HAL_RCC_OscConfig+0x688>)
 8004994:	400a      	ands	r2, r1
 8004996:	651a      	str	r2, [r3, #80]	; 0x50
 8004998:	4b56      	ldr	r3, [pc, #344]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800499a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800499c:	4b55      	ldr	r3, [pc, #340]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 800499e:	4959      	ldr	r1, [pc, #356]	; (8004b04 <HAL_RCC_OscConfig+0x690>)
 80049a0:	400a      	ands	r2, r1
 80049a2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d015      	beq.n	80049d8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ac:	f7ff f8ec 	bl	8003b88 <HAL_GetTick>
 80049b0:	0003      	movs	r3, r0
 80049b2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80049b4:	e009      	b.n	80049ca <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049b6:	f7ff f8e7 	bl	8003b88 <HAL_GetTick>
 80049ba:	0002      	movs	r2, r0
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	4a51      	ldr	r2, [pc, #324]	; (8004b08 <HAL_RCC_OscConfig+0x694>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e0ca      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80049ca:	4b4a      	ldr	r3, [pc, #296]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80049cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80049ce:	2380      	movs	r3, #128	; 0x80
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4013      	ands	r3, r2
 80049d4:	d0ef      	beq.n	80049b6 <HAL_RCC_OscConfig+0x542>
 80049d6:	e014      	b.n	8004a02 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049d8:	f7ff f8d6 	bl	8003b88 <HAL_GetTick>
 80049dc:	0003      	movs	r3, r0
 80049de:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80049e0:	e009      	b.n	80049f6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049e2:	f7ff f8d1 	bl	8003b88 <HAL_GetTick>
 80049e6:	0002      	movs	r2, r0
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	4a46      	ldr	r2, [pc, #280]	; (8004b08 <HAL_RCC_OscConfig+0x694>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e0b4      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80049f6:	4b3f      	ldr	r3, [pc, #252]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 80049f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80049fa:	2380      	movs	r3, #128	; 0x80
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	4013      	ands	r3, r2
 8004a00:	d1ef      	bne.n	80049e2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004a02:	2323      	movs	r3, #35	; 0x23
 8004a04:	18fb      	adds	r3, r7, r3
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d105      	bne.n	8004a18 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a0c:	4b39      	ldr	r3, [pc, #228]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a10:	4b38      	ldr	r3, [pc, #224]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a12:	493e      	ldr	r1, [pc, #248]	; (8004b0c <HAL_RCC_OscConfig+0x698>)
 8004a14:	400a      	ands	r2, r1
 8004a16:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d100      	bne.n	8004a22 <HAL_RCC_OscConfig+0x5ae>
 8004a20:	e09d      	b.n	8004b5e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	2b0c      	cmp	r3, #12
 8004a26:	d100      	bne.n	8004a2a <HAL_RCC_OscConfig+0x5b6>
 8004a28:	e076      	b.n	8004b18 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d145      	bne.n	8004abe <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a32:	4b30      	ldr	r3, [pc, #192]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	4b2f      	ldr	r3, [pc, #188]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a38:	4935      	ldr	r1, [pc, #212]	; (8004b10 <HAL_RCC_OscConfig+0x69c>)
 8004a3a:	400a      	ands	r2, r1
 8004a3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a3e:	f7ff f8a3 	bl	8003b88 <HAL_GetTick>
 8004a42:	0003      	movs	r3, r0
 8004a44:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a48:	f7ff f89e 	bl	8003b88 <HAL_GetTick>
 8004a4c:	0002      	movs	r2, r0
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e082      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a5a:	4b26      	ldr	r3, [pc, #152]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	2380      	movs	r3, #128	; 0x80
 8004a60:	049b      	lsls	r3, r3, #18
 8004a62:	4013      	ands	r3, r2
 8004a64:	d1f0      	bne.n	8004a48 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a66:	4b23      	ldr	r3, [pc, #140]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	4a2a      	ldr	r2, [pc, #168]	; (8004b14 <HAL_RCC_OscConfig+0x6a0>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	0019      	movs	r1, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a78:	431a      	orrs	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	4b1c      	ldr	r3, [pc, #112]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a82:	430a      	orrs	r2, r1
 8004a84:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a86:	4b1b      	ldr	r3, [pc, #108]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	4b1a      	ldr	r3, [pc, #104]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004a8c:	2180      	movs	r1, #128	; 0x80
 8004a8e:	0449      	lsls	r1, r1, #17
 8004a90:	430a      	orrs	r2, r1
 8004a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a94:	f7ff f878 	bl	8003b88 <HAL_GetTick>
 8004a98:	0003      	movs	r3, r0
 8004a9a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004a9c:	e008      	b.n	8004ab0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a9e:	f7ff f873 	bl	8003b88 <HAL_GetTick>
 8004aa2:	0002      	movs	r2, r0
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e057      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004ab0:	4b10      	ldr	r3, [pc, #64]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	2380      	movs	r3, #128	; 0x80
 8004ab6:	049b      	lsls	r3, r3, #18
 8004ab8:	4013      	ands	r3, r2
 8004aba:	d0f0      	beq.n	8004a9e <HAL_RCC_OscConfig+0x62a>
 8004abc:	e04f      	b.n	8004b5e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004abe:	4b0d      	ldr	r3, [pc, #52]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	4b0c      	ldr	r3, [pc, #48]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004ac4:	4912      	ldr	r1, [pc, #72]	; (8004b10 <HAL_RCC_OscConfig+0x69c>)
 8004ac6:	400a      	ands	r2, r1
 8004ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aca:	f7ff f85d 	bl	8003b88 <HAL_GetTick>
 8004ace:	0003      	movs	r3, r0
 8004ad0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ad4:	f7ff f858 	bl	8003b88 <HAL_GetTick>
 8004ad8:	0002      	movs	r2, r0
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e03c      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004ae6:	4b03      	ldr	r3, [pc, #12]	; (8004af4 <HAL_RCC_OscConfig+0x680>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	2380      	movs	r3, #128	; 0x80
 8004aec:	049b      	lsls	r3, r3, #18
 8004aee:	4013      	ands	r3, r2
 8004af0:	d1f0      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x660>
 8004af2:	e034      	b.n	8004b5e <HAL_RCC_OscConfig+0x6ea>
 8004af4:	40021000 	.word	0x40021000
 8004af8:	ffff1fff 	.word	0xffff1fff
 8004afc:	fffffeff 	.word	0xfffffeff
 8004b00:	40007000 	.word	0x40007000
 8004b04:	fffffbff 	.word	0xfffffbff
 8004b08:	00001388 	.word	0x00001388
 8004b0c:	efffffff 	.word	0xefffffff
 8004b10:	feffffff 	.word	0xfeffffff
 8004b14:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d101      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e01d      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b24:	4b10      	ldr	r3, [pc, #64]	; (8004b68 <HAL_RCC_OscConfig+0x6f4>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	2380      	movs	r3, #128	; 0x80
 8004b2e:	025b      	lsls	r3, r3, #9
 8004b30:	401a      	ands	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d10f      	bne.n	8004b5a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004b3a:	69ba      	ldr	r2, [r7, #24]
 8004b3c:	23f0      	movs	r3, #240	; 0xf0
 8004b3e:	039b      	lsls	r3, r3, #14
 8004b40:	401a      	ands	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d107      	bne.n	8004b5a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004b4a:	69ba      	ldr	r2, [r7, #24]
 8004b4c:	23c0      	movs	r3, #192	; 0xc0
 8004b4e:	041b      	lsls	r3, r3, #16
 8004b50:	401a      	ands	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d001      	beq.n	8004b5e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e000      	b.n	8004b60 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	0018      	movs	r0, r3
 8004b62:	46bd      	mov	sp, r7
 8004b64:	b00a      	add	sp, #40	; 0x28
 8004b66:	bdb0      	pop	{r4, r5, r7, pc}
 8004b68:	40021000 	.word	0x40021000

08004b6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b6c:	b5b0      	push	{r4, r5, r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d101      	bne.n	8004b80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e128      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b80:	4b96      	ldr	r3, [pc, #600]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2201      	movs	r2, #1
 8004b86:	4013      	ands	r3, r2
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d91e      	bls.n	8004bcc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8e:	4b93      	ldr	r3, [pc, #588]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2201      	movs	r2, #1
 8004b94:	4393      	bics	r3, r2
 8004b96:	0019      	movs	r1, r3
 8004b98:	4b90      	ldr	r3, [pc, #576]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ba0:	f7fe fff2 	bl	8003b88 <HAL_GetTick>
 8004ba4:	0003      	movs	r3, r0
 8004ba6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ba8:	e009      	b.n	8004bbe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004baa:	f7fe ffed 	bl	8003b88 <HAL_GetTick>
 8004bae:	0002      	movs	r2, r0
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	4a8a      	ldr	r2, [pc, #552]	; (8004de0 <HAL_RCC_ClockConfig+0x274>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e109      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bbe:	4b87      	ldr	r3, [pc, #540]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d1ee      	bne.n	8004baa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	d009      	beq.n	8004bea <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd6:	4b83      	ldr	r3, [pc, #524]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	22f0      	movs	r2, #240	; 0xf0
 8004bdc:	4393      	bics	r3, r2
 8004bde:	0019      	movs	r1, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	4b7f      	ldr	r3, [pc, #508]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004be6:	430a      	orrs	r2, r1
 8004be8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d100      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0x8a>
 8004bf4:	e089      	b.n	8004d0a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d107      	bne.n	8004c0e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bfe:	4b79      	ldr	r3, [pc, #484]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	2380      	movs	r3, #128	; 0x80
 8004c04:	029b      	lsls	r3, r3, #10
 8004c06:	4013      	ands	r3, r2
 8004c08:	d120      	bne.n	8004c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e0e1      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	d107      	bne.n	8004c26 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c16:	4b73      	ldr	r3, [pc, #460]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	2380      	movs	r3, #128	; 0x80
 8004c1c:	049b      	lsls	r3, r3, #18
 8004c1e:	4013      	ands	r3, r2
 8004c20:	d114      	bne.n	8004c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e0d5      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d106      	bne.n	8004c3c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c2e:	4b6d      	ldr	r3, [pc, #436]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2204      	movs	r2, #4
 8004c34:	4013      	ands	r3, r2
 8004c36:	d109      	bne.n	8004c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e0ca      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004c3c:	4b69      	ldr	r3, [pc, #420]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	2380      	movs	r3, #128	; 0x80
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	4013      	ands	r3, r2
 8004c46:	d101      	bne.n	8004c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e0c2      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c4c:	4b65      	ldr	r3, [pc, #404]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	2203      	movs	r2, #3
 8004c52:	4393      	bics	r3, r2
 8004c54:	0019      	movs	r1, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	4b62      	ldr	r3, [pc, #392]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c60:	f7fe ff92 	bl	8003b88 <HAL_GetTick>
 8004c64:	0003      	movs	r3, r0
 8004c66:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d111      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c70:	e009      	b.n	8004c86 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c72:	f7fe ff89 	bl	8003b88 <HAL_GetTick>
 8004c76:	0002      	movs	r2, r0
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	4a58      	ldr	r2, [pc, #352]	; (8004de0 <HAL_RCC_ClockConfig+0x274>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e0a5      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c86:	4b57      	ldr	r3, [pc, #348]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	220c      	movs	r2, #12
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	2b08      	cmp	r3, #8
 8004c90:	d1ef      	bne.n	8004c72 <HAL_RCC_ClockConfig+0x106>
 8004c92:	e03a      	b.n	8004d0a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b03      	cmp	r3, #3
 8004c9a:	d111      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c9c:	e009      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c9e:	f7fe ff73 	bl	8003b88 <HAL_GetTick>
 8004ca2:	0002      	movs	r2, r0
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	4a4d      	ldr	r2, [pc, #308]	; (8004de0 <HAL_RCC_ClockConfig+0x274>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e08f      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cb2:	4b4c      	ldr	r3, [pc, #304]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	220c      	movs	r2, #12
 8004cb8:	4013      	ands	r3, r2
 8004cba:	2b0c      	cmp	r3, #12
 8004cbc:	d1ef      	bne.n	8004c9e <HAL_RCC_ClockConfig+0x132>
 8004cbe:	e024      	b.n	8004d0a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d11b      	bne.n	8004d00 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cc8:	e009      	b.n	8004cde <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cca:	f7fe ff5d 	bl	8003b88 <HAL_GetTick>
 8004cce:	0002      	movs	r2, r0
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	4a42      	ldr	r2, [pc, #264]	; (8004de0 <HAL_RCC_ClockConfig+0x274>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e079      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cde:	4b41      	ldr	r3, [pc, #260]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	220c      	movs	r2, #12
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	2b04      	cmp	r3, #4
 8004ce8:	d1ef      	bne.n	8004cca <HAL_RCC_ClockConfig+0x15e>
 8004cea:	e00e      	b.n	8004d0a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cec:	f7fe ff4c 	bl	8003b88 <HAL_GetTick>
 8004cf0:	0002      	movs	r2, r0
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	4a3a      	ldr	r2, [pc, #232]	; (8004de0 <HAL_RCC_ClockConfig+0x274>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e068      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004d00:	4b38      	ldr	r3, [pc, #224]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	220c      	movs	r2, #12
 8004d06:	4013      	ands	r3, r2
 8004d08:	d1f0      	bne.n	8004cec <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d0a:	4b34      	ldr	r3, [pc, #208]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	4013      	ands	r3, r2
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d21e      	bcs.n	8004d56 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d18:	4b30      	ldr	r3, [pc, #192]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	4393      	bics	r3, r2
 8004d20:	0019      	movs	r1, r3
 8004d22:	4b2e      	ldr	r3, [pc, #184]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	430a      	orrs	r2, r1
 8004d28:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004d2a:	f7fe ff2d 	bl	8003b88 <HAL_GetTick>
 8004d2e:	0003      	movs	r3, r0
 8004d30:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d32:	e009      	b.n	8004d48 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d34:	f7fe ff28 	bl	8003b88 <HAL_GetTick>
 8004d38:	0002      	movs	r2, r0
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	4a28      	ldr	r2, [pc, #160]	; (8004de0 <HAL_RCC_ClockConfig+0x274>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d901      	bls.n	8004d48 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e044      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d48:	4b24      	ldr	r3, [pc, #144]	; (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	4013      	ands	r3, r2
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d1ee      	bne.n	8004d34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2204      	movs	r2, #4
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	d009      	beq.n	8004d74 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d60:	4b20      	ldr	r3, [pc, #128]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	4a20      	ldr	r2, [pc, #128]	; (8004de8 <HAL_RCC_ClockConfig+0x27c>)
 8004d66:	4013      	ands	r3, r2
 8004d68:	0019      	movs	r1, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68da      	ldr	r2, [r3, #12]
 8004d6e:	4b1d      	ldr	r3, [pc, #116]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004d70:	430a      	orrs	r2, r1
 8004d72:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2208      	movs	r2, #8
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	d00a      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d7e:	4b19      	ldr	r3, [pc, #100]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	4a1a      	ldr	r2, [pc, #104]	; (8004dec <HAL_RCC_ClockConfig+0x280>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	0019      	movs	r1, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	00da      	lsls	r2, r3, #3
 8004d8e:	4b15      	ldr	r3, [pc, #84]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004d90:	430a      	orrs	r2, r1
 8004d92:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d94:	f000 f832 	bl	8004dfc <HAL_RCC_GetSysClockFreq>
 8004d98:	0001      	movs	r1, r0
 8004d9a:	4b12      	ldr	r3, [pc, #72]	; (8004de4 <HAL_RCC_ClockConfig+0x278>)
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	091b      	lsrs	r3, r3, #4
 8004da0:	220f      	movs	r2, #15
 8004da2:	4013      	ands	r3, r2
 8004da4:	4a12      	ldr	r2, [pc, #72]	; (8004df0 <HAL_RCC_ClockConfig+0x284>)
 8004da6:	5cd3      	ldrb	r3, [r2, r3]
 8004da8:	000a      	movs	r2, r1
 8004daa:	40da      	lsrs	r2, r3
 8004dac:	4b11      	ldr	r3, [pc, #68]	; (8004df4 <HAL_RCC_ClockConfig+0x288>)
 8004dae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004db0:	4b11      	ldr	r3, [pc, #68]	; (8004df8 <HAL_RCC_ClockConfig+0x28c>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	250b      	movs	r5, #11
 8004db6:	197c      	adds	r4, r7, r5
 8004db8:	0018      	movs	r0, r3
 8004dba:	f7fe fe9f 	bl	8003afc <HAL_InitTick>
 8004dbe:	0003      	movs	r3, r0
 8004dc0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004dc2:	197b      	adds	r3, r7, r5
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d002      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004dca:	197b      	adds	r3, r7, r5
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	e000      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	b004      	add	sp, #16
 8004dd8:	bdb0      	pop	{r4, r5, r7, pc}
 8004dda:	46c0      	nop			; (mov r8, r8)
 8004ddc:	40022000 	.word	0x40022000
 8004de0:	00001388 	.word	0x00001388
 8004de4:	40021000 	.word	0x40021000
 8004de8:	fffff8ff 	.word	0xfffff8ff
 8004dec:	ffffc7ff 	.word	0xffffc7ff
 8004df0:	0800a448 	.word	0x0800a448
 8004df4:	20000004 	.word	0x20000004
 8004df8:	20000008 	.word	0x20000008

08004dfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dfc:	b5b0      	push	{r4, r5, r7, lr}
 8004dfe:	b08e      	sub	sp, #56	; 0x38
 8004e00:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004e02:	4b4c      	ldr	r3, [pc, #304]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e0a:	230c      	movs	r3, #12
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	2b0c      	cmp	r3, #12
 8004e10:	d014      	beq.n	8004e3c <HAL_RCC_GetSysClockFreq+0x40>
 8004e12:	d900      	bls.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1a>
 8004e14:	e07b      	b.n	8004f0e <HAL_RCC_GetSysClockFreq+0x112>
 8004e16:	2b04      	cmp	r3, #4
 8004e18:	d002      	beq.n	8004e20 <HAL_RCC_GetSysClockFreq+0x24>
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d00b      	beq.n	8004e36 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e1e:	e076      	b.n	8004f0e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004e20:	4b44      	ldr	r3, [pc, #272]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2210      	movs	r2, #16
 8004e26:	4013      	ands	r3, r2
 8004e28:	d002      	beq.n	8004e30 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004e2a:	4b43      	ldr	r3, [pc, #268]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004e2c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004e2e:	e07c      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8004e30:	4b42      	ldr	r3, [pc, #264]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x140>)
 8004e32:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004e34:	e079      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e36:	4b42      	ldr	r3, [pc, #264]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x144>)
 8004e38:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004e3a:	e076      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e3e:	0c9a      	lsrs	r2, r3, #18
 8004e40:	230f      	movs	r3, #15
 8004e42:	401a      	ands	r2, r3
 8004e44:	4b3f      	ldr	r3, [pc, #252]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x148>)
 8004e46:	5c9b      	ldrb	r3, [r3, r2]
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e4c:	0d9a      	lsrs	r2, r3, #22
 8004e4e:	2303      	movs	r3, #3
 8004e50:	4013      	ands	r3, r2
 8004e52:	3301      	adds	r3, #1
 8004e54:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e56:	4b37      	ldr	r3, [pc, #220]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	2380      	movs	r3, #128	; 0x80
 8004e5c:	025b      	lsls	r3, r3, #9
 8004e5e:	4013      	ands	r3, r2
 8004e60:	d01a      	beq.n	8004e98 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e64:	61bb      	str	r3, [r7, #24]
 8004e66:	2300      	movs	r3, #0
 8004e68:	61fb      	str	r3, [r7, #28]
 8004e6a:	4a35      	ldr	r2, [pc, #212]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x144>)
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	69b8      	ldr	r0, [r7, #24]
 8004e70:	69f9      	ldr	r1, [r7, #28]
 8004e72:	f7fb fb39 	bl	80004e8 <__aeabi_lmul>
 8004e76:	0002      	movs	r2, r0
 8004e78:	000b      	movs	r3, r1
 8004e7a:	0010      	movs	r0, r2
 8004e7c:	0019      	movs	r1, r3
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e80:	613b      	str	r3, [r7, #16]
 8004e82:	2300      	movs	r3, #0
 8004e84:	617b      	str	r3, [r7, #20]
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f7fb fb0d 	bl	80004a8 <__aeabi_uldivmod>
 8004e8e:	0002      	movs	r2, r0
 8004e90:	000b      	movs	r3, r1
 8004e92:	0013      	movs	r3, r2
 8004e94:	637b      	str	r3, [r7, #52]	; 0x34
 8004e96:	e037      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004e98:	4b26      	ldr	r3, [pc, #152]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2210      	movs	r2, #16
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d01a      	beq.n	8004ed8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8004ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea4:	60bb      	str	r3, [r7, #8]
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	60fb      	str	r3, [r7, #12]
 8004eaa:	4a23      	ldr	r2, [pc, #140]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004eac:	2300      	movs	r3, #0
 8004eae:	68b8      	ldr	r0, [r7, #8]
 8004eb0:	68f9      	ldr	r1, [r7, #12]
 8004eb2:	f7fb fb19 	bl	80004e8 <__aeabi_lmul>
 8004eb6:	0002      	movs	r2, r0
 8004eb8:	000b      	movs	r3, r1
 8004eba:	0010      	movs	r0, r2
 8004ebc:	0019      	movs	r1, r3
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec0:	603b      	str	r3, [r7, #0]
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	607b      	str	r3, [r7, #4]
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f7fb faed 	bl	80004a8 <__aeabi_uldivmod>
 8004ece:	0002      	movs	r2, r0
 8004ed0:	000b      	movs	r3, r1
 8004ed2:	0013      	movs	r3, r2
 8004ed4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ed6:	e017      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eda:	0018      	movs	r0, r3
 8004edc:	2300      	movs	r3, #0
 8004ede:	0019      	movs	r1, r3
 8004ee0:	4a16      	ldr	r2, [pc, #88]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x140>)
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f7fb fb00 	bl	80004e8 <__aeabi_lmul>
 8004ee8:	0002      	movs	r2, r0
 8004eea:	000b      	movs	r3, r1
 8004eec:	0010      	movs	r0, r2
 8004eee:	0019      	movs	r1, r3
 8004ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef2:	001c      	movs	r4, r3
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	001d      	movs	r5, r3
 8004ef8:	0022      	movs	r2, r4
 8004efa:	002b      	movs	r3, r5
 8004efc:	f7fb fad4 	bl	80004a8 <__aeabi_uldivmod>
 8004f00:	0002      	movs	r2, r0
 8004f02:	000b      	movs	r3, r1
 8004f04:	0013      	movs	r3, r2
 8004f06:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8004f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f0a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004f0c:	e00d      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004f0e:	4b09      	ldr	r3, [pc, #36]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	0b5b      	lsrs	r3, r3, #13
 8004f14:	2207      	movs	r2, #7
 8004f16:	4013      	ands	r3, r2
 8004f18:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	2280      	movs	r2, #128	; 0x80
 8004f20:	0212      	lsls	r2, r2, #8
 8004f22:	409a      	lsls	r2, r3
 8004f24:	0013      	movs	r3, r2
 8004f26:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004f28:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004f2c:	0018      	movs	r0, r3
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	b00e      	add	sp, #56	; 0x38
 8004f32:	bdb0      	pop	{r4, r5, r7, pc}
 8004f34:	40021000 	.word	0x40021000
 8004f38:	003d0900 	.word	0x003d0900
 8004f3c:	00f42400 	.word	0x00f42400
 8004f40:	007a1200 	.word	0x007a1200
 8004f44:	0800a458 	.word	0x0800a458

08004f48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e07b      	b.n	8005052 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d109      	bne.n	8004f76 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	2382      	movs	r3, #130	; 0x82
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d009      	beq.n	8004f82 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	61da      	str	r2, [r3, #28]
 8004f74:	e005      	b.n	8004f82 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2251      	movs	r2, #81	; 0x51
 8004f8c:	5c9b      	ldrb	r3, [r3, r2]
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d107      	bne.n	8004fa4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2250      	movs	r2, #80	; 0x50
 8004f98:	2100      	movs	r1, #0
 8004f9a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	f7fe fc12 	bl	80037c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2251      	movs	r2, #81	; 0x51
 8004fa8:	2102      	movs	r1, #2
 8004faa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2140      	movs	r1, #64	; 0x40
 8004fb8:	438a      	bics	r2, r1
 8004fba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	2382      	movs	r3, #130	; 0x82
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	401a      	ands	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6899      	ldr	r1, [r3, #8]
 8004fca:	2384      	movs	r3, #132	; 0x84
 8004fcc:	021b      	lsls	r3, r3, #8
 8004fce:	400b      	ands	r3, r1
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68d9      	ldr	r1, [r3, #12]
 8004fd6:	2380      	movs	r3, #128	; 0x80
 8004fd8:	011b      	lsls	r3, r3, #4
 8004fda:	400b      	ands	r3, r1
 8004fdc:	431a      	orrs	r2, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	2102      	movs	r1, #2
 8004fe4:	400b      	ands	r3, r1
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	2101      	movs	r1, #1
 8004fee:	400b      	ands	r3, r1
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6999      	ldr	r1, [r3, #24]
 8004ff6:	2380      	movs	r3, #128	; 0x80
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	400b      	ands	r3, r1
 8004ffc:	431a      	orrs	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	2138      	movs	r1, #56	; 0x38
 8005004:	400b      	ands	r3, r1
 8005006:	431a      	orrs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	2180      	movs	r1, #128	; 0x80
 800500e:	400b      	ands	r3, r1
 8005010:	431a      	orrs	r2, r3
 8005012:	0011      	movs	r1, r2
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005018:	2380      	movs	r3, #128	; 0x80
 800501a:	019b      	lsls	r3, r3, #6
 800501c:	401a      	ands	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	699b      	ldr	r3, [r3, #24]
 800502a:	0c1b      	lsrs	r3, r3, #16
 800502c:	2204      	movs	r2, #4
 800502e:	4013      	ands	r3, r2
 8005030:	0019      	movs	r1, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005036:	2210      	movs	r2, #16
 8005038:	401a      	ands	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2251      	movs	r2, #81	; 0x51
 800504c:	2101      	movs	r1, #1
 800504e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	0018      	movs	r0, r3
 8005054:	46bd      	mov	sp, r7
 8005056:	b002      	add	sp, #8
 8005058:	bd80      	pop	{r7, pc}

0800505a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800505a:	b580      	push	{r7, lr}
 800505c:	b088      	sub	sp, #32
 800505e:	af00      	add	r7, sp, #0
 8005060:	60f8      	str	r0, [r7, #12]
 8005062:	60b9      	str	r1, [r7, #8]
 8005064:	603b      	str	r3, [r7, #0]
 8005066:	1dbb      	adds	r3, r7, #6
 8005068:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800506a:	231f      	movs	r3, #31
 800506c:	18fb      	adds	r3, r7, r3
 800506e:	2200      	movs	r2, #0
 8005070:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2250      	movs	r2, #80	; 0x50
 8005076:	5c9b      	ldrb	r3, [r3, r2]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d101      	bne.n	8005080 <HAL_SPI_Transmit+0x26>
 800507c:	2302      	movs	r3, #2
 800507e:	e145      	b.n	800530c <HAL_SPI_Transmit+0x2b2>
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2250      	movs	r2, #80	; 0x50
 8005084:	2101      	movs	r1, #1
 8005086:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005088:	f7fe fd7e 	bl	8003b88 <HAL_GetTick>
 800508c:	0003      	movs	r3, r0
 800508e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005090:	2316      	movs	r3, #22
 8005092:	18fb      	adds	r3, r7, r3
 8005094:	1dba      	adds	r2, r7, #6
 8005096:	8812      	ldrh	r2, [r2, #0]
 8005098:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2251      	movs	r2, #81	; 0x51
 800509e:	5c9b      	ldrb	r3, [r3, r2]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d004      	beq.n	80050b0 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80050a6:	231f      	movs	r3, #31
 80050a8:	18fb      	adds	r3, r7, r3
 80050aa:	2202      	movs	r2, #2
 80050ac:	701a      	strb	r2, [r3, #0]
    goto error;
 80050ae:	e126      	b.n	80052fe <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <HAL_SPI_Transmit+0x64>
 80050b6:	1dbb      	adds	r3, r7, #6
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d104      	bne.n	80050c8 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80050be:	231f      	movs	r3, #31
 80050c0:	18fb      	adds	r3, r7, r3
 80050c2:	2201      	movs	r2, #1
 80050c4:	701a      	strb	r2, [r3, #0]
    goto error;
 80050c6:	e11a      	b.n	80052fe <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2251      	movs	r2, #81	; 0x51
 80050cc:	2103      	movs	r1, #3
 80050ce:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1dba      	adds	r2, r7, #6
 80050e0:	8812      	ldrh	r2, [r2, #0]
 80050e2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	1dba      	adds	r2, r7, #6
 80050e8:	8812      	ldrh	r2, [r2, #0]
 80050ea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	689a      	ldr	r2, [r3, #8]
 800510e:	2380      	movs	r3, #128	; 0x80
 8005110:	021b      	lsls	r3, r3, #8
 8005112:	429a      	cmp	r2, r3
 8005114:	d110      	bne.n	8005138 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2140      	movs	r1, #64	; 0x40
 8005122:	438a      	bics	r2, r1
 8005124:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2180      	movs	r1, #128	; 0x80
 8005132:	01c9      	lsls	r1, r1, #7
 8005134:	430a      	orrs	r2, r1
 8005136:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2240      	movs	r2, #64	; 0x40
 8005140:	4013      	ands	r3, r2
 8005142:	2b40      	cmp	r3, #64	; 0x40
 8005144:	d007      	beq.n	8005156 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2140      	movs	r1, #64	; 0x40
 8005152:	430a      	orrs	r2, r1
 8005154:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	68da      	ldr	r2, [r3, #12]
 800515a:	2380      	movs	r3, #128	; 0x80
 800515c:	011b      	lsls	r3, r3, #4
 800515e:	429a      	cmp	r2, r3
 8005160:	d152      	bne.n	8005208 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d004      	beq.n	8005174 <HAL_SPI_Transmit+0x11a>
 800516a:	2316      	movs	r3, #22
 800516c:	18fb      	adds	r3, r7, r3
 800516e:	881b      	ldrh	r3, [r3, #0]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d143      	bne.n	80051fc <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005178:	881a      	ldrh	r2, [r3, #0]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005184:	1c9a      	adds	r2, r3, #2
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800518e:	b29b      	uxth	r3, r3
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005198:	e030      	b.n	80051fc <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	2202      	movs	r2, #2
 80051a2:	4013      	ands	r3, r2
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d112      	bne.n	80051ce <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ac:	881a      	ldrh	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b8:	1c9a      	adds	r2, r3, #2
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	3b01      	subs	r3, #1
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80051cc:	e016      	b.n	80051fc <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051ce:	f7fe fcdb 	bl	8003b88 <HAL_GetTick>
 80051d2:	0002      	movs	r2, r0
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d802      	bhi.n	80051e4 <HAL_SPI_Transmit+0x18a>
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	3301      	adds	r3, #1
 80051e2:	d102      	bne.n	80051ea <HAL_SPI_Transmit+0x190>
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d108      	bne.n	80051fc <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 80051ea:	231f      	movs	r3, #31
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	2203      	movs	r2, #3
 80051f0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2251      	movs	r2, #81	; 0x51
 80051f6:	2101      	movs	r1, #1
 80051f8:	5499      	strb	r1, [r3, r2]
          goto error;
 80051fa:	e080      	b.n	80052fe <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005200:	b29b      	uxth	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d1c9      	bne.n	800519a <HAL_SPI_Transmit+0x140>
 8005206:	e053      	b.n	80052b0 <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d004      	beq.n	800521a <HAL_SPI_Transmit+0x1c0>
 8005210:	2316      	movs	r3, #22
 8005212:	18fb      	adds	r3, r7, r3
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d145      	bne.n	80052a6 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	330c      	adds	r3, #12
 8005224:	7812      	ldrb	r2, [r2, #0]
 8005226:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800522c:	1c5a      	adds	r2, r3, #1
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005236:	b29b      	uxth	r3, r3
 8005238:	3b01      	subs	r3, #1
 800523a:	b29a      	uxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005240:	e031      	b.n	80052a6 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	2202      	movs	r2, #2
 800524a:	4013      	ands	r3, r2
 800524c:	2b02      	cmp	r3, #2
 800524e:	d113      	bne.n	8005278 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	330c      	adds	r3, #12
 800525a:	7812      	ldrb	r2, [r2, #0]
 800525c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800526c:	b29b      	uxth	r3, r3
 800526e:	3b01      	subs	r3, #1
 8005270:	b29a      	uxth	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	86da      	strh	r2, [r3, #54]	; 0x36
 8005276:	e016      	b.n	80052a6 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005278:	f7fe fc86 	bl	8003b88 <HAL_GetTick>
 800527c:	0002      	movs	r2, r0
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	429a      	cmp	r2, r3
 8005286:	d802      	bhi.n	800528e <HAL_SPI_Transmit+0x234>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	3301      	adds	r3, #1
 800528c:	d102      	bne.n	8005294 <HAL_SPI_Transmit+0x23a>
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d108      	bne.n	80052a6 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8005294:	231f      	movs	r3, #31
 8005296:	18fb      	adds	r3, r7, r3
 8005298:	2203      	movs	r2, #3
 800529a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2251      	movs	r2, #81	; 0x51
 80052a0:	2101      	movs	r1, #1
 80052a2:	5499      	strb	r1, [r3, r2]
          goto error;
 80052a4:	e02b      	b.n	80052fe <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1c8      	bne.n	8005242 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	6839      	ldr	r1, [r7, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	0018      	movs	r0, r3
 80052b8:	f000 fa86 	bl	80057c8 <SPI_EndRxTxTransaction>
 80052bc:	1e03      	subs	r3, r0, #0
 80052be:	d002      	beq.n	80052c6 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10a      	bne.n	80052e4 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ce:	2300      	movs	r3, #0
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	613b      	str	r3, [r7, #16]
 80052e2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d004      	beq.n	80052f6 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 80052ec:	231f      	movs	r3, #31
 80052ee:	18fb      	adds	r3, r7, r3
 80052f0:	2201      	movs	r2, #1
 80052f2:	701a      	strb	r2, [r3, #0]
 80052f4:	e003      	b.n	80052fe <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2251      	movs	r2, #81	; 0x51
 80052fa:	2101      	movs	r1, #1
 80052fc:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2250      	movs	r2, #80	; 0x50
 8005302:	2100      	movs	r1, #0
 8005304:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005306:	231f      	movs	r3, #31
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	781b      	ldrb	r3, [r3, #0]
}
 800530c:	0018      	movs	r0, r3
 800530e:	46bd      	mov	sp, r7
 8005310:	b008      	add	sp, #32
 8005312:	bd80      	pop	{r7, pc}

08005314 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08c      	sub	sp, #48	; 0x30
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
 8005320:	001a      	movs	r2, r3
 8005322:	1cbb      	adds	r3, r7, #2
 8005324:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005326:	2301      	movs	r3, #1
 8005328:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800532a:	232b      	movs	r3, #43	; 0x2b
 800532c:	18fb      	adds	r3, r7, r3
 800532e:	2200      	movs	r2, #0
 8005330:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2250      	movs	r2, #80	; 0x50
 8005336:	5c9b      	ldrb	r3, [r3, r2]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d101      	bne.n	8005340 <HAL_SPI_TransmitReceive+0x2c>
 800533c:	2302      	movs	r3, #2
 800533e:	e1b0      	b.n	80056a2 <HAL_SPI_TransmitReceive+0x38e>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2250      	movs	r2, #80	; 0x50
 8005344:	2101      	movs	r1, #1
 8005346:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005348:	f7fe fc1e 	bl	8003b88 <HAL_GetTick>
 800534c:	0003      	movs	r3, r0
 800534e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005350:	2023      	movs	r0, #35	; 0x23
 8005352:	183b      	adds	r3, r7, r0
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	2151      	movs	r1, #81	; 0x51
 8005358:	5c52      	ldrb	r2, [r2, r1]
 800535a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005362:	231a      	movs	r3, #26
 8005364:	18fb      	adds	r3, r7, r3
 8005366:	1cba      	adds	r2, r7, #2
 8005368:	8812      	ldrh	r2, [r2, #0]
 800536a:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800536c:	183b      	adds	r3, r7, r0
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d011      	beq.n	8005398 <HAL_SPI_TransmitReceive+0x84>
 8005374:	69fa      	ldr	r2, [r7, #28]
 8005376:	2382      	movs	r3, #130	; 0x82
 8005378:	005b      	lsls	r3, r3, #1
 800537a:	429a      	cmp	r2, r3
 800537c:	d107      	bne.n	800538e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d103      	bne.n	800538e <HAL_SPI_TransmitReceive+0x7a>
 8005386:	183b      	adds	r3, r7, r0
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	2b04      	cmp	r3, #4
 800538c:	d004      	beq.n	8005398 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800538e:	232b      	movs	r3, #43	; 0x2b
 8005390:	18fb      	adds	r3, r7, r3
 8005392:	2202      	movs	r2, #2
 8005394:	701a      	strb	r2, [r3, #0]
    goto error;
 8005396:	e17d      	b.n	8005694 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d006      	beq.n	80053ac <HAL_SPI_TransmitReceive+0x98>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d003      	beq.n	80053ac <HAL_SPI_TransmitReceive+0x98>
 80053a4:	1cbb      	adds	r3, r7, #2
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d104      	bne.n	80053b6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80053ac:	232b      	movs	r3, #43	; 0x2b
 80053ae:	18fb      	adds	r3, r7, r3
 80053b0:	2201      	movs	r2, #1
 80053b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80053b4:	e16e      	b.n	8005694 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2251      	movs	r2, #81	; 0x51
 80053ba:	5c9b      	ldrb	r3, [r3, r2]
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d003      	beq.n	80053ca <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2251      	movs	r2, #81	; 0x51
 80053c6:	2105      	movs	r1, #5
 80053c8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	1cba      	adds	r2, r7, #2
 80053da:	8812      	ldrh	r2, [r2, #0]
 80053dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	1cba      	adds	r2, r7, #2
 80053e2:	8812      	ldrh	r2, [r2, #0]
 80053e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	1cba      	adds	r2, r7, #2
 80053f0:	8812      	ldrh	r2, [r2, #0]
 80053f2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	1cba      	adds	r2, r7, #2
 80053f8:	8812      	ldrh	r2, [r2, #0]
 80053fa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2200      	movs	r2, #0
 8005400:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2240      	movs	r2, #64	; 0x40
 8005410:	4013      	ands	r3, r2
 8005412:	2b40      	cmp	r3, #64	; 0x40
 8005414:	d007      	beq.n	8005426 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2140      	movs	r1, #64	; 0x40
 8005422:	430a      	orrs	r2, r1
 8005424:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	2380      	movs	r3, #128	; 0x80
 800542c:	011b      	lsls	r3, r3, #4
 800542e:	429a      	cmp	r2, r3
 8005430:	d000      	beq.n	8005434 <HAL_SPI_TransmitReceive+0x120>
 8005432:	e07f      	b.n	8005534 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d005      	beq.n	8005448 <HAL_SPI_TransmitReceive+0x134>
 800543c:	231a      	movs	r3, #26
 800543e:	18fb      	adds	r3, r7, r3
 8005440:	881b      	ldrh	r3, [r3, #0]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d000      	beq.n	8005448 <HAL_SPI_TransmitReceive+0x134>
 8005446:	e06a      	b.n	800551e <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544c:	881a      	ldrh	r2, [r3, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005458:	1c9a      	adds	r2, r3, #2
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800546c:	e057      	b.n	800551e <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	2202      	movs	r2, #2
 8005476:	4013      	ands	r3, r2
 8005478:	2b02      	cmp	r3, #2
 800547a:	d11b      	bne.n	80054b4 <HAL_SPI_TransmitReceive+0x1a0>
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005480:	b29b      	uxth	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	d016      	beq.n	80054b4 <HAL_SPI_TransmitReceive+0x1a0>
 8005486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005488:	2b01      	cmp	r3, #1
 800548a:	d113      	bne.n	80054b4 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005490:	881a      	ldrh	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549c:	1c9a      	adds	r2, r3, #2
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	3b01      	subs	r3, #1
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054b0:	2300      	movs	r3, #0
 80054b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	2201      	movs	r2, #1
 80054bc:	4013      	ands	r3, r2
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d119      	bne.n	80054f6 <HAL_SPI_TransmitReceive+0x1e2>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d014      	beq.n	80054f6 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68da      	ldr	r2, [r3, #12]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d6:	b292      	uxth	r2, r2
 80054d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054de:	1c9a      	adds	r2, r3, #2
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	3b01      	subs	r3, #1
 80054ec:	b29a      	uxth	r2, r3
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054f2:	2301      	movs	r3, #1
 80054f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80054f6:	f7fe fb47 	bl	8003b88 <HAL_GetTick>
 80054fa:	0002      	movs	r2, r0
 80054fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005502:	429a      	cmp	r2, r3
 8005504:	d80b      	bhi.n	800551e <HAL_SPI_TransmitReceive+0x20a>
 8005506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005508:	3301      	adds	r3, #1
 800550a:	d008      	beq.n	800551e <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 800550c:	232b      	movs	r3, #43	; 0x2b
 800550e:	18fb      	adds	r3, r7, r3
 8005510:	2203      	movs	r2, #3
 8005512:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2251      	movs	r2, #81	; 0x51
 8005518:	2101      	movs	r1, #1
 800551a:	5499      	strb	r1, [r3, r2]
        goto error;
 800551c:	e0ba      	b.n	8005694 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005522:	b29b      	uxth	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1a2      	bne.n	800546e <HAL_SPI_TransmitReceive+0x15a>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800552c:	b29b      	uxth	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d19d      	bne.n	800546e <HAL_SPI_TransmitReceive+0x15a>
 8005532:	e083      	b.n	800563c <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <HAL_SPI_TransmitReceive+0x234>
 800553c:	231a      	movs	r3, #26
 800553e:	18fb      	adds	r3, r7, r3
 8005540:	881b      	ldrh	r3, [r3, #0]
 8005542:	2b01      	cmp	r3, #1
 8005544:	d000      	beq.n	8005548 <HAL_SPI_TransmitReceive+0x234>
 8005546:	e06f      	b.n	8005628 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	330c      	adds	r3, #12
 8005552:	7812      	ldrb	r2, [r2, #0]
 8005554:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555a:	1c5a      	adds	r2, r3, #1
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005564:	b29b      	uxth	r3, r3
 8005566:	3b01      	subs	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800556e:	e05b      	b.n	8005628 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	2202      	movs	r2, #2
 8005578:	4013      	ands	r3, r2
 800557a:	2b02      	cmp	r3, #2
 800557c:	d11c      	bne.n	80055b8 <HAL_SPI_TransmitReceive+0x2a4>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005582:	b29b      	uxth	r3, r3
 8005584:	2b00      	cmp	r3, #0
 8005586:	d017      	beq.n	80055b8 <HAL_SPI_TransmitReceive+0x2a4>
 8005588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800558a:	2b01      	cmp	r3, #1
 800558c:	d114      	bne.n	80055b8 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	330c      	adds	r3, #12
 8005598:	7812      	ldrb	r2, [r2, #0]
 800559a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	3b01      	subs	r3, #1
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	2201      	movs	r2, #1
 80055c0:	4013      	ands	r3, r2
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d119      	bne.n	80055fa <HAL_SPI_TransmitReceive+0x2e6>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d014      	beq.n	80055fa <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68da      	ldr	r2, [r3, #12]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055da:	b2d2      	uxtb	r2, r2
 80055dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80055f6:	2301      	movs	r3, #1
 80055f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80055fa:	f7fe fac5 	bl	8003b88 <HAL_GetTick>
 80055fe:	0002      	movs	r2, r0
 8005600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005606:	429a      	cmp	r2, r3
 8005608:	d802      	bhi.n	8005610 <HAL_SPI_TransmitReceive+0x2fc>
 800560a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800560c:	3301      	adds	r3, #1
 800560e:	d102      	bne.n	8005616 <HAL_SPI_TransmitReceive+0x302>
 8005610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005612:	2b00      	cmp	r3, #0
 8005614:	d108      	bne.n	8005628 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8005616:	232b      	movs	r3, #43	; 0x2b
 8005618:	18fb      	adds	r3, r7, r3
 800561a:	2203      	movs	r2, #3
 800561c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2251      	movs	r2, #81	; 0x51
 8005622:	2101      	movs	r1, #1
 8005624:	5499      	strb	r1, [r3, r2]
        goto error;
 8005626:	e035      	b.n	8005694 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d19e      	bne.n	8005570 <HAL_SPI_TransmitReceive+0x25c>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005636:	b29b      	uxth	r3, r3
 8005638:	2b00      	cmp	r3, #0
 800563a:	d199      	bne.n	8005570 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800563c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800563e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	0018      	movs	r0, r3
 8005644:	f000 f8c0 	bl	80057c8 <SPI_EndRxTxTransaction>
 8005648:	1e03      	subs	r3, r0, #0
 800564a:	d007      	beq.n	800565c <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 800564c:	232b      	movs	r3, #43	; 0x2b
 800564e:	18fb      	adds	r3, r7, r3
 8005650:	2201      	movs	r2, #1
 8005652:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2220      	movs	r2, #32
 8005658:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800565a:	e01b      	b.n	8005694 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10a      	bne.n	800567a <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005664:	2300      	movs	r3, #0
 8005666:	617b      	str	r3, [r7, #20]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	617b      	str	r3, [r7, #20]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800567e:	2b00      	cmp	r3, #0
 8005680:	d004      	beq.n	800568c <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 8005682:	232b      	movs	r3, #43	; 0x2b
 8005684:	18fb      	adds	r3, r7, r3
 8005686:	2201      	movs	r2, #1
 8005688:	701a      	strb	r2, [r3, #0]
 800568a:	e003      	b.n	8005694 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2251      	movs	r2, #81	; 0x51
 8005690:	2101      	movs	r1, #1
 8005692:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2250      	movs	r2, #80	; 0x50
 8005698:	2100      	movs	r1, #0
 800569a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800569c:	232b      	movs	r3, #43	; 0x2b
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	781b      	ldrb	r3, [r3, #0]
}
 80056a2:	0018      	movs	r0, r3
 80056a4:	46bd      	mov	sp, r7
 80056a6:	b00c      	add	sp, #48	; 0x30
 80056a8:	bd80      	pop	{r7, pc}
	...

080056ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b088      	sub	sp, #32
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	603b      	str	r3, [r7, #0]
 80056b8:	1dfb      	adds	r3, r7, #7
 80056ba:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056bc:	f7fe fa64 	bl	8003b88 <HAL_GetTick>
 80056c0:	0002      	movs	r2, r0
 80056c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c4:	1a9b      	subs	r3, r3, r2
 80056c6:	683a      	ldr	r2, [r7, #0]
 80056c8:	18d3      	adds	r3, r2, r3
 80056ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80056cc:	f7fe fa5c 	bl	8003b88 <HAL_GetTick>
 80056d0:	0003      	movs	r3, r0
 80056d2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80056d4:	4b3a      	ldr	r3, [pc, #232]	; (80057c0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	015b      	lsls	r3, r3, #5
 80056da:	0d1b      	lsrs	r3, r3, #20
 80056dc:	69fa      	ldr	r2, [r7, #28]
 80056de:	4353      	muls	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056e2:	e058      	b.n	8005796 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	3301      	adds	r3, #1
 80056e8:	d055      	beq.n	8005796 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056ea:	f7fe fa4d 	bl	8003b88 <HAL_GetTick>
 80056ee:	0002      	movs	r2, r0
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	69fa      	ldr	r2, [r7, #28]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d902      	bls.n	8005700 <SPI_WaitFlagStateUntilTimeout+0x54>
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d142      	bne.n	8005786 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	21e0      	movs	r1, #224	; 0xe0
 800570c:	438a      	bics	r2, r1
 800570e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	2382      	movs	r3, #130	; 0x82
 8005716:	005b      	lsls	r3, r3, #1
 8005718:	429a      	cmp	r2, r3
 800571a:	d113      	bne.n	8005744 <SPI_WaitFlagStateUntilTimeout+0x98>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	689a      	ldr	r2, [r3, #8]
 8005720:	2380      	movs	r3, #128	; 0x80
 8005722:	021b      	lsls	r3, r3, #8
 8005724:	429a      	cmp	r2, r3
 8005726:	d005      	beq.n	8005734 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	2380      	movs	r3, #128	; 0x80
 800572e:	00db      	lsls	r3, r3, #3
 8005730:	429a      	cmp	r2, r3
 8005732:	d107      	bne.n	8005744 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2140      	movs	r1, #64	; 0x40
 8005740:	438a      	bics	r2, r1
 8005742:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005748:	2380      	movs	r3, #128	; 0x80
 800574a:	019b      	lsls	r3, r3, #6
 800574c:	429a      	cmp	r2, r3
 800574e:	d110      	bne.n	8005772 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	491a      	ldr	r1, [pc, #104]	; (80057c4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800575c:	400a      	ands	r2, r1
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2180      	movs	r1, #128	; 0x80
 800576c:	0189      	lsls	r1, r1, #6
 800576e:	430a      	orrs	r2, r1
 8005770:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2251      	movs	r2, #81	; 0x51
 8005776:	2101      	movs	r1, #1
 8005778:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2250      	movs	r2, #80	; 0x50
 800577e:	2100      	movs	r1, #0
 8005780:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e017      	b.n	80057b6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	3b01      	subs	r3, #1
 8005794:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	68ba      	ldr	r2, [r7, #8]
 800579e:	4013      	ands	r3, r2
 80057a0:	68ba      	ldr	r2, [r7, #8]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	425a      	negs	r2, r3
 80057a6:	4153      	adcs	r3, r2
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	001a      	movs	r2, r3
 80057ac:	1dfb      	adds	r3, r7, #7
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d197      	bne.n	80056e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	0018      	movs	r0, r3
 80057b8:	46bd      	mov	sp, r7
 80057ba:	b008      	add	sp, #32
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	46c0      	nop			; (mov r8, r8)
 80057c0:	20000004 	.word	0x20000004
 80057c4:	ffffdfff 	.word	0xffffdfff

080057c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b088      	sub	sp, #32
 80057cc:	af02      	add	r7, sp, #8
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80057d4:	4b1d      	ldr	r3, [pc, #116]	; (800584c <SPI_EndRxTxTransaction+0x84>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	491d      	ldr	r1, [pc, #116]	; (8005850 <SPI_EndRxTxTransaction+0x88>)
 80057da:	0018      	movs	r0, r3
 80057dc:	f7fa fcb0 	bl	8000140 <__udivsi3>
 80057e0:	0003      	movs	r3, r0
 80057e2:	001a      	movs	r2, r3
 80057e4:	0013      	movs	r3, r2
 80057e6:	015b      	lsls	r3, r3, #5
 80057e8:	1a9b      	subs	r3, r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	189b      	adds	r3, r3, r2
 80057ee:	00db      	lsls	r3, r3, #3
 80057f0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	2382      	movs	r3, #130	; 0x82
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d112      	bne.n	8005824 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	0013      	movs	r3, r2
 8005808:	2200      	movs	r2, #0
 800580a:	2180      	movs	r1, #128	; 0x80
 800580c:	f7ff ff4e 	bl	80056ac <SPI_WaitFlagStateUntilTimeout>
 8005810:	1e03      	subs	r3, r0, #0
 8005812:	d016      	beq.n	8005842 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005818:	2220      	movs	r2, #32
 800581a:	431a      	orrs	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e00f      	b.n	8005844 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	3b01      	subs	r3, #1
 800582e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	2280      	movs	r2, #128	; 0x80
 8005838:	4013      	ands	r3, r2
 800583a:	2b80      	cmp	r3, #128	; 0x80
 800583c:	d0f2      	beq.n	8005824 <SPI_EndRxTxTransaction+0x5c>
 800583e:	e000      	b.n	8005842 <SPI_EndRxTxTransaction+0x7a>
        break;
 8005840:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	0018      	movs	r0, r3
 8005846:	46bd      	mov	sp, r7
 8005848:	b006      	add	sp, #24
 800584a:	bd80      	pop	{r7, pc}
 800584c:	20000004 	.word	0x20000004
 8005850:	016e3600 	.word	0x016e3600

08005854 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005858:	4a06      	ldr	r2, [pc, #24]	; (8005874 <MX_FATFS_Init+0x20>)
 800585a:	4b07      	ldr	r3, [pc, #28]	; (8005878 <MX_FATFS_Init+0x24>)
 800585c:	0011      	movs	r1, r2
 800585e:	0018      	movs	r0, r3
 8005860:	f000 f8c8 	bl	80059f4 <FATFS_LinkDriver>
 8005864:	0003      	movs	r3, r0
 8005866:	001a      	movs	r2, r3
 8005868:	4b04      	ldr	r3, [pc, #16]	; (800587c <MX_FATFS_Init+0x28>)
 800586a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800586c:	46c0      	nop			; (mov r8, r8)
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	46c0      	nop			; (mov r8, r8)
 8005874:	200002d8 	.word	0x200002d8
 8005878:	20000010 	.word	0x20000010
 800587c:	200002d4 	.word	0x200002d4

08005880 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	0002      	movs	r2, r0
 8005888:	1dfb      	adds	r3, r7, #7
 800588a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 800588c:	1dfb      	adds	r3, r7, #7
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	0018      	movs	r0, r3
 8005892:	f7fd f9d9 	bl	8002c48 <SD_disk_initialize>
 8005896:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 8005898:	0018      	movs	r0, r3
 800589a:	46bd      	mov	sp, r7
 800589c:	b002      	add	sp, #8
 800589e:	bd80      	pop	{r7, pc}

080058a0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	0002      	movs	r2, r0
 80058a8:	1dfb      	adds	r3, r7, #7
 80058aa:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 80058ac:	1dfb      	adds	r3, r7, #7
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	0018      	movs	r0, r3
 80058b2:	f7fd fad3 	bl	8002e5c <SD_disk_status>
 80058b6:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 80058b8:	0018      	movs	r0, r3
 80058ba:	46bd      	mov	sp, r7
 80058bc:	b002      	add	sp, #8
 80058be:	bd80      	pop	{r7, pc}

080058c0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80058c0:	b5b0      	push	{r4, r5, r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60b9      	str	r1, [r7, #8]
 80058c8:	607a      	str	r2, [r7, #4]
 80058ca:	603b      	str	r3, [r7, #0]
 80058cc:	250f      	movs	r5, #15
 80058ce:	197b      	adds	r3, r7, r5
 80058d0:	1c02      	adds	r2, r0, #0
 80058d2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 80058d4:	683c      	ldr	r4, [r7, #0]
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	68b9      	ldr	r1, [r7, #8]
 80058da:	197b      	adds	r3, r7, r5
 80058dc:	7818      	ldrb	r0, [r3, #0]
 80058de:	0023      	movs	r3, r4
 80058e0:	f7fd fad2 	bl	8002e88 <SD_disk_read>
 80058e4:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 80058e6:	0018      	movs	r0, r3
 80058e8:	46bd      	mov	sp, r7
 80058ea:	b004      	add	sp, #16
 80058ec:	bdb0      	pop	{r4, r5, r7, pc}

080058ee <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80058ee:	b5b0      	push	{r4, r5, r7, lr}
 80058f0:	b084      	sub	sp, #16
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
 80058f8:	603b      	str	r3, [r7, #0]
 80058fa:	250f      	movs	r5, #15
 80058fc:	197b      	adds	r3, r7, r5
 80058fe:	1c02      	adds	r2, r0, #0
 8005900:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8005902:	683c      	ldr	r4, [r7, #0]
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	68b9      	ldr	r1, [r7, #8]
 8005908:	197b      	adds	r3, r7, r5
 800590a:	7818      	ldrb	r0, [r3, #0]
 800590c:	0023      	movs	r3, r4
 800590e:	f7fd fb2b 	bl	8002f68 <SD_disk_write>
 8005912:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8005914:	0018      	movs	r0, r3
 8005916:	46bd      	mov	sp, r7
 8005918:	b004      	add	sp, #16
 800591a:	bdb0      	pop	{r4, r5, r7, pc}

0800591c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	603a      	str	r2, [r7, #0]
 8005924:	1dfb      	adds	r3, r7, #7
 8005926:	1c02      	adds	r2, r0, #0
 8005928:	701a      	strb	r2, [r3, #0]
 800592a:	1dbb      	adds	r3, r7, #6
 800592c:	1c0a      	adds	r2, r1, #0
 800592e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8005930:	683a      	ldr	r2, [r7, #0]
 8005932:	1dbb      	adds	r3, r7, #6
 8005934:	7819      	ldrb	r1, [r3, #0]
 8005936:	1dfb      	adds	r3, r7, #7
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	0018      	movs	r0, r3
 800593c:	f7fd fb9c 	bl	8003078 <SD_disk_ioctl>
 8005940:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 8005942:	0018      	movs	r0, r3
 8005944:	46bd      	mov	sp, r7
 8005946:	b002      	add	sp, #8
 8005948:	bd80      	pop	{r7, pc}
	...

0800594c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800594c:	b590      	push	{r4, r7, lr}
 800594e:	b087      	sub	sp, #28
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	1dfb      	adds	r3, r7, #7
 8005958:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 800595a:	2417      	movs	r4, #23
 800595c:	193b      	adds	r3, r7, r4
 800595e:	2201      	movs	r2, #1
 8005960:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 8005962:	2016      	movs	r0, #22
 8005964:	183b      	adds	r3, r7, r0
 8005966:	2200      	movs	r2, #0
 8005968:	701a      	strb	r2, [r3, #0]

  if(disk.nbr < _VOLUMES)
 800596a:	4b21      	ldr	r3, [pc, #132]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 800596c:	7a5b      	ldrb	r3, [r3, #9]
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b00      	cmp	r3, #0
 8005972:	d136      	bne.n	80059e2 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 8005974:	4b1e      	ldr	r3, [pc, #120]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 8005976:	7a5b      	ldrb	r3, [r3, #9]
 8005978:	b2db      	uxtb	r3, r3
 800597a:	001a      	movs	r2, r3
 800597c:	4b1c      	ldr	r3, [pc, #112]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 800597e:	2100      	movs	r1, #0
 8005980:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8005982:	4b1b      	ldr	r3, [pc, #108]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 8005984:	7a5b      	ldrb	r3, [r3, #9]
 8005986:	b2db      	uxtb	r3, r3
 8005988:	4a19      	ldr	r2, [pc, #100]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	18d3      	adds	r3, r2, r3
 800598e:	3304      	adds	r3, #4
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;
 8005994:	4b16      	ldr	r3, [pc, #88]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 8005996:	7a5b      	ldrb	r3, [r3, #9]
 8005998:	b2db      	uxtb	r3, r3
 800599a:	001a      	movs	r2, r3
 800599c:	4b14      	ldr	r3, [pc, #80]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 800599e:	189b      	adds	r3, r3, r2
 80059a0:	1dfa      	adds	r2, r7, #7
 80059a2:	7812      	ldrb	r2, [r2, #0]
 80059a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80059a6:	4b12      	ldr	r3, [pc, #72]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 80059a8:	7a5b      	ldrb	r3, [r3, #9]
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	1c5a      	adds	r2, r3, #1
 80059ae:	b2d1      	uxtb	r1, r2
 80059b0:	4a0f      	ldr	r2, [pc, #60]	; (80059f0 <FATFS_LinkDriverEx+0xa4>)
 80059b2:	7251      	strb	r1, [r2, #9]
 80059b4:	183a      	adds	r2, r7, r0
 80059b6:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 80059b8:	183b      	adds	r3, r7, r0
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	3330      	adds	r3, #48	; 0x30
 80059be:	b2da      	uxtb	r2, r3
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	3301      	adds	r3, #1
 80059c8:	223a      	movs	r2, #58	; 0x3a
 80059ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	3302      	adds	r3, #2
 80059d0:	222f      	movs	r2, #47	; 0x2f
 80059d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	3303      	adds	r3, #3
 80059d8:	2200      	movs	r2, #0
 80059da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80059dc:	193b      	adds	r3, r7, r4
 80059de:	2200      	movs	r2, #0
 80059e0:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80059e2:	2317      	movs	r3, #23
 80059e4:	18fb      	adds	r3, r7, r3
 80059e6:	781b      	ldrb	r3, [r3, #0]
}
 80059e8:	0018      	movs	r0, r3
 80059ea:	46bd      	mov	sp, r7
 80059ec:	b007      	add	sp, #28
 80059ee:	bd90      	pop	{r4, r7, pc}
 80059f0:	200002dc 	.word	0x200002dc

080059f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b082      	sub	sp, #8
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80059fe:	6839      	ldr	r1, [r7, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	0018      	movs	r0, r3
 8005a06:	f7ff ffa1 	bl	800594c <FATFS_LinkDriverEx>
 8005a0a:	0003      	movs	r3, r0
}
 8005a0c:	0018      	movs	r0, r3
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	b002      	add	sp, #8
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <__cvt>:
 8005a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a16:	001e      	movs	r6, r3
 8005a18:	2300      	movs	r3, #0
 8005a1a:	0014      	movs	r4, r2
 8005a1c:	b08b      	sub	sp, #44	; 0x2c
 8005a1e:	429e      	cmp	r6, r3
 8005a20:	da04      	bge.n	8005a2c <__cvt+0x18>
 8005a22:	2180      	movs	r1, #128	; 0x80
 8005a24:	0609      	lsls	r1, r1, #24
 8005a26:	1873      	adds	r3, r6, r1
 8005a28:	001e      	movs	r6, r3
 8005a2a:	232d      	movs	r3, #45	; 0x2d
 8005a2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a2e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005a30:	7013      	strb	r3, [r2, #0]
 8005a32:	2320      	movs	r3, #32
 8005a34:	2203      	movs	r2, #3
 8005a36:	439f      	bics	r7, r3
 8005a38:	2f46      	cmp	r7, #70	; 0x46
 8005a3a:	d007      	beq.n	8005a4c <__cvt+0x38>
 8005a3c:	003b      	movs	r3, r7
 8005a3e:	3b45      	subs	r3, #69	; 0x45
 8005a40:	4259      	negs	r1, r3
 8005a42:	414b      	adcs	r3, r1
 8005a44:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005a46:	3a01      	subs	r2, #1
 8005a48:	18cb      	adds	r3, r1, r3
 8005a4a:	9310      	str	r3, [sp, #64]	; 0x40
 8005a4c:	ab09      	add	r3, sp, #36	; 0x24
 8005a4e:	9304      	str	r3, [sp, #16]
 8005a50:	ab08      	add	r3, sp, #32
 8005a52:	9303      	str	r3, [sp, #12]
 8005a54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a56:	9200      	str	r2, [sp, #0]
 8005a58:	9302      	str	r3, [sp, #8]
 8005a5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a5c:	0022      	movs	r2, r4
 8005a5e:	9301      	str	r3, [sp, #4]
 8005a60:	0033      	movs	r3, r6
 8005a62:	f001 f8b3 	bl	8006bcc <_dtoa_r>
 8005a66:	0005      	movs	r5, r0
 8005a68:	2f47      	cmp	r7, #71	; 0x47
 8005a6a:	d102      	bne.n	8005a72 <__cvt+0x5e>
 8005a6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a6e:	07db      	lsls	r3, r3, #31
 8005a70:	d528      	bpl.n	8005ac4 <__cvt+0xb0>
 8005a72:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a74:	18eb      	adds	r3, r5, r3
 8005a76:	9307      	str	r3, [sp, #28]
 8005a78:	2f46      	cmp	r7, #70	; 0x46
 8005a7a:	d114      	bne.n	8005aa6 <__cvt+0x92>
 8005a7c:	782b      	ldrb	r3, [r5, #0]
 8005a7e:	2b30      	cmp	r3, #48	; 0x30
 8005a80:	d10c      	bne.n	8005a9c <__cvt+0x88>
 8005a82:	2200      	movs	r2, #0
 8005a84:	2300      	movs	r3, #0
 8005a86:	0020      	movs	r0, r4
 8005a88:	0031      	movs	r1, r6
 8005a8a:	f7fa fcdf 	bl	800044c <__aeabi_dcmpeq>
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	d104      	bne.n	8005a9c <__cvt+0x88>
 8005a92:	2301      	movs	r3, #1
 8005a94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a96:	1a9b      	subs	r3, r3, r2
 8005a98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005a9a:	6013      	str	r3, [r2, #0]
 8005a9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a9e:	9a07      	ldr	r2, [sp, #28]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	18d3      	adds	r3, r2, r3
 8005aa4:	9307      	str	r3, [sp, #28]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	0020      	movs	r0, r4
 8005aac:	0031      	movs	r1, r6
 8005aae:	f7fa fccd 	bl	800044c <__aeabi_dcmpeq>
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	d001      	beq.n	8005aba <__cvt+0xa6>
 8005ab6:	9b07      	ldr	r3, [sp, #28]
 8005ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8005aba:	2230      	movs	r2, #48	; 0x30
 8005abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005abe:	9907      	ldr	r1, [sp, #28]
 8005ac0:	428b      	cmp	r3, r1
 8005ac2:	d306      	bcc.n	8005ad2 <__cvt+0xbe>
 8005ac4:	0028      	movs	r0, r5
 8005ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ac8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005aca:	1b5b      	subs	r3, r3, r5
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	b00b      	add	sp, #44	; 0x2c
 8005ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ad2:	1c59      	adds	r1, r3, #1
 8005ad4:	9109      	str	r1, [sp, #36]	; 0x24
 8005ad6:	701a      	strb	r2, [r3, #0]
 8005ad8:	e7f0      	b.n	8005abc <__cvt+0xa8>

08005ada <__exponent>:
 8005ada:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005adc:	1c83      	adds	r3, r0, #2
 8005ade:	b087      	sub	sp, #28
 8005ae0:	9303      	str	r3, [sp, #12]
 8005ae2:	0005      	movs	r5, r0
 8005ae4:	000c      	movs	r4, r1
 8005ae6:	232b      	movs	r3, #43	; 0x2b
 8005ae8:	7002      	strb	r2, [r0, #0]
 8005aea:	2900      	cmp	r1, #0
 8005aec:	da01      	bge.n	8005af2 <__exponent+0x18>
 8005aee:	424c      	negs	r4, r1
 8005af0:	3302      	adds	r3, #2
 8005af2:	706b      	strb	r3, [r5, #1]
 8005af4:	2c09      	cmp	r4, #9
 8005af6:	dd2f      	ble.n	8005b58 <__exponent+0x7e>
 8005af8:	270a      	movs	r7, #10
 8005afa:	ab04      	add	r3, sp, #16
 8005afc:	1dde      	adds	r6, r3, #7
 8005afe:	0020      	movs	r0, r4
 8005b00:	0039      	movs	r1, r7
 8005b02:	9601      	str	r6, [sp, #4]
 8005b04:	f7fa fc8c 	bl	8000420 <__aeabi_idivmod>
 8005b08:	3e01      	subs	r6, #1
 8005b0a:	3130      	adds	r1, #48	; 0x30
 8005b0c:	0020      	movs	r0, r4
 8005b0e:	7031      	strb	r1, [r6, #0]
 8005b10:	0039      	movs	r1, r7
 8005b12:	9402      	str	r4, [sp, #8]
 8005b14:	f7fa fb9e 	bl	8000254 <__divsi3>
 8005b18:	9b02      	ldr	r3, [sp, #8]
 8005b1a:	0004      	movs	r4, r0
 8005b1c:	2b63      	cmp	r3, #99	; 0x63
 8005b1e:	dcee      	bgt.n	8005afe <__exponent+0x24>
 8005b20:	9b01      	ldr	r3, [sp, #4]
 8005b22:	3430      	adds	r4, #48	; 0x30
 8005b24:	1e9a      	subs	r2, r3, #2
 8005b26:	0013      	movs	r3, r2
 8005b28:	9903      	ldr	r1, [sp, #12]
 8005b2a:	7014      	strb	r4, [r2, #0]
 8005b2c:	a804      	add	r0, sp, #16
 8005b2e:	3007      	adds	r0, #7
 8005b30:	4298      	cmp	r0, r3
 8005b32:	d80c      	bhi.n	8005b4e <__exponent+0x74>
 8005b34:	2300      	movs	r3, #0
 8005b36:	4282      	cmp	r2, r0
 8005b38:	d804      	bhi.n	8005b44 <__exponent+0x6a>
 8005b3a:	aa04      	add	r2, sp, #16
 8005b3c:	3309      	adds	r3, #9
 8005b3e:	189b      	adds	r3, r3, r2
 8005b40:	9a01      	ldr	r2, [sp, #4]
 8005b42:	1a9b      	subs	r3, r3, r2
 8005b44:	9a03      	ldr	r2, [sp, #12]
 8005b46:	18d3      	adds	r3, r2, r3
 8005b48:	1b58      	subs	r0, r3, r5
 8005b4a:	b007      	add	sp, #28
 8005b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b4e:	7818      	ldrb	r0, [r3, #0]
 8005b50:	3301      	adds	r3, #1
 8005b52:	7008      	strb	r0, [r1, #0]
 8005b54:	3101      	adds	r1, #1
 8005b56:	e7e9      	b.n	8005b2c <__exponent+0x52>
 8005b58:	2330      	movs	r3, #48	; 0x30
 8005b5a:	3430      	adds	r4, #48	; 0x30
 8005b5c:	70ab      	strb	r3, [r5, #2]
 8005b5e:	70ec      	strb	r4, [r5, #3]
 8005b60:	1d2b      	adds	r3, r5, #4
 8005b62:	e7f1      	b.n	8005b48 <__exponent+0x6e>

08005b64 <_printf_float>:
 8005b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b66:	b095      	sub	sp, #84	; 0x54
 8005b68:	000c      	movs	r4, r1
 8005b6a:	9208      	str	r2, [sp, #32]
 8005b6c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8005b70:	0007      	movs	r7, r0
 8005b72:	f000 ff0d 	bl	8006990 <_localeconv_r>
 8005b76:	6803      	ldr	r3, [r0, #0]
 8005b78:	0018      	movs	r0, r3
 8005b7a:	930c      	str	r3, [sp, #48]	; 0x30
 8005b7c:	f7fa fac4 	bl	8000108 <strlen>
 8005b80:	2300      	movs	r3, #0
 8005b82:	9312      	str	r3, [sp, #72]	; 0x48
 8005b84:	7e23      	ldrb	r3, [r4, #24]
 8005b86:	2207      	movs	r2, #7
 8005b88:	930a      	str	r3, [sp, #40]	; 0x28
 8005b8a:	6823      	ldr	r3, [r4, #0]
 8005b8c:	900d      	str	r0, [sp, #52]	; 0x34
 8005b8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b92:	682b      	ldr	r3, [r5, #0]
 8005b94:	05c9      	lsls	r1, r1, #23
 8005b96:	d547      	bpl.n	8005c28 <_printf_float+0xc4>
 8005b98:	189b      	adds	r3, r3, r2
 8005b9a:	4393      	bics	r3, r2
 8005b9c:	001a      	movs	r2, r3
 8005b9e:	3208      	adds	r2, #8
 8005ba0:	602a      	str	r2, [r5, #0]
 8005ba2:	681e      	ldr	r6, [r3, #0]
 8005ba4:	685d      	ldr	r5, [r3, #4]
 8005ba6:	0032      	movs	r2, r6
 8005ba8:	002b      	movs	r3, r5
 8005baa:	64a2      	str	r2, [r4, #72]	; 0x48
 8005bac:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005bae:	2201      	movs	r2, #1
 8005bb0:	006b      	lsls	r3, r5, #1
 8005bb2:	085b      	lsrs	r3, r3, #1
 8005bb4:	930e      	str	r3, [sp, #56]	; 0x38
 8005bb6:	0030      	movs	r0, r6
 8005bb8:	4bab      	ldr	r3, [pc, #684]	; (8005e68 <_printf_float+0x304>)
 8005bba:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005bbc:	4252      	negs	r2, r2
 8005bbe:	f7fc fcfd 	bl	80025bc <__aeabi_dcmpun>
 8005bc2:	2800      	cmp	r0, #0
 8005bc4:	d132      	bne.n	8005c2c <_printf_float+0xc8>
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	0030      	movs	r0, r6
 8005bca:	4ba7      	ldr	r3, [pc, #668]	; (8005e68 <_printf_float+0x304>)
 8005bcc:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005bce:	4252      	negs	r2, r2
 8005bd0:	f7fa fc4c 	bl	800046c <__aeabi_dcmple>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d129      	bne.n	8005c2c <_printf_float+0xc8>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	2300      	movs	r3, #0
 8005bdc:	0030      	movs	r0, r6
 8005bde:	0029      	movs	r1, r5
 8005be0:	f7fa fc3a 	bl	8000458 <__aeabi_dcmplt>
 8005be4:	2800      	cmp	r0, #0
 8005be6:	d003      	beq.n	8005bf0 <_printf_float+0x8c>
 8005be8:	0023      	movs	r3, r4
 8005bea:	222d      	movs	r2, #45	; 0x2d
 8005bec:	3343      	adds	r3, #67	; 0x43
 8005bee:	701a      	strb	r2, [r3, #0]
 8005bf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bf2:	4d9e      	ldr	r5, [pc, #632]	; (8005e6c <_printf_float+0x308>)
 8005bf4:	2b47      	cmp	r3, #71	; 0x47
 8005bf6:	d900      	bls.n	8005bfa <_printf_float+0x96>
 8005bf8:	4d9d      	ldr	r5, [pc, #628]	; (8005e70 <_printf_float+0x30c>)
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005bfe:	6123      	str	r3, [r4, #16]
 8005c00:	3301      	adds	r3, #1
 8005c02:	439a      	bics	r2, r3
 8005c04:	2300      	movs	r3, #0
 8005c06:	6022      	str	r2, [r4, #0]
 8005c08:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c0c:	0021      	movs	r1, r4
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	0038      	movs	r0, r7
 8005c12:	9b08      	ldr	r3, [sp, #32]
 8005c14:	aa13      	add	r2, sp, #76	; 0x4c
 8005c16:	f000 f9fb 	bl	8006010 <_printf_common>
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	d000      	beq.n	8005c20 <_printf_float+0xbc>
 8005c1e:	e0a3      	b.n	8005d68 <_printf_float+0x204>
 8005c20:	2001      	movs	r0, #1
 8005c22:	4240      	negs	r0, r0
 8005c24:	b015      	add	sp, #84	; 0x54
 8005c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c28:	3307      	adds	r3, #7
 8005c2a:	e7b6      	b.n	8005b9a <_printf_float+0x36>
 8005c2c:	0032      	movs	r2, r6
 8005c2e:	002b      	movs	r3, r5
 8005c30:	0030      	movs	r0, r6
 8005c32:	0029      	movs	r1, r5
 8005c34:	f7fc fcc2 	bl	80025bc <__aeabi_dcmpun>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	d00b      	beq.n	8005c54 <_printf_float+0xf0>
 8005c3c:	2d00      	cmp	r5, #0
 8005c3e:	da03      	bge.n	8005c48 <_printf_float+0xe4>
 8005c40:	0023      	movs	r3, r4
 8005c42:	222d      	movs	r2, #45	; 0x2d
 8005c44:	3343      	adds	r3, #67	; 0x43
 8005c46:	701a      	strb	r2, [r3, #0]
 8005c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c4a:	4d8a      	ldr	r5, [pc, #552]	; (8005e74 <_printf_float+0x310>)
 8005c4c:	2b47      	cmp	r3, #71	; 0x47
 8005c4e:	d9d4      	bls.n	8005bfa <_printf_float+0x96>
 8005c50:	4d89      	ldr	r5, [pc, #548]	; (8005e78 <_printf_float+0x314>)
 8005c52:	e7d2      	b.n	8005bfa <_printf_float+0x96>
 8005c54:	2220      	movs	r2, #32
 8005c56:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005c58:	6863      	ldr	r3, [r4, #4]
 8005c5a:	4391      	bics	r1, r2
 8005c5c:	910e      	str	r1, [sp, #56]	; 0x38
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	d14a      	bne.n	8005cf8 <_printf_float+0x194>
 8005c62:	3307      	adds	r3, #7
 8005c64:	6063      	str	r3, [r4, #4]
 8005c66:	2380      	movs	r3, #128	; 0x80
 8005c68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	2200      	movs	r2, #0
 8005c70:	9206      	str	r2, [sp, #24]
 8005c72:	aa12      	add	r2, sp, #72	; 0x48
 8005c74:	9205      	str	r2, [sp, #20]
 8005c76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	9204      	str	r2, [sp, #16]
 8005c7c:	aa11      	add	r2, sp, #68	; 0x44
 8005c7e:	9203      	str	r2, [sp, #12]
 8005c80:	2223      	movs	r2, #35	; 0x23
 8005c82:	a908      	add	r1, sp, #32
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	6863      	ldr	r3, [r4, #4]
 8005c88:	1852      	adds	r2, r2, r1
 8005c8a:	9202      	str	r2, [sp, #8]
 8005c8c:	9300      	str	r3, [sp, #0]
 8005c8e:	0032      	movs	r2, r6
 8005c90:	002b      	movs	r3, r5
 8005c92:	0038      	movs	r0, r7
 8005c94:	f7ff febe 	bl	8005a14 <__cvt>
 8005c98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c9a:	0005      	movs	r5, r0
 8005c9c:	2b47      	cmp	r3, #71	; 0x47
 8005c9e:	d109      	bne.n	8005cb4 <_printf_float+0x150>
 8005ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ca2:	1cda      	adds	r2, r3, #3
 8005ca4:	db02      	blt.n	8005cac <_printf_float+0x148>
 8005ca6:	6862      	ldr	r2, [r4, #4]
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	dd49      	ble.n	8005d40 <_printf_float+0x1dc>
 8005cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cae:	3b02      	subs	r3, #2
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	930a      	str	r3, [sp, #40]	; 0x28
 8005cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cb6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005cb8:	2b65      	cmp	r3, #101	; 0x65
 8005cba:	d824      	bhi.n	8005d06 <_printf_float+0x1a2>
 8005cbc:	0020      	movs	r0, r4
 8005cbe:	001a      	movs	r2, r3
 8005cc0:	3901      	subs	r1, #1
 8005cc2:	3050      	adds	r0, #80	; 0x50
 8005cc4:	9111      	str	r1, [sp, #68]	; 0x44
 8005cc6:	f7ff ff08 	bl	8005ada <__exponent>
 8005cca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ccc:	900b      	str	r0, [sp, #44]	; 0x2c
 8005cce:	1813      	adds	r3, r2, r0
 8005cd0:	6123      	str	r3, [r4, #16]
 8005cd2:	2a01      	cmp	r2, #1
 8005cd4:	dc02      	bgt.n	8005cdc <_printf_float+0x178>
 8005cd6:	6822      	ldr	r2, [r4, #0]
 8005cd8:	07d2      	lsls	r2, r2, #31
 8005cda:	d501      	bpl.n	8005ce0 <_printf_float+0x17c>
 8005cdc:	3301      	adds	r3, #1
 8005cde:	6123      	str	r3, [r4, #16]
 8005ce0:	2323      	movs	r3, #35	; 0x23
 8005ce2:	aa08      	add	r2, sp, #32
 8005ce4:	189b      	adds	r3, r3, r2
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d100      	bne.n	8005cee <_printf_float+0x18a>
 8005cec:	e78d      	b.n	8005c0a <_printf_float+0xa6>
 8005cee:	0023      	movs	r3, r4
 8005cf0:	222d      	movs	r2, #45	; 0x2d
 8005cf2:	3343      	adds	r3, #67	; 0x43
 8005cf4:	701a      	strb	r2, [r3, #0]
 8005cf6:	e788      	b.n	8005c0a <_printf_float+0xa6>
 8005cf8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cfa:	2a47      	cmp	r2, #71	; 0x47
 8005cfc:	d1b3      	bne.n	8005c66 <_printf_float+0x102>
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1b1      	bne.n	8005c66 <_printf_float+0x102>
 8005d02:	3301      	adds	r3, #1
 8005d04:	e7ae      	b.n	8005c64 <_printf_float+0x100>
 8005d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d08:	2b66      	cmp	r3, #102	; 0x66
 8005d0a:	d11b      	bne.n	8005d44 <_printf_float+0x1e0>
 8005d0c:	6863      	ldr	r3, [r4, #4]
 8005d0e:	2900      	cmp	r1, #0
 8005d10:	dd09      	ble.n	8005d26 <_printf_float+0x1c2>
 8005d12:	6121      	str	r1, [r4, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d102      	bne.n	8005d1e <_printf_float+0x1ba>
 8005d18:	6822      	ldr	r2, [r4, #0]
 8005d1a:	07d2      	lsls	r2, r2, #31
 8005d1c:	d50b      	bpl.n	8005d36 <_printf_float+0x1d2>
 8005d1e:	3301      	adds	r3, #1
 8005d20:	185b      	adds	r3, r3, r1
 8005d22:	6123      	str	r3, [r4, #16]
 8005d24:	e007      	b.n	8005d36 <_printf_float+0x1d2>
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d103      	bne.n	8005d32 <_printf_float+0x1ce>
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	6821      	ldr	r1, [r4, #0]
 8005d2e:	4211      	tst	r1, r2
 8005d30:	d000      	beq.n	8005d34 <_printf_float+0x1d0>
 8005d32:	1c9a      	adds	r2, r3, #2
 8005d34:	6122      	str	r2, [r4, #16]
 8005d36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d38:	65a3      	str	r3, [r4, #88]	; 0x58
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d3e:	e7cf      	b.n	8005ce0 <_printf_float+0x17c>
 8005d40:	2367      	movs	r3, #103	; 0x67
 8005d42:	930a      	str	r3, [sp, #40]	; 0x28
 8005d44:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005d46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d48:	4299      	cmp	r1, r3
 8005d4a:	db06      	blt.n	8005d5a <_printf_float+0x1f6>
 8005d4c:	6823      	ldr	r3, [r4, #0]
 8005d4e:	6121      	str	r1, [r4, #16]
 8005d50:	07db      	lsls	r3, r3, #31
 8005d52:	d5f0      	bpl.n	8005d36 <_printf_float+0x1d2>
 8005d54:	3101      	adds	r1, #1
 8005d56:	6121      	str	r1, [r4, #16]
 8005d58:	e7ed      	b.n	8005d36 <_printf_float+0x1d2>
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	2900      	cmp	r1, #0
 8005d5e:	dc01      	bgt.n	8005d64 <_printf_float+0x200>
 8005d60:	1892      	adds	r2, r2, r2
 8005d62:	1a52      	subs	r2, r2, r1
 8005d64:	189b      	adds	r3, r3, r2
 8005d66:	e7dc      	b.n	8005d22 <_printf_float+0x1be>
 8005d68:	6822      	ldr	r2, [r4, #0]
 8005d6a:	0553      	lsls	r3, r2, #21
 8005d6c:	d408      	bmi.n	8005d80 <_printf_float+0x21c>
 8005d6e:	6923      	ldr	r3, [r4, #16]
 8005d70:	002a      	movs	r2, r5
 8005d72:	0038      	movs	r0, r7
 8005d74:	9908      	ldr	r1, [sp, #32]
 8005d76:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005d78:	47a8      	blx	r5
 8005d7a:	3001      	adds	r0, #1
 8005d7c:	d12a      	bne.n	8005dd4 <_printf_float+0x270>
 8005d7e:	e74f      	b.n	8005c20 <_printf_float+0xbc>
 8005d80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d82:	2b65      	cmp	r3, #101	; 0x65
 8005d84:	d800      	bhi.n	8005d88 <_printf_float+0x224>
 8005d86:	e0ec      	b.n	8005f62 <_printf_float+0x3fe>
 8005d88:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005d8a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2300      	movs	r3, #0
 8005d90:	f7fa fb5c 	bl	800044c <__aeabi_dcmpeq>
 8005d94:	2800      	cmp	r0, #0
 8005d96:	d034      	beq.n	8005e02 <_printf_float+0x29e>
 8005d98:	2301      	movs	r3, #1
 8005d9a:	0038      	movs	r0, r7
 8005d9c:	4a37      	ldr	r2, [pc, #220]	; (8005e7c <_printf_float+0x318>)
 8005d9e:	9908      	ldr	r1, [sp, #32]
 8005da0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005da2:	47a8      	blx	r5
 8005da4:	3001      	adds	r0, #1
 8005da6:	d100      	bne.n	8005daa <_printf_float+0x246>
 8005da8:	e73a      	b.n	8005c20 <_printf_float+0xbc>
 8005daa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005dac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005dae:	429a      	cmp	r2, r3
 8005db0:	db02      	blt.n	8005db8 <_printf_float+0x254>
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	07db      	lsls	r3, r3, #31
 8005db6:	d50d      	bpl.n	8005dd4 <_printf_float+0x270>
 8005db8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005dba:	0038      	movs	r0, r7
 8005dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dc0:	9908      	ldr	r1, [sp, #32]
 8005dc2:	47a8      	blx	r5
 8005dc4:	2500      	movs	r5, #0
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d100      	bne.n	8005dcc <_printf_float+0x268>
 8005dca:	e729      	b.n	8005c20 <_printf_float+0xbc>
 8005dcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	42ab      	cmp	r3, r5
 8005dd2:	dc0a      	bgt.n	8005dea <_printf_float+0x286>
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	079b      	lsls	r3, r3, #30
 8005dd8:	d500      	bpl.n	8005ddc <_printf_float+0x278>
 8005dda:	e116      	b.n	800600a <_printf_float+0x4a6>
 8005ddc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005dde:	68e0      	ldr	r0, [r4, #12]
 8005de0:	4298      	cmp	r0, r3
 8005de2:	db00      	blt.n	8005de6 <_printf_float+0x282>
 8005de4:	e71e      	b.n	8005c24 <_printf_float+0xc0>
 8005de6:	0018      	movs	r0, r3
 8005de8:	e71c      	b.n	8005c24 <_printf_float+0xc0>
 8005dea:	0022      	movs	r2, r4
 8005dec:	2301      	movs	r3, #1
 8005dee:	0038      	movs	r0, r7
 8005df0:	9908      	ldr	r1, [sp, #32]
 8005df2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005df4:	321a      	adds	r2, #26
 8005df6:	47b0      	blx	r6
 8005df8:	3001      	adds	r0, #1
 8005dfa:	d100      	bne.n	8005dfe <_printf_float+0x29a>
 8005dfc:	e710      	b.n	8005c20 <_printf_float+0xbc>
 8005dfe:	3501      	adds	r5, #1
 8005e00:	e7e4      	b.n	8005dcc <_printf_float+0x268>
 8005e02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	dc3b      	bgt.n	8005e80 <_printf_float+0x31c>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	0038      	movs	r0, r7
 8005e0c:	4a1b      	ldr	r2, [pc, #108]	; (8005e7c <_printf_float+0x318>)
 8005e0e:	9908      	ldr	r1, [sp, #32]
 8005e10:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005e12:	47b0      	blx	r6
 8005e14:	3001      	adds	r0, #1
 8005e16:	d100      	bne.n	8005e1a <_printf_float+0x2b6>
 8005e18:	e702      	b.n	8005c20 <_printf_float+0xbc>
 8005e1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	d102      	bne.n	8005e28 <_printf_float+0x2c4>
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	07db      	lsls	r3, r3, #31
 8005e26:	d5d5      	bpl.n	8005dd4 <_printf_float+0x270>
 8005e28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e2a:	0038      	movs	r0, r7
 8005e2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e2e:	9908      	ldr	r1, [sp, #32]
 8005e30:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005e32:	47b0      	blx	r6
 8005e34:	2300      	movs	r3, #0
 8005e36:	3001      	adds	r0, #1
 8005e38:	d100      	bne.n	8005e3c <_printf_float+0x2d8>
 8005e3a:	e6f1      	b.n	8005c20 <_printf_float+0xbc>
 8005e3c:	930a      	str	r3, [sp, #40]	; 0x28
 8005e3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e42:	425b      	negs	r3, r3
 8005e44:	4293      	cmp	r3, r2
 8005e46:	dc01      	bgt.n	8005e4c <_printf_float+0x2e8>
 8005e48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e4a:	e791      	b.n	8005d70 <_printf_float+0x20c>
 8005e4c:	0022      	movs	r2, r4
 8005e4e:	2301      	movs	r3, #1
 8005e50:	0038      	movs	r0, r7
 8005e52:	9908      	ldr	r1, [sp, #32]
 8005e54:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005e56:	321a      	adds	r2, #26
 8005e58:	47b0      	blx	r6
 8005e5a:	3001      	adds	r0, #1
 8005e5c:	d100      	bne.n	8005e60 <_printf_float+0x2fc>
 8005e5e:	e6df      	b.n	8005c20 <_printf_float+0xbc>
 8005e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e62:	3301      	adds	r3, #1
 8005e64:	e7ea      	b.n	8005e3c <_printf_float+0x2d8>
 8005e66:	46c0      	nop			; (mov r8, r8)
 8005e68:	7fefffff 	.word	0x7fefffff
 8005e6c:	0800a461 	.word	0x0800a461
 8005e70:	0800a465 	.word	0x0800a465
 8005e74:	0800a469 	.word	0x0800a469
 8005e78:	0800a46d 	.word	0x0800a46d
 8005e7c:	0800a471 	.word	0x0800a471
 8005e80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e84:	920a      	str	r2, [sp, #40]	; 0x28
 8005e86:	429a      	cmp	r2, r3
 8005e88:	dd00      	ble.n	8005e8c <_printf_float+0x328>
 8005e8a:	930a      	str	r3, [sp, #40]	; 0x28
 8005e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	dc3d      	bgt.n	8005f0e <_printf_float+0x3aa>
 8005e92:	2300      	movs	r3, #0
 8005e94:	930e      	str	r3, [sp, #56]	; 0x38
 8005e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e98:	43db      	mvns	r3, r3
 8005e9a:	17db      	asrs	r3, r3, #31
 8005e9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ea0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ea2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ea4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	dc36      	bgt.n	8005f20 <_printf_float+0x3bc>
 8005eb2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005eb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	db40      	blt.n	8005f3c <_printf_float+0x3d8>
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	07db      	lsls	r3, r3, #31
 8005ebe:	d43d      	bmi.n	8005f3c <_printf_float+0x3d8>
 8005ec0:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8005ec2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ec4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ec6:	1af3      	subs	r3, r6, r3
 8005ec8:	1ab6      	subs	r6, r6, r2
 8005eca:	429e      	cmp	r6, r3
 8005ecc:	dd00      	ble.n	8005ed0 <_printf_float+0x36c>
 8005ece:	001e      	movs	r6, r3
 8005ed0:	2e00      	cmp	r6, #0
 8005ed2:	dc3c      	bgt.n	8005f4e <_printf_float+0x3ea>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ed8:	43f3      	mvns	r3, r6
 8005eda:	17db      	asrs	r3, r3, #31
 8005edc:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ede:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ee0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ee2:	1a9b      	subs	r3, r3, r2
 8005ee4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ee6:	4032      	ands	r2, r6
 8005ee8:	1a9b      	subs	r3, r3, r2
 8005eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005eec:	4293      	cmp	r3, r2
 8005eee:	dc00      	bgt.n	8005ef2 <_printf_float+0x38e>
 8005ef0:	e770      	b.n	8005dd4 <_printf_float+0x270>
 8005ef2:	0022      	movs	r2, r4
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	0038      	movs	r0, r7
 8005ef8:	9908      	ldr	r1, [sp, #32]
 8005efa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005efc:	321a      	adds	r2, #26
 8005efe:	47a8      	blx	r5
 8005f00:	3001      	adds	r0, #1
 8005f02:	d100      	bne.n	8005f06 <_printf_float+0x3a2>
 8005f04:	e68c      	b.n	8005c20 <_printf_float+0xbc>
 8005f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f08:	3301      	adds	r3, #1
 8005f0a:	930a      	str	r3, [sp, #40]	; 0x28
 8005f0c:	e7e7      	b.n	8005ede <_printf_float+0x37a>
 8005f0e:	002a      	movs	r2, r5
 8005f10:	0038      	movs	r0, r7
 8005f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f14:	9908      	ldr	r1, [sp, #32]
 8005f16:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f18:	47b0      	blx	r6
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	d1b9      	bne.n	8005e92 <_printf_float+0x32e>
 8005f1e:	e67f      	b.n	8005c20 <_printf_float+0xbc>
 8005f20:	0022      	movs	r2, r4
 8005f22:	2301      	movs	r3, #1
 8005f24:	0038      	movs	r0, r7
 8005f26:	9908      	ldr	r1, [sp, #32]
 8005f28:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f2a:	321a      	adds	r2, #26
 8005f2c:	47b0      	blx	r6
 8005f2e:	3001      	adds	r0, #1
 8005f30:	d100      	bne.n	8005f34 <_printf_float+0x3d0>
 8005f32:	e675      	b.n	8005c20 <_printf_float+0xbc>
 8005f34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f36:	3301      	adds	r3, #1
 8005f38:	930e      	str	r3, [sp, #56]	; 0x38
 8005f3a:	e7b0      	b.n	8005e9e <_printf_float+0x33a>
 8005f3c:	0038      	movs	r0, r7
 8005f3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f42:	9908      	ldr	r1, [sp, #32]
 8005f44:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f46:	47b0      	blx	r6
 8005f48:	3001      	adds	r0, #1
 8005f4a:	d1b9      	bne.n	8005ec0 <_printf_float+0x35c>
 8005f4c:	e668      	b.n	8005c20 <_printf_float+0xbc>
 8005f4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f50:	0038      	movs	r0, r7
 8005f52:	18ea      	adds	r2, r5, r3
 8005f54:	9908      	ldr	r1, [sp, #32]
 8005f56:	0033      	movs	r3, r6
 8005f58:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005f5a:	47a8      	blx	r5
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	d1b9      	bne.n	8005ed4 <_printf_float+0x370>
 8005f60:	e65e      	b.n	8005c20 <_printf_float+0xbc>
 8005f62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	dc02      	bgt.n	8005f6e <_printf_float+0x40a>
 8005f68:	2301      	movs	r3, #1
 8005f6a:	421a      	tst	r2, r3
 8005f6c:	d03a      	beq.n	8005fe4 <_printf_float+0x480>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	002a      	movs	r2, r5
 8005f72:	0038      	movs	r0, r7
 8005f74:	9908      	ldr	r1, [sp, #32]
 8005f76:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f78:	47b0      	blx	r6
 8005f7a:	3001      	adds	r0, #1
 8005f7c:	d100      	bne.n	8005f80 <_printf_float+0x41c>
 8005f7e:	e64f      	b.n	8005c20 <_printf_float+0xbc>
 8005f80:	0038      	movs	r0, r7
 8005f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f86:	9908      	ldr	r1, [sp, #32]
 8005f88:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f8a:	47b0      	blx	r6
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	d100      	bne.n	8005f92 <_printf_float+0x42e>
 8005f90:	e646      	b.n	8005c20 <_printf_float+0xbc>
 8005f92:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005f94:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005f96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f98:	2200      	movs	r2, #0
 8005f9a:	001e      	movs	r6, r3
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	f7fa fa55 	bl	800044c <__aeabi_dcmpeq>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	d11c      	bne.n	8005fe0 <_printf_float+0x47c>
 8005fa6:	0033      	movs	r3, r6
 8005fa8:	1c6a      	adds	r2, r5, #1
 8005faa:	3b01      	subs	r3, #1
 8005fac:	0038      	movs	r0, r7
 8005fae:	9908      	ldr	r1, [sp, #32]
 8005fb0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005fb2:	47a8      	blx	r5
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	d10f      	bne.n	8005fd8 <_printf_float+0x474>
 8005fb8:	e632      	b.n	8005c20 <_printf_float+0xbc>
 8005fba:	0022      	movs	r2, r4
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	0038      	movs	r0, r7
 8005fc0:	9908      	ldr	r1, [sp, #32]
 8005fc2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005fc4:	321a      	adds	r2, #26
 8005fc6:	47b0      	blx	r6
 8005fc8:	3001      	adds	r0, #1
 8005fca:	d100      	bne.n	8005fce <_printf_float+0x46a>
 8005fcc:	e628      	b.n	8005c20 <_printf_float+0xbc>
 8005fce:	3501      	adds	r5, #1
 8005fd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	42ab      	cmp	r3, r5
 8005fd6:	dcf0      	bgt.n	8005fba <_printf_float+0x456>
 8005fd8:	0022      	movs	r2, r4
 8005fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fdc:	3250      	adds	r2, #80	; 0x50
 8005fde:	e6c8      	b.n	8005d72 <_printf_float+0x20e>
 8005fe0:	2500      	movs	r5, #0
 8005fe2:	e7f5      	b.n	8005fd0 <_printf_float+0x46c>
 8005fe4:	002a      	movs	r2, r5
 8005fe6:	e7e1      	b.n	8005fac <_printf_float+0x448>
 8005fe8:	0022      	movs	r2, r4
 8005fea:	2301      	movs	r3, #1
 8005fec:	0038      	movs	r0, r7
 8005fee:	9908      	ldr	r1, [sp, #32]
 8005ff0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005ff2:	3219      	adds	r2, #25
 8005ff4:	47b0      	blx	r6
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	d100      	bne.n	8005ffc <_printf_float+0x498>
 8005ffa:	e611      	b.n	8005c20 <_printf_float+0xbc>
 8005ffc:	3501      	adds	r5, #1
 8005ffe:	68e3      	ldr	r3, [r4, #12]
 8006000:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006002:	1a9b      	subs	r3, r3, r2
 8006004:	42ab      	cmp	r3, r5
 8006006:	dcef      	bgt.n	8005fe8 <_printf_float+0x484>
 8006008:	e6e8      	b.n	8005ddc <_printf_float+0x278>
 800600a:	2500      	movs	r5, #0
 800600c:	e7f7      	b.n	8005ffe <_printf_float+0x49a>
 800600e:	46c0      	nop			; (mov r8, r8)

08006010 <_printf_common>:
 8006010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006012:	0016      	movs	r6, r2
 8006014:	9301      	str	r3, [sp, #4]
 8006016:	688a      	ldr	r2, [r1, #8]
 8006018:	690b      	ldr	r3, [r1, #16]
 800601a:	000c      	movs	r4, r1
 800601c:	9000      	str	r0, [sp, #0]
 800601e:	4293      	cmp	r3, r2
 8006020:	da00      	bge.n	8006024 <_printf_common+0x14>
 8006022:	0013      	movs	r3, r2
 8006024:	0022      	movs	r2, r4
 8006026:	6033      	str	r3, [r6, #0]
 8006028:	3243      	adds	r2, #67	; 0x43
 800602a:	7812      	ldrb	r2, [r2, #0]
 800602c:	2a00      	cmp	r2, #0
 800602e:	d001      	beq.n	8006034 <_printf_common+0x24>
 8006030:	3301      	adds	r3, #1
 8006032:	6033      	str	r3, [r6, #0]
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	069b      	lsls	r3, r3, #26
 8006038:	d502      	bpl.n	8006040 <_printf_common+0x30>
 800603a:	6833      	ldr	r3, [r6, #0]
 800603c:	3302      	adds	r3, #2
 800603e:	6033      	str	r3, [r6, #0]
 8006040:	6822      	ldr	r2, [r4, #0]
 8006042:	2306      	movs	r3, #6
 8006044:	0015      	movs	r5, r2
 8006046:	401d      	ands	r5, r3
 8006048:	421a      	tst	r2, r3
 800604a:	d027      	beq.n	800609c <_printf_common+0x8c>
 800604c:	0023      	movs	r3, r4
 800604e:	3343      	adds	r3, #67	; 0x43
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	1e5a      	subs	r2, r3, #1
 8006054:	4193      	sbcs	r3, r2
 8006056:	6822      	ldr	r2, [r4, #0]
 8006058:	0692      	lsls	r2, r2, #26
 800605a:	d430      	bmi.n	80060be <_printf_common+0xae>
 800605c:	0022      	movs	r2, r4
 800605e:	9901      	ldr	r1, [sp, #4]
 8006060:	9800      	ldr	r0, [sp, #0]
 8006062:	9d08      	ldr	r5, [sp, #32]
 8006064:	3243      	adds	r2, #67	; 0x43
 8006066:	47a8      	blx	r5
 8006068:	3001      	adds	r0, #1
 800606a:	d025      	beq.n	80060b8 <_printf_common+0xa8>
 800606c:	2206      	movs	r2, #6
 800606e:	6823      	ldr	r3, [r4, #0]
 8006070:	2500      	movs	r5, #0
 8006072:	4013      	ands	r3, r2
 8006074:	2b04      	cmp	r3, #4
 8006076:	d105      	bne.n	8006084 <_printf_common+0x74>
 8006078:	6833      	ldr	r3, [r6, #0]
 800607a:	68e5      	ldr	r5, [r4, #12]
 800607c:	1aed      	subs	r5, r5, r3
 800607e:	43eb      	mvns	r3, r5
 8006080:	17db      	asrs	r3, r3, #31
 8006082:	401d      	ands	r5, r3
 8006084:	68a3      	ldr	r3, [r4, #8]
 8006086:	6922      	ldr	r2, [r4, #16]
 8006088:	4293      	cmp	r3, r2
 800608a:	dd01      	ble.n	8006090 <_printf_common+0x80>
 800608c:	1a9b      	subs	r3, r3, r2
 800608e:	18ed      	adds	r5, r5, r3
 8006090:	2600      	movs	r6, #0
 8006092:	42b5      	cmp	r5, r6
 8006094:	d120      	bne.n	80060d8 <_printf_common+0xc8>
 8006096:	2000      	movs	r0, #0
 8006098:	e010      	b.n	80060bc <_printf_common+0xac>
 800609a:	3501      	adds	r5, #1
 800609c:	68e3      	ldr	r3, [r4, #12]
 800609e:	6832      	ldr	r2, [r6, #0]
 80060a0:	1a9b      	subs	r3, r3, r2
 80060a2:	42ab      	cmp	r3, r5
 80060a4:	ddd2      	ble.n	800604c <_printf_common+0x3c>
 80060a6:	0022      	movs	r2, r4
 80060a8:	2301      	movs	r3, #1
 80060aa:	9901      	ldr	r1, [sp, #4]
 80060ac:	9800      	ldr	r0, [sp, #0]
 80060ae:	9f08      	ldr	r7, [sp, #32]
 80060b0:	3219      	adds	r2, #25
 80060b2:	47b8      	blx	r7
 80060b4:	3001      	adds	r0, #1
 80060b6:	d1f0      	bne.n	800609a <_printf_common+0x8a>
 80060b8:	2001      	movs	r0, #1
 80060ba:	4240      	negs	r0, r0
 80060bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060be:	2030      	movs	r0, #48	; 0x30
 80060c0:	18e1      	adds	r1, r4, r3
 80060c2:	3143      	adds	r1, #67	; 0x43
 80060c4:	7008      	strb	r0, [r1, #0]
 80060c6:	0021      	movs	r1, r4
 80060c8:	1c5a      	adds	r2, r3, #1
 80060ca:	3145      	adds	r1, #69	; 0x45
 80060cc:	7809      	ldrb	r1, [r1, #0]
 80060ce:	18a2      	adds	r2, r4, r2
 80060d0:	3243      	adds	r2, #67	; 0x43
 80060d2:	3302      	adds	r3, #2
 80060d4:	7011      	strb	r1, [r2, #0]
 80060d6:	e7c1      	b.n	800605c <_printf_common+0x4c>
 80060d8:	0022      	movs	r2, r4
 80060da:	2301      	movs	r3, #1
 80060dc:	9901      	ldr	r1, [sp, #4]
 80060de:	9800      	ldr	r0, [sp, #0]
 80060e0:	9f08      	ldr	r7, [sp, #32]
 80060e2:	321a      	adds	r2, #26
 80060e4:	47b8      	blx	r7
 80060e6:	3001      	adds	r0, #1
 80060e8:	d0e6      	beq.n	80060b8 <_printf_common+0xa8>
 80060ea:	3601      	adds	r6, #1
 80060ec:	e7d1      	b.n	8006092 <_printf_common+0x82>
	...

080060f0 <_printf_i>:
 80060f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060f2:	b08b      	sub	sp, #44	; 0x2c
 80060f4:	9206      	str	r2, [sp, #24]
 80060f6:	000a      	movs	r2, r1
 80060f8:	3243      	adds	r2, #67	; 0x43
 80060fa:	9307      	str	r3, [sp, #28]
 80060fc:	9005      	str	r0, [sp, #20]
 80060fe:	9204      	str	r2, [sp, #16]
 8006100:	7e0a      	ldrb	r2, [r1, #24]
 8006102:	000c      	movs	r4, r1
 8006104:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006106:	2a78      	cmp	r2, #120	; 0x78
 8006108:	d809      	bhi.n	800611e <_printf_i+0x2e>
 800610a:	2a62      	cmp	r2, #98	; 0x62
 800610c:	d80b      	bhi.n	8006126 <_printf_i+0x36>
 800610e:	2a00      	cmp	r2, #0
 8006110:	d100      	bne.n	8006114 <_printf_i+0x24>
 8006112:	e0be      	b.n	8006292 <_printf_i+0x1a2>
 8006114:	497c      	ldr	r1, [pc, #496]	; (8006308 <_printf_i+0x218>)
 8006116:	9103      	str	r1, [sp, #12]
 8006118:	2a58      	cmp	r2, #88	; 0x58
 800611a:	d100      	bne.n	800611e <_printf_i+0x2e>
 800611c:	e093      	b.n	8006246 <_printf_i+0x156>
 800611e:	0026      	movs	r6, r4
 8006120:	3642      	adds	r6, #66	; 0x42
 8006122:	7032      	strb	r2, [r6, #0]
 8006124:	e022      	b.n	800616c <_printf_i+0x7c>
 8006126:	0010      	movs	r0, r2
 8006128:	3863      	subs	r0, #99	; 0x63
 800612a:	2815      	cmp	r0, #21
 800612c:	d8f7      	bhi.n	800611e <_printf_i+0x2e>
 800612e:	f7f9 fffd 	bl	800012c <__gnu_thumb1_case_shi>
 8006132:	0016      	.short	0x0016
 8006134:	fff6001f 	.word	0xfff6001f
 8006138:	fff6fff6 	.word	0xfff6fff6
 800613c:	001ffff6 	.word	0x001ffff6
 8006140:	fff6fff6 	.word	0xfff6fff6
 8006144:	fff6fff6 	.word	0xfff6fff6
 8006148:	003600a3 	.word	0x003600a3
 800614c:	fff60083 	.word	0xfff60083
 8006150:	00b4fff6 	.word	0x00b4fff6
 8006154:	0036fff6 	.word	0x0036fff6
 8006158:	fff6fff6 	.word	0xfff6fff6
 800615c:	0087      	.short	0x0087
 800615e:	0026      	movs	r6, r4
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	3642      	adds	r6, #66	; 0x42
 8006164:	1d11      	adds	r1, r2, #4
 8006166:	6019      	str	r1, [r3, #0]
 8006168:	6813      	ldr	r3, [r2, #0]
 800616a:	7033      	strb	r3, [r6, #0]
 800616c:	2301      	movs	r3, #1
 800616e:	e0a2      	b.n	80062b6 <_printf_i+0x1c6>
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	6809      	ldr	r1, [r1, #0]
 8006174:	1d02      	adds	r2, r0, #4
 8006176:	060d      	lsls	r5, r1, #24
 8006178:	d50b      	bpl.n	8006192 <_printf_i+0xa2>
 800617a:	6805      	ldr	r5, [r0, #0]
 800617c:	601a      	str	r2, [r3, #0]
 800617e:	2d00      	cmp	r5, #0
 8006180:	da03      	bge.n	800618a <_printf_i+0x9a>
 8006182:	232d      	movs	r3, #45	; 0x2d
 8006184:	9a04      	ldr	r2, [sp, #16]
 8006186:	426d      	negs	r5, r5
 8006188:	7013      	strb	r3, [r2, #0]
 800618a:	4b5f      	ldr	r3, [pc, #380]	; (8006308 <_printf_i+0x218>)
 800618c:	270a      	movs	r7, #10
 800618e:	9303      	str	r3, [sp, #12]
 8006190:	e01b      	b.n	80061ca <_printf_i+0xda>
 8006192:	6805      	ldr	r5, [r0, #0]
 8006194:	601a      	str	r2, [r3, #0]
 8006196:	0649      	lsls	r1, r1, #25
 8006198:	d5f1      	bpl.n	800617e <_printf_i+0x8e>
 800619a:	b22d      	sxth	r5, r5
 800619c:	e7ef      	b.n	800617e <_printf_i+0x8e>
 800619e:	680d      	ldr	r5, [r1, #0]
 80061a0:	6819      	ldr	r1, [r3, #0]
 80061a2:	1d08      	adds	r0, r1, #4
 80061a4:	6018      	str	r0, [r3, #0]
 80061a6:	062e      	lsls	r6, r5, #24
 80061a8:	d501      	bpl.n	80061ae <_printf_i+0xbe>
 80061aa:	680d      	ldr	r5, [r1, #0]
 80061ac:	e003      	b.n	80061b6 <_printf_i+0xc6>
 80061ae:	066d      	lsls	r5, r5, #25
 80061b0:	d5fb      	bpl.n	80061aa <_printf_i+0xba>
 80061b2:	680d      	ldr	r5, [r1, #0]
 80061b4:	b2ad      	uxth	r5, r5
 80061b6:	4b54      	ldr	r3, [pc, #336]	; (8006308 <_printf_i+0x218>)
 80061b8:	2708      	movs	r7, #8
 80061ba:	9303      	str	r3, [sp, #12]
 80061bc:	2a6f      	cmp	r2, #111	; 0x6f
 80061be:	d000      	beq.n	80061c2 <_printf_i+0xd2>
 80061c0:	3702      	adds	r7, #2
 80061c2:	0023      	movs	r3, r4
 80061c4:	2200      	movs	r2, #0
 80061c6:	3343      	adds	r3, #67	; 0x43
 80061c8:	701a      	strb	r2, [r3, #0]
 80061ca:	6863      	ldr	r3, [r4, #4]
 80061cc:	60a3      	str	r3, [r4, #8]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	db03      	blt.n	80061da <_printf_i+0xea>
 80061d2:	2104      	movs	r1, #4
 80061d4:	6822      	ldr	r2, [r4, #0]
 80061d6:	438a      	bics	r2, r1
 80061d8:	6022      	str	r2, [r4, #0]
 80061da:	2d00      	cmp	r5, #0
 80061dc:	d102      	bne.n	80061e4 <_printf_i+0xf4>
 80061de:	9e04      	ldr	r6, [sp, #16]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00c      	beq.n	80061fe <_printf_i+0x10e>
 80061e4:	9e04      	ldr	r6, [sp, #16]
 80061e6:	0028      	movs	r0, r5
 80061e8:	0039      	movs	r1, r7
 80061ea:	f7fa f82f 	bl	800024c <__aeabi_uidivmod>
 80061ee:	9b03      	ldr	r3, [sp, #12]
 80061f0:	3e01      	subs	r6, #1
 80061f2:	5c5b      	ldrb	r3, [r3, r1]
 80061f4:	7033      	strb	r3, [r6, #0]
 80061f6:	002b      	movs	r3, r5
 80061f8:	0005      	movs	r5, r0
 80061fa:	429f      	cmp	r7, r3
 80061fc:	d9f3      	bls.n	80061e6 <_printf_i+0xf6>
 80061fe:	2f08      	cmp	r7, #8
 8006200:	d109      	bne.n	8006216 <_printf_i+0x126>
 8006202:	6823      	ldr	r3, [r4, #0]
 8006204:	07db      	lsls	r3, r3, #31
 8006206:	d506      	bpl.n	8006216 <_printf_i+0x126>
 8006208:	6862      	ldr	r2, [r4, #4]
 800620a:	6923      	ldr	r3, [r4, #16]
 800620c:	429a      	cmp	r2, r3
 800620e:	dc02      	bgt.n	8006216 <_printf_i+0x126>
 8006210:	2330      	movs	r3, #48	; 0x30
 8006212:	3e01      	subs	r6, #1
 8006214:	7033      	strb	r3, [r6, #0]
 8006216:	9b04      	ldr	r3, [sp, #16]
 8006218:	1b9b      	subs	r3, r3, r6
 800621a:	6123      	str	r3, [r4, #16]
 800621c:	9b07      	ldr	r3, [sp, #28]
 800621e:	0021      	movs	r1, r4
 8006220:	9300      	str	r3, [sp, #0]
 8006222:	9805      	ldr	r0, [sp, #20]
 8006224:	9b06      	ldr	r3, [sp, #24]
 8006226:	aa09      	add	r2, sp, #36	; 0x24
 8006228:	f7ff fef2 	bl	8006010 <_printf_common>
 800622c:	3001      	adds	r0, #1
 800622e:	d147      	bne.n	80062c0 <_printf_i+0x1d0>
 8006230:	2001      	movs	r0, #1
 8006232:	4240      	negs	r0, r0
 8006234:	b00b      	add	sp, #44	; 0x2c
 8006236:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006238:	2220      	movs	r2, #32
 800623a:	6809      	ldr	r1, [r1, #0]
 800623c:	430a      	orrs	r2, r1
 800623e:	6022      	str	r2, [r4, #0]
 8006240:	2278      	movs	r2, #120	; 0x78
 8006242:	4932      	ldr	r1, [pc, #200]	; (800630c <_printf_i+0x21c>)
 8006244:	9103      	str	r1, [sp, #12]
 8006246:	0021      	movs	r1, r4
 8006248:	3145      	adds	r1, #69	; 0x45
 800624a:	700a      	strb	r2, [r1, #0]
 800624c:	6819      	ldr	r1, [r3, #0]
 800624e:	6822      	ldr	r2, [r4, #0]
 8006250:	c920      	ldmia	r1!, {r5}
 8006252:	0610      	lsls	r0, r2, #24
 8006254:	d402      	bmi.n	800625c <_printf_i+0x16c>
 8006256:	0650      	lsls	r0, r2, #25
 8006258:	d500      	bpl.n	800625c <_printf_i+0x16c>
 800625a:	b2ad      	uxth	r5, r5
 800625c:	6019      	str	r1, [r3, #0]
 800625e:	07d3      	lsls	r3, r2, #31
 8006260:	d502      	bpl.n	8006268 <_printf_i+0x178>
 8006262:	2320      	movs	r3, #32
 8006264:	4313      	orrs	r3, r2
 8006266:	6023      	str	r3, [r4, #0]
 8006268:	2710      	movs	r7, #16
 800626a:	2d00      	cmp	r5, #0
 800626c:	d1a9      	bne.n	80061c2 <_printf_i+0xd2>
 800626e:	2220      	movs	r2, #32
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	4393      	bics	r3, r2
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	e7a4      	b.n	80061c2 <_printf_i+0xd2>
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	680d      	ldr	r5, [r1, #0]
 800627c:	1d10      	adds	r0, r2, #4
 800627e:	6949      	ldr	r1, [r1, #20]
 8006280:	6018      	str	r0, [r3, #0]
 8006282:	6813      	ldr	r3, [r2, #0]
 8006284:	062e      	lsls	r6, r5, #24
 8006286:	d501      	bpl.n	800628c <_printf_i+0x19c>
 8006288:	6019      	str	r1, [r3, #0]
 800628a:	e002      	b.n	8006292 <_printf_i+0x1a2>
 800628c:	066d      	lsls	r5, r5, #25
 800628e:	d5fb      	bpl.n	8006288 <_printf_i+0x198>
 8006290:	8019      	strh	r1, [r3, #0]
 8006292:	2300      	movs	r3, #0
 8006294:	9e04      	ldr	r6, [sp, #16]
 8006296:	6123      	str	r3, [r4, #16]
 8006298:	e7c0      	b.n	800621c <_printf_i+0x12c>
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	1d11      	adds	r1, r2, #4
 800629e:	6019      	str	r1, [r3, #0]
 80062a0:	6816      	ldr	r6, [r2, #0]
 80062a2:	2100      	movs	r1, #0
 80062a4:	0030      	movs	r0, r6
 80062a6:	6862      	ldr	r2, [r4, #4]
 80062a8:	f000 fbf1 	bl	8006a8e <memchr>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d001      	beq.n	80062b4 <_printf_i+0x1c4>
 80062b0:	1b80      	subs	r0, r0, r6
 80062b2:	6060      	str	r0, [r4, #4]
 80062b4:	6863      	ldr	r3, [r4, #4]
 80062b6:	6123      	str	r3, [r4, #16]
 80062b8:	2300      	movs	r3, #0
 80062ba:	9a04      	ldr	r2, [sp, #16]
 80062bc:	7013      	strb	r3, [r2, #0]
 80062be:	e7ad      	b.n	800621c <_printf_i+0x12c>
 80062c0:	0032      	movs	r2, r6
 80062c2:	6923      	ldr	r3, [r4, #16]
 80062c4:	9906      	ldr	r1, [sp, #24]
 80062c6:	9805      	ldr	r0, [sp, #20]
 80062c8:	9d07      	ldr	r5, [sp, #28]
 80062ca:	47a8      	blx	r5
 80062cc:	3001      	adds	r0, #1
 80062ce:	d0af      	beq.n	8006230 <_printf_i+0x140>
 80062d0:	6823      	ldr	r3, [r4, #0]
 80062d2:	079b      	lsls	r3, r3, #30
 80062d4:	d415      	bmi.n	8006302 <_printf_i+0x212>
 80062d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062d8:	68e0      	ldr	r0, [r4, #12]
 80062da:	4298      	cmp	r0, r3
 80062dc:	daaa      	bge.n	8006234 <_printf_i+0x144>
 80062de:	0018      	movs	r0, r3
 80062e0:	e7a8      	b.n	8006234 <_printf_i+0x144>
 80062e2:	0022      	movs	r2, r4
 80062e4:	2301      	movs	r3, #1
 80062e6:	9906      	ldr	r1, [sp, #24]
 80062e8:	9805      	ldr	r0, [sp, #20]
 80062ea:	9e07      	ldr	r6, [sp, #28]
 80062ec:	3219      	adds	r2, #25
 80062ee:	47b0      	blx	r6
 80062f0:	3001      	adds	r0, #1
 80062f2:	d09d      	beq.n	8006230 <_printf_i+0x140>
 80062f4:	3501      	adds	r5, #1
 80062f6:	68e3      	ldr	r3, [r4, #12]
 80062f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062fa:	1a9b      	subs	r3, r3, r2
 80062fc:	42ab      	cmp	r3, r5
 80062fe:	dcf0      	bgt.n	80062e2 <_printf_i+0x1f2>
 8006300:	e7e9      	b.n	80062d6 <_printf_i+0x1e6>
 8006302:	2500      	movs	r5, #0
 8006304:	e7f7      	b.n	80062f6 <_printf_i+0x206>
 8006306:	46c0      	nop			; (mov r8, r8)
 8006308:	0800a473 	.word	0x0800a473
 800630c:	0800a484 	.word	0x0800a484

08006310 <_scanf_float>:
 8006310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006312:	b08b      	sub	sp, #44	; 0x2c
 8006314:	0016      	movs	r6, r2
 8006316:	9002      	str	r0, [sp, #8]
 8006318:	22ae      	movs	r2, #174	; 0xae
 800631a:	2000      	movs	r0, #0
 800631c:	9307      	str	r3, [sp, #28]
 800631e:	688b      	ldr	r3, [r1, #8]
 8006320:	000f      	movs	r7, r1
 8006322:	1e59      	subs	r1, r3, #1
 8006324:	0052      	lsls	r2, r2, #1
 8006326:	9006      	str	r0, [sp, #24]
 8006328:	4291      	cmp	r1, r2
 800632a:	d905      	bls.n	8006338 <_scanf_float+0x28>
 800632c:	3b5e      	subs	r3, #94	; 0x5e
 800632e:	3bff      	subs	r3, #255	; 0xff
 8006330:	9306      	str	r3, [sp, #24]
 8006332:	235e      	movs	r3, #94	; 0x5e
 8006334:	33ff      	adds	r3, #255	; 0xff
 8006336:	60bb      	str	r3, [r7, #8]
 8006338:	23f0      	movs	r3, #240	; 0xf0
 800633a:	683a      	ldr	r2, [r7, #0]
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	4313      	orrs	r3, r2
 8006340:	603b      	str	r3, [r7, #0]
 8006342:	003b      	movs	r3, r7
 8006344:	2400      	movs	r4, #0
 8006346:	331c      	adds	r3, #28
 8006348:	001d      	movs	r5, r3
 800634a:	9304      	str	r3, [sp, #16]
 800634c:	9403      	str	r4, [sp, #12]
 800634e:	9409      	str	r4, [sp, #36]	; 0x24
 8006350:	9408      	str	r4, [sp, #32]
 8006352:	9401      	str	r4, [sp, #4]
 8006354:	9405      	str	r4, [sp, #20]
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	2a00      	cmp	r2, #0
 800635a:	d00a      	beq.n	8006372 <_scanf_float+0x62>
 800635c:	6833      	ldr	r3, [r6, #0]
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	2b4e      	cmp	r3, #78	; 0x4e
 8006362:	d844      	bhi.n	80063ee <_scanf_float+0xde>
 8006364:	0018      	movs	r0, r3
 8006366:	2b40      	cmp	r3, #64	; 0x40
 8006368:	d82c      	bhi.n	80063c4 <_scanf_float+0xb4>
 800636a:	382b      	subs	r0, #43	; 0x2b
 800636c:	b2c1      	uxtb	r1, r0
 800636e:	290e      	cmp	r1, #14
 8006370:	d92a      	bls.n	80063c8 <_scanf_float+0xb8>
 8006372:	9b01      	ldr	r3, [sp, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d003      	beq.n	8006380 <_scanf_float+0x70>
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	4aa3      	ldr	r2, [pc, #652]	; (8006608 <_scanf_float+0x2f8>)
 800637c:	4013      	ands	r3, r2
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	9b03      	ldr	r3, [sp, #12]
 8006382:	3b01      	subs	r3, #1
 8006384:	2b01      	cmp	r3, #1
 8006386:	d900      	bls.n	800638a <_scanf_float+0x7a>
 8006388:	e0f9      	b.n	800657e <_scanf_float+0x26e>
 800638a:	24be      	movs	r4, #190	; 0xbe
 800638c:	0064      	lsls	r4, r4, #1
 800638e:	9b04      	ldr	r3, [sp, #16]
 8006390:	429d      	cmp	r5, r3
 8006392:	d900      	bls.n	8006396 <_scanf_float+0x86>
 8006394:	e0e9      	b.n	800656a <_scanf_float+0x25a>
 8006396:	2301      	movs	r3, #1
 8006398:	9303      	str	r3, [sp, #12]
 800639a:	e183      	b.n	80066a4 <_scanf_float+0x394>
 800639c:	0018      	movs	r0, r3
 800639e:	3861      	subs	r0, #97	; 0x61
 80063a0:	280d      	cmp	r0, #13
 80063a2:	d8e6      	bhi.n	8006372 <_scanf_float+0x62>
 80063a4:	f7f9 fec2 	bl	800012c <__gnu_thumb1_case_shi>
 80063a8:	ffe50083 	.word	0xffe50083
 80063ac:	ffe5ffe5 	.word	0xffe5ffe5
 80063b0:	00a200b6 	.word	0x00a200b6
 80063b4:	ffe5ffe5 	.word	0xffe5ffe5
 80063b8:	ffe50089 	.word	0xffe50089
 80063bc:	ffe5ffe5 	.word	0xffe5ffe5
 80063c0:	0065ffe5 	.word	0x0065ffe5
 80063c4:	3841      	subs	r0, #65	; 0x41
 80063c6:	e7eb      	b.n	80063a0 <_scanf_float+0x90>
 80063c8:	280e      	cmp	r0, #14
 80063ca:	d8d2      	bhi.n	8006372 <_scanf_float+0x62>
 80063cc:	f7f9 feae 	bl	800012c <__gnu_thumb1_case_shi>
 80063d0:	ffd1004b 	.word	0xffd1004b
 80063d4:	0098004b 	.word	0x0098004b
 80063d8:	0020ffd1 	.word	0x0020ffd1
 80063dc:	00400040 	.word	0x00400040
 80063e0:	00400040 	.word	0x00400040
 80063e4:	00400040 	.word	0x00400040
 80063e8:	00400040 	.word	0x00400040
 80063ec:	0040      	.short	0x0040
 80063ee:	2b6e      	cmp	r3, #110	; 0x6e
 80063f0:	d809      	bhi.n	8006406 <_scanf_float+0xf6>
 80063f2:	2b60      	cmp	r3, #96	; 0x60
 80063f4:	d8d2      	bhi.n	800639c <_scanf_float+0x8c>
 80063f6:	2b54      	cmp	r3, #84	; 0x54
 80063f8:	d07d      	beq.n	80064f6 <_scanf_float+0x1e6>
 80063fa:	2b59      	cmp	r3, #89	; 0x59
 80063fc:	d1b9      	bne.n	8006372 <_scanf_float+0x62>
 80063fe:	2c07      	cmp	r4, #7
 8006400:	d1b7      	bne.n	8006372 <_scanf_float+0x62>
 8006402:	2408      	movs	r4, #8
 8006404:	e02c      	b.n	8006460 <_scanf_float+0x150>
 8006406:	2b74      	cmp	r3, #116	; 0x74
 8006408:	d075      	beq.n	80064f6 <_scanf_float+0x1e6>
 800640a:	2b79      	cmp	r3, #121	; 0x79
 800640c:	d0f7      	beq.n	80063fe <_scanf_float+0xee>
 800640e:	e7b0      	b.n	8006372 <_scanf_float+0x62>
 8006410:	6839      	ldr	r1, [r7, #0]
 8006412:	05c8      	lsls	r0, r1, #23
 8006414:	d51c      	bpl.n	8006450 <_scanf_float+0x140>
 8006416:	2380      	movs	r3, #128	; 0x80
 8006418:	4399      	bics	r1, r3
 800641a:	9b01      	ldr	r3, [sp, #4]
 800641c:	6039      	str	r1, [r7, #0]
 800641e:	3301      	adds	r3, #1
 8006420:	9301      	str	r3, [sp, #4]
 8006422:	9b06      	ldr	r3, [sp, #24]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d003      	beq.n	8006430 <_scanf_float+0x120>
 8006428:	3b01      	subs	r3, #1
 800642a:	3201      	adds	r2, #1
 800642c:	9306      	str	r3, [sp, #24]
 800642e:	60ba      	str	r2, [r7, #8]
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	3b01      	subs	r3, #1
 8006434:	60bb      	str	r3, [r7, #8]
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	3301      	adds	r3, #1
 800643a:	613b      	str	r3, [r7, #16]
 800643c:	6873      	ldr	r3, [r6, #4]
 800643e:	3b01      	subs	r3, #1
 8006440:	6073      	str	r3, [r6, #4]
 8006442:	2b00      	cmp	r3, #0
 8006444:	dc00      	bgt.n	8006448 <_scanf_float+0x138>
 8006446:	e086      	b.n	8006556 <_scanf_float+0x246>
 8006448:	6833      	ldr	r3, [r6, #0]
 800644a:	3301      	adds	r3, #1
 800644c:	6033      	str	r3, [r6, #0]
 800644e:	e782      	b.n	8006356 <_scanf_float+0x46>
 8006450:	9a03      	ldr	r2, [sp, #12]
 8006452:	1912      	adds	r2, r2, r4
 8006454:	2a00      	cmp	r2, #0
 8006456:	d18c      	bne.n	8006372 <_scanf_float+0x62>
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	496c      	ldr	r1, [pc, #432]	; (800660c <_scanf_float+0x2fc>)
 800645c:	400a      	ands	r2, r1
 800645e:	603a      	str	r2, [r7, #0]
 8006460:	702b      	strb	r3, [r5, #0]
 8006462:	3501      	adds	r5, #1
 8006464:	e7e4      	b.n	8006430 <_scanf_float+0x120>
 8006466:	2180      	movs	r1, #128	; 0x80
 8006468:	683a      	ldr	r2, [r7, #0]
 800646a:	420a      	tst	r2, r1
 800646c:	d081      	beq.n	8006372 <_scanf_float+0x62>
 800646e:	438a      	bics	r2, r1
 8006470:	e7f5      	b.n	800645e <_scanf_float+0x14e>
 8006472:	9a03      	ldr	r2, [sp, #12]
 8006474:	2a00      	cmp	r2, #0
 8006476:	d10f      	bne.n	8006498 <_scanf_float+0x188>
 8006478:	9a01      	ldr	r2, [sp, #4]
 800647a:	2a00      	cmp	r2, #0
 800647c:	d10f      	bne.n	800649e <_scanf_float+0x18e>
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	21e0      	movs	r1, #224	; 0xe0
 8006482:	0010      	movs	r0, r2
 8006484:	00c9      	lsls	r1, r1, #3
 8006486:	4008      	ands	r0, r1
 8006488:	4288      	cmp	r0, r1
 800648a:	d108      	bne.n	800649e <_scanf_float+0x18e>
 800648c:	4960      	ldr	r1, [pc, #384]	; (8006610 <_scanf_float+0x300>)
 800648e:	400a      	ands	r2, r1
 8006490:	603a      	str	r2, [r7, #0]
 8006492:	2201      	movs	r2, #1
 8006494:	9203      	str	r2, [sp, #12]
 8006496:	e7e3      	b.n	8006460 <_scanf_float+0x150>
 8006498:	9a03      	ldr	r2, [sp, #12]
 800649a:	2a02      	cmp	r2, #2
 800649c:	d059      	beq.n	8006552 <_scanf_float+0x242>
 800649e:	2c01      	cmp	r4, #1
 80064a0:	d002      	beq.n	80064a8 <_scanf_float+0x198>
 80064a2:	2c04      	cmp	r4, #4
 80064a4:	d000      	beq.n	80064a8 <_scanf_float+0x198>
 80064a6:	e764      	b.n	8006372 <_scanf_float+0x62>
 80064a8:	3401      	adds	r4, #1
 80064aa:	b2e4      	uxtb	r4, r4
 80064ac:	e7d8      	b.n	8006460 <_scanf_float+0x150>
 80064ae:	9a03      	ldr	r2, [sp, #12]
 80064b0:	2a01      	cmp	r2, #1
 80064b2:	d000      	beq.n	80064b6 <_scanf_float+0x1a6>
 80064b4:	e75d      	b.n	8006372 <_scanf_float+0x62>
 80064b6:	2202      	movs	r2, #2
 80064b8:	e7ec      	b.n	8006494 <_scanf_float+0x184>
 80064ba:	2c00      	cmp	r4, #0
 80064bc:	d110      	bne.n	80064e0 <_scanf_float+0x1d0>
 80064be:	9a01      	ldr	r2, [sp, #4]
 80064c0:	2a00      	cmp	r2, #0
 80064c2:	d000      	beq.n	80064c6 <_scanf_float+0x1b6>
 80064c4:	e758      	b.n	8006378 <_scanf_float+0x68>
 80064c6:	683a      	ldr	r2, [r7, #0]
 80064c8:	21e0      	movs	r1, #224	; 0xe0
 80064ca:	0010      	movs	r0, r2
 80064cc:	00c9      	lsls	r1, r1, #3
 80064ce:	4008      	ands	r0, r1
 80064d0:	4288      	cmp	r0, r1
 80064d2:	d000      	beq.n	80064d6 <_scanf_float+0x1c6>
 80064d4:	e754      	b.n	8006380 <_scanf_float+0x70>
 80064d6:	494e      	ldr	r1, [pc, #312]	; (8006610 <_scanf_float+0x300>)
 80064d8:	3401      	adds	r4, #1
 80064da:	400a      	ands	r2, r1
 80064dc:	603a      	str	r2, [r7, #0]
 80064de:	e7bf      	b.n	8006460 <_scanf_float+0x150>
 80064e0:	21fd      	movs	r1, #253	; 0xfd
 80064e2:	1ee2      	subs	r2, r4, #3
 80064e4:	420a      	tst	r2, r1
 80064e6:	d000      	beq.n	80064ea <_scanf_float+0x1da>
 80064e8:	e743      	b.n	8006372 <_scanf_float+0x62>
 80064ea:	e7dd      	b.n	80064a8 <_scanf_float+0x198>
 80064ec:	2c02      	cmp	r4, #2
 80064ee:	d000      	beq.n	80064f2 <_scanf_float+0x1e2>
 80064f0:	e73f      	b.n	8006372 <_scanf_float+0x62>
 80064f2:	2403      	movs	r4, #3
 80064f4:	e7b4      	b.n	8006460 <_scanf_float+0x150>
 80064f6:	2c06      	cmp	r4, #6
 80064f8:	d000      	beq.n	80064fc <_scanf_float+0x1ec>
 80064fa:	e73a      	b.n	8006372 <_scanf_float+0x62>
 80064fc:	2407      	movs	r4, #7
 80064fe:	e7af      	b.n	8006460 <_scanf_float+0x150>
 8006500:	683a      	ldr	r2, [r7, #0]
 8006502:	0591      	lsls	r1, r2, #22
 8006504:	d400      	bmi.n	8006508 <_scanf_float+0x1f8>
 8006506:	e734      	b.n	8006372 <_scanf_float+0x62>
 8006508:	4942      	ldr	r1, [pc, #264]	; (8006614 <_scanf_float+0x304>)
 800650a:	400a      	ands	r2, r1
 800650c:	603a      	str	r2, [r7, #0]
 800650e:	9a01      	ldr	r2, [sp, #4]
 8006510:	9205      	str	r2, [sp, #20]
 8006512:	e7a5      	b.n	8006460 <_scanf_float+0x150>
 8006514:	21a0      	movs	r1, #160	; 0xa0
 8006516:	2080      	movs	r0, #128	; 0x80
 8006518:	683a      	ldr	r2, [r7, #0]
 800651a:	00c9      	lsls	r1, r1, #3
 800651c:	4011      	ands	r1, r2
 800651e:	00c0      	lsls	r0, r0, #3
 8006520:	4281      	cmp	r1, r0
 8006522:	d006      	beq.n	8006532 <_scanf_float+0x222>
 8006524:	4202      	tst	r2, r0
 8006526:	d100      	bne.n	800652a <_scanf_float+0x21a>
 8006528:	e723      	b.n	8006372 <_scanf_float+0x62>
 800652a:	9901      	ldr	r1, [sp, #4]
 800652c:	2900      	cmp	r1, #0
 800652e:	d100      	bne.n	8006532 <_scanf_float+0x222>
 8006530:	e726      	b.n	8006380 <_scanf_float+0x70>
 8006532:	0591      	lsls	r1, r2, #22
 8006534:	d404      	bmi.n	8006540 <_scanf_float+0x230>
 8006536:	9901      	ldr	r1, [sp, #4]
 8006538:	9805      	ldr	r0, [sp, #20]
 800653a:	9509      	str	r5, [sp, #36]	; 0x24
 800653c:	1a09      	subs	r1, r1, r0
 800653e:	9108      	str	r1, [sp, #32]
 8006540:	4933      	ldr	r1, [pc, #204]	; (8006610 <_scanf_float+0x300>)
 8006542:	400a      	ands	r2, r1
 8006544:	21c0      	movs	r1, #192	; 0xc0
 8006546:	0049      	lsls	r1, r1, #1
 8006548:	430a      	orrs	r2, r1
 800654a:	603a      	str	r2, [r7, #0]
 800654c:	2200      	movs	r2, #0
 800654e:	9201      	str	r2, [sp, #4]
 8006550:	e786      	b.n	8006460 <_scanf_float+0x150>
 8006552:	2203      	movs	r2, #3
 8006554:	e79e      	b.n	8006494 <_scanf_float+0x184>
 8006556:	23c0      	movs	r3, #192	; 0xc0
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	0031      	movs	r1, r6
 800655c:	58fb      	ldr	r3, [r7, r3]
 800655e:	9802      	ldr	r0, [sp, #8]
 8006560:	4798      	blx	r3
 8006562:	2800      	cmp	r0, #0
 8006564:	d100      	bne.n	8006568 <_scanf_float+0x258>
 8006566:	e6f6      	b.n	8006356 <_scanf_float+0x46>
 8006568:	e703      	b.n	8006372 <_scanf_float+0x62>
 800656a:	3d01      	subs	r5, #1
 800656c:	593b      	ldr	r3, [r7, r4]
 800656e:	0032      	movs	r2, r6
 8006570:	7829      	ldrb	r1, [r5, #0]
 8006572:	9802      	ldr	r0, [sp, #8]
 8006574:	4798      	blx	r3
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	3b01      	subs	r3, #1
 800657a:	613b      	str	r3, [r7, #16]
 800657c:	e707      	b.n	800638e <_scanf_float+0x7e>
 800657e:	1e63      	subs	r3, r4, #1
 8006580:	2b06      	cmp	r3, #6
 8006582:	d80e      	bhi.n	80065a2 <_scanf_float+0x292>
 8006584:	9503      	str	r5, [sp, #12]
 8006586:	2c02      	cmp	r4, #2
 8006588:	d920      	bls.n	80065cc <_scanf_float+0x2bc>
 800658a:	1b63      	subs	r3, r4, r5
 800658c:	b2db      	uxtb	r3, r3
 800658e:	9306      	str	r3, [sp, #24]
 8006590:	9b03      	ldr	r3, [sp, #12]
 8006592:	9a06      	ldr	r2, [sp, #24]
 8006594:	189b      	adds	r3, r3, r2
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b03      	cmp	r3, #3
 800659a:	d827      	bhi.n	80065ec <_scanf_float+0x2dc>
 800659c:	3c03      	subs	r4, #3
 800659e:	b2e4      	uxtb	r4, r4
 80065a0:	1b2d      	subs	r5, r5, r4
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	05da      	lsls	r2, r3, #23
 80065a6:	d552      	bpl.n	800664e <_scanf_float+0x33e>
 80065a8:	055b      	lsls	r3, r3, #21
 80065aa:	d535      	bpl.n	8006618 <_scanf_float+0x308>
 80065ac:	24be      	movs	r4, #190	; 0xbe
 80065ae:	0064      	lsls	r4, r4, #1
 80065b0:	9b04      	ldr	r3, [sp, #16]
 80065b2:	429d      	cmp	r5, r3
 80065b4:	d800      	bhi.n	80065b8 <_scanf_float+0x2a8>
 80065b6:	e6ee      	b.n	8006396 <_scanf_float+0x86>
 80065b8:	3d01      	subs	r5, #1
 80065ba:	593b      	ldr	r3, [r7, r4]
 80065bc:	0032      	movs	r2, r6
 80065be:	7829      	ldrb	r1, [r5, #0]
 80065c0:	9802      	ldr	r0, [sp, #8]
 80065c2:	4798      	blx	r3
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	3b01      	subs	r3, #1
 80065c8:	613b      	str	r3, [r7, #16]
 80065ca:	e7f1      	b.n	80065b0 <_scanf_float+0x2a0>
 80065cc:	24be      	movs	r4, #190	; 0xbe
 80065ce:	0064      	lsls	r4, r4, #1
 80065d0:	9b04      	ldr	r3, [sp, #16]
 80065d2:	429d      	cmp	r5, r3
 80065d4:	d800      	bhi.n	80065d8 <_scanf_float+0x2c8>
 80065d6:	e6de      	b.n	8006396 <_scanf_float+0x86>
 80065d8:	3d01      	subs	r5, #1
 80065da:	593b      	ldr	r3, [r7, r4]
 80065dc:	0032      	movs	r2, r6
 80065de:	7829      	ldrb	r1, [r5, #0]
 80065e0:	9802      	ldr	r0, [sp, #8]
 80065e2:	4798      	blx	r3
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	3b01      	subs	r3, #1
 80065e8:	613b      	str	r3, [r7, #16]
 80065ea:	e7f1      	b.n	80065d0 <_scanf_float+0x2c0>
 80065ec:	9b03      	ldr	r3, [sp, #12]
 80065ee:	0032      	movs	r2, r6
 80065f0:	3b01      	subs	r3, #1
 80065f2:	7819      	ldrb	r1, [r3, #0]
 80065f4:	9303      	str	r3, [sp, #12]
 80065f6:	23be      	movs	r3, #190	; 0xbe
 80065f8:	005b      	lsls	r3, r3, #1
 80065fa:	58fb      	ldr	r3, [r7, r3]
 80065fc:	9802      	ldr	r0, [sp, #8]
 80065fe:	4798      	blx	r3
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	3b01      	subs	r3, #1
 8006604:	613b      	str	r3, [r7, #16]
 8006606:	e7c3      	b.n	8006590 <_scanf_float+0x280>
 8006608:	fffffeff 	.word	0xfffffeff
 800660c:	fffffe7f 	.word	0xfffffe7f
 8006610:	fffff87f 	.word	0xfffff87f
 8006614:	fffffd7f 	.word	0xfffffd7f
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	1e6c      	subs	r4, r5, #1
 800661c:	7821      	ldrb	r1, [r4, #0]
 800661e:	3b01      	subs	r3, #1
 8006620:	613b      	str	r3, [r7, #16]
 8006622:	2965      	cmp	r1, #101	; 0x65
 8006624:	d00c      	beq.n	8006640 <_scanf_float+0x330>
 8006626:	2945      	cmp	r1, #69	; 0x45
 8006628:	d00a      	beq.n	8006640 <_scanf_float+0x330>
 800662a:	23be      	movs	r3, #190	; 0xbe
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	58fb      	ldr	r3, [r7, r3]
 8006630:	0032      	movs	r2, r6
 8006632:	9802      	ldr	r0, [sp, #8]
 8006634:	4798      	blx	r3
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	1eac      	subs	r4, r5, #2
 800663a:	3b01      	subs	r3, #1
 800663c:	7821      	ldrb	r1, [r4, #0]
 800663e:	613b      	str	r3, [r7, #16]
 8006640:	23be      	movs	r3, #190	; 0xbe
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	0032      	movs	r2, r6
 8006646:	58fb      	ldr	r3, [r7, r3]
 8006648:	9802      	ldr	r0, [sp, #8]
 800664a:	4798      	blx	r3
 800664c:	0025      	movs	r5, r4
 800664e:	683a      	ldr	r2, [r7, #0]
 8006650:	2310      	movs	r3, #16
 8006652:	0011      	movs	r1, r2
 8006654:	4019      	ands	r1, r3
 8006656:	9103      	str	r1, [sp, #12]
 8006658:	421a      	tst	r2, r3
 800665a:	d15b      	bne.n	8006714 <_scanf_float+0x404>
 800665c:	22c0      	movs	r2, #192	; 0xc0
 800665e:	7029      	strb	r1, [r5, #0]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	00d2      	lsls	r2, r2, #3
 8006664:	4013      	ands	r3, r2
 8006666:	2280      	movs	r2, #128	; 0x80
 8006668:	00d2      	lsls	r2, r2, #3
 800666a:	4293      	cmp	r3, r2
 800666c:	d11d      	bne.n	80066aa <_scanf_float+0x39a>
 800666e:	9b05      	ldr	r3, [sp, #20]
 8006670:	9a01      	ldr	r2, [sp, #4]
 8006672:	9901      	ldr	r1, [sp, #4]
 8006674:	1a9a      	subs	r2, r3, r2
 8006676:	428b      	cmp	r3, r1
 8006678:	d124      	bne.n	80066c4 <_scanf_float+0x3b4>
 800667a:	2200      	movs	r2, #0
 800667c:	9904      	ldr	r1, [sp, #16]
 800667e:	9802      	ldr	r0, [sp, #8]
 8006680:	f002 fc98 	bl	8008fb4 <_strtod_r>
 8006684:	9b07      	ldr	r3, [sp, #28]
 8006686:	683a      	ldr	r2, [r7, #0]
 8006688:	0004      	movs	r4, r0
 800668a:	000d      	movs	r5, r1
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	0791      	lsls	r1, r2, #30
 8006690:	d525      	bpl.n	80066de <_scanf_float+0x3ce>
 8006692:	9907      	ldr	r1, [sp, #28]
 8006694:	1d1a      	adds	r2, r3, #4
 8006696:	600a      	str	r2, [r1, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	601c      	str	r4, [r3, #0]
 800669c:	605d      	str	r5, [r3, #4]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	3301      	adds	r3, #1
 80066a2:	60fb      	str	r3, [r7, #12]
 80066a4:	9803      	ldr	r0, [sp, #12]
 80066a6:	b00b      	add	sp, #44	; 0x2c
 80066a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066aa:	9b08      	ldr	r3, [sp, #32]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d0e4      	beq.n	800667a <_scanf_float+0x36a>
 80066b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066b2:	9a03      	ldr	r2, [sp, #12]
 80066b4:	1c59      	adds	r1, r3, #1
 80066b6:	9802      	ldr	r0, [sp, #8]
 80066b8:	230a      	movs	r3, #10
 80066ba:	f002 fd09 	bl	80090d0 <_strtol_r>
 80066be:	9b08      	ldr	r3, [sp, #32]
 80066c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80066c2:	1ac2      	subs	r2, r0, r3
 80066c4:	003b      	movs	r3, r7
 80066c6:	3370      	adds	r3, #112	; 0x70
 80066c8:	33ff      	adds	r3, #255	; 0xff
 80066ca:	429d      	cmp	r5, r3
 80066cc:	d302      	bcc.n	80066d4 <_scanf_float+0x3c4>
 80066ce:	003d      	movs	r5, r7
 80066d0:	356f      	adds	r5, #111	; 0x6f
 80066d2:	35ff      	adds	r5, #255	; 0xff
 80066d4:	0028      	movs	r0, r5
 80066d6:	4910      	ldr	r1, [pc, #64]	; (8006718 <_scanf_float+0x408>)
 80066d8:	f000 f8e6 	bl	80068a8 <siprintf>
 80066dc:	e7cd      	b.n	800667a <_scanf_float+0x36a>
 80066de:	1d19      	adds	r1, r3, #4
 80066e0:	0752      	lsls	r2, r2, #29
 80066e2:	d502      	bpl.n	80066ea <_scanf_float+0x3da>
 80066e4:	9a07      	ldr	r2, [sp, #28]
 80066e6:	6011      	str	r1, [r2, #0]
 80066e8:	e7d6      	b.n	8006698 <_scanf_float+0x388>
 80066ea:	9a07      	ldr	r2, [sp, #28]
 80066ec:	0020      	movs	r0, r4
 80066ee:	6011      	str	r1, [r2, #0]
 80066f0:	681e      	ldr	r6, [r3, #0]
 80066f2:	0022      	movs	r2, r4
 80066f4:	002b      	movs	r3, r5
 80066f6:	0029      	movs	r1, r5
 80066f8:	f7fb ff60 	bl	80025bc <__aeabi_dcmpun>
 80066fc:	2800      	cmp	r0, #0
 80066fe:	d004      	beq.n	800670a <_scanf_float+0x3fa>
 8006700:	4806      	ldr	r0, [pc, #24]	; (800671c <_scanf_float+0x40c>)
 8006702:	f000 f9cf 	bl	8006aa4 <nanf>
 8006706:	6030      	str	r0, [r6, #0]
 8006708:	e7c9      	b.n	800669e <_scanf_float+0x38e>
 800670a:	0020      	movs	r0, r4
 800670c:	0029      	movs	r1, r5
 800670e:	f7fb ffff 	bl	8002710 <__aeabi_d2f>
 8006712:	e7f8      	b.n	8006706 <_scanf_float+0x3f6>
 8006714:	2300      	movs	r3, #0
 8006716:	e63f      	b.n	8006398 <_scanf_float+0x88>
 8006718:	0800a495 	.word	0x0800a495
 800671c:	0800a825 	.word	0x0800a825

08006720 <std>:
 8006720:	2300      	movs	r3, #0
 8006722:	b510      	push	{r4, lr}
 8006724:	0004      	movs	r4, r0
 8006726:	6003      	str	r3, [r0, #0]
 8006728:	6043      	str	r3, [r0, #4]
 800672a:	6083      	str	r3, [r0, #8]
 800672c:	8181      	strh	r1, [r0, #12]
 800672e:	6643      	str	r3, [r0, #100]	; 0x64
 8006730:	81c2      	strh	r2, [r0, #14]
 8006732:	6103      	str	r3, [r0, #16]
 8006734:	6143      	str	r3, [r0, #20]
 8006736:	6183      	str	r3, [r0, #24]
 8006738:	0019      	movs	r1, r3
 800673a:	2208      	movs	r2, #8
 800673c:	305c      	adds	r0, #92	; 0x5c
 800673e:	f000 f91f 	bl	8006980 <memset>
 8006742:	4b0b      	ldr	r3, [pc, #44]	; (8006770 <std+0x50>)
 8006744:	6224      	str	r4, [r4, #32]
 8006746:	6263      	str	r3, [r4, #36]	; 0x24
 8006748:	4b0a      	ldr	r3, [pc, #40]	; (8006774 <std+0x54>)
 800674a:	62a3      	str	r3, [r4, #40]	; 0x28
 800674c:	4b0a      	ldr	r3, [pc, #40]	; (8006778 <std+0x58>)
 800674e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006750:	4b0a      	ldr	r3, [pc, #40]	; (800677c <std+0x5c>)
 8006752:	6323      	str	r3, [r4, #48]	; 0x30
 8006754:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <std+0x60>)
 8006756:	429c      	cmp	r4, r3
 8006758:	d005      	beq.n	8006766 <std+0x46>
 800675a:	4b0a      	ldr	r3, [pc, #40]	; (8006784 <std+0x64>)
 800675c:	429c      	cmp	r4, r3
 800675e:	d002      	beq.n	8006766 <std+0x46>
 8006760:	4b09      	ldr	r3, [pc, #36]	; (8006788 <std+0x68>)
 8006762:	429c      	cmp	r4, r3
 8006764:	d103      	bne.n	800676e <std+0x4e>
 8006766:	0020      	movs	r0, r4
 8006768:	3058      	adds	r0, #88	; 0x58
 800676a:	f000 f98d 	bl	8006a88 <__retarget_lock_init_recursive>
 800676e:	bd10      	pop	{r4, pc}
 8006770:	080068e9 	.word	0x080068e9
 8006774:	08006911 	.word	0x08006911
 8006778:	08006949 	.word	0x08006949
 800677c:	08006975 	.word	0x08006975
 8006780:	200002e8 	.word	0x200002e8
 8006784:	20000350 	.word	0x20000350
 8006788:	200003b8 	.word	0x200003b8

0800678c <stdio_exit_handler>:
 800678c:	b510      	push	{r4, lr}
 800678e:	4a03      	ldr	r2, [pc, #12]	; (800679c <stdio_exit_handler+0x10>)
 8006790:	4903      	ldr	r1, [pc, #12]	; (80067a0 <stdio_exit_handler+0x14>)
 8006792:	4804      	ldr	r0, [pc, #16]	; (80067a4 <stdio_exit_handler+0x18>)
 8006794:	f000 f86c 	bl	8006870 <_fwalk_sglue>
 8006798:	bd10      	pop	{r4, pc}
 800679a:	46c0      	nop			; (mov r8, r8)
 800679c:	20000024 	.word	0x20000024
 80067a0:	080094b1 	.word	0x080094b1
 80067a4:	20000030 	.word	0x20000030

080067a8 <cleanup_stdio>:
 80067a8:	6841      	ldr	r1, [r0, #4]
 80067aa:	4b0b      	ldr	r3, [pc, #44]	; (80067d8 <cleanup_stdio+0x30>)
 80067ac:	b510      	push	{r4, lr}
 80067ae:	0004      	movs	r4, r0
 80067b0:	4299      	cmp	r1, r3
 80067b2:	d001      	beq.n	80067b8 <cleanup_stdio+0x10>
 80067b4:	f002 fe7c 	bl	80094b0 <_fflush_r>
 80067b8:	68a1      	ldr	r1, [r4, #8]
 80067ba:	4b08      	ldr	r3, [pc, #32]	; (80067dc <cleanup_stdio+0x34>)
 80067bc:	4299      	cmp	r1, r3
 80067be:	d002      	beq.n	80067c6 <cleanup_stdio+0x1e>
 80067c0:	0020      	movs	r0, r4
 80067c2:	f002 fe75 	bl	80094b0 <_fflush_r>
 80067c6:	68e1      	ldr	r1, [r4, #12]
 80067c8:	4b05      	ldr	r3, [pc, #20]	; (80067e0 <cleanup_stdio+0x38>)
 80067ca:	4299      	cmp	r1, r3
 80067cc:	d002      	beq.n	80067d4 <cleanup_stdio+0x2c>
 80067ce:	0020      	movs	r0, r4
 80067d0:	f002 fe6e 	bl	80094b0 <_fflush_r>
 80067d4:	bd10      	pop	{r4, pc}
 80067d6:	46c0      	nop			; (mov r8, r8)
 80067d8:	200002e8 	.word	0x200002e8
 80067dc:	20000350 	.word	0x20000350
 80067e0:	200003b8 	.word	0x200003b8

080067e4 <global_stdio_init.part.0>:
 80067e4:	b510      	push	{r4, lr}
 80067e6:	4b09      	ldr	r3, [pc, #36]	; (800680c <global_stdio_init.part.0+0x28>)
 80067e8:	4a09      	ldr	r2, [pc, #36]	; (8006810 <global_stdio_init.part.0+0x2c>)
 80067ea:	2104      	movs	r1, #4
 80067ec:	601a      	str	r2, [r3, #0]
 80067ee:	4809      	ldr	r0, [pc, #36]	; (8006814 <global_stdio_init.part.0+0x30>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	f7ff ff95 	bl	8006720 <std>
 80067f6:	2201      	movs	r2, #1
 80067f8:	2109      	movs	r1, #9
 80067fa:	4807      	ldr	r0, [pc, #28]	; (8006818 <global_stdio_init.part.0+0x34>)
 80067fc:	f7ff ff90 	bl	8006720 <std>
 8006800:	2202      	movs	r2, #2
 8006802:	2112      	movs	r1, #18
 8006804:	4805      	ldr	r0, [pc, #20]	; (800681c <global_stdio_init.part.0+0x38>)
 8006806:	f7ff ff8b 	bl	8006720 <std>
 800680a:	bd10      	pop	{r4, pc}
 800680c:	20000420 	.word	0x20000420
 8006810:	0800678d 	.word	0x0800678d
 8006814:	200002e8 	.word	0x200002e8
 8006818:	20000350 	.word	0x20000350
 800681c:	200003b8 	.word	0x200003b8

08006820 <__sfp_lock_acquire>:
 8006820:	b510      	push	{r4, lr}
 8006822:	4802      	ldr	r0, [pc, #8]	; (800682c <__sfp_lock_acquire+0xc>)
 8006824:	f000 f931 	bl	8006a8a <__retarget_lock_acquire_recursive>
 8006828:	bd10      	pop	{r4, pc}
 800682a:	46c0      	nop			; (mov r8, r8)
 800682c:	20000429 	.word	0x20000429

08006830 <__sfp_lock_release>:
 8006830:	b510      	push	{r4, lr}
 8006832:	4802      	ldr	r0, [pc, #8]	; (800683c <__sfp_lock_release+0xc>)
 8006834:	f000 f92a 	bl	8006a8c <__retarget_lock_release_recursive>
 8006838:	bd10      	pop	{r4, pc}
 800683a:	46c0      	nop			; (mov r8, r8)
 800683c:	20000429 	.word	0x20000429

08006840 <__sinit>:
 8006840:	b510      	push	{r4, lr}
 8006842:	0004      	movs	r4, r0
 8006844:	f7ff ffec 	bl	8006820 <__sfp_lock_acquire>
 8006848:	6a23      	ldr	r3, [r4, #32]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <__sinit+0x14>
 800684e:	f7ff ffef 	bl	8006830 <__sfp_lock_release>
 8006852:	bd10      	pop	{r4, pc}
 8006854:	4b04      	ldr	r3, [pc, #16]	; (8006868 <__sinit+0x28>)
 8006856:	6223      	str	r3, [r4, #32]
 8006858:	4b04      	ldr	r3, [pc, #16]	; (800686c <__sinit+0x2c>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1f6      	bne.n	800684e <__sinit+0xe>
 8006860:	f7ff ffc0 	bl	80067e4 <global_stdio_init.part.0>
 8006864:	e7f3      	b.n	800684e <__sinit+0xe>
 8006866:	46c0      	nop			; (mov r8, r8)
 8006868:	080067a9 	.word	0x080067a9
 800686c:	20000420 	.word	0x20000420

08006870 <_fwalk_sglue>:
 8006870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006872:	0014      	movs	r4, r2
 8006874:	2600      	movs	r6, #0
 8006876:	9000      	str	r0, [sp, #0]
 8006878:	9101      	str	r1, [sp, #4]
 800687a:	68a5      	ldr	r5, [r4, #8]
 800687c:	6867      	ldr	r7, [r4, #4]
 800687e:	3f01      	subs	r7, #1
 8006880:	d504      	bpl.n	800688c <_fwalk_sglue+0x1c>
 8006882:	6824      	ldr	r4, [r4, #0]
 8006884:	2c00      	cmp	r4, #0
 8006886:	d1f8      	bne.n	800687a <_fwalk_sglue+0xa>
 8006888:	0030      	movs	r0, r6
 800688a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800688c:	89ab      	ldrh	r3, [r5, #12]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d908      	bls.n	80068a4 <_fwalk_sglue+0x34>
 8006892:	220e      	movs	r2, #14
 8006894:	5eab      	ldrsh	r3, [r5, r2]
 8006896:	3301      	adds	r3, #1
 8006898:	d004      	beq.n	80068a4 <_fwalk_sglue+0x34>
 800689a:	0029      	movs	r1, r5
 800689c:	9800      	ldr	r0, [sp, #0]
 800689e:	9b01      	ldr	r3, [sp, #4]
 80068a0:	4798      	blx	r3
 80068a2:	4306      	orrs	r6, r0
 80068a4:	3568      	adds	r5, #104	; 0x68
 80068a6:	e7ea      	b.n	800687e <_fwalk_sglue+0xe>

080068a8 <siprintf>:
 80068a8:	b40e      	push	{r1, r2, r3}
 80068aa:	b500      	push	{lr}
 80068ac:	490b      	ldr	r1, [pc, #44]	; (80068dc <siprintf+0x34>)
 80068ae:	b09c      	sub	sp, #112	; 0x70
 80068b0:	ab1d      	add	r3, sp, #116	; 0x74
 80068b2:	9002      	str	r0, [sp, #8]
 80068b4:	9006      	str	r0, [sp, #24]
 80068b6:	9107      	str	r1, [sp, #28]
 80068b8:	9104      	str	r1, [sp, #16]
 80068ba:	4809      	ldr	r0, [pc, #36]	; (80068e0 <siprintf+0x38>)
 80068bc:	4909      	ldr	r1, [pc, #36]	; (80068e4 <siprintf+0x3c>)
 80068be:	cb04      	ldmia	r3!, {r2}
 80068c0:	9105      	str	r1, [sp, #20]
 80068c2:	6800      	ldr	r0, [r0, #0]
 80068c4:	a902      	add	r1, sp, #8
 80068c6:	9301      	str	r3, [sp, #4]
 80068c8:	f002 fc68 	bl	800919c <_svfiprintf_r>
 80068cc:	2200      	movs	r2, #0
 80068ce:	9b02      	ldr	r3, [sp, #8]
 80068d0:	701a      	strb	r2, [r3, #0]
 80068d2:	b01c      	add	sp, #112	; 0x70
 80068d4:	bc08      	pop	{r3}
 80068d6:	b003      	add	sp, #12
 80068d8:	4718      	bx	r3
 80068da:	46c0      	nop			; (mov r8, r8)
 80068dc:	7fffffff 	.word	0x7fffffff
 80068e0:	2000007c 	.word	0x2000007c
 80068e4:	ffff0208 	.word	0xffff0208

080068e8 <__sread>:
 80068e8:	b570      	push	{r4, r5, r6, lr}
 80068ea:	000c      	movs	r4, r1
 80068ec:	250e      	movs	r5, #14
 80068ee:	5f49      	ldrsh	r1, [r1, r5]
 80068f0:	f000 f878 	bl	80069e4 <_read_r>
 80068f4:	2800      	cmp	r0, #0
 80068f6:	db03      	blt.n	8006900 <__sread+0x18>
 80068f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80068fa:	181b      	adds	r3, r3, r0
 80068fc:	6563      	str	r3, [r4, #84]	; 0x54
 80068fe:	bd70      	pop	{r4, r5, r6, pc}
 8006900:	89a3      	ldrh	r3, [r4, #12]
 8006902:	4a02      	ldr	r2, [pc, #8]	; (800690c <__sread+0x24>)
 8006904:	4013      	ands	r3, r2
 8006906:	81a3      	strh	r3, [r4, #12]
 8006908:	e7f9      	b.n	80068fe <__sread+0x16>
 800690a:	46c0      	nop			; (mov r8, r8)
 800690c:	ffffefff 	.word	0xffffefff

08006910 <__swrite>:
 8006910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006912:	001f      	movs	r7, r3
 8006914:	898b      	ldrh	r3, [r1, #12]
 8006916:	0005      	movs	r5, r0
 8006918:	000c      	movs	r4, r1
 800691a:	0016      	movs	r6, r2
 800691c:	05db      	lsls	r3, r3, #23
 800691e:	d505      	bpl.n	800692c <__swrite+0x1c>
 8006920:	230e      	movs	r3, #14
 8006922:	5ec9      	ldrsh	r1, [r1, r3]
 8006924:	2200      	movs	r2, #0
 8006926:	2302      	movs	r3, #2
 8006928:	f000 f848 	bl	80069bc <_lseek_r>
 800692c:	89a3      	ldrh	r3, [r4, #12]
 800692e:	4a05      	ldr	r2, [pc, #20]	; (8006944 <__swrite+0x34>)
 8006930:	0028      	movs	r0, r5
 8006932:	4013      	ands	r3, r2
 8006934:	81a3      	strh	r3, [r4, #12]
 8006936:	0032      	movs	r2, r6
 8006938:	230e      	movs	r3, #14
 800693a:	5ee1      	ldrsh	r1, [r4, r3]
 800693c:	003b      	movs	r3, r7
 800693e:	f000 f865 	bl	8006a0c <_write_r>
 8006942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006944:	ffffefff 	.word	0xffffefff

08006948 <__sseek>:
 8006948:	b570      	push	{r4, r5, r6, lr}
 800694a:	000c      	movs	r4, r1
 800694c:	250e      	movs	r5, #14
 800694e:	5f49      	ldrsh	r1, [r1, r5]
 8006950:	f000 f834 	bl	80069bc <_lseek_r>
 8006954:	89a3      	ldrh	r3, [r4, #12]
 8006956:	1c42      	adds	r2, r0, #1
 8006958:	d103      	bne.n	8006962 <__sseek+0x1a>
 800695a:	4a05      	ldr	r2, [pc, #20]	; (8006970 <__sseek+0x28>)
 800695c:	4013      	ands	r3, r2
 800695e:	81a3      	strh	r3, [r4, #12]
 8006960:	bd70      	pop	{r4, r5, r6, pc}
 8006962:	2280      	movs	r2, #128	; 0x80
 8006964:	0152      	lsls	r2, r2, #5
 8006966:	4313      	orrs	r3, r2
 8006968:	81a3      	strh	r3, [r4, #12]
 800696a:	6560      	str	r0, [r4, #84]	; 0x54
 800696c:	e7f8      	b.n	8006960 <__sseek+0x18>
 800696e:	46c0      	nop			; (mov r8, r8)
 8006970:	ffffefff 	.word	0xffffefff

08006974 <__sclose>:
 8006974:	b510      	push	{r4, lr}
 8006976:	230e      	movs	r3, #14
 8006978:	5ec9      	ldrsh	r1, [r1, r3]
 800697a:	f000 f80d 	bl	8006998 <_close_r>
 800697e:	bd10      	pop	{r4, pc}

08006980 <memset>:
 8006980:	0003      	movs	r3, r0
 8006982:	1882      	adds	r2, r0, r2
 8006984:	4293      	cmp	r3, r2
 8006986:	d100      	bne.n	800698a <memset+0xa>
 8006988:	4770      	bx	lr
 800698a:	7019      	strb	r1, [r3, #0]
 800698c:	3301      	adds	r3, #1
 800698e:	e7f9      	b.n	8006984 <memset+0x4>

08006990 <_localeconv_r>:
 8006990:	4800      	ldr	r0, [pc, #0]	; (8006994 <_localeconv_r+0x4>)
 8006992:	4770      	bx	lr
 8006994:	20000170 	.word	0x20000170

08006998 <_close_r>:
 8006998:	2300      	movs	r3, #0
 800699a:	b570      	push	{r4, r5, r6, lr}
 800699c:	4d06      	ldr	r5, [pc, #24]	; (80069b8 <_close_r+0x20>)
 800699e:	0004      	movs	r4, r0
 80069a0:	0008      	movs	r0, r1
 80069a2:	602b      	str	r3, [r5, #0]
 80069a4:	f7fc ffe0 	bl	8003968 <_close>
 80069a8:	1c43      	adds	r3, r0, #1
 80069aa:	d103      	bne.n	80069b4 <_close_r+0x1c>
 80069ac:	682b      	ldr	r3, [r5, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d000      	beq.n	80069b4 <_close_r+0x1c>
 80069b2:	6023      	str	r3, [r4, #0]
 80069b4:	bd70      	pop	{r4, r5, r6, pc}
 80069b6:	46c0      	nop			; (mov r8, r8)
 80069b8:	20000424 	.word	0x20000424

080069bc <_lseek_r>:
 80069bc:	b570      	push	{r4, r5, r6, lr}
 80069be:	0004      	movs	r4, r0
 80069c0:	0008      	movs	r0, r1
 80069c2:	0011      	movs	r1, r2
 80069c4:	001a      	movs	r2, r3
 80069c6:	2300      	movs	r3, #0
 80069c8:	4d05      	ldr	r5, [pc, #20]	; (80069e0 <_lseek_r+0x24>)
 80069ca:	602b      	str	r3, [r5, #0]
 80069cc:	f7fc ffed 	bl	80039aa <_lseek>
 80069d0:	1c43      	adds	r3, r0, #1
 80069d2:	d103      	bne.n	80069dc <_lseek_r+0x20>
 80069d4:	682b      	ldr	r3, [r5, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d000      	beq.n	80069dc <_lseek_r+0x20>
 80069da:	6023      	str	r3, [r4, #0]
 80069dc:	bd70      	pop	{r4, r5, r6, pc}
 80069de:	46c0      	nop			; (mov r8, r8)
 80069e0:	20000424 	.word	0x20000424

080069e4 <_read_r>:
 80069e4:	b570      	push	{r4, r5, r6, lr}
 80069e6:	0004      	movs	r4, r0
 80069e8:	0008      	movs	r0, r1
 80069ea:	0011      	movs	r1, r2
 80069ec:	001a      	movs	r2, r3
 80069ee:	2300      	movs	r3, #0
 80069f0:	4d05      	ldr	r5, [pc, #20]	; (8006a08 <_read_r+0x24>)
 80069f2:	602b      	str	r3, [r5, #0]
 80069f4:	f7fc ff7f 	bl	80038f6 <_read>
 80069f8:	1c43      	adds	r3, r0, #1
 80069fa:	d103      	bne.n	8006a04 <_read_r+0x20>
 80069fc:	682b      	ldr	r3, [r5, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d000      	beq.n	8006a04 <_read_r+0x20>
 8006a02:	6023      	str	r3, [r4, #0]
 8006a04:	bd70      	pop	{r4, r5, r6, pc}
 8006a06:	46c0      	nop			; (mov r8, r8)
 8006a08:	20000424 	.word	0x20000424

08006a0c <_write_r>:
 8006a0c:	b570      	push	{r4, r5, r6, lr}
 8006a0e:	0004      	movs	r4, r0
 8006a10:	0008      	movs	r0, r1
 8006a12:	0011      	movs	r1, r2
 8006a14:	001a      	movs	r2, r3
 8006a16:	2300      	movs	r3, #0
 8006a18:	4d05      	ldr	r5, [pc, #20]	; (8006a30 <_write_r+0x24>)
 8006a1a:	602b      	str	r3, [r5, #0]
 8006a1c:	f7fc ff88 	bl	8003930 <_write>
 8006a20:	1c43      	adds	r3, r0, #1
 8006a22:	d103      	bne.n	8006a2c <_write_r+0x20>
 8006a24:	682b      	ldr	r3, [r5, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d000      	beq.n	8006a2c <_write_r+0x20>
 8006a2a:	6023      	str	r3, [r4, #0]
 8006a2c:	bd70      	pop	{r4, r5, r6, pc}
 8006a2e:	46c0      	nop			; (mov r8, r8)
 8006a30:	20000424 	.word	0x20000424

08006a34 <__errno>:
 8006a34:	4b01      	ldr	r3, [pc, #4]	; (8006a3c <__errno+0x8>)
 8006a36:	6818      	ldr	r0, [r3, #0]
 8006a38:	4770      	bx	lr
 8006a3a:	46c0      	nop			; (mov r8, r8)
 8006a3c:	2000007c 	.word	0x2000007c

08006a40 <__libc_init_array>:
 8006a40:	b570      	push	{r4, r5, r6, lr}
 8006a42:	2600      	movs	r6, #0
 8006a44:	4c0c      	ldr	r4, [pc, #48]	; (8006a78 <__libc_init_array+0x38>)
 8006a46:	4d0d      	ldr	r5, [pc, #52]	; (8006a7c <__libc_init_array+0x3c>)
 8006a48:	1b64      	subs	r4, r4, r5
 8006a4a:	10a4      	asrs	r4, r4, #2
 8006a4c:	42a6      	cmp	r6, r4
 8006a4e:	d109      	bne.n	8006a64 <__libc_init_array+0x24>
 8006a50:	2600      	movs	r6, #0
 8006a52:	f003 fc71 	bl	800a338 <_init>
 8006a56:	4c0a      	ldr	r4, [pc, #40]	; (8006a80 <__libc_init_array+0x40>)
 8006a58:	4d0a      	ldr	r5, [pc, #40]	; (8006a84 <__libc_init_array+0x44>)
 8006a5a:	1b64      	subs	r4, r4, r5
 8006a5c:	10a4      	asrs	r4, r4, #2
 8006a5e:	42a6      	cmp	r6, r4
 8006a60:	d105      	bne.n	8006a6e <__libc_init_array+0x2e>
 8006a62:	bd70      	pop	{r4, r5, r6, pc}
 8006a64:	00b3      	lsls	r3, r6, #2
 8006a66:	58eb      	ldr	r3, [r5, r3]
 8006a68:	4798      	blx	r3
 8006a6a:	3601      	adds	r6, #1
 8006a6c:	e7ee      	b.n	8006a4c <__libc_init_array+0xc>
 8006a6e:	00b3      	lsls	r3, r6, #2
 8006a70:	58eb      	ldr	r3, [r5, r3]
 8006a72:	4798      	blx	r3
 8006a74:	3601      	adds	r6, #1
 8006a76:	e7f2      	b.n	8006a5e <__libc_init_array+0x1e>
 8006a78:	0800a890 	.word	0x0800a890
 8006a7c:	0800a890 	.word	0x0800a890
 8006a80:	0800a894 	.word	0x0800a894
 8006a84:	0800a890 	.word	0x0800a890

08006a88 <__retarget_lock_init_recursive>:
 8006a88:	4770      	bx	lr

08006a8a <__retarget_lock_acquire_recursive>:
 8006a8a:	4770      	bx	lr

08006a8c <__retarget_lock_release_recursive>:
 8006a8c:	4770      	bx	lr

08006a8e <memchr>:
 8006a8e:	b2c9      	uxtb	r1, r1
 8006a90:	1882      	adds	r2, r0, r2
 8006a92:	4290      	cmp	r0, r2
 8006a94:	d101      	bne.n	8006a9a <memchr+0xc>
 8006a96:	2000      	movs	r0, #0
 8006a98:	4770      	bx	lr
 8006a9a:	7803      	ldrb	r3, [r0, #0]
 8006a9c:	428b      	cmp	r3, r1
 8006a9e:	d0fb      	beq.n	8006a98 <memchr+0xa>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	e7f6      	b.n	8006a92 <memchr+0x4>

08006aa4 <nanf>:
 8006aa4:	4800      	ldr	r0, [pc, #0]	; (8006aa8 <nanf+0x4>)
 8006aa6:	4770      	bx	lr
 8006aa8:	7fc00000 	.word	0x7fc00000

08006aac <quorem>:
 8006aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aae:	6902      	ldr	r2, [r0, #16]
 8006ab0:	690b      	ldr	r3, [r1, #16]
 8006ab2:	b089      	sub	sp, #36	; 0x24
 8006ab4:	0007      	movs	r7, r0
 8006ab6:	9104      	str	r1, [sp, #16]
 8006ab8:	2000      	movs	r0, #0
 8006aba:	429a      	cmp	r2, r3
 8006abc:	db69      	blt.n	8006b92 <quorem+0xe6>
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	009c      	lsls	r4, r3, #2
 8006ac2:	9301      	str	r3, [sp, #4]
 8006ac4:	000b      	movs	r3, r1
 8006ac6:	3314      	adds	r3, #20
 8006ac8:	9306      	str	r3, [sp, #24]
 8006aca:	191b      	adds	r3, r3, r4
 8006acc:	9305      	str	r3, [sp, #20]
 8006ace:	003b      	movs	r3, r7
 8006ad0:	3314      	adds	r3, #20
 8006ad2:	9303      	str	r3, [sp, #12]
 8006ad4:	191c      	adds	r4, r3, r4
 8006ad6:	9b05      	ldr	r3, [sp, #20]
 8006ad8:	6826      	ldr	r6, [r4, #0]
 8006ada:	681d      	ldr	r5, [r3, #0]
 8006adc:	0030      	movs	r0, r6
 8006ade:	3501      	adds	r5, #1
 8006ae0:	0029      	movs	r1, r5
 8006ae2:	f7f9 fb2d 	bl	8000140 <__udivsi3>
 8006ae6:	9002      	str	r0, [sp, #8]
 8006ae8:	42ae      	cmp	r6, r5
 8006aea:	d329      	bcc.n	8006b40 <quorem+0x94>
 8006aec:	9b06      	ldr	r3, [sp, #24]
 8006aee:	2600      	movs	r6, #0
 8006af0:	469c      	mov	ip, r3
 8006af2:	9d03      	ldr	r5, [sp, #12]
 8006af4:	9606      	str	r6, [sp, #24]
 8006af6:	4662      	mov	r2, ip
 8006af8:	ca08      	ldmia	r2!, {r3}
 8006afa:	6828      	ldr	r0, [r5, #0]
 8006afc:	4694      	mov	ip, r2
 8006afe:	9a02      	ldr	r2, [sp, #8]
 8006b00:	b299      	uxth	r1, r3
 8006b02:	4351      	muls	r1, r2
 8006b04:	0c1b      	lsrs	r3, r3, #16
 8006b06:	4353      	muls	r3, r2
 8006b08:	1989      	adds	r1, r1, r6
 8006b0a:	0c0a      	lsrs	r2, r1, #16
 8006b0c:	189b      	adds	r3, r3, r2
 8006b0e:	9307      	str	r3, [sp, #28]
 8006b10:	0c1e      	lsrs	r6, r3, #16
 8006b12:	9b06      	ldr	r3, [sp, #24]
 8006b14:	b282      	uxth	r2, r0
 8006b16:	18d2      	adds	r2, r2, r3
 8006b18:	466b      	mov	r3, sp
 8006b1a:	b289      	uxth	r1, r1
 8006b1c:	8b9b      	ldrh	r3, [r3, #28]
 8006b1e:	1a52      	subs	r2, r2, r1
 8006b20:	0c01      	lsrs	r1, r0, #16
 8006b22:	1ac9      	subs	r1, r1, r3
 8006b24:	1413      	asrs	r3, r2, #16
 8006b26:	18cb      	adds	r3, r1, r3
 8006b28:	1419      	asrs	r1, r3, #16
 8006b2a:	b292      	uxth	r2, r2
 8006b2c:	041b      	lsls	r3, r3, #16
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	c508      	stmia	r5!, {r3}
 8006b32:	9b05      	ldr	r3, [sp, #20]
 8006b34:	9106      	str	r1, [sp, #24]
 8006b36:	4563      	cmp	r3, ip
 8006b38:	d2dd      	bcs.n	8006af6 <quorem+0x4a>
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d030      	beq.n	8006ba2 <quorem+0xf6>
 8006b40:	0038      	movs	r0, r7
 8006b42:	9904      	ldr	r1, [sp, #16]
 8006b44:	f001 fa2a 	bl	8007f9c <__mcmp>
 8006b48:	2800      	cmp	r0, #0
 8006b4a:	db21      	blt.n	8006b90 <quorem+0xe4>
 8006b4c:	0038      	movs	r0, r7
 8006b4e:	2600      	movs	r6, #0
 8006b50:	9b02      	ldr	r3, [sp, #8]
 8006b52:	9c04      	ldr	r4, [sp, #16]
 8006b54:	3301      	adds	r3, #1
 8006b56:	9302      	str	r3, [sp, #8]
 8006b58:	3014      	adds	r0, #20
 8006b5a:	3414      	adds	r4, #20
 8006b5c:	6803      	ldr	r3, [r0, #0]
 8006b5e:	cc02      	ldmia	r4!, {r1}
 8006b60:	b29d      	uxth	r5, r3
 8006b62:	19ad      	adds	r5, r5, r6
 8006b64:	b28a      	uxth	r2, r1
 8006b66:	1aaa      	subs	r2, r5, r2
 8006b68:	0c09      	lsrs	r1, r1, #16
 8006b6a:	0c1b      	lsrs	r3, r3, #16
 8006b6c:	1a5b      	subs	r3, r3, r1
 8006b6e:	1411      	asrs	r1, r2, #16
 8006b70:	185b      	adds	r3, r3, r1
 8006b72:	141e      	asrs	r6, r3, #16
 8006b74:	b292      	uxth	r2, r2
 8006b76:	041b      	lsls	r3, r3, #16
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	c008      	stmia	r0!, {r3}
 8006b7c:	9b05      	ldr	r3, [sp, #20]
 8006b7e:	42a3      	cmp	r3, r4
 8006b80:	d2ec      	bcs.n	8006b5c <quorem+0xb0>
 8006b82:	9b01      	ldr	r3, [sp, #4]
 8006b84:	9a03      	ldr	r2, [sp, #12]
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	18d3      	adds	r3, r2, r3
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	2a00      	cmp	r2, #0
 8006b8e:	d015      	beq.n	8006bbc <quorem+0x110>
 8006b90:	9802      	ldr	r0, [sp, #8]
 8006b92:	b009      	add	sp, #36	; 0x24
 8006b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d106      	bne.n	8006baa <quorem+0xfe>
 8006b9c:	9b01      	ldr	r3, [sp, #4]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	9b03      	ldr	r3, [sp, #12]
 8006ba4:	3c04      	subs	r4, #4
 8006ba6:	42a3      	cmp	r3, r4
 8006ba8:	d3f5      	bcc.n	8006b96 <quorem+0xea>
 8006baa:	9b01      	ldr	r3, [sp, #4]
 8006bac:	613b      	str	r3, [r7, #16]
 8006bae:	e7c7      	b.n	8006b40 <quorem+0x94>
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	2a00      	cmp	r2, #0
 8006bb4:	d106      	bne.n	8006bc4 <quorem+0x118>
 8006bb6:	9a01      	ldr	r2, [sp, #4]
 8006bb8:	3a01      	subs	r2, #1
 8006bba:	9201      	str	r2, [sp, #4]
 8006bbc:	9a03      	ldr	r2, [sp, #12]
 8006bbe:	3b04      	subs	r3, #4
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d3f5      	bcc.n	8006bb0 <quorem+0x104>
 8006bc4:	9b01      	ldr	r3, [sp, #4]
 8006bc6:	613b      	str	r3, [r7, #16]
 8006bc8:	e7e2      	b.n	8006b90 <quorem+0xe4>
	...

08006bcc <_dtoa_r>:
 8006bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bce:	0014      	movs	r4, r2
 8006bd0:	001d      	movs	r5, r3
 8006bd2:	69c6      	ldr	r6, [r0, #28]
 8006bd4:	b09d      	sub	sp, #116	; 0x74
 8006bd6:	9408      	str	r4, [sp, #32]
 8006bd8:	9509      	str	r5, [sp, #36]	; 0x24
 8006bda:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8006bdc:	9004      	str	r0, [sp, #16]
 8006bde:	2e00      	cmp	r6, #0
 8006be0:	d10f      	bne.n	8006c02 <_dtoa_r+0x36>
 8006be2:	2010      	movs	r0, #16
 8006be4:	f000 fe4a 	bl	800787c <malloc>
 8006be8:	9b04      	ldr	r3, [sp, #16]
 8006bea:	1e02      	subs	r2, r0, #0
 8006bec:	61d8      	str	r0, [r3, #28]
 8006bee:	d104      	bne.n	8006bfa <_dtoa_r+0x2e>
 8006bf0:	21ef      	movs	r1, #239	; 0xef
 8006bf2:	4bc6      	ldr	r3, [pc, #792]	; (8006f0c <_dtoa_r+0x340>)
 8006bf4:	48c6      	ldr	r0, [pc, #792]	; (8006f10 <_dtoa_r+0x344>)
 8006bf6:	f002 fccd 	bl	8009594 <__assert_func>
 8006bfa:	6046      	str	r6, [r0, #4]
 8006bfc:	6086      	str	r6, [r0, #8]
 8006bfe:	6006      	str	r6, [r0, #0]
 8006c00:	60c6      	str	r6, [r0, #12]
 8006c02:	9b04      	ldr	r3, [sp, #16]
 8006c04:	69db      	ldr	r3, [r3, #28]
 8006c06:	6819      	ldr	r1, [r3, #0]
 8006c08:	2900      	cmp	r1, #0
 8006c0a:	d00b      	beq.n	8006c24 <_dtoa_r+0x58>
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	2301      	movs	r3, #1
 8006c10:	4093      	lsls	r3, r2
 8006c12:	604a      	str	r2, [r1, #4]
 8006c14:	608b      	str	r3, [r1, #8]
 8006c16:	9804      	ldr	r0, [sp, #16]
 8006c18:	f000 ff32 	bl	8007a80 <_Bfree>
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	9b04      	ldr	r3, [sp, #16]
 8006c20:	69db      	ldr	r3, [r3, #28]
 8006c22:	601a      	str	r2, [r3, #0]
 8006c24:	2d00      	cmp	r5, #0
 8006c26:	da1e      	bge.n	8006c66 <_dtoa_r+0x9a>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	603b      	str	r3, [r7, #0]
 8006c2c:	006b      	lsls	r3, r5, #1
 8006c2e:	085b      	lsrs	r3, r3, #1
 8006c30:	9309      	str	r3, [sp, #36]	; 0x24
 8006c32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006c34:	4bb7      	ldr	r3, [pc, #732]	; (8006f14 <_dtoa_r+0x348>)
 8006c36:	4ab7      	ldr	r2, [pc, #732]	; (8006f14 <_dtoa_r+0x348>)
 8006c38:	403b      	ands	r3, r7
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d116      	bne.n	8006c6c <_dtoa_r+0xa0>
 8006c3e:	4bb6      	ldr	r3, [pc, #728]	; (8006f18 <_dtoa_r+0x34c>)
 8006c40:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c42:	6013      	str	r3, [r2, #0]
 8006c44:	033b      	lsls	r3, r7, #12
 8006c46:	0b1b      	lsrs	r3, r3, #12
 8006c48:	4323      	orrs	r3, r4
 8006c4a:	d101      	bne.n	8006c50 <_dtoa_r+0x84>
 8006c4c:	f000 fdb5 	bl	80077ba <_dtoa_r+0xbee>
 8006c50:	4bb2      	ldr	r3, [pc, #712]	; (8006f1c <_dtoa_r+0x350>)
 8006c52:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c54:	9306      	str	r3, [sp, #24]
 8006c56:	2a00      	cmp	r2, #0
 8006c58:	d002      	beq.n	8006c60 <_dtoa_r+0x94>
 8006c5a:	4bb1      	ldr	r3, [pc, #708]	; (8006f20 <_dtoa_r+0x354>)
 8006c5c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c5e:	6013      	str	r3, [r2, #0]
 8006c60:	9806      	ldr	r0, [sp, #24]
 8006c62:	b01d      	add	sp, #116	; 0x74
 8006c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c66:	2300      	movs	r3, #0
 8006c68:	603b      	str	r3, [r7, #0]
 8006c6a:	e7e2      	b.n	8006c32 <_dtoa_r+0x66>
 8006c6c:	9a08      	ldr	r2, [sp, #32]
 8006c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c70:	9210      	str	r2, [sp, #64]	; 0x40
 8006c72:	9311      	str	r3, [sp, #68]	; 0x44
 8006c74:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006c76:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c78:	2200      	movs	r2, #0
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f7f9 fbe6 	bl	800044c <__aeabi_dcmpeq>
 8006c80:	1e06      	subs	r6, r0, #0
 8006c82:	d009      	beq.n	8006c98 <_dtoa_r+0xcc>
 8006c84:	2301      	movs	r3, #1
 8006c86:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c88:	6013      	str	r3, [r2, #0]
 8006c8a:	4ba6      	ldr	r3, [pc, #664]	; (8006f24 <_dtoa_r+0x358>)
 8006c8c:	9306      	str	r3, [sp, #24]
 8006c8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d0e5      	beq.n	8006c60 <_dtoa_r+0x94>
 8006c94:	4ba4      	ldr	r3, [pc, #656]	; (8006f28 <_dtoa_r+0x35c>)
 8006c96:	e7e1      	b.n	8006c5c <_dtoa_r+0x90>
 8006c98:	ab1a      	add	r3, sp, #104	; 0x68
 8006c9a:	9301      	str	r3, [sp, #4]
 8006c9c:	ab1b      	add	r3, sp, #108	; 0x6c
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	9804      	ldr	r0, [sp, #16]
 8006ca2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006ca4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ca6:	f001 fa95 	bl	80081d4 <__d2b>
 8006caa:	007a      	lsls	r2, r7, #1
 8006cac:	9005      	str	r0, [sp, #20]
 8006cae:	0d52      	lsrs	r2, r2, #21
 8006cb0:	d100      	bne.n	8006cb4 <_dtoa_r+0xe8>
 8006cb2:	e07b      	b.n	8006dac <_dtoa_r+0x1e0>
 8006cb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cb6:	9617      	str	r6, [sp, #92]	; 0x5c
 8006cb8:	0319      	lsls	r1, r3, #12
 8006cba:	4b9c      	ldr	r3, [pc, #624]	; (8006f2c <_dtoa_r+0x360>)
 8006cbc:	0b09      	lsrs	r1, r1, #12
 8006cbe:	430b      	orrs	r3, r1
 8006cc0:	499b      	ldr	r1, [pc, #620]	; (8006f30 <_dtoa_r+0x364>)
 8006cc2:	1857      	adds	r7, r2, r1
 8006cc4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006cc6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006cc8:	0019      	movs	r1, r3
 8006cca:	2200      	movs	r2, #0
 8006ccc:	4b99      	ldr	r3, [pc, #612]	; (8006f34 <_dtoa_r+0x368>)
 8006cce:	f7fb f8f3 	bl	8001eb8 <__aeabi_dsub>
 8006cd2:	4a99      	ldr	r2, [pc, #612]	; (8006f38 <_dtoa_r+0x36c>)
 8006cd4:	4b99      	ldr	r3, [pc, #612]	; (8006f3c <_dtoa_r+0x370>)
 8006cd6:	f7fa fe2d 	bl	8001934 <__aeabi_dmul>
 8006cda:	4a99      	ldr	r2, [pc, #612]	; (8006f40 <_dtoa_r+0x374>)
 8006cdc:	4b99      	ldr	r3, [pc, #612]	; (8006f44 <_dtoa_r+0x378>)
 8006cde:	f7f9 fecf 	bl	8000a80 <__aeabi_dadd>
 8006ce2:	0004      	movs	r4, r0
 8006ce4:	0038      	movs	r0, r7
 8006ce6:	000d      	movs	r5, r1
 8006ce8:	f7fb fcbc 	bl	8002664 <__aeabi_i2d>
 8006cec:	4a96      	ldr	r2, [pc, #600]	; (8006f48 <_dtoa_r+0x37c>)
 8006cee:	4b97      	ldr	r3, [pc, #604]	; (8006f4c <_dtoa_r+0x380>)
 8006cf0:	f7fa fe20 	bl	8001934 <__aeabi_dmul>
 8006cf4:	0002      	movs	r2, r0
 8006cf6:	000b      	movs	r3, r1
 8006cf8:	0020      	movs	r0, r4
 8006cfa:	0029      	movs	r1, r5
 8006cfc:	f7f9 fec0 	bl	8000a80 <__aeabi_dadd>
 8006d00:	0004      	movs	r4, r0
 8006d02:	000d      	movs	r5, r1
 8006d04:	f7fb fc78 	bl	80025f8 <__aeabi_d2iz>
 8006d08:	2200      	movs	r2, #0
 8006d0a:	9003      	str	r0, [sp, #12]
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	0020      	movs	r0, r4
 8006d10:	0029      	movs	r1, r5
 8006d12:	f7f9 fba1 	bl	8000458 <__aeabi_dcmplt>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	d00b      	beq.n	8006d32 <_dtoa_r+0x166>
 8006d1a:	9803      	ldr	r0, [sp, #12]
 8006d1c:	f7fb fca2 	bl	8002664 <__aeabi_i2d>
 8006d20:	002b      	movs	r3, r5
 8006d22:	0022      	movs	r2, r4
 8006d24:	f7f9 fb92 	bl	800044c <__aeabi_dcmpeq>
 8006d28:	4243      	negs	r3, r0
 8006d2a:	4158      	adcs	r0, r3
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	1a1b      	subs	r3, r3, r0
 8006d30:	9303      	str	r3, [sp, #12]
 8006d32:	2301      	movs	r3, #1
 8006d34:	9316      	str	r3, [sp, #88]	; 0x58
 8006d36:	9b03      	ldr	r3, [sp, #12]
 8006d38:	2b16      	cmp	r3, #22
 8006d3a:	d810      	bhi.n	8006d5e <_dtoa_r+0x192>
 8006d3c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006d3e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006d40:	9a03      	ldr	r2, [sp, #12]
 8006d42:	4b83      	ldr	r3, [pc, #524]	; (8006f50 <_dtoa_r+0x384>)
 8006d44:	00d2      	lsls	r2, r2, #3
 8006d46:	189b      	adds	r3, r3, r2
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	f7f9 fb84 	bl	8000458 <__aeabi_dcmplt>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	d047      	beq.n	8006de4 <_dtoa_r+0x218>
 8006d54:	9b03      	ldr	r3, [sp, #12]
 8006d56:	3b01      	subs	r3, #1
 8006d58:	9303      	str	r3, [sp, #12]
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	9316      	str	r3, [sp, #88]	; 0x58
 8006d5e:	2200      	movs	r2, #0
 8006d60:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006d62:	920a      	str	r2, [sp, #40]	; 0x28
 8006d64:	1bdb      	subs	r3, r3, r7
 8006d66:	1e5a      	subs	r2, r3, #1
 8006d68:	d53e      	bpl.n	8006de8 <_dtoa_r+0x21c>
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	930a      	str	r3, [sp, #40]	; 0x28
 8006d70:	2300      	movs	r3, #0
 8006d72:	930c      	str	r3, [sp, #48]	; 0x30
 8006d74:	9b03      	ldr	r3, [sp, #12]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	db38      	blt.n	8006dec <_dtoa_r+0x220>
 8006d7a:	9a03      	ldr	r2, [sp, #12]
 8006d7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d7e:	4694      	mov	ip, r2
 8006d80:	4463      	add	r3, ip
 8006d82:	930c      	str	r3, [sp, #48]	; 0x30
 8006d84:	2300      	movs	r3, #0
 8006d86:	9213      	str	r2, [sp, #76]	; 0x4c
 8006d88:	930d      	str	r3, [sp, #52]	; 0x34
 8006d8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d8c:	2401      	movs	r4, #1
 8006d8e:	2b09      	cmp	r3, #9
 8006d90:	d867      	bhi.n	8006e62 <_dtoa_r+0x296>
 8006d92:	2b05      	cmp	r3, #5
 8006d94:	dd02      	ble.n	8006d9c <_dtoa_r+0x1d0>
 8006d96:	2400      	movs	r4, #0
 8006d98:	3b04      	subs	r3, #4
 8006d9a:	9322      	str	r3, [sp, #136]	; 0x88
 8006d9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d9e:	1e98      	subs	r0, r3, #2
 8006da0:	2803      	cmp	r0, #3
 8006da2:	d867      	bhi.n	8006e74 <_dtoa_r+0x2a8>
 8006da4:	f7f9 f9b8 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006da8:	5b383a2b 	.word	0x5b383a2b
 8006dac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dae:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8006db0:	18f6      	adds	r6, r6, r3
 8006db2:	4b68      	ldr	r3, [pc, #416]	; (8006f54 <_dtoa_r+0x388>)
 8006db4:	18f2      	adds	r2, r6, r3
 8006db6:	2a20      	cmp	r2, #32
 8006db8:	dd0f      	ble.n	8006dda <_dtoa_r+0x20e>
 8006dba:	2340      	movs	r3, #64	; 0x40
 8006dbc:	1a9b      	subs	r3, r3, r2
 8006dbe:	409f      	lsls	r7, r3
 8006dc0:	4b65      	ldr	r3, [pc, #404]	; (8006f58 <_dtoa_r+0x38c>)
 8006dc2:	0038      	movs	r0, r7
 8006dc4:	18f3      	adds	r3, r6, r3
 8006dc6:	40dc      	lsrs	r4, r3
 8006dc8:	4320      	orrs	r0, r4
 8006dca:	f7fb fc7b 	bl	80026c4 <__aeabi_ui2d>
 8006dce:	2201      	movs	r2, #1
 8006dd0:	4b62      	ldr	r3, [pc, #392]	; (8006f5c <_dtoa_r+0x390>)
 8006dd2:	1e77      	subs	r7, r6, #1
 8006dd4:	18cb      	adds	r3, r1, r3
 8006dd6:	9217      	str	r2, [sp, #92]	; 0x5c
 8006dd8:	e776      	b.n	8006cc8 <_dtoa_r+0xfc>
 8006dda:	2320      	movs	r3, #32
 8006ddc:	0020      	movs	r0, r4
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	4098      	lsls	r0, r3
 8006de2:	e7f2      	b.n	8006dca <_dtoa_r+0x1fe>
 8006de4:	9016      	str	r0, [sp, #88]	; 0x58
 8006de6:	e7ba      	b.n	8006d5e <_dtoa_r+0x192>
 8006de8:	920c      	str	r2, [sp, #48]	; 0x30
 8006dea:	e7c3      	b.n	8006d74 <_dtoa_r+0x1a8>
 8006dec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dee:	9a03      	ldr	r2, [sp, #12]
 8006df0:	1a9b      	subs	r3, r3, r2
 8006df2:	930a      	str	r3, [sp, #40]	; 0x28
 8006df4:	4253      	negs	r3, r2
 8006df6:	930d      	str	r3, [sp, #52]	; 0x34
 8006df8:	2300      	movs	r3, #0
 8006dfa:	9313      	str	r3, [sp, #76]	; 0x4c
 8006dfc:	e7c5      	b.n	8006d8a <_dtoa_r+0x1be>
 8006dfe:	2300      	movs	r3, #0
 8006e00:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e04:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e06:	9307      	str	r3, [sp, #28]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	dc13      	bgt.n	8006e34 <_dtoa_r+0x268>
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	001a      	movs	r2, r3
 8006e10:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e12:	9307      	str	r3, [sp, #28]
 8006e14:	9223      	str	r2, [sp, #140]	; 0x8c
 8006e16:	e00d      	b.n	8006e34 <_dtoa_r+0x268>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e7f1      	b.n	8006e00 <_dtoa_r+0x234>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8006e20:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e22:	4694      	mov	ip, r2
 8006e24:	9b03      	ldr	r3, [sp, #12]
 8006e26:	4463      	add	r3, ip
 8006e28:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	9307      	str	r3, [sp, #28]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	dc00      	bgt.n	8006e34 <_dtoa_r+0x268>
 8006e32:	2301      	movs	r3, #1
 8006e34:	9a04      	ldr	r2, [sp, #16]
 8006e36:	2100      	movs	r1, #0
 8006e38:	69d0      	ldr	r0, [r2, #28]
 8006e3a:	2204      	movs	r2, #4
 8006e3c:	0015      	movs	r5, r2
 8006e3e:	3514      	adds	r5, #20
 8006e40:	429d      	cmp	r5, r3
 8006e42:	d91b      	bls.n	8006e7c <_dtoa_r+0x2b0>
 8006e44:	6041      	str	r1, [r0, #4]
 8006e46:	9804      	ldr	r0, [sp, #16]
 8006e48:	f000 fdd6 	bl	80079f8 <_Balloc>
 8006e4c:	9006      	str	r0, [sp, #24]
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	d117      	bne.n	8006e82 <_dtoa_r+0x2b6>
 8006e52:	21b0      	movs	r1, #176	; 0xb0
 8006e54:	4b42      	ldr	r3, [pc, #264]	; (8006f60 <_dtoa_r+0x394>)
 8006e56:	482e      	ldr	r0, [pc, #184]	; (8006f10 <_dtoa_r+0x344>)
 8006e58:	9a06      	ldr	r2, [sp, #24]
 8006e5a:	31ff      	adds	r1, #255	; 0xff
 8006e5c:	e6cb      	b.n	8006bf6 <_dtoa_r+0x2a>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e7dd      	b.n	8006e1e <_dtoa_r+0x252>
 8006e62:	2300      	movs	r3, #0
 8006e64:	940f      	str	r4, [sp, #60]	; 0x3c
 8006e66:	9322      	str	r3, [sp, #136]	; 0x88
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e6c:	9307      	str	r3, [sp, #28]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	3313      	adds	r3, #19
 8006e72:	e7cf      	b.n	8006e14 <_dtoa_r+0x248>
 8006e74:	2301      	movs	r3, #1
 8006e76:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e78:	3b02      	subs	r3, #2
 8006e7a:	e7f6      	b.n	8006e6a <_dtoa_r+0x29e>
 8006e7c:	3101      	adds	r1, #1
 8006e7e:	0052      	lsls	r2, r2, #1
 8006e80:	e7dc      	b.n	8006e3c <_dtoa_r+0x270>
 8006e82:	9b04      	ldr	r3, [sp, #16]
 8006e84:	9a06      	ldr	r2, [sp, #24]
 8006e86:	69db      	ldr	r3, [r3, #28]
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	9b07      	ldr	r3, [sp, #28]
 8006e8c:	2b0e      	cmp	r3, #14
 8006e8e:	d900      	bls.n	8006e92 <_dtoa_r+0x2c6>
 8006e90:	e0e5      	b.n	800705e <_dtoa_r+0x492>
 8006e92:	2c00      	cmp	r4, #0
 8006e94:	d100      	bne.n	8006e98 <_dtoa_r+0x2cc>
 8006e96:	e0e2      	b.n	800705e <_dtoa_r+0x492>
 8006e98:	9b03      	ldr	r3, [sp, #12]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	dd64      	ble.n	8006f68 <_dtoa_r+0x39c>
 8006e9e:	210f      	movs	r1, #15
 8006ea0:	9a03      	ldr	r2, [sp, #12]
 8006ea2:	4b2b      	ldr	r3, [pc, #172]	; (8006f50 <_dtoa_r+0x384>)
 8006ea4:	400a      	ands	r2, r1
 8006ea6:	00d2      	lsls	r2, r2, #3
 8006ea8:	189b      	adds	r3, r3, r2
 8006eaa:	681e      	ldr	r6, [r3, #0]
 8006eac:	685f      	ldr	r7, [r3, #4]
 8006eae:	9b03      	ldr	r3, [sp, #12]
 8006eb0:	2402      	movs	r4, #2
 8006eb2:	111d      	asrs	r5, r3, #4
 8006eb4:	05db      	lsls	r3, r3, #23
 8006eb6:	d50a      	bpl.n	8006ece <_dtoa_r+0x302>
 8006eb8:	4b2a      	ldr	r3, [pc, #168]	; (8006f64 <_dtoa_r+0x398>)
 8006eba:	400d      	ands	r5, r1
 8006ebc:	6a1a      	ldr	r2, [r3, #32]
 8006ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006ec2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006ec4:	f7fa f93c 	bl	8001140 <__aeabi_ddiv>
 8006ec8:	9008      	str	r0, [sp, #32]
 8006eca:	9109      	str	r1, [sp, #36]	; 0x24
 8006ecc:	3401      	adds	r4, #1
 8006ece:	4b25      	ldr	r3, [pc, #148]	; (8006f64 <_dtoa_r+0x398>)
 8006ed0:	930e      	str	r3, [sp, #56]	; 0x38
 8006ed2:	2d00      	cmp	r5, #0
 8006ed4:	d108      	bne.n	8006ee8 <_dtoa_r+0x31c>
 8006ed6:	9808      	ldr	r0, [sp, #32]
 8006ed8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006eda:	0032      	movs	r2, r6
 8006edc:	003b      	movs	r3, r7
 8006ede:	f7fa f92f 	bl	8001140 <__aeabi_ddiv>
 8006ee2:	9008      	str	r0, [sp, #32]
 8006ee4:	9109      	str	r1, [sp, #36]	; 0x24
 8006ee6:	e05a      	b.n	8006f9e <_dtoa_r+0x3d2>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	421d      	tst	r5, r3
 8006eec:	d009      	beq.n	8006f02 <_dtoa_r+0x336>
 8006eee:	18e4      	adds	r4, r4, r3
 8006ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ef2:	0030      	movs	r0, r6
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	0039      	movs	r1, r7
 8006efa:	f7fa fd1b 	bl	8001934 <__aeabi_dmul>
 8006efe:	0006      	movs	r6, r0
 8006f00:	000f      	movs	r7, r1
 8006f02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f04:	106d      	asrs	r5, r5, #1
 8006f06:	3308      	adds	r3, #8
 8006f08:	e7e2      	b.n	8006ed0 <_dtoa_r+0x304>
 8006f0a:	46c0      	nop			; (mov r8, r8)
 8006f0c:	0800a4a7 	.word	0x0800a4a7
 8006f10:	0800a4be 	.word	0x0800a4be
 8006f14:	7ff00000 	.word	0x7ff00000
 8006f18:	0000270f 	.word	0x0000270f
 8006f1c:	0800a4a3 	.word	0x0800a4a3
 8006f20:	0800a4a6 	.word	0x0800a4a6
 8006f24:	0800a471 	.word	0x0800a471
 8006f28:	0800a472 	.word	0x0800a472
 8006f2c:	3ff00000 	.word	0x3ff00000
 8006f30:	fffffc01 	.word	0xfffffc01
 8006f34:	3ff80000 	.word	0x3ff80000
 8006f38:	636f4361 	.word	0x636f4361
 8006f3c:	3fd287a7 	.word	0x3fd287a7
 8006f40:	8b60c8b3 	.word	0x8b60c8b3
 8006f44:	3fc68a28 	.word	0x3fc68a28
 8006f48:	509f79fb 	.word	0x509f79fb
 8006f4c:	3fd34413 	.word	0x3fd34413
 8006f50:	0800a5a8 	.word	0x0800a5a8
 8006f54:	00000432 	.word	0x00000432
 8006f58:	00000412 	.word	0x00000412
 8006f5c:	fe100000 	.word	0xfe100000
 8006f60:	0800a516 	.word	0x0800a516
 8006f64:	0800a580 	.word	0x0800a580
 8006f68:	9b03      	ldr	r3, [sp, #12]
 8006f6a:	2402      	movs	r4, #2
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d016      	beq.n	8006f9e <_dtoa_r+0x3d2>
 8006f70:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006f72:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f74:	220f      	movs	r2, #15
 8006f76:	425d      	negs	r5, r3
 8006f78:	402a      	ands	r2, r5
 8006f7a:	4bdd      	ldr	r3, [pc, #884]	; (80072f0 <_dtoa_r+0x724>)
 8006f7c:	00d2      	lsls	r2, r2, #3
 8006f7e:	189b      	adds	r3, r3, r2
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	f7fa fcd6 	bl	8001934 <__aeabi_dmul>
 8006f88:	2701      	movs	r7, #1
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9008      	str	r0, [sp, #32]
 8006f8e:	9109      	str	r1, [sp, #36]	; 0x24
 8006f90:	4ed8      	ldr	r6, [pc, #864]	; (80072f4 <_dtoa_r+0x728>)
 8006f92:	112d      	asrs	r5, r5, #4
 8006f94:	2d00      	cmp	r5, #0
 8006f96:	d000      	beq.n	8006f9a <_dtoa_r+0x3ce>
 8006f98:	e091      	b.n	80070be <_dtoa_r+0x4f2>
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1a1      	bne.n	8006ee2 <_dtoa_r+0x316>
 8006f9e:	9e08      	ldr	r6, [sp, #32]
 8006fa0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006fa2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d100      	bne.n	8006faa <_dtoa_r+0x3de>
 8006fa8:	e094      	b.n	80070d4 <_dtoa_r+0x508>
 8006faa:	2200      	movs	r2, #0
 8006fac:	0030      	movs	r0, r6
 8006fae:	0039      	movs	r1, r7
 8006fb0:	4bd1      	ldr	r3, [pc, #836]	; (80072f8 <_dtoa_r+0x72c>)
 8006fb2:	f7f9 fa51 	bl	8000458 <__aeabi_dcmplt>
 8006fb6:	2800      	cmp	r0, #0
 8006fb8:	d100      	bne.n	8006fbc <_dtoa_r+0x3f0>
 8006fba:	e08b      	b.n	80070d4 <_dtoa_r+0x508>
 8006fbc:	9b07      	ldr	r3, [sp, #28]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d100      	bne.n	8006fc4 <_dtoa_r+0x3f8>
 8006fc2:	e087      	b.n	80070d4 <_dtoa_r+0x508>
 8006fc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	dd45      	ble.n	8007056 <_dtoa_r+0x48a>
 8006fca:	9b03      	ldr	r3, [sp, #12]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	930e      	str	r3, [sp, #56]	; 0x38
 8006fd2:	0030      	movs	r0, r6
 8006fd4:	4bc9      	ldr	r3, [pc, #804]	; (80072fc <_dtoa_r+0x730>)
 8006fd6:	0039      	movs	r1, r7
 8006fd8:	f7fa fcac 	bl	8001934 <__aeabi_dmul>
 8006fdc:	9008      	str	r0, [sp, #32]
 8006fde:	9109      	str	r1, [sp, #36]	; 0x24
 8006fe0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fe2:	3401      	adds	r4, #1
 8006fe4:	0020      	movs	r0, r4
 8006fe6:	9e08      	ldr	r6, [sp, #32]
 8006fe8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006fea:	9312      	str	r3, [sp, #72]	; 0x48
 8006fec:	f7fb fb3a 	bl	8002664 <__aeabi_i2d>
 8006ff0:	0032      	movs	r2, r6
 8006ff2:	003b      	movs	r3, r7
 8006ff4:	f7fa fc9e 	bl	8001934 <__aeabi_dmul>
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	4bc1      	ldr	r3, [pc, #772]	; (8007300 <_dtoa_r+0x734>)
 8006ffc:	f7f9 fd40 	bl	8000a80 <__aeabi_dadd>
 8007000:	4ac0      	ldr	r2, [pc, #768]	; (8007304 <_dtoa_r+0x738>)
 8007002:	9014      	str	r0, [sp, #80]	; 0x50
 8007004:	9115      	str	r1, [sp, #84]	; 0x54
 8007006:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007008:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800700a:	4694      	mov	ip, r2
 800700c:	9308      	str	r3, [sp, #32]
 800700e:	9409      	str	r4, [sp, #36]	; 0x24
 8007010:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007012:	4463      	add	r3, ip
 8007014:	9318      	str	r3, [sp, #96]	; 0x60
 8007016:	9309      	str	r3, [sp, #36]	; 0x24
 8007018:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800701a:	2b00      	cmp	r3, #0
 800701c:	d15e      	bne.n	80070dc <_dtoa_r+0x510>
 800701e:	2200      	movs	r2, #0
 8007020:	4bb9      	ldr	r3, [pc, #740]	; (8007308 <_dtoa_r+0x73c>)
 8007022:	0030      	movs	r0, r6
 8007024:	0039      	movs	r1, r7
 8007026:	f7fa ff47 	bl	8001eb8 <__aeabi_dsub>
 800702a:	9a08      	ldr	r2, [sp, #32]
 800702c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800702e:	0004      	movs	r4, r0
 8007030:	000d      	movs	r5, r1
 8007032:	f7f9 fa25 	bl	8000480 <__aeabi_dcmpgt>
 8007036:	2800      	cmp	r0, #0
 8007038:	d000      	beq.n	800703c <_dtoa_r+0x470>
 800703a:	e2b3      	b.n	80075a4 <_dtoa_r+0x9d8>
 800703c:	48b3      	ldr	r0, [pc, #716]	; (800730c <_dtoa_r+0x740>)
 800703e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007040:	4684      	mov	ip, r0
 8007042:	4461      	add	r1, ip
 8007044:	000b      	movs	r3, r1
 8007046:	0020      	movs	r0, r4
 8007048:	0029      	movs	r1, r5
 800704a:	9a08      	ldr	r2, [sp, #32]
 800704c:	f7f9 fa04 	bl	8000458 <__aeabi_dcmplt>
 8007050:	2800      	cmp	r0, #0
 8007052:	d000      	beq.n	8007056 <_dtoa_r+0x48a>
 8007054:	e2a3      	b.n	800759e <_dtoa_r+0x9d2>
 8007056:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007058:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800705a:	9308      	str	r3, [sp, #32]
 800705c:	9409      	str	r4, [sp, #36]	; 0x24
 800705e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007060:	2b00      	cmp	r3, #0
 8007062:	da00      	bge.n	8007066 <_dtoa_r+0x49a>
 8007064:	e179      	b.n	800735a <_dtoa_r+0x78e>
 8007066:	9a03      	ldr	r2, [sp, #12]
 8007068:	2a0e      	cmp	r2, #14
 800706a:	dd00      	ble.n	800706e <_dtoa_r+0x4a2>
 800706c:	e175      	b.n	800735a <_dtoa_r+0x78e>
 800706e:	4ba0      	ldr	r3, [pc, #640]	; (80072f0 <_dtoa_r+0x724>)
 8007070:	00d2      	lsls	r2, r2, #3
 8007072:	189b      	adds	r3, r3, r2
 8007074:	681e      	ldr	r6, [r3, #0]
 8007076:	685f      	ldr	r7, [r3, #4]
 8007078:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800707a:	2b00      	cmp	r3, #0
 800707c:	db00      	blt.n	8007080 <_dtoa_r+0x4b4>
 800707e:	e0e5      	b.n	800724c <_dtoa_r+0x680>
 8007080:	9b07      	ldr	r3, [sp, #28]
 8007082:	2b00      	cmp	r3, #0
 8007084:	dd00      	ble.n	8007088 <_dtoa_r+0x4bc>
 8007086:	e0e1      	b.n	800724c <_dtoa_r+0x680>
 8007088:	d000      	beq.n	800708c <_dtoa_r+0x4c0>
 800708a:	e288      	b.n	800759e <_dtoa_r+0x9d2>
 800708c:	2200      	movs	r2, #0
 800708e:	0030      	movs	r0, r6
 8007090:	0039      	movs	r1, r7
 8007092:	4b9d      	ldr	r3, [pc, #628]	; (8007308 <_dtoa_r+0x73c>)
 8007094:	f7fa fc4e 	bl	8001934 <__aeabi_dmul>
 8007098:	9a08      	ldr	r2, [sp, #32]
 800709a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800709c:	f7f9 f9fa 	bl	8000494 <__aeabi_dcmpge>
 80070a0:	9e07      	ldr	r6, [sp, #28]
 80070a2:	0037      	movs	r7, r6
 80070a4:	2800      	cmp	r0, #0
 80070a6:	d000      	beq.n	80070aa <_dtoa_r+0x4de>
 80070a8:	e25f      	b.n	800756a <_dtoa_r+0x99e>
 80070aa:	9b06      	ldr	r3, [sp, #24]
 80070ac:	9a06      	ldr	r2, [sp, #24]
 80070ae:	3301      	adds	r3, #1
 80070b0:	9308      	str	r3, [sp, #32]
 80070b2:	2331      	movs	r3, #49	; 0x31
 80070b4:	7013      	strb	r3, [r2, #0]
 80070b6:	9b03      	ldr	r3, [sp, #12]
 80070b8:	3301      	adds	r3, #1
 80070ba:	9303      	str	r3, [sp, #12]
 80070bc:	e25a      	b.n	8007574 <_dtoa_r+0x9a8>
 80070be:	423d      	tst	r5, r7
 80070c0:	d005      	beq.n	80070ce <_dtoa_r+0x502>
 80070c2:	6832      	ldr	r2, [r6, #0]
 80070c4:	6873      	ldr	r3, [r6, #4]
 80070c6:	f7fa fc35 	bl	8001934 <__aeabi_dmul>
 80070ca:	003b      	movs	r3, r7
 80070cc:	3401      	adds	r4, #1
 80070ce:	106d      	asrs	r5, r5, #1
 80070d0:	3608      	adds	r6, #8
 80070d2:	e75f      	b.n	8006f94 <_dtoa_r+0x3c8>
 80070d4:	9b03      	ldr	r3, [sp, #12]
 80070d6:	930e      	str	r3, [sp, #56]	; 0x38
 80070d8:	9b07      	ldr	r3, [sp, #28]
 80070da:	e783      	b.n	8006fe4 <_dtoa_r+0x418>
 80070dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070de:	4b84      	ldr	r3, [pc, #528]	; (80072f0 <_dtoa_r+0x724>)
 80070e0:	3a01      	subs	r2, #1
 80070e2:	00d2      	lsls	r2, r2, #3
 80070e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80070e6:	189b      	adds	r3, r3, r2
 80070e8:	9c08      	ldr	r4, [sp, #32]
 80070ea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	2900      	cmp	r1, #0
 80070f2:	d051      	beq.n	8007198 <_dtoa_r+0x5cc>
 80070f4:	2000      	movs	r0, #0
 80070f6:	4986      	ldr	r1, [pc, #536]	; (8007310 <_dtoa_r+0x744>)
 80070f8:	f7fa f822 	bl	8001140 <__aeabi_ddiv>
 80070fc:	0022      	movs	r2, r4
 80070fe:	002b      	movs	r3, r5
 8007100:	f7fa feda 	bl	8001eb8 <__aeabi_dsub>
 8007104:	9a06      	ldr	r2, [sp, #24]
 8007106:	0004      	movs	r4, r0
 8007108:	4694      	mov	ip, r2
 800710a:	000d      	movs	r5, r1
 800710c:	9b06      	ldr	r3, [sp, #24]
 800710e:	9314      	str	r3, [sp, #80]	; 0x50
 8007110:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007112:	4463      	add	r3, ip
 8007114:	9318      	str	r3, [sp, #96]	; 0x60
 8007116:	0039      	movs	r1, r7
 8007118:	0030      	movs	r0, r6
 800711a:	f7fb fa6d 	bl	80025f8 <__aeabi_d2iz>
 800711e:	9012      	str	r0, [sp, #72]	; 0x48
 8007120:	f7fb faa0 	bl	8002664 <__aeabi_i2d>
 8007124:	0002      	movs	r2, r0
 8007126:	000b      	movs	r3, r1
 8007128:	0030      	movs	r0, r6
 800712a:	0039      	movs	r1, r7
 800712c:	f7fa fec4 	bl	8001eb8 <__aeabi_dsub>
 8007130:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007132:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007134:	3301      	adds	r3, #1
 8007136:	9308      	str	r3, [sp, #32]
 8007138:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800713a:	0006      	movs	r6, r0
 800713c:	3330      	adds	r3, #48	; 0x30
 800713e:	7013      	strb	r3, [r2, #0]
 8007140:	0022      	movs	r2, r4
 8007142:	002b      	movs	r3, r5
 8007144:	000f      	movs	r7, r1
 8007146:	f7f9 f987 	bl	8000458 <__aeabi_dcmplt>
 800714a:	2800      	cmp	r0, #0
 800714c:	d174      	bne.n	8007238 <_dtoa_r+0x66c>
 800714e:	0032      	movs	r2, r6
 8007150:	003b      	movs	r3, r7
 8007152:	2000      	movs	r0, #0
 8007154:	4968      	ldr	r1, [pc, #416]	; (80072f8 <_dtoa_r+0x72c>)
 8007156:	f7fa feaf 	bl	8001eb8 <__aeabi_dsub>
 800715a:	0022      	movs	r2, r4
 800715c:	002b      	movs	r3, r5
 800715e:	f7f9 f97b 	bl	8000458 <__aeabi_dcmplt>
 8007162:	2800      	cmp	r0, #0
 8007164:	d000      	beq.n	8007168 <_dtoa_r+0x59c>
 8007166:	e0d7      	b.n	8007318 <_dtoa_r+0x74c>
 8007168:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800716a:	9a08      	ldr	r2, [sp, #32]
 800716c:	4293      	cmp	r3, r2
 800716e:	d100      	bne.n	8007172 <_dtoa_r+0x5a6>
 8007170:	e771      	b.n	8007056 <_dtoa_r+0x48a>
 8007172:	2200      	movs	r2, #0
 8007174:	0020      	movs	r0, r4
 8007176:	0029      	movs	r1, r5
 8007178:	4b60      	ldr	r3, [pc, #384]	; (80072fc <_dtoa_r+0x730>)
 800717a:	f7fa fbdb 	bl	8001934 <__aeabi_dmul>
 800717e:	4b5f      	ldr	r3, [pc, #380]	; (80072fc <_dtoa_r+0x730>)
 8007180:	0004      	movs	r4, r0
 8007182:	000d      	movs	r5, r1
 8007184:	0030      	movs	r0, r6
 8007186:	0039      	movs	r1, r7
 8007188:	2200      	movs	r2, #0
 800718a:	f7fa fbd3 	bl	8001934 <__aeabi_dmul>
 800718e:	9b08      	ldr	r3, [sp, #32]
 8007190:	0006      	movs	r6, r0
 8007192:	000f      	movs	r7, r1
 8007194:	9314      	str	r3, [sp, #80]	; 0x50
 8007196:	e7be      	b.n	8007116 <_dtoa_r+0x54a>
 8007198:	0020      	movs	r0, r4
 800719a:	0029      	movs	r1, r5
 800719c:	f7fa fbca 	bl	8001934 <__aeabi_dmul>
 80071a0:	9a06      	ldr	r2, [sp, #24]
 80071a2:	9b06      	ldr	r3, [sp, #24]
 80071a4:	4694      	mov	ip, r2
 80071a6:	9308      	str	r3, [sp, #32]
 80071a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071aa:	9014      	str	r0, [sp, #80]	; 0x50
 80071ac:	9115      	str	r1, [sp, #84]	; 0x54
 80071ae:	4463      	add	r3, ip
 80071b0:	9319      	str	r3, [sp, #100]	; 0x64
 80071b2:	0030      	movs	r0, r6
 80071b4:	0039      	movs	r1, r7
 80071b6:	f7fb fa1f 	bl	80025f8 <__aeabi_d2iz>
 80071ba:	9018      	str	r0, [sp, #96]	; 0x60
 80071bc:	f7fb fa52 	bl	8002664 <__aeabi_i2d>
 80071c0:	0002      	movs	r2, r0
 80071c2:	000b      	movs	r3, r1
 80071c4:	0030      	movs	r0, r6
 80071c6:	0039      	movs	r1, r7
 80071c8:	f7fa fe76 	bl	8001eb8 <__aeabi_dsub>
 80071cc:	9e18      	ldr	r6, [sp, #96]	; 0x60
 80071ce:	9b08      	ldr	r3, [sp, #32]
 80071d0:	3630      	adds	r6, #48	; 0x30
 80071d2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80071d4:	701e      	strb	r6, [r3, #0]
 80071d6:	3301      	adds	r3, #1
 80071d8:	0004      	movs	r4, r0
 80071da:	000d      	movs	r5, r1
 80071dc:	9308      	str	r3, [sp, #32]
 80071de:	4293      	cmp	r3, r2
 80071e0:	d12d      	bne.n	800723e <_dtoa_r+0x672>
 80071e2:	9814      	ldr	r0, [sp, #80]	; 0x50
 80071e4:	9915      	ldr	r1, [sp, #84]	; 0x54
 80071e6:	9a06      	ldr	r2, [sp, #24]
 80071e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071ea:	4694      	mov	ip, r2
 80071ec:	4463      	add	r3, ip
 80071ee:	2200      	movs	r2, #0
 80071f0:	9308      	str	r3, [sp, #32]
 80071f2:	4b47      	ldr	r3, [pc, #284]	; (8007310 <_dtoa_r+0x744>)
 80071f4:	f7f9 fc44 	bl	8000a80 <__aeabi_dadd>
 80071f8:	0002      	movs	r2, r0
 80071fa:	000b      	movs	r3, r1
 80071fc:	0020      	movs	r0, r4
 80071fe:	0029      	movs	r1, r5
 8007200:	f7f9 f93e 	bl	8000480 <__aeabi_dcmpgt>
 8007204:	2800      	cmp	r0, #0
 8007206:	d000      	beq.n	800720a <_dtoa_r+0x63e>
 8007208:	e086      	b.n	8007318 <_dtoa_r+0x74c>
 800720a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800720c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800720e:	2000      	movs	r0, #0
 8007210:	493f      	ldr	r1, [pc, #252]	; (8007310 <_dtoa_r+0x744>)
 8007212:	f7fa fe51 	bl	8001eb8 <__aeabi_dsub>
 8007216:	0002      	movs	r2, r0
 8007218:	000b      	movs	r3, r1
 800721a:	0020      	movs	r0, r4
 800721c:	0029      	movs	r1, r5
 800721e:	f7f9 f91b 	bl	8000458 <__aeabi_dcmplt>
 8007222:	2800      	cmp	r0, #0
 8007224:	d100      	bne.n	8007228 <_dtoa_r+0x65c>
 8007226:	e716      	b.n	8007056 <_dtoa_r+0x48a>
 8007228:	9b08      	ldr	r3, [sp, #32]
 800722a:	001a      	movs	r2, r3
 800722c:	3a01      	subs	r2, #1
 800722e:	9208      	str	r2, [sp, #32]
 8007230:	7812      	ldrb	r2, [r2, #0]
 8007232:	2a30      	cmp	r2, #48	; 0x30
 8007234:	d0f8      	beq.n	8007228 <_dtoa_r+0x65c>
 8007236:	9308      	str	r3, [sp, #32]
 8007238:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800723a:	9303      	str	r3, [sp, #12]
 800723c:	e046      	b.n	80072cc <_dtoa_r+0x700>
 800723e:	2200      	movs	r2, #0
 8007240:	4b2e      	ldr	r3, [pc, #184]	; (80072fc <_dtoa_r+0x730>)
 8007242:	f7fa fb77 	bl	8001934 <__aeabi_dmul>
 8007246:	0006      	movs	r6, r0
 8007248:	000f      	movs	r7, r1
 800724a:	e7b2      	b.n	80071b2 <_dtoa_r+0x5e6>
 800724c:	9b06      	ldr	r3, [sp, #24]
 800724e:	9a06      	ldr	r2, [sp, #24]
 8007250:	930a      	str	r3, [sp, #40]	; 0x28
 8007252:	9b07      	ldr	r3, [sp, #28]
 8007254:	9c08      	ldr	r4, [sp, #32]
 8007256:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007258:	3b01      	subs	r3, #1
 800725a:	189b      	adds	r3, r3, r2
 800725c:	930b      	str	r3, [sp, #44]	; 0x2c
 800725e:	0032      	movs	r2, r6
 8007260:	003b      	movs	r3, r7
 8007262:	0020      	movs	r0, r4
 8007264:	0029      	movs	r1, r5
 8007266:	f7f9 ff6b 	bl	8001140 <__aeabi_ddiv>
 800726a:	f7fb f9c5 	bl	80025f8 <__aeabi_d2iz>
 800726e:	9007      	str	r0, [sp, #28]
 8007270:	f7fb f9f8 	bl	8002664 <__aeabi_i2d>
 8007274:	0032      	movs	r2, r6
 8007276:	003b      	movs	r3, r7
 8007278:	f7fa fb5c 	bl	8001934 <__aeabi_dmul>
 800727c:	0002      	movs	r2, r0
 800727e:	000b      	movs	r3, r1
 8007280:	0020      	movs	r0, r4
 8007282:	0029      	movs	r1, r5
 8007284:	f7fa fe18 	bl	8001eb8 <__aeabi_dsub>
 8007288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800728a:	001a      	movs	r2, r3
 800728c:	3201      	adds	r2, #1
 800728e:	920a      	str	r2, [sp, #40]	; 0x28
 8007290:	9208      	str	r2, [sp, #32]
 8007292:	9a07      	ldr	r2, [sp, #28]
 8007294:	3230      	adds	r2, #48	; 0x30
 8007296:	701a      	strb	r2, [r3, #0]
 8007298:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800729a:	429a      	cmp	r2, r3
 800729c:	d14f      	bne.n	800733e <_dtoa_r+0x772>
 800729e:	0002      	movs	r2, r0
 80072a0:	000b      	movs	r3, r1
 80072a2:	f7f9 fbed 	bl	8000a80 <__aeabi_dadd>
 80072a6:	0032      	movs	r2, r6
 80072a8:	003b      	movs	r3, r7
 80072aa:	0004      	movs	r4, r0
 80072ac:	000d      	movs	r5, r1
 80072ae:	f7f9 f8e7 	bl	8000480 <__aeabi_dcmpgt>
 80072b2:	2800      	cmp	r0, #0
 80072b4:	d12e      	bne.n	8007314 <_dtoa_r+0x748>
 80072b6:	0032      	movs	r2, r6
 80072b8:	003b      	movs	r3, r7
 80072ba:	0020      	movs	r0, r4
 80072bc:	0029      	movs	r1, r5
 80072be:	f7f9 f8c5 	bl	800044c <__aeabi_dcmpeq>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d002      	beq.n	80072cc <_dtoa_r+0x700>
 80072c6:	9b07      	ldr	r3, [sp, #28]
 80072c8:	07de      	lsls	r6, r3, #31
 80072ca:	d423      	bmi.n	8007314 <_dtoa_r+0x748>
 80072cc:	9905      	ldr	r1, [sp, #20]
 80072ce:	9804      	ldr	r0, [sp, #16]
 80072d0:	f000 fbd6 	bl	8007a80 <_Bfree>
 80072d4:	2300      	movs	r3, #0
 80072d6:	9a08      	ldr	r2, [sp, #32]
 80072d8:	7013      	strb	r3, [r2, #0]
 80072da:	9b03      	ldr	r3, [sp, #12]
 80072dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80072de:	3301      	adds	r3, #1
 80072e0:	6013      	str	r3, [r2, #0]
 80072e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d100      	bne.n	80072ea <_dtoa_r+0x71e>
 80072e8:	e4ba      	b.n	8006c60 <_dtoa_r+0x94>
 80072ea:	9a08      	ldr	r2, [sp, #32]
 80072ec:	601a      	str	r2, [r3, #0]
 80072ee:	e4b7      	b.n	8006c60 <_dtoa_r+0x94>
 80072f0:	0800a5a8 	.word	0x0800a5a8
 80072f4:	0800a580 	.word	0x0800a580
 80072f8:	3ff00000 	.word	0x3ff00000
 80072fc:	40240000 	.word	0x40240000
 8007300:	401c0000 	.word	0x401c0000
 8007304:	fcc00000 	.word	0xfcc00000
 8007308:	40140000 	.word	0x40140000
 800730c:	7cc00000 	.word	0x7cc00000
 8007310:	3fe00000 	.word	0x3fe00000
 8007314:	9b03      	ldr	r3, [sp, #12]
 8007316:	930e      	str	r3, [sp, #56]	; 0x38
 8007318:	9b08      	ldr	r3, [sp, #32]
 800731a:	9308      	str	r3, [sp, #32]
 800731c:	3b01      	subs	r3, #1
 800731e:	781a      	ldrb	r2, [r3, #0]
 8007320:	2a39      	cmp	r2, #57	; 0x39
 8007322:	d108      	bne.n	8007336 <_dtoa_r+0x76a>
 8007324:	9a06      	ldr	r2, [sp, #24]
 8007326:	429a      	cmp	r2, r3
 8007328:	d1f7      	bne.n	800731a <_dtoa_r+0x74e>
 800732a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800732c:	9906      	ldr	r1, [sp, #24]
 800732e:	3201      	adds	r2, #1
 8007330:	920e      	str	r2, [sp, #56]	; 0x38
 8007332:	2230      	movs	r2, #48	; 0x30
 8007334:	700a      	strb	r2, [r1, #0]
 8007336:	781a      	ldrb	r2, [r3, #0]
 8007338:	3201      	adds	r2, #1
 800733a:	701a      	strb	r2, [r3, #0]
 800733c:	e77c      	b.n	8007238 <_dtoa_r+0x66c>
 800733e:	2200      	movs	r2, #0
 8007340:	4ba9      	ldr	r3, [pc, #676]	; (80075e8 <_dtoa_r+0xa1c>)
 8007342:	f7fa faf7 	bl	8001934 <__aeabi_dmul>
 8007346:	2200      	movs	r2, #0
 8007348:	2300      	movs	r3, #0
 800734a:	0004      	movs	r4, r0
 800734c:	000d      	movs	r5, r1
 800734e:	f7f9 f87d 	bl	800044c <__aeabi_dcmpeq>
 8007352:	2800      	cmp	r0, #0
 8007354:	d100      	bne.n	8007358 <_dtoa_r+0x78c>
 8007356:	e782      	b.n	800725e <_dtoa_r+0x692>
 8007358:	e7b8      	b.n	80072cc <_dtoa_r+0x700>
 800735a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800735c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800735e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007360:	2f00      	cmp	r7, #0
 8007362:	d012      	beq.n	800738a <_dtoa_r+0x7be>
 8007364:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007366:	2a01      	cmp	r2, #1
 8007368:	dc6e      	bgt.n	8007448 <_dtoa_r+0x87c>
 800736a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800736c:	2a00      	cmp	r2, #0
 800736e:	d065      	beq.n	800743c <_dtoa_r+0x870>
 8007370:	4a9e      	ldr	r2, [pc, #632]	; (80075ec <_dtoa_r+0xa20>)
 8007372:	189b      	adds	r3, r3, r2
 8007374:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007376:	2101      	movs	r1, #1
 8007378:	18d2      	adds	r2, r2, r3
 800737a:	920a      	str	r2, [sp, #40]	; 0x28
 800737c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800737e:	9804      	ldr	r0, [sp, #16]
 8007380:	18d3      	adds	r3, r2, r3
 8007382:	930c      	str	r3, [sp, #48]	; 0x30
 8007384:	f000 fc78 	bl	8007c78 <__i2b>
 8007388:	0007      	movs	r7, r0
 800738a:	2c00      	cmp	r4, #0
 800738c:	d00e      	beq.n	80073ac <_dtoa_r+0x7e0>
 800738e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007390:	2b00      	cmp	r3, #0
 8007392:	dd0b      	ble.n	80073ac <_dtoa_r+0x7e0>
 8007394:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007396:	0023      	movs	r3, r4
 8007398:	4294      	cmp	r4, r2
 800739a:	dd00      	ble.n	800739e <_dtoa_r+0x7d2>
 800739c:	0013      	movs	r3, r2
 800739e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073a0:	1ae4      	subs	r4, r4, r3
 80073a2:	1ad2      	subs	r2, r2, r3
 80073a4:	920a      	str	r2, [sp, #40]	; 0x28
 80073a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	930c      	str	r3, [sp, #48]	; 0x30
 80073ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d01e      	beq.n	80073f0 <_dtoa_r+0x824>
 80073b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d05c      	beq.n	8007472 <_dtoa_r+0x8a6>
 80073b8:	2d00      	cmp	r5, #0
 80073ba:	dd10      	ble.n	80073de <_dtoa_r+0x812>
 80073bc:	0039      	movs	r1, r7
 80073be:	002a      	movs	r2, r5
 80073c0:	9804      	ldr	r0, [sp, #16]
 80073c2:	f000 fd21 	bl	8007e08 <__pow5mult>
 80073c6:	9a05      	ldr	r2, [sp, #20]
 80073c8:	0001      	movs	r1, r0
 80073ca:	0007      	movs	r7, r0
 80073cc:	9804      	ldr	r0, [sp, #16]
 80073ce:	f000 fc6b 	bl	8007ca8 <__multiply>
 80073d2:	0006      	movs	r6, r0
 80073d4:	9905      	ldr	r1, [sp, #20]
 80073d6:	9804      	ldr	r0, [sp, #16]
 80073d8:	f000 fb52 	bl	8007a80 <_Bfree>
 80073dc:	9605      	str	r6, [sp, #20]
 80073de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073e0:	1b5a      	subs	r2, r3, r5
 80073e2:	42ab      	cmp	r3, r5
 80073e4:	d004      	beq.n	80073f0 <_dtoa_r+0x824>
 80073e6:	9905      	ldr	r1, [sp, #20]
 80073e8:	9804      	ldr	r0, [sp, #16]
 80073ea:	f000 fd0d 	bl	8007e08 <__pow5mult>
 80073ee:	9005      	str	r0, [sp, #20]
 80073f0:	2101      	movs	r1, #1
 80073f2:	9804      	ldr	r0, [sp, #16]
 80073f4:	f000 fc40 	bl	8007c78 <__i2b>
 80073f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073fa:	0006      	movs	r6, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	dd3a      	ble.n	8007476 <_dtoa_r+0x8aa>
 8007400:	001a      	movs	r2, r3
 8007402:	0001      	movs	r1, r0
 8007404:	9804      	ldr	r0, [sp, #16]
 8007406:	f000 fcff 	bl	8007e08 <__pow5mult>
 800740a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800740c:	0006      	movs	r6, r0
 800740e:	2500      	movs	r5, #0
 8007410:	2b01      	cmp	r3, #1
 8007412:	dc38      	bgt.n	8007486 <_dtoa_r+0x8ba>
 8007414:	2500      	movs	r5, #0
 8007416:	9b08      	ldr	r3, [sp, #32]
 8007418:	42ab      	cmp	r3, r5
 800741a:	d130      	bne.n	800747e <_dtoa_r+0x8b2>
 800741c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800741e:	031b      	lsls	r3, r3, #12
 8007420:	42ab      	cmp	r3, r5
 8007422:	d12c      	bne.n	800747e <_dtoa_r+0x8b2>
 8007424:	4b72      	ldr	r3, [pc, #456]	; (80075f0 <_dtoa_r+0xa24>)
 8007426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007428:	4213      	tst	r3, r2
 800742a:	d028      	beq.n	800747e <_dtoa_r+0x8b2>
 800742c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800742e:	3501      	adds	r5, #1
 8007430:	3301      	adds	r3, #1
 8007432:	930a      	str	r3, [sp, #40]	; 0x28
 8007434:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007436:	3301      	adds	r3, #1
 8007438:	930c      	str	r3, [sp, #48]	; 0x30
 800743a:	e020      	b.n	800747e <_dtoa_r+0x8b2>
 800743c:	2336      	movs	r3, #54	; 0x36
 800743e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007440:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007442:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007444:	1a9b      	subs	r3, r3, r2
 8007446:	e795      	b.n	8007374 <_dtoa_r+0x7a8>
 8007448:	9b07      	ldr	r3, [sp, #28]
 800744a:	1e5d      	subs	r5, r3, #1
 800744c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800744e:	42ab      	cmp	r3, r5
 8007450:	db07      	blt.n	8007462 <_dtoa_r+0x896>
 8007452:	1b5d      	subs	r5, r3, r5
 8007454:	9b07      	ldr	r3, [sp, #28]
 8007456:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007458:	2b00      	cmp	r3, #0
 800745a:	da8b      	bge.n	8007374 <_dtoa_r+0x7a8>
 800745c:	1ae4      	subs	r4, r4, r3
 800745e:	2300      	movs	r3, #0
 8007460:	e788      	b.n	8007374 <_dtoa_r+0x7a8>
 8007462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007464:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007466:	1aeb      	subs	r3, r5, r3
 8007468:	18d3      	adds	r3, r2, r3
 800746a:	950d      	str	r5, [sp, #52]	; 0x34
 800746c:	9313      	str	r3, [sp, #76]	; 0x4c
 800746e:	2500      	movs	r5, #0
 8007470:	e7f0      	b.n	8007454 <_dtoa_r+0x888>
 8007472:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007474:	e7b7      	b.n	80073e6 <_dtoa_r+0x81a>
 8007476:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007478:	2500      	movs	r5, #0
 800747a:	2b01      	cmp	r3, #1
 800747c:	ddca      	ble.n	8007414 <_dtoa_r+0x848>
 800747e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007480:	2001      	movs	r0, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d008      	beq.n	8007498 <_dtoa_r+0x8cc>
 8007486:	6933      	ldr	r3, [r6, #16]
 8007488:	3303      	adds	r3, #3
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	18f3      	adds	r3, r6, r3
 800748e:	6858      	ldr	r0, [r3, #4]
 8007490:	f000 fbaa 	bl	8007be8 <__hi0bits>
 8007494:	2320      	movs	r3, #32
 8007496:	1a18      	subs	r0, r3, r0
 8007498:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800749a:	1818      	adds	r0, r3, r0
 800749c:	0002      	movs	r2, r0
 800749e:	231f      	movs	r3, #31
 80074a0:	401a      	ands	r2, r3
 80074a2:	4218      	tst	r0, r3
 80074a4:	d047      	beq.n	8007536 <_dtoa_r+0x96a>
 80074a6:	3301      	adds	r3, #1
 80074a8:	1a9b      	subs	r3, r3, r2
 80074aa:	2b04      	cmp	r3, #4
 80074ac:	dd3f      	ble.n	800752e <_dtoa_r+0x962>
 80074ae:	231c      	movs	r3, #28
 80074b0:	1a9b      	subs	r3, r3, r2
 80074b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074b4:	18e4      	adds	r4, r4, r3
 80074b6:	18d2      	adds	r2, r2, r3
 80074b8:	920a      	str	r2, [sp, #40]	; 0x28
 80074ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80074bc:	18d3      	adds	r3, r2, r3
 80074be:	930c      	str	r3, [sp, #48]	; 0x30
 80074c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	dd05      	ble.n	80074d2 <_dtoa_r+0x906>
 80074c6:	001a      	movs	r2, r3
 80074c8:	9905      	ldr	r1, [sp, #20]
 80074ca:	9804      	ldr	r0, [sp, #16]
 80074cc:	f000 fcf8 	bl	8007ec0 <__lshift>
 80074d0:	9005      	str	r0, [sp, #20]
 80074d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	dd05      	ble.n	80074e4 <_dtoa_r+0x918>
 80074d8:	0031      	movs	r1, r6
 80074da:	001a      	movs	r2, r3
 80074dc:	9804      	ldr	r0, [sp, #16]
 80074de:	f000 fcef 	bl	8007ec0 <__lshift>
 80074e2:	0006      	movs	r6, r0
 80074e4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d027      	beq.n	800753a <_dtoa_r+0x96e>
 80074ea:	0031      	movs	r1, r6
 80074ec:	9805      	ldr	r0, [sp, #20]
 80074ee:	f000 fd55 	bl	8007f9c <__mcmp>
 80074f2:	2800      	cmp	r0, #0
 80074f4:	da21      	bge.n	800753a <_dtoa_r+0x96e>
 80074f6:	9b03      	ldr	r3, [sp, #12]
 80074f8:	220a      	movs	r2, #10
 80074fa:	3b01      	subs	r3, #1
 80074fc:	9303      	str	r3, [sp, #12]
 80074fe:	9905      	ldr	r1, [sp, #20]
 8007500:	2300      	movs	r3, #0
 8007502:	9804      	ldr	r0, [sp, #16]
 8007504:	f000 fae0 	bl	8007ac8 <__multadd>
 8007508:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800750a:	9005      	str	r0, [sp, #20]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d100      	bne.n	8007512 <_dtoa_r+0x946>
 8007510:	e15d      	b.n	80077ce <_dtoa_r+0xc02>
 8007512:	2300      	movs	r3, #0
 8007514:	0039      	movs	r1, r7
 8007516:	220a      	movs	r2, #10
 8007518:	9804      	ldr	r0, [sp, #16]
 800751a:	f000 fad5 	bl	8007ac8 <__multadd>
 800751e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007520:	0007      	movs	r7, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	dc49      	bgt.n	80075ba <_dtoa_r+0x9ee>
 8007526:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007528:	2b02      	cmp	r3, #2
 800752a:	dc0e      	bgt.n	800754a <_dtoa_r+0x97e>
 800752c:	e045      	b.n	80075ba <_dtoa_r+0x9ee>
 800752e:	2b04      	cmp	r3, #4
 8007530:	d0c6      	beq.n	80074c0 <_dtoa_r+0x8f4>
 8007532:	331c      	adds	r3, #28
 8007534:	e7bd      	b.n	80074b2 <_dtoa_r+0x8e6>
 8007536:	0013      	movs	r3, r2
 8007538:	e7fb      	b.n	8007532 <_dtoa_r+0x966>
 800753a:	9b07      	ldr	r3, [sp, #28]
 800753c:	2b00      	cmp	r3, #0
 800753e:	dc36      	bgt.n	80075ae <_dtoa_r+0x9e2>
 8007540:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007542:	2b02      	cmp	r3, #2
 8007544:	dd33      	ble.n	80075ae <_dtoa_r+0x9e2>
 8007546:	9b07      	ldr	r3, [sp, #28]
 8007548:	930b      	str	r3, [sp, #44]	; 0x2c
 800754a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10c      	bne.n	800756a <_dtoa_r+0x99e>
 8007550:	0031      	movs	r1, r6
 8007552:	2205      	movs	r2, #5
 8007554:	9804      	ldr	r0, [sp, #16]
 8007556:	f000 fab7 	bl	8007ac8 <__multadd>
 800755a:	0006      	movs	r6, r0
 800755c:	0001      	movs	r1, r0
 800755e:	9805      	ldr	r0, [sp, #20]
 8007560:	f000 fd1c 	bl	8007f9c <__mcmp>
 8007564:	2800      	cmp	r0, #0
 8007566:	dd00      	ble.n	800756a <_dtoa_r+0x99e>
 8007568:	e59f      	b.n	80070aa <_dtoa_r+0x4de>
 800756a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800756c:	43db      	mvns	r3, r3
 800756e:	9303      	str	r3, [sp, #12]
 8007570:	9b06      	ldr	r3, [sp, #24]
 8007572:	9308      	str	r3, [sp, #32]
 8007574:	2500      	movs	r5, #0
 8007576:	0031      	movs	r1, r6
 8007578:	9804      	ldr	r0, [sp, #16]
 800757a:	f000 fa81 	bl	8007a80 <_Bfree>
 800757e:	2f00      	cmp	r7, #0
 8007580:	d100      	bne.n	8007584 <_dtoa_r+0x9b8>
 8007582:	e6a3      	b.n	80072cc <_dtoa_r+0x700>
 8007584:	2d00      	cmp	r5, #0
 8007586:	d005      	beq.n	8007594 <_dtoa_r+0x9c8>
 8007588:	42bd      	cmp	r5, r7
 800758a:	d003      	beq.n	8007594 <_dtoa_r+0x9c8>
 800758c:	0029      	movs	r1, r5
 800758e:	9804      	ldr	r0, [sp, #16]
 8007590:	f000 fa76 	bl	8007a80 <_Bfree>
 8007594:	0039      	movs	r1, r7
 8007596:	9804      	ldr	r0, [sp, #16]
 8007598:	f000 fa72 	bl	8007a80 <_Bfree>
 800759c:	e696      	b.n	80072cc <_dtoa_r+0x700>
 800759e:	2600      	movs	r6, #0
 80075a0:	0037      	movs	r7, r6
 80075a2:	e7e2      	b.n	800756a <_dtoa_r+0x99e>
 80075a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075a6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80075a8:	9303      	str	r3, [sp, #12]
 80075aa:	0037      	movs	r7, r6
 80075ac:	e57d      	b.n	80070aa <_dtoa_r+0x4de>
 80075ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d100      	bne.n	80075b6 <_dtoa_r+0x9ea>
 80075b4:	e0c3      	b.n	800773e <_dtoa_r+0xb72>
 80075b6:	9b07      	ldr	r3, [sp, #28]
 80075b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80075ba:	2c00      	cmp	r4, #0
 80075bc:	dd05      	ble.n	80075ca <_dtoa_r+0x9fe>
 80075be:	0039      	movs	r1, r7
 80075c0:	0022      	movs	r2, r4
 80075c2:	9804      	ldr	r0, [sp, #16]
 80075c4:	f000 fc7c 	bl	8007ec0 <__lshift>
 80075c8:	0007      	movs	r7, r0
 80075ca:	0038      	movs	r0, r7
 80075cc:	2d00      	cmp	r5, #0
 80075ce:	d024      	beq.n	800761a <_dtoa_r+0xa4e>
 80075d0:	6879      	ldr	r1, [r7, #4]
 80075d2:	9804      	ldr	r0, [sp, #16]
 80075d4:	f000 fa10 	bl	80079f8 <_Balloc>
 80075d8:	1e04      	subs	r4, r0, #0
 80075da:	d111      	bne.n	8007600 <_dtoa_r+0xa34>
 80075dc:	0022      	movs	r2, r4
 80075de:	4b05      	ldr	r3, [pc, #20]	; (80075f4 <_dtoa_r+0xa28>)
 80075e0:	4805      	ldr	r0, [pc, #20]	; (80075f8 <_dtoa_r+0xa2c>)
 80075e2:	4906      	ldr	r1, [pc, #24]	; (80075fc <_dtoa_r+0xa30>)
 80075e4:	f7ff fb07 	bl	8006bf6 <_dtoa_r+0x2a>
 80075e8:	40240000 	.word	0x40240000
 80075ec:	00000433 	.word	0x00000433
 80075f0:	7ff00000 	.word	0x7ff00000
 80075f4:	0800a516 	.word	0x0800a516
 80075f8:	0800a4be 	.word	0x0800a4be
 80075fc:	000002ef 	.word	0x000002ef
 8007600:	0039      	movs	r1, r7
 8007602:	693a      	ldr	r2, [r7, #16]
 8007604:	310c      	adds	r1, #12
 8007606:	3202      	adds	r2, #2
 8007608:	0092      	lsls	r2, r2, #2
 800760a:	300c      	adds	r0, #12
 800760c:	f001 ffb2 	bl	8009574 <memcpy>
 8007610:	2201      	movs	r2, #1
 8007612:	0021      	movs	r1, r4
 8007614:	9804      	ldr	r0, [sp, #16]
 8007616:	f000 fc53 	bl	8007ec0 <__lshift>
 800761a:	9b06      	ldr	r3, [sp, #24]
 800761c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800761e:	9307      	str	r3, [sp, #28]
 8007620:	3b01      	subs	r3, #1
 8007622:	189b      	adds	r3, r3, r2
 8007624:	2201      	movs	r2, #1
 8007626:	003d      	movs	r5, r7
 8007628:	0007      	movs	r7, r0
 800762a:	930e      	str	r3, [sp, #56]	; 0x38
 800762c:	9b08      	ldr	r3, [sp, #32]
 800762e:	4013      	ands	r3, r2
 8007630:	930d      	str	r3, [sp, #52]	; 0x34
 8007632:	0031      	movs	r1, r6
 8007634:	9805      	ldr	r0, [sp, #20]
 8007636:	f7ff fa39 	bl	8006aac <quorem>
 800763a:	0029      	movs	r1, r5
 800763c:	0004      	movs	r4, r0
 800763e:	900b      	str	r0, [sp, #44]	; 0x2c
 8007640:	9805      	ldr	r0, [sp, #20]
 8007642:	f000 fcab 	bl	8007f9c <__mcmp>
 8007646:	003a      	movs	r2, r7
 8007648:	900c      	str	r0, [sp, #48]	; 0x30
 800764a:	0031      	movs	r1, r6
 800764c:	9804      	ldr	r0, [sp, #16]
 800764e:	f000 fcc1 	bl	8007fd4 <__mdiff>
 8007652:	2201      	movs	r2, #1
 8007654:	68c3      	ldr	r3, [r0, #12]
 8007656:	3430      	adds	r4, #48	; 0x30
 8007658:	9008      	str	r0, [sp, #32]
 800765a:	920a      	str	r2, [sp, #40]	; 0x28
 800765c:	2b00      	cmp	r3, #0
 800765e:	d104      	bne.n	800766a <_dtoa_r+0xa9e>
 8007660:	0001      	movs	r1, r0
 8007662:	9805      	ldr	r0, [sp, #20]
 8007664:	f000 fc9a 	bl	8007f9c <__mcmp>
 8007668:	900a      	str	r0, [sp, #40]	; 0x28
 800766a:	9908      	ldr	r1, [sp, #32]
 800766c:	9804      	ldr	r0, [sp, #16]
 800766e:	f000 fa07 	bl	8007a80 <_Bfree>
 8007672:	9b07      	ldr	r3, [sp, #28]
 8007674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007676:	3301      	adds	r3, #1
 8007678:	9308      	str	r3, [sp, #32]
 800767a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800767c:	4313      	orrs	r3, r2
 800767e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007680:	4313      	orrs	r3, r2
 8007682:	d109      	bne.n	8007698 <_dtoa_r+0xacc>
 8007684:	2c39      	cmp	r4, #57	; 0x39
 8007686:	d022      	beq.n	80076ce <_dtoa_r+0xb02>
 8007688:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800768a:	2b00      	cmp	r3, #0
 800768c:	dd01      	ble.n	8007692 <_dtoa_r+0xac6>
 800768e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007690:	3431      	adds	r4, #49	; 0x31
 8007692:	9b07      	ldr	r3, [sp, #28]
 8007694:	701c      	strb	r4, [r3, #0]
 8007696:	e76e      	b.n	8007576 <_dtoa_r+0x9aa>
 8007698:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800769a:	2b00      	cmp	r3, #0
 800769c:	db04      	blt.n	80076a8 <_dtoa_r+0xadc>
 800769e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80076a0:	4313      	orrs	r3, r2
 80076a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076a4:	4313      	orrs	r3, r2
 80076a6:	d11e      	bne.n	80076e6 <_dtoa_r+0xb1a>
 80076a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	ddf1      	ble.n	8007692 <_dtoa_r+0xac6>
 80076ae:	9905      	ldr	r1, [sp, #20]
 80076b0:	2201      	movs	r2, #1
 80076b2:	9804      	ldr	r0, [sp, #16]
 80076b4:	f000 fc04 	bl	8007ec0 <__lshift>
 80076b8:	0031      	movs	r1, r6
 80076ba:	9005      	str	r0, [sp, #20]
 80076bc:	f000 fc6e 	bl	8007f9c <__mcmp>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	dc02      	bgt.n	80076ca <_dtoa_r+0xafe>
 80076c4:	d1e5      	bne.n	8007692 <_dtoa_r+0xac6>
 80076c6:	07e3      	lsls	r3, r4, #31
 80076c8:	d5e3      	bpl.n	8007692 <_dtoa_r+0xac6>
 80076ca:	2c39      	cmp	r4, #57	; 0x39
 80076cc:	d1df      	bne.n	800768e <_dtoa_r+0xac2>
 80076ce:	2339      	movs	r3, #57	; 0x39
 80076d0:	9a07      	ldr	r2, [sp, #28]
 80076d2:	7013      	strb	r3, [r2, #0]
 80076d4:	9b08      	ldr	r3, [sp, #32]
 80076d6:	9308      	str	r3, [sp, #32]
 80076d8:	3b01      	subs	r3, #1
 80076da:	781a      	ldrb	r2, [r3, #0]
 80076dc:	2a39      	cmp	r2, #57	; 0x39
 80076de:	d063      	beq.n	80077a8 <_dtoa_r+0xbdc>
 80076e0:	3201      	adds	r2, #1
 80076e2:	701a      	strb	r2, [r3, #0]
 80076e4:	e747      	b.n	8007576 <_dtoa_r+0x9aa>
 80076e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	dd03      	ble.n	80076f4 <_dtoa_r+0xb28>
 80076ec:	2c39      	cmp	r4, #57	; 0x39
 80076ee:	d0ee      	beq.n	80076ce <_dtoa_r+0xb02>
 80076f0:	3401      	adds	r4, #1
 80076f2:	e7ce      	b.n	8007692 <_dtoa_r+0xac6>
 80076f4:	9b07      	ldr	r3, [sp, #28]
 80076f6:	9a07      	ldr	r2, [sp, #28]
 80076f8:	701c      	strb	r4, [r3, #0]
 80076fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d03e      	beq.n	800777e <_dtoa_r+0xbb2>
 8007700:	2300      	movs	r3, #0
 8007702:	220a      	movs	r2, #10
 8007704:	9905      	ldr	r1, [sp, #20]
 8007706:	9804      	ldr	r0, [sp, #16]
 8007708:	f000 f9de 	bl	8007ac8 <__multadd>
 800770c:	2300      	movs	r3, #0
 800770e:	9005      	str	r0, [sp, #20]
 8007710:	220a      	movs	r2, #10
 8007712:	0029      	movs	r1, r5
 8007714:	9804      	ldr	r0, [sp, #16]
 8007716:	42bd      	cmp	r5, r7
 8007718:	d106      	bne.n	8007728 <_dtoa_r+0xb5c>
 800771a:	f000 f9d5 	bl	8007ac8 <__multadd>
 800771e:	0005      	movs	r5, r0
 8007720:	0007      	movs	r7, r0
 8007722:	9b08      	ldr	r3, [sp, #32]
 8007724:	9307      	str	r3, [sp, #28]
 8007726:	e784      	b.n	8007632 <_dtoa_r+0xa66>
 8007728:	f000 f9ce 	bl	8007ac8 <__multadd>
 800772c:	0039      	movs	r1, r7
 800772e:	0005      	movs	r5, r0
 8007730:	2300      	movs	r3, #0
 8007732:	220a      	movs	r2, #10
 8007734:	9804      	ldr	r0, [sp, #16]
 8007736:	f000 f9c7 	bl	8007ac8 <__multadd>
 800773a:	0007      	movs	r7, r0
 800773c:	e7f1      	b.n	8007722 <_dtoa_r+0xb56>
 800773e:	9b07      	ldr	r3, [sp, #28]
 8007740:	930b      	str	r3, [sp, #44]	; 0x2c
 8007742:	2500      	movs	r5, #0
 8007744:	0031      	movs	r1, r6
 8007746:	9805      	ldr	r0, [sp, #20]
 8007748:	f7ff f9b0 	bl	8006aac <quorem>
 800774c:	9b06      	ldr	r3, [sp, #24]
 800774e:	3030      	adds	r0, #48	; 0x30
 8007750:	5558      	strb	r0, [r3, r5]
 8007752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007754:	3501      	adds	r5, #1
 8007756:	0004      	movs	r4, r0
 8007758:	42ab      	cmp	r3, r5
 800775a:	dd07      	ble.n	800776c <_dtoa_r+0xba0>
 800775c:	2300      	movs	r3, #0
 800775e:	220a      	movs	r2, #10
 8007760:	9905      	ldr	r1, [sp, #20]
 8007762:	9804      	ldr	r0, [sp, #16]
 8007764:	f000 f9b0 	bl	8007ac8 <__multadd>
 8007768:	9005      	str	r0, [sp, #20]
 800776a:	e7eb      	b.n	8007744 <_dtoa_r+0xb78>
 800776c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800776e:	2301      	movs	r3, #1
 8007770:	2a00      	cmp	r2, #0
 8007772:	dd00      	ble.n	8007776 <_dtoa_r+0xbaa>
 8007774:	0013      	movs	r3, r2
 8007776:	2500      	movs	r5, #0
 8007778:	9a06      	ldr	r2, [sp, #24]
 800777a:	18d3      	adds	r3, r2, r3
 800777c:	9308      	str	r3, [sp, #32]
 800777e:	9905      	ldr	r1, [sp, #20]
 8007780:	2201      	movs	r2, #1
 8007782:	9804      	ldr	r0, [sp, #16]
 8007784:	f000 fb9c 	bl	8007ec0 <__lshift>
 8007788:	0031      	movs	r1, r6
 800778a:	9005      	str	r0, [sp, #20]
 800778c:	f000 fc06 	bl	8007f9c <__mcmp>
 8007790:	2800      	cmp	r0, #0
 8007792:	dc9f      	bgt.n	80076d4 <_dtoa_r+0xb08>
 8007794:	d101      	bne.n	800779a <_dtoa_r+0xbce>
 8007796:	07e4      	lsls	r4, r4, #31
 8007798:	d49c      	bmi.n	80076d4 <_dtoa_r+0xb08>
 800779a:	9b08      	ldr	r3, [sp, #32]
 800779c:	9308      	str	r3, [sp, #32]
 800779e:	3b01      	subs	r3, #1
 80077a0:	781a      	ldrb	r2, [r3, #0]
 80077a2:	2a30      	cmp	r2, #48	; 0x30
 80077a4:	d0fa      	beq.n	800779c <_dtoa_r+0xbd0>
 80077a6:	e6e6      	b.n	8007576 <_dtoa_r+0x9aa>
 80077a8:	9a06      	ldr	r2, [sp, #24]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d193      	bne.n	80076d6 <_dtoa_r+0xb0a>
 80077ae:	9b03      	ldr	r3, [sp, #12]
 80077b0:	3301      	adds	r3, #1
 80077b2:	9303      	str	r3, [sp, #12]
 80077b4:	2331      	movs	r3, #49	; 0x31
 80077b6:	7013      	strb	r3, [r2, #0]
 80077b8:	e6dd      	b.n	8007576 <_dtoa_r+0x9aa>
 80077ba:	4b09      	ldr	r3, [pc, #36]	; (80077e0 <_dtoa_r+0xc14>)
 80077bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80077be:	9306      	str	r3, [sp, #24]
 80077c0:	4b08      	ldr	r3, [pc, #32]	; (80077e4 <_dtoa_r+0xc18>)
 80077c2:	2a00      	cmp	r2, #0
 80077c4:	d001      	beq.n	80077ca <_dtoa_r+0xbfe>
 80077c6:	f7ff fa49 	bl	8006c5c <_dtoa_r+0x90>
 80077ca:	f7ff fa49 	bl	8006c60 <_dtoa_r+0x94>
 80077ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	dcb6      	bgt.n	8007742 <_dtoa_r+0xb76>
 80077d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077d6:	2b02      	cmp	r3, #2
 80077d8:	dd00      	ble.n	80077dc <_dtoa_r+0xc10>
 80077da:	e6b6      	b.n	800754a <_dtoa_r+0x97e>
 80077dc:	e7b1      	b.n	8007742 <_dtoa_r+0xb76>
 80077de:	46c0      	nop			; (mov r8, r8)
 80077e0:	0800a49a 	.word	0x0800a49a
 80077e4:	0800a4a2 	.word	0x0800a4a2

080077e8 <_free_r>:
 80077e8:	b570      	push	{r4, r5, r6, lr}
 80077ea:	0005      	movs	r5, r0
 80077ec:	2900      	cmp	r1, #0
 80077ee:	d010      	beq.n	8007812 <_free_r+0x2a>
 80077f0:	1f0c      	subs	r4, r1, #4
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	da00      	bge.n	80077fa <_free_r+0x12>
 80077f8:	18e4      	adds	r4, r4, r3
 80077fa:	0028      	movs	r0, r5
 80077fc:	f000 f8ec 	bl	80079d8 <__malloc_lock>
 8007800:	4a1d      	ldr	r2, [pc, #116]	; (8007878 <_free_r+0x90>)
 8007802:	6813      	ldr	r3, [r2, #0]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d105      	bne.n	8007814 <_free_r+0x2c>
 8007808:	6063      	str	r3, [r4, #4]
 800780a:	6014      	str	r4, [r2, #0]
 800780c:	0028      	movs	r0, r5
 800780e:	f000 f8eb 	bl	80079e8 <__malloc_unlock>
 8007812:	bd70      	pop	{r4, r5, r6, pc}
 8007814:	42a3      	cmp	r3, r4
 8007816:	d908      	bls.n	800782a <_free_r+0x42>
 8007818:	6820      	ldr	r0, [r4, #0]
 800781a:	1821      	adds	r1, r4, r0
 800781c:	428b      	cmp	r3, r1
 800781e:	d1f3      	bne.n	8007808 <_free_r+0x20>
 8007820:	6819      	ldr	r1, [r3, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	1809      	adds	r1, r1, r0
 8007826:	6021      	str	r1, [r4, #0]
 8007828:	e7ee      	b.n	8007808 <_free_r+0x20>
 800782a:	001a      	movs	r2, r3
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d001      	beq.n	8007836 <_free_r+0x4e>
 8007832:	42a3      	cmp	r3, r4
 8007834:	d9f9      	bls.n	800782a <_free_r+0x42>
 8007836:	6811      	ldr	r1, [r2, #0]
 8007838:	1850      	adds	r0, r2, r1
 800783a:	42a0      	cmp	r0, r4
 800783c:	d10b      	bne.n	8007856 <_free_r+0x6e>
 800783e:	6820      	ldr	r0, [r4, #0]
 8007840:	1809      	adds	r1, r1, r0
 8007842:	1850      	adds	r0, r2, r1
 8007844:	6011      	str	r1, [r2, #0]
 8007846:	4283      	cmp	r3, r0
 8007848:	d1e0      	bne.n	800780c <_free_r+0x24>
 800784a:	6818      	ldr	r0, [r3, #0]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	1841      	adds	r1, r0, r1
 8007850:	6011      	str	r1, [r2, #0]
 8007852:	6053      	str	r3, [r2, #4]
 8007854:	e7da      	b.n	800780c <_free_r+0x24>
 8007856:	42a0      	cmp	r0, r4
 8007858:	d902      	bls.n	8007860 <_free_r+0x78>
 800785a:	230c      	movs	r3, #12
 800785c:	602b      	str	r3, [r5, #0]
 800785e:	e7d5      	b.n	800780c <_free_r+0x24>
 8007860:	6820      	ldr	r0, [r4, #0]
 8007862:	1821      	adds	r1, r4, r0
 8007864:	428b      	cmp	r3, r1
 8007866:	d103      	bne.n	8007870 <_free_r+0x88>
 8007868:	6819      	ldr	r1, [r3, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	1809      	adds	r1, r1, r0
 800786e:	6021      	str	r1, [r4, #0]
 8007870:	6063      	str	r3, [r4, #4]
 8007872:	6054      	str	r4, [r2, #4]
 8007874:	e7ca      	b.n	800780c <_free_r+0x24>
 8007876:	46c0      	nop			; (mov r8, r8)
 8007878:	2000042c 	.word	0x2000042c

0800787c <malloc>:
 800787c:	b510      	push	{r4, lr}
 800787e:	4b03      	ldr	r3, [pc, #12]	; (800788c <malloc+0x10>)
 8007880:	0001      	movs	r1, r0
 8007882:	6818      	ldr	r0, [r3, #0]
 8007884:	f000 f826 	bl	80078d4 <_malloc_r>
 8007888:	bd10      	pop	{r4, pc}
 800788a:	46c0      	nop			; (mov r8, r8)
 800788c:	2000007c 	.word	0x2000007c

08007890 <sbrk_aligned>:
 8007890:	b570      	push	{r4, r5, r6, lr}
 8007892:	4e0f      	ldr	r6, [pc, #60]	; (80078d0 <sbrk_aligned+0x40>)
 8007894:	000d      	movs	r5, r1
 8007896:	6831      	ldr	r1, [r6, #0]
 8007898:	0004      	movs	r4, r0
 800789a:	2900      	cmp	r1, #0
 800789c:	d102      	bne.n	80078a4 <sbrk_aligned+0x14>
 800789e:	f001 fe57 	bl	8009550 <_sbrk_r>
 80078a2:	6030      	str	r0, [r6, #0]
 80078a4:	0029      	movs	r1, r5
 80078a6:	0020      	movs	r0, r4
 80078a8:	f001 fe52 	bl	8009550 <_sbrk_r>
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d00a      	beq.n	80078c6 <sbrk_aligned+0x36>
 80078b0:	2303      	movs	r3, #3
 80078b2:	1cc5      	adds	r5, r0, #3
 80078b4:	439d      	bics	r5, r3
 80078b6:	42a8      	cmp	r0, r5
 80078b8:	d007      	beq.n	80078ca <sbrk_aligned+0x3a>
 80078ba:	1a29      	subs	r1, r5, r0
 80078bc:	0020      	movs	r0, r4
 80078be:	f001 fe47 	bl	8009550 <_sbrk_r>
 80078c2:	3001      	adds	r0, #1
 80078c4:	d101      	bne.n	80078ca <sbrk_aligned+0x3a>
 80078c6:	2501      	movs	r5, #1
 80078c8:	426d      	negs	r5, r5
 80078ca:	0028      	movs	r0, r5
 80078cc:	bd70      	pop	{r4, r5, r6, pc}
 80078ce:	46c0      	nop			; (mov r8, r8)
 80078d0:	20000430 	.word	0x20000430

080078d4 <_malloc_r>:
 80078d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078d6:	2203      	movs	r2, #3
 80078d8:	1ccb      	adds	r3, r1, #3
 80078da:	4393      	bics	r3, r2
 80078dc:	3308      	adds	r3, #8
 80078de:	0006      	movs	r6, r0
 80078e0:	001f      	movs	r7, r3
 80078e2:	2b0c      	cmp	r3, #12
 80078e4:	d238      	bcs.n	8007958 <_malloc_r+0x84>
 80078e6:	270c      	movs	r7, #12
 80078e8:	42b9      	cmp	r1, r7
 80078ea:	d837      	bhi.n	800795c <_malloc_r+0x88>
 80078ec:	0030      	movs	r0, r6
 80078ee:	f000 f873 	bl	80079d8 <__malloc_lock>
 80078f2:	4b38      	ldr	r3, [pc, #224]	; (80079d4 <_malloc_r+0x100>)
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	001c      	movs	r4, r3
 80078fa:	2c00      	cmp	r4, #0
 80078fc:	d133      	bne.n	8007966 <_malloc_r+0x92>
 80078fe:	0039      	movs	r1, r7
 8007900:	0030      	movs	r0, r6
 8007902:	f7ff ffc5 	bl	8007890 <sbrk_aligned>
 8007906:	0004      	movs	r4, r0
 8007908:	1c43      	adds	r3, r0, #1
 800790a:	d15e      	bne.n	80079ca <_malloc_r+0xf6>
 800790c:	9b00      	ldr	r3, [sp, #0]
 800790e:	681c      	ldr	r4, [r3, #0]
 8007910:	0025      	movs	r5, r4
 8007912:	2d00      	cmp	r5, #0
 8007914:	d14e      	bne.n	80079b4 <_malloc_r+0xe0>
 8007916:	2c00      	cmp	r4, #0
 8007918:	d051      	beq.n	80079be <_malloc_r+0xea>
 800791a:	6823      	ldr	r3, [r4, #0]
 800791c:	0029      	movs	r1, r5
 800791e:	18e3      	adds	r3, r4, r3
 8007920:	0030      	movs	r0, r6
 8007922:	9301      	str	r3, [sp, #4]
 8007924:	f001 fe14 	bl	8009550 <_sbrk_r>
 8007928:	9b01      	ldr	r3, [sp, #4]
 800792a:	4283      	cmp	r3, r0
 800792c:	d147      	bne.n	80079be <_malloc_r+0xea>
 800792e:	6823      	ldr	r3, [r4, #0]
 8007930:	0030      	movs	r0, r6
 8007932:	1aff      	subs	r7, r7, r3
 8007934:	0039      	movs	r1, r7
 8007936:	f7ff ffab 	bl	8007890 <sbrk_aligned>
 800793a:	3001      	adds	r0, #1
 800793c:	d03f      	beq.n	80079be <_malloc_r+0xea>
 800793e:	6823      	ldr	r3, [r4, #0]
 8007940:	19db      	adds	r3, r3, r7
 8007942:	6023      	str	r3, [r4, #0]
 8007944:	9b00      	ldr	r3, [sp, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d040      	beq.n	80079ce <_malloc_r+0xfa>
 800794c:	685a      	ldr	r2, [r3, #4]
 800794e:	42a2      	cmp	r2, r4
 8007950:	d133      	bne.n	80079ba <_malloc_r+0xe6>
 8007952:	2200      	movs	r2, #0
 8007954:	605a      	str	r2, [r3, #4]
 8007956:	e014      	b.n	8007982 <_malloc_r+0xae>
 8007958:	2b00      	cmp	r3, #0
 800795a:	dac5      	bge.n	80078e8 <_malloc_r+0x14>
 800795c:	230c      	movs	r3, #12
 800795e:	2500      	movs	r5, #0
 8007960:	6033      	str	r3, [r6, #0]
 8007962:	0028      	movs	r0, r5
 8007964:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007966:	6821      	ldr	r1, [r4, #0]
 8007968:	1bc9      	subs	r1, r1, r7
 800796a:	d420      	bmi.n	80079ae <_malloc_r+0xda>
 800796c:	290b      	cmp	r1, #11
 800796e:	d918      	bls.n	80079a2 <_malloc_r+0xce>
 8007970:	19e2      	adds	r2, r4, r7
 8007972:	6027      	str	r7, [r4, #0]
 8007974:	42a3      	cmp	r3, r4
 8007976:	d112      	bne.n	800799e <_malloc_r+0xca>
 8007978:	9b00      	ldr	r3, [sp, #0]
 800797a:	601a      	str	r2, [r3, #0]
 800797c:	6863      	ldr	r3, [r4, #4]
 800797e:	6011      	str	r1, [r2, #0]
 8007980:	6053      	str	r3, [r2, #4]
 8007982:	0030      	movs	r0, r6
 8007984:	0025      	movs	r5, r4
 8007986:	f000 f82f 	bl	80079e8 <__malloc_unlock>
 800798a:	2207      	movs	r2, #7
 800798c:	350b      	adds	r5, #11
 800798e:	1d23      	adds	r3, r4, #4
 8007990:	4395      	bics	r5, r2
 8007992:	1aea      	subs	r2, r5, r3
 8007994:	429d      	cmp	r5, r3
 8007996:	d0e4      	beq.n	8007962 <_malloc_r+0x8e>
 8007998:	1b5b      	subs	r3, r3, r5
 800799a:	50a3      	str	r3, [r4, r2]
 800799c:	e7e1      	b.n	8007962 <_malloc_r+0x8e>
 800799e:	605a      	str	r2, [r3, #4]
 80079a0:	e7ec      	b.n	800797c <_malloc_r+0xa8>
 80079a2:	6862      	ldr	r2, [r4, #4]
 80079a4:	42a3      	cmp	r3, r4
 80079a6:	d1d5      	bne.n	8007954 <_malloc_r+0x80>
 80079a8:	9b00      	ldr	r3, [sp, #0]
 80079aa:	601a      	str	r2, [r3, #0]
 80079ac:	e7e9      	b.n	8007982 <_malloc_r+0xae>
 80079ae:	0023      	movs	r3, r4
 80079b0:	6864      	ldr	r4, [r4, #4]
 80079b2:	e7a2      	b.n	80078fa <_malloc_r+0x26>
 80079b4:	002c      	movs	r4, r5
 80079b6:	686d      	ldr	r5, [r5, #4]
 80079b8:	e7ab      	b.n	8007912 <_malloc_r+0x3e>
 80079ba:	0013      	movs	r3, r2
 80079bc:	e7c4      	b.n	8007948 <_malloc_r+0x74>
 80079be:	230c      	movs	r3, #12
 80079c0:	0030      	movs	r0, r6
 80079c2:	6033      	str	r3, [r6, #0]
 80079c4:	f000 f810 	bl	80079e8 <__malloc_unlock>
 80079c8:	e7cb      	b.n	8007962 <_malloc_r+0x8e>
 80079ca:	6027      	str	r7, [r4, #0]
 80079cc:	e7d9      	b.n	8007982 <_malloc_r+0xae>
 80079ce:	605b      	str	r3, [r3, #4]
 80079d0:	deff      	udf	#255	; 0xff
 80079d2:	46c0      	nop			; (mov r8, r8)
 80079d4:	2000042c 	.word	0x2000042c

080079d8 <__malloc_lock>:
 80079d8:	b510      	push	{r4, lr}
 80079da:	4802      	ldr	r0, [pc, #8]	; (80079e4 <__malloc_lock+0xc>)
 80079dc:	f7ff f855 	bl	8006a8a <__retarget_lock_acquire_recursive>
 80079e0:	bd10      	pop	{r4, pc}
 80079e2:	46c0      	nop			; (mov r8, r8)
 80079e4:	20000428 	.word	0x20000428

080079e8 <__malloc_unlock>:
 80079e8:	b510      	push	{r4, lr}
 80079ea:	4802      	ldr	r0, [pc, #8]	; (80079f4 <__malloc_unlock+0xc>)
 80079ec:	f7ff f84e 	bl	8006a8c <__retarget_lock_release_recursive>
 80079f0:	bd10      	pop	{r4, pc}
 80079f2:	46c0      	nop			; (mov r8, r8)
 80079f4:	20000428 	.word	0x20000428

080079f8 <_Balloc>:
 80079f8:	b570      	push	{r4, r5, r6, lr}
 80079fa:	69c5      	ldr	r5, [r0, #28]
 80079fc:	0006      	movs	r6, r0
 80079fe:	000c      	movs	r4, r1
 8007a00:	2d00      	cmp	r5, #0
 8007a02:	d10e      	bne.n	8007a22 <_Balloc+0x2a>
 8007a04:	2010      	movs	r0, #16
 8007a06:	f7ff ff39 	bl	800787c <malloc>
 8007a0a:	1e02      	subs	r2, r0, #0
 8007a0c:	61f0      	str	r0, [r6, #28]
 8007a0e:	d104      	bne.n	8007a1a <_Balloc+0x22>
 8007a10:	216b      	movs	r1, #107	; 0x6b
 8007a12:	4b19      	ldr	r3, [pc, #100]	; (8007a78 <_Balloc+0x80>)
 8007a14:	4819      	ldr	r0, [pc, #100]	; (8007a7c <_Balloc+0x84>)
 8007a16:	f001 fdbd 	bl	8009594 <__assert_func>
 8007a1a:	6045      	str	r5, [r0, #4]
 8007a1c:	6085      	str	r5, [r0, #8]
 8007a1e:	6005      	str	r5, [r0, #0]
 8007a20:	60c5      	str	r5, [r0, #12]
 8007a22:	69f5      	ldr	r5, [r6, #28]
 8007a24:	68eb      	ldr	r3, [r5, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d013      	beq.n	8007a52 <_Balloc+0x5a>
 8007a2a:	69f3      	ldr	r3, [r6, #28]
 8007a2c:	00a2      	lsls	r2, r4, #2
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	189b      	adds	r3, r3, r2
 8007a32:	6818      	ldr	r0, [r3, #0]
 8007a34:	2800      	cmp	r0, #0
 8007a36:	d118      	bne.n	8007a6a <_Balloc+0x72>
 8007a38:	2101      	movs	r1, #1
 8007a3a:	000d      	movs	r5, r1
 8007a3c:	40a5      	lsls	r5, r4
 8007a3e:	1d6a      	adds	r2, r5, #5
 8007a40:	0030      	movs	r0, r6
 8007a42:	0092      	lsls	r2, r2, #2
 8007a44:	f001 fdc4 	bl	80095d0 <_calloc_r>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	d00c      	beq.n	8007a66 <_Balloc+0x6e>
 8007a4c:	6044      	str	r4, [r0, #4]
 8007a4e:	6085      	str	r5, [r0, #8]
 8007a50:	e00d      	b.n	8007a6e <_Balloc+0x76>
 8007a52:	2221      	movs	r2, #33	; 0x21
 8007a54:	2104      	movs	r1, #4
 8007a56:	0030      	movs	r0, r6
 8007a58:	f001 fdba 	bl	80095d0 <_calloc_r>
 8007a5c:	69f3      	ldr	r3, [r6, #28]
 8007a5e:	60e8      	str	r0, [r5, #12]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1e1      	bne.n	8007a2a <_Balloc+0x32>
 8007a66:	2000      	movs	r0, #0
 8007a68:	bd70      	pop	{r4, r5, r6, pc}
 8007a6a:	6802      	ldr	r2, [r0, #0]
 8007a6c:	601a      	str	r2, [r3, #0]
 8007a6e:	2300      	movs	r3, #0
 8007a70:	6103      	str	r3, [r0, #16]
 8007a72:	60c3      	str	r3, [r0, #12]
 8007a74:	e7f8      	b.n	8007a68 <_Balloc+0x70>
 8007a76:	46c0      	nop			; (mov r8, r8)
 8007a78:	0800a4a7 	.word	0x0800a4a7
 8007a7c:	0800a527 	.word	0x0800a527

08007a80 <_Bfree>:
 8007a80:	b570      	push	{r4, r5, r6, lr}
 8007a82:	69c6      	ldr	r6, [r0, #28]
 8007a84:	0005      	movs	r5, r0
 8007a86:	000c      	movs	r4, r1
 8007a88:	2e00      	cmp	r6, #0
 8007a8a:	d10e      	bne.n	8007aaa <_Bfree+0x2a>
 8007a8c:	2010      	movs	r0, #16
 8007a8e:	f7ff fef5 	bl	800787c <malloc>
 8007a92:	1e02      	subs	r2, r0, #0
 8007a94:	61e8      	str	r0, [r5, #28]
 8007a96:	d104      	bne.n	8007aa2 <_Bfree+0x22>
 8007a98:	218f      	movs	r1, #143	; 0x8f
 8007a9a:	4b09      	ldr	r3, [pc, #36]	; (8007ac0 <_Bfree+0x40>)
 8007a9c:	4809      	ldr	r0, [pc, #36]	; (8007ac4 <_Bfree+0x44>)
 8007a9e:	f001 fd79 	bl	8009594 <__assert_func>
 8007aa2:	6046      	str	r6, [r0, #4]
 8007aa4:	6086      	str	r6, [r0, #8]
 8007aa6:	6006      	str	r6, [r0, #0]
 8007aa8:	60c6      	str	r6, [r0, #12]
 8007aaa:	2c00      	cmp	r4, #0
 8007aac:	d007      	beq.n	8007abe <_Bfree+0x3e>
 8007aae:	69eb      	ldr	r3, [r5, #28]
 8007ab0:	6862      	ldr	r2, [r4, #4]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	0092      	lsls	r2, r2, #2
 8007ab6:	189b      	adds	r3, r3, r2
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	6022      	str	r2, [r4, #0]
 8007abc:	601c      	str	r4, [r3, #0]
 8007abe:	bd70      	pop	{r4, r5, r6, pc}
 8007ac0:	0800a4a7 	.word	0x0800a4a7
 8007ac4:	0800a527 	.word	0x0800a527

08007ac8 <__multadd>:
 8007ac8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007aca:	000e      	movs	r6, r1
 8007acc:	9001      	str	r0, [sp, #4]
 8007ace:	000c      	movs	r4, r1
 8007ad0:	001d      	movs	r5, r3
 8007ad2:	2000      	movs	r0, #0
 8007ad4:	690f      	ldr	r7, [r1, #16]
 8007ad6:	3614      	adds	r6, #20
 8007ad8:	6833      	ldr	r3, [r6, #0]
 8007ada:	3001      	adds	r0, #1
 8007adc:	b299      	uxth	r1, r3
 8007ade:	4351      	muls	r1, r2
 8007ae0:	0c1b      	lsrs	r3, r3, #16
 8007ae2:	4353      	muls	r3, r2
 8007ae4:	1949      	adds	r1, r1, r5
 8007ae6:	0c0d      	lsrs	r5, r1, #16
 8007ae8:	195b      	adds	r3, r3, r5
 8007aea:	0c1d      	lsrs	r5, r3, #16
 8007aec:	b289      	uxth	r1, r1
 8007aee:	041b      	lsls	r3, r3, #16
 8007af0:	185b      	adds	r3, r3, r1
 8007af2:	c608      	stmia	r6!, {r3}
 8007af4:	4287      	cmp	r7, r0
 8007af6:	dcef      	bgt.n	8007ad8 <__multadd+0x10>
 8007af8:	2d00      	cmp	r5, #0
 8007afa:	d022      	beq.n	8007b42 <__multadd+0x7a>
 8007afc:	68a3      	ldr	r3, [r4, #8]
 8007afe:	42bb      	cmp	r3, r7
 8007b00:	dc19      	bgt.n	8007b36 <__multadd+0x6e>
 8007b02:	6861      	ldr	r1, [r4, #4]
 8007b04:	9801      	ldr	r0, [sp, #4]
 8007b06:	3101      	adds	r1, #1
 8007b08:	f7ff ff76 	bl	80079f8 <_Balloc>
 8007b0c:	1e06      	subs	r6, r0, #0
 8007b0e:	d105      	bne.n	8007b1c <__multadd+0x54>
 8007b10:	0032      	movs	r2, r6
 8007b12:	21ba      	movs	r1, #186	; 0xba
 8007b14:	4b0c      	ldr	r3, [pc, #48]	; (8007b48 <__multadd+0x80>)
 8007b16:	480d      	ldr	r0, [pc, #52]	; (8007b4c <__multadd+0x84>)
 8007b18:	f001 fd3c 	bl	8009594 <__assert_func>
 8007b1c:	0021      	movs	r1, r4
 8007b1e:	6922      	ldr	r2, [r4, #16]
 8007b20:	310c      	adds	r1, #12
 8007b22:	3202      	adds	r2, #2
 8007b24:	0092      	lsls	r2, r2, #2
 8007b26:	300c      	adds	r0, #12
 8007b28:	f001 fd24 	bl	8009574 <memcpy>
 8007b2c:	0021      	movs	r1, r4
 8007b2e:	9801      	ldr	r0, [sp, #4]
 8007b30:	f7ff ffa6 	bl	8007a80 <_Bfree>
 8007b34:	0034      	movs	r4, r6
 8007b36:	1d3b      	adds	r3, r7, #4
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	18e3      	adds	r3, r4, r3
 8007b3c:	605d      	str	r5, [r3, #4]
 8007b3e:	1c7b      	adds	r3, r7, #1
 8007b40:	6123      	str	r3, [r4, #16]
 8007b42:	0020      	movs	r0, r4
 8007b44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007b46:	46c0      	nop			; (mov r8, r8)
 8007b48:	0800a516 	.word	0x0800a516
 8007b4c:	0800a527 	.word	0x0800a527

08007b50 <__s2b>:
 8007b50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b52:	0006      	movs	r6, r0
 8007b54:	0018      	movs	r0, r3
 8007b56:	000c      	movs	r4, r1
 8007b58:	3008      	adds	r0, #8
 8007b5a:	2109      	movs	r1, #9
 8007b5c:	9301      	str	r3, [sp, #4]
 8007b5e:	0015      	movs	r5, r2
 8007b60:	f7f8 fb78 	bl	8000254 <__divsi3>
 8007b64:	2301      	movs	r3, #1
 8007b66:	2100      	movs	r1, #0
 8007b68:	4283      	cmp	r3, r0
 8007b6a:	db0a      	blt.n	8007b82 <__s2b+0x32>
 8007b6c:	0030      	movs	r0, r6
 8007b6e:	f7ff ff43 	bl	80079f8 <_Balloc>
 8007b72:	1e01      	subs	r1, r0, #0
 8007b74:	d108      	bne.n	8007b88 <__s2b+0x38>
 8007b76:	000a      	movs	r2, r1
 8007b78:	4b19      	ldr	r3, [pc, #100]	; (8007be0 <__s2b+0x90>)
 8007b7a:	481a      	ldr	r0, [pc, #104]	; (8007be4 <__s2b+0x94>)
 8007b7c:	31d3      	adds	r1, #211	; 0xd3
 8007b7e:	f001 fd09 	bl	8009594 <__assert_func>
 8007b82:	005b      	lsls	r3, r3, #1
 8007b84:	3101      	adds	r1, #1
 8007b86:	e7ef      	b.n	8007b68 <__s2b+0x18>
 8007b88:	9b08      	ldr	r3, [sp, #32]
 8007b8a:	6143      	str	r3, [r0, #20]
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	6103      	str	r3, [r0, #16]
 8007b90:	2d09      	cmp	r5, #9
 8007b92:	dd18      	ble.n	8007bc6 <__s2b+0x76>
 8007b94:	0023      	movs	r3, r4
 8007b96:	3309      	adds	r3, #9
 8007b98:	001f      	movs	r7, r3
 8007b9a:	9300      	str	r3, [sp, #0]
 8007b9c:	1964      	adds	r4, r4, r5
 8007b9e:	783b      	ldrb	r3, [r7, #0]
 8007ba0:	220a      	movs	r2, #10
 8007ba2:	0030      	movs	r0, r6
 8007ba4:	3b30      	subs	r3, #48	; 0x30
 8007ba6:	f7ff ff8f 	bl	8007ac8 <__multadd>
 8007baa:	3701      	adds	r7, #1
 8007bac:	0001      	movs	r1, r0
 8007bae:	42a7      	cmp	r7, r4
 8007bb0:	d1f5      	bne.n	8007b9e <__s2b+0x4e>
 8007bb2:	002c      	movs	r4, r5
 8007bb4:	9b00      	ldr	r3, [sp, #0]
 8007bb6:	3c08      	subs	r4, #8
 8007bb8:	191c      	adds	r4, r3, r4
 8007bba:	002f      	movs	r7, r5
 8007bbc:	9b01      	ldr	r3, [sp, #4]
 8007bbe:	429f      	cmp	r7, r3
 8007bc0:	db04      	blt.n	8007bcc <__s2b+0x7c>
 8007bc2:	0008      	movs	r0, r1
 8007bc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007bc6:	2509      	movs	r5, #9
 8007bc8:	340a      	adds	r4, #10
 8007bca:	e7f6      	b.n	8007bba <__s2b+0x6a>
 8007bcc:	1b63      	subs	r3, r4, r5
 8007bce:	5ddb      	ldrb	r3, [r3, r7]
 8007bd0:	220a      	movs	r2, #10
 8007bd2:	0030      	movs	r0, r6
 8007bd4:	3b30      	subs	r3, #48	; 0x30
 8007bd6:	f7ff ff77 	bl	8007ac8 <__multadd>
 8007bda:	3701      	adds	r7, #1
 8007bdc:	0001      	movs	r1, r0
 8007bde:	e7ed      	b.n	8007bbc <__s2b+0x6c>
 8007be0:	0800a516 	.word	0x0800a516
 8007be4:	0800a527 	.word	0x0800a527

08007be8 <__hi0bits>:
 8007be8:	0003      	movs	r3, r0
 8007bea:	0c02      	lsrs	r2, r0, #16
 8007bec:	2000      	movs	r0, #0
 8007bee:	4282      	cmp	r2, r0
 8007bf0:	d101      	bne.n	8007bf6 <__hi0bits+0xe>
 8007bf2:	041b      	lsls	r3, r3, #16
 8007bf4:	3010      	adds	r0, #16
 8007bf6:	0e1a      	lsrs	r2, r3, #24
 8007bf8:	d101      	bne.n	8007bfe <__hi0bits+0x16>
 8007bfa:	3008      	adds	r0, #8
 8007bfc:	021b      	lsls	r3, r3, #8
 8007bfe:	0f1a      	lsrs	r2, r3, #28
 8007c00:	d101      	bne.n	8007c06 <__hi0bits+0x1e>
 8007c02:	3004      	adds	r0, #4
 8007c04:	011b      	lsls	r3, r3, #4
 8007c06:	0f9a      	lsrs	r2, r3, #30
 8007c08:	d101      	bne.n	8007c0e <__hi0bits+0x26>
 8007c0a:	3002      	adds	r0, #2
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	db03      	blt.n	8007c1a <__hi0bits+0x32>
 8007c12:	3001      	adds	r0, #1
 8007c14:	005b      	lsls	r3, r3, #1
 8007c16:	d400      	bmi.n	8007c1a <__hi0bits+0x32>
 8007c18:	2020      	movs	r0, #32
 8007c1a:	4770      	bx	lr

08007c1c <__lo0bits>:
 8007c1c:	6803      	ldr	r3, [r0, #0]
 8007c1e:	0001      	movs	r1, r0
 8007c20:	2207      	movs	r2, #7
 8007c22:	0018      	movs	r0, r3
 8007c24:	4010      	ands	r0, r2
 8007c26:	4213      	tst	r3, r2
 8007c28:	d00d      	beq.n	8007c46 <__lo0bits+0x2a>
 8007c2a:	3a06      	subs	r2, #6
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	4213      	tst	r3, r2
 8007c30:	d105      	bne.n	8007c3e <__lo0bits+0x22>
 8007c32:	3002      	adds	r0, #2
 8007c34:	4203      	tst	r3, r0
 8007c36:	d003      	beq.n	8007c40 <__lo0bits+0x24>
 8007c38:	40d3      	lsrs	r3, r2
 8007c3a:	0010      	movs	r0, r2
 8007c3c:	600b      	str	r3, [r1, #0]
 8007c3e:	4770      	bx	lr
 8007c40:	089b      	lsrs	r3, r3, #2
 8007c42:	600b      	str	r3, [r1, #0]
 8007c44:	e7fb      	b.n	8007c3e <__lo0bits+0x22>
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	2a00      	cmp	r2, #0
 8007c4a:	d101      	bne.n	8007c50 <__lo0bits+0x34>
 8007c4c:	2010      	movs	r0, #16
 8007c4e:	0c1b      	lsrs	r3, r3, #16
 8007c50:	b2da      	uxtb	r2, r3
 8007c52:	2a00      	cmp	r2, #0
 8007c54:	d101      	bne.n	8007c5a <__lo0bits+0x3e>
 8007c56:	3008      	adds	r0, #8
 8007c58:	0a1b      	lsrs	r3, r3, #8
 8007c5a:	071a      	lsls	r2, r3, #28
 8007c5c:	d101      	bne.n	8007c62 <__lo0bits+0x46>
 8007c5e:	3004      	adds	r0, #4
 8007c60:	091b      	lsrs	r3, r3, #4
 8007c62:	079a      	lsls	r2, r3, #30
 8007c64:	d101      	bne.n	8007c6a <__lo0bits+0x4e>
 8007c66:	3002      	adds	r0, #2
 8007c68:	089b      	lsrs	r3, r3, #2
 8007c6a:	07da      	lsls	r2, r3, #31
 8007c6c:	d4e9      	bmi.n	8007c42 <__lo0bits+0x26>
 8007c6e:	3001      	adds	r0, #1
 8007c70:	085b      	lsrs	r3, r3, #1
 8007c72:	d1e6      	bne.n	8007c42 <__lo0bits+0x26>
 8007c74:	2020      	movs	r0, #32
 8007c76:	e7e2      	b.n	8007c3e <__lo0bits+0x22>

08007c78 <__i2b>:
 8007c78:	b510      	push	{r4, lr}
 8007c7a:	000c      	movs	r4, r1
 8007c7c:	2101      	movs	r1, #1
 8007c7e:	f7ff febb 	bl	80079f8 <_Balloc>
 8007c82:	2800      	cmp	r0, #0
 8007c84:	d107      	bne.n	8007c96 <__i2b+0x1e>
 8007c86:	2146      	movs	r1, #70	; 0x46
 8007c88:	4c05      	ldr	r4, [pc, #20]	; (8007ca0 <__i2b+0x28>)
 8007c8a:	0002      	movs	r2, r0
 8007c8c:	4b05      	ldr	r3, [pc, #20]	; (8007ca4 <__i2b+0x2c>)
 8007c8e:	0020      	movs	r0, r4
 8007c90:	31ff      	adds	r1, #255	; 0xff
 8007c92:	f001 fc7f 	bl	8009594 <__assert_func>
 8007c96:	2301      	movs	r3, #1
 8007c98:	6144      	str	r4, [r0, #20]
 8007c9a:	6103      	str	r3, [r0, #16]
 8007c9c:	bd10      	pop	{r4, pc}
 8007c9e:	46c0      	nop			; (mov r8, r8)
 8007ca0:	0800a527 	.word	0x0800a527
 8007ca4:	0800a516 	.word	0x0800a516

08007ca8 <__multiply>:
 8007ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007caa:	0015      	movs	r5, r2
 8007cac:	690a      	ldr	r2, [r1, #16]
 8007cae:	692b      	ldr	r3, [r5, #16]
 8007cb0:	000c      	movs	r4, r1
 8007cb2:	b08b      	sub	sp, #44	; 0x2c
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	da01      	bge.n	8007cbc <__multiply+0x14>
 8007cb8:	002c      	movs	r4, r5
 8007cba:	000d      	movs	r5, r1
 8007cbc:	6927      	ldr	r7, [r4, #16]
 8007cbe:	692e      	ldr	r6, [r5, #16]
 8007cc0:	6861      	ldr	r1, [r4, #4]
 8007cc2:	19bb      	adds	r3, r7, r6
 8007cc4:	9303      	str	r3, [sp, #12]
 8007cc6:	68a3      	ldr	r3, [r4, #8]
 8007cc8:	19ba      	adds	r2, r7, r6
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	da00      	bge.n	8007cd0 <__multiply+0x28>
 8007cce:	3101      	adds	r1, #1
 8007cd0:	f7ff fe92 	bl	80079f8 <_Balloc>
 8007cd4:	9002      	str	r0, [sp, #8]
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d106      	bne.n	8007ce8 <__multiply+0x40>
 8007cda:	21b1      	movs	r1, #177	; 0xb1
 8007cdc:	4b48      	ldr	r3, [pc, #288]	; (8007e00 <__multiply+0x158>)
 8007cde:	4849      	ldr	r0, [pc, #292]	; (8007e04 <__multiply+0x15c>)
 8007ce0:	9a02      	ldr	r2, [sp, #8]
 8007ce2:	0049      	lsls	r1, r1, #1
 8007ce4:	f001 fc56 	bl	8009594 <__assert_func>
 8007ce8:	9b02      	ldr	r3, [sp, #8]
 8007cea:	2200      	movs	r2, #0
 8007cec:	3314      	adds	r3, #20
 8007cee:	469c      	mov	ip, r3
 8007cf0:	19bb      	adds	r3, r7, r6
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4463      	add	r3, ip
 8007cf6:	9304      	str	r3, [sp, #16]
 8007cf8:	4663      	mov	r3, ip
 8007cfa:	9904      	ldr	r1, [sp, #16]
 8007cfc:	428b      	cmp	r3, r1
 8007cfe:	d32a      	bcc.n	8007d56 <__multiply+0xae>
 8007d00:	0023      	movs	r3, r4
 8007d02:	00bf      	lsls	r7, r7, #2
 8007d04:	3314      	adds	r3, #20
 8007d06:	3514      	adds	r5, #20
 8007d08:	9308      	str	r3, [sp, #32]
 8007d0a:	00b6      	lsls	r6, r6, #2
 8007d0c:	19db      	adds	r3, r3, r7
 8007d0e:	9305      	str	r3, [sp, #20]
 8007d10:	19ab      	adds	r3, r5, r6
 8007d12:	9309      	str	r3, [sp, #36]	; 0x24
 8007d14:	2304      	movs	r3, #4
 8007d16:	9306      	str	r3, [sp, #24]
 8007d18:	0023      	movs	r3, r4
 8007d1a:	9a05      	ldr	r2, [sp, #20]
 8007d1c:	3315      	adds	r3, #21
 8007d1e:	9501      	str	r5, [sp, #4]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d305      	bcc.n	8007d30 <__multiply+0x88>
 8007d24:	1b13      	subs	r3, r2, r4
 8007d26:	3b15      	subs	r3, #21
 8007d28:	089b      	lsrs	r3, r3, #2
 8007d2a:	3301      	adds	r3, #1
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	9306      	str	r3, [sp, #24]
 8007d30:	9b01      	ldr	r3, [sp, #4]
 8007d32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d310      	bcc.n	8007d5a <__multiply+0xb2>
 8007d38:	9b03      	ldr	r3, [sp, #12]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	dd05      	ble.n	8007d4a <__multiply+0xa2>
 8007d3e:	9b04      	ldr	r3, [sp, #16]
 8007d40:	3b04      	subs	r3, #4
 8007d42:	9304      	str	r3, [sp, #16]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d056      	beq.n	8007df8 <__multiply+0x150>
 8007d4a:	9b02      	ldr	r3, [sp, #8]
 8007d4c:	9a03      	ldr	r2, [sp, #12]
 8007d4e:	0018      	movs	r0, r3
 8007d50:	611a      	str	r2, [r3, #16]
 8007d52:	b00b      	add	sp, #44	; 0x2c
 8007d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d56:	c304      	stmia	r3!, {r2}
 8007d58:	e7cf      	b.n	8007cfa <__multiply+0x52>
 8007d5a:	9b01      	ldr	r3, [sp, #4]
 8007d5c:	6818      	ldr	r0, [r3, #0]
 8007d5e:	b280      	uxth	r0, r0
 8007d60:	2800      	cmp	r0, #0
 8007d62:	d01e      	beq.n	8007da2 <__multiply+0xfa>
 8007d64:	4667      	mov	r7, ip
 8007d66:	2500      	movs	r5, #0
 8007d68:	9e08      	ldr	r6, [sp, #32]
 8007d6a:	ce02      	ldmia	r6!, {r1}
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	9307      	str	r3, [sp, #28]
 8007d70:	b28b      	uxth	r3, r1
 8007d72:	4343      	muls	r3, r0
 8007d74:	001a      	movs	r2, r3
 8007d76:	466b      	mov	r3, sp
 8007d78:	8b9b      	ldrh	r3, [r3, #28]
 8007d7a:	18d3      	adds	r3, r2, r3
 8007d7c:	195b      	adds	r3, r3, r5
 8007d7e:	0c0d      	lsrs	r5, r1, #16
 8007d80:	4345      	muls	r5, r0
 8007d82:	9a07      	ldr	r2, [sp, #28]
 8007d84:	0c11      	lsrs	r1, r2, #16
 8007d86:	1869      	adds	r1, r5, r1
 8007d88:	0c1a      	lsrs	r2, r3, #16
 8007d8a:	188a      	adds	r2, r1, r2
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	0c15      	lsrs	r5, r2, #16
 8007d90:	0412      	lsls	r2, r2, #16
 8007d92:	431a      	orrs	r2, r3
 8007d94:	9b05      	ldr	r3, [sp, #20]
 8007d96:	c704      	stmia	r7!, {r2}
 8007d98:	42b3      	cmp	r3, r6
 8007d9a:	d8e6      	bhi.n	8007d6a <__multiply+0xc2>
 8007d9c:	4663      	mov	r3, ip
 8007d9e:	9a06      	ldr	r2, [sp, #24]
 8007da0:	509d      	str	r5, [r3, r2]
 8007da2:	9b01      	ldr	r3, [sp, #4]
 8007da4:	6818      	ldr	r0, [r3, #0]
 8007da6:	0c00      	lsrs	r0, r0, #16
 8007da8:	d020      	beq.n	8007dec <__multiply+0x144>
 8007daa:	4663      	mov	r3, ip
 8007dac:	0025      	movs	r5, r4
 8007dae:	4661      	mov	r1, ip
 8007db0:	2700      	movs	r7, #0
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3514      	adds	r5, #20
 8007db6:	682a      	ldr	r2, [r5, #0]
 8007db8:	680e      	ldr	r6, [r1, #0]
 8007dba:	b292      	uxth	r2, r2
 8007dbc:	4342      	muls	r2, r0
 8007dbe:	0c36      	lsrs	r6, r6, #16
 8007dc0:	1992      	adds	r2, r2, r6
 8007dc2:	19d2      	adds	r2, r2, r7
 8007dc4:	0416      	lsls	r6, r2, #16
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	431e      	orrs	r6, r3
 8007dca:	600e      	str	r6, [r1, #0]
 8007dcc:	cd40      	ldmia	r5!, {r6}
 8007dce:	684b      	ldr	r3, [r1, #4]
 8007dd0:	0c36      	lsrs	r6, r6, #16
 8007dd2:	4346      	muls	r6, r0
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	0c12      	lsrs	r2, r2, #16
 8007dd8:	18f3      	adds	r3, r6, r3
 8007dda:	189b      	adds	r3, r3, r2
 8007ddc:	9a05      	ldr	r2, [sp, #20]
 8007dde:	0c1f      	lsrs	r7, r3, #16
 8007de0:	3104      	adds	r1, #4
 8007de2:	42aa      	cmp	r2, r5
 8007de4:	d8e7      	bhi.n	8007db6 <__multiply+0x10e>
 8007de6:	4662      	mov	r2, ip
 8007de8:	9906      	ldr	r1, [sp, #24]
 8007dea:	5053      	str	r3, [r2, r1]
 8007dec:	9b01      	ldr	r3, [sp, #4]
 8007dee:	3304      	adds	r3, #4
 8007df0:	9301      	str	r3, [sp, #4]
 8007df2:	2304      	movs	r3, #4
 8007df4:	449c      	add	ip, r3
 8007df6:	e79b      	b.n	8007d30 <__multiply+0x88>
 8007df8:	9b03      	ldr	r3, [sp, #12]
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	9303      	str	r3, [sp, #12]
 8007dfe:	e79b      	b.n	8007d38 <__multiply+0x90>
 8007e00:	0800a516 	.word	0x0800a516
 8007e04:	0800a527 	.word	0x0800a527

08007e08 <__pow5mult>:
 8007e08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e0a:	2303      	movs	r3, #3
 8007e0c:	0015      	movs	r5, r2
 8007e0e:	0007      	movs	r7, r0
 8007e10:	000e      	movs	r6, r1
 8007e12:	401a      	ands	r2, r3
 8007e14:	421d      	tst	r5, r3
 8007e16:	d008      	beq.n	8007e2a <__pow5mult+0x22>
 8007e18:	4925      	ldr	r1, [pc, #148]	; (8007eb0 <__pow5mult+0xa8>)
 8007e1a:	3a01      	subs	r2, #1
 8007e1c:	0092      	lsls	r2, r2, #2
 8007e1e:	5852      	ldr	r2, [r2, r1]
 8007e20:	2300      	movs	r3, #0
 8007e22:	0031      	movs	r1, r6
 8007e24:	f7ff fe50 	bl	8007ac8 <__multadd>
 8007e28:	0006      	movs	r6, r0
 8007e2a:	10ad      	asrs	r5, r5, #2
 8007e2c:	d03d      	beq.n	8007eaa <__pow5mult+0xa2>
 8007e2e:	69fc      	ldr	r4, [r7, #28]
 8007e30:	2c00      	cmp	r4, #0
 8007e32:	d10f      	bne.n	8007e54 <__pow5mult+0x4c>
 8007e34:	2010      	movs	r0, #16
 8007e36:	f7ff fd21 	bl	800787c <malloc>
 8007e3a:	1e02      	subs	r2, r0, #0
 8007e3c:	61f8      	str	r0, [r7, #28]
 8007e3e:	d105      	bne.n	8007e4c <__pow5mult+0x44>
 8007e40:	21b4      	movs	r1, #180	; 0xb4
 8007e42:	4b1c      	ldr	r3, [pc, #112]	; (8007eb4 <__pow5mult+0xac>)
 8007e44:	481c      	ldr	r0, [pc, #112]	; (8007eb8 <__pow5mult+0xb0>)
 8007e46:	31ff      	adds	r1, #255	; 0xff
 8007e48:	f001 fba4 	bl	8009594 <__assert_func>
 8007e4c:	6044      	str	r4, [r0, #4]
 8007e4e:	6084      	str	r4, [r0, #8]
 8007e50:	6004      	str	r4, [r0, #0]
 8007e52:	60c4      	str	r4, [r0, #12]
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	689c      	ldr	r4, [r3, #8]
 8007e58:	9301      	str	r3, [sp, #4]
 8007e5a:	2c00      	cmp	r4, #0
 8007e5c:	d108      	bne.n	8007e70 <__pow5mult+0x68>
 8007e5e:	0038      	movs	r0, r7
 8007e60:	4916      	ldr	r1, [pc, #88]	; (8007ebc <__pow5mult+0xb4>)
 8007e62:	f7ff ff09 	bl	8007c78 <__i2b>
 8007e66:	9b01      	ldr	r3, [sp, #4]
 8007e68:	0004      	movs	r4, r0
 8007e6a:	6098      	str	r0, [r3, #8]
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	6003      	str	r3, [r0, #0]
 8007e70:	2301      	movs	r3, #1
 8007e72:	421d      	tst	r5, r3
 8007e74:	d00a      	beq.n	8007e8c <__pow5mult+0x84>
 8007e76:	0031      	movs	r1, r6
 8007e78:	0022      	movs	r2, r4
 8007e7a:	0038      	movs	r0, r7
 8007e7c:	f7ff ff14 	bl	8007ca8 <__multiply>
 8007e80:	0031      	movs	r1, r6
 8007e82:	9001      	str	r0, [sp, #4]
 8007e84:	0038      	movs	r0, r7
 8007e86:	f7ff fdfb 	bl	8007a80 <_Bfree>
 8007e8a:	9e01      	ldr	r6, [sp, #4]
 8007e8c:	106d      	asrs	r5, r5, #1
 8007e8e:	d00c      	beq.n	8007eaa <__pow5mult+0xa2>
 8007e90:	6820      	ldr	r0, [r4, #0]
 8007e92:	2800      	cmp	r0, #0
 8007e94:	d107      	bne.n	8007ea6 <__pow5mult+0x9e>
 8007e96:	0022      	movs	r2, r4
 8007e98:	0021      	movs	r1, r4
 8007e9a:	0038      	movs	r0, r7
 8007e9c:	f7ff ff04 	bl	8007ca8 <__multiply>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	6020      	str	r0, [r4, #0]
 8007ea4:	6003      	str	r3, [r0, #0]
 8007ea6:	0004      	movs	r4, r0
 8007ea8:	e7e2      	b.n	8007e70 <__pow5mult+0x68>
 8007eaa:	0030      	movs	r0, r6
 8007eac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007eae:	46c0      	nop			; (mov r8, r8)
 8007eb0:	0800a670 	.word	0x0800a670
 8007eb4:	0800a4a7 	.word	0x0800a4a7
 8007eb8:	0800a527 	.word	0x0800a527
 8007ebc:	00000271 	.word	0x00000271

08007ec0 <__lshift>:
 8007ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ec2:	000c      	movs	r4, r1
 8007ec4:	0017      	movs	r7, r2
 8007ec6:	6923      	ldr	r3, [r4, #16]
 8007ec8:	1155      	asrs	r5, r2, #5
 8007eca:	b087      	sub	sp, #28
 8007ecc:	18eb      	adds	r3, r5, r3
 8007ece:	9302      	str	r3, [sp, #8]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	9301      	str	r3, [sp, #4]
 8007ed4:	6849      	ldr	r1, [r1, #4]
 8007ed6:	68a3      	ldr	r3, [r4, #8]
 8007ed8:	9004      	str	r0, [sp, #16]
 8007eda:	9a01      	ldr	r2, [sp, #4]
 8007edc:	4293      	cmp	r3, r2
 8007ede:	db10      	blt.n	8007f02 <__lshift+0x42>
 8007ee0:	9804      	ldr	r0, [sp, #16]
 8007ee2:	f7ff fd89 	bl	80079f8 <_Balloc>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	0002      	movs	r2, r0
 8007eea:	0006      	movs	r6, r0
 8007eec:	0019      	movs	r1, r3
 8007eee:	3214      	adds	r2, #20
 8007ef0:	4298      	cmp	r0, r3
 8007ef2:	d10c      	bne.n	8007f0e <__lshift+0x4e>
 8007ef4:	31df      	adds	r1, #223	; 0xdf
 8007ef6:	0032      	movs	r2, r6
 8007ef8:	4b26      	ldr	r3, [pc, #152]	; (8007f94 <__lshift+0xd4>)
 8007efa:	4827      	ldr	r0, [pc, #156]	; (8007f98 <__lshift+0xd8>)
 8007efc:	31ff      	adds	r1, #255	; 0xff
 8007efe:	f001 fb49 	bl	8009594 <__assert_func>
 8007f02:	3101      	adds	r1, #1
 8007f04:	005b      	lsls	r3, r3, #1
 8007f06:	e7e8      	b.n	8007eda <__lshift+0x1a>
 8007f08:	0098      	lsls	r0, r3, #2
 8007f0a:	5011      	str	r1, [r2, r0]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	42ab      	cmp	r3, r5
 8007f10:	dbfa      	blt.n	8007f08 <__lshift+0x48>
 8007f12:	43eb      	mvns	r3, r5
 8007f14:	17db      	asrs	r3, r3, #31
 8007f16:	401d      	ands	r5, r3
 8007f18:	211f      	movs	r1, #31
 8007f1a:	0023      	movs	r3, r4
 8007f1c:	0038      	movs	r0, r7
 8007f1e:	00ad      	lsls	r5, r5, #2
 8007f20:	1955      	adds	r5, r2, r5
 8007f22:	6922      	ldr	r2, [r4, #16]
 8007f24:	3314      	adds	r3, #20
 8007f26:	0092      	lsls	r2, r2, #2
 8007f28:	4008      	ands	r0, r1
 8007f2a:	4684      	mov	ip, r0
 8007f2c:	189a      	adds	r2, r3, r2
 8007f2e:	420f      	tst	r7, r1
 8007f30:	d02a      	beq.n	8007f88 <__lshift+0xc8>
 8007f32:	3101      	adds	r1, #1
 8007f34:	1a09      	subs	r1, r1, r0
 8007f36:	9105      	str	r1, [sp, #20]
 8007f38:	2100      	movs	r1, #0
 8007f3a:	9503      	str	r5, [sp, #12]
 8007f3c:	4667      	mov	r7, ip
 8007f3e:	6818      	ldr	r0, [r3, #0]
 8007f40:	40b8      	lsls	r0, r7
 8007f42:	4308      	orrs	r0, r1
 8007f44:	9903      	ldr	r1, [sp, #12]
 8007f46:	c101      	stmia	r1!, {r0}
 8007f48:	9103      	str	r1, [sp, #12]
 8007f4a:	9805      	ldr	r0, [sp, #20]
 8007f4c:	cb02      	ldmia	r3!, {r1}
 8007f4e:	40c1      	lsrs	r1, r0
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d8f3      	bhi.n	8007f3c <__lshift+0x7c>
 8007f54:	0020      	movs	r0, r4
 8007f56:	3015      	adds	r0, #21
 8007f58:	2304      	movs	r3, #4
 8007f5a:	4282      	cmp	r2, r0
 8007f5c:	d304      	bcc.n	8007f68 <__lshift+0xa8>
 8007f5e:	1b13      	subs	r3, r2, r4
 8007f60:	3b15      	subs	r3, #21
 8007f62:	089b      	lsrs	r3, r3, #2
 8007f64:	3301      	adds	r3, #1
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	50e9      	str	r1, [r5, r3]
 8007f6a:	2900      	cmp	r1, #0
 8007f6c:	d002      	beq.n	8007f74 <__lshift+0xb4>
 8007f6e:	9b02      	ldr	r3, [sp, #8]
 8007f70:	3302      	adds	r3, #2
 8007f72:	9301      	str	r3, [sp, #4]
 8007f74:	9b01      	ldr	r3, [sp, #4]
 8007f76:	9804      	ldr	r0, [sp, #16]
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	0021      	movs	r1, r4
 8007f7c:	6133      	str	r3, [r6, #16]
 8007f7e:	f7ff fd7f 	bl	8007a80 <_Bfree>
 8007f82:	0030      	movs	r0, r6
 8007f84:	b007      	add	sp, #28
 8007f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f88:	cb02      	ldmia	r3!, {r1}
 8007f8a:	c502      	stmia	r5!, {r1}
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d8fb      	bhi.n	8007f88 <__lshift+0xc8>
 8007f90:	e7f0      	b.n	8007f74 <__lshift+0xb4>
 8007f92:	46c0      	nop			; (mov r8, r8)
 8007f94:	0800a516 	.word	0x0800a516
 8007f98:	0800a527 	.word	0x0800a527

08007f9c <__mcmp>:
 8007f9c:	b530      	push	{r4, r5, lr}
 8007f9e:	690b      	ldr	r3, [r1, #16]
 8007fa0:	6904      	ldr	r4, [r0, #16]
 8007fa2:	0002      	movs	r2, r0
 8007fa4:	1ae0      	subs	r0, r4, r3
 8007fa6:	429c      	cmp	r4, r3
 8007fa8:	d10e      	bne.n	8007fc8 <__mcmp+0x2c>
 8007faa:	3214      	adds	r2, #20
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	3114      	adds	r1, #20
 8007fb0:	0014      	movs	r4, r2
 8007fb2:	18c9      	adds	r1, r1, r3
 8007fb4:	18d2      	adds	r2, r2, r3
 8007fb6:	3a04      	subs	r2, #4
 8007fb8:	3904      	subs	r1, #4
 8007fba:	6815      	ldr	r5, [r2, #0]
 8007fbc:	680b      	ldr	r3, [r1, #0]
 8007fbe:	429d      	cmp	r5, r3
 8007fc0:	d003      	beq.n	8007fca <__mcmp+0x2e>
 8007fc2:	2001      	movs	r0, #1
 8007fc4:	429d      	cmp	r5, r3
 8007fc6:	d303      	bcc.n	8007fd0 <__mcmp+0x34>
 8007fc8:	bd30      	pop	{r4, r5, pc}
 8007fca:	4294      	cmp	r4, r2
 8007fcc:	d3f3      	bcc.n	8007fb6 <__mcmp+0x1a>
 8007fce:	e7fb      	b.n	8007fc8 <__mcmp+0x2c>
 8007fd0:	4240      	negs	r0, r0
 8007fd2:	e7f9      	b.n	8007fc8 <__mcmp+0x2c>

08007fd4 <__mdiff>:
 8007fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fd6:	000e      	movs	r6, r1
 8007fd8:	0007      	movs	r7, r0
 8007fda:	0011      	movs	r1, r2
 8007fdc:	0030      	movs	r0, r6
 8007fde:	b087      	sub	sp, #28
 8007fe0:	0014      	movs	r4, r2
 8007fe2:	f7ff ffdb 	bl	8007f9c <__mcmp>
 8007fe6:	1e05      	subs	r5, r0, #0
 8007fe8:	d110      	bne.n	800800c <__mdiff+0x38>
 8007fea:	0001      	movs	r1, r0
 8007fec:	0038      	movs	r0, r7
 8007fee:	f7ff fd03 	bl	80079f8 <_Balloc>
 8007ff2:	1e02      	subs	r2, r0, #0
 8007ff4:	d104      	bne.n	8008000 <__mdiff+0x2c>
 8007ff6:	4b3f      	ldr	r3, [pc, #252]	; (80080f4 <__mdiff+0x120>)
 8007ff8:	483f      	ldr	r0, [pc, #252]	; (80080f8 <__mdiff+0x124>)
 8007ffa:	4940      	ldr	r1, [pc, #256]	; (80080fc <__mdiff+0x128>)
 8007ffc:	f001 faca 	bl	8009594 <__assert_func>
 8008000:	2301      	movs	r3, #1
 8008002:	6145      	str	r5, [r0, #20]
 8008004:	6103      	str	r3, [r0, #16]
 8008006:	0010      	movs	r0, r2
 8008008:	b007      	add	sp, #28
 800800a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800800c:	2301      	movs	r3, #1
 800800e:	9301      	str	r3, [sp, #4]
 8008010:	2800      	cmp	r0, #0
 8008012:	db04      	blt.n	800801e <__mdiff+0x4a>
 8008014:	0023      	movs	r3, r4
 8008016:	0034      	movs	r4, r6
 8008018:	001e      	movs	r6, r3
 800801a:	2300      	movs	r3, #0
 800801c:	9301      	str	r3, [sp, #4]
 800801e:	0038      	movs	r0, r7
 8008020:	6861      	ldr	r1, [r4, #4]
 8008022:	f7ff fce9 	bl	80079f8 <_Balloc>
 8008026:	1e02      	subs	r2, r0, #0
 8008028:	d103      	bne.n	8008032 <__mdiff+0x5e>
 800802a:	4b32      	ldr	r3, [pc, #200]	; (80080f4 <__mdiff+0x120>)
 800802c:	4832      	ldr	r0, [pc, #200]	; (80080f8 <__mdiff+0x124>)
 800802e:	4934      	ldr	r1, [pc, #208]	; (8008100 <__mdiff+0x12c>)
 8008030:	e7e4      	b.n	8007ffc <__mdiff+0x28>
 8008032:	9b01      	ldr	r3, [sp, #4]
 8008034:	2700      	movs	r7, #0
 8008036:	60c3      	str	r3, [r0, #12]
 8008038:	6920      	ldr	r0, [r4, #16]
 800803a:	3414      	adds	r4, #20
 800803c:	0083      	lsls	r3, r0, #2
 800803e:	18e3      	adds	r3, r4, r3
 8008040:	0021      	movs	r1, r4
 8008042:	9401      	str	r4, [sp, #4]
 8008044:	0034      	movs	r4, r6
 8008046:	9302      	str	r3, [sp, #8]
 8008048:	6933      	ldr	r3, [r6, #16]
 800804a:	3414      	adds	r4, #20
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	18e3      	adds	r3, r4, r3
 8008050:	9303      	str	r3, [sp, #12]
 8008052:	0013      	movs	r3, r2
 8008054:	3314      	adds	r3, #20
 8008056:	469c      	mov	ip, r3
 8008058:	9305      	str	r3, [sp, #20]
 800805a:	9104      	str	r1, [sp, #16]
 800805c:	9b04      	ldr	r3, [sp, #16]
 800805e:	cc02      	ldmia	r4!, {r1}
 8008060:	cb20      	ldmia	r3!, {r5}
 8008062:	9304      	str	r3, [sp, #16]
 8008064:	b2ab      	uxth	r3, r5
 8008066:	19df      	adds	r7, r3, r7
 8008068:	b28b      	uxth	r3, r1
 800806a:	1afb      	subs	r3, r7, r3
 800806c:	0c09      	lsrs	r1, r1, #16
 800806e:	0c2d      	lsrs	r5, r5, #16
 8008070:	1a6d      	subs	r5, r5, r1
 8008072:	1419      	asrs	r1, r3, #16
 8008074:	1869      	adds	r1, r5, r1
 8008076:	b29b      	uxth	r3, r3
 8008078:	140f      	asrs	r7, r1, #16
 800807a:	0409      	lsls	r1, r1, #16
 800807c:	4319      	orrs	r1, r3
 800807e:	4663      	mov	r3, ip
 8008080:	c302      	stmia	r3!, {r1}
 8008082:	469c      	mov	ip, r3
 8008084:	9b03      	ldr	r3, [sp, #12]
 8008086:	42a3      	cmp	r3, r4
 8008088:	d8e8      	bhi.n	800805c <__mdiff+0x88>
 800808a:	0031      	movs	r1, r6
 800808c:	9c03      	ldr	r4, [sp, #12]
 800808e:	3115      	adds	r1, #21
 8008090:	2304      	movs	r3, #4
 8008092:	428c      	cmp	r4, r1
 8008094:	d304      	bcc.n	80080a0 <__mdiff+0xcc>
 8008096:	1ba3      	subs	r3, r4, r6
 8008098:	3b15      	subs	r3, #21
 800809a:	089b      	lsrs	r3, r3, #2
 800809c:	3301      	adds	r3, #1
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	9901      	ldr	r1, [sp, #4]
 80080a2:	18cd      	adds	r5, r1, r3
 80080a4:	9905      	ldr	r1, [sp, #20]
 80080a6:	002e      	movs	r6, r5
 80080a8:	18cb      	adds	r3, r1, r3
 80080aa:	469c      	mov	ip, r3
 80080ac:	9902      	ldr	r1, [sp, #8]
 80080ae:	428e      	cmp	r6, r1
 80080b0:	d310      	bcc.n	80080d4 <__mdiff+0x100>
 80080b2:	9e02      	ldr	r6, [sp, #8]
 80080b4:	1ee9      	subs	r1, r5, #3
 80080b6:	2400      	movs	r4, #0
 80080b8:	428e      	cmp	r6, r1
 80080ba:	d304      	bcc.n	80080c6 <__mdiff+0xf2>
 80080bc:	0031      	movs	r1, r6
 80080be:	3103      	adds	r1, #3
 80080c0:	1b49      	subs	r1, r1, r5
 80080c2:	0889      	lsrs	r1, r1, #2
 80080c4:	008c      	lsls	r4, r1, #2
 80080c6:	191b      	adds	r3, r3, r4
 80080c8:	3b04      	subs	r3, #4
 80080ca:	6819      	ldr	r1, [r3, #0]
 80080cc:	2900      	cmp	r1, #0
 80080ce:	d00f      	beq.n	80080f0 <__mdiff+0x11c>
 80080d0:	6110      	str	r0, [r2, #16]
 80080d2:	e798      	b.n	8008006 <__mdiff+0x32>
 80080d4:	ce02      	ldmia	r6!, {r1}
 80080d6:	b28c      	uxth	r4, r1
 80080d8:	19e4      	adds	r4, r4, r7
 80080da:	0c0f      	lsrs	r7, r1, #16
 80080dc:	1421      	asrs	r1, r4, #16
 80080de:	1879      	adds	r1, r7, r1
 80080e0:	b2a4      	uxth	r4, r4
 80080e2:	140f      	asrs	r7, r1, #16
 80080e4:	0409      	lsls	r1, r1, #16
 80080e6:	4321      	orrs	r1, r4
 80080e8:	4664      	mov	r4, ip
 80080ea:	c402      	stmia	r4!, {r1}
 80080ec:	46a4      	mov	ip, r4
 80080ee:	e7dd      	b.n	80080ac <__mdiff+0xd8>
 80080f0:	3801      	subs	r0, #1
 80080f2:	e7e9      	b.n	80080c8 <__mdiff+0xf4>
 80080f4:	0800a516 	.word	0x0800a516
 80080f8:	0800a527 	.word	0x0800a527
 80080fc:	00000237 	.word	0x00000237
 8008100:	00000245 	.word	0x00000245

08008104 <__ulp>:
 8008104:	2000      	movs	r0, #0
 8008106:	4b0b      	ldr	r3, [pc, #44]	; (8008134 <__ulp+0x30>)
 8008108:	4019      	ands	r1, r3
 800810a:	4b0b      	ldr	r3, [pc, #44]	; (8008138 <__ulp+0x34>)
 800810c:	18c9      	adds	r1, r1, r3
 800810e:	4281      	cmp	r1, r0
 8008110:	dc06      	bgt.n	8008120 <__ulp+0x1c>
 8008112:	4249      	negs	r1, r1
 8008114:	150b      	asrs	r3, r1, #20
 8008116:	2b13      	cmp	r3, #19
 8008118:	dc03      	bgt.n	8008122 <__ulp+0x1e>
 800811a:	2180      	movs	r1, #128	; 0x80
 800811c:	0309      	lsls	r1, r1, #12
 800811e:	4119      	asrs	r1, r3
 8008120:	4770      	bx	lr
 8008122:	3b14      	subs	r3, #20
 8008124:	2001      	movs	r0, #1
 8008126:	2b1e      	cmp	r3, #30
 8008128:	dc02      	bgt.n	8008130 <__ulp+0x2c>
 800812a:	2080      	movs	r0, #128	; 0x80
 800812c:	0600      	lsls	r0, r0, #24
 800812e:	40d8      	lsrs	r0, r3
 8008130:	2100      	movs	r1, #0
 8008132:	e7f5      	b.n	8008120 <__ulp+0x1c>
 8008134:	7ff00000 	.word	0x7ff00000
 8008138:	fcc00000 	.word	0xfcc00000

0800813c <__b2d>:
 800813c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800813e:	0006      	movs	r6, r0
 8008140:	6903      	ldr	r3, [r0, #16]
 8008142:	3614      	adds	r6, #20
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	18f3      	adds	r3, r6, r3
 8008148:	1f1d      	subs	r5, r3, #4
 800814a:	682c      	ldr	r4, [r5, #0]
 800814c:	000f      	movs	r7, r1
 800814e:	0020      	movs	r0, r4
 8008150:	9301      	str	r3, [sp, #4]
 8008152:	f7ff fd49 	bl	8007be8 <__hi0bits>
 8008156:	2220      	movs	r2, #32
 8008158:	1a12      	subs	r2, r2, r0
 800815a:	603a      	str	r2, [r7, #0]
 800815c:	0003      	movs	r3, r0
 800815e:	4a1c      	ldr	r2, [pc, #112]	; (80081d0 <__b2d+0x94>)
 8008160:	280a      	cmp	r0, #10
 8008162:	dc15      	bgt.n	8008190 <__b2d+0x54>
 8008164:	210b      	movs	r1, #11
 8008166:	0027      	movs	r7, r4
 8008168:	1a09      	subs	r1, r1, r0
 800816a:	40cf      	lsrs	r7, r1
 800816c:	433a      	orrs	r2, r7
 800816e:	468c      	mov	ip, r1
 8008170:	0011      	movs	r1, r2
 8008172:	2200      	movs	r2, #0
 8008174:	42ae      	cmp	r6, r5
 8008176:	d202      	bcs.n	800817e <__b2d+0x42>
 8008178:	9a01      	ldr	r2, [sp, #4]
 800817a:	3a08      	subs	r2, #8
 800817c:	6812      	ldr	r2, [r2, #0]
 800817e:	3315      	adds	r3, #21
 8008180:	409c      	lsls	r4, r3
 8008182:	4663      	mov	r3, ip
 8008184:	0027      	movs	r7, r4
 8008186:	40da      	lsrs	r2, r3
 8008188:	4317      	orrs	r7, r2
 800818a:	0038      	movs	r0, r7
 800818c:	b003      	add	sp, #12
 800818e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008190:	2700      	movs	r7, #0
 8008192:	42ae      	cmp	r6, r5
 8008194:	d202      	bcs.n	800819c <__b2d+0x60>
 8008196:	9d01      	ldr	r5, [sp, #4]
 8008198:	3d08      	subs	r5, #8
 800819a:	682f      	ldr	r7, [r5, #0]
 800819c:	210b      	movs	r1, #11
 800819e:	4249      	negs	r1, r1
 80081a0:	468c      	mov	ip, r1
 80081a2:	449c      	add	ip, r3
 80081a4:	2b0b      	cmp	r3, #11
 80081a6:	d010      	beq.n	80081ca <__b2d+0x8e>
 80081a8:	4661      	mov	r1, ip
 80081aa:	2320      	movs	r3, #32
 80081ac:	408c      	lsls	r4, r1
 80081ae:	1a5b      	subs	r3, r3, r1
 80081b0:	0039      	movs	r1, r7
 80081b2:	40d9      	lsrs	r1, r3
 80081b4:	430c      	orrs	r4, r1
 80081b6:	4322      	orrs	r2, r4
 80081b8:	0011      	movs	r1, r2
 80081ba:	2200      	movs	r2, #0
 80081bc:	42b5      	cmp	r5, r6
 80081be:	d901      	bls.n	80081c4 <__b2d+0x88>
 80081c0:	3d04      	subs	r5, #4
 80081c2:	682a      	ldr	r2, [r5, #0]
 80081c4:	4664      	mov	r4, ip
 80081c6:	40a7      	lsls	r7, r4
 80081c8:	e7dd      	b.n	8008186 <__b2d+0x4a>
 80081ca:	4322      	orrs	r2, r4
 80081cc:	0011      	movs	r1, r2
 80081ce:	e7dc      	b.n	800818a <__b2d+0x4e>
 80081d0:	3ff00000 	.word	0x3ff00000

080081d4 <__d2b>:
 80081d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081d6:	2101      	movs	r1, #1
 80081d8:	0014      	movs	r4, r2
 80081da:	001d      	movs	r5, r3
 80081dc:	9f08      	ldr	r7, [sp, #32]
 80081de:	f7ff fc0b 	bl	80079f8 <_Balloc>
 80081e2:	1e06      	subs	r6, r0, #0
 80081e4:	d105      	bne.n	80081f2 <__d2b+0x1e>
 80081e6:	0032      	movs	r2, r6
 80081e8:	4b24      	ldr	r3, [pc, #144]	; (800827c <__d2b+0xa8>)
 80081ea:	4825      	ldr	r0, [pc, #148]	; (8008280 <__d2b+0xac>)
 80081ec:	4925      	ldr	r1, [pc, #148]	; (8008284 <__d2b+0xb0>)
 80081ee:	f001 f9d1 	bl	8009594 <__assert_func>
 80081f2:	032b      	lsls	r3, r5, #12
 80081f4:	006d      	lsls	r5, r5, #1
 80081f6:	0b1b      	lsrs	r3, r3, #12
 80081f8:	0d6d      	lsrs	r5, r5, #21
 80081fa:	d125      	bne.n	8008248 <__d2b+0x74>
 80081fc:	9301      	str	r3, [sp, #4]
 80081fe:	2c00      	cmp	r4, #0
 8008200:	d028      	beq.n	8008254 <__d2b+0x80>
 8008202:	4668      	mov	r0, sp
 8008204:	9400      	str	r4, [sp, #0]
 8008206:	f7ff fd09 	bl	8007c1c <__lo0bits>
 800820a:	9b01      	ldr	r3, [sp, #4]
 800820c:	9900      	ldr	r1, [sp, #0]
 800820e:	2800      	cmp	r0, #0
 8008210:	d01e      	beq.n	8008250 <__d2b+0x7c>
 8008212:	2220      	movs	r2, #32
 8008214:	001c      	movs	r4, r3
 8008216:	1a12      	subs	r2, r2, r0
 8008218:	4094      	lsls	r4, r2
 800821a:	0022      	movs	r2, r4
 800821c:	40c3      	lsrs	r3, r0
 800821e:	430a      	orrs	r2, r1
 8008220:	6172      	str	r2, [r6, #20]
 8008222:	9301      	str	r3, [sp, #4]
 8008224:	9c01      	ldr	r4, [sp, #4]
 8008226:	61b4      	str	r4, [r6, #24]
 8008228:	1e63      	subs	r3, r4, #1
 800822a:	419c      	sbcs	r4, r3
 800822c:	3401      	adds	r4, #1
 800822e:	6134      	str	r4, [r6, #16]
 8008230:	2d00      	cmp	r5, #0
 8008232:	d017      	beq.n	8008264 <__d2b+0x90>
 8008234:	2435      	movs	r4, #53	; 0x35
 8008236:	4b14      	ldr	r3, [pc, #80]	; (8008288 <__d2b+0xb4>)
 8008238:	18ed      	adds	r5, r5, r3
 800823a:	182d      	adds	r5, r5, r0
 800823c:	603d      	str	r5, [r7, #0]
 800823e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008240:	1a24      	subs	r4, r4, r0
 8008242:	601c      	str	r4, [r3, #0]
 8008244:	0030      	movs	r0, r6
 8008246:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008248:	2280      	movs	r2, #128	; 0x80
 800824a:	0352      	lsls	r2, r2, #13
 800824c:	4313      	orrs	r3, r2
 800824e:	e7d5      	b.n	80081fc <__d2b+0x28>
 8008250:	6171      	str	r1, [r6, #20]
 8008252:	e7e7      	b.n	8008224 <__d2b+0x50>
 8008254:	a801      	add	r0, sp, #4
 8008256:	f7ff fce1 	bl	8007c1c <__lo0bits>
 800825a:	9b01      	ldr	r3, [sp, #4]
 800825c:	2401      	movs	r4, #1
 800825e:	6173      	str	r3, [r6, #20]
 8008260:	3020      	adds	r0, #32
 8008262:	e7e4      	b.n	800822e <__d2b+0x5a>
 8008264:	4b09      	ldr	r3, [pc, #36]	; (800828c <__d2b+0xb8>)
 8008266:	18c0      	adds	r0, r0, r3
 8008268:	4b09      	ldr	r3, [pc, #36]	; (8008290 <__d2b+0xbc>)
 800826a:	6038      	str	r0, [r7, #0]
 800826c:	18e3      	adds	r3, r4, r3
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	18f3      	adds	r3, r6, r3
 8008272:	6958      	ldr	r0, [r3, #20]
 8008274:	f7ff fcb8 	bl	8007be8 <__hi0bits>
 8008278:	0164      	lsls	r4, r4, #5
 800827a:	e7e0      	b.n	800823e <__d2b+0x6a>
 800827c:	0800a516 	.word	0x0800a516
 8008280:	0800a527 	.word	0x0800a527
 8008284:	0000030f 	.word	0x0000030f
 8008288:	fffffbcd 	.word	0xfffffbcd
 800828c:	fffffbce 	.word	0xfffffbce
 8008290:	3fffffff 	.word	0x3fffffff

08008294 <__ratio>:
 8008294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008296:	b087      	sub	sp, #28
 8008298:	000f      	movs	r7, r1
 800829a:	a904      	add	r1, sp, #16
 800829c:	0006      	movs	r6, r0
 800829e:	f7ff ff4d 	bl	800813c <__b2d>
 80082a2:	9000      	str	r0, [sp, #0]
 80082a4:	9101      	str	r1, [sp, #4]
 80082a6:	9c00      	ldr	r4, [sp, #0]
 80082a8:	9d01      	ldr	r5, [sp, #4]
 80082aa:	0038      	movs	r0, r7
 80082ac:	a905      	add	r1, sp, #20
 80082ae:	f7ff ff45 	bl	800813c <__b2d>
 80082b2:	9002      	str	r0, [sp, #8]
 80082b4:	9103      	str	r1, [sp, #12]
 80082b6:	9a02      	ldr	r2, [sp, #8]
 80082b8:	9b03      	ldr	r3, [sp, #12]
 80082ba:	6930      	ldr	r0, [r6, #16]
 80082bc:	6939      	ldr	r1, [r7, #16]
 80082be:	9e04      	ldr	r6, [sp, #16]
 80082c0:	1a40      	subs	r0, r0, r1
 80082c2:	9905      	ldr	r1, [sp, #20]
 80082c4:	0140      	lsls	r0, r0, #5
 80082c6:	1a71      	subs	r1, r6, r1
 80082c8:	1841      	adds	r1, r0, r1
 80082ca:	0508      	lsls	r0, r1, #20
 80082cc:	2900      	cmp	r1, #0
 80082ce:	dd07      	ble.n	80082e0 <__ratio+0x4c>
 80082d0:	9901      	ldr	r1, [sp, #4]
 80082d2:	1845      	adds	r5, r0, r1
 80082d4:	0020      	movs	r0, r4
 80082d6:	0029      	movs	r1, r5
 80082d8:	f7f8 ff32 	bl	8001140 <__aeabi_ddiv>
 80082dc:	b007      	add	sp, #28
 80082de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082e0:	9903      	ldr	r1, [sp, #12]
 80082e2:	1a0b      	subs	r3, r1, r0
 80082e4:	e7f6      	b.n	80082d4 <__ratio+0x40>

080082e6 <__copybits>:
 80082e6:	b570      	push	{r4, r5, r6, lr}
 80082e8:	0014      	movs	r4, r2
 80082ea:	0005      	movs	r5, r0
 80082ec:	3901      	subs	r1, #1
 80082ee:	6913      	ldr	r3, [r2, #16]
 80082f0:	1149      	asrs	r1, r1, #5
 80082f2:	3101      	adds	r1, #1
 80082f4:	0089      	lsls	r1, r1, #2
 80082f6:	3414      	adds	r4, #20
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	1841      	adds	r1, r0, r1
 80082fc:	18e3      	adds	r3, r4, r3
 80082fe:	42a3      	cmp	r3, r4
 8008300:	d80d      	bhi.n	800831e <__copybits+0x38>
 8008302:	0014      	movs	r4, r2
 8008304:	3411      	adds	r4, #17
 8008306:	2500      	movs	r5, #0
 8008308:	429c      	cmp	r4, r3
 800830a:	d803      	bhi.n	8008314 <__copybits+0x2e>
 800830c:	1a9b      	subs	r3, r3, r2
 800830e:	3b11      	subs	r3, #17
 8008310:	089b      	lsrs	r3, r3, #2
 8008312:	009d      	lsls	r5, r3, #2
 8008314:	2300      	movs	r3, #0
 8008316:	1940      	adds	r0, r0, r5
 8008318:	4281      	cmp	r1, r0
 800831a:	d803      	bhi.n	8008324 <__copybits+0x3e>
 800831c:	bd70      	pop	{r4, r5, r6, pc}
 800831e:	cc40      	ldmia	r4!, {r6}
 8008320:	c540      	stmia	r5!, {r6}
 8008322:	e7ec      	b.n	80082fe <__copybits+0x18>
 8008324:	c008      	stmia	r0!, {r3}
 8008326:	e7f7      	b.n	8008318 <__copybits+0x32>

08008328 <__any_on>:
 8008328:	0002      	movs	r2, r0
 800832a:	6900      	ldr	r0, [r0, #16]
 800832c:	b510      	push	{r4, lr}
 800832e:	3214      	adds	r2, #20
 8008330:	114b      	asrs	r3, r1, #5
 8008332:	4298      	cmp	r0, r3
 8008334:	db13      	blt.n	800835e <__any_on+0x36>
 8008336:	dd0c      	ble.n	8008352 <__any_on+0x2a>
 8008338:	241f      	movs	r4, #31
 800833a:	0008      	movs	r0, r1
 800833c:	4020      	ands	r0, r4
 800833e:	4221      	tst	r1, r4
 8008340:	d007      	beq.n	8008352 <__any_on+0x2a>
 8008342:	0099      	lsls	r1, r3, #2
 8008344:	588c      	ldr	r4, [r1, r2]
 8008346:	0021      	movs	r1, r4
 8008348:	40c1      	lsrs	r1, r0
 800834a:	4081      	lsls	r1, r0
 800834c:	2001      	movs	r0, #1
 800834e:	428c      	cmp	r4, r1
 8008350:	d104      	bne.n	800835c <__any_on+0x34>
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	18d3      	adds	r3, r2, r3
 8008356:	4293      	cmp	r3, r2
 8008358:	d803      	bhi.n	8008362 <__any_on+0x3a>
 800835a:	2000      	movs	r0, #0
 800835c:	bd10      	pop	{r4, pc}
 800835e:	0003      	movs	r3, r0
 8008360:	e7f7      	b.n	8008352 <__any_on+0x2a>
 8008362:	3b04      	subs	r3, #4
 8008364:	6819      	ldr	r1, [r3, #0]
 8008366:	2900      	cmp	r1, #0
 8008368:	d0f5      	beq.n	8008356 <__any_on+0x2e>
 800836a:	2001      	movs	r0, #1
 800836c:	e7f6      	b.n	800835c <__any_on+0x34>
	...

08008370 <sulp>:
 8008370:	b570      	push	{r4, r5, r6, lr}
 8008372:	0016      	movs	r6, r2
 8008374:	000d      	movs	r5, r1
 8008376:	f7ff fec5 	bl	8008104 <__ulp>
 800837a:	2e00      	cmp	r6, #0
 800837c:	d00d      	beq.n	800839a <sulp+0x2a>
 800837e:	236b      	movs	r3, #107	; 0x6b
 8008380:	006a      	lsls	r2, r5, #1
 8008382:	0d52      	lsrs	r2, r2, #21
 8008384:	1a9b      	subs	r3, r3, r2
 8008386:	2b00      	cmp	r3, #0
 8008388:	dd07      	ble.n	800839a <sulp+0x2a>
 800838a:	2400      	movs	r4, #0
 800838c:	4a03      	ldr	r2, [pc, #12]	; (800839c <sulp+0x2c>)
 800838e:	051b      	lsls	r3, r3, #20
 8008390:	189d      	adds	r5, r3, r2
 8008392:	002b      	movs	r3, r5
 8008394:	0022      	movs	r2, r4
 8008396:	f7f9 facd 	bl	8001934 <__aeabi_dmul>
 800839a:	bd70      	pop	{r4, r5, r6, pc}
 800839c:	3ff00000 	.word	0x3ff00000

080083a0 <_strtod_l>:
 80083a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083a2:	b0a1      	sub	sp, #132	; 0x84
 80083a4:	9219      	str	r2, [sp, #100]	; 0x64
 80083a6:	2200      	movs	r2, #0
 80083a8:	2600      	movs	r6, #0
 80083aa:	2700      	movs	r7, #0
 80083ac:	9004      	str	r0, [sp, #16]
 80083ae:	9107      	str	r1, [sp, #28]
 80083b0:	921c      	str	r2, [sp, #112]	; 0x70
 80083b2:	911b      	str	r1, [sp, #108]	; 0x6c
 80083b4:	780a      	ldrb	r2, [r1, #0]
 80083b6:	2a2b      	cmp	r2, #43	; 0x2b
 80083b8:	d055      	beq.n	8008466 <_strtod_l+0xc6>
 80083ba:	d841      	bhi.n	8008440 <_strtod_l+0xa0>
 80083bc:	2a0d      	cmp	r2, #13
 80083be:	d83b      	bhi.n	8008438 <_strtod_l+0x98>
 80083c0:	2a08      	cmp	r2, #8
 80083c2:	d83b      	bhi.n	800843c <_strtod_l+0x9c>
 80083c4:	2a00      	cmp	r2, #0
 80083c6:	d044      	beq.n	8008452 <_strtod_l+0xb2>
 80083c8:	2200      	movs	r2, #0
 80083ca:	920f      	str	r2, [sp, #60]	; 0x3c
 80083cc:	2100      	movs	r1, #0
 80083ce:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80083d0:	9109      	str	r1, [sp, #36]	; 0x24
 80083d2:	782a      	ldrb	r2, [r5, #0]
 80083d4:	2a30      	cmp	r2, #48	; 0x30
 80083d6:	d000      	beq.n	80083da <_strtod_l+0x3a>
 80083d8:	e085      	b.n	80084e6 <_strtod_l+0x146>
 80083da:	786a      	ldrb	r2, [r5, #1]
 80083dc:	3120      	adds	r1, #32
 80083de:	438a      	bics	r2, r1
 80083e0:	2a58      	cmp	r2, #88	; 0x58
 80083e2:	d000      	beq.n	80083e6 <_strtod_l+0x46>
 80083e4:	e075      	b.n	80084d2 <_strtod_l+0x132>
 80083e6:	9302      	str	r3, [sp, #8]
 80083e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083ea:	4a97      	ldr	r2, [pc, #604]	; (8008648 <_strtod_l+0x2a8>)
 80083ec:	9301      	str	r3, [sp, #4]
 80083ee:	ab1c      	add	r3, sp, #112	; 0x70
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	9804      	ldr	r0, [sp, #16]
 80083f4:	ab1d      	add	r3, sp, #116	; 0x74
 80083f6:	a91b      	add	r1, sp, #108	; 0x6c
 80083f8:	f001 f982 	bl	8009700 <__gethex>
 80083fc:	230f      	movs	r3, #15
 80083fe:	0002      	movs	r2, r0
 8008400:	401a      	ands	r2, r3
 8008402:	0004      	movs	r4, r0
 8008404:	9205      	str	r2, [sp, #20]
 8008406:	4218      	tst	r0, r3
 8008408:	d005      	beq.n	8008416 <_strtod_l+0x76>
 800840a:	2a06      	cmp	r2, #6
 800840c:	d12d      	bne.n	800846a <_strtod_l+0xca>
 800840e:	1c6b      	adds	r3, r5, #1
 8008410:	931b      	str	r3, [sp, #108]	; 0x6c
 8008412:	2300      	movs	r3, #0
 8008414:	930f      	str	r3, [sp, #60]	; 0x3c
 8008416:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008418:	2b00      	cmp	r3, #0
 800841a:	d002      	beq.n	8008422 <_strtod_l+0x82>
 800841c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800841e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008420:	6013      	str	r3, [r2, #0]
 8008422:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008424:	2b00      	cmp	r3, #0
 8008426:	d01b      	beq.n	8008460 <_strtod_l+0xc0>
 8008428:	2380      	movs	r3, #128	; 0x80
 800842a:	0032      	movs	r2, r6
 800842c:	061b      	lsls	r3, r3, #24
 800842e:	18fb      	adds	r3, r7, r3
 8008430:	0010      	movs	r0, r2
 8008432:	0019      	movs	r1, r3
 8008434:	b021      	add	sp, #132	; 0x84
 8008436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008438:	2a20      	cmp	r2, #32
 800843a:	d1c5      	bne.n	80083c8 <_strtod_l+0x28>
 800843c:	3101      	adds	r1, #1
 800843e:	e7b8      	b.n	80083b2 <_strtod_l+0x12>
 8008440:	2a2d      	cmp	r2, #45	; 0x2d
 8008442:	d1c1      	bne.n	80083c8 <_strtod_l+0x28>
 8008444:	3a2c      	subs	r2, #44	; 0x2c
 8008446:	920f      	str	r2, [sp, #60]	; 0x3c
 8008448:	1c4a      	adds	r2, r1, #1
 800844a:	921b      	str	r2, [sp, #108]	; 0x6c
 800844c:	784a      	ldrb	r2, [r1, #1]
 800844e:	2a00      	cmp	r2, #0
 8008450:	d1bc      	bne.n	80083cc <_strtod_l+0x2c>
 8008452:	9b07      	ldr	r3, [sp, #28]
 8008454:	931b      	str	r3, [sp, #108]	; 0x6c
 8008456:	2300      	movs	r3, #0
 8008458:	930f      	str	r3, [sp, #60]	; 0x3c
 800845a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1dd      	bne.n	800841c <_strtod_l+0x7c>
 8008460:	0032      	movs	r2, r6
 8008462:	003b      	movs	r3, r7
 8008464:	e7e4      	b.n	8008430 <_strtod_l+0x90>
 8008466:	2200      	movs	r2, #0
 8008468:	e7ed      	b.n	8008446 <_strtod_l+0xa6>
 800846a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800846c:	2a00      	cmp	r2, #0
 800846e:	d007      	beq.n	8008480 <_strtod_l+0xe0>
 8008470:	2135      	movs	r1, #53	; 0x35
 8008472:	a81e      	add	r0, sp, #120	; 0x78
 8008474:	f7ff ff37 	bl	80082e6 <__copybits>
 8008478:	991c      	ldr	r1, [sp, #112]	; 0x70
 800847a:	9804      	ldr	r0, [sp, #16]
 800847c:	f7ff fb00 	bl	8007a80 <_Bfree>
 8008480:	9805      	ldr	r0, [sp, #20]
 8008482:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008484:	3801      	subs	r0, #1
 8008486:	2804      	cmp	r0, #4
 8008488:	d806      	bhi.n	8008498 <_strtod_l+0xf8>
 800848a:	f7f7 fe45 	bl	8000118 <__gnu_thumb1_case_uqi>
 800848e:	0312      	.short	0x0312
 8008490:	1e1c      	.short	0x1e1c
 8008492:	12          	.byte	0x12
 8008493:	00          	.byte	0x00
 8008494:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8008496:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8008498:	05e4      	lsls	r4, r4, #23
 800849a:	d502      	bpl.n	80084a2 <_strtod_l+0x102>
 800849c:	2380      	movs	r3, #128	; 0x80
 800849e:	061b      	lsls	r3, r3, #24
 80084a0:	431f      	orrs	r7, r3
 80084a2:	4b6a      	ldr	r3, [pc, #424]	; (800864c <_strtod_l+0x2ac>)
 80084a4:	423b      	tst	r3, r7
 80084a6:	d1b6      	bne.n	8008416 <_strtod_l+0x76>
 80084a8:	f7fe fac4 	bl	8006a34 <__errno>
 80084ac:	2322      	movs	r3, #34	; 0x22
 80084ae:	6003      	str	r3, [r0, #0]
 80084b0:	e7b1      	b.n	8008416 <_strtod_l+0x76>
 80084b2:	4967      	ldr	r1, [pc, #412]	; (8008650 <_strtod_l+0x2b0>)
 80084b4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80084b6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80084b8:	400a      	ands	r2, r1
 80084ba:	4966      	ldr	r1, [pc, #408]	; (8008654 <_strtod_l+0x2b4>)
 80084bc:	185b      	adds	r3, r3, r1
 80084be:	051b      	lsls	r3, r3, #20
 80084c0:	431a      	orrs	r2, r3
 80084c2:	0017      	movs	r7, r2
 80084c4:	e7e8      	b.n	8008498 <_strtod_l+0xf8>
 80084c6:	4f61      	ldr	r7, [pc, #388]	; (800864c <_strtod_l+0x2ac>)
 80084c8:	e7e6      	b.n	8008498 <_strtod_l+0xf8>
 80084ca:	2601      	movs	r6, #1
 80084cc:	4f62      	ldr	r7, [pc, #392]	; (8008658 <_strtod_l+0x2b8>)
 80084ce:	4276      	negs	r6, r6
 80084d0:	e7e2      	b.n	8008498 <_strtod_l+0xf8>
 80084d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80084d4:	1c5a      	adds	r2, r3, #1
 80084d6:	921b      	str	r2, [sp, #108]	; 0x6c
 80084d8:	785b      	ldrb	r3, [r3, #1]
 80084da:	2b30      	cmp	r3, #48	; 0x30
 80084dc:	d0f9      	beq.n	80084d2 <_strtod_l+0x132>
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d099      	beq.n	8008416 <_strtod_l+0x76>
 80084e2:	2301      	movs	r3, #1
 80084e4:	9309      	str	r3, [sp, #36]	; 0x24
 80084e6:	2500      	movs	r5, #0
 80084e8:	220a      	movs	r2, #10
 80084ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80084ec:	950d      	str	r5, [sp, #52]	; 0x34
 80084ee:	9310      	str	r3, [sp, #64]	; 0x40
 80084f0:	9508      	str	r5, [sp, #32]
 80084f2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80084f4:	7804      	ldrb	r4, [r0, #0]
 80084f6:	0023      	movs	r3, r4
 80084f8:	3b30      	subs	r3, #48	; 0x30
 80084fa:	b2d9      	uxtb	r1, r3
 80084fc:	2909      	cmp	r1, #9
 80084fe:	d927      	bls.n	8008550 <_strtod_l+0x1b0>
 8008500:	2201      	movs	r2, #1
 8008502:	4956      	ldr	r1, [pc, #344]	; (800865c <_strtod_l+0x2bc>)
 8008504:	f001 f812 	bl	800952c <strncmp>
 8008508:	2800      	cmp	r0, #0
 800850a:	d031      	beq.n	8008570 <_strtod_l+0x1d0>
 800850c:	2000      	movs	r0, #0
 800850e:	0023      	movs	r3, r4
 8008510:	4684      	mov	ip, r0
 8008512:	9a08      	ldr	r2, [sp, #32]
 8008514:	900c      	str	r0, [sp, #48]	; 0x30
 8008516:	9205      	str	r2, [sp, #20]
 8008518:	2220      	movs	r2, #32
 800851a:	0019      	movs	r1, r3
 800851c:	4391      	bics	r1, r2
 800851e:	000a      	movs	r2, r1
 8008520:	2100      	movs	r1, #0
 8008522:	9106      	str	r1, [sp, #24]
 8008524:	2a45      	cmp	r2, #69	; 0x45
 8008526:	d000      	beq.n	800852a <_strtod_l+0x18a>
 8008528:	e0c2      	b.n	80086b0 <_strtod_l+0x310>
 800852a:	9b05      	ldr	r3, [sp, #20]
 800852c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800852e:	4303      	orrs	r3, r0
 8008530:	4313      	orrs	r3, r2
 8008532:	428b      	cmp	r3, r1
 8008534:	d08d      	beq.n	8008452 <_strtod_l+0xb2>
 8008536:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008538:	9307      	str	r3, [sp, #28]
 800853a:	3301      	adds	r3, #1
 800853c:	931b      	str	r3, [sp, #108]	; 0x6c
 800853e:	9b07      	ldr	r3, [sp, #28]
 8008540:	785b      	ldrb	r3, [r3, #1]
 8008542:	2b2b      	cmp	r3, #43	; 0x2b
 8008544:	d071      	beq.n	800862a <_strtod_l+0x28a>
 8008546:	000c      	movs	r4, r1
 8008548:	2b2d      	cmp	r3, #45	; 0x2d
 800854a:	d174      	bne.n	8008636 <_strtod_l+0x296>
 800854c:	2401      	movs	r4, #1
 800854e:	e06d      	b.n	800862c <_strtod_l+0x28c>
 8008550:	9908      	ldr	r1, [sp, #32]
 8008552:	2908      	cmp	r1, #8
 8008554:	dc09      	bgt.n	800856a <_strtod_l+0x1ca>
 8008556:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008558:	4351      	muls	r1, r2
 800855a:	185b      	adds	r3, r3, r1
 800855c:	930d      	str	r3, [sp, #52]	; 0x34
 800855e:	9b08      	ldr	r3, [sp, #32]
 8008560:	3001      	adds	r0, #1
 8008562:	3301      	adds	r3, #1
 8008564:	9308      	str	r3, [sp, #32]
 8008566:	901b      	str	r0, [sp, #108]	; 0x6c
 8008568:	e7c3      	b.n	80084f2 <_strtod_l+0x152>
 800856a:	4355      	muls	r5, r2
 800856c:	195d      	adds	r5, r3, r5
 800856e:	e7f6      	b.n	800855e <_strtod_l+0x1be>
 8008570:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008572:	1c5a      	adds	r2, r3, #1
 8008574:	921b      	str	r2, [sp, #108]	; 0x6c
 8008576:	9a08      	ldr	r2, [sp, #32]
 8008578:	785b      	ldrb	r3, [r3, #1]
 800857a:	2a00      	cmp	r2, #0
 800857c:	d03a      	beq.n	80085f4 <_strtod_l+0x254>
 800857e:	900c      	str	r0, [sp, #48]	; 0x30
 8008580:	9205      	str	r2, [sp, #20]
 8008582:	001a      	movs	r2, r3
 8008584:	3a30      	subs	r2, #48	; 0x30
 8008586:	2a09      	cmp	r2, #9
 8008588:	d912      	bls.n	80085b0 <_strtod_l+0x210>
 800858a:	2201      	movs	r2, #1
 800858c:	4694      	mov	ip, r2
 800858e:	e7c3      	b.n	8008518 <_strtod_l+0x178>
 8008590:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008592:	3001      	adds	r0, #1
 8008594:	1c5a      	adds	r2, r3, #1
 8008596:	921b      	str	r2, [sp, #108]	; 0x6c
 8008598:	785b      	ldrb	r3, [r3, #1]
 800859a:	2b30      	cmp	r3, #48	; 0x30
 800859c:	d0f8      	beq.n	8008590 <_strtod_l+0x1f0>
 800859e:	001a      	movs	r2, r3
 80085a0:	3a31      	subs	r2, #49	; 0x31
 80085a2:	2a08      	cmp	r2, #8
 80085a4:	d83c      	bhi.n	8008620 <_strtod_l+0x280>
 80085a6:	900c      	str	r0, [sp, #48]	; 0x30
 80085a8:	2000      	movs	r0, #0
 80085aa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80085ac:	9005      	str	r0, [sp, #20]
 80085ae:	9210      	str	r2, [sp, #64]	; 0x40
 80085b0:	001a      	movs	r2, r3
 80085b2:	1c41      	adds	r1, r0, #1
 80085b4:	3a30      	subs	r2, #48	; 0x30
 80085b6:	2b30      	cmp	r3, #48	; 0x30
 80085b8:	d016      	beq.n	80085e8 <_strtod_l+0x248>
 80085ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085bc:	185b      	adds	r3, r3, r1
 80085be:	930c      	str	r3, [sp, #48]	; 0x30
 80085c0:	9b05      	ldr	r3, [sp, #20]
 80085c2:	210a      	movs	r1, #10
 80085c4:	469c      	mov	ip, r3
 80085c6:	4484      	add	ip, r0
 80085c8:	4563      	cmp	r3, ip
 80085ca:	d115      	bne.n	80085f8 <_strtod_l+0x258>
 80085cc:	9905      	ldr	r1, [sp, #20]
 80085ce:	9b05      	ldr	r3, [sp, #20]
 80085d0:	3101      	adds	r1, #1
 80085d2:	1809      	adds	r1, r1, r0
 80085d4:	181b      	adds	r3, r3, r0
 80085d6:	9105      	str	r1, [sp, #20]
 80085d8:	2b08      	cmp	r3, #8
 80085da:	dc19      	bgt.n	8008610 <_strtod_l+0x270>
 80085dc:	230a      	movs	r3, #10
 80085de:	990d      	ldr	r1, [sp, #52]	; 0x34
 80085e0:	434b      	muls	r3, r1
 80085e2:	2100      	movs	r1, #0
 80085e4:	18d3      	adds	r3, r2, r3
 80085e6:	930d      	str	r3, [sp, #52]	; 0x34
 80085e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80085ea:	0008      	movs	r0, r1
 80085ec:	1c5a      	adds	r2, r3, #1
 80085ee:	921b      	str	r2, [sp, #108]	; 0x6c
 80085f0:	785b      	ldrb	r3, [r3, #1]
 80085f2:	e7c6      	b.n	8008582 <_strtod_l+0x1e2>
 80085f4:	9808      	ldr	r0, [sp, #32]
 80085f6:	e7d0      	b.n	800859a <_strtod_l+0x1fa>
 80085f8:	1c5c      	adds	r4, r3, #1
 80085fa:	2b08      	cmp	r3, #8
 80085fc:	dc04      	bgt.n	8008608 <_strtod_l+0x268>
 80085fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008600:	434b      	muls	r3, r1
 8008602:	930d      	str	r3, [sp, #52]	; 0x34
 8008604:	0023      	movs	r3, r4
 8008606:	e7df      	b.n	80085c8 <_strtod_l+0x228>
 8008608:	2c10      	cmp	r4, #16
 800860a:	dcfb      	bgt.n	8008604 <_strtod_l+0x264>
 800860c:	434d      	muls	r5, r1
 800860e:	e7f9      	b.n	8008604 <_strtod_l+0x264>
 8008610:	9b05      	ldr	r3, [sp, #20]
 8008612:	2100      	movs	r1, #0
 8008614:	2b10      	cmp	r3, #16
 8008616:	dce7      	bgt.n	80085e8 <_strtod_l+0x248>
 8008618:	230a      	movs	r3, #10
 800861a:	435d      	muls	r5, r3
 800861c:	1955      	adds	r5, r2, r5
 800861e:	e7e3      	b.n	80085e8 <_strtod_l+0x248>
 8008620:	2200      	movs	r2, #0
 8008622:	920c      	str	r2, [sp, #48]	; 0x30
 8008624:	9205      	str	r2, [sp, #20]
 8008626:	3201      	adds	r2, #1
 8008628:	e7b0      	b.n	800858c <_strtod_l+0x1ec>
 800862a:	2400      	movs	r4, #0
 800862c:	9b07      	ldr	r3, [sp, #28]
 800862e:	3302      	adds	r3, #2
 8008630:	931b      	str	r3, [sp, #108]	; 0x6c
 8008632:	9b07      	ldr	r3, [sp, #28]
 8008634:	789b      	ldrb	r3, [r3, #2]
 8008636:	001a      	movs	r2, r3
 8008638:	3a30      	subs	r2, #48	; 0x30
 800863a:	2a09      	cmp	r2, #9
 800863c:	d914      	bls.n	8008668 <_strtod_l+0x2c8>
 800863e:	9a07      	ldr	r2, [sp, #28]
 8008640:	921b      	str	r2, [sp, #108]	; 0x6c
 8008642:	2200      	movs	r2, #0
 8008644:	e033      	b.n	80086ae <_strtod_l+0x30e>
 8008646:	46c0      	nop			; (mov r8, r8)
 8008648:	0800a680 	.word	0x0800a680
 800864c:	7ff00000 	.word	0x7ff00000
 8008650:	ffefffff 	.word	0xffefffff
 8008654:	00000433 	.word	0x00000433
 8008658:	7fffffff 	.word	0x7fffffff
 800865c:	0800a67c 	.word	0x0800a67c
 8008660:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008662:	1c5a      	adds	r2, r3, #1
 8008664:	921b      	str	r2, [sp, #108]	; 0x6c
 8008666:	785b      	ldrb	r3, [r3, #1]
 8008668:	2b30      	cmp	r3, #48	; 0x30
 800866a:	d0f9      	beq.n	8008660 <_strtod_l+0x2c0>
 800866c:	2200      	movs	r2, #0
 800866e:	9206      	str	r2, [sp, #24]
 8008670:	001a      	movs	r2, r3
 8008672:	3a31      	subs	r2, #49	; 0x31
 8008674:	2a08      	cmp	r2, #8
 8008676:	d81b      	bhi.n	80086b0 <_strtod_l+0x310>
 8008678:	3b30      	subs	r3, #48	; 0x30
 800867a:	930e      	str	r3, [sp, #56]	; 0x38
 800867c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800867e:	9306      	str	r3, [sp, #24]
 8008680:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008682:	1c59      	adds	r1, r3, #1
 8008684:	911b      	str	r1, [sp, #108]	; 0x6c
 8008686:	785b      	ldrb	r3, [r3, #1]
 8008688:	001a      	movs	r2, r3
 800868a:	3a30      	subs	r2, #48	; 0x30
 800868c:	2a09      	cmp	r2, #9
 800868e:	d93a      	bls.n	8008706 <_strtod_l+0x366>
 8008690:	9a06      	ldr	r2, [sp, #24]
 8008692:	1a8a      	subs	r2, r1, r2
 8008694:	49b2      	ldr	r1, [pc, #712]	; (8008960 <_strtod_l+0x5c0>)
 8008696:	9106      	str	r1, [sp, #24]
 8008698:	2a08      	cmp	r2, #8
 800869a:	dc04      	bgt.n	80086a6 <_strtod_l+0x306>
 800869c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800869e:	9206      	str	r2, [sp, #24]
 80086a0:	428a      	cmp	r2, r1
 80086a2:	dd00      	ble.n	80086a6 <_strtod_l+0x306>
 80086a4:	9106      	str	r1, [sp, #24]
 80086a6:	2c00      	cmp	r4, #0
 80086a8:	d002      	beq.n	80086b0 <_strtod_l+0x310>
 80086aa:	9a06      	ldr	r2, [sp, #24]
 80086ac:	4252      	negs	r2, r2
 80086ae:	9206      	str	r2, [sp, #24]
 80086b0:	9a05      	ldr	r2, [sp, #20]
 80086b2:	2a00      	cmp	r2, #0
 80086b4:	d14d      	bne.n	8008752 <_strtod_l+0x3b2>
 80086b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086b8:	4310      	orrs	r0, r2
 80086ba:	d000      	beq.n	80086be <_strtod_l+0x31e>
 80086bc:	e6ab      	b.n	8008416 <_strtod_l+0x76>
 80086be:	4662      	mov	r2, ip
 80086c0:	2a00      	cmp	r2, #0
 80086c2:	d000      	beq.n	80086c6 <_strtod_l+0x326>
 80086c4:	e6c5      	b.n	8008452 <_strtod_l+0xb2>
 80086c6:	2b69      	cmp	r3, #105	; 0x69
 80086c8:	d027      	beq.n	800871a <_strtod_l+0x37a>
 80086ca:	dc23      	bgt.n	8008714 <_strtod_l+0x374>
 80086cc:	2b49      	cmp	r3, #73	; 0x49
 80086ce:	d024      	beq.n	800871a <_strtod_l+0x37a>
 80086d0:	2b4e      	cmp	r3, #78	; 0x4e
 80086d2:	d000      	beq.n	80086d6 <_strtod_l+0x336>
 80086d4:	e6bd      	b.n	8008452 <_strtod_l+0xb2>
 80086d6:	49a3      	ldr	r1, [pc, #652]	; (8008964 <_strtod_l+0x5c4>)
 80086d8:	a81b      	add	r0, sp, #108	; 0x6c
 80086da:	f001 fa47 	bl	8009b6c <__match>
 80086de:	2800      	cmp	r0, #0
 80086e0:	d100      	bne.n	80086e4 <_strtod_l+0x344>
 80086e2:	e6b6      	b.n	8008452 <_strtod_l+0xb2>
 80086e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	2b28      	cmp	r3, #40	; 0x28
 80086ea:	d12c      	bne.n	8008746 <_strtod_l+0x3a6>
 80086ec:	499e      	ldr	r1, [pc, #632]	; (8008968 <_strtod_l+0x5c8>)
 80086ee:	aa1e      	add	r2, sp, #120	; 0x78
 80086f0:	a81b      	add	r0, sp, #108	; 0x6c
 80086f2:	f001 fa4f 	bl	8009b94 <__hexnan>
 80086f6:	2805      	cmp	r0, #5
 80086f8:	d125      	bne.n	8008746 <_strtod_l+0x3a6>
 80086fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80086fc:	4a9b      	ldr	r2, [pc, #620]	; (800896c <_strtod_l+0x5cc>)
 80086fe:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8008700:	431a      	orrs	r2, r3
 8008702:	0017      	movs	r7, r2
 8008704:	e687      	b.n	8008416 <_strtod_l+0x76>
 8008706:	220a      	movs	r2, #10
 8008708:	990e      	ldr	r1, [sp, #56]	; 0x38
 800870a:	434a      	muls	r2, r1
 800870c:	18d2      	adds	r2, r2, r3
 800870e:	3a30      	subs	r2, #48	; 0x30
 8008710:	920e      	str	r2, [sp, #56]	; 0x38
 8008712:	e7b5      	b.n	8008680 <_strtod_l+0x2e0>
 8008714:	2b6e      	cmp	r3, #110	; 0x6e
 8008716:	d0de      	beq.n	80086d6 <_strtod_l+0x336>
 8008718:	e69b      	b.n	8008452 <_strtod_l+0xb2>
 800871a:	4995      	ldr	r1, [pc, #596]	; (8008970 <_strtod_l+0x5d0>)
 800871c:	a81b      	add	r0, sp, #108	; 0x6c
 800871e:	f001 fa25 	bl	8009b6c <__match>
 8008722:	2800      	cmp	r0, #0
 8008724:	d100      	bne.n	8008728 <_strtod_l+0x388>
 8008726:	e694      	b.n	8008452 <_strtod_l+0xb2>
 8008728:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800872a:	4992      	ldr	r1, [pc, #584]	; (8008974 <_strtod_l+0x5d4>)
 800872c:	3b01      	subs	r3, #1
 800872e:	a81b      	add	r0, sp, #108	; 0x6c
 8008730:	931b      	str	r3, [sp, #108]	; 0x6c
 8008732:	f001 fa1b 	bl	8009b6c <__match>
 8008736:	2800      	cmp	r0, #0
 8008738:	d102      	bne.n	8008740 <_strtod_l+0x3a0>
 800873a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800873c:	3301      	adds	r3, #1
 800873e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008740:	2600      	movs	r6, #0
 8008742:	4f8a      	ldr	r7, [pc, #552]	; (800896c <_strtod_l+0x5cc>)
 8008744:	e667      	b.n	8008416 <_strtod_l+0x76>
 8008746:	488c      	ldr	r0, [pc, #560]	; (8008978 <_strtod_l+0x5d8>)
 8008748:	f000 ff1e 	bl	8009588 <nan>
 800874c:	0006      	movs	r6, r0
 800874e:	000f      	movs	r7, r1
 8008750:	e661      	b.n	8008416 <_strtod_l+0x76>
 8008752:	9b06      	ldr	r3, [sp, #24]
 8008754:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008756:	1a9b      	subs	r3, r3, r2
 8008758:	9309      	str	r3, [sp, #36]	; 0x24
 800875a:	9b08      	ldr	r3, [sp, #32]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d101      	bne.n	8008764 <_strtod_l+0x3c4>
 8008760:	9b05      	ldr	r3, [sp, #20]
 8008762:	9308      	str	r3, [sp, #32]
 8008764:	9c05      	ldr	r4, [sp, #20]
 8008766:	2c10      	cmp	r4, #16
 8008768:	dd00      	ble.n	800876c <_strtod_l+0x3cc>
 800876a:	2410      	movs	r4, #16
 800876c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800876e:	f7f9 ffa9 	bl	80026c4 <__aeabi_ui2d>
 8008772:	9b05      	ldr	r3, [sp, #20]
 8008774:	0006      	movs	r6, r0
 8008776:	000f      	movs	r7, r1
 8008778:	2b09      	cmp	r3, #9
 800877a:	dd15      	ble.n	80087a8 <_strtod_l+0x408>
 800877c:	0022      	movs	r2, r4
 800877e:	4b7f      	ldr	r3, [pc, #508]	; (800897c <_strtod_l+0x5dc>)
 8008780:	3a09      	subs	r2, #9
 8008782:	00d2      	lsls	r2, r2, #3
 8008784:	189b      	adds	r3, r3, r2
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	f7f9 f8d3 	bl	8001934 <__aeabi_dmul>
 800878e:	0006      	movs	r6, r0
 8008790:	0028      	movs	r0, r5
 8008792:	000f      	movs	r7, r1
 8008794:	f7f9 ff96 	bl	80026c4 <__aeabi_ui2d>
 8008798:	0002      	movs	r2, r0
 800879a:	000b      	movs	r3, r1
 800879c:	0030      	movs	r0, r6
 800879e:	0039      	movs	r1, r7
 80087a0:	f7f8 f96e 	bl	8000a80 <__aeabi_dadd>
 80087a4:	0006      	movs	r6, r0
 80087a6:	000f      	movs	r7, r1
 80087a8:	9b05      	ldr	r3, [sp, #20]
 80087aa:	2b0f      	cmp	r3, #15
 80087ac:	dc39      	bgt.n	8008822 <_strtod_l+0x482>
 80087ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d100      	bne.n	80087b6 <_strtod_l+0x416>
 80087b4:	e62f      	b.n	8008416 <_strtod_l+0x76>
 80087b6:	dd24      	ble.n	8008802 <_strtod_l+0x462>
 80087b8:	2b16      	cmp	r3, #22
 80087ba:	dc09      	bgt.n	80087d0 <_strtod_l+0x430>
 80087bc:	496f      	ldr	r1, [pc, #444]	; (800897c <_strtod_l+0x5dc>)
 80087be:	00db      	lsls	r3, r3, #3
 80087c0:	18c9      	adds	r1, r1, r3
 80087c2:	0032      	movs	r2, r6
 80087c4:	6808      	ldr	r0, [r1, #0]
 80087c6:	6849      	ldr	r1, [r1, #4]
 80087c8:	003b      	movs	r3, r7
 80087ca:	f7f9 f8b3 	bl	8001934 <__aeabi_dmul>
 80087ce:	e7bd      	b.n	800874c <_strtod_l+0x3ac>
 80087d0:	2325      	movs	r3, #37	; 0x25
 80087d2:	9a05      	ldr	r2, [sp, #20]
 80087d4:	1a9b      	subs	r3, r3, r2
 80087d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087d8:	4293      	cmp	r3, r2
 80087da:	db22      	blt.n	8008822 <_strtod_l+0x482>
 80087dc:	240f      	movs	r4, #15
 80087de:	9b05      	ldr	r3, [sp, #20]
 80087e0:	4d66      	ldr	r5, [pc, #408]	; (800897c <_strtod_l+0x5dc>)
 80087e2:	1ae4      	subs	r4, r4, r3
 80087e4:	00e1      	lsls	r1, r4, #3
 80087e6:	1869      	adds	r1, r5, r1
 80087e8:	0032      	movs	r2, r6
 80087ea:	6808      	ldr	r0, [r1, #0]
 80087ec:	6849      	ldr	r1, [r1, #4]
 80087ee:	003b      	movs	r3, r7
 80087f0:	f7f9 f8a0 	bl	8001934 <__aeabi_dmul>
 80087f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087f6:	1b1c      	subs	r4, r3, r4
 80087f8:	00e4      	lsls	r4, r4, #3
 80087fa:	192d      	adds	r5, r5, r4
 80087fc:	682a      	ldr	r2, [r5, #0]
 80087fe:	686b      	ldr	r3, [r5, #4]
 8008800:	e7e3      	b.n	80087ca <_strtod_l+0x42a>
 8008802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008804:	3316      	adds	r3, #22
 8008806:	db0c      	blt.n	8008822 <_strtod_l+0x482>
 8008808:	9906      	ldr	r1, [sp, #24]
 800880a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800880c:	4b5b      	ldr	r3, [pc, #364]	; (800897c <_strtod_l+0x5dc>)
 800880e:	1a52      	subs	r2, r2, r1
 8008810:	00d2      	lsls	r2, r2, #3
 8008812:	189b      	adds	r3, r3, r2
 8008814:	0030      	movs	r0, r6
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	0039      	movs	r1, r7
 800881c:	f7f8 fc90 	bl	8001140 <__aeabi_ddiv>
 8008820:	e794      	b.n	800874c <_strtod_l+0x3ac>
 8008822:	9b05      	ldr	r3, [sp, #20]
 8008824:	1b1c      	subs	r4, r3, r4
 8008826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008828:	18e4      	adds	r4, r4, r3
 800882a:	2c00      	cmp	r4, #0
 800882c:	dd72      	ble.n	8008914 <_strtod_l+0x574>
 800882e:	220f      	movs	r2, #15
 8008830:	0023      	movs	r3, r4
 8008832:	4013      	ands	r3, r2
 8008834:	4214      	tst	r4, r2
 8008836:	d00a      	beq.n	800884e <_strtod_l+0x4ae>
 8008838:	4950      	ldr	r1, [pc, #320]	; (800897c <_strtod_l+0x5dc>)
 800883a:	00db      	lsls	r3, r3, #3
 800883c:	18c9      	adds	r1, r1, r3
 800883e:	0032      	movs	r2, r6
 8008840:	6808      	ldr	r0, [r1, #0]
 8008842:	6849      	ldr	r1, [r1, #4]
 8008844:	003b      	movs	r3, r7
 8008846:	f7f9 f875 	bl	8001934 <__aeabi_dmul>
 800884a:	0006      	movs	r6, r0
 800884c:	000f      	movs	r7, r1
 800884e:	230f      	movs	r3, #15
 8008850:	439c      	bics	r4, r3
 8008852:	d04a      	beq.n	80088ea <_strtod_l+0x54a>
 8008854:	3326      	adds	r3, #38	; 0x26
 8008856:	33ff      	adds	r3, #255	; 0xff
 8008858:	429c      	cmp	r4, r3
 800885a:	dd22      	ble.n	80088a2 <_strtod_l+0x502>
 800885c:	2300      	movs	r3, #0
 800885e:	9305      	str	r3, [sp, #20]
 8008860:	9306      	str	r3, [sp, #24]
 8008862:	930d      	str	r3, [sp, #52]	; 0x34
 8008864:	9308      	str	r3, [sp, #32]
 8008866:	2322      	movs	r3, #34	; 0x22
 8008868:	2600      	movs	r6, #0
 800886a:	9a04      	ldr	r2, [sp, #16]
 800886c:	4f3f      	ldr	r7, [pc, #252]	; (800896c <_strtod_l+0x5cc>)
 800886e:	6013      	str	r3, [r2, #0]
 8008870:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008872:	42b3      	cmp	r3, r6
 8008874:	d100      	bne.n	8008878 <_strtod_l+0x4d8>
 8008876:	e5ce      	b.n	8008416 <_strtod_l+0x76>
 8008878:	991c      	ldr	r1, [sp, #112]	; 0x70
 800887a:	9804      	ldr	r0, [sp, #16]
 800887c:	f7ff f900 	bl	8007a80 <_Bfree>
 8008880:	9908      	ldr	r1, [sp, #32]
 8008882:	9804      	ldr	r0, [sp, #16]
 8008884:	f7ff f8fc 	bl	8007a80 <_Bfree>
 8008888:	9906      	ldr	r1, [sp, #24]
 800888a:	9804      	ldr	r0, [sp, #16]
 800888c:	f7ff f8f8 	bl	8007a80 <_Bfree>
 8008890:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008892:	9804      	ldr	r0, [sp, #16]
 8008894:	f7ff f8f4 	bl	8007a80 <_Bfree>
 8008898:	9905      	ldr	r1, [sp, #20]
 800889a:	9804      	ldr	r0, [sp, #16]
 800889c:	f7ff f8f0 	bl	8007a80 <_Bfree>
 80088a0:	e5b9      	b.n	8008416 <_strtod_l+0x76>
 80088a2:	2300      	movs	r3, #0
 80088a4:	0030      	movs	r0, r6
 80088a6:	0039      	movs	r1, r7
 80088a8:	4d35      	ldr	r5, [pc, #212]	; (8008980 <_strtod_l+0x5e0>)
 80088aa:	1124      	asrs	r4, r4, #4
 80088ac:	9307      	str	r3, [sp, #28]
 80088ae:	2c01      	cmp	r4, #1
 80088b0:	dc1e      	bgt.n	80088f0 <_strtod_l+0x550>
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <_strtod_l+0x51a>
 80088b6:	0006      	movs	r6, r0
 80088b8:	000f      	movs	r7, r1
 80088ba:	4b32      	ldr	r3, [pc, #200]	; (8008984 <_strtod_l+0x5e4>)
 80088bc:	9a07      	ldr	r2, [sp, #28]
 80088be:	18ff      	adds	r7, r7, r3
 80088c0:	4b2f      	ldr	r3, [pc, #188]	; (8008980 <_strtod_l+0x5e0>)
 80088c2:	00d2      	lsls	r2, r2, #3
 80088c4:	189d      	adds	r5, r3, r2
 80088c6:	6828      	ldr	r0, [r5, #0]
 80088c8:	6869      	ldr	r1, [r5, #4]
 80088ca:	0032      	movs	r2, r6
 80088cc:	003b      	movs	r3, r7
 80088ce:	f7f9 f831 	bl	8001934 <__aeabi_dmul>
 80088d2:	4b26      	ldr	r3, [pc, #152]	; (800896c <_strtod_l+0x5cc>)
 80088d4:	4a2c      	ldr	r2, [pc, #176]	; (8008988 <_strtod_l+0x5e8>)
 80088d6:	0006      	movs	r6, r0
 80088d8:	400b      	ands	r3, r1
 80088da:	4293      	cmp	r3, r2
 80088dc:	d8be      	bhi.n	800885c <_strtod_l+0x4bc>
 80088de:	4a2b      	ldr	r2, [pc, #172]	; (800898c <_strtod_l+0x5ec>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d913      	bls.n	800890c <_strtod_l+0x56c>
 80088e4:	2601      	movs	r6, #1
 80088e6:	4f2a      	ldr	r7, [pc, #168]	; (8008990 <_strtod_l+0x5f0>)
 80088e8:	4276      	negs	r6, r6
 80088ea:	2300      	movs	r3, #0
 80088ec:	9307      	str	r3, [sp, #28]
 80088ee:	e088      	b.n	8008a02 <_strtod_l+0x662>
 80088f0:	2201      	movs	r2, #1
 80088f2:	4214      	tst	r4, r2
 80088f4:	d004      	beq.n	8008900 <_strtod_l+0x560>
 80088f6:	682a      	ldr	r2, [r5, #0]
 80088f8:	686b      	ldr	r3, [r5, #4]
 80088fa:	f7f9 f81b 	bl	8001934 <__aeabi_dmul>
 80088fe:	2301      	movs	r3, #1
 8008900:	9a07      	ldr	r2, [sp, #28]
 8008902:	1064      	asrs	r4, r4, #1
 8008904:	3201      	adds	r2, #1
 8008906:	9207      	str	r2, [sp, #28]
 8008908:	3508      	adds	r5, #8
 800890a:	e7d0      	b.n	80088ae <_strtod_l+0x50e>
 800890c:	23d4      	movs	r3, #212	; 0xd4
 800890e:	049b      	lsls	r3, r3, #18
 8008910:	18cf      	adds	r7, r1, r3
 8008912:	e7ea      	b.n	80088ea <_strtod_l+0x54a>
 8008914:	2c00      	cmp	r4, #0
 8008916:	d0e8      	beq.n	80088ea <_strtod_l+0x54a>
 8008918:	4264      	negs	r4, r4
 800891a:	230f      	movs	r3, #15
 800891c:	0022      	movs	r2, r4
 800891e:	401a      	ands	r2, r3
 8008920:	421c      	tst	r4, r3
 8008922:	d00a      	beq.n	800893a <_strtod_l+0x59a>
 8008924:	4b15      	ldr	r3, [pc, #84]	; (800897c <_strtod_l+0x5dc>)
 8008926:	00d2      	lsls	r2, r2, #3
 8008928:	189b      	adds	r3, r3, r2
 800892a:	0030      	movs	r0, r6
 800892c:	681a      	ldr	r2, [r3, #0]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	0039      	movs	r1, r7
 8008932:	f7f8 fc05 	bl	8001140 <__aeabi_ddiv>
 8008936:	0006      	movs	r6, r0
 8008938:	000f      	movs	r7, r1
 800893a:	1124      	asrs	r4, r4, #4
 800893c:	d0d5      	beq.n	80088ea <_strtod_l+0x54a>
 800893e:	2c1f      	cmp	r4, #31
 8008940:	dd28      	ble.n	8008994 <_strtod_l+0x5f4>
 8008942:	2300      	movs	r3, #0
 8008944:	9305      	str	r3, [sp, #20]
 8008946:	9306      	str	r3, [sp, #24]
 8008948:	930d      	str	r3, [sp, #52]	; 0x34
 800894a:	9308      	str	r3, [sp, #32]
 800894c:	2322      	movs	r3, #34	; 0x22
 800894e:	9a04      	ldr	r2, [sp, #16]
 8008950:	2600      	movs	r6, #0
 8008952:	6013      	str	r3, [r2, #0]
 8008954:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008956:	2700      	movs	r7, #0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d18d      	bne.n	8008878 <_strtod_l+0x4d8>
 800895c:	e55b      	b.n	8008416 <_strtod_l+0x76>
 800895e:	46c0      	nop			; (mov r8, r8)
 8008960:	00004e1f 	.word	0x00004e1f
 8008964:	0800a46e 	.word	0x0800a46e
 8008968:	0800a694 	.word	0x0800a694
 800896c:	7ff00000 	.word	0x7ff00000
 8008970:	0800a466 	.word	0x0800a466
 8008974:	0800a49d 	.word	0x0800a49d
 8008978:	0800a825 	.word	0x0800a825
 800897c:	0800a5a8 	.word	0x0800a5a8
 8008980:	0800a580 	.word	0x0800a580
 8008984:	fcb00000 	.word	0xfcb00000
 8008988:	7ca00000 	.word	0x7ca00000
 800898c:	7c900000 	.word	0x7c900000
 8008990:	7fefffff 	.word	0x7fefffff
 8008994:	2310      	movs	r3, #16
 8008996:	0022      	movs	r2, r4
 8008998:	401a      	ands	r2, r3
 800899a:	9207      	str	r2, [sp, #28]
 800899c:	421c      	tst	r4, r3
 800899e:	d001      	beq.n	80089a4 <_strtod_l+0x604>
 80089a0:	335a      	adds	r3, #90	; 0x5a
 80089a2:	9307      	str	r3, [sp, #28]
 80089a4:	0030      	movs	r0, r6
 80089a6:	0039      	movs	r1, r7
 80089a8:	2300      	movs	r3, #0
 80089aa:	4dc4      	ldr	r5, [pc, #784]	; (8008cbc <_strtod_l+0x91c>)
 80089ac:	2201      	movs	r2, #1
 80089ae:	4214      	tst	r4, r2
 80089b0:	d004      	beq.n	80089bc <_strtod_l+0x61c>
 80089b2:	682a      	ldr	r2, [r5, #0]
 80089b4:	686b      	ldr	r3, [r5, #4]
 80089b6:	f7f8 ffbd 	bl	8001934 <__aeabi_dmul>
 80089ba:	2301      	movs	r3, #1
 80089bc:	1064      	asrs	r4, r4, #1
 80089be:	3508      	adds	r5, #8
 80089c0:	2c00      	cmp	r4, #0
 80089c2:	d1f3      	bne.n	80089ac <_strtod_l+0x60c>
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d001      	beq.n	80089cc <_strtod_l+0x62c>
 80089c8:	0006      	movs	r6, r0
 80089ca:	000f      	movs	r7, r1
 80089cc:	9b07      	ldr	r3, [sp, #28]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d00f      	beq.n	80089f2 <_strtod_l+0x652>
 80089d2:	236b      	movs	r3, #107	; 0x6b
 80089d4:	007a      	lsls	r2, r7, #1
 80089d6:	0d52      	lsrs	r2, r2, #21
 80089d8:	0039      	movs	r1, r7
 80089da:	1a9b      	subs	r3, r3, r2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	dd08      	ble.n	80089f2 <_strtod_l+0x652>
 80089e0:	2b1f      	cmp	r3, #31
 80089e2:	dc00      	bgt.n	80089e6 <_strtod_l+0x646>
 80089e4:	e121      	b.n	8008c2a <_strtod_l+0x88a>
 80089e6:	2600      	movs	r6, #0
 80089e8:	2b34      	cmp	r3, #52	; 0x34
 80089ea:	dc00      	bgt.n	80089ee <_strtod_l+0x64e>
 80089ec:	e116      	b.n	8008c1c <_strtod_l+0x87c>
 80089ee:	27dc      	movs	r7, #220	; 0xdc
 80089f0:	04bf      	lsls	r7, r7, #18
 80089f2:	2200      	movs	r2, #0
 80089f4:	2300      	movs	r3, #0
 80089f6:	0030      	movs	r0, r6
 80089f8:	0039      	movs	r1, r7
 80089fa:	f7f7 fd27 	bl	800044c <__aeabi_dcmpeq>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d19f      	bne.n	8008942 <_strtod_l+0x5a2>
 8008a02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a04:	9a08      	ldr	r2, [sp, #32]
 8008a06:	9300      	str	r3, [sp, #0]
 8008a08:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008a0a:	9b05      	ldr	r3, [sp, #20]
 8008a0c:	9804      	ldr	r0, [sp, #16]
 8008a0e:	f7ff f89f 	bl	8007b50 <__s2b>
 8008a12:	900d      	str	r0, [sp, #52]	; 0x34
 8008a14:	2800      	cmp	r0, #0
 8008a16:	d100      	bne.n	8008a1a <_strtod_l+0x67a>
 8008a18:	e720      	b.n	800885c <_strtod_l+0x4bc>
 8008a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a1c:	9906      	ldr	r1, [sp, #24]
 8008a1e:	17da      	asrs	r2, r3, #31
 8008a20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a22:	1a5b      	subs	r3, r3, r1
 8008a24:	401a      	ands	r2, r3
 8008a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a28:	9215      	str	r2, [sp, #84]	; 0x54
 8008a2a:	43db      	mvns	r3, r3
 8008a2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a2e:	17db      	asrs	r3, r3, #31
 8008a30:	401a      	ands	r2, r3
 8008a32:	2300      	movs	r3, #0
 8008a34:	9218      	str	r2, [sp, #96]	; 0x60
 8008a36:	9305      	str	r3, [sp, #20]
 8008a38:	9306      	str	r3, [sp, #24]
 8008a3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a3c:	9804      	ldr	r0, [sp, #16]
 8008a3e:	6859      	ldr	r1, [r3, #4]
 8008a40:	f7fe ffda 	bl	80079f8 <_Balloc>
 8008a44:	9008      	str	r0, [sp, #32]
 8008a46:	2800      	cmp	r0, #0
 8008a48:	d100      	bne.n	8008a4c <_strtod_l+0x6ac>
 8008a4a:	e70c      	b.n	8008866 <_strtod_l+0x4c6>
 8008a4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a4e:	300c      	adds	r0, #12
 8008a50:	0019      	movs	r1, r3
 8008a52:	691a      	ldr	r2, [r3, #16]
 8008a54:	310c      	adds	r1, #12
 8008a56:	3202      	adds	r2, #2
 8008a58:	0092      	lsls	r2, r2, #2
 8008a5a:	f000 fd8b 	bl	8009574 <memcpy>
 8008a5e:	ab1e      	add	r3, sp, #120	; 0x78
 8008a60:	9301      	str	r3, [sp, #4]
 8008a62:	ab1d      	add	r3, sp, #116	; 0x74
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	0032      	movs	r2, r6
 8008a68:	003b      	movs	r3, r7
 8008a6a:	9804      	ldr	r0, [sp, #16]
 8008a6c:	9610      	str	r6, [sp, #64]	; 0x40
 8008a6e:	9711      	str	r7, [sp, #68]	; 0x44
 8008a70:	f7ff fbb0 	bl	80081d4 <__d2b>
 8008a74:	901c      	str	r0, [sp, #112]	; 0x70
 8008a76:	2800      	cmp	r0, #0
 8008a78:	d100      	bne.n	8008a7c <_strtod_l+0x6dc>
 8008a7a:	e6f4      	b.n	8008866 <_strtod_l+0x4c6>
 8008a7c:	2101      	movs	r1, #1
 8008a7e:	9804      	ldr	r0, [sp, #16]
 8008a80:	f7ff f8fa 	bl	8007c78 <__i2b>
 8008a84:	9006      	str	r0, [sp, #24]
 8008a86:	2800      	cmp	r0, #0
 8008a88:	d100      	bne.n	8008a8c <_strtod_l+0x6ec>
 8008a8a:	e6ec      	b.n	8008866 <_strtod_l+0x4c6>
 8008a8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a8e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008a90:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008a92:	1ad4      	subs	r4, r2, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	db01      	blt.n	8008a9c <_strtod_l+0x6fc>
 8008a98:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8008a9a:	195d      	adds	r5, r3, r5
 8008a9c:	9907      	ldr	r1, [sp, #28]
 8008a9e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008aa0:	1a5b      	subs	r3, r3, r1
 8008aa2:	2136      	movs	r1, #54	; 0x36
 8008aa4:	189b      	adds	r3, r3, r2
 8008aa6:	1a8a      	subs	r2, r1, r2
 8008aa8:	4985      	ldr	r1, [pc, #532]	; (8008cc0 <_strtod_l+0x920>)
 8008aaa:	2001      	movs	r0, #1
 8008aac:	468c      	mov	ip, r1
 8008aae:	2100      	movs	r1, #0
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	9114      	str	r1, [sp, #80]	; 0x50
 8008ab4:	9012      	str	r0, [sp, #72]	; 0x48
 8008ab6:	4563      	cmp	r3, ip
 8008ab8:	da07      	bge.n	8008aca <_strtod_l+0x72a>
 8008aba:	4661      	mov	r1, ip
 8008abc:	1ac9      	subs	r1, r1, r3
 8008abe:	1a52      	subs	r2, r2, r1
 8008ac0:	291f      	cmp	r1, #31
 8008ac2:	dd00      	ble.n	8008ac6 <_strtod_l+0x726>
 8008ac4:	e0b6      	b.n	8008c34 <_strtod_l+0x894>
 8008ac6:	4088      	lsls	r0, r1
 8008ac8:	9012      	str	r0, [sp, #72]	; 0x48
 8008aca:	18ab      	adds	r3, r5, r2
 8008acc:	930c      	str	r3, [sp, #48]	; 0x30
 8008ace:	18a4      	adds	r4, r4, r2
 8008ad0:	9b07      	ldr	r3, [sp, #28]
 8008ad2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ad4:	191c      	adds	r4, r3, r4
 8008ad6:	002b      	movs	r3, r5
 8008ad8:	4295      	cmp	r5, r2
 8008ada:	dd00      	ble.n	8008ade <_strtod_l+0x73e>
 8008adc:	0013      	movs	r3, r2
 8008ade:	42a3      	cmp	r3, r4
 8008ae0:	dd00      	ble.n	8008ae4 <_strtod_l+0x744>
 8008ae2:	0023      	movs	r3, r4
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	dd04      	ble.n	8008af2 <_strtod_l+0x752>
 8008ae8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008aea:	1ae4      	subs	r4, r4, r3
 8008aec:	1ad2      	subs	r2, r2, r3
 8008aee:	920c      	str	r2, [sp, #48]	; 0x30
 8008af0:	1aed      	subs	r5, r5, r3
 8008af2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	dd17      	ble.n	8008b28 <_strtod_l+0x788>
 8008af8:	001a      	movs	r2, r3
 8008afa:	9906      	ldr	r1, [sp, #24]
 8008afc:	9804      	ldr	r0, [sp, #16]
 8008afe:	f7ff f983 	bl	8007e08 <__pow5mult>
 8008b02:	9006      	str	r0, [sp, #24]
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d100      	bne.n	8008b0a <_strtod_l+0x76a>
 8008b08:	e6ad      	b.n	8008866 <_strtod_l+0x4c6>
 8008b0a:	0001      	movs	r1, r0
 8008b0c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008b0e:	9804      	ldr	r0, [sp, #16]
 8008b10:	f7ff f8ca 	bl	8007ca8 <__multiply>
 8008b14:	900e      	str	r0, [sp, #56]	; 0x38
 8008b16:	2800      	cmp	r0, #0
 8008b18:	d100      	bne.n	8008b1c <_strtod_l+0x77c>
 8008b1a:	e6a4      	b.n	8008866 <_strtod_l+0x4c6>
 8008b1c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008b1e:	9804      	ldr	r0, [sp, #16]
 8008b20:	f7fe ffae 	bl	8007a80 <_Bfree>
 8008b24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b26:	931c      	str	r3, [sp, #112]	; 0x70
 8008b28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	dd00      	ble.n	8008b30 <_strtod_l+0x790>
 8008b2e:	e087      	b.n	8008c40 <_strtod_l+0x8a0>
 8008b30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	dd08      	ble.n	8008b48 <_strtod_l+0x7a8>
 8008b36:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008b38:	9908      	ldr	r1, [sp, #32]
 8008b3a:	9804      	ldr	r0, [sp, #16]
 8008b3c:	f7ff f964 	bl	8007e08 <__pow5mult>
 8008b40:	9008      	str	r0, [sp, #32]
 8008b42:	2800      	cmp	r0, #0
 8008b44:	d100      	bne.n	8008b48 <_strtod_l+0x7a8>
 8008b46:	e68e      	b.n	8008866 <_strtod_l+0x4c6>
 8008b48:	2c00      	cmp	r4, #0
 8008b4a:	dd08      	ble.n	8008b5e <_strtod_l+0x7be>
 8008b4c:	0022      	movs	r2, r4
 8008b4e:	9908      	ldr	r1, [sp, #32]
 8008b50:	9804      	ldr	r0, [sp, #16]
 8008b52:	f7ff f9b5 	bl	8007ec0 <__lshift>
 8008b56:	9008      	str	r0, [sp, #32]
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d100      	bne.n	8008b5e <_strtod_l+0x7be>
 8008b5c:	e683      	b.n	8008866 <_strtod_l+0x4c6>
 8008b5e:	2d00      	cmp	r5, #0
 8008b60:	dd08      	ble.n	8008b74 <_strtod_l+0x7d4>
 8008b62:	002a      	movs	r2, r5
 8008b64:	9906      	ldr	r1, [sp, #24]
 8008b66:	9804      	ldr	r0, [sp, #16]
 8008b68:	f7ff f9aa 	bl	8007ec0 <__lshift>
 8008b6c:	9006      	str	r0, [sp, #24]
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	d100      	bne.n	8008b74 <_strtod_l+0x7d4>
 8008b72:	e678      	b.n	8008866 <_strtod_l+0x4c6>
 8008b74:	9a08      	ldr	r2, [sp, #32]
 8008b76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008b78:	9804      	ldr	r0, [sp, #16]
 8008b7a:	f7ff fa2b 	bl	8007fd4 <__mdiff>
 8008b7e:	9005      	str	r0, [sp, #20]
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d100      	bne.n	8008b86 <_strtod_l+0x7e6>
 8008b84:	e66f      	b.n	8008866 <_strtod_l+0x4c6>
 8008b86:	2200      	movs	r2, #0
 8008b88:	68c3      	ldr	r3, [r0, #12]
 8008b8a:	9906      	ldr	r1, [sp, #24]
 8008b8c:	60c2      	str	r2, [r0, #12]
 8008b8e:	930c      	str	r3, [sp, #48]	; 0x30
 8008b90:	f7ff fa04 	bl	8007f9c <__mcmp>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	da5d      	bge.n	8008c54 <_strtod_l+0x8b4>
 8008b98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b9a:	4333      	orrs	r3, r6
 8008b9c:	d000      	beq.n	8008ba0 <_strtod_l+0x800>
 8008b9e:	e088      	b.n	8008cb2 <_strtod_l+0x912>
 8008ba0:	033b      	lsls	r3, r7, #12
 8008ba2:	d000      	beq.n	8008ba6 <_strtod_l+0x806>
 8008ba4:	e085      	b.n	8008cb2 <_strtod_l+0x912>
 8008ba6:	22d6      	movs	r2, #214	; 0xd6
 8008ba8:	4b46      	ldr	r3, [pc, #280]	; (8008cc4 <_strtod_l+0x924>)
 8008baa:	04d2      	lsls	r2, r2, #19
 8008bac:	403b      	ands	r3, r7
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d97f      	bls.n	8008cb2 <_strtod_l+0x912>
 8008bb2:	9b05      	ldr	r3, [sp, #20]
 8008bb4:	695b      	ldr	r3, [r3, #20]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d103      	bne.n	8008bc2 <_strtod_l+0x822>
 8008bba:	9b05      	ldr	r3, [sp, #20]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	dd77      	ble.n	8008cb2 <_strtod_l+0x912>
 8008bc2:	9905      	ldr	r1, [sp, #20]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	9804      	ldr	r0, [sp, #16]
 8008bc8:	f7ff f97a 	bl	8007ec0 <__lshift>
 8008bcc:	9906      	ldr	r1, [sp, #24]
 8008bce:	9005      	str	r0, [sp, #20]
 8008bd0:	f7ff f9e4 	bl	8007f9c <__mcmp>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	dd6c      	ble.n	8008cb2 <_strtod_l+0x912>
 8008bd8:	9907      	ldr	r1, [sp, #28]
 8008bda:	003b      	movs	r3, r7
 8008bdc:	4a39      	ldr	r2, [pc, #228]	; (8008cc4 <_strtod_l+0x924>)
 8008bde:	2900      	cmp	r1, #0
 8008be0:	d100      	bne.n	8008be4 <_strtod_l+0x844>
 8008be2:	e094      	b.n	8008d0e <_strtod_l+0x96e>
 8008be4:	0011      	movs	r1, r2
 8008be6:	20d6      	movs	r0, #214	; 0xd6
 8008be8:	4039      	ands	r1, r7
 8008bea:	04c0      	lsls	r0, r0, #19
 8008bec:	4281      	cmp	r1, r0
 8008bee:	dd00      	ble.n	8008bf2 <_strtod_l+0x852>
 8008bf0:	e08d      	b.n	8008d0e <_strtod_l+0x96e>
 8008bf2:	23dc      	movs	r3, #220	; 0xdc
 8008bf4:	049b      	lsls	r3, r3, #18
 8008bf6:	4299      	cmp	r1, r3
 8008bf8:	dc00      	bgt.n	8008bfc <_strtod_l+0x85c>
 8008bfa:	e6a7      	b.n	800894c <_strtod_l+0x5ac>
 8008bfc:	0030      	movs	r0, r6
 8008bfe:	0039      	movs	r1, r7
 8008c00:	4b31      	ldr	r3, [pc, #196]	; (8008cc8 <_strtod_l+0x928>)
 8008c02:	2200      	movs	r2, #0
 8008c04:	f7f8 fe96 	bl	8001934 <__aeabi_dmul>
 8008c08:	4b2e      	ldr	r3, [pc, #184]	; (8008cc4 <_strtod_l+0x924>)
 8008c0a:	0006      	movs	r6, r0
 8008c0c:	000f      	movs	r7, r1
 8008c0e:	420b      	tst	r3, r1
 8008c10:	d000      	beq.n	8008c14 <_strtod_l+0x874>
 8008c12:	e631      	b.n	8008878 <_strtod_l+0x4d8>
 8008c14:	2322      	movs	r3, #34	; 0x22
 8008c16:	9a04      	ldr	r2, [sp, #16]
 8008c18:	6013      	str	r3, [r2, #0]
 8008c1a:	e62d      	b.n	8008878 <_strtod_l+0x4d8>
 8008c1c:	234b      	movs	r3, #75	; 0x4b
 8008c1e:	1a9a      	subs	r2, r3, r2
 8008c20:	3b4c      	subs	r3, #76	; 0x4c
 8008c22:	4093      	lsls	r3, r2
 8008c24:	4019      	ands	r1, r3
 8008c26:	000f      	movs	r7, r1
 8008c28:	e6e3      	b.n	80089f2 <_strtod_l+0x652>
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	4252      	negs	r2, r2
 8008c2e:	409a      	lsls	r2, r3
 8008c30:	4016      	ands	r6, r2
 8008c32:	e6de      	b.n	80089f2 <_strtod_l+0x652>
 8008c34:	4925      	ldr	r1, [pc, #148]	; (8008ccc <_strtod_l+0x92c>)
 8008c36:	1acb      	subs	r3, r1, r3
 8008c38:	0001      	movs	r1, r0
 8008c3a:	4099      	lsls	r1, r3
 8008c3c:	9114      	str	r1, [sp, #80]	; 0x50
 8008c3e:	e743      	b.n	8008ac8 <_strtod_l+0x728>
 8008c40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c42:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008c44:	9804      	ldr	r0, [sp, #16]
 8008c46:	f7ff f93b 	bl	8007ec0 <__lshift>
 8008c4a:	901c      	str	r0, [sp, #112]	; 0x70
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d000      	beq.n	8008c52 <_strtod_l+0x8b2>
 8008c50:	e76e      	b.n	8008b30 <_strtod_l+0x790>
 8008c52:	e608      	b.n	8008866 <_strtod_l+0x4c6>
 8008c54:	970e      	str	r7, [sp, #56]	; 0x38
 8008c56:	2800      	cmp	r0, #0
 8008c58:	d177      	bne.n	8008d4a <_strtod_l+0x9aa>
 8008c5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c5c:	033b      	lsls	r3, r7, #12
 8008c5e:	0b1b      	lsrs	r3, r3, #12
 8008c60:	2a00      	cmp	r2, #0
 8008c62:	d039      	beq.n	8008cd8 <_strtod_l+0x938>
 8008c64:	4a1a      	ldr	r2, [pc, #104]	; (8008cd0 <_strtod_l+0x930>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d139      	bne.n	8008cde <_strtod_l+0x93e>
 8008c6a:	2101      	movs	r1, #1
 8008c6c:	9b07      	ldr	r3, [sp, #28]
 8008c6e:	4249      	negs	r1, r1
 8008c70:	0032      	movs	r2, r6
 8008c72:	0008      	movs	r0, r1
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00b      	beq.n	8008c90 <_strtod_l+0x8f0>
 8008c78:	24d4      	movs	r4, #212	; 0xd4
 8008c7a:	4b12      	ldr	r3, [pc, #72]	; (8008cc4 <_strtod_l+0x924>)
 8008c7c:	0008      	movs	r0, r1
 8008c7e:	403b      	ands	r3, r7
 8008c80:	04e4      	lsls	r4, r4, #19
 8008c82:	42a3      	cmp	r3, r4
 8008c84:	d804      	bhi.n	8008c90 <_strtod_l+0x8f0>
 8008c86:	306c      	adds	r0, #108	; 0x6c
 8008c88:	0d1b      	lsrs	r3, r3, #20
 8008c8a:	1ac3      	subs	r3, r0, r3
 8008c8c:	4099      	lsls	r1, r3
 8008c8e:	0008      	movs	r0, r1
 8008c90:	4282      	cmp	r2, r0
 8008c92:	d124      	bne.n	8008cde <_strtod_l+0x93e>
 8008c94:	4b0f      	ldr	r3, [pc, #60]	; (8008cd4 <_strtod_l+0x934>)
 8008c96:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c98:	4299      	cmp	r1, r3
 8008c9a:	d102      	bne.n	8008ca2 <_strtod_l+0x902>
 8008c9c:	3201      	adds	r2, #1
 8008c9e:	d100      	bne.n	8008ca2 <_strtod_l+0x902>
 8008ca0:	e5e1      	b.n	8008866 <_strtod_l+0x4c6>
 8008ca2:	4b08      	ldr	r3, [pc, #32]	; (8008cc4 <_strtod_l+0x924>)
 8008ca4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ca6:	2600      	movs	r6, #0
 8008ca8:	401a      	ands	r2, r3
 8008caa:	0013      	movs	r3, r2
 8008cac:	2280      	movs	r2, #128	; 0x80
 8008cae:	0352      	lsls	r2, r2, #13
 8008cb0:	189f      	adds	r7, r3, r2
 8008cb2:	9b07      	ldr	r3, [sp, #28]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d1a1      	bne.n	8008bfc <_strtod_l+0x85c>
 8008cb8:	e5de      	b.n	8008878 <_strtod_l+0x4d8>
 8008cba:	46c0      	nop			; (mov r8, r8)
 8008cbc:	0800a6a8 	.word	0x0800a6a8
 8008cc0:	fffffc02 	.word	0xfffffc02
 8008cc4:	7ff00000 	.word	0x7ff00000
 8008cc8:	39500000 	.word	0x39500000
 8008ccc:	fffffbe2 	.word	0xfffffbe2
 8008cd0:	000fffff 	.word	0x000fffff
 8008cd4:	7fefffff 	.word	0x7fefffff
 8008cd8:	4333      	orrs	r3, r6
 8008cda:	d100      	bne.n	8008cde <_strtod_l+0x93e>
 8008cdc:	e77c      	b.n	8008bd8 <_strtod_l+0x838>
 8008cde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d01d      	beq.n	8008d20 <_strtod_l+0x980>
 8008ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ce6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ce8:	4213      	tst	r3, r2
 8008cea:	d0e2      	beq.n	8008cb2 <_strtod_l+0x912>
 8008cec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cee:	0030      	movs	r0, r6
 8008cf0:	0039      	movs	r1, r7
 8008cf2:	9a07      	ldr	r2, [sp, #28]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d017      	beq.n	8008d28 <_strtod_l+0x988>
 8008cf8:	f7ff fb3a 	bl	8008370 <sulp>
 8008cfc:	0002      	movs	r2, r0
 8008cfe:	000b      	movs	r3, r1
 8008d00:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008d02:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008d04:	f7f7 febc 	bl	8000a80 <__aeabi_dadd>
 8008d08:	0006      	movs	r6, r0
 8008d0a:	000f      	movs	r7, r1
 8008d0c:	e7d1      	b.n	8008cb2 <_strtod_l+0x912>
 8008d0e:	2601      	movs	r6, #1
 8008d10:	4013      	ands	r3, r2
 8008d12:	4a98      	ldr	r2, [pc, #608]	; (8008f74 <_strtod_l+0xbd4>)
 8008d14:	4276      	negs	r6, r6
 8008d16:	189b      	adds	r3, r3, r2
 8008d18:	4a97      	ldr	r2, [pc, #604]	; (8008f78 <_strtod_l+0xbd8>)
 8008d1a:	431a      	orrs	r2, r3
 8008d1c:	0017      	movs	r7, r2
 8008d1e:	e7c8      	b.n	8008cb2 <_strtod_l+0x912>
 8008d20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d22:	4233      	tst	r3, r6
 8008d24:	d0c5      	beq.n	8008cb2 <_strtod_l+0x912>
 8008d26:	e7e1      	b.n	8008cec <_strtod_l+0x94c>
 8008d28:	f7ff fb22 	bl	8008370 <sulp>
 8008d2c:	0002      	movs	r2, r0
 8008d2e:	000b      	movs	r3, r1
 8008d30:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008d32:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008d34:	f7f9 f8c0 	bl	8001eb8 <__aeabi_dsub>
 8008d38:	2200      	movs	r2, #0
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	0006      	movs	r6, r0
 8008d3e:	000f      	movs	r7, r1
 8008d40:	f7f7 fb84 	bl	800044c <__aeabi_dcmpeq>
 8008d44:	2800      	cmp	r0, #0
 8008d46:	d0b4      	beq.n	8008cb2 <_strtod_l+0x912>
 8008d48:	e600      	b.n	800894c <_strtod_l+0x5ac>
 8008d4a:	9906      	ldr	r1, [sp, #24]
 8008d4c:	9805      	ldr	r0, [sp, #20]
 8008d4e:	f7ff faa1 	bl	8008294 <__ratio>
 8008d52:	2380      	movs	r3, #128	; 0x80
 8008d54:	2200      	movs	r2, #0
 8008d56:	05db      	lsls	r3, r3, #23
 8008d58:	0004      	movs	r4, r0
 8008d5a:	000d      	movs	r5, r1
 8008d5c:	f7f7 fb86 	bl	800046c <__aeabi_dcmple>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	d06d      	beq.n	8008e40 <_strtod_l+0xaa0>
 8008d64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d000      	beq.n	8008d6c <_strtod_l+0x9cc>
 8008d6a:	e07e      	b.n	8008e6a <_strtod_l+0xaca>
 8008d6c:	2e00      	cmp	r6, #0
 8008d6e:	d158      	bne.n	8008e22 <_strtod_l+0xa82>
 8008d70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d72:	031b      	lsls	r3, r3, #12
 8008d74:	d000      	beq.n	8008d78 <_strtod_l+0x9d8>
 8008d76:	e07f      	b.n	8008e78 <_strtod_l+0xad8>
 8008d78:	2200      	movs	r2, #0
 8008d7a:	0020      	movs	r0, r4
 8008d7c:	0029      	movs	r1, r5
 8008d7e:	4b7f      	ldr	r3, [pc, #508]	; (8008f7c <_strtod_l+0xbdc>)
 8008d80:	f7f7 fb6a 	bl	8000458 <__aeabi_dcmplt>
 8008d84:	2800      	cmp	r0, #0
 8008d86:	d158      	bne.n	8008e3a <_strtod_l+0xa9a>
 8008d88:	0020      	movs	r0, r4
 8008d8a:	0029      	movs	r1, r5
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	4b7c      	ldr	r3, [pc, #496]	; (8008f80 <_strtod_l+0xbe0>)
 8008d90:	f7f8 fdd0 	bl	8001934 <__aeabi_dmul>
 8008d94:	0004      	movs	r4, r0
 8008d96:	000d      	movs	r5, r1
 8008d98:	2380      	movs	r3, #128	; 0x80
 8008d9a:	061b      	lsls	r3, r3, #24
 8008d9c:	940a      	str	r4, [sp, #40]	; 0x28
 8008d9e:	18eb      	adds	r3, r5, r3
 8008da0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008da2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008da6:	9212      	str	r2, [sp, #72]	; 0x48
 8008da8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008daa:	4a76      	ldr	r2, [pc, #472]	; (8008f84 <_strtod_l+0xbe4>)
 8008dac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dae:	4013      	ands	r3, r2
 8008db0:	9314      	str	r3, [sp, #80]	; 0x50
 8008db2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008db4:	4b74      	ldr	r3, [pc, #464]	; (8008f88 <_strtod_l+0xbe8>)
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d000      	beq.n	8008dbc <_strtod_l+0xa1c>
 8008dba:	e091      	b.n	8008ee0 <_strtod_l+0xb40>
 8008dbc:	4a73      	ldr	r2, [pc, #460]	; (8008f8c <_strtod_l+0xbec>)
 8008dbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dc0:	4694      	mov	ip, r2
 8008dc2:	4463      	add	r3, ip
 8008dc4:	001f      	movs	r7, r3
 8008dc6:	0030      	movs	r0, r6
 8008dc8:	0019      	movs	r1, r3
 8008dca:	f7ff f99b 	bl	8008104 <__ulp>
 8008dce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008dd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dd2:	f7f8 fdaf 	bl	8001934 <__aeabi_dmul>
 8008dd6:	0032      	movs	r2, r6
 8008dd8:	003b      	movs	r3, r7
 8008dda:	f7f7 fe51 	bl	8000a80 <__aeabi_dadd>
 8008dde:	4a69      	ldr	r2, [pc, #420]	; (8008f84 <_strtod_l+0xbe4>)
 8008de0:	4b6b      	ldr	r3, [pc, #428]	; (8008f90 <_strtod_l+0xbf0>)
 8008de2:	0006      	movs	r6, r0
 8008de4:	400a      	ands	r2, r1
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d949      	bls.n	8008e7e <_strtod_l+0xade>
 8008dea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008dec:	4b69      	ldr	r3, [pc, #420]	; (8008f94 <_strtod_l+0xbf4>)
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d103      	bne.n	8008dfa <_strtod_l+0xa5a>
 8008df2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008df4:	3301      	adds	r3, #1
 8008df6:	d100      	bne.n	8008dfa <_strtod_l+0xa5a>
 8008df8:	e535      	b.n	8008866 <_strtod_l+0x4c6>
 8008dfa:	2601      	movs	r6, #1
 8008dfc:	4f65      	ldr	r7, [pc, #404]	; (8008f94 <_strtod_l+0xbf4>)
 8008dfe:	4276      	negs	r6, r6
 8008e00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008e02:	9804      	ldr	r0, [sp, #16]
 8008e04:	f7fe fe3c 	bl	8007a80 <_Bfree>
 8008e08:	9908      	ldr	r1, [sp, #32]
 8008e0a:	9804      	ldr	r0, [sp, #16]
 8008e0c:	f7fe fe38 	bl	8007a80 <_Bfree>
 8008e10:	9906      	ldr	r1, [sp, #24]
 8008e12:	9804      	ldr	r0, [sp, #16]
 8008e14:	f7fe fe34 	bl	8007a80 <_Bfree>
 8008e18:	9905      	ldr	r1, [sp, #20]
 8008e1a:	9804      	ldr	r0, [sp, #16]
 8008e1c:	f7fe fe30 	bl	8007a80 <_Bfree>
 8008e20:	e60b      	b.n	8008a3a <_strtod_l+0x69a>
 8008e22:	2e01      	cmp	r6, #1
 8008e24:	d103      	bne.n	8008e2e <_strtod_l+0xa8e>
 8008e26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d100      	bne.n	8008e2e <_strtod_l+0xa8e>
 8008e2c:	e58e      	b.n	800894c <_strtod_l+0x5ac>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	4c59      	ldr	r4, [pc, #356]	; (8008f98 <_strtod_l+0xbf8>)
 8008e32:	930a      	str	r3, [sp, #40]	; 0x28
 8008e34:	940b      	str	r4, [sp, #44]	; 0x2c
 8008e36:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008e38:	e01c      	b.n	8008e74 <_strtod_l+0xad4>
 8008e3a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008e3c:	4d50      	ldr	r5, [pc, #320]	; (8008f80 <_strtod_l+0xbe0>)
 8008e3e:	e7ab      	b.n	8008d98 <_strtod_l+0x9f8>
 8008e40:	2200      	movs	r2, #0
 8008e42:	0020      	movs	r0, r4
 8008e44:	0029      	movs	r1, r5
 8008e46:	4b4e      	ldr	r3, [pc, #312]	; (8008f80 <_strtod_l+0xbe0>)
 8008e48:	f7f8 fd74 	bl	8001934 <__aeabi_dmul>
 8008e4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e4e:	0004      	movs	r4, r0
 8008e50:	000b      	movs	r3, r1
 8008e52:	000d      	movs	r5, r1
 8008e54:	2a00      	cmp	r2, #0
 8008e56:	d104      	bne.n	8008e62 <_strtod_l+0xac2>
 8008e58:	2280      	movs	r2, #128	; 0x80
 8008e5a:	0612      	lsls	r2, r2, #24
 8008e5c:	900a      	str	r0, [sp, #40]	; 0x28
 8008e5e:	188b      	adds	r3, r1, r2
 8008e60:	e79e      	b.n	8008da0 <_strtod_l+0xa00>
 8008e62:	0002      	movs	r2, r0
 8008e64:	920a      	str	r2, [sp, #40]	; 0x28
 8008e66:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e68:	e79b      	b.n	8008da2 <_strtod_l+0xa02>
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	4c43      	ldr	r4, [pc, #268]	; (8008f7c <_strtod_l+0xbdc>)
 8008e6e:	930a      	str	r3, [sp, #40]	; 0x28
 8008e70:	940b      	str	r4, [sp, #44]	; 0x2c
 8008e72:	2400      	movs	r4, #0
 8008e74:	4d41      	ldr	r5, [pc, #260]	; (8008f7c <_strtod_l+0xbdc>)
 8008e76:	e794      	b.n	8008da2 <_strtod_l+0xa02>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	4c47      	ldr	r4, [pc, #284]	; (8008f98 <_strtod_l+0xbf8>)
 8008e7c:	e7f7      	b.n	8008e6e <_strtod_l+0xace>
 8008e7e:	23d4      	movs	r3, #212	; 0xd4
 8008e80:	049b      	lsls	r3, r3, #18
 8008e82:	18cf      	adds	r7, r1, r3
 8008e84:	9b07      	ldr	r3, [sp, #28]
 8008e86:	970e      	str	r7, [sp, #56]	; 0x38
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1b9      	bne.n	8008e00 <_strtod_l+0xa60>
 8008e8c:	4b3d      	ldr	r3, [pc, #244]	; (8008f84 <_strtod_l+0xbe4>)
 8008e8e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e90:	403b      	ands	r3, r7
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d1b4      	bne.n	8008e00 <_strtod_l+0xa60>
 8008e96:	0020      	movs	r0, r4
 8008e98:	0029      	movs	r1, r5
 8008e9a:	f7f7 fb71 	bl	8000580 <__aeabi_d2lz>
 8008e9e:	f7f7 fbab 	bl	80005f8 <__aeabi_l2d>
 8008ea2:	0002      	movs	r2, r0
 8008ea4:	000b      	movs	r3, r1
 8008ea6:	0020      	movs	r0, r4
 8008ea8:	0029      	movs	r1, r5
 8008eaa:	f7f9 f805 	bl	8001eb8 <__aeabi_dsub>
 8008eae:	033b      	lsls	r3, r7, #12
 8008eb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008eb2:	0b1b      	lsrs	r3, r3, #12
 8008eb4:	4333      	orrs	r3, r6
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	0004      	movs	r4, r0
 8008eba:	000d      	movs	r5, r1
 8008ebc:	4a37      	ldr	r2, [pc, #220]	; (8008f9c <_strtod_l+0xbfc>)
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d054      	beq.n	8008f6c <_strtod_l+0xbcc>
 8008ec2:	4b37      	ldr	r3, [pc, #220]	; (8008fa0 <_strtod_l+0xc00>)
 8008ec4:	f7f7 fac8 	bl	8000458 <__aeabi_dcmplt>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	d000      	beq.n	8008ece <_strtod_l+0xb2e>
 8008ecc:	e4d4      	b.n	8008878 <_strtod_l+0x4d8>
 8008ece:	0020      	movs	r0, r4
 8008ed0:	0029      	movs	r1, r5
 8008ed2:	4a34      	ldr	r2, [pc, #208]	; (8008fa4 <_strtod_l+0xc04>)
 8008ed4:	4b2a      	ldr	r3, [pc, #168]	; (8008f80 <_strtod_l+0xbe0>)
 8008ed6:	f7f7 fad3 	bl	8000480 <__aeabi_dcmpgt>
 8008eda:	2800      	cmp	r0, #0
 8008edc:	d090      	beq.n	8008e00 <_strtod_l+0xa60>
 8008ede:	e4cb      	b.n	8008878 <_strtod_l+0x4d8>
 8008ee0:	9b07      	ldr	r3, [sp, #28]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d02b      	beq.n	8008f3e <_strtod_l+0xb9e>
 8008ee6:	23d4      	movs	r3, #212	; 0xd4
 8008ee8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008eea:	04db      	lsls	r3, r3, #19
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d826      	bhi.n	8008f3e <_strtod_l+0xb9e>
 8008ef0:	0020      	movs	r0, r4
 8008ef2:	0029      	movs	r1, r5
 8008ef4:	4a2c      	ldr	r2, [pc, #176]	; (8008fa8 <_strtod_l+0xc08>)
 8008ef6:	4b2d      	ldr	r3, [pc, #180]	; (8008fac <_strtod_l+0xc0c>)
 8008ef8:	f7f7 fab8 	bl	800046c <__aeabi_dcmple>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	d017      	beq.n	8008f30 <_strtod_l+0xb90>
 8008f00:	0020      	movs	r0, r4
 8008f02:	0029      	movs	r1, r5
 8008f04:	f7f7 fb1e 	bl	8000544 <__aeabi_d2uiz>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	d100      	bne.n	8008f0e <_strtod_l+0xb6e>
 8008f0c:	3001      	adds	r0, #1
 8008f0e:	f7f9 fbd9 	bl	80026c4 <__aeabi_ui2d>
 8008f12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f14:	0004      	movs	r4, r0
 8008f16:	000b      	movs	r3, r1
 8008f18:	000d      	movs	r5, r1
 8008f1a:	2a00      	cmp	r2, #0
 8008f1c:	d122      	bne.n	8008f64 <_strtod_l+0xbc4>
 8008f1e:	2280      	movs	r2, #128	; 0x80
 8008f20:	0612      	lsls	r2, r2, #24
 8008f22:	188b      	adds	r3, r1, r2
 8008f24:	9016      	str	r0, [sp, #88]	; 0x58
 8008f26:	9317      	str	r3, [sp, #92]	; 0x5c
 8008f28:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008f2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f2c:	9212      	str	r2, [sp, #72]	; 0x48
 8008f2e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008f30:	22d6      	movs	r2, #214	; 0xd6
 8008f32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f34:	04d2      	lsls	r2, r2, #19
 8008f36:	189b      	adds	r3, r3, r2
 8008f38:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f3a:	1a9b      	subs	r3, r3, r2
 8008f3c:	9313      	str	r3, [sp, #76]	; 0x4c
 8008f3e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008f40:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008f42:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008f44:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8008f46:	f7ff f8dd 	bl	8008104 <__ulp>
 8008f4a:	0002      	movs	r2, r0
 8008f4c:	000b      	movs	r3, r1
 8008f4e:	0030      	movs	r0, r6
 8008f50:	0039      	movs	r1, r7
 8008f52:	f7f8 fcef 	bl	8001934 <__aeabi_dmul>
 8008f56:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f5a:	f7f7 fd91 	bl	8000a80 <__aeabi_dadd>
 8008f5e:	0006      	movs	r6, r0
 8008f60:	000f      	movs	r7, r1
 8008f62:	e78f      	b.n	8008e84 <_strtod_l+0xae4>
 8008f64:	0002      	movs	r2, r0
 8008f66:	9216      	str	r2, [sp, #88]	; 0x58
 8008f68:	9317      	str	r3, [sp, #92]	; 0x5c
 8008f6a:	e7dd      	b.n	8008f28 <_strtod_l+0xb88>
 8008f6c:	4b10      	ldr	r3, [pc, #64]	; (8008fb0 <_strtod_l+0xc10>)
 8008f6e:	f7f7 fa73 	bl	8000458 <__aeabi_dcmplt>
 8008f72:	e7b2      	b.n	8008eda <_strtod_l+0xb3a>
 8008f74:	fff00000 	.word	0xfff00000
 8008f78:	000fffff 	.word	0x000fffff
 8008f7c:	3ff00000 	.word	0x3ff00000
 8008f80:	3fe00000 	.word	0x3fe00000
 8008f84:	7ff00000 	.word	0x7ff00000
 8008f88:	7fe00000 	.word	0x7fe00000
 8008f8c:	fcb00000 	.word	0xfcb00000
 8008f90:	7c9fffff 	.word	0x7c9fffff
 8008f94:	7fefffff 	.word	0x7fefffff
 8008f98:	bff00000 	.word	0xbff00000
 8008f9c:	94a03595 	.word	0x94a03595
 8008fa0:	3fdfffff 	.word	0x3fdfffff
 8008fa4:	35afe535 	.word	0x35afe535
 8008fa8:	ffc00000 	.word	0xffc00000
 8008fac:	41dfffff 	.word	0x41dfffff
 8008fb0:	3fcfffff 	.word	0x3fcfffff

08008fb4 <_strtod_r>:
 8008fb4:	b510      	push	{r4, lr}
 8008fb6:	4b02      	ldr	r3, [pc, #8]	; (8008fc0 <_strtod_r+0xc>)
 8008fb8:	f7ff f9f2 	bl	80083a0 <_strtod_l>
 8008fbc:	bd10      	pop	{r4, pc}
 8008fbe:	46c0      	nop			; (mov r8, r8)
 8008fc0:	20000080 	.word	0x20000080

08008fc4 <_strtol_l.constprop.0>:
 8008fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fc6:	b087      	sub	sp, #28
 8008fc8:	001e      	movs	r6, r3
 8008fca:	9005      	str	r0, [sp, #20]
 8008fcc:	9101      	str	r1, [sp, #4]
 8008fce:	9202      	str	r2, [sp, #8]
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d048      	beq.n	8009066 <_strtol_l.constprop.0+0xa2>
 8008fd4:	000b      	movs	r3, r1
 8008fd6:	2e24      	cmp	r6, #36	; 0x24
 8008fd8:	d845      	bhi.n	8009066 <_strtol_l.constprop.0+0xa2>
 8008fda:	4a3b      	ldr	r2, [pc, #236]	; (80090c8 <_strtol_l.constprop.0+0x104>)
 8008fdc:	2108      	movs	r1, #8
 8008fde:	4694      	mov	ip, r2
 8008fe0:	001a      	movs	r2, r3
 8008fe2:	4660      	mov	r0, ip
 8008fe4:	7814      	ldrb	r4, [r2, #0]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	5d00      	ldrb	r0, [r0, r4]
 8008fea:	001d      	movs	r5, r3
 8008fec:	0007      	movs	r7, r0
 8008fee:	400f      	ands	r7, r1
 8008ff0:	4208      	tst	r0, r1
 8008ff2:	d1f5      	bne.n	8008fe0 <_strtol_l.constprop.0+0x1c>
 8008ff4:	2c2d      	cmp	r4, #45	; 0x2d
 8008ff6:	d13d      	bne.n	8009074 <_strtol_l.constprop.0+0xb0>
 8008ff8:	2701      	movs	r7, #1
 8008ffa:	781c      	ldrb	r4, [r3, #0]
 8008ffc:	1c95      	adds	r5, r2, #2
 8008ffe:	2e00      	cmp	r6, #0
 8009000:	d05e      	beq.n	80090c0 <_strtol_l.constprop.0+0xfc>
 8009002:	2e10      	cmp	r6, #16
 8009004:	d109      	bne.n	800901a <_strtol_l.constprop.0+0x56>
 8009006:	2c30      	cmp	r4, #48	; 0x30
 8009008:	d107      	bne.n	800901a <_strtol_l.constprop.0+0x56>
 800900a:	2220      	movs	r2, #32
 800900c:	782b      	ldrb	r3, [r5, #0]
 800900e:	4393      	bics	r3, r2
 8009010:	2b58      	cmp	r3, #88	; 0x58
 8009012:	d150      	bne.n	80090b6 <_strtol_l.constprop.0+0xf2>
 8009014:	2610      	movs	r6, #16
 8009016:	786c      	ldrb	r4, [r5, #1]
 8009018:	3502      	adds	r5, #2
 800901a:	4b2c      	ldr	r3, [pc, #176]	; (80090cc <_strtol_l.constprop.0+0x108>)
 800901c:	0031      	movs	r1, r6
 800901e:	18fb      	adds	r3, r7, r3
 8009020:	0018      	movs	r0, r3
 8009022:	9303      	str	r3, [sp, #12]
 8009024:	f7f7 f912 	bl	800024c <__aeabi_uidivmod>
 8009028:	2200      	movs	r2, #0
 800902a:	9104      	str	r1, [sp, #16]
 800902c:	2101      	movs	r1, #1
 800902e:	4684      	mov	ip, r0
 8009030:	0010      	movs	r0, r2
 8009032:	4249      	negs	r1, r1
 8009034:	0023      	movs	r3, r4
 8009036:	3b30      	subs	r3, #48	; 0x30
 8009038:	2b09      	cmp	r3, #9
 800903a:	d903      	bls.n	8009044 <_strtol_l.constprop.0+0x80>
 800903c:	3b11      	subs	r3, #17
 800903e:	2b19      	cmp	r3, #25
 8009040:	d81d      	bhi.n	800907e <_strtol_l.constprop.0+0xba>
 8009042:	330a      	adds	r3, #10
 8009044:	429e      	cmp	r6, r3
 8009046:	dd1e      	ble.n	8009086 <_strtol_l.constprop.0+0xc2>
 8009048:	1c54      	adds	r4, r2, #1
 800904a:	d009      	beq.n	8009060 <_strtol_l.constprop.0+0x9c>
 800904c:	000a      	movs	r2, r1
 800904e:	4584      	cmp	ip, r0
 8009050:	d306      	bcc.n	8009060 <_strtol_l.constprop.0+0x9c>
 8009052:	d102      	bne.n	800905a <_strtol_l.constprop.0+0x96>
 8009054:	9c04      	ldr	r4, [sp, #16]
 8009056:	429c      	cmp	r4, r3
 8009058:	db02      	blt.n	8009060 <_strtol_l.constprop.0+0x9c>
 800905a:	2201      	movs	r2, #1
 800905c:	4370      	muls	r0, r6
 800905e:	1818      	adds	r0, r3, r0
 8009060:	782c      	ldrb	r4, [r5, #0]
 8009062:	3501      	adds	r5, #1
 8009064:	e7e6      	b.n	8009034 <_strtol_l.constprop.0+0x70>
 8009066:	f7fd fce5 	bl	8006a34 <__errno>
 800906a:	2316      	movs	r3, #22
 800906c:	6003      	str	r3, [r0, #0]
 800906e:	2000      	movs	r0, #0
 8009070:	b007      	add	sp, #28
 8009072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009074:	2c2b      	cmp	r4, #43	; 0x2b
 8009076:	d1c2      	bne.n	8008ffe <_strtol_l.constprop.0+0x3a>
 8009078:	781c      	ldrb	r4, [r3, #0]
 800907a:	1c95      	adds	r5, r2, #2
 800907c:	e7bf      	b.n	8008ffe <_strtol_l.constprop.0+0x3a>
 800907e:	0023      	movs	r3, r4
 8009080:	3b61      	subs	r3, #97	; 0x61
 8009082:	2b19      	cmp	r3, #25
 8009084:	d9dd      	bls.n	8009042 <_strtol_l.constprop.0+0x7e>
 8009086:	1c53      	adds	r3, r2, #1
 8009088:	d109      	bne.n	800909e <_strtol_l.constprop.0+0xda>
 800908a:	2322      	movs	r3, #34	; 0x22
 800908c:	9a05      	ldr	r2, [sp, #20]
 800908e:	9803      	ldr	r0, [sp, #12]
 8009090:	6013      	str	r3, [r2, #0]
 8009092:	9b02      	ldr	r3, [sp, #8]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d0eb      	beq.n	8009070 <_strtol_l.constprop.0+0xac>
 8009098:	1e6b      	subs	r3, r5, #1
 800909a:	9301      	str	r3, [sp, #4]
 800909c:	e007      	b.n	80090ae <_strtol_l.constprop.0+0xea>
 800909e:	2f00      	cmp	r7, #0
 80090a0:	d000      	beq.n	80090a4 <_strtol_l.constprop.0+0xe0>
 80090a2:	4240      	negs	r0, r0
 80090a4:	9b02      	ldr	r3, [sp, #8]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d0e2      	beq.n	8009070 <_strtol_l.constprop.0+0xac>
 80090aa:	2a00      	cmp	r2, #0
 80090ac:	d1f4      	bne.n	8009098 <_strtol_l.constprop.0+0xd4>
 80090ae:	9b02      	ldr	r3, [sp, #8]
 80090b0:	9a01      	ldr	r2, [sp, #4]
 80090b2:	601a      	str	r2, [r3, #0]
 80090b4:	e7dc      	b.n	8009070 <_strtol_l.constprop.0+0xac>
 80090b6:	2430      	movs	r4, #48	; 0x30
 80090b8:	2e00      	cmp	r6, #0
 80090ba:	d1ae      	bne.n	800901a <_strtol_l.constprop.0+0x56>
 80090bc:	3608      	adds	r6, #8
 80090be:	e7ac      	b.n	800901a <_strtol_l.constprop.0+0x56>
 80090c0:	2c30      	cmp	r4, #48	; 0x30
 80090c2:	d0a2      	beq.n	800900a <_strtol_l.constprop.0+0x46>
 80090c4:	260a      	movs	r6, #10
 80090c6:	e7a8      	b.n	800901a <_strtol_l.constprop.0+0x56>
 80090c8:	0800a6d1 	.word	0x0800a6d1
 80090cc:	7fffffff 	.word	0x7fffffff

080090d0 <_strtol_r>:
 80090d0:	b510      	push	{r4, lr}
 80090d2:	f7ff ff77 	bl	8008fc4 <_strtol_l.constprop.0>
 80090d6:	bd10      	pop	{r4, pc}

080090d8 <__ssputs_r>:
 80090d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090da:	b085      	sub	sp, #20
 80090dc:	9301      	str	r3, [sp, #4]
 80090de:	9203      	str	r2, [sp, #12]
 80090e0:	688e      	ldr	r6, [r1, #8]
 80090e2:	9a01      	ldr	r2, [sp, #4]
 80090e4:	0007      	movs	r7, r0
 80090e6:	000c      	movs	r4, r1
 80090e8:	680b      	ldr	r3, [r1, #0]
 80090ea:	4296      	cmp	r6, r2
 80090ec:	d831      	bhi.n	8009152 <__ssputs_r+0x7a>
 80090ee:	898a      	ldrh	r2, [r1, #12]
 80090f0:	2190      	movs	r1, #144	; 0x90
 80090f2:	00c9      	lsls	r1, r1, #3
 80090f4:	420a      	tst	r2, r1
 80090f6:	d029      	beq.n	800914c <__ssputs_r+0x74>
 80090f8:	2003      	movs	r0, #3
 80090fa:	6921      	ldr	r1, [r4, #16]
 80090fc:	1a5b      	subs	r3, r3, r1
 80090fe:	9302      	str	r3, [sp, #8]
 8009100:	6963      	ldr	r3, [r4, #20]
 8009102:	4343      	muls	r3, r0
 8009104:	0fdd      	lsrs	r5, r3, #31
 8009106:	18ed      	adds	r5, r5, r3
 8009108:	9b01      	ldr	r3, [sp, #4]
 800910a:	9802      	ldr	r0, [sp, #8]
 800910c:	3301      	adds	r3, #1
 800910e:	181b      	adds	r3, r3, r0
 8009110:	106d      	asrs	r5, r5, #1
 8009112:	42ab      	cmp	r3, r5
 8009114:	d900      	bls.n	8009118 <__ssputs_r+0x40>
 8009116:	001d      	movs	r5, r3
 8009118:	0552      	lsls	r2, r2, #21
 800911a:	d529      	bpl.n	8009170 <__ssputs_r+0x98>
 800911c:	0029      	movs	r1, r5
 800911e:	0038      	movs	r0, r7
 8009120:	f7fe fbd8 	bl	80078d4 <_malloc_r>
 8009124:	1e06      	subs	r6, r0, #0
 8009126:	d02d      	beq.n	8009184 <__ssputs_r+0xac>
 8009128:	9a02      	ldr	r2, [sp, #8]
 800912a:	6921      	ldr	r1, [r4, #16]
 800912c:	f000 fa22 	bl	8009574 <memcpy>
 8009130:	89a2      	ldrh	r2, [r4, #12]
 8009132:	4b19      	ldr	r3, [pc, #100]	; (8009198 <__ssputs_r+0xc0>)
 8009134:	401a      	ands	r2, r3
 8009136:	2380      	movs	r3, #128	; 0x80
 8009138:	4313      	orrs	r3, r2
 800913a:	81a3      	strh	r3, [r4, #12]
 800913c:	9b02      	ldr	r3, [sp, #8]
 800913e:	6126      	str	r6, [r4, #16]
 8009140:	18f6      	adds	r6, r6, r3
 8009142:	6026      	str	r6, [r4, #0]
 8009144:	6165      	str	r5, [r4, #20]
 8009146:	9e01      	ldr	r6, [sp, #4]
 8009148:	1aed      	subs	r5, r5, r3
 800914a:	60a5      	str	r5, [r4, #8]
 800914c:	9b01      	ldr	r3, [sp, #4]
 800914e:	429e      	cmp	r6, r3
 8009150:	d900      	bls.n	8009154 <__ssputs_r+0x7c>
 8009152:	9e01      	ldr	r6, [sp, #4]
 8009154:	0032      	movs	r2, r6
 8009156:	9903      	ldr	r1, [sp, #12]
 8009158:	6820      	ldr	r0, [r4, #0]
 800915a:	f000 f9d4 	bl	8009506 <memmove>
 800915e:	2000      	movs	r0, #0
 8009160:	68a3      	ldr	r3, [r4, #8]
 8009162:	1b9b      	subs	r3, r3, r6
 8009164:	60a3      	str	r3, [r4, #8]
 8009166:	6823      	ldr	r3, [r4, #0]
 8009168:	199b      	adds	r3, r3, r6
 800916a:	6023      	str	r3, [r4, #0]
 800916c:	b005      	add	sp, #20
 800916e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009170:	002a      	movs	r2, r5
 8009172:	0038      	movs	r0, r7
 8009174:	f000 fdc8 	bl	8009d08 <_realloc_r>
 8009178:	1e06      	subs	r6, r0, #0
 800917a:	d1df      	bne.n	800913c <__ssputs_r+0x64>
 800917c:	0038      	movs	r0, r7
 800917e:	6921      	ldr	r1, [r4, #16]
 8009180:	f7fe fb32 	bl	80077e8 <_free_r>
 8009184:	230c      	movs	r3, #12
 8009186:	2001      	movs	r0, #1
 8009188:	603b      	str	r3, [r7, #0]
 800918a:	89a2      	ldrh	r2, [r4, #12]
 800918c:	3334      	adds	r3, #52	; 0x34
 800918e:	4313      	orrs	r3, r2
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	4240      	negs	r0, r0
 8009194:	e7ea      	b.n	800916c <__ssputs_r+0x94>
 8009196:	46c0      	nop			; (mov r8, r8)
 8009198:	fffffb7f 	.word	0xfffffb7f

0800919c <_svfiprintf_r>:
 800919c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800919e:	b0a1      	sub	sp, #132	; 0x84
 80091a0:	9003      	str	r0, [sp, #12]
 80091a2:	001d      	movs	r5, r3
 80091a4:	898b      	ldrh	r3, [r1, #12]
 80091a6:	000f      	movs	r7, r1
 80091a8:	0016      	movs	r6, r2
 80091aa:	061b      	lsls	r3, r3, #24
 80091ac:	d511      	bpl.n	80091d2 <_svfiprintf_r+0x36>
 80091ae:	690b      	ldr	r3, [r1, #16]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10e      	bne.n	80091d2 <_svfiprintf_r+0x36>
 80091b4:	2140      	movs	r1, #64	; 0x40
 80091b6:	f7fe fb8d 	bl	80078d4 <_malloc_r>
 80091ba:	6038      	str	r0, [r7, #0]
 80091bc:	6138      	str	r0, [r7, #16]
 80091be:	2800      	cmp	r0, #0
 80091c0:	d105      	bne.n	80091ce <_svfiprintf_r+0x32>
 80091c2:	230c      	movs	r3, #12
 80091c4:	9a03      	ldr	r2, [sp, #12]
 80091c6:	3801      	subs	r0, #1
 80091c8:	6013      	str	r3, [r2, #0]
 80091ca:	b021      	add	sp, #132	; 0x84
 80091cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091ce:	2340      	movs	r3, #64	; 0x40
 80091d0:	617b      	str	r3, [r7, #20]
 80091d2:	2300      	movs	r3, #0
 80091d4:	ac08      	add	r4, sp, #32
 80091d6:	6163      	str	r3, [r4, #20]
 80091d8:	3320      	adds	r3, #32
 80091da:	7663      	strb	r3, [r4, #25]
 80091dc:	3310      	adds	r3, #16
 80091de:	76a3      	strb	r3, [r4, #26]
 80091e0:	9507      	str	r5, [sp, #28]
 80091e2:	0035      	movs	r5, r6
 80091e4:	782b      	ldrb	r3, [r5, #0]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d001      	beq.n	80091ee <_svfiprintf_r+0x52>
 80091ea:	2b25      	cmp	r3, #37	; 0x25
 80091ec:	d148      	bne.n	8009280 <_svfiprintf_r+0xe4>
 80091ee:	1bab      	subs	r3, r5, r6
 80091f0:	9305      	str	r3, [sp, #20]
 80091f2:	42b5      	cmp	r5, r6
 80091f4:	d00b      	beq.n	800920e <_svfiprintf_r+0x72>
 80091f6:	0032      	movs	r2, r6
 80091f8:	0039      	movs	r1, r7
 80091fa:	9803      	ldr	r0, [sp, #12]
 80091fc:	f7ff ff6c 	bl	80090d8 <__ssputs_r>
 8009200:	3001      	adds	r0, #1
 8009202:	d100      	bne.n	8009206 <_svfiprintf_r+0x6a>
 8009204:	e0af      	b.n	8009366 <_svfiprintf_r+0x1ca>
 8009206:	6963      	ldr	r3, [r4, #20]
 8009208:	9a05      	ldr	r2, [sp, #20]
 800920a:	189b      	adds	r3, r3, r2
 800920c:	6163      	str	r3, [r4, #20]
 800920e:	782b      	ldrb	r3, [r5, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d100      	bne.n	8009216 <_svfiprintf_r+0x7a>
 8009214:	e0a7      	b.n	8009366 <_svfiprintf_r+0x1ca>
 8009216:	2201      	movs	r2, #1
 8009218:	2300      	movs	r3, #0
 800921a:	4252      	negs	r2, r2
 800921c:	6062      	str	r2, [r4, #4]
 800921e:	a904      	add	r1, sp, #16
 8009220:	3254      	adds	r2, #84	; 0x54
 8009222:	1852      	adds	r2, r2, r1
 8009224:	1c6e      	adds	r6, r5, #1
 8009226:	6023      	str	r3, [r4, #0]
 8009228:	60e3      	str	r3, [r4, #12]
 800922a:	60a3      	str	r3, [r4, #8]
 800922c:	7013      	strb	r3, [r2, #0]
 800922e:	65a3      	str	r3, [r4, #88]	; 0x58
 8009230:	4b55      	ldr	r3, [pc, #340]	; (8009388 <_svfiprintf_r+0x1ec>)
 8009232:	2205      	movs	r2, #5
 8009234:	0018      	movs	r0, r3
 8009236:	7831      	ldrb	r1, [r6, #0]
 8009238:	9305      	str	r3, [sp, #20]
 800923a:	f7fd fc28 	bl	8006a8e <memchr>
 800923e:	1c75      	adds	r5, r6, #1
 8009240:	2800      	cmp	r0, #0
 8009242:	d11f      	bne.n	8009284 <_svfiprintf_r+0xe8>
 8009244:	6822      	ldr	r2, [r4, #0]
 8009246:	06d3      	lsls	r3, r2, #27
 8009248:	d504      	bpl.n	8009254 <_svfiprintf_r+0xb8>
 800924a:	2353      	movs	r3, #83	; 0x53
 800924c:	a904      	add	r1, sp, #16
 800924e:	185b      	adds	r3, r3, r1
 8009250:	2120      	movs	r1, #32
 8009252:	7019      	strb	r1, [r3, #0]
 8009254:	0713      	lsls	r3, r2, #28
 8009256:	d504      	bpl.n	8009262 <_svfiprintf_r+0xc6>
 8009258:	2353      	movs	r3, #83	; 0x53
 800925a:	a904      	add	r1, sp, #16
 800925c:	185b      	adds	r3, r3, r1
 800925e:	212b      	movs	r1, #43	; 0x2b
 8009260:	7019      	strb	r1, [r3, #0]
 8009262:	7833      	ldrb	r3, [r6, #0]
 8009264:	2b2a      	cmp	r3, #42	; 0x2a
 8009266:	d016      	beq.n	8009296 <_svfiprintf_r+0xfa>
 8009268:	0035      	movs	r5, r6
 800926a:	2100      	movs	r1, #0
 800926c:	200a      	movs	r0, #10
 800926e:	68e3      	ldr	r3, [r4, #12]
 8009270:	782a      	ldrb	r2, [r5, #0]
 8009272:	1c6e      	adds	r6, r5, #1
 8009274:	3a30      	subs	r2, #48	; 0x30
 8009276:	2a09      	cmp	r2, #9
 8009278:	d94e      	bls.n	8009318 <_svfiprintf_r+0x17c>
 800927a:	2900      	cmp	r1, #0
 800927c:	d111      	bne.n	80092a2 <_svfiprintf_r+0x106>
 800927e:	e017      	b.n	80092b0 <_svfiprintf_r+0x114>
 8009280:	3501      	adds	r5, #1
 8009282:	e7af      	b.n	80091e4 <_svfiprintf_r+0x48>
 8009284:	9b05      	ldr	r3, [sp, #20]
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	1ac0      	subs	r0, r0, r3
 800928a:	2301      	movs	r3, #1
 800928c:	4083      	lsls	r3, r0
 800928e:	4313      	orrs	r3, r2
 8009290:	002e      	movs	r6, r5
 8009292:	6023      	str	r3, [r4, #0]
 8009294:	e7cc      	b.n	8009230 <_svfiprintf_r+0x94>
 8009296:	9b07      	ldr	r3, [sp, #28]
 8009298:	1d19      	adds	r1, r3, #4
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	9107      	str	r1, [sp, #28]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	db01      	blt.n	80092a6 <_svfiprintf_r+0x10a>
 80092a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80092a4:	e004      	b.n	80092b0 <_svfiprintf_r+0x114>
 80092a6:	425b      	negs	r3, r3
 80092a8:	60e3      	str	r3, [r4, #12]
 80092aa:	2302      	movs	r3, #2
 80092ac:	4313      	orrs	r3, r2
 80092ae:	6023      	str	r3, [r4, #0]
 80092b0:	782b      	ldrb	r3, [r5, #0]
 80092b2:	2b2e      	cmp	r3, #46	; 0x2e
 80092b4:	d10a      	bne.n	80092cc <_svfiprintf_r+0x130>
 80092b6:	786b      	ldrb	r3, [r5, #1]
 80092b8:	2b2a      	cmp	r3, #42	; 0x2a
 80092ba:	d135      	bne.n	8009328 <_svfiprintf_r+0x18c>
 80092bc:	9b07      	ldr	r3, [sp, #28]
 80092be:	3502      	adds	r5, #2
 80092c0:	1d1a      	adds	r2, r3, #4
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	9207      	str	r2, [sp, #28]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	db2b      	blt.n	8009322 <_svfiprintf_r+0x186>
 80092ca:	9309      	str	r3, [sp, #36]	; 0x24
 80092cc:	4e2f      	ldr	r6, [pc, #188]	; (800938c <_svfiprintf_r+0x1f0>)
 80092ce:	2203      	movs	r2, #3
 80092d0:	0030      	movs	r0, r6
 80092d2:	7829      	ldrb	r1, [r5, #0]
 80092d4:	f7fd fbdb 	bl	8006a8e <memchr>
 80092d8:	2800      	cmp	r0, #0
 80092da:	d006      	beq.n	80092ea <_svfiprintf_r+0x14e>
 80092dc:	2340      	movs	r3, #64	; 0x40
 80092de:	1b80      	subs	r0, r0, r6
 80092e0:	4083      	lsls	r3, r0
 80092e2:	6822      	ldr	r2, [r4, #0]
 80092e4:	3501      	adds	r5, #1
 80092e6:	4313      	orrs	r3, r2
 80092e8:	6023      	str	r3, [r4, #0]
 80092ea:	7829      	ldrb	r1, [r5, #0]
 80092ec:	2206      	movs	r2, #6
 80092ee:	4828      	ldr	r0, [pc, #160]	; (8009390 <_svfiprintf_r+0x1f4>)
 80092f0:	1c6e      	adds	r6, r5, #1
 80092f2:	7621      	strb	r1, [r4, #24]
 80092f4:	f7fd fbcb 	bl	8006a8e <memchr>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d03c      	beq.n	8009376 <_svfiprintf_r+0x1da>
 80092fc:	4b25      	ldr	r3, [pc, #148]	; (8009394 <_svfiprintf_r+0x1f8>)
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d125      	bne.n	800934e <_svfiprintf_r+0x1b2>
 8009302:	2207      	movs	r2, #7
 8009304:	9b07      	ldr	r3, [sp, #28]
 8009306:	3307      	adds	r3, #7
 8009308:	4393      	bics	r3, r2
 800930a:	3308      	adds	r3, #8
 800930c:	9307      	str	r3, [sp, #28]
 800930e:	6963      	ldr	r3, [r4, #20]
 8009310:	9a04      	ldr	r2, [sp, #16]
 8009312:	189b      	adds	r3, r3, r2
 8009314:	6163      	str	r3, [r4, #20]
 8009316:	e764      	b.n	80091e2 <_svfiprintf_r+0x46>
 8009318:	4343      	muls	r3, r0
 800931a:	0035      	movs	r5, r6
 800931c:	2101      	movs	r1, #1
 800931e:	189b      	adds	r3, r3, r2
 8009320:	e7a6      	b.n	8009270 <_svfiprintf_r+0xd4>
 8009322:	2301      	movs	r3, #1
 8009324:	425b      	negs	r3, r3
 8009326:	e7d0      	b.n	80092ca <_svfiprintf_r+0x12e>
 8009328:	2300      	movs	r3, #0
 800932a:	200a      	movs	r0, #10
 800932c:	001a      	movs	r2, r3
 800932e:	3501      	adds	r5, #1
 8009330:	6063      	str	r3, [r4, #4]
 8009332:	7829      	ldrb	r1, [r5, #0]
 8009334:	1c6e      	adds	r6, r5, #1
 8009336:	3930      	subs	r1, #48	; 0x30
 8009338:	2909      	cmp	r1, #9
 800933a:	d903      	bls.n	8009344 <_svfiprintf_r+0x1a8>
 800933c:	2b00      	cmp	r3, #0
 800933e:	d0c5      	beq.n	80092cc <_svfiprintf_r+0x130>
 8009340:	9209      	str	r2, [sp, #36]	; 0x24
 8009342:	e7c3      	b.n	80092cc <_svfiprintf_r+0x130>
 8009344:	4342      	muls	r2, r0
 8009346:	0035      	movs	r5, r6
 8009348:	2301      	movs	r3, #1
 800934a:	1852      	adds	r2, r2, r1
 800934c:	e7f1      	b.n	8009332 <_svfiprintf_r+0x196>
 800934e:	aa07      	add	r2, sp, #28
 8009350:	9200      	str	r2, [sp, #0]
 8009352:	0021      	movs	r1, r4
 8009354:	003a      	movs	r2, r7
 8009356:	4b10      	ldr	r3, [pc, #64]	; (8009398 <_svfiprintf_r+0x1fc>)
 8009358:	9803      	ldr	r0, [sp, #12]
 800935a:	f7fc fc03 	bl	8005b64 <_printf_float>
 800935e:	9004      	str	r0, [sp, #16]
 8009360:	9b04      	ldr	r3, [sp, #16]
 8009362:	3301      	adds	r3, #1
 8009364:	d1d3      	bne.n	800930e <_svfiprintf_r+0x172>
 8009366:	89bb      	ldrh	r3, [r7, #12]
 8009368:	980d      	ldr	r0, [sp, #52]	; 0x34
 800936a:	065b      	lsls	r3, r3, #25
 800936c:	d400      	bmi.n	8009370 <_svfiprintf_r+0x1d4>
 800936e:	e72c      	b.n	80091ca <_svfiprintf_r+0x2e>
 8009370:	2001      	movs	r0, #1
 8009372:	4240      	negs	r0, r0
 8009374:	e729      	b.n	80091ca <_svfiprintf_r+0x2e>
 8009376:	aa07      	add	r2, sp, #28
 8009378:	9200      	str	r2, [sp, #0]
 800937a:	0021      	movs	r1, r4
 800937c:	003a      	movs	r2, r7
 800937e:	4b06      	ldr	r3, [pc, #24]	; (8009398 <_svfiprintf_r+0x1fc>)
 8009380:	9803      	ldr	r0, [sp, #12]
 8009382:	f7fc feb5 	bl	80060f0 <_printf_i>
 8009386:	e7ea      	b.n	800935e <_svfiprintf_r+0x1c2>
 8009388:	0800a7d1 	.word	0x0800a7d1
 800938c:	0800a7d7 	.word	0x0800a7d7
 8009390:	0800a7db 	.word	0x0800a7db
 8009394:	08005b65 	.word	0x08005b65
 8009398:	080090d9 	.word	0x080090d9

0800939c <__sflush_r>:
 800939c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800939e:	898b      	ldrh	r3, [r1, #12]
 80093a0:	0005      	movs	r5, r0
 80093a2:	000c      	movs	r4, r1
 80093a4:	071a      	lsls	r2, r3, #28
 80093a6:	d45c      	bmi.n	8009462 <__sflush_r+0xc6>
 80093a8:	684a      	ldr	r2, [r1, #4]
 80093aa:	2a00      	cmp	r2, #0
 80093ac:	dc04      	bgt.n	80093b8 <__sflush_r+0x1c>
 80093ae:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80093b0:	2a00      	cmp	r2, #0
 80093b2:	dc01      	bgt.n	80093b8 <__sflush_r+0x1c>
 80093b4:	2000      	movs	r0, #0
 80093b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80093b8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80093ba:	2f00      	cmp	r7, #0
 80093bc:	d0fa      	beq.n	80093b4 <__sflush_r+0x18>
 80093be:	2200      	movs	r2, #0
 80093c0:	2080      	movs	r0, #128	; 0x80
 80093c2:	682e      	ldr	r6, [r5, #0]
 80093c4:	602a      	str	r2, [r5, #0]
 80093c6:	001a      	movs	r2, r3
 80093c8:	0140      	lsls	r0, r0, #5
 80093ca:	6a21      	ldr	r1, [r4, #32]
 80093cc:	4002      	ands	r2, r0
 80093ce:	4203      	tst	r3, r0
 80093d0:	d034      	beq.n	800943c <__sflush_r+0xa0>
 80093d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80093d4:	89a3      	ldrh	r3, [r4, #12]
 80093d6:	075b      	lsls	r3, r3, #29
 80093d8:	d506      	bpl.n	80093e8 <__sflush_r+0x4c>
 80093da:	6863      	ldr	r3, [r4, #4]
 80093dc:	1ac0      	subs	r0, r0, r3
 80093de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d001      	beq.n	80093e8 <__sflush_r+0x4c>
 80093e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093e6:	1ac0      	subs	r0, r0, r3
 80093e8:	0002      	movs	r2, r0
 80093ea:	2300      	movs	r3, #0
 80093ec:	0028      	movs	r0, r5
 80093ee:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80093f0:	6a21      	ldr	r1, [r4, #32]
 80093f2:	47b8      	blx	r7
 80093f4:	89a2      	ldrh	r2, [r4, #12]
 80093f6:	1c43      	adds	r3, r0, #1
 80093f8:	d106      	bne.n	8009408 <__sflush_r+0x6c>
 80093fa:	6829      	ldr	r1, [r5, #0]
 80093fc:	291d      	cmp	r1, #29
 80093fe:	d82c      	bhi.n	800945a <__sflush_r+0xbe>
 8009400:	4b2a      	ldr	r3, [pc, #168]	; (80094ac <__sflush_r+0x110>)
 8009402:	410b      	asrs	r3, r1
 8009404:	07db      	lsls	r3, r3, #31
 8009406:	d428      	bmi.n	800945a <__sflush_r+0xbe>
 8009408:	2300      	movs	r3, #0
 800940a:	6063      	str	r3, [r4, #4]
 800940c:	6923      	ldr	r3, [r4, #16]
 800940e:	6023      	str	r3, [r4, #0]
 8009410:	04d2      	lsls	r2, r2, #19
 8009412:	d505      	bpl.n	8009420 <__sflush_r+0x84>
 8009414:	1c43      	adds	r3, r0, #1
 8009416:	d102      	bne.n	800941e <__sflush_r+0x82>
 8009418:	682b      	ldr	r3, [r5, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d100      	bne.n	8009420 <__sflush_r+0x84>
 800941e:	6560      	str	r0, [r4, #84]	; 0x54
 8009420:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009422:	602e      	str	r6, [r5, #0]
 8009424:	2900      	cmp	r1, #0
 8009426:	d0c5      	beq.n	80093b4 <__sflush_r+0x18>
 8009428:	0023      	movs	r3, r4
 800942a:	3344      	adds	r3, #68	; 0x44
 800942c:	4299      	cmp	r1, r3
 800942e:	d002      	beq.n	8009436 <__sflush_r+0x9a>
 8009430:	0028      	movs	r0, r5
 8009432:	f7fe f9d9 	bl	80077e8 <_free_r>
 8009436:	2000      	movs	r0, #0
 8009438:	6360      	str	r0, [r4, #52]	; 0x34
 800943a:	e7bc      	b.n	80093b6 <__sflush_r+0x1a>
 800943c:	2301      	movs	r3, #1
 800943e:	0028      	movs	r0, r5
 8009440:	47b8      	blx	r7
 8009442:	1c43      	adds	r3, r0, #1
 8009444:	d1c6      	bne.n	80093d4 <__sflush_r+0x38>
 8009446:	682b      	ldr	r3, [r5, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d0c3      	beq.n	80093d4 <__sflush_r+0x38>
 800944c:	2b1d      	cmp	r3, #29
 800944e:	d001      	beq.n	8009454 <__sflush_r+0xb8>
 8009450:	2b16      	cmp	r3, #22
 8009452:	d101      	bne.n	8009458 <__sflush_r+0xbc>
 8009454:	602e      	str	r6, [r5, #0]
 8009456:	e7ad      	b.n	80093b4 <__sflush_r+0x18>
 8009458:	89a2      	ldrh	r2, [r4, #12]
 800945a:	2340      	movs	r3, #64	; 0x40
 800945c:	4313      	orrs	r3, r2
 800945e:	81a3      	strh	r3, [r4, #12]
 8009460:	e7a9      	b.n	80093b6 <__sflush_r+0x1a>
 8009462:	690e      	ldr	r6, [r1, #16]
 8009464:	2e00      	cmp	r6, #0
 8009466:	d0a5      	beq.n	80093b4 <__sflush_r+0x18>
 8009468:	680f      	ldr	r7, [r1, #0]
 800946a:	600e      	str	r6, [r1, #0]
 800946c:	1bba      	subs	r2, r7, r6
 800946e:	9201      	str	r2, [sp, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	079b      	lsls	r3, r3, #30
 8009474:	d100      	bne.n	8009478 <__sflush_r+0xdc>
 8009476:	694a      	ldr	r2, [r1, #20]
 8009478:	60a2      	str	r2, [r4, #8]
 800947a:	9b01      	ldr	r3, [sp, #4]
 800947c:	2b00      	cmp	r3, #0
 800947e:	dd99      	ble.n	80093b4 <__sflush_r+0x18>
 8009480:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009482:	0032      	movs	r2, r6
 8009484:	001f      	movs	r7, r3
 8009486:	0028      	movs	r0, r5
 8009488:	9b01      	ldr	r3, [sp, #4]
 800948a:	6a21      	ldr	r1, [r4, #32]
 800948c:	47b8      	blx	r7
 800948e:	2800      	cmp	r0, #0
 8009490:	dc06      	bgt.n	80094a0 <__sflush_r+0x104>
 8009492:	2340      	movs	r3, #64	; 0x40
 8009494:	2001      	movs	r0, #1
 8009496:	89a2      	ldrh	r2, [r4, #12]
 8009498:	4240      	negs	r0, r0
 800949a:	4313      	orrs	r3, r2
 800949c:	81a3      	strh	r3, [r4, #12]
 800949e:	e78a      	b.n	80093b6 <__sflush_r+0x1a>
 80094a0:	9b01      	ldr	r3, [sp, #4]
 80094a2:	1836      	adds	r6, r6, r0
 80094a4:	1a1b      	subs	r3, r3, r0
 80094a6:	9301      	str	r3, [sp, #4]
 80094a8:	e7e7      	b.n	800947a <__sflush_r+0xde>
 80094aa:	46c0      	nop			; (mov r8, r8)
 80094ac:	dfbffffe 	.word	0xdfbffffe

080094b0 <_fflush_r>:
 80094b0:	690b      	ldr	r3, [r1, #16]
 80094b2:	b570      	push	{r4, r5, r6, lr}
 80094b4:	0005      	movs	r5, r0
 80094b6:	000c      	movs	r4, r1
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d102      	bne.n	80094c2 <_fflush_r+0x12>
 80094bc:	2500      	movs	r5, #0
 80094be:	0028      	movs	r0, r5
 80094c0:	bd70      	pop	{r4, r5, r6, pc}
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d004      	beq.n	80094d0 <_fflush_r+0x20>
 80094c6:	6a03      	ldr	r3, [r0, #32]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d101      	bne.n	80094d0 <_fflush_r+0x20>
 80094cc:	f7fd f9b8 	bl	8006840 <__sinit>
 80094d0:	220c      	movs	r2, #12
 80094d2:	5ea3      	ldrsh	r3, [r4, r2]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d0f1      	beq.n	80094bc <_fflush_r+0xc>
 80094d8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80094da:	07d2      	lsls	r2, r2, #31
 80094dc:	d404      	bmi.n	80094e8 <_fflush_r+0x38>
 80094de:	059b      	lsls	r3, r3, #22
 80094e0:	d402      	bmi.n	80094e8 <_fflush_r+0x38>
 80094e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094e4:	f7fd fad1 	bl	8006a8a <__retarget_lock_acquire_recursive>
 80094e8:	0028      	movs	r0, r5
 80094ea:	0021      	movs	r1, r4
 80094ec:	f7ff ff56 	bl	800939c <__sflush_r>
 80094f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80094f2:	0005      	movs	r5, r0
 80094f4:	07db      	lsls	r3, r3, #31
 80094f6:	d4e2      	bmi.n	80094be <_fflush_r+0xe>
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	059b      	lsls	r3, r3, #22
 80094fc:	d4df      	bmi.n	80094be <_fflush_r+0xe>
 80094fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009500:	f7fd fac4 	bl	8006a8c <__retarget_lock_release_recursive>
 8009504:	e7db      	b.n	80094be <_fflush_r+0xe>

08009506 <memmove>:
 8009506:	b510      	push	{r4, lr}
 8009508:	4288      	cmp	r0, r1
 800950a:	d902      	bls.n	8009512 <memmove+0xc>
 800950c:	188b      	adds	r3, r1, r2
 800950e:	4298      	cmp	r0, r3
 8009510:	d303      	bcc.n	800951a <memmove+0x14>
 8009512:	2300      	movs	r3, #0
 8009514:	e007      	b.n	8009526 <memmove+0x20>
 8009516:	5c8b      	ldrb	r3, [r1, r2]
 8009518:	5483      	strb	r3, [r0, r2]
 800951a:	3a01      	subs	r2, #1
 800951c:	d2fb      	bcs.n	8009516 <memmove+0x10>
 800951e:	bd10      	pop	{r4, pc}
 8009520:	5ccc      	ldrb	r4, [r1, r3]
 8009522:	54c4      	strb	r4, [r0, r3]
 8009524:	3301      	adds	r3, #1
 8009526:	429a      	cmp	r2, r3
 8009528:	d1fa      	bne.n	8009520 <memmove+0x1a>
 800952a:	e7f8      	b.n	800951e <memmove+0x18>

0800952c <strncmp>:
 800952c:	b530      	push	{r4, r5, lr}
 800952e:	0005      	movs	r5, r0
 8009530:	1e10      	subs	r0, r2, #0
 8009532:	d00b      	beq.n	800954c <strncmp+0x20>
 8009534:	2400      	movs	r4, #0
 8009536:	3a01      	subs	r2, #1
 8009538:	5d2b      	ldrb	r3, [r5, r4]
 800953a:	5d08      	ldrb	r0, [r1, r4]
 800953c:	4283      	cmp	r3, r0
 800953e:	d104      	bne.n	800954a <strncmp+0x1e>
 8009540:	42a2      	cmp	r2, r4
 8009542:	d002      	beq.n	800954a <strncmp+0x1e>
 8009544:	3401      	adds	r4, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	d1f6      	bne.n	8009538 <strncmp+0xc>
 800954a:	1a18      	subs	r0, r3, r0
 800954c:	bd30      	pop	{r4, r5, pc}
	...

08009550 <_sbrk_r>:
 8009550:	2300      	movs	r3, #0
 8009552:	b570      	push	{r4, r5, r6, lr}
 8009554:	4d06      	ldr	r5, [pc, #24]	; (8009570 <_sbrk_r+0x20>)
 8009556:	0004      	movs	r4, r0
 8009558:	0008      	movs	r0, r1
 800955a:	602b      	str	r3, [r5, #0]
 800955c:	f7fa fa30 	bl	80039c0 <_sbrk>
 8009560:	1c43      	adds	r3, r0, #1
 8009562:	d103      	bne.n	800956c <_sbrk_r+0x1c>
 8009564:	682b      	ldr	r3, [r5, #0]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d000      	beq.n	800956c <_sbrk_r+0x1c>
 800956a:	6023      	str	r3, [r4, #0]
 800956c:	bd70      	pop	{r4, r5, r6, pc}
 800956e:	46c0      	nop			; (mov r8, r8)
 8009570:	20000424 	.word	0x20000424

08009574 <memcpy>:
 8009574:	2300      	movs	r3, #0
 8009576:	b510      	push	{r4, lr}
 8009578:	429a      	cmp	r2, r3
 800957a:	d100      	bne.n	800957e <memcpy+0xa>
 800957c:	bd10      	pop	{r4, pc}
 800957e:	5ccc      	ldrb	r4, [r1, r3]
 8009580:	54c4      	strb	r4, [r0, r3]
 8009582:	3301      	adds	r3, #1
 8009584:	e7f8      	b.n	8009578 <memcpy+0x4>
	...

08009588 <nan>:
 8009588:	2000      	movs	r0, #0
 800958a:	4901      	ldr	r1, [pc, #4]	; (8009590 <nan+0x8>)
 800958c:	4770      	bx	lr
 800958e:	46c0      	nop			; (mov r8, r8)
 8009590:	7ff80000 	.word	0x7ff80000

08009594 <__assert_func>:
 8009594:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009596:	0014      	movs	r4, r2
 8009598:	001a      	movs	r2, r3
 800959a:	4b09      	ldr	r3, [pc, #36]	; (80095c0 <__assert_func+0x2c>)
 800959c:	0005      	movs	r5, r0
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	000e      	movs	r6, r1
 80095a2:	68d8      	ldr	r0, [r3, #12]
 80095a4:	4b07      	ldr	r3, [pc, #28]	; (80095c4 <__assert_func+0x30>)
 80095a6:	2c00      	cmp	r4, #0
 80095a8:	d101      	bne.n	80095ae <__assert_func+0x1a>
 80095aa:	4b07      	ldr	r3, [pc, #28]	; (80095c8 <__assert_func+0x34>)
 80095ac:	001c      	movs	r4, r3
 80095ae:	4907      	ldr	r1, [pc, #28]	; (80095cc <__assert_func+0x38>)
 80095b0:	9301      	str	r3, [sp, #4]
 80095b2:	9402      	str	r4, [sp, #8]
 80095b4:	002b      	movs	r3, r5
 80095b6:	9600      	str	r6, [sp, #0]
 80095b8:	f000 fbe2 	bl	8009d80 <fiprintf>
 80095bc:	f000 fbf0 	bl	8009da0 <abort>
 80095c0:	2000007c 	.word	0x2000007c
 80095c4:	0800a7ea 	.word	0x0800a7ea
 80095c8:	0800a825 	.word	0x0800a825
 80095cc:	0800a7f7 	.word	0x0800a7f7

080095d0 <_calloc_r>:
 80095d0:	b570      	push	{r4, r5, r6, lr}
 80095d2:	0c0b      	lsrs	r3, r1, #16
 80095d4:	0c15      	lsrs	r5, r2, #16
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d11e      	bne.n	8009618 <_calloc_r+0x48>
 80095da:	2d00      	cmp	r5, #0
 80095dc:	d10c      	bne.n	80095f8 <_calloc_r+0x28>
 80095de:	b289      	uxth	r1, r1
 80095e0:	b294      	uxth	r4, r2
 80095e2:	434c      	muls	r4, r1
 80095e4:	0021      	movs	r1, r4
 80095e6:	f7fe f975 	bl	80078d4 <_malloc_r>
 80095ea:	1e05      	subs	r5, r0, #0
 80095ec:	d01b      	beq.n	8009626 <_calloc_r+0x56>
 80095ee:	0022      	movs	r2, r4
 80095f0:	2100      	movs	r1, #0
 80095f2:	f7fd f9c5 	bl	8006980 <memset>
 80095f6:	e016      	b.n	8009626 <_calloc_r+0x56>
 80095f8:	1c2b      	adds	r3, r5, #0
 80095fa:	1c0c      	adds	r4, r1, #0
 80095fc:	b289      	uxth	r1, r1
 80095fe:	b292      	uxth	r2, r2
 8009600:	434a      	muls	r2, r1
 8009602:	b2a1      	uxth	r1, r4
 8009604:	b29c      	uxth	r4, r3
 8009606:	434c      	muls	r4, r1
 8009608:	0c13      	lsrs	r3, r2, #16
 800960a:	18e4      	adds	r4, r4, r3
 800960c:	0c23      	lsrs	r3, r4, #16
 800960e:	d107      	bne.n	8009620 <_calloc_r+0x50>
 8009610:	0424      	lsls	r4, r4, #16
 8009612:	b292      	uxth	r2, r2
 8009614:	4314      	orrs	r4, r2
 8009616:	e7e5      	b.n	80095e4 <_calloc_r+0x14>
 8009618:	2d00      	cmp	r5, #0
 800961a:	d101      	bne.n	8009620 <_calloc_r+0x50>
 800961c:	1c14      	adds	r4, r2, #0
 800961e:	e7ed      	b.n	80095fc <_calloc_r+0x2c>
 8009620:	230c      	movs	r3, #12
 8009622:	2500      	movs	r5, #0
 8009624:	6003      	str	r3, [r0, #0]
 8009626:	0028      	movs	r0, r5
 8009628:	bd70      	pop	{r4, r5, r6, pc}

0800962a <rshift>:
 800962a:	0002      	movs	r2, r0
 800962c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800962e:	6904      	ldr	r4, [r0, #16]
 8009630:	114b      	asrs	r3, r1, #5
 8009632:	b085      	sub	sp, #20
 8009634:	3214      	adds	r2, #20
 8009636:	9302      	str	r3, [sp, #8]
 8009638:	114d      	asrs	r5, r1, #5
 800963a:	0013      	movs	r3, r2
 800963c:	42ac      	cmp	r4, r5
 800963e:	dd32      	ble.n	80096a6 <rshift+0x7c>
 8009640:	261f      	movs	r6, #31
 8009642:	000f      	movs	r7, r1
 8009644:	114b      	asrs	r3, r1, #5
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	00a5      	lsls	r5, r4, #2
 800964a:	18d3      	adds	r3, r2, r3
 800964c:	4037      	ands	r7, r6
 800964e:	1955      	adds	r5, r2, r5
 8009650:	9300      	str	r3, [sp, #0]
 8009652:	9701      	str	r7, [sp, #4]
 8009654:	4231      	tst	r1, r6
 8009656:	d10d      	bne.n	8009674 <rshift+0x4a>
 8009658:	0016      	movs	r6, r2
 800965a:	0019      	movs	r1, r3
 800965c:	428d      	cmp	r5, r1
 800965e:	d836      	bhi.n	80096ce <rshift+0xa4>
 8009660:	9900      	ldr	r1, [sp, #0]
 8009662:	2300      	movs	r3, #0
 8009664:	3903      	subs	r1, #3
 8009666:	428d      	cmp	r5, r1
 8009668:	d302      	bcc.n	8009670 <rshift+0x46>
 800966a:	9b02      	ldr	r3, [sp, #8]
 800966c:	1ae4      	subs	r4, r4, r3
 800966e:	00a3      	lsls	r3, r4, #2
 8009670:	18d3      	adds	r3, r2, r3
 8009672:	e018      	b.n	80096a6 <rshift+0x7c>
 8009674:	2120      	movs	r1, #32
 8009676:	9e01      	ldr	r6, [sp, #4]
 8009678:	9f01      	ldr	r7, [sp, #4]
 800967a:	1b89      	subs	r1, r1, r6
 800967c:	9e00      	ldr	r6, [sp, #0]
 800967e:	9103      	str	r1, [sp, #12]
 8009680:	ce02      	ldmia	r6!, {r1}
 8009682:	4694      	mov	ip, r2
 8009684:	40f9      	lsrs	r1, r7
 8009686:	42b5      	cmp	r5, r6
 8009688:	d816      	bhi.n	80096b8 <rshift+0x8e>
 800968a:	9e00      	ldr	r6, [sp, #0]
 800968c:	2300      	movs	r3, #0
 800968e:	3601      	adds	r6, #1
 8009690:	42b5      	cmp	r5, r6
 8009692:	d303      	bcc.n	800969c <rshift+0x72>
 8009694:	9b02      	ldr	r3, [sp, #8]
 8009696:	1ae3      	subs	r3, r4, r3
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	3b04      	subs	r3, #4
 800969c:	18d3      	adds	r3, r2, r3
 800969e:	6019      	str	r1, [r3, #0]
 80096a0:	2900      	cmp	r1, #0
 80096a2:	d000      	beq.n	80096a6 <rshift+0x7c>
 80096a4:	3304      	adds	r3, #4
 80096a6:	1a99      	subs	r1, r3, r2
 80096a8:	1089      	asrs	r1, r1, #2
 80096aa:	6101      	str	r1, [r0, #16]
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d101      	bne.n	80096b4 <rshift+0x8a>
 80096b0:	2300      	movs	r3, #0
 80096b2:	6143      	str	r3, [r0, #20]
 80096b4:	b005      	add	sp, #20
 80096b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096b8:	6837      	ldr	r7, [r6, #0]
 80096ba:	9b03      	ldr	r3, [sp, #12]
 80096bc:	409f      	lsls	r7, r3
 80096be:	430f      	orrs	r7, r1
 80096c0:	4661      	mov	r1, ip
 80096c2:	c180      	stmia	r1!, {r7}
 80096c4:	468c      	mov	ip, r1
 80096c6:	9b01      	ldr	r3, [sp, #4]
 80096c8:	ce02      	ldmia	r6!, {r1}
 80096ca:	40d9      	lsrs	r1, r3
 80096cc:	e7db      	b.n	8009686 <rshift+0x5c>
 80096ce:	c980      	ldmia	r1!, {r7}
 80096d0:	c680      	stmia	r6!, {r7}
 80096d2:	e7c3      	b.n	800965c <rshift+0x32>

080096d4 <__hexdig_fun>:
 80096d4:	0002      	movs	r2, r0
 80096d6:	3a30      	subs	r2, #48	; 0x30
 80096d8:	0003      	movs	r3, r0
 80096da:	2a09      	cmp	r2, #9
 80096dc:	d802      	bhi.n	80096e4 <__hexdig_fun+0x10>
 80096de:	3b20      	subs	r3, #32
 80096e0:	b2d8      	uxtb	r0, r3
 80096e2:	4770      	bx	lr
 80096e4:	0002      	movs	r2, r0
 80096e6:	3a61      	subs	r2, #97	; 0x61
 80096e8:	2a05      	cmp	r2, #5
 80096ea:	d801      	bhi.n	80096f0 <__hexdig_fun+0x1c>
 80096ec:	3b47      	subs	r3, #71	; 0x47
 80096ee:	e7f7      	b.n	80096e0 <__hexdig_fun+0xc>
 80096f0:	001a      	movs	r2, r3
 80096f2:	3a41      	subs	r2, #65	; 0x41
 80096f4:	2000      	movs	r0, #0
 80096f6:	2a05      	cmp	r2, #5
 80096f8:	d8f3      	bhi.n	80096e2 <__hexdig_fun+0xe>
 80096fa:	3b27      	subs	r3, #39	; 0x27
 80096fc:	e7f0      	b.n	80096e0 <__hexdig_fun+0xc>
	...

08009700 <__gethex>:
 8009700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009702:	b089      	sub	sp, #36	; 0x24
 8009704:	9307      	str	r3, [sp, #28]
 8009706:	2302      	movs	r3, #2
 8009708:	9201      	str	r2, [sp, #4]
 800970a:	680a      	ldr	r2, [r1, #0]
 800970c:	425b      	negs	r3, r3
 800970e:	9003      	str	r0, [sp, #12]
 8009710:	9106      	str	r1, [sp, #24]
 8009712:	1c96      	adds	r6, r2, #2
 8009714:	1a9b      	subs	r3, r3, r2
 8009716:	199a      	adds	r2, r3, r6
 8009718:	9600      	str	r6, [sp, #0]
 800971a:	9205      	str	r2, [sp, #20]
 800971c:	9a00      	ldr	r2, [sp, #0]
 800971e:	3601      	adds	r6, #1
 8009720:	7810      	ldrb	r0, [r2, #0]
 8009722:	2830      	cmp	r0, #48	; 0x30
 8009724:	d0f7      	beq.n	8009716 <__gethex+0x16>
 8009726:	f7ff ffd5 	bl	80096d4 <__hexdig_fun>
 800972a:	2300      	movs	r3, #0
 800972c:	001d      	movs	r5, r3
 800972e:	9302      	str	r3, [sp, #8]
 8009730:	4298      	cmp	r0, r3
 8009732:	d11d      	bne.n	8009770 <__gethex+0x70>
 8009734:	2201      	movs	r2, #1
 8009736:	49a6      	ldr	r1, [pc, #664]	; (80099d0 <__gethex+0x2d0>)
 8009738:	9800      	ldr	r0, [sp, #0]
 800973a:	f7ff fef7 	bl	800952c <strncmp>
 800973e:	0007      	movs	r7, r0
 8009740:	42a8      	cmp	r0, r5
 8009742:	d169      	bne.n	8009818 <__gethex+0x118>
 8009744:	9b00      	ldr	r3, [sp, #0]
 8009746:	0034      	movs	r4, r6
 8009748:	7858      	ldrb	r0, [r3, #1]
 800974a:	f7ff ffc3 	bl	80096d4 <__hexdig_fun>
 800974e:	2301      	movs	r3, #1
 8009750:	9302      	str	r3, [sp, #8]
 8009752:	42a8      	cmp	r0, r5
 8009754:	d02f      	beq.n	80097b6 <__gethex+0xb6>
 8009756:	9600      	str	r6, [sp, #0]
 8009758:	9b00      	ldr	r3, [sp, #0]
 800975a:	7818      	ldrb	r0, [r3, #0]
 800975c:	2830      	cmp	r0, #48	; 0x30
 800975e:	d009      	beq.n	8009774 <__gethex+0x74>
 8009760:	f7ff ffb8 	bl	80096d4 <__hexdig_fun>
 8009764:	4242      	negs	r2, r0
 8009766:	4142      	adcs	r2, r0
 8009768:	2301      	movs	r3, #1
 800976a:	0035      	movs	r5, r6
 800976c:	9202      	str	r2, [sp, #8]
 800976e:	9305      	str	r3, [sp, #20]
 8009770:	9c00      	ldr	r4, [sp, #0]
 8009772:	e004      	b.n	800977e <__gethex+0x7e>
 8009774:	9b00      	ldr	r3, [sp, #0]
 8009776:	3301      	adds	r3, #1
 8009778:	9300      	str	r3, [sp, #0]
 800977a:	e7ed      	b.n	8009758 <__gethex+0x58>
 800977c:	3401      	adds	r4, #1
 800977e:	7820      	ldrb	r0, [r4, #0]
 8009780:	f7ff ffa8 	bl	80096d4 <__hexdig_fun>
 8009784:	1e07      	subs	r7, r0, #0
 8009786:	d1f9      	bne.n	800977c <__gethex+0x7c>
 8009788:	2201      	movs	r2, #1
 800978a:	0020      	movs	r0, r4
 800978c:	4990      	ldr	r1, [pc, #576]	; (80099d0 <__gethex+0x2d0>)
 800978e:	f7ff fecd 	bl	800952c <strncmp>
 8009792:	2800      	cmp	r0, #0
 8009794:	d10d      	bne.n	80097b2 <__gethex+0xb2>
 8009796:	2d00      	cmp	r5, #0
 8009798:	d106      	bne.n	80097a8 <__gethex+0xa8>
 800979a:	3401      	adds	r4, #1
 800979c:	0025      	movs	r5, r4
 800979e:	7820      	ldrb	r0, [r4, #0]
 80097a0:	f7ff ff98 	bl	80096d4 <__hexdig_fun>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d102      	bne.n	80097ae <__gethex+0xae>
 80097a8:	1b2d      	subs	r5, r5, r4
 80097aa:	00af      	lsls	r7, r5, #2
 80097ac:	e003      	b.n	80097b6 <__gethex+0xb6>
 80097ae:	3401      	adds	r4, #1
 80097b0:	e7f5      	b.n	800979e <__gethex+0x9e>
 80097b2:	2d00      	cmp	r5, #0
 80097b4:	d1f8      	bne.n	80097a8 <__gethex+0xa8>
 80097b6:	2220      	movs	r2, #32
 80097b8:	7823      	ldrb	r3, [r4, #0]
 80097ba:	0026      	movs	r6, r4
 80097bc:	4393      	bics	r3, r2
 80097be:	2b50      	cmp	r3, #80	; 0x50
 80097c0:	d11d      	bne.n	80097fe <__gethex+0xfe>
 80097c2:	7863      	ldrb	r3, [r4, #1]
 80097c4:	2b2b      	cmp	r3, #43	; 0x2b
 80097c6:	d02c      	beq.n	8009822 <__gethex+0x122>
 80097c8:	2b2d      	cmp	r3, #45	; 0x2d
 80097ca:	d02e      	beq.n	800982a <__gethex+0x12a>
 80097cc:	2300      	movs	r3, #0
 80097ce:	1c66      	adds	r6, r4, #1
 80097d0:	9304      	str	r3, [sp, #16]
 80097d2:	7830      	ldrb	r0, [r6, #0]
 80097d4:	f7ff ff7e 	bl	80096d4 <__hexdig_fun>
 80097d8:	1e43      	subs	r3, r0, #1
 80097da:	b2db      	uxtb	r3, r3
 80097dc:	2b18      	cmp	r3, #24
 80097de:	d82b      	bhi.n	8009838 <__gethex+0x138>
 80097e0:	3810      	subs	r0, #16
 80097e2:	0005      	movs	r5, r0
 80097e4:	7870      	ldrb	r0, [r6, #1]
 80097e6:	f7ff ff75 	bl	80096d4 <__hexdig_fun>
 80097ea:	1e43      	subs	r3, r0, #1
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	3601      	adds	r6, #1
 80097f0:	2b18      	cmp	r3, #24
 80097f2:	d91c      	bls.n	800982e <__gethex+0x12e>
 80097f4:	9b04      	ldr	r3, [sp, #16]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d000      	beq.n	80097fc <__gethex+0xfc>
 80097fa:	426d      	negs	r5, r5
 80097fc:	197f      	adds	r7, r7, r5
 80097fe:	9b06      	ldr	r3, [sp, #24]
 8009800:	601e      	str	r6, [r3, #0]
 8009802:	9b02      	ldr	r3, [sp, #8]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d019      	beq.n	800983c <__gethex+0x13c>
 8009808:	2600      	movs	r6, #0
 800980a:	9b05      	ldr	r3, [sp, #20]
 800980c:	42b3      	cmp	r3, r6
 800980e:	d100      	bne.n	8009812 <__gethex+0x112>
 8009810:	3606      	adds	r6, #6
 8009812:	0030      	movs	r0, r6
 8009814:	b009      	add	sp, #36	; 0x24
 8009816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009818:	2301      	movs	r3, #1
 800981a:	2700      	movs	r7, #0
 800981c:	9c00      	ldr	r4, [sp, #0]
 800981e:	9302      	str	r3, [sp, #8]
 8009820:	e7c9      	b.n	80097b6 <__gethex+0xb6>
 8009822:	2300      	movs	r3, #0
 8009824:	9304      	str	r3, [sp, #16]
 8009826:	1ca6      	adds	r6, r4, #2
 8009828:	e7d3      	b.n	80097d2 <__gethex+0xd2>
 800982a:	2301      	movs	r3, #1
 800982c:	e7fa      	b.n	8009824 <__gethex+0x124>
 800982e:	230a      	movs	r3, #10
 8009830:	435d      	muls	r5, r3
 8009832:	182d      	adds	r5, r5, r0
 8009834:	3d10      	subs	r5, #16
 8009836:	e7d5      	b.n	80097e4 <__gethex+0xe4>
 8009838:	0026      	movs	r6, r4
 800983a:	e7e0      	b.n	80097fe <__gethex+0xfe>
 800983c:	9b00      	ldr	r3, [sp, #0]
 800983e:	9902      	ldr	r1, [sp, #8]
 8009840:	1ae3      	subs	r3, r4, r3
 8009842:	3b01      	subs	r3, #1
 8009844:	2b07      	cmp	r3, #7
 8009846:	dc0a      	bgt.n	800985e <__gethex+0x15e>
 8009848:	9803      	ldr	r0, [sp, #12]
 800984a:	f7fe f8d5 	bl	80079f8 <_Balloc>
 800984e:	1e05      	subs	r5, r0, #0
 8009850:	d108      	bne.n	8009864 <__gethex+0x164>
 8009852:	002a      	movs	r2, r5
 8009854:	21e4      	movs	r1, #228	; 0xe4
 8009856:	4b5f      	ldr	r3, [pc, #380]	; (80099d4 <__gethex+0x2d4>)
 8009858:	485f      	ldr	r0, [pc, #380]	; (80099d8 <__gethex+0x2d8>)
 800985a:	f7ff fe9b 	bl	8009594 <__assert_func>
 800985e:	3101      	adds	r1, #1
 8009860:	105b      	asrs	r3, r3, #1
 8009862:	e7ef      	b.n	8009844 <__gethex+0x144>
 8009864:	0003      	movs	r3, r0
 8009866:	3314      	adds	r3, #20
 8009868:	9302      	str	r3, [sp, #8]
 800986a:	9305      	str	r3, [sp, #20]
 800986c:	2300      	movs	r3, #0
 800986e:	001e      	movs	r6, r3
 8009870:	9304      	str	r3, [sp, #16]
 8009872:	9b00      	ldr	r3, [sp, #0]
 8009874:	42a3      	cmp	r3, r4
 8009876:	d33f      	bcc.n	80098f8 <__gethex+0x1f8>
 8009878:	9c05      	ldr	r4, [sp, #20]
 800987a:	9b02      	ldr	r3, [sp, #8]
 800987c:	c440      	stmia	r4!, {r6}
 800987e:	1ae4      	subs	r4, r4, r3
 8009880:	10a4      	asrs	r4, r4, #2
 8009882:	0030      	movs	r0, r6
 8009884:	612c      	str	r4, [r5, #16]
 8009886:	f7fe f9af 	bl	8007be8 <__hi0bits>
 800988a:	9b01      	ldr	r3, [sp, #4]
 800988c:	0164      	lsls	r4, r4, #5
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	1a26      	subs	r6, r4, r0
 8009892:	9300      	str	r3, [sp, #0]
 8009894:	429e      	cmp	r6, r3
 8009896:	dd51      	ble.n	800993c <__gethex+0x23c>
 8009898:	1af6      	subs	r6, r6, r3
 800989a:	0031      	movs	r1, r6
 800989c:	0028      	movs	r0, r5
 800989e:	f7fe fd43 	bl	8008328 <__any_on>
 80098a2:	1e04      	subs	r4, r0, #0
 80098a4:	d016      	beq.n	80098d4 <__gethex+0x1d4>
 80098a6:	2401      	movs	r4, #1
 80098a8:	231f      	movs	r3, #31
 80098aa:	0020      	movs	r0, r4
 80098ac:	1e72      	subs	r2, r6, #1
 80098ae:	4013      	ands	r3, r2
 80098b0:	4098      	lsls	r0, r3
 80098b2:	0003      	movs	r3, r0
 80098b4:	1151      	asrs	r1, r2, #5
 80098b6:	9802      	ldr	r0, [sp, #8]
 80098b8:	0089      	lsls	r1, r1, #2
 80098ba:	5809      	ldr	r1, [r1, r0]
 80098bc:	4219      	tst	r1, r3
 80098be:	d009      	beq.n	80098d4 <__gethex+0x1d4>
 80098c0:	42a2      	cmp	r2, r4
 80098c2:	dd06      	ble.n	80098d2 <__gethex+0x1d2>
 80098c4:	0028      	movs	r0, r5
 80098c6:	1eb1      	subs	r1, r6, #2
 80098c8:	f7fe fd2e 	bl	8008328 <__any_on>
 80098cc:	3402      	adds	r4, #2
 80098ce:	2800      	cmp	r0, #0
 80098d0:	d100      	bne.n	80098d4 <__gethex+0x1d4>
 80098d2:	2402      	movs	r4, #2
 80098d4:	0031      	movs	r1, r6
 80098d6:	0028      	movs	r0, r5
 80098d8:	f7ff fea7 	bl	800962a <rshift>
 80098dc:	19bf      	adds	r7, r7, r6
 80098de:	9b01      	ldr	r3, [sp, #4]
 80098e0:	689b      	ldr	r3, [r3, #8]
 80098e2:	42bb      	cmp	r3, r7
 80098e4:	da3a      	bge.n	800995c <__gethex+0x25c>
 80098e6:	0029      	movs	r1, r5
 80098e8:	9803      	ldr	r0, [sp, #12]
 80098ea:	f7fe f8c9 	bl	8007a80 <_Bfree>
 80098ee:	2300      	movs	r3, #0
 80098f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098f2:	26a3      	movs	r6, #163	; 0xa3
 80098f4:	6013      	str	r3, [r2, #0]
 80098f6:	e78c      	b.n	8009812 <__gethex+0x112>
 80098f8:	3c01      	subs	r4, #1
 80098fa:	7823      	ldrb	r3, [r4, #0]
 80098fc:	2b2e      	cmp	r3, #46	; 0x2e
 80098fe:	d012      	beq.n	8009926 <__gethex+0x226>
 8009900:	9b04      	ldr	r3, [sp, #16]
 8009902:	2b20      	cmp	r3, #32
 8009904:	d104      	bne.n	8009910 <__gethex+0x210>
 8009906:	9b05      	ldr	r3, [sp, #20]
 8009908:	c340      	stmia	r3!, {r6}
 800990a:	2600      	movs	r6, #0
 800990c:	9305      	str	r3, [sp, #20]
 800990e:	9604      	str	r6, [sp, #16]
 8009910:	7820      	ldrb	r0, [r4, #0]
 8009912:	f7ff fedf 	bl	80096d4 <__hexdig_fun>
 8009916:	230f      	movs	r3, #15
 8009918:	4018      	ands	r0, r3
 800991a:	9b04      	ldr	r3, [sp, #16]
 800991c:	4098      	lsls	r0, r3
 800991e:	3304      	adds	r3, #4
 8009920:	4306      	orrs	r6, r0
 8009922:	9304      	str	r3, [sp, #16]
 8009924:	e7a5      	b.n	8009872 <__gethex+0x172>
 8009926:	9b00      	ldr	r3, [sp, #0]
 8009928:	42a3      	cmp	r3, r4
 800992a:	d8e9      	bhi.n	8009900 <__gethex+0x200>
 800992c:	2201      	movs	r2, #1
 800992e:	0020      	movs	r0, r4
 8009930:	4927      	ldr	r1, [pc, #156]	; (80099d0 <__gethex+0x2d0>)
 8009932:	f7ff fdfb 	bl	800952c <strncmp>
 8009936:	2800      	cmp	r0, #0
 8009938:	d1e2      	bne.n	8009900 <__gethex+0x200>
 800993a:	e79a      	b.n	8009872 <__gethex+0x172>
 800993c:	9b00      	ldr	r3, [sp, #0]
 800993e:	2400      	movs	r4, #0
 8009940:	429e      	cmp	r6, r3
 8009942:	dacc      	bge.n	80098de <__gethex+0x1de>
 8009944:	1b9e      	subs	r6, r3, r6
 8009946:	0029      	movs	r1, r5
 8009948:	0032      	movs	r2, r6
 800994a:	9803      	ldr	r0, [sp, #12]
 800994c:	f7fe fab8 	bl	8007ec0 <__lshift>
 8009950:	0003      	movs	r3, r0
 8009952:	3314      	adds	r3, #20
 8009954:	0005      	movs	r5, r0
 8009956:	1bbf      	subs	r7, r7, r6
 8009958:	9302      	str	r3, [sp, #8]
 800995a:	e7c0      	b.n	80098de <__gethex+0x1de>
 800995c:	9b01      	ldr	r3, [sp, #4]
 800995e:	685e      	ldr	r6, [r3, #4]
 8009960:	42be      	cmp	r6, r7
 8009962:	dd70      	ble.n	8009a46 <__gethex+0x346>
 8009964:	9b00      	ldr	r3, [sp, #0]
 8009966:	1bf6      	subs	r6, r6, r7
 8009968:	42b3      	cmp	r3, r6
 800996a:	dc37      	bgt.n	80099dc <__gethex+0x2dc>
 800996c:	9b01      	ldr	r3, [sp, #4]
 800996e:	68db      	ldr	r3, [r3, #12]
 8009970:	2b02      	cmp	r3, #2
 8009972:	d024      	beq.n	80099be <__gethex+0x2be>
 8009974:	2b03      	cmp	r3, #3
 8009976:	d026      	beq.n	80099c6 <__gethex+0x2c6>
 8009978:	2b01      	cmp	r3, #1
 800997a:	d117      	bne.n	80099ac <__gethex+0x2ac>
 800997c:	9b00      	ldr	r3, [sp, #0]
 800997e:	42b3      	cmp	r3, r6
 8009980:	d114      	bne.n	80099ac <__gethex+0x2ac>
 8009982:	2b01      	cmp	r3, #1
 8009984:	d10b      	bne.n	800999e <__gethex+0x29e>
 8009986:	9b01      	ldr	r3, [sp, #4]
 8009988:	9a07      	ldr	r2, [sp, #28]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	2662      	movs	r6, #98	; 0x62
 800998e:	6013      	str	r3, [r2, #0]
 8009990:	2301      	movs	r3, #1
 8009992:	9a02      	ldr	r2, [sp, #8]
 8009994:	612b      	str	r3, [r5, #16]
 8009996:	6013      	str	r3, [r2, #0]
 8009998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800999a:	601d      	str	r5, [r3, #0]
 800999c:	e739      	b.n	8009812 <__gethex+0x112>
 800999e:	9900      	ldr	r1, [sp, #0]
 80099a0:	0028      	movs	r0, r5
 80099a2:	3901      	subs	r1, #1
 80099a4:	f7fe fcc0 	bl	8008328 <__any_on>
 80099a8:	2800      	cmp	r0, #0
 80099aa:	d1ec      	bne.n	8009986 <__gethex+0x286>
 80099ac:	0029      	movs	r1, r5
 80099ae:	9803      	ldr	r0, [sp, #12]
 80099b0:	f7fe f866 	bl	8007a80 <_Bfree>
 80099b4:	2300      	movs	r3, #0
 80099b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099b8:	2650      	movs	r6, #80	; 0x50
 80099ba:	6013      	str	r3, [r2, #0]
 80099bc:	e729      	b.n	8009812 <__gethex+0x112>
 80099be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d1f3      	bne.n	80099ac <__gethex+0x2ac>
 80099c4:	e7df      	b.n	8009986 <__gethex+0x286>
 80099c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1dc      	bne.n	8009986 <__gethex+0x286>
 80099cc:	e7ee      	b.n	80099ac <__gethex+0x2ac>
 80099ce:	46c0      	nop			; (mov r8, r8)
 80099d0:	0800a67c 	.word	0x0800a67c
 80099d4:	0800a516 	.word	0x0800a516
 80099d8:	0800a826 	.word	0x0800a826
 80099dc:	1e77      	subs	r7, r6, #1
 80099de:	2c00      	cmp	r4, #0
 80099e0:	d12f      	bne.n	8009a42 <__gethex+0x342>
 80099e2:	2f00      	cmp	r7, #0
 80099e4:	d004      	beq.n	80099f0 <__gethex+0x2f0>
 80099e6:	0039      	movs	r1, r7
 80099e8:	0028      	movs	r0, r5
 80099ea:	f7fe fc9d 	bl	8008328 <__any_on>
 80099ee:	0004      	movs	r4, r0
 80099f0:	231f      	movs	r3, #31
 80099f2:	117a      	asrs	r2, r7, #5
 80099f4:	401f      	ands	r7, r3
 80099f6:	3b1e      	subs	r3, #30
 80099f8:	40bb      	lsls	r3, r7
 80099fa:	9902      	ldr	r1, [sp, #8]
 80099fc:	0092      	lsls	r2, r2, #2
 80099fe:	5852      	ldr	r2, [r2, r1]
 8009a00:	421a      	tst	r2, r3
 8009a02:	d001      	beq.n	8009a08 <__gethex+0x308>
 8009a04:	2302      	movs	r3, #2
 8009a06:	431c      	orrs	r4, r3
 8009a08:	9b00      	ldr	r3, [sp, #0]
 8009a0a:	0031      	movs	r1, r6
 8009a0c:	1b9b      	subs	r3, r3, r6
 8009a0e:	2602      	movs	r6, #2
 8009a10:	0028      	movs	r0, r5
 8009a12:	9300      	str	r3, [sp, #0]
 8009a14:	f7ff fe09 	bl	800962a <rshift>
 8009a18:	9b01      	ldr	r3, [sp, #4]
 8009a1a:	685f      	ldr	r7, [r3, #4]
 8009a1c:	2c00      	cmp	r4, #0
 8009a1e:	d041      	beq.n	8009aa4 <__gethex+0x3a4>
 8009a20:	9b01      	ldr	r3, [sp, #4]
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	2b02      	cmp	r3, #2
 8009a26:	d010      	beq.n	8009a4a <__gethex+0x34a>
 8009a28:	2b03      	cmp	r3, #3
 8009a2a:	d012      	beq.n	8009a52 <__gethex+0x352>
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d106      	bne.n	8009a3e <__gethex+0x33e>
 8009a30:	07a2      	lsls	r2, r4, #30
 8009a32:	d504      	bpl.n	8009a3e <__gethex+0x33e>
 8009a34:	9a02      	ldr	r2, [sp, #8]
 8009a36:	6812      	ldr	r2, [r2, #0]
 8009a38:	4314      	orrs	r4, r2
 8009a3a:	421c      	tst	r4, r3
 8009a3c:	d10c      	bne.n	8009a58 <__gethex+0x358>
 8009a3e:	2310      	movs	r3, #16
 8009a40:	e02f      	b.n	8009aa2 <__gethex+0x3a2>
 8009a42:	2401      	movs	r4, #1
 8009a44:	e7d4      	b.n	80099f0 <__gethex+0x2f0>
 8009a46:	2601      	movs	r6, #1
 8009a48:	e7e8      	b.n	8009a1c <__gethex+0x31c>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a4e:	1a9b      	subs	r3, r3, r2
 8009a50:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d0f2      	beq.n	8009a3e <__gethex+0x33e>
 8009a58:	692b      	ldr	r3, [r5, #16]
 8009a5a:	2000      	movs	r0, #0
 8009a5c:	9302      	str	r3, [sp, #8]
 8009a5e:	009b      	lsls	r3, r3, #2
 8009a60:	9304      	str	r3, [sp, #16]
 8009a62:	002b      	movs	r3, r5
 8009a64:	9a04      	ldr	r2, [sp, #16]
 8009a66:	3314      	adds	r3, #20
 8009a68:	1899      	adds	r1, r3, r2
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	1c54      	adds	r4, r2, #1
 8009a6e:	d01e      	beq.n	8009aae <__gethex+0x3ae>
 8009a70:	3201      	adds	r2, #1
 8009a72:	601a      	str	r2, [r3, #0]
 8009a74:	002b      	movs	r3, r5
 8009a76:	3314      	adds	r3, #20
 8009a78:	2e02      	cmp	r6, #2
 8009a7a:	d141      	bne.n	8009b00 <__gethex+0x400>
 8009a7c:	9a01      	ldr	r2, [sp, #4]
 8009a7e:	9900      	ldr	r1, [sp, #0]
 8009a80:	6812      	ldr	r2, [r2, #0]
 8009a82:	3a01      	subs	r2, #1
 8009a84:	428a      	cmp	r2, r1
 8009a86:	d10b      	bne.n	8009aa0 <__gethex+0x3a0>
 8009a88:	221f      	movs	r2, #31
 8009a8a:	9800      	ldr	r0, [sp, #0]
 8009a8c:	1149      	asrs	r1, r1, #5
 8009a8e:	4002      	ands	r2, r0
 8009a90:	2001      	movs	r0, #1
 8009a92:	0004      	movs	r4, r0
 8009a94:	4094      	lsls	r4, r2
 8009a96:	0089      	lsls	r1, r1, #2
 8009a98:	58cb      	ldr	r3, [r1, r3]
 8009a9a:	4223      	tst	r3, r4
 8009a9c:	d000      	beq.n	8009aa0 <__gethex+0x3a0>
 8009a9e:	2601      	movs	r6, #1
 8009aa0:	2320      	movs	r3, #32
 8009aa2:	431e      	orrs	r6, r3
 8009aa4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009aa6:	601d      	str	r5, [r3, #0]
 8009aa8:	9b07      	ldr	r3, [sp, #28]
 8009aaa:	601f      	str	r7, [r3, #0]
 8009aac:	e6b1      	b.n	8009812 <__gethex+0x112>
 8009aae:	c301      	stmia	r3!, {r0}
 8009ab0:	4299      	cmp	r1, r3
 8009ab2:	d8da      	bhi.n	8009a6a <__gethex+0x36a>
 8009ab4:	68ab      	ldr	r3, [r5, #8]
 8009ab6:	9a02      	ldr	r2, [sp, #8]
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	db18      	blt.n	8009aee <__gethex+0x3ee>
 8009abc:	6869      	ldr	r1, [r5, #4]
 8009abe:	9803      	ldr	r0, [sp, #12]
 8009ac0:	3101      	adds	r1, #1
 8009ac2:	f7fd ff99 	bl	80079f8 <_Balloc>
 8009ac6:	1e04      	subs	r4, r0, #0
 8009ac8:	d104      	bne.n	8009ad4 <__gethex+0x3d4>
 8009aca:	0022      	movs	r2, r4
 8009acc:	2184      	movs	r1, #132	; 0x84
 8009ace:	4b1c      	ldr	r3, [pc, #112]	; (8009b40 <__gethex+0x440>)
 8009ad0:	481c      	ldr	r0, [pc, #112]	; (8009b44 <__gethex+0x444>)
 8009ad2:	e6c2      	b.n	800985a <__gethex+0x15a>
 8009ad4:	0029      	movs	r1, r5
 8009ad6:	692a      	ldr	r2, [r5, #16]
 8009ad8:	310c      	adds	r1, #12
 8009ada:	3202      	adds	r2, #2
 8009adc:	0092      	lsls	r2, r2, #2
 8009ade:	300c      	adds	r0, #12
 8009ae0:	f7ff fd48 	bl	8009574 <memcpy>
 8009ae4:	0029      	movs	r1, r5
 8009ae6:	9803      	ldr	r0, [sp, #12]
 8009ae8:	f7fd ffca 	bl	8007a80 <_Bfree>
 8009aec:	0025      	movs	r5, r4
 8009aee:	692b      	ldr	r3, [r5, #16]
 8009af0:	1c5a      	adds	r2, r3, #1
 8009af2:	612a      	str	r2, [r5, #16]
 8009af4:	2201      	movs	r2, #1
 8009af6:	3304      	adds	r3, #4
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	18eb      	adds	r3, r5, r3
 8009afc:	605a      	str	r2, [r3, #4]
 8009afe:	e7b9      	b.n	8009a74 <__gethex+0x374>
 8009b00:	692a      	ldr	r2, [r5, #16]
 8009b02:	9902      	ldr	r1, [sp, #8]
 8009b04:	428a      	cmp	r2, r1
 8009b06:	dd09      	ble.n	8009b1c <__gethex+0x41c>
 8009b08:	2101      	movs	r1, #1
 8009b0a:	0028      	movs	r0, r5
 8009b0c:	f7ff fd8d 	bl	800962a <rshift>
 8009b10:	9b01      	ldr	r3, [sp, #4]
 8009b12:	3701      	adds	r7, #1
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	42bb      	cmp	r3, r7
 8009b18:	dac1      	bge.n	8009a9e <__gethex+0x39e>
 8009b1a:	e6e4      	b.n	80098e6 <__gethex+0x1e6>
 8009b1c:	221f      	movs	r2, #31
 8009b1e:	9c00      	ldr	r4, [sp, #0]
 8009b20:	9900      	ldr	r1, [sp, #0]
 8009b22:	2601      	movs	r6, #1
 8009b24:	4014      	ands	r4, r2
 8009b26:	4211      	tst	r1, r2
 8009b28:	d0ba      	beq.n	8009aa0 <__gethex+0x3a0>
 8009b2a:	9a04      	ldr	r2, [sp, #16]
 8009b2c:	189b      	adds	r3, r3, r2
 8009b2e:	3b04      	subs	r3, #4
 8009b30:	6818      	ldr	r0, [r3, #0]
 8009b32:	f7fe f859 	bl	8007be8 <__hi0bits>
 8009b36:	2320      	movs	r3, #32
 8009b38:	1b1b      	subs	r3, r3, r4
 8009b3a:	4298      	cmp	r0, r3
 8009b3c:	dbe4      	blt.n	8009b08 <__gethex+0x408>
 8009b3e:	e7af      	b.n	8009aa0 <__gethex+0x3a0>
 8009b40:	0800a516 	.word	0x0800a516
 8009b44:	0800a826 	.word	0x0800a826

08009b48 <L_shift>:
 8009b48:	2308      	movs	r3, #8
 8009b4a:	b570      	push	{r4, r5, r6, lr}
 8009b4c:	2520      	movs	r5, #32
 8009b4e:	1a9a      	subs	r2, r3, r2
 8009b50:	0092      	lsls	r2, r2, #2
 8009b52:	1aad      	subs	r5, r5, r2
 8009b54:	6843      	ldr	r3, [r0, #4]
 8009b56:	6804      	ldr	r4, [r0, #0]
 8009b58:	001e      	movs	r6, r3
 8009b5a:	40ae      	lsls	r6, r5
 8009b5c:	40d3      	lsrs	r3, r2
 8009b5e:	4334      	orrs	r4, r6
 8009b60:	6004      	str	r4, [r0, #0]
 8009b62:	6043      	str	r3, [r0, #4]
 8009b64:	3004      	adds	r0, #4
 8009b66:	4288      	cmp	r0, r1
 8009b68:	d3f4      	bcc.n	8009b54 <L_shift+0xc>
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}

08009b6c <__match>:
 8009b6c:	b530      	push	{r4, r5, lr}
 8009b6e:	6803      	ldr	r3, [r0, #0]
 8009b70:	780c      	ldrb	r4, [r1, #0]
 8009b72:	3301      	adds	r3, #1
 8009b74:	2c00      	cmp	r4, #0
 8009b76:	d102      	bne.n	8009b7e <__match+0x12>
 8009b78:	6003      	str	r3, [r0, #0]
 8009b7a:	2001      	movs	r0, #1
 8009b7c:	bd30      	pop	{r4, r5, pc}
 8009b7e:	781a      	ldrb	r2, [r3, #0]
 8009b80:	0015      	movs	r5, r2
 8009b82:	3d41      	subs	r5, #65	; 0x41
 8009b84:	2d19      	cmp	r5, #25
 8009b86:	d800      	bhi.n	8009b8a <__match+0x1e>
 8009b88:	3220      	adds	r2, #32
 8009b8a:	3101      	adds	r1, #1
 8009b8c:	42a2      	cmp	r2, r4
 8009b8e:	d0ef      	beq.n	8009b70 <__match+0x4>
 8009b90:	2000      	movs	r0, #0
 8009b92:	e7f3      	b.n	8009b7c <__match+0x10>

08009b94 <__hexnan>:
 8009b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b96:	680b      	ldr	r3, [r1, #0]
 8009b98:	b08b      	sub	sp, #44	; 0x2c
 8009b9a:	9201      	str	r2, [sp, #4]
 8009b9c:	9901      	ldr	r1, [sp, #4]
 8009b9e:	115a      	asrs	r2, r3, #5
 8009ba0:	0092      	lsls	r2, r2, #2
 8009ba2:	188a      	adds	r2, r1, r2
 8009ba4:	9202      	str	r2, [sp, #8]
 8009ba6:	0019      	movs	r1, r3
 8009ba8:	221f      	movs	r2, #31
 8009baa:	4011      	ands	r1, r2
 8009bac:	9008      	str	r0, [sp, #32]
 8009bae:	9106      	str	r1, [sp, #24]
 8009bb0:	4213      	tst	r3, r2
 8009bb2:	d002      	beq.n	8009bba <__hexnan+0x26>
 8009bb4:	9b02      	ldr	r3, [sp, #8]
 8009bb6:	3304      	adds	r3, #4
 8009bb8:	9302      	str	r3, [sp, #8]
 8009bba:	9b02      	ldr	r3, [sp, #8]
 8009bbc:	2500      	movs	r5, #0
 8009bbe:	1f1f      	subs	r7, r3, #4
 8009bc0:	003e      	movs	r6, r7
 8009bc2:	003c      	movs	r4, r7
 8009bc4:	9b08      	ldr	r3, [sp, #32]
 8009bc6:	603d      	str	r5, [r7, #0]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	9507      	str	r5, [sp, #28]
 8009bcc:	9305      	str	r3, [sp, #20]
 8009bce:	9503      	str	r5, [sp, #12]
 8009bd0:	9b05      	ldr	r3, [sp, #20]
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	9309      	str	r3, [sp, #36]	; 0x24
 8009bd6:	9b05      	ldr	r3, [sp, #20]
 8009bd8:	785b      	ldrb	r3, [r3, #1]
 8009bda:	9304      	str	r3, [sp, #16]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d028      	beq.n	8009c32 <__hexnan+0x9e>
 8009be0:	9804      	ldr	r0, [sp, #16]
 8009be2:	f7ff fd77 	bl	80096d4 <__hexdig_fun>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	d154      	bne.n	8009c94 <__hexnan+0x100>
 8009bea:	9b04      	ldr	r3, [sp, #16]
 8009bec:	2b20      	cmp	r3, #32
 8009bee:	d819      	bhi.n	8009c24 <__hexnan+0x90>
 8009bf0:	9b03      	ldr	r3, [sp, #12]
 8009bf2:	9a07      	ldr	r2, [sp, #28]
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	dd12      	ble.n	8009c1e <__hexnan+0x8a>
 8009bf8:	42b4      	cmp	r4, r6
 8009bfa:	d206      	bcs.n	8009c0a <__hexnan+0x76>
 8009bfc:	2d07      	cmp	r5, #7
 8009bfe:	dc04      	bgt.n	8009c0a <__hexnan+0x76>
 8009c00:	002a      	movs	r2, r5
 8009c02:	0031      	movs	r1, r6
 8009c04:	0020      	movs	r0, r4
 8009c06:	f7ff ff9f 	bl	8009b48 <L_shift>
 8009c0a:	9b01      	ldr	r3, [sp, #4]
 8009c0c:	2508      	movs	r5, #8
 8009c0e:	429c      	cmp	r4, r3
 8009c10:	d905      	bls.n	8009c1e <__hexnan+0x8a>
 8009c12:	1f26      	subs	r6, r4, #4
 8009c14:	2500      	movs	r5, #0
 8009c16:	0034      	movs	r4, r6
 8009c18:	9b03      	ldr	r3, [sp, #12]
 8009c1a:	6035      	str	r5, [r6, #0]
 8009c1c:	9307      	str	r3, [sp, #28]
 8009c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c20:	9305      	str	r3, [sp, #20]
 8009c22:	e7d5      	b.n	8009bd0 <__hexnan+0x3c>
 8009c24:	9b04      	ldr	r3, [sp, #16]
 8009c26:	2b29      	cmp	r3, #41	; 0x29
 8009c28:	d159      	bne.n	8009cde <__hexnan+0x14a>
 8009c2a:	9b05      	ldr	r3, [sp, #20]
 8009c2c:	9a08      	ldr	r2, [sp, #32]
 8009c2e:	3302      	adds	r3, #2
 8009c30:	6013      	str	r3, [r2, #0]
 8009c32:	9b03      	ldr	r3, [sp, #12]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d052      	beq.n	8009cde <__hexnan+0x14a>
 8009c38:	42b4      	cmp	r4, r6
 8009c3a:	d206      	bcs.n	8009c4a <__hexnan+0xb6>
 8009c3c:	2d07      	cmp	r5, #7
 8009c3e:	dc04      	bgt.n	8009c4a <__hexnan+0xb6>
 8009c40:	002a      	movs	r2, r5
 8009c42:	0031      	movs	r1, r6
 8009c44:	0020      	movs	r0, r4
 8009c46:	f7ff ff7f 	bl	8009b48 <L_shift>
 8009c4a:	9b01      	ldr	r3, [sp, #4]
 8009c4c:	429c      	cmp	r4, r3
 8009c4e:	d935      	bls.n	8009cbc <__hexnan+0x128>
 8009c50:	001a      	movs	r2, r3
 8009c52:	0023      	movs	r3, r4
 8009c54:	cb02      	ldmia	r3!, {r1}
 8009c56:	c202      	stmia	r2!, {r1}
 8009c58:	429f      	cmp	r7, r3
 8009c5a:	d2fb      	bcs.n	8009c54 <__hexnan+0xc0>
 8009c5c:	9b02      	ldr	r3, [sp, #8]
 8009c5e:	1c62      	adds	r2, r4, #1
 8009c60:	1ed9      	subs	r1, r3, #3
 8009c62:	2304      	movs	r3, #4
 8009c64:	4291      	cmp	r1, r2
 8009c66:	d305      	bcc.n	8009c74 <__hexnan+0xe0>
 8009c68:	9b02      	ldr	r3, [sp, #8]
 8009c6a:	3b04      	subs	r3, #4
 8009c6c:	1b1b      	subs	r3, r3, r4
 8009c6e:	089b      	lsrs	r3, r3, #2
 8009c70:	3301      	adds	r3, #1
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	9a01      	ldr	r2, [sp, #4]
 8009c76:	18d3      	adds	r3, r2, r3
 8009c78:	2200      	movs	r2, #0
 8009c7a:	c304      	stmia	r3!, {r2}
 8009c7c:	429f      	cmp	r7, r3
 8009c7e:	d2fc      	bcs.n	8009c7a <__hexnan+0xe6>
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d104      	bne.n	8009c90 <__hexnan+0xfc>
 8009c86:	9b01      	ldr	r3, [sp, #4]
 8009c88:	429f      	cmp	r7, r3
 8009c8a:	d126      	bne.n	8009cda <__hexnan+0x146>
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	603b      	str	r3, [r7, #0]
 8009c90:	2005      	movs	r0, #5
 8009c92:	e025      	b.n	8009ce0 <__hexnan+0x14c>
 8009c94:	9b03      	ldr	r3, [sp, #12]
 8009c96:	3501      	adds	r5, #1
 8009c98:	3301      	adds	r3, #1
 8009c9a:	9303      	str	r3, [sp, #12]
 8009c9c:	2d08      	cmp	r5, #8
 8009c9e:	dd06      	ble.n	8009cae <__hexnan+0x11a>
 8009ca0:	9b01      	ldr	r3, [sp, #4]
 8009ca2:	429c      	cmp	r4, r3
 8009ca4:	d9bb      	bls.n	8009c1e <__hexnan+0x8a>
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	2501      	movs	r5, #1
 8009caa:	3c04      	subs	r4, #4
 8009cac:	6023      	str	r3, [r4, #0]
 8009cae:	220f      	movs	r2, #15
 8009cb0:	6823      	ldr	r3, [r4, #0]
 8009cb2:	4010      	ands	r0, r2
 8009cb4:	011b      	lsls	r3, r3, #4
 8009cb6:	4303      	orrs	r3, r0
 8009cb8:	6023      	str	r3, [r4, #0]
 8009cba:	e7b0      	b.n	8009c1e <__hexnan+0x8a>
 8009cbc:	9b06      	ldr	r3, [sp, #24]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d0de      	beq.n	8009c80 <__hexnan+0xec>
 8009cc2:	2320      	movs	r3, #32
 8009cc4:	9a06      	ldr	r2, [sp, #24]
 8009cc6:	9902      	ldr	r1, [sp, #8]
 8009cc8:	1a9b      	subs	r3, r3, r2
 8009cca:	2201      	movs	r2, #1
 8009ccc:	4252      	negs	r2, r2
 8009cce:	40da      	lsrs	r2, r3
 8009cd0:	3904      	subs	r1, #4
 8009cd2:	680b      	ldr	r3, [r1, #0]
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	600b      	str	r3, [r1, #0]
 8009cd8:	e7d2      	b.n	8009c80 <__hexnan+0xec>
 8009cda:	3f04      	subs	r7, #4
 8009cdc:	e7d0      	b.n	8009c80 <__hexnan+0xec>
 8009cde:	2004      	movs	r0, #4
 8009ce0:	b00b      	add	sp, #44	; 0x2c
 8009ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009ce4 <__ascii_mbtowc>:
 8009ce4:	b082      	sub	sp, #8
 8009ce6:	2900      	cmp	r1, #0
 8009ce8:	d100      	bne.n	8009cec <__ascii_mbtowc+0x8>
 8009cea:	a901      	add	r1, sp, #4
 8009cec:	1e10      	subs	r0, r2, #0
 8009cee:	d006      	beq.n	8009cfe <__ascii_mbtowc+0x1a>
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d006      	beq.n	8009d02 <__ascii_mbtowc+0x1e>
 8009cf4:	7813      	ldrb	r3, [r2, #0]
 8009cf6:	600b      	str	r3, [r1, #0]
 8009cf8:	7810      	ldrb	r0, [r2, #0]
 8009cfa:	1e43      	subs	r3, r0, #1
 8009cfc:	4198      	sbcs	r0, r3
 8009cfe:	b002      	add	sp, #8
 8009d00:	4770      	bx	lr
 8009d02:	2002      	movs	r0, #2
 8009d04:	4240      	negs	r0, r0
 8009d06:	e7fa      	b.n	8009cfe <__ascii_mbtowc+0x1a>

08009d08 <_realloc_r>:
 8009d08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d0a:	0007      	movs	r7, r0
 8009d0c:	000e      	movs	r6, r1
 8009d0e:	0014      	movs	r4, r2
 8009d10:	2900      	cmp	r1, #0
 8009d12:	d105      	bne.n	8009d20 <_realloc_r+0x18>
 8009d14:	0011      	movs	r1, r2
 8009d16:	f7fd fddd 	bl	80078d4 <_malloc_r>
 8009d1a:	0005      	movs	r5, r0
 8009d1c:	0028      	movs	r0, r5
 8009d1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d20:	2a00      	cmp	r2, #0
 8009d22:	d103      	bne.n	8009d2c <_realloc_r+0x24>
 8009d24:	f7fd fd60 	bl	80077e8 <_free_r>
 8009d28:	0025      	movs	r5, r4
 8009d2a:	e7f7      	b.n	8009d1c <_realloc_r+0x14>
 8009d2c:	f000 f83f 	bl	8009dae <_malloc_usable_size_r>
 8009d30:	9001      	str	r0, [sp, #4]
 8009d32:	4284      	cmp	r4, r0
 8009d34:	d803      	bhi.n	8009d3e <_realloc_r+0x36>
 8009d36:	0035      	movs	r5, r6
 8009d38:	0843      	lsrs	r3, r0, #1
 8009d3a:	42a3      	cmp	r3, r4
 8009d3c:	d3ee      	bcc.n	8009d1c <_realloc_r+0x14>
 8009d3e:	0021      	movs	r1, r4
 8009d40:	0038      	movs	r0, r7
 8009d42:	f7fd fdc7 	bl	80078d4 <_malloc_r>
 8009d46:	1e05      	subs	r5, r0, #0
 8009d48:	d0e8      	beq.n	8009d1c <_realloc_r+0x14>
 8009d4a:	9b01      	ldr	r3, [sp, #4]
 8009d4c:	0022      	movs	r2, r4
 8009d4e:	429c      	cmp	r4, r3
 8009d50:	d900      	bls.n	8009d54 <_realloc_r+0x4c>
 8009d52:	001a      	movs	r2, r3
 8009d54:	0031      	movs	r1, r6
 8009d56:	0028      	movs	r0, r5
 8009d58:	f7ff fc0c 	bl	8009574 <memcpy>
 8009d5c:	0031      	movs	r1, r6
 8009d5e:	0038      	movs	r0, r7
 8009d60:	f7fd fd42 	bl	80077e8 <_free_r>
 8009d64:	e7da      	b.n	8009d1c <_realloc_r+0x14>

08009d66 <__ascii_wctomb>:
 8009d66:	0003      	movs	r3, r0
 8009d68:	1e08      	subs	r0, r1, #0
 8009d6a:	d005      	beq.n	8009d78 <__ascii_wctomb+0x12>
 8009d6c:	2aff      	cmp	r2, #255	; 0xff
 8009d6e:	d904      	bls.n	8009d7a <__ascii_wctomb+0x14>
 8009d70:	228a      	movs	r2, #138	; 0x8a
 8009d72:	2001      	movs	r0, #1
 8009d74:	601a      	str	r2, [r3, #0]
 8009d76:	4240      	negs	r0, r0
 8009d78:	4770      	bx	lr
 8009d7a:	2001      	movs	r0, #1
 8009d7c:	700a      	strb	r2, [r1, #0]
 8009d7e:	e7fb      	b.n	8009d78 <__ascii_wctomb+0x12>

08009d80 <fiprintf>:
 8009d80:	b40e      	push	{r1, r2, r3}
 8009d82:	b517      	push	{r0, r1, r2, r4, lr}
 8009d84:	4c05      	ldr	r4, [pc, #20]	; (8009d9c <fiprintf+0x1c>)
 8009d86:	ab05      	add	r3, sp, #20
 8009d88:	cb04      	ldmia	r3!, {r2}
 8009d8a:	0001      	movs	r1, r0
 8009d8c:	6820      	ldr	r0, [r4, #0]
 8009d8e:	9301      	str	r3, [sp, #4]
 8009d90:	f000 f83c 	bl	8009e0c <_vfiprintf_r>
 8009d94:	bc1e      	pop	{r1, r2, r3, r4}
 8009d96:	bc08      	pop	{r3}
 8009d98:	b003      	add	sp, #12
 8009d9a:	4718      	bx	r3
 8009d9c:	2000007c 	.word	0x2000007c

08009da0 <abort>:
 8009da0:	2006      	movs	r0, #6
 8009da2:	b510      	push	{r4, lr}
 8009da4:	f000 fa1e 	bl	800a1e4 <raise>
 8009da8:	2001      	movs	r0, #1
 8009daa:	f7f9 fd98 	bl	80038de <_exit>

08009dae <_malloc_usable_size_r>:
 8009dae:	1f0b      	subs	r3, r1, #4
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	1f18      	subs	r0, r3, #4
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	da01      	bge.n	8009dbc <_malloc_usable_size_r+0xe>
 8009db8:	580b      	ldr	r3, [r1, r0]
 8009dba:	18c0      	adds	r0, r0, r3
 8009dbc:	4770      	bx	lr

08009dbe <__sfputc_r>:
 8009dbe:	6893      	ldr	r3, [r2, #8]
 8009dc0:	b510      	push	{r4, lr}
 8009dc2:	3b01      	subs	r3, #1
 8009dc4:	6093      	str	r3, [r2, #8]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	da04      	bge.n	8009dd4 <__sfputc_r+0x16>
 8009dca:	6994      	ldr	r4, [r2, #24]
 8009dcc:	42a3      	cmp	r3, r4
 8009dce:	db07      	blt.n	8009de0 <__sfputc_r+0x22>
 8009dd0:	290a      	cmp	r1, #10
 8009dd2:	d005      	beq.n	8009de0 <__sfputc_r+0x22>
 8009dd4:	6813      	ldr	r3, [r2, #0]
 8009dd6:	1c58      	adds	r0, r3, #1
 8009dd8:	6010      	str	r0, [r2, #0]
 8009dda:	7019      	strb	r1, [r3, #0]
 8009ddc:	0008      	movs	r0, r1
 8009dde:	bd10      	pop	{r4, pc}
 8009de0:	f000 f930 	bl	800a044 <__swbuf_r>
 8009de4:	0001      	movs	r1, r0
 8009de6:	e7f9      	b.n	8009ddc <__sfputc_r+0x1e>

08009de8 <__sfputs_r>:
 8009de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dea:	0006      	movs	r6, r0
 8009dec:	000f      	movs	r7, r1
 8009dee:	0014      	movs	r4, r2
 8009df0:	18d5      	adds	r5, r2, r3
 8009df2:	42ac      	cmp	r4, r5
 8009df4:	d101      	bne.n	8009dfa <__sfputs_r+0x12>
 8009df6:	2000      	movs	r0, #0
 8009df8:	e007      	b.n	8009e0a <__sfputs_r+0x22>
 8009dfa:	7821      	ldrb	r1, [r4, #0]
 8009dfc:	003a      	movs	r2, r7
 8009dfe:	0030      	movs	r0, r6
 8009e00:	f7ff ffdd 	bl	8009dbe <__sfputc_r>
 8009e04:	3401      	adds	r4, #1
 8009e06:	1c43      	adds	r3, r0, #1
 8009e08:	d1f3      	bne.n	8009df2 <__sfputs_r+0xa>
 8009e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009e0c <_vfiprintf_r>:
 8009e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e0e:	b0a1      	sub	sp, #132	; 0x84
 8009e10:	000f      	movs	r7, r1
 8009e12:	0015      	movs	r5, r2
 8009e14:	001e      	movs	r6, r3
 8009e16:	9003      	str	r0, [sp, #12]
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	d004      	beq.n	8009e26 <_vfiprintf_r+0x1a>
 8009e1c:	6a03      	ldr	r3, [r0, #32]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d101      	bne.n	8009e26 <_vfiprintf_r+0x1a>
 8009e22:	f7fc fd0d 	bl	8006840 <__sinit>
 8009e26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e28:	07db      	lsls	r3, r3, #31
 8009e2a:	d405      	bmi.n	8009e38 <_vfiprintf_r+0x2c>
 8009e2c:	89bb      	ldrh	r3, [r7, #12]
 8009e2e:	059b      	lsls	r3, r3, #22
 8009e30:	d402      	bmi.n	8009e38 <_vfiprintf_r+0x2c>
 8009e32:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009e34:	f7fc fe29 	bl	8006a8a <__retarget_lock_acquire_recursive>
 8009e38:	89bb      	ldrh	r3, [r7, #12]
 8009e3a:	071b      	lsls	r3, r3, #28
 8009e3c:	d502      	bpl.n	8009e44 <_vfiprintf_r+0x38>
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d113      	bne.n	8009e6c <_vfiprintf_r+0x60>
 8009e44:	0039      	movs	r1, r7
 8009e46:	9803      	ldr	r0, [sp, #12]
 8009e48:	f000 f93e 	bl	800a0c8 <__swsetup_r>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d00d      	beq.n	8009e6c <_vfiprintf_r+0x60>
 8009e50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e52:	07db      	lsls	r3, r3, #31
 8009e54:	d503      	bpl.n	8009e5e <_vfiprintf_r+0x52>
 8009e56:	2001      	movs	r0, #1
 8009e58:	4240      	negs	r0, r0
 8009e5a:	b021      	add	sp, #132	; 0x84
 8009e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e5e:	89bb      	ldrh	r3, [r7, #12]
 8009e60:	059b      	lsls	r3, r3, #22
 8009e62:	d4f8      	bmi.n	8009e56 <_vfiprintf_r+0x4a>
 8009e64:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009e66:	f7fc fe11 	bl	8006a8c <__retarget_lock_release_recursive>
 8009e6a:	e7f4      	b.n	8009e56 <_vfiprintf_r+0x4a>
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	ac08      	add	r4, sp, #32
 8009e70:	6163      	str	r3, [r4, #20]
 8009e72:	3320      	adds	r3, #32
 8009e74:	7663      	strb	r3, [r4, #25]
 8009e76:	3310      	adds	r3, #16
 8009e78:	76a3      	strb	r3, [r4, #26]
 8009e7a:	9607      	str	r6, [sp, #28]
 8009e7c:	002e      	movs	r6, r5
 8009e7e:	7833      	ldrb	r3, [r6, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d001      	beq.n	8009e88 <_vfiprintf_r+0x7c>
 8009e84:	2b25      	cmp	r3, #37	; 0x25
 8009e86:	d148      	bne.n	8009f1a <_vfiprintf_r+0x10e>
 8009e88:	1b73      	subs	r3, r6, r5
 8009e8a:	9305      	str	r3, [sp, #20]
 8009e8c:	42ae      	cmp	r6, r5
 8009e8e:	d00b      	beq.n	8009ea8 <_vfiprintf_r+0x9c>
 8009e90:	002a      	movs	r2, r5
 8009e92:	0039      	movs	r1, r7
 8009e94:	9803      	ldr	r0, [sp, #12]
 8009e96:	f7ff ffa7 	bl	8009de8 <__sfputs_r>
 8009e9a:	3001      	adds	r0, #1
 8009e9c:	d100      	bne.n	8009ea0 <_vfiprintf_r+0x94>
 8009e9e:	e0af      	b.n	800a000 <_vfiprintf_r+0x1f4>
 8009ea0:	6963      	ldr	r3, [r4, #20]
 8009ea2:	9a05      	ldr	r2, [sp, #20]
 8009ea4:	189b      	adds	r3, r3, r2
 8009ea6:	6163      	str	r3, [r4, #20]
 8009ea8:	7833      	ldrb	r3, [r6, #0]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d100      	bne.n	8009eb0 <_vfiprintf_r+0xa4>
 8009eae:	e0a7      	b.n	800a000 <_vfiprintf_r+0x1f4>
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	4252      	negs	r2, r2
 8009eb6:	6062      	str	r2, [r4, #4]
 8009eb8:	a904      	add	r1, sp, #16
 8009eba:	3254      	adds	r2, #84	; 0x54
 8009ebc:	1852      	adds	r2, r2, r1
 8009ebe:	1c75      	adds	r5, r6, #1
 8009ec0:	6023      	str	r3, [r4, #0]
 8009ec2:	60e3      	str	r3, [r4, #12]
 8009ec4:	60a3      	str	r3, [r4, #8]
 8009ec6:	7013      	strb	r3, [r2, #0]
 8009ec8:	65a3      	str	r3, [r4, #88]	; 0x58
 8009eca:	4b59      	ldr	r3, [pc, #356]	; (800a030 <_vfiprintf_r+0x224>)
 8009ecc:	2205      	movs	r2, #5
 8009ece:	0018      	movs	r0, r3
 8009ed0:	7829      	ldrb	r1, [r5, #0]
 8009ed2:	9305      	str	r3, [sp, #20]
 8009ed4:	f7fc fddb 	bl	8006a8e <memchr>
 8009ed8:	1c6e      	adds	r6, r5, #1
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d11f      	bne.n	8009f1e <_vfiprintf_r+0x112>
 8009ede:	6822      	ldr	r2, [r4, #0]
 8009ee0:	06d3      	lsls	r3, r2, #27
 8009ee2:	d504      	bpl.n	8009eee <_vfiprintf_r+0xe2>
 8009ee4:	2353      	movs	r3, #83	; 0x53
 8009ee6:	a904      	add	r1, sp, #16
 8009ee8:	185b      	adds	r3, r3, r1
 8009eea:	2120      	movs	r1, #32
 8009eec:	7019      	strb	r1, [r3, #0]
 8009eee:	0713      	lsls	r3, r2, #28
 8009ef0:	d504      	bpl.n	8009efc <_vfiprintf_r+0xf0>
 8009ef2:	2353      	movs	r3, #83	; 0x53
 8009ef4:	a904      	add	r1, sp, #16
 8009ef6:	185b      	adds	r3, r3, r1
 8009ef8:	212b      	movs	r1, #43	; 0x2b
 8009efa:	7019      	strb	r1, [r3, #0]
 8009efc:	782b      	ldrb	r3, [r5, #0]
 8009efe:	2b2a      	cmp	r3, #42	; 0x2a
 8009f00:	d016      	beq.n	8009f30 <_vfiprintf_r+0x124>
 8009f02:	002e      	movs	r6, r5
 8009f04:	2100      	movs	r1, #0
 8009f06:	200a      	movs	r0, #10
 8009f08:	68e3      	ldr	r3, [r4, #12]
 8009f0a:	7832      	ldrb	r2, [r6, #0]
 8009f0c:	1c75      	adds	r5, r6, #1
 8009f0e:	3a30      	subs	r2, #48	; 0x30
 8009f10:	2a09      	cmp	r2, #9
 8009f12:	d94e      	bls.n	8009fb2 <_vfiprintf_r+0x1a6>
 8009f14:	2900      	cmp	r1, #0
 8009f16:	d111      	bne.n	8009f3c <_vfiprintf_r+0x130>
 8009f18:	e017      	b.n	8009f4a <_vfiprintf_r+0x13e>
 8009f1a:	3601      	adds	r6, #1
 8009f1c:	e7af      	b.n	8009e7e <_vfiprintf_r+0x72>
 8009f1e:	9b05      	ldr	r3, [sp, #20]
 8009f20:	6822      	ldr	r2, [r4, #0]
 8009f22:	1ac0      	subs	r0, r0, r3
 8009f24:	2301      	movs	r3, #1
 8009f26:	4083      	lsls	r3, r0
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	0035      	movs	r5, r6
 8009f2c:	6023      	str	r3, [r4, #0]
 8009f2e:	e7cc      	b.n	8009eca <_vfiprintf_r+0xbe>
 8009f30:	9b07      	ldr	r3, [sp, #28]
 8009f32:	1d19      	adds	r1, r3, #4
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	9107      	str	r1, [sp, #28]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	db01      	blt.n	8009f40 <_vfiprintf_r+0x134>
 8009f3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f3e:	e004      	b.n	8009f4a <_vfiprintf_r+0x13e>
 8009f40:	425b      	negs	r3, r3
 8009f42:	60e3      	str	r3, [r4, #12]
 8009f44:	2302      	movs	r3, #2
 8009f46:	4313      	orrs	r3, r2
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	7833      	ldrb	r3, [r6, #0]
 8009f4c:	2b2e      	cmp	r3, #46	; 0x2e
 8009f4e:	d10a      	bne.n	8009f66 <_vfiprintf_r+0x15a>
 8009f50:	7873      	ldrb	r3, [r6, #1]
 8009f52:	2b2a      	cmp	r3, #42	; 0x2a
 8009f54:	d135      	bne.n	8009fc2 <_vfiprintf_r+0x1b6>
 8009f56:	9b07      	ldr	r3, [sp, #28]
 8009f58:	3602      	adds	r6, #2
 8009f5a:	1d1a      	adds	r2, r3, #4
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	9207      	str	r2, [sp, #28]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	db2b      	blt.n	8009fbc <_vfiprintf_r+0x1b0>
 8009f64:	9309      	str	r3, [sp, #36]	; 0x24
 8009f66:	4d33      	ldr	r5, [pc, #204]	; (800a034 <_vfiprintf_r+0x228>)
 8009f68:	2203      	movs	r2, #3
 8009f6a:	0028      	movs	r0, r5
 8009f6c:	7831      	ldrb	r1, [r6, #0]
 8009f6e:	f7fc fd8e 	bl	8006a8e <memchr>
 8009f72:	2800      	cmp	r0, #0
 8009f74:	d006      	beq.n	8009f84 <_vfiprintf_r+0x178>
 8009f76:	2340      	movs	r3, #64	; 0x40
 8009f78:	1b40      	subs	r0, r0, r5
 8009f7a:	4083      	lsls	r3, r0
 8009f7c:	6822      	ldr	r2, [r4, #0]
 8009f7e:	3601      	adds	r6, #1
 8009f80:	4313      	orrs	r3, r2
 8009f82:	6023      	str	r3, [r4, #0]
 8009f84:	7831      	ldrb	r1, [r6, #0]
 8009f86:	2206      	movs	r2, #6
 8009f88:	482b      	ldr	r0, [pc, #172]	; (800a038 <_vfiprintf_r+0x22c>)
 8009f8a:	1c75      	adds	r5, r6, #1
 8009f8c:	7621      	strb	r1, [r4, #24]
 8009f8e:	f7fc fd7e 	bl	8006a8e <memchr>
 8009f92:	2800      	cmp	r0, #0
 8009f94:	d043      	beq.n	800a01e <_vfiprintf_r+0x212>
 8009f96:	4b29      	ldr	r3, [pc, #164]	; (800a03c <_vfiprintf_r+0x230>)
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d125      	bne.n	8009fe8 <_vfiprintf_r+0x1dc>
 8009f9c:	2207      	movs	r2, #7
 8009f9e:	9b07      	ldr	r3, [sp, #28]
 8009fa0:	3307      	adds	r3, #7
 8009fa2:	4393      	bics	r3, r2
 8009fa4:	3308      	adds	r3, #8
 8009fa6:	9307      	str	r3, [sp, #28]
 8009fa8:	6963      	ldr	r3, [r4, #20]
 8009faa:	9a04      	ldr	r2, [sp, #16]
 8009fac:	189b      	adds	r3, r3, r2
 8009fae:	6163      	str	r3, [r4, #20]
 8009fb0:	e764      	b.n	8009e7c <_vfiprintf_r+0x70>
 8009fb2:	4343      	muls	r3, r0
 8009fb4:	002e      	movs	r6, r5
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	189b      	adds	r3, r3, r2
 8009fba:	e7a6      	b.n	8009f0a <_vfiprintf_r+0xfe>
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	425b      	negs	r3, r3
 8009fc0:	e7d0      	b.n	8009f64 <_vfiprintf_r+0x158>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	200a      	movs	r0, #10
 8009fc6:	001a      	movs	r2, r3
 8009fc8:	3601      	adds	r6, #1
 8009fca:	6063      	str	r3, [r4, #4]
 8009fcc:	7831      	ldrb	r1, [r6, #0]
 8009fce:	1c75      	adds	r5, r6, #1
 8009fd0:	3930      	subs	r1, #48	; 0x30
 8009fd2:	2909      	cmp	r1, #9
 8009fd4:	d903      	bls.n	8009fde <_vfiprintf_r+0x1d2>
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d0c5      	beq.n	8009f66 <_vfiprintf_r+0x15a>
 8009fda:	9209      	str	r2, [sp, #36]	; 0x24
 8009fdc:	e7c3      	b.n	8009f66 <_vfiprintf_r+0x15a>
 8009fde:	4342      	muls	r2, r0
 8009fe0:	002e      	movs	r6, r5
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	1852      	adds	r2, r2, r1
 8009fe6:	e7f1      	b.n	8009fcc <_vfiprintf_r+0x1c0>
 8009fe8:	aa07      	add	r2, sp, #28
 8009fea:	9200      	str	r2, [sp, #0]
 8009fec:	0021      	movs	r1, r4
 8009fee:	003a      	movs	r2, r7
 8009ff0:	4b13      	ldr	r3, [pc, #76]	; (800a040 <_vfiprintf_r+0x234>)
 8009ff2:	9803      	ldr	r0, [sp, #12]
 8009ff4:	f7fb fdb6 	bl	8005b64 <_printf_float>
 8009ff8:	9004      	str	r0, [sp, #16]
 8009ffa:	9b04      	ldr	r3, [sp, #16]
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	d1d3      	bne.n	8009fa8 <_vfiprintf_r+0x19c>
 800a000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a002:	07db      	lsls	r3, r3, #31
 800a004:	d405      	bmi.n	800a012 <_vfiprintf_r+0x206>
 800a006:	89bb      	ldrh	r3, [r7, #12]
 800a008:	059b      	lsls	r3, r3, #22
 800a00a:	d402      	bmi.n	800a012 <_vfiprintf_r+0x206>
 800a00c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a00e:	f7fc fd3d 	bl	8006a8c <__retarget_lock_release_recursive>
 800a012:	89bb      	ldrh	r3, [r7, #12]
 800a014:	065b      	lsls	r3, r3, #25
 800a016:	d500      	bpl.n	800a01a <_vfiprintf_r+0x20e>
 800a018:	e71d      	b.n	8009e56 <_vfiprintf_r+0x4a>
 800a01a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a01c:	e71d      	b.n	8009e5a <_vfiprintf_r+0x4e>
 800a01e:	aa07      	add	r2, sp, #28
 800a020:	9200      	str	r2, [sp, #0]
 800a022:	0021      	movs	r1, r4
 800a024:	003a      	movs	r2, r7
 800a026:	4b06      	ldr	r3, [pc, #24]	; (800a040 <_vfiprintf_r+0x234>)
 800a028:	9803      	ldr	r0, [sp, #12]
 800a02a:	f7fc f861 	bl	80060f0 <_printf_i>
 800a02e:	e7e3      	b.n	8009ff8 <_vfiprintf_r+0x1ec>
 800a030:	0800a7d1 	.word	0x0800a7d1
 800a034:	0800a7d7 	.word	0x0800a7d7
 800a038:	0800a7db 	.word	0x0800a7db
 800a03c:	08005b65 	.word	0x08005b65
 800a040:	08009de9 	.word	0x08009de9

0800a044 <__swbuf_r>:
 800a044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a046:	0006      	movs	r6, r0
 800a048:	000d      	movs	r5, r1
 800a04a:	0014      	movs	r4, r2
 800a04c:	2800      	cmp	r0, #0
 800a04e:	d004      	beq.n	800a05a <__swbuf_r+0x16>
 800a050:	6a03      	ldr	r3, [r0, #32]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d101      	bne.n	800a05a <__swbuf_r+0x16>
 800a056:	f7fc fbf3 	bl	8006840 <__sinit>
 800a05a:	69a3      	ldr	r3, [r4, #24]
 800a05c:	60a3      	str	r3, [r4, #8]
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	071b      	lsls	r3, r3, #28
 800a062:	d528      	bpl.n	800a0b6 <__swbuf_r+0x72>
 800a064:	6923      	ldr	r3, [r4, #16]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d025      	beq.n	800a0b6 <__swbuf_r+0x72>
 800a06a:	6923      	ldr	r3, [r4, #16]
 800a06c:	6820      	ldr	r0, [r4, #0]
 800a06e:	b2ef      	uxtb	r7, r5
 800a070:	1ac0      	subs	r0, r0, r3
 800a072:	6963      	ldr	r3, [r4, #20]
 800a074:	b2ed      	uxtb	r5, r5
 800a076:	4283      	cmp	r3, r0
 800a078:	dc05      	bgt.n	800a086 <__swbuf_r+0x42>
 800a07a:	0021      	movs	r1, r4
 800a07c:	0030      	movs	r0, r6
 800a07e:	f7ff fa17 	bl	80094b0 <_fflush_r>
 800a082:	2800      	cmp	r0, #0
 800a084:	d11d      	bne.n	800a0c2 <__swbuf_r+0x7e>
 800a086:	68a3      	ldr	r3, [r4, #8]
 800a088:	3001      	adds	r0, #1
 800a08a:	3b01      	subs	r3, #1
 800a08c:	60a3      	str	r3, [r4, #8]
 800a08e:	6823      	ldr	r3, [r4, #0]
 800a090:	1c5a      	adds	r2, r3, #1
 800a092:	6022      	str	r2, [r4, #0]
 800a094:	701f      	strb	r7, [r3, #0]
 800a096:	6963      	ldr	r3, [r4, #20]
 800a098:	4283      	cmp	r3, r0
 800a09a:	d004      	beq.n	800a0a6 <__swbuf_r+0x62>
 800a09c:	89a3      	ldrh	r3, [r4, #12]
 800a09e:	07db      	lsls	r3, r3, #31
 800a0a0:	d507      	bpl.n	800a0b2 <__swbuf_r+0x6e>
 800a0a2:	2d0a      	cmp	r5, #10
 800a0a4:	d105      	bne.n	800a0b2 <__swbuf_r+0x6e>
 800a0a6:	0021      	movs	r1, r4
 800a0a8:	0030      	movs	r0, r6
 800a0aa:	f7ff fa01 	bl	80094b0 <_fflush_r>
 800a0ae:	2800      	cmp	r0, #0
 800a0b0:	d107      	bne.n	800a0c2 <__swbuf_r+0x7e>
 800a0b2:	0028      	movs	r0, r5
 800a0b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0b6:	0021      	movs	r1, r4
 800a0b8:	0030      	movs	r0, r6
 800a0ba:	f000 f805 	bl	800a0c8 <__swsetup_r>
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	d0d3      	beq.n	800a06a <__swbuf_r+0x26>
 800a0c2:	2501      	movs	r5, #1
 800a0c4:	426d      	negs	r5, r5
 800a0c6:	e7f4      	b.n	800a0b2 <__swbuf_r+0x6e>

0800a0c8 <__swsetup_r>:
 800a0c8:	4b30      	ldr	r3, [pc, #192]	; (800a18c <__swsetup_r+0xc4>)
 800a0ca:	b570      	push	{r4, r5, r6, lr}
 800a0cc:	0005      	movs	r5, r0
 800a0ce:	6818      	ldr	r0, [r3, #0]
 800a0d0:	000c      	movs	r4, r1
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	d004      	beq.n	800a0e0 <__swsetup_r+0x18>
 800a0d6:	6a03      	ldr	r3, [r0, #32]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d101      	bne.n	800a0e0 <__swsetup_r+0x18>
 800a0dc:	f7fc fbb0 	bl	8006840 <__sinit>
 800a0e0:	230c      	movs	r3, #12
 800a0e2:	5ee2      	ldrsh	r2, [r4, r3]
 800a0e4:	b293      	uxth	r3, r2
 800a0e6:	0711      	lsls	r1, r2, #28
 800a0e8:	d423      	bmi.n	800a132 <__swsetup_r+0x6a>
 800a0ea:	06d9      	lsls	r1, r3, #27
 800a0ec:	d407      	bmi.n	800a0fe <__swsetup_r+0x36>
 800a0ee:	2309      	movs	r3, #9
 800a0f0:	2001      	movs	r0, #1
 800a0f2:	602b      	str	r3, [r5, #0]
 800a0f4:	3337      	adds	r3, #55	; 0x37
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	81a3      	strh	r3, [r4, #12]
 800a0fa:	4240      	negs	r0, r0
 800a0fc:	bd70      	pop	{r4, r5, r6, pc}
 800a0fe:	075b      	lsls	r3, r3, #29
 800a100:	d513      	bpl.n	800a12a <__swsetup_r+0x62>
 800a102:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a104:	2900      	cmp	r1, #0
 800a106:	d008      	beq.n	800a11a <__swsetup_r+0x52>
 800a108:	0023      	movs	r3, r4
 800a10a:	3344      	adds	r3, #68	; 0x44
 800a10c:	4299      	cmp	r1, r3
 800a10e:	d002      	beq.n	800a116 <__swsetup_r+0x4e>
 800a110:	0028      	movs	r0, r5
 800a112:	f7fd fb69 	bl	80077e8 <_free_r>
 800a116:	2300      	movs	r3, #0
 800a118:	6363      	str	r3, [r4, #52]	; 0x34
 800a11a:	2224      	movs	r2, #36	; 0x24
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	4393      	bics	r3, r2
 800a120:	81a3      	strh	r3, [r4, #12]
 800a122:	2300      	movs	r3, #0
 800a124:	6063      	str	r3, [r4, #4]
 800a126:	6923      	ldr	r3, [r4, #16]
 800a128:	6023      	str	r3, [r4, #0]
 800a12a:	2308      	movs	r3, #8
 800a12c:	89a2      	ldrh	r2, [r4, #12]
 800a12e:	4313      	orrs	r3, r2
 800a130:	81a3      	strh	r3, [r4, #12]
 800a132:	6923      	ldr	r3, [r4, #16]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d10b      	bne.n	800a150 <__swsetup_r+0x88>
 800a138:	21a0      	movs	r1, #160	; 0xa0
 800a13a:	2280      	movs	r2, #128	; 0x80
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	0089      	lsls	r1, r1, #2
 800a140:	0092      	lsls	r2, r2, #2
 800a142:	400b      	ands	r3, r1
 800a144:	4293      	cmp	r3, r2
 800a146:	d003      	beq.n	800a150 <__swsetup_r+0x88>
 800a148:	0021      	movs	r1, r4
 800a14a:	0028      	movs	r0, r5
 800a14c:	f000 f892 	bl	800a274 <__smakebuf_r>
 800a150:	220c      	movs	r2, #12
 800a152:	5ea3      	ldrsh	r3, [r4, r2]
 800a154:	2001      	movs	r0, #1
 800a156:	001a      	movs	r2, r3
 800a158:	b299      	uxth	r1, r3
 800a15a:	4002      	ands	r2, r0
 800a15c:	4203      	tst	r3, r0
 800a15e:	d00f      	beq.n	800a180 <__swsetup_r+0xb8>
 800a160:	2200      	movs	r2, #0
 800a162:	60a2      	str	r2, [r4, #8]
 800a164:	6962      	ldr	r2, [r4, #20]
 800a166:	4252      	negs	r2, r2
 800a168:	61a2      	str	r2, [r4, #24]
 800a16a:	2000      	movs	r0, #0
 800a16c:	6922      	ldr	r2, [r4, #16]
 800a16e:	4282      	cmp	r2, r0
 800a170:	d1c4      	bne.n	800a0fc <__swsetup_r+0x34>
 800a172:	0609      	lsls	r1, r1, #24
 800a174:	d5c2      	bpl.n	800a0fc <__swsetup_r+0x34>
 800a176:	2240      	movs	r2, #64	; 0x40
 800a178:	4313      	orrs	r3, r2
 800a17a:	81a3      	strh	r3, [r4, #12]
 800a17c:	3801      	subs	r0, #1
 800a17e:	e7bd      	b.n	800a0fc <__swsetup_r+0x34>
 800a180:	0788      	lsls	r0, r1, #30
 800a182:	d400      	bmi.n	800a186 <__swsetup_r+0xbe>
 800a184:	6962      	ldr	r2, [r4, #20]
 800a186:	60a2      	str	r2, [r4, #8]
 800a188:	e7ef      	b.n	800a16a <__swsetup_r+0xa2>
 800a18a:	46c0      	nop			; (mov r8, r8)
 800a18c:	2000007c 	.word	0x2000007c

0800a190 <_raise_r>:
 800a190:	b570      	push	{r4, r5, r6, lr}
 800a192:	0004      	movs	r4, r0
 800a194:	000d      	movs	r5, r1
 800a196:	291f      	cmp	r1, #31
 800a198:	d904      	bls.n	800a1a4 <_raise_r+0x14>
 800a19a:	2316      	movs	r3, #22
 800a19c:	6003      	str	r3, [r0, #0]
 800a19e:	2001      	movs	r0, #1
 800a1a0:	4240      	negs	r0, r0
 800a1a2:	bd70      	pop	{r4, r5, r6, pc}
 800a1a4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d004      	beq.n	800a1b4 <_raise_r+0x24>
 800a1aa:	008a      	lsls	r2, r1, #2
 800a1ac:	189b      	adds	r3, r3, r2
 800a1ae:	681a      	ldr	r2, [r3, #0]
 800a1b0:	2a00      	cmp	r2, #0
 800a1b2:	d108      	bne.n	800a1c6 <_raise_r+0x36>
 800a1b4:	0020      	movs	r0, r4
 800a1b6:	f000 f831 	bl	800a21c <_getpid_r>
 800a1ba:	002a      	movs	r2, r5
 800a1bc:	0001      	movs	r1, r0
 800a1be:	0020      	movs	r0, r4
 800a1c0:	f000 f81a 	bl	800a1f8 <_kill_r>
 800a1c4:	e7ed      	b.n	800a1a2 <_raise_r+0x12>
 800a1c6:	2000      	movs	r0, #0
 800a1c8:	2a01      	cmp	r2, #1
 800a1ca:	d0ea      	beq.n	800a1a2 <_raise_r+0x12>
 800a1cc:	1c51      	adds	r1, r2, #1
 800a1ce:	d103      	bne.n	800a1d8 <_raise_r+0x48>
 800a1d0:	2316      	movs	r3, #22
 800a1d2:	3001      	adds	r0, #1
 800a1d4:	6023      	str	r3, [r4, #0]
 800a1d6:	e7e4      	b.n	800a1a2 <_raise_r+0x12>
 800a1d8:	2400      	movs	r4, #0
 800a1da:	0028      	movs	r0, r5
 800a1dc:	601c      	str	r4, [r3, #0]
 800a1de:	4790      	blx	r2
 800a1e0:	0020      	movs	r0, r4
 800a1e2:	e7de      	b.n	800a1a2 <_raise_r+0x12>

0800a1e4 <raise>:
 800a1e4:	b510      	push	{r4, lr}
 800a1e6:	4b03      	ldr	r3, [pc, #12]	; (800a1f4 <raise+0x10>)
 800a1e8:	0001      	movs	r1, r0
 800a1ea:	6818      	ldr	r0, [r3, #0]
 800a1ec:	f7ff ffd0 	bl	800a190 <_raise_r>
 800a1f0:	bd10      	pop	{r4, pc}
 800a1f2:	46c0      	nop			; (mov r8, r8)
 800a1f4:	2000007c 	.word	0x2000007c

0800a1f8 <_kill_r>:
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	b570      	push	{r4, r5, r6, lr}
 800a1fc:	4d06      	ldr	r5, [pc, #24]	; (800a218 <_kill_r+0x20>)
 800a1fe:	0004      	movs	r4, r0
 800a200:	0008      	movs	r0, r1
 800a202:	0011      	movs	r1, r2
 800a204:	602b      	str	r3, [r5, #0]
 800a206:	f7f9 fb5a 	bl	80038be <_kill>
 800a20a:	1c43      	adds	r3, r0, #1
 800a20c:	d103      	bne.n	800a216 <_kill_r+0x1e>
 800a20e:	682b      	ldr	r3, [r5, #0]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d000      	beq.n	800a216 <_kill_r+0x1e>
 800a214:	6023      	str	r3, [r4, #0]
 800a216:	bd70      	pop	{r4, r5, r6, pc}
 800a218:	20000424 	.word	0x20000424

0800a21c <_getpid_r>:
 800a21c:	b510      	push	{r4, lr}
 800a21e:	f7f9 fb48 	bl	80038b2 <_getpid>
 800a222:	bd10      	pop	{r4, pc}

0800a224 <__swhatbuf_r>:
 800a224:	b570      	push	{r4, r5, r6, lr}
 800a226:	000e      	movs	r6, r1
 800a228:	001d      	movs	r5, r3
 800a22a:	230e      	movs	r3, #14
 800a22c:	5ec9      	ldrsh	r1, [r1, r3]
 800a22e:	0014      	movs	r4, r2
 800a230:	b096      	sub	sp, #88	; 0x58
 800a232:	2900      	cmp	r1, #0
 800a234:	da0c      	bge.n	800a250 <__swhatbuf_r+0x2c>
 800a236:	89b2      	ldrh	r2, [r6, #12]
 800a238:	2380      	movs	r3, #128	; 0x80
 800a23a:	0011      	movs	r1, r2
 800a23c:	4019      	ands	r1, r3
 800a23e:	421a      	tst	r2, r3
 800a240:	d013      	beq.n	800a26a <__swhatbuf_r+0x46>
 800a242:	2100      	movs	r1, #0
 800a244:	3b40      	subs	r3, #64	; 0x40
 800a246:	2000      	movs	r0, #0
 800a248:	6029      	str	r1, [r5, #0]
 800a24a:	6023      	str	r3, [r4, #0]
 800a24c:	b016      	add	sp, #88	; 0x58
 800a24e:	bd70      	pop	{r4, r5, r6, pc}
 800a250:	466a      	mov	r2, sp
 800a252:	f000 f84d 	bl	800a2f0 <_fstat_r>
 800a256:	2800      	cmp	r0, #0
 800a258:	dbed      	blt.n	800a236 <__swhatbuf_r+0x12>
 800a25a:	23f0      	movs	r3, #240	; 0xf0
 800a25c:	9901      	ldr	r1, [sp, #4]
 800a25e:	021b      	lsls	r3, r3, #8
 800a260:	4019      	ands	r1, r3
 800a262:	4b03      	ldr	r3, [pc, #12]	; (800a270 <__swhatbuf_r+0x4c>)
 800a264:	18c9      	adds	r1, r1, r3
 800a266:	424b      	negs	r3, r1
 800a268:	4159      	adcs	r1, r3
 800a26a:	2380      	movs	r3, #128	; 0x80
 800a26c:	00db      	lsls	r3, r3, #3
 800a26e:	e7ea      	b.n	800a246 <__swhatbuf_r+0x22>
 800a270:	ffffe000 	.word	0xffffe000

0800a274 <__smakebuf_r>:
 800a274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a276:	2602      	movs	r6, #2
 800a278:	898b      	ldrh	r3, [r1, #12]
 800a27a:	0005      	movs	r5, r0
 800a27c:	000c      	movs	r4, r1
 800a27e:	4233      	tst	r3, r6
 800a280:	d006      	beq.n	800a290 <__smakebuf_r+0x1c>
 800a282:	0023      	movs	r3, r4
 800a284:	3347      	adds	r3, #71	; 0x47
 800a286:	6023      	str	r3, [r4, #0]
 800a288:	6123      	str	r3, [r4, #16]
 800a28a:	2301      	movs	r3, #1
 800a28c:	6163      	str	r3, [r4, #20]
 800a28e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800a290:	466a      	mov	r2, sp
 800a292:	ab01      	add	r3, sp, #4
 800a294:	f7ff ffc6 	bl	800a224 <__swhatbuf_r>
 800a298:	9900      	ldr	r1, [sp, #0]
 800a29a:	0007      	movs	r7, r0
 800a29c:	0028      	movs	r0, r5
 800a29e:	f7fd fb19 	bl	80078d4 <_malloc_r>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d108      	bne.n	800a2b8 <__smakebuf_r+0x44>
 800a2a6:	220c      	movs	r2, #12
 800a2a8:	5ea3      	ldrsh	r3, [r4, r2]
 800a2aa:	059a      	lsls	r2, r3, #22
 800a2ac:	d4ef      	bmi.n	800a28e <__smakebuf_r+0x1a>
 800a2ae:	2203      	movs	r2, #3
 800a2b0:	4393      	bics	r3, r2
 800a2b2:	431e      	orrs	r6, r3
 800a2b4:	81a6      	strh	r6, [r4, #12]
 800a2b6:	e7e4      	b.n	800a282 <__smakebuf_r+0xe>
 800a2b8:	2380      	movs	r3, #128	; 0x80
 800a2ba:	89a2      	ldrh	r2, [r4, #12]
 800a2bc:	6020      	str	r0, [r4, #0]
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	81a3      	strh	r3, [r4, #12]
 800a2c2:	9b00      	ldr	r3, [sp, #0]
 800a2c4:	6120      	str	r0, [r4, #16]
 800a2c6:	6163      	str	r3, [r4, #20]
 800a2c8:	9b01      	ldr	r3, [sp, #4]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00c      	beq.n	800a2e8 <__smakebuf_r+0x74>
 800a2ce:	0028      	movs	r0, r5
 800a2d0:	230e      	movs	r3, #14
 800a2d2:	5ee1      	ldrsh	r1, [r4, r3]
 800a2d4:	f000 f81e 	bl	800a314 <_isatty_r>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	d005      	beq.n	800a2e8 <__smakebuf_r+0x74>
 800a2dc:	2303      	movs	r3, #3
 800a2de:	89a2      	ldrh	r2, [r4, #12]
 800a2e0:	439a      	bics	r2, r3
 800a2e2:	3b02      	subs	r3, #2
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	81a3      	strh	r3, [r4, #12]
 800a2e8:	89a3      	ldrh	r3, [r4, #12]
 800a2ea:	433b      	orrs	r3, r7
 800a2ec:	81a3      	strh	r3, [r4, #12]
 800a2ee:	e7ce      	b.n	800a28e <__smakebuf_r+0x1a>

0800a2f0 <_fstat_r>:
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	b570      	push	{r4, r5, r6, lr}
 800a2f4:	4d06      	ldr	r5, [pc, #24]	; (800a310 <_fstat_r+0x20>)
 800a2f6:	0004      	movs	r4, r0
 800a2f8:	0008      	movs	r0, r1
 800a2fa:	0011      	movs	r1, r2
 800a2fc:	602b      	str	r3, [r5, #0]
 800a2fe:	f7f9 fb3d 	bl	800397c <_fstat>
 800a302:	1c43      	adds	r3, r0, #1
 800a304:	d103      	bne.n	800a30e <_fstat_r+0x1e>
 800a306:	682b      	ldr	r3, [r5, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d000      	beq.n	800a30e <_fstat_r+0x1e>
 800a30c:	6023      	str	r3, [r4, #0]
 800a30e:	bd70      	pop	{r4, r5, r6, pc}
 800a310:	20000424 	.word	0x20000424

0800a314 <_isatty_r>:
 800a314:	2300      	movs	r3, #0
 800a316:	b570      	push	{r4, r5, r6, lr}
 800a318:	4d06      	ldr	r5, [pc, #24]	; (800a334 <_isatty_r+0x20>)
 800a31a:	0004      	movs	r4, r0
 800a31c:	0008      	movs	r0, r1
 800a31e:	602b      	str	r3, [r5, #0]
 800a320:	f7f9 fb3a 	bl	8003998 <_isatty>
 800a324:	1c43      	adds	r3, r0, #1
 800a326:	d103      	bne.n	800a330 <_isatty_r+0x1c>
 800a328:	682b      	ldr	r3, [r5, #0]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d000      	beq.n	800a330 <_isatty_r+0x1c>
 800a32e:	6023      	str	r3, [r4, #0]
 800a330:	bd70      	pop	{r4, r5, r6, pc}
 800a332:	46c0      	nop			; (mov r8, r8)
 800a334:	20000424 	.word	0x20000424

0800a338 <_init>:
 800a338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a33a:	46c0      	nop			; (mov r8, r8)
 800a33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a33e:	bc08      	pop	{r3}
 800a340:	469e      	mov	lr, r3
 800a342:	4770      	bx	lr

0800a344 <_fini>:
 800a344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a346:	46c0      	nop			; (mov r8, r8)
 800a348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a34a:	bc08      	pop	{r3}
 800a34c:	469e      	mov	lr, r3
 800a34e:	4770      	bx	lr
