// Seed: 559048290
module module_0;
  logic [-1  -  1 : 1] id_1;
  assign module_1.id_6 = 0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd72,
    parameter id_6 = 32'd26
) (
    input  tri  id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri  _id_3
);
  assign id_1 = id_2;
  always #1 $unsigned(84);
  ;
  always
  fork
  join
  wor id_5 = -1;
  uwire [1 : id_3  +  1] _id_6 = id_2 & id_6;
  wire [id_6  ==  -1 : id_6] id_7 = id_6;
  logic id_8;
  ;
  logic id_9;
  ;
  module_0 modCall_1 ();
endmodule
