<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Mumuksh Jain</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      line-height: 1.6;
      margin: 20px;
    }
    h2, h3 {
      color: #0077B5;
    }
    ul {
      list-style-type: none;
      padding-left: 0;
    }
    li {
      margin-bottom: 10px;
    }
    img {
      max-width: 100%;
      height: auto;
    }
  </style>
</head>
<body>

<div style="display: flex; align-items: flex-start;">
  <div style="flex: 1;">
    <img src="https://github.com/mumukshjain/mumukshjain.github.io/blob/main/profile.jpg?raw=true" width="250" alt="Mumuksh Jain"/>
  </div>
  <div style="flex: 2; padding-left: 20px;">
    <h2>Hi there!</h2>
    <p>I am <strong>Mumuksh Jain</strong>, a junior undergraduate student majoring in <strong>Electrical Engineering</strong> at the <strong>Indian Institute of Technology Gandhinagar</strong>.</p>
    <h3>About Me</h3>
    <ul>
      <li>ðŸ”­ Iâ€™m currently working on <strong>Hybrid IMC Architecture Design</strong> at NanoDC Lab, IIT Gandhinagar with Professor Joycee Mekie.</li>
      <li>ðŸŒ± Iâ€™m currently learning advanced techniques in <strong>Digital Filters</strong> and <strong>FPGA Implementation</strong>.</li>
      <li>ðŸ‘¯ Iâ€™m looking to collaborate on projects related to <strong>Embedded Systems</strong>, <strong>Digital Signal Processing</strong>, and <strong>FPGA Design</strong>.</li>
      <li>ðŸ“« How to reach me: <a href="mailto:mumuksh.jain@iitgn.ac.in">mumuksh.jain@iitgn.ac.in</a></li>
    </ul>
    <h3>Academic Details</h3>
    <ul>
      <li><strong>B.Tech, IIT Gandhinagar (2022-Present):</strong> 8.34 CPI</li>
      <li><strong>Class XII, Manu Public High School, Rajasthan (2021-2022):</strong> 88.6%</li>
      <li><strong>Class X, Billabong High International School, Maharashtra (2019-2020):</strong> 95.8%</li>
    </ul>
    <h3>My Skills</h3>
    <ul>
      <li><strong>Programming Languages:</strong> Verilog, Python, C, C++, HTML, CSS</li>
      <li><strong>Tools:</strong> Cadence Virtuoso, Xilinx Vivado, LTspice, EasyEDA, Arduino IDE, MATLAB, Autodesk Fusion 360, Git</li>
    </ul>
    <h3>Resume</h3>
    <a href="https://github.com/mumukshjain/mumukshjain.github.io/blob/main/Mumuksh_Jain_Resume.pdf" target="_blank">Click here to view my resume</a>
    <h3>Connect with Me</h3>
    <p>
      <a href="https://www.linkedin.com/in/mumuksh-jain-104103259/">
        <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" />
      </a>
      <a href="https://github.com/mumukshjain">
        <img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" />
      </a>
      <a href="mailto:mumuksh.jain@iitgn.ac.in">
        <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email" />
      </a>
    </p>
  </div>
</div>

<hr>

<h3>My Internships</h3>
<ul>
  <li><strong>Hybrid IMC Architecture Design | Research Internship, NanoDC Lab, IIT Gandhinagar [May â€™24 - Present]</strong><br>
    Implemented an SRAM memory architecture with peripherals such as precharge circuit, write driver, and sense amplifier. Conducted extensive research on Reconfigurable Digital CIM enabling INT and FP MAC within the same engine using techniques like Exponent Pre-alignment, Mantissa+ shifting, and Radix-4 Booth encoding.<br>
  </li>
</ul>

<h3>My Projects</h3>
<ul>
  <li><strong>Audio Signal Processing and Adaptive Noise Cancellation using Digital Filters on an FPGA [Jan â€™24 - Aprâ€™24]</strong><br>
    Engineered various digital filters for signal processing on the Basys-3 FPGA Board, utilizing Block RAM for filter coefficients and digitized audio input, developing Wiener filter algorithm in MATLAB and Verilog for FPGA implementation.<br>
    <a href="https://github.com/mumukshjain/DS_Project_ANC_Digital_Filters">[GitHub]</a>
  </li>
  <li><strong>FPGA Implementation of an 8-bit Microprocessor Design on Basys3 Board [Marâ€™24 - Aprâ€™24]</strong><br>
    Initiated an 8-bit microprocessor using Verilog on the Basys-3 FPGA Board, featuring an accumulator, 16-register file for memory, an arithmetic logic unit for computation, and custom instructions.<br>
    <a href="https://github.com/mumukshjain/Processor-Design">[GitHub]</a>
  </li>
  <li><strong>Autonomous and controlled movement of mecanum-wheeled Rover [Jan â€™24 - Aprâ€™24]</strong><br>
    Deployed a PID control algorithm for position and velocity on a mecanum-wheeled rover using Arduino Mega, motor drivers, MPU6050, and Rhino motors.<br>
    <a href="https://drive.google.com/file/d/1TVjcl9KuAcTsY6IgKXjsU0BkDh-8ka35/view">[Link]</a>
  </li>
  <li><strong>Smart Bicycle Safety Monitoring System [Augâ€™23 â€“ Septâ€™23]</strong><br>
    Developed an Android application for a smart bicycle to enhance child safety through real-time monitoring, integrating hardware sensors to detect over-speed, falls, and boundary crossings, enabling real-time alerts.<br>
    <a href="https://github.com/mumukshjain/Smart-Bicycle-Safety-Monitoring-System-Advisor">[GitHub]</a> | <a href="https://youtu.be/5F03Pw0_VtQ">[Video]</a>
  </li>
</ul>

<hr>

<h3>Positions of Responsibility</h3>
<ul>
  <li><strong>Coordinator for Industrial Training and Preparation (Professional Development Council, IITGN) [May â€™24 - Present]</strong></li>
  <li><strong>Senior Marketing Executive (Amalthea, Technical Summit of IITGN) [Aug â€™23 - Novâ€™23]</strong></li>
</ul>

<hr>

<p>Feel free to reach out and connect with me!</p>

</body>
</html>
