#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 05:24:54 2024
# Process ID: 7780
# Current directory: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5472 C:\Users\Ahmed Atef\OneDrive\Desktop\Kasas\VERILOG\8_bit_computer\8_bit_computer.xpr
# Log file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/vivado.log
# Journal file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.xpr}
update_compile_order -fileset sources_1
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/8_bit_computer/8_bit_computer.xpr}
update_compile_order -fileset sources_1
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CommonBus [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v}}
update_compile_order -fileset sources_1
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Verilog Project/MP/MP.xpr}
update_compile_order -fileset sources_1
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Interrupt [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Computer [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
close_design
close_project
current_project 8_bit_computer(2)
close_project
