ISim log file
Running: D:\university\term4\06_digital_design_and_computer_architecture_lab\exe\project02\alu_8_bit\alu_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/university/term4/06_digital_design_and_computer_architecture_lab/exe/project02/alu_8_bit/alu_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance alu/ra8/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance alu/ra8_2/, width 8 of formal port b is not equal to width 32 of actual constant.
WARNING:  For instance alu/ra8_2/, width 1 of formal port cin is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
