<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Autodrone32: USART_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Autodrone32
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">USART_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f722xx.html">Stm32f722xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Universal Synchronous Asynchronous Receiver Transmitter.  
 <a href="struct_u_s_a_r_t___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5b8e29a64c55dcd65ca4201118e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a></td></tr>
<tr class="separator:add5b8e29a64c55dcd65ca4201118e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092e59d908b2ca112e31047e942340cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a></td></tr>
<tr class="separator:a092e59d908b2ca112e31047e942340cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd0cb6c861eaf26470f56f451c1edbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a></td></tr>
<tr class="separator:a5dd0cb6c861eaf26470f56f451c1edbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af702fd1614d8606cf715e9f961f2e381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">RTOR</a></td></tr>
<tr class="separator:af702fd1614d8606cf715e9f961f2e381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a></td></tr>
<tr class="separator:aab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa81f5cac584bdef4235fcc7e8fa745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">RDR</a></td></tr>
<tr class="separator:a8aa81f5cac584bdef4235fcc7e8fa745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40540a209bca9f0e2045a5748e1803da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">TDR</a></td></tr>
<tr class="separator:a40540a209bca9f0e2045a5748e1803da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Universal Synchronous Asynchronous Receiver Transmitter. </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00748">748</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a092e59d908b2ca112e31047e942340cb" name="a092e59d908b2ca112e31047e942340cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a092e59d908b2ca112e31047e942340cb">&#9670;&nbsp;</a></span>BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Baud rate register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00753">753</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00750">750</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00751">751</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="add5b8e29a64c55dcd65ca4201118e9d1" name="add5b8e29a64c55dcd65ca4201118e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5b8e29a64c55dcd65ca4201118e9d1">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Control register 3, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00752">752</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a5dd0cb6c861eaf26470f56f451c1edbf" name="a5dd0cb6c861eaf26470f56f451c1edbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd0cb6c861eaf26470f56f451c1edbf">&#9670;&nbsp;</a></span>GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Guard time and prescaler register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00754">754</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Interrupt flag Clear register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00758">758</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Interrupt and status register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00757">757</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a8aa81f5cac584bdef4235fcc7e8fa745" name="a8aa81f5cac584bdef4235fcc7e8fa745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa81f5cac584bdef4235fcc7e8fa745">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Receive Data register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00759">759</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="aab90d7451f8af4b6e6fd1de6c72d8f22" name="aab90d7451f8af4b6e6fd1de6c72d8f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab90d7451f8af4b6e6fd1de6c72d8f22">&#9670;&nbsp;</a></span>RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Request register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00756">756</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="af702fd1614d8606cf715e9f961f2e381" name="af702fd1614d8606cf715e9f961f2e381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af702fd1614d8606cf715e9f961f2e381">&#9670;&nbsp;</a></span>RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Receiver Time Out register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00755">755</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a40540a209bca9f0e2045a5748e1803da" name="a40540a209bca9f0e2045a5748e1803da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40540a209bca9f0e2045a5748e1803da">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USART Transmit Data register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00760">760</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Autodrone32/Libraries/CMSIS/Device/ST/STM32F7xx/Include/<a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
