INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject/myproject.sim/sim_1/impl/timing/cpu_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject/myproject.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
