Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/CS120A Labs/ee120a_lab04/FACM_testbench_isim_beh.exe -prj D:/CS120A Labs/ee120a_lab04/FACM_testbench_beh.prj work.FACM_testbench work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CS120A Labs/ee120a_lab04/Flight_Attendant_Call_Module.v" into library work
Analyzing Verilog file "D:/CS120A Labs/ee120a_lab04/FACM_testbench.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 181164 KB
Fuse CPU Usage: 328 ms
Compiling module Flight_Attendant_Call_Module
Compiling module FACM_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/CS120A Labs/ee120a_lab04/FACM_testbench_isim_beh.exe
Fuse Memory Usage: 186748 KB
Fuse CPU Usage: 436 ms
