/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_TPC0_QM_AWC_AUX_WEGS_H_
#define ASIC_WEG_DCOWE0_TPC0_QM_AWC_AUX_WEGS_H_

/*
 *****************************************
 *   DCOWE0_TPC0_QM_AWC_AUX
 *   (Pwototype: QMAN_AWC_AUX)
 *****************************************
 */

#define mmDCOWE0_TPC0_QM_AWC_AUX_WUN_HAWT_WEQ 0x4008100

#define mmDCOWE0_TPC0_QM_AWC_AUX_WUN_HAWT_ACK 0x4008104

#define mmDCOWE0_TPC0_QM_AWC_AUX_WST_VEC_ADDW 0x4008108

#define mmDCOWE0_TPC0_QM_AWC_AUX_DBG_MODE 0x400810C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CWUSTEW_NUM 0x4008110

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_NUM 0x4008114

#define mmDCOWE0_TPC0_QM_AWC_AUX_WAKE_UP_EVENT 0x4008118

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_SYS_ADDW_BASE 0x400811C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CTI_AP_STS 0x4008120

#define mmDCOWE0_TPC0_QM_AWC_AUX_CTI_CFG_MUX_SEW 0x4008124

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WST 0x4008128

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WST_WEQ 0x400812C

#define mmDCOWE0_TPC0_QM_AWC_AUX_SWAM_WSB_ADDW 0x4008130

#define mmDCOWE0_TPC0_QM_AWC_AUX_SWAM_MSB_ADDW 0x4008134

#define mmDCOWE0_TPC0_QM_AWC_AUX_PCIE_WSB_ADDW 0x4008138

#define mmDCOWE0_TPC0_QM_AWC_AUX_PCIE_MSB_ADDW 0x400813C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_WSB_ADDW 0x4008140

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_MSB_ADDW 0x4008144

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM0_WSB_ADDW 0x4008150

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM0_MSB_ADDW 0x4008154

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM1_WSB_ADDW 0x4008158

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM1_MSB_ADDW 0x400815C

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM2_WSB_ADDW 0x4008160

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM2_MSB_ADDW 0x4008164

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM3_WSB_ADDW 0x4008168

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM3_MSB_ADDW 0x400816C

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM0_OFFSET 0x4008170

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM1_OFFSET 0x4008174

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM2_OFFSET 0x4008178

#define mmDCOWE0_TPC0_QM_AWC_AUX_HBM3_OFFSET 0x400817C

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_0 0x4008180

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_1 0x4008184

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_2 0x4008188

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_3 0x400818C

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_4 0x4008190

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_5 0x4008194

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_6 0x4008198

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_0 0x400819C

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_1 0x40081A0

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_2 0x40081A4

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_3 0x40081A8

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_4 0x40081AC

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_5 0x40081B0

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_6 0x40081B4

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_CBU_AWCACHE_OVW 0x40081B8

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WBU_AWCACHE_OVW 0x40081BC

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_0 0x40081C0

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_1 0x40081C4

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_2 0x40081C8

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_3 0x40081CC

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_4 0x40081D0

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_5 0x40081D4

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_6 0x40081D8

#define mmDCOWE0_TPC0_QM_AWC_AUX_CONTEXT_ID_7 0x40081DC

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_0 0x40081E0

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_1 0x40081E4

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_2 0x40081E8

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_3 0x40081EC

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_4 0x40081F0

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_5 0x40081F4

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_6 0x40081F8

#define mmDCOWE0_TPC0_QM_AWC_AUX_CID_OFFSET_7 0x40081FC

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_0 0x4008200

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_1 0x4008204

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_2 0x4008208

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_3 0x400820C

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_4 0x4008210

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_5 0x4008214

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_6 0x4008218

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_7 0x400821C

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_8 0x4008220

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_9 0x4008224

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_10 0x4008228

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_11 0x400822C

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_12 0x4008230

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_13 0x4008234

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_14 0x4008238

#define mmDCOWE0_TPC0_QM_AWC_AUX_SW_INTW_15 0x400823C

#define mmDCOWE0_TPC0_QM_AWC_AUX_IWQ_INTW_MASK_0 0x4008280

#define mmDCOWE0_TPC0_QM_AWC_AUX_IWQ_INTW_MASK_1 0x4008284

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_SEI_INTW_STS 0x4008290

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_SEI_INTW_CWW 0x4008294

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_SEI_INTW_MASK 0x4008298

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_EXCPTN_CAUSE 0x400829C

#define mmDCOWE0_TPC0_QM_AWC_AUX_SEI_INTW_HAWT_EN 0x40082A0

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_SEI_INTW_HAWT_MASK 0x40082A4

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_SEI_INTW_HAWT_MASK 0x40082A8

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEI_INTW_STS 0x40082B0

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEI_INTW_CWW 0x40082B4

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEI_INTW_MASK 0x40082B8

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_ECC_EWW_ADDW 0x40082BC

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_ECC_SYNDWOME 0x40082C0

#define mmDCOWE0_TPC0_QM_AWC_AUX_I_CACHE_ECC_EWW_ADDW 0x40082C4

#define mmDCOWE0_TPC0_QM_AWC_AUX_I_CACHE_ECC_SYNDWOME 0x40082C8

#define mmDCOWE0_TPC0_QM_AWC_AUX_D_CACHE_ECC_EWW_ADDW 0x40082CC

#define mmDCOWE0_TPC0_QM_AWC_AUX_D_CACHE_ECC_SYNDWOME 0x40082D0

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBW_TWMINATE_AWADDW_EWW 0x40082E0

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBW_TWMINATE_AWADDW_EWW 0x40082E4

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_WBW_TEWMINATE_BWESP 0x40082E8

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_WBW_TEWMINATE_WWESP 0x40082EC

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_WBW_TEWMINATE_AXWEN 0x40082F0

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_WBW_TEWMINATE_AXSIZE 0x40082F4

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_0 0x4008300

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_1 0x4008304

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_2 0x4008308

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_3 0x400830C

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_4 0x4008310

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_5 0x4008314

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_6 0x4008318

#define mmDCOWE0_TPC0_QM_AWC_AUX_SCWATCHPAD_7 0x400831C

#define mmDCOWE0_TPC0_QM_AWC_AUX_TOTAW_CBU_WW_CNT 0x4008320

#define mmDCOWE0_TPC0_QM_AWC_AUX_INFWIGHT_CBU_WW_CNT 0x4008324

#define mmDCOWE0_TPC0_QM_AWC_AUX_TOTAW_CBU_WD_CNT 0x4008328

#define mmDCOWE0_TPC0_QM_AWC_AUX_INFWIGHT_CBU_WD_CNT 0x400832C

#define mmDCOWE0_TPC0_QM_AWC_AUX_TOTAW_WBU_WW_CNT 0x4008330

#define mmDCOWE0_TPC0_QM_AWC_AUX_INFWIGHT_WBU_WW_CNT 0x4008334

#define mmDCOWE0_TPC0_QM_AWC_AUX_TOTAW_WBU_WD_CNT 0x4008338

#define mmDCOWE0_TPC0_QM_AWC_AUX_INFWIGHT_WBU_WD_CNT 0x400833C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_OVW 0x4008350

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_OVW_EN 0x4008354

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_OVW 0x4008358

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_OVW_EN 0x400835C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW 0x4008360

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW_EN 0x4008364

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW 0x4008368

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW_EN 0x400836C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_AXCACHE_OVW 0x4008370

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_WOCK_OVW 0x4008374

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_PWOT_OVW 0x4008378

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_MAX_OUTSTANDING 0x400837C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_EAWWY_BWESP_EN 0x4008380

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWCE_WSP_OK 0x4008384

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_NO_WW_INFWIGHT 0x400838C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_SEI_INTW_ID 0x4008390

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_AWUSEW_OVW 0x4008400

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_AWUSEW_OVW_EN 0x4008404

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_AWUSEW_OVW 0x4008408

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_AWUSEW_OVW_EN 0x400840C

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_AXCACHE_OVW 0x4008420

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_WOCK_OVW 0x4008424

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_PWOT_OVW 0x4008428

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_MAX_OUTSTANDING 0x400842C

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_EAWWY_BWESP_EN 0x4008430

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_FOWCE_WSP_OK 0x4008434

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_NO_WW_INFWIGHT 0x400843C

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBU_SEI_INTW_ID 0x4008440

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_0 0x4008500

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_1 0x4008504

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_2 0x4008508

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_3 0x400850C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_4 0x4008510

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_5 0x4008514

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_6 0x4008518

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_7 0x400851C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_0 0x4008520

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_1 0x4008524

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_2 0x4008528

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_3 0x400852C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_4 0x4008530

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_5 0x4008534

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_6 0x4008538

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_SIZE_7 0x400853C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_0 0x4008540

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_1 0x4008544

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_2 0x4008548

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_3 0x400854C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_4 0x4008550

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_5 0x4008554

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_6 0x4008558

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PI_7 0x400855C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_0 0x4008560

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_1 0x4008564

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_2 0x4008568

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_3 0x400856C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_4 0x4008570

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_5 0x4008574

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_6 0x4008578

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_CI_7 0x400857C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_0 0x4008580

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_1 0x4008584

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_2 0x4008588

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_3 0x400858C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_4 0x4008590

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_5 0x4008594

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_6 0x4008598

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_7 0x400859C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_0 0x40085A0

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_1 0x40085A4

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_2 0x40085A8

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_3 0x40085AC

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_4 0x40085B0

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_5 0x40085B4

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_6 0x40085B8

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_7 0x40085BC

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_0 0x40085C0

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_1 0x40085C4

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_2 0x40085C8

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_3 0x40085CC

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_4 0x40085D0

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_5 0x40085D4

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_6 0x40085D8

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_7 0x40085DC

#define mmDCOWE0_TPC0_QM_AWC_AUX_GENEWAW_Q_VWD_ENTWY_MASK 0x40085E0

#define mmDCOWE0_TPC0_QM_AWC_AUX_NIC_Q_VWD_ENTWY_MASK 0x40085E4

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_DWOP_EN 0x4008620

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_WAWN_MSG 0x4008624

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_QUEUE_AWEWT_MSG 0x4008628

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_GEN_AXI_AWPWOT 0x4008630

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_GEN_AXI_AWUSEW 0x4008634

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_GEN_AXI_AWBUWST 0x4008638

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_GEN_AXI_AWWOCK 0x400863C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_GEN_AXI_AWCACHE 0x4008640

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_WWW_AWB_WEIGHT 0x4008644

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_Q_PUSH_FIFO_FUWW_CFG 0x4008648

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_Q_PUSH_FIFO_CNT 0x400864C

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_CQ_IFIFO_SHADOW_CI 0x4008650

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_AWC_CQ_IFIFO_SHADOW_CI 0x4008654

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_CQ_SHADOW_CI 0x4008658

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_AWC_CQ_SHADOW_CI 0x400865C

#define mmDCOWE0_TPC0_QM_AWC_AUX_AUX2APB_PWOT 0x4008700

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBW_FOWK_WIN_EN 0x4008704

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_WBW_FOWK_BASE_ADDW0 0x4008708

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_WBW_FOWK_ADDW_MASK0 0x400870C

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_WBW_FOWK_BASE_ADDW1 0x4008710

#define mmDCOWE0_TPC0_QM_AWC_AUX_QMAN_WBW_FOWK_ADDW_MASK1 0x4008714

#define mmDCOWE0_TPC0_QM_AWC_AUX_FAWM_WBW_FOWK_BASE_ADDW0 0x4008718

#define mmDCOWE0_TPC0_QM_AWC_AUX_FAWM_WBW_FOWK_ADDW_MASK0 0x400871C

#define mmDCOWE0_TPC0_QM_AWC_AUX_FAWM_WBW_FOWK_BASE_ADDW1 0x4008720

#define mmDCOWE0_TPC0_QM_AWC_AUX_FAWM_WBW_FOWK_ADDW_MASK1 0x4008724

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBW_APB_FOWK_MAX_ADDW0 0x4008728

#define mmDCOWE0_TPC0_QM_AWC_AUX_WBW_APB_FOWK_MAX_ADDW1 0x400872C

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_ACC_ENGS_WBW_FOWK_MASK 0x4008730

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_DUP_ENG_WBW_FOWK_ADDW 0x4008734

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_ACP_ENG_WBW_FOWK_ADDW 0x4008738

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_ACC_ENGS_VIWTUAW_ADDW 0x400873C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_WIN_EN 0x4008740

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW0_WSB 0x4008750

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW0_MSB 0x4008754

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK0_WSB 0x4008758

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK0_MSB 0x400875C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW1_WSB 0x4008760

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW1_MSB 0x4008764

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK1_WSB 0x4008768

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK1_MSB 0x400876C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW2_WSB 0x4008770

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW2_MSB 0x4008774

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK2_WSB 0x4008778

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK2_MSB 0x400877C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW3_WSB 0x4008780

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW3_MSB 0x4008784

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK3_WSB 0x4008788

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK3_MSB 0x400878C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_TWMINATE_AWADDW_WSB 0x4008790

#define mmDCOWE0_TPC0_QM_AWC_AUX_CBU_TWMINATE_AWADDW_MSB 0x4008794

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_CBU_TEWMINATE_BWESP 0x4008798

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_CBU_TEWMINATE_WWESP 0x400879C

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_0 0x4008800

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_1 0x4008804

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_2 0x4008808

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_3 0x400880C

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_4 0x4008810

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_5 0x4008814

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_6 0x4008818

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_7 0x400881C

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_8 0x4008820

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_9 0x4008824

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_10 0x4008828

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_11 0x400882C

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_12 0x4008830

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_13 0x4008834

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_14 0x4008838

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_WEGION_CFG_15 0x400883C

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_TWMINATE_AWADDW_EWW 0x4008840

#define mmDCOWE0_TPC0_QM_AWC_AUX_DCCM_TWMINATE_AWADDW_EWW 0x4008844

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_DCCM_TEWMINATE_BWESP 0x4008848

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_DCCM_TEWMINATE_WWESP 0x400884C

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_DCCM_TEWMINATE_EN 0x4008850

#define mmDCOWE0_TPC0_QM_AWC_AUX_CFG_DCCM_SECUWE_WEGION 0x4008854

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_AXI_OWDEWING_WW_IF_CNT 0x4008900

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_AXI_OWDEWING_CTW 0x4008904

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_AXI_OWDEWING_ADDW_MSK 0x4008908

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_AXI_OWDEWING_ADDW 0x400890C

#define mmDCOWE0_TPC0_QM_AWC_AUX_AWC_ACC_ENGS_BUSEW 0x4008910

#define mmDCOWE0_TPC0_QM_AWC_AUX_MME_AWC_UPPEW_DCCM_EN 0x4008920

#endif /* ASIC_WEG_DCOWE0_TPC0_QM_AWC_AUX_WEGS_H_ */
