---
tags: [Network, Topologies, Routing, Parallel-computing, Multithread]
title: "Network Architecture Topologies"
categories: dphpc lecture-notes
math: true
---

HPC uses a lot of components (caches, processors, servers, â€¦) which need to communicate

- This is done using networks
- In this lecture we want to look at fundamentals of networks
- Understanding networks will allow you to design efficient communication schemes (later lectures)

# What is a Interconnection Network?

Digital System is composed of three components:

- Logic â†’ produce new data
- Memory â†’ move data in time
- Communication â†’ move data in space

Most systems performance is limited by communication!

- Why?

Interconnection networks are used to move data between the subsystems of a digital system:

- CPUs and caches
- Caches and memory banks
- Nodes in a supercomputer
- Your desktop and Youtube servers

What defines an interconnection network? ![](/assets/img/ScreenShot%202024-01-08%20at%2010.30.04.png)

## How to evaluate an interconnection network?

![](/assets/img/ScreenShot%202024-01-08%20at%2010.30.24.png)

# Network Topologies

## Bus

![](/assets/img/ScreenShot%202024-01-08%20at%2010.31.20.png)

## Fully Connected

![](/assets/img/ScreenShot%202024-01-08%20at%2010.32.50.png)

> If each link has uniform bandwidth, the bisection bandwidth of a fully connected network of N nodes is N/2

## Crossbar

A crossbar switch connects N inputs to M outputs

- At each crosspoint a switch/transistor is either â€œopenâ€ or connects the input to the output line ![](/assets/img/ScreenShot%202024-01-08%20at%2010.38.11.png) It's cheaper than fully connected
  network: $O(N+M)$ cables vs $O(N*M)$. It has much better performance than bus network. However, area and cost are still quadratic! Yet the crossbar is a very important building block!

# Graph Cuts and Bisection

{: .prompt-info} >

> - V is partitioned into V 1 and V2 with $V_1 \cup V_2 = V$, $V_1 \cap V_2 = \emptyset$
> - For each element in $(u,v)$ in $C$: $u \in V_1$, $v \in V_2$ or vise versa

> Partitioned means: Each path from a node in $V_1$ to a node in $V_2$ must contain an edge in $C(V_1, V_2)$

![](/assets/img/ScreenShot%202024-01-08%20at%2010.49.27.png)

{: .prompt-info} >

> - a.k.a.: How many link failures can the network adapt to?

In Networks:

- Each edge (or link, or channel) $e \in E$ has a bandwidth $b_e$
- Bandwidth B of the cut: Sum of the bandwidths of the cut edges. ![](/assets/img/ScreenShot%202024-01-08%20at%2010.59.14.png)

### Bisection of a Network

{: .prompt-info} >

> - In networks often |V1| and |V2| considers terminals seperately.

> Bisection Bandwidth of a network: Minimum bandwidth of all bisections!

![](/assets/img/ScreenShot%202024-01-08%20at%2011.06.57.png)

In theory, bisection bandwidth tells us:

- Worst-case maximum throughput
- If half of the nodes are senders, half of the nodes are receivers, what is the minimum transfer rate we can achieve? Why â€In theoryâ€?
- Remember Ethernets spanning tree protocol?
- Routing / Flow-control are completely ignored!

Effective bisection bandwidth: like BB, but taking routing into account. Real systems get ~60% of the theoretical BB

# Network Topologies: Direct vs. Indirect

Each node in a network can be

- A source or destination for data (also called terminal)
- A switch which forwards packets from input to output ports
- Or both!

Bus and fully connected are direct topologies

- Each node is directly connected to other nodes, no switches

A topology which contains both nodes and (seperate) switches is called indirect topology

## Paths

A path (sometimes called route) in a network is an ordered set of channels (edges in graph lingo)

- $P = {c1, c2, ... cn}$ where $head(ci)= tail(ci+1)$
- Source of P: $tail(c0)$
- Destination of ğ‘ƒ:$head(cn)$
- Length or hops in a path ğ‘ƒ: $|P|$ ![](/assets/img/ScreenShot%202024-01-08%20at%2011.15.38.png)

## Diameter

The **diameter** of a network is the largest hop count of the minimal paths for all source-destination pairs. The diameter gives us an indication of the â€œworst caseâ€ latency!

![](/assets/img/ScreenShot%202024-01-08%20at%2011.16.17.png)

# Direct Network Topologies

## 2D-Mesh

![](/assets/img/ScreenShot%202024-01-08%20at%2011.45.18.png)Is this a direct or indirect topology?

- Direct, each node is a switch and source/dest What is the bisection bandwidth?
- Letâ€™s assume $ğ‘€ = ğ‘ = 2ğ‘˜$, $ğ‘ƒ = ğ‘€ â‹… ğ‘: \sqrt ğ‘ƒ$ What is the diameter?
- Same assumption as above, $2\sqrt P$

> In a 2d mesh, the maximum number of paths which do not share a channel/link between any two nodes is 4 because each node as a maximum of 4 links

## 2D Torus

Biggest problem with mesh: High diameter

- We can half the diameter by adding $ğŸ\sqrtğ‘·$ links

![](/assets/img/ScreenShot%202024-01-08%20at%2011.51.23.png)

But wires have vastly different length now.

# Indirect Topologies

## Butterfly

Butterfly networks are also called k-ary n-fly network

$2 âˆ— ğ‘˜^ğ‘›$ terminals, crossbars of radix $2ğ‘˜$, $ğ‘› âˆ— ğ‘˜^{ğ‘›âˆ’1}$ of them

- For ease construction: edges are unidirectional, data only flows from left to right
- in reality, source and destination are colocated, we give them the same number

For wiring, label each switch port with an n-digit radix-k number ${ğ‘‘_{ğ‘›âˆ’ğŸ}, ğ‘‘_{ğ‘›âˆ’ğŸ}, â€¦ , ğ‘‘_0}$ where $ğ‘‘_0$ denotes the port number on the switch, the other digits identify the switch in this stage.

When going from stage $ğ‘– âˆ’ 1$ to stage $ğ‘–$, flip $ğ‘‘_ğ‘–$ and $ğ‘‘_0$. Wiring of terminals is trivial.

### Example $k=3,n=2$

![](/assets/img/ScreenShot%202024-01-08%20at%2011.55.25.png) ![](/assets/img/ScreenShot%202024-01-08%20at%2011.55.36.png)

> [!Properties] Bisection: $\frac {k^n} 2$ Diameter: $n+1$

We can construct an arbitrary sized network, given our technology constraint k.

## Blocking and Non-blocking Networks

We have seen that in a crossbar and in a fully connected network, any disjoint source/destination pair can communicate independently.

How about our 2-ary 3-fly?![](/assets/img/ScreenShot%202024-01-08%20at%2012.01.15.png)

- The 2-ary 3-fly is a blocking network
- Networks which allow all disjoint src/dst pairs to communicate independently are called non-blocking
- You may also hear about non-interfering networks (weaker than non-blocking, makes use of packet switching/buffering)

# Non-blocking Indirect Topologies

## Bigger Crossbars

Can we built arbitrarily large non-blocking topologies - given that the biggest crossbar we can manufacture in a chip is of limited size?

- 4 NxN crossbars can be used to build a 2Nx2N crossbar!![](/assets/img/ScreenShot%202024-01-08%20at%2012.01.35.png)

## Clos

A Clos network has three stages, and is categorized by three numbers

- m = number of input (output) ports per input (output) switch
- n = number of middle stage switches
- r = number of input (output) switches
- Example (m=5,n=3,r=4) Clos

![](/assets/img/ScreenShot%202024-01-08%20at%2012.02.16.png) How many different paths do we have from one input to one output?

- M paths, we can choose any of the middle switches

> The diameter is 4, 2 (within the switch network) + 2 for the two links towards the terminals.

## Fat Tree

Idea: Build a tree, make the links at the top â€fatterâ€ â€“ but how do we build this using switches with a fixed radix?

- Multiple ways to do this, we show the k-ary-n-tree variant
- $N=ğ‘˜^ğ’$ Terminals, each identified by a $n$ digit number ${ğŸ, ğŸ, â€¦ , ğ’Œ âˆ’ ğŸ}^ğ’$
- $ğ’ğ’Œ^{ğ’âˆ’ğŸ}$ Switches, each switch identified by a pair $<w,l>$, where $ğ’˜ âˆˆ \{ğŸ, ğŸ, â€¦ ğ’Œ âˆ’ ğŸ\}^{ ğ’âˆ’ğŸ}$ and $ğ’ âˆˆ \{ğŸ, ğŸ, â€¦ , ğ’ âˆ’ ğŸ\}$
- There is an edge between a switch $< ğ‘¤_0, â€¦ ğ‘¤_{ğ‘›âˆ’2}, ğ‘› âˆ’ 1 >$ and terminal $ğ‘_0, . . , ğ‘_{ğ‘›âˆ’1}$ iff $ğ‘¤_ğ‘– = ğ‘_ğ‘–$ $\forall ğ‘– \in \{0, â€¦ , ğ‘› âˆ’ 2\}$
- Two switches are connected iff $ğ‘™ = ğ‘™â€™ + 1$ and $ğ‘¤ğ‘– = ğ‘¤ğ‘–'$ $\forall ğ‘– â‰  ğ‘™$

![](/assets/img/ScreenShot%202024-01-08%20at%2012.21.01.png)

## Dragonfly

Idea: Long cables are expensive, separate long and short links

- Consists of fully connected local groups and global links between groups
- One of the most used networks in HPC together with Fat Trees ![](/assets/img/ScreenShot%202024-01-08%20at%2012.23.33.png)

## Slim Fly

Idea: For a fixed switch radix and a fixed diameter, what is the largest network (terminals) we can build?

- Related open problem in graph theory: degree-diameter problem
- We know a bound (Moore bound) for this problem, for many d and k no actual graph which achieves it
- Know some schemes close to this bound, we omit construction rules here (too complicated, based on Galois fields)

The diameter of an indirect slim fly network is 2, but technically itâ€™s 4

# Routing

## Path Diversity

Topology = existing roads in a city

- Routing tells us which roads to use to get from A to B ![](/assets/img/ScreenShot%202024-01-08%20at%2012.27.07.png)

## Routing Mechanism Classification

- Deterministic
  - Always choose the same path, regardless of network state
  - Ignores path diversity, BUT easy to implement
- Oblivious
  - Ignores network state
  - Deterministic routing is also oblivious
- Adaptive
  - Adapts to state of the network: Load, broken links, past performance events

![](/assets/img/ScreenShot%202024-01-08%20at%2012.27.57.png)

## Arithmetic Routing

In all regular networks, we can use their construction rule to also determine a possible route

- Example: Dimension Order Routing in a Torus/Mesh
  - A message (X,Y) -> (Xâ€™,Yâ€™) first travels in the X-direction until its positions x-coordinate = Xâ€™
  - Then it travel in the Y-direction until its positions y-coordinate = Yâ€™ Problems:
- Does not take advantage of path diversity, certain links will be underutilised if traffic is not random
- Cannot react to broken or congested links, single broken link breaks the network ![](/assets/img/ScreenShot%202024-01-08%20at%2012.28.36.png)

## Valiant Routing (A Non-deterministic Oblivious Routing Scheme)

Solves the problem of link-underutilisation by choosing a random intermediate destination

- At the cost of network bandwidth and latency ![](/assets/img/ScreenShot%202024-01-08%20at%2012.29.03.png)

## Table-based Routing

The big problem with arithmetic routing is its inflexibility. Instead we can build a huge table:

- For each source and destination list the desired path
- Many extensions are possible here (adding hashes, probabilities for paths, etc.)
- Can split the table and store only the needed portions where required
- Lookups into table need to be fast! $\rightarrow$ Expensive, Scaling issue

## Source-based Routing

Instead of making routing decisions in switches, we can add the path of a message to its header

- Increases packet length
- No need for expensive tables in switches

# Flow Control Mechanisms

## Circuit Switching

- Before any data is sent, allocate a path between input and output ports
- Entire path blocked; setup and teardown takes time
- No buffering needed

## Store and Forward

Split message into packets (or flits), send one hop, store, send next hop, â€¦ ![](/assets/img/ScreenShot%202024-01-08%20at%2012.30.57.png)

## Cut-Through Flow-Control

Send flits in a pipelined fashion, still allocate buffer for entire packet at each hop. ![](/assets/img/ScreenShot%202024-01-08%20at%2012.31.35.png)

## Wormhole Flow-Control

Similar to cut-through, but allocate space for single flit â€“ much more efficient.

- Packets from different src/dst pairs can now interleave
- Switch must remember routing decision of header flit! -> We also allocate â€œchannel stateâ€!
- Can lead to head-of-line blocking, deadlocks!

# Resource Allocation

In the previous scenarios, switch we needed to know if switch $i+1$ has resources available. How?

- Credit-based flow-control
- ACK/NACK
- On-Off signalling
