[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3711490 heartbeat IPC: 2.694 cumulative IPC: 2.694 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6235491 heartbeat IPC: 3.962 cumulative IPC: 3.207 (Simulation time: 00 hr 12 min 51 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8755349 heartbeat IPC: 3.968 cumulative IPC: 3.426 (Simulation time: 00 hr 18 min 39 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 11279807 heartbeat IPC: 3.961 cumulative IPC: 3.546 (Simulation time: 00 hr 24 min 12 sec)
Warmup finished CPU 0 instructions: 50000000 cycles: 13801748 cumulative IPC: 3.623 (Simulation time: 00 hr 29 min 11 sec)
Warmup complete CPU 0 instructions: 50000000 cycles: 13801748 cumulative IPC: 3.623 (Simulation time: 00 hr 29 min 11 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 13801749 heartbeat IPC: 3.965 cumulative IPC: 5 (Simulation time: 00 hr 29 min 11 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 56669374 heartbeat IPC: 0.2333 cumulative IPC: 0.2333 (Simulation time: 01 hr 02 min 50 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 97598706 heartbeat IPC: 0.2443 cumulative IPC: 0.2387 (Simulation time: 01 hr 28 min 19 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 141051853 heartbeat IPC: 0.2301 cumulative IPC: 0.2358 (Simulation time: 01 hr 44 min 48 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 177481607 heartbeat IPC: 0.2745 cumulative IPC: 0.2444 (Simulation time: 01 hr 53 min 57 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 219351973 heartbeat IPC: 0.2388 cumulative IPC: 0.2432 (Simulation time: 02 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 250831734 heartbeat IPC: 0.3177 cumulative IPC: 0.2531 (Simulation time: 02 hr 11 min 50 sec)
Heartbeat CPU 0 instructions: 120000010 cycles: 286340417 heartbeat IPC: 0.2816 cumulative IPC: 0.2568 (Simulation time: 02 hr 20 min 17 sec)
Heartbeat CPU 0 instructions: 130000010 cycles: 333586018 heartbeat IPC: 0.2117 cumulative IPC: 0.2502 (Simulation time: 02 hr 31 min 24 sec)
Heartbeat CPU 0 instructions: 140000012 cycles: 376081258 heartbeat IPC: 0.2353 cumulative IPC: 0.2484 (Simulation time: 02 hr 41 min 33 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 392554193 cumulative IPC: 0.2547 (Simulation time: 02 hr 48 min 40 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 392554193 cumulative IPC: 0.2547 (Simulation time: 02 hr 48 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/623.xalancbmk_s-10B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2547 instructions: 100000004 cycles: 392554193
CPU 0 Branch Prediction Accuracy: 94.61% MPKI: 13.93 Average ROB Occupancy at Mispredict: 40.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.09703
BRANCH_INDIRECT: 0.018
BRANCH_CONDITIONAL: 13.3
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0.1243
BRANCH_RETURN: 0.3927

cpu0->cpu0_STLB TOTAL        ACCESS:     723755 HIT:     242578 MISS:     481177 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     723755 HIT:     242578 MISS:     481177 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 368.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6805990 HIT:     971910 MISS:    5834080 MSHR_MERGE:    1100714
cpu0->cpu0_L2C LOAD         ACCESS:    2974382 HIT:     528993 MISS:    2445389 MSHR_MERGE:      10333
cpu0->cpu0_L2C RFO          ACCESS:      43344 HIT:      17436 MISS:      25908 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2962009 HIT:     367704 MISS:    2594305 MSHR_MERGE:    1090381
cpu0->cpu0_L2C WRITE        ACCESS:      81642 HIT:      57697 MISS:      23945 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     744613 HIT:         80 MISS:     744533 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2962214 ISSUED:    2962009 USEFUL:      25641 USELESS:      10228
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 175.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2893747 HIT:    2387518 MISS:     506229 MSHR_MERGE:     149577
cpu0->cpu0_L1I LOAD         ACCESS:    2893747 HIT:    2387518 MISS:     506229 MSHR_MERGE:     149577
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30693468 HIT:   24379328 MISS:    6314140 MSHR_MERGE:    2908450
cpu0->cpu0_L1D LOAD         ACCESS:   24786330 HIT:   19499694 MISS:    5286636 MSHR_MERGE:    2668904
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4944330 HIT:    4678416 MISS:     265914 MSHR_MERGE:     222569
cpu0->cpu0_L1D TRANSLATION  ACCESS:     962808 HIT:     201218 MISS:     761590 MSHR_MERGE:      16977
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 175.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2528995 HIT:    2373674 MISS:     155321 MSHR_MERGE:      89396
cpu0->cpu0_ITLB LOAD         ACCESS:    2528995 HIT:    2373674 MISS:     155321 MSHR_MERGE:      89396
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 37.59 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29114276 HIT:   27497960 MISS:    1616316 MSHR_MERGE:     958486
cpu0->cpu0_DTLB LOAD         ACCESS:   29114276 HIT:   27497960 MISS:    1616316 MSHR_MERGE:     958486
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 272.2 cycles
cpu0->LLC TOTAL        ACCESS:    4743592 HIT:     887212 MISS:    3856380 MSHR_MERGE:     143657
cpu0->LLC LOAD         ACCESS:    2435056 HIT:     568485 MISS:    1866571 MSHR_MERGE:      86703
cpu0->LLC RFO          ACCESS:      25908 HIT:       4979 MISS:      20929 MSHR_MERGE:        151
cpu0->LLC PREFETCH     ACCESS:    1503905 HIT:     276316 MISS:    1227589 MSHR_MERGE:      56803
cpu0->LLC WRITE        ACCESS:      34190 HIT:      31653 MISS:       2537 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     744533 HIT:       5779 MISS:     738754 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      48472
  ROW_BUFFER_MISS:    3661712
  AVG DBUS CONGESTED CYCLE: 6.586
Channel 0 WQ ROW_BUFFER_HIT:      12934
  ROW_BUFFER_MISS:      13229
  FULL:          0
Channel 0 REFRESHES ISSUED:      32712
