C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis   -part MPF300T  -package FCG1152  -grade STD    -async_globalthreshold 800 -seqshift_to_uram 1 -rom_map_logic 0 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synlog\report\BaseDesign_fpga_mapper.xml  -top_level_module  BaseDesign  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.vm   -freq 100.000   -tcl  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\designer\BaseDesign\synthesis.fdc  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synwork\BaseDesign_prem.srd  -sap  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.sap  -otap  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.tap  -omap  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.map  -devicelib  C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v  -sap  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.sap  -ologparam  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\syntmp\BaseDesign.plg  -osyn  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.srm  -prjdir  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\  -prjname  BaseDesign_syn  -log  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synlog\BaseDesign_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF300T -package FCG1152 -grade STD -async_globalthreshold 800 -seqshift_to_uram 1 -rom_map_logic 0 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\BaseDesign_fpga_mapper.xml -top_level_module BaseDesign -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\BaseDesign.vm -freq 100.000 -tcl ..\..\designer\BaseDesign\synthesis.fdc ..\synwork\BaseDesign_prem.srd -sap ..\BaseDesign.sap -otap ..\BaseDesign.tap -omap ..\BaseDesign.map -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v -sap ..\BaseDesign.sap -ologparam BaseDesign.plg -osyn ..\BaseDesign.srm -prjdir ..\ -prjname BaseDesign_syn -log ..\synlog\BaseDesign_fpga_mapper.srr
rc:1 success:1 runtime:111
file:..\scratchproject.prs|io:o|time:1512746232|size:40794|exec:0|csum:
file:..\BaseDesign.vm|io:o|time:1513350989|size:5131260|exec:0|csum:
file:..\..\designer\BaseDesign\synthesis.fdc|io:i|time:1513350824|size:939|exec:0|csum:A7D01AF6FE6F96229A8FAA613D13E0AE
file:..\synwork\BaseDesign_prem.srd|io:i|time:1513350879|size:1228609|exec:0|csum:7FB2A3863FD39FA60438EA34C07C4A62
file:..\BaseDesign.sap|io:o|time:1513350880|size:24183|exec:0|csum:
file:..\BaseDesign.tap|io:o|time:0|size:0|exec:0|csum:
file:..\BaseDesign.map|io:o|time:1513350992|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v|io:i|time:1500975264|size:42534|exec:0|csum:7E86825B1DAECD35D6A69F8DDC6C6053
file:..\BaseDesign.sap|io:o|time:1513350880|size:24183|exec:0|csum:
file:BaseDesign.plg|io:o|time:1513350992|size:1889|exec:0|csum:
file:..\BaseDesign.srm|io:o|time:1513350988|size:27403|exec:0|csum:
file:..\synlog\BaseDesign_fpga_mapper.srr|io:o|time:1513350992|size:297624|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin\m_generic.exe|io:i|time:1506328364|size:18172928|exec:1|csum:C15B3D2F807F154BD26992FB68BB0DD7
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin64\m_generic.exe|io:i|time:1506329904|size:32888320|exec:1|csum:39651D4CAB7B7D4F35D4DD514D41AE95
