# Verilog_Vivado_Clock_Generator
Generating a configurable clock source for FPGA using Vivado with Verilog HDL
