Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -debug typical test_fpu -s test_fpu.sim 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_fadds [/home/yamaguchi/CPU-Emperor/core/src/test_fpu.v:18]
WARNING: [VRFC 10-1770] port i_feqs remains unconnected for this instance [/home/yamaguchi/CPU-Emperor/core/src/test_fpu.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100ps
Compiling module work.core_fpu
Compiling module work.test_fpu
Built simulation snapshot test_fpu.sim
