/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [3:0] _01_;
  wire [7:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [28:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [27:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [8:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [16:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [36:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_24z ? celloutsig_0_36z[2] : celloutsig_0_4z[0];
  assign celloutsig_0_53z = celloutsig_0_15z ? celloutsig_0_42z : celloutsig_0_23z;
  assign celloutsig_1_17z = celloutsig_1_15z[0] ? in_data[167] : celloutsig_1_4z[33];
  assign celloutsig_0_24z = celloutsig_0_12z[18] ? celloutsig_0_10z[2] : celloutsig_0_23z;
  assign celloutsig_0_3z = ~in_data[90];
  assign celloutsig_0_5z = ~celloutsig_0_4z[3];
  assign celloutsig_1_8z = celloutsig_1_5z[9] ^ celloutsig_1_5z[11];
  assign celloutsig_0_15z = celloutsig_0_9z ^ celloutsig_0_1z;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= in_data[22:15];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_22z[2:0], celloutsig_0_5z };
  assign celloutsig_0_4z = { _00_[4:2], celloutsig_0_3z } & _00_[7:4];
  assign celloutsig_1_6z = celloutsig_1_4z[21:16] === celloutsig_1_4z[20:15];
  assign celloutsig_1_18z = { celloutsig_1_13z[2:0], celloutsig_1_3z } === { celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_11z[10], celloutsig_0_9z, celloutsig_0_15z } === { celloutsig_0_2z[2:1], celloutsig_0_9z };
  assign celloutsig_0_23z = _00_[3:0] === celloutsig_0_20z[4:1];
  assign celloutsig_1_2z = { in_data[180:175], celloutsig_1_0z, celloutsig_1_1z } && { in_data[105:99], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[5:1] && { celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_10z = { in_data[167:165], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z } && { celloutsig_1_9z[4:0], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_2z[6:2], _00_ } || { _00_[7:3], _00_ };
  assign celloutsig_0_13z = { celloutsig_0_7z[7:5], celloutsig_0_6z } || celloutsig_0_7z[4:1];
  assign celloutsig_0_18z = celloutsig_0_10z[6:2] || celloutsig_0_2z[8:4];
  assign celloutsig_0_28z = { celloutsig_0_26z, celloutsig_0_6z } || { celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_1_9z = in_data[134:129] % { 1'h1, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[121:112], celloutsig_1_10z, celloutsig_1_7z } % { 1'h1, celloutsig_1_11z[0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_26z = celloutsig_0_19z[23:16] % { 1'h1, celloutsig_0_22z[4:1], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_41z = { celloutsig_0_10z[1], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_14z, _00_, celloutsig_0_11z, celloutsig_0_23z } % { 1'h1, celloutsig_0_29z[10:3], celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_19z = in_data[112:104] % { 1'h1, celloutsig_1_13z[7:0] };
  assign celloutsig_0_29z = { in_data[27:15], celloutsig_0_15z, celloutsig_0_14z } % { 1'h1, celloutsig_0_11z[8:4], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_45z = celloutsig_0_28z ? { celloutsig_0_19z[19:15], celloutsig_0_33z } : { celloutsig_0_30z[6], _00_ };
  assign celloutsig_0_19z = _00_[0] ? { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_12z } : { celloutsig_0_11z[7:4], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_2z[11:1], celloutsig_0_2z[1], celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_10z[0] ? in_data[36:31] : { celloutsig_0_12z[15:11], celloutsig_0_16z };
  assign celloutsig_1_15z = - celloutsig_1_3z;
  assign celloutsig_1_3z = ~ { in_data[166:165], celloutsig_1_0z };
  assign celloutsig_1_11z = ~ celloutsig_1_4z[25:22];
  assign celloutsig_0_20z = ~ { _00_[7:2], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_35z = | celloutsig_0_29z;
  assign celloutsig_1_7z = | { celloutsig_1_5z[5], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_27z = | in_data[91:84];
  assign celloutsig_0_44z = celloutsig_0_30z[3] & celloutsig_0_41z[12];
  assign celloutsig_1_0z = in_data[148] & in_data[152];
  assign celloutsig_0_14z = celloutsig_0_2z[10] & celloutsig_0_10z[1];
  assign celloutsig_0_1z = in_data[2] & in_data[48];
  assign celloutsig_0_36z = { celloutsig_0_2z[10:1], celloutsig_0_2z[1] } >> { celloutsig_0_15z, celloutsig_0_5z, _00_, celloutsig_0_27z };
  assign celloutsig_0_7z = _00_ >> _00_;
  assign celloutsig_0_12z = { in_data[33:23], celloutsig_0_7z } >> { in_data[47:42], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_33z = { celloutsig_0_4z[2:0], celloutsig_0_13z } <<< { celloutsig_0_11z[8:6], celloutsig_0_27z };
  assign celloutsig_0_43z = celloutsig_0_31z[6:4] <<< celloutsig_0_10z[4:2];
  assign celloutsig_1_4z = { in_data[188:154], celloutsig_1_1z, celloutsig_1_2z } <<< { in_data[142:115], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_54z = { celloutsig_0_41z[6:2], celloutsig_0_45z, celloutsig_0_43z } - { in_data[27:22], celloutsig_0_35z, celloutsig_0_45z, celloutsig_0_44z };
  assign celloutsig_0_10z = { _00_[6:2], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z } - { in_data[34:32], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_2z[11:1], celloutsig_0_2z[1], celloutsig_0_1z } - { celloutsig_0_2z[8:4], _00_ };
  assign celloutsig_1_5z = { in_data[156:145], celloutsig_1_2z } ~^ celloutsig_1_4z[12:0];
  assign celloutsig_0_11z = { celloutsig_0_2z[7:5], celloutsig_0_10z } ~^ { celloutsig_0_2z[6], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_30z = { _01_[3:1], celloutsig_0_22z } ~^ { celloutsig_0_19z[14:7], celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_29z[12:5], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_18z } ~^ { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_42z = ~((celloutsig_0_39z & celloutsig_0_8z) | celloutsig_0_11z[7]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[170]) | celloutsig_1_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_7z[4] & _00_[5]) | celloutsig_0_4z[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_17z[11] & celloutsig_0_18z) | celloutsig_0_11z[9]);
  assign { celloutsig_0_2z[1], celloutsig_0_2z[9:2], celloutsig_0_2z[11:10] } = ~ { celloutsig_0_1z, _00_, in_data[42:41] };
  assign celloutsig_0_2z[0] = celloutsig_0_2z[1];
  assign { out_data[128], out_data[104:96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
