

================================================================
== Vivado HLS Report for 'compute_engine_16'
================================================================
* Date:           Mon Sep 14 06:17:58 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.099 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 6.000 ns | 6.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %w_V)" [biconv.cc:14]   --->   Operation 4 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b_V)" [biconv.cc:14]   --->   Operation 5 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%xor_ln769 = xor i16 %w_V_read, -1" [biconv.cc:14]   --->   Operation 6 'xor' 'xor_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.44ns) (out node of the LUT)   --->   "%r_V = xor i16 %b_V_read, %xor_ln769" [biconv.cc:14]   --->   Operation 7 'xor' 'r_V' <Predicate = true> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i16 %r_V to i4" [biconv.cc:18]   --->   Operation 8 'trunc' 'trunc_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %trunc_ln681 to i64" [biconv.cc:18]   --->   Operation 9 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 4, i32 7)" [biconv.cc:18]   --->   Operation 10 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %p_Result_s to i64" [biconv.cc:18]   --->   Operation 11 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lut16_V_addr = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18" [biconv.cc:18]   --->   Operation 12 'getelementptr' 'lut16_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [biconv.cc:18]   --->   Operation 13 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lut16_V_addr_1 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18_1" [biconv.cc:18]   --->   Operation 14 'getelementptr' 'lut16_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [biconv.cc:18]   --->   Operation 15 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_45 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 8, i32 11)" [biconv.cc:19]   --->   Operation 16 'partselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %p_Result_45 to i64" [biconv.cc:19]   --->   Operation 17 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_46 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 12, i32 15)" [biconv.cc:19]   --->   Operation 18 'partselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %p_Result_46 to i64" [biconv.cc:19]   --->   Operation 19 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lut16_V_addr_2 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19" [biconv.cc:19]   --->   Operation 20 'getelementptr' 'lut16_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [biconv.cc:19]   --->   Operation 21 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lut16_V_addr_3 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19_1" [biconv.cc:19]   --->   Operation 22 'getelementptr' 'lut16_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [biconv.cc:19]   --->   Operation 23 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 24 [1/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [biconv.cc:18]   --->   Operation 24 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %lut16_V_load to i4" [biconv.cc:18]   --->   Operation 25 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [biconv.cc:18]   --->   Operation 26 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i3 %lut16_V_load_1 to i4" [biconv.cc:18]   --->   Operation 27 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.74ns)   --->   "%add0_V = add i4 %zext_ln215, %zext_ln215_16" [biconv.cc:18]   --->   Operation 28 'add' 'add0_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [biconv.cc:19]   --->   Operation 29 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i3 %lut16_V_load_2 to i4" [biconv.cc:19]   --->   Operation 30 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [biconv.cc:19]   --->   Operation 31 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i3 %lut16_V_load_3 to i4" [biconv.cc:19]   --->   Operation 32 'zext' 'zext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.74ns)   --->   "%add1_V = add i4 %zext_ln215_17, %zext_ln215_18" [biconv.cc:19]   --->   Operation 33 'add' 'add1_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.86>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str281) nounwind" [biconv.cc:13]   --->   Operation 34 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V = sext i4 %add0_V to i5" [biconv.cc:21]   --->   Operation 35 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%rhs_V = sext i4 %add1_V to i5" [biconv.cc:21]   --->   Operation 36 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.86ns)   --->   "%ret_V = add nsw i5 %lhs_V, %rhs_V" [biconv.cc:21]   --->   Operation 37 'add' 'ret_V' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "ret i5 %ret_V" [biconv.cc:23]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.79ns
The critical path consists of the following:
	wire read on port 'w_V' (biconv.cc:14) [6]  (0 ns)
	'xor' operation ('xor_ln769', biconv.cc:14) [8]  (0 ns)
	'xor' operation ('r.V', biconv.cc:14) [9]  (0.441 ns)
	'getelementptr' operation ('lut16_V_addr', biconv.cc:18) [14]  (0 ns)
	'load' operation ('lut16_V_load', biconv.cc:18) on array 'lut16_V' [15]  (1.35 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	'load' operation ('lut16_V_load', biconv.cc:18) on array 'lut16_V' [15]  (1.35 ns)
	'add' operation ('add0.V', biconv.cc:18) [20]  (0.746 ns)

 <State 3>: 0.868ns
The critical path consists of the following:
	'add' operation ('ret.V', biconv.cc:21) [34]  (0.868 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
