INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
