
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="namratam" />
<meta name="CreateDate" content="2023-09-01" />
<meta name="CreateTime" content="1693555270" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the features of Spectre Classic Simulator, Spectre APS, Spectre X, Spectre XPS, Spectre FMC analysis, and Legato reliability solution." />
<meta name="DocTitle" content="Spectre Classic Simulator, Spectre APS, Spectre X, Spectre XPS, Spectre FMC Analysis, and Legato Reliability Solution User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="spectreuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-01" />
<meta name="ModifiedTime" content="1693555270" />
<meta name="NextFile" content="preface.html" />
<meta name="Order" content="1" />
<meta name="Group" content="Spectre Simulator" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Spectre" />
<meta name="Product" content="Spectre" />
<meta name="ProductFamily" content="Spectre" />
<meta name="ProductVersion" content="23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre Classic Simulator, Spectre APS, Spectre X, Spectre XPS, Spectre FMC Analysis, and Legato Reliability Solution User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="23.1" />
<meta name="SpaceKey" content="spectreuser231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="spectreuserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="spectreuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Spectre Classic Simulator, Spectre APS, Spectre X, Spectre XPS, Spectre FMC Analysis, and Legato Reliability Solution User Guide<br />Product Version 23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-1268206"></a><a href="preface.html#pgfId-740166">Preface</a></h2>
<p> <a id="pgfId-1268208"></a><a href="preface.html#pgfId-738732">Licensing</a></p>
<dd> <a id="pgfId-1268210"></a><a href="preface.html#pgfId-748342">License Requirement for Spectre FMC</a></dd>
<dd> <a id="pgfId-1268212"></a><a href="preface.html#pgfId-741525">Legato Reliability Solution License</a></dd>
<dd> <a id="pgfId-1268214"></a><a href="preface.html#pgfId-733133">License Checkout Order</a></dd>
<dd> <a id="pgfId-1268216"></a><a href="preface.html#pgfId-733402">Using License Queuing </a></dd>
<dd> <a id="pgfId-1268218"></a><a href="preface.html#pgfId-731541">Suspending and Resuming Licenses</a></dd>
<p> <a id="pgfId-1268220"></a><a href="preface.html#pgfId-725745">Related Documents for Spectre</a></p>
<p> <a id="pgfId-1268222"></a><a href="preface.html#pgfId-725685">Third Party Tools</a></p>
<p> <a id="pgfId-1268224"></a><a href="preface.html#pgfId-724362">Typographic and Syntax Conventions</a></p>
<p> <a id="pgfId-1268226"></a><a href="preface.html#pgfId-740022">References</a></p>
<h2> <a href="chap1.html#pgfId-1033873">1</a></h2>
<h2> <a id="pgfId-1268230"></a><a href="chap1.html#pgfId-1033875">Introducing the Spectre Circuit Simulator</a></h2>
<p> <a id="pgfId-1268232"></a><a href="chap1.html#pgfId-1014268">Spectre Usability Features and Customer Service</a></p>
<p> <a id="pgfId-1268234"></a><a href="chap1.html#pgfId-1058152">Variation Analysis</a></p>
<p> <a id="pgfId-1268236"></a><a href="chap1.html#pgfId-1040821">Supported Features</a></p>
<p> <a id="pgfId-1268238"></a><a href="chap1.html#pgfId-1056177">Analog HDL</a></p>
<p> <a id="pgfId-1268240"></a><a href="chap1.html#pgfId-1056306">AHDL Linter</a></p>
<p> <a id="pgfId-1268242"></a><a href="chap1.html#pgfId-1056351">RF Capabilities</a></p>
<h2> <a href="chap2.html#pgfId-86588">2</a></h2>
<h2> <a id="pgfId-1268246"></a><a href="chap2.html#pgfId-86579">Getting Started with the Spectre Circuit Simulator</a></h2>
<p> <a id="pgfId-1268248"></a><a href="chap2.html#pgfId-400309">Using the Example and Displaying Results</a></p>
<p> <a id="pgfId-1268250"></a><a href="chap2.html#pgfId-391601">Sample Schematic</a></p>
<p> <a id="pgfId-1268252"></a><a href="chap2.html#pgfId-390709">Sample Netlist</a></p>
<dd> <a id="pgfId-1268254"></a><a href="chap2.html#pgfId-135683">Elements of a Spectre Netlist</a></dd>
<p> <a id="pgfId-1268256"></a><a href="chap2.html#pgfId-86615">Instructions for a Spectre Simulation Run</a></p>
<dd> <a id="pgfId-1268258"></a><a href="chap2.html#pgfId-400427">Following Simulation Progress</a></dd>
<dd> <a id="pgfId-1268260"></a><a href="chap2.html#pgfId-89022">Screen Printout</a></dd>
<p> <a id="pgfId-1268262"></a><a href="chap2.html#pgfId-400525">Viewing Your Output</a></p>
<dd> <a id="pgfId-1268264"></a><a href="chap2.html#pgfId-87637">Starting Virtuoso Visualization and Analysis XL</a></dd>
<dd> <a id="pgfId-1268266"></a><a href="chap2.html#pgfId-395406">Plotting Signals</a></dd>
<dd> <a id="pgfId-1268268"></a><a href="chap2.html#pgfId-399661">Changing the Trace Color</a></dd>
<dd> <a id="pgfId-1268270"></a><a href="chap2.html#pgfId-110298">Learning More about Virtuoso Visualization and Analysis XL</a></dd>
<h2> <a href="spectreaps.html#pgfId-1033873">3</a></h2>
<h2> <a id="pgfId-1268274"></a><a href="spectreaps.html#pgfId-1033875">The Spectre APS Circuit Simulator</a></h2>
<p> <a id="pgfId-1268276"></a><a href="spectreaps.html#pgfId-1023094">Starting Spectre APS Simulations</a></p>
<p> <a id="pgfId-1268278"></a><a href="spectreaps.html#pgfId-1033363">Getting More Performance from Spectre APS Simulation</a></p>
<p> <a id="pgfId-1268280"></a><a href="spectreaps.html#pgfId-1021084">Specifying Multithreading Options</a></p>
<p> <a id="pgfId-1268282"></a><a href="spectreaps.html#pgfId-1029092">Simulation Diagnostics</a></p>
<p> <a id="pgfId-1268284"></a><a href="spectreaps.html#pgfId-1031631">Spectre Mixed-Signal Design Simulation</a></p>
<dd> <a id="pgfId-1268286"></a><a href="spectreaps.html#pgfId-1031634">Starting an Spectre MS Simulation Run</a></dd>
<dd> <a id="pgfId-1268288"></a><a href="spectreaps.html#pgfId-1031642">Adjusting MS Speed and Accuracy</a></dd>
<dd> <a id="pgfId-1268290"></a><a href="spectreaps.html#pgfId-1031647">Digital Partitioning and Virtual Power Nodes</a></dd>
<dd> <a id="pgfId-1268292"></a><a href="spectreaps.html#pgfId-1031696">Spectre MS DC Operating Point Calculation</a></dd>
<dd> <a id="pgfId-1268294"></a><a href="spectreaps.html#pgfId-1040041">Spectre MS Current Accuracy</a></dd>
<dd> <a id="pgfId-1268296"></a><a href="spectreaps.html#pgfId-1031700">Handling Macro Device Models</a></dd>
<dd> <a id="pgfId-1268298"></a><a href="spectreaps.html#pgfId-1038424">Spectre MS Postlayout Simulation</a></dd>
<dd> <a id="pgfId-1268300"></a><a href="spectreaps.html#pgfId-1035403">Spectre MS Partitioning Report</a></dd>
<h2> <a href="spectrexps.html#pgfId-1065082">4</a></h2>
<h2> <a id="pgfId-1268304"></a><a href="spectrexps.html#pgfId-1065083">The Spectre XPS Circuit Simulator</a></h2>
<p> <a id="pgfId-1268306"></a><a href="spectrexps.html#pgfId-1073982">Starting Spectre XPS Simulation Run</a></p>
<p> <a id="pgfId-1268308"></a><a href="spectrexps.html#pgfId-1074077">Reviewing the Log File</a></p>
<dd> <a id="pgfId-1268310"></a><a href="spectrexps.html#pgfId-1074087">Spectre XPS cktpreset Mode Information</a></dd>
<dd> <a id="pgfId-1268312"></a><a href="spectrexps.html#pgfId-1074093">File Reading and Parsing Related Information</a></dd>
<dd> <a id="pgfId-1268314"></a><a href="spectrexps.html#pgfId-1074105">Output and IC/Nodeset Related Information</a></dd>
<dd> <a id="pgfId-1268316"></a><a href="spectrexps.html#pgfId-1074132">Options to Control Warning/Error Messages in Spectre XPS</a></dd>
<dd> <a id="pgfId-1268318"></a><a href="spectrexps.html#pgfId-1074159">Transient Simulation Information</a></dd>
<p> <a id="pgfId-1268320"></a><a href="spectrexps.html#pgfId-1074179">Output Files</a></p>
<dd> <a id="pgfId-1268322"></a><a href="spectrexps.html#pgfId-1074434">Using the Command-Line Option -outdir</a></dd>
<dd> <a id="pgfId-1268324"></a><a href="spectrexps.html#pgfId-1074625">Using the Command-Line Option -outname</a></dd>
<p> <a id="pgfId-1268326"></a><a href="spectrexps.html#pgfId-1074031">Multithreading Support</a></p>
<p> <a id="pgfId-1268328"></a><a href="spectrexps.html#pgfId-1073243">Spectre XPS Options</a></p>
<dd> <a id="pgfId-1268330"></a><a href="spectrexps.html#pgfId-1076166">Options Related to Circuit Partitioning</a></dd>
<dd> <a id="pgfId-1268332"></a><a href="spectrexps.html#pgfId-1076184">Options Related to RC</a></dd>
<dd> <a id="pgfId-1268334"></a><a href="spectrexps.html#pgfId-1076225">Options Related to Models</a></dd>
<dd> <a id="pgfId-1268336"></a><a href="spectrexps.html#pgfId-1076270">Option Related to SRAM Bitcell</a></dd>
<dd> <a id="pgfId-1268338"></a><a href="spectrexps.html#pgfId-1076271">Options to Control Error Tolerance</a></dd>
<dd> <a id="pgfId-1268340"></a><a href="spectrexps.html#pgfId-1076293">Option to Report DC Non-Convergence</a></dd>
<dd> <a id="pgfId-1268342"></a><a href="spectrexps.html#pgfId-1076339">Options to Control Waveform and Output</a></dd>
<p> <a id="pgfId-1268344"></a><a href="spectrexps.html#pgfId-1076001">Post-layout simulation</a></p>
<p> <a id="pgfId-1268346"></a><a href="spectrexps.html#pgfId-1077273">Spectre XPS SRAM Simulation</a></p>
<dd> <a id="pgfId-1268348"></a><a href="spectrexps.html#pgfId-1077429">XPS SRAM Timing Simulation</a></dd>
<dd> <a id="pgfId-1268350"></a><a href="spectrexps.html#pgfId-1077438">XPS SRAM Power Simulation</a></dd>
<dd> <a id="pgfId-1268352"></a><a href="spectrexps.html#pgfId-1077444">XPS SRAM Postlayout Simulation</a></dd>
<dd> <a id="pgfId-1268354"></a><a href="spectrexps.html#pgfId-1077452">XPS SRAM Leakage Current Simulation</a></dd>
<dd> <a id="pgfId-1268356"></a><a href="spectrexps.html#pgfId-1077475">Handling SRAM Designs at Advanced Technology Nodes</a></dd>
<p> <a id="pgfId-1268358"></a><a href="spectrexps.html#pgfId-1077481">Spectre XPS DRAM Simulation</a></p>
<dd> <a id="pgfId-1268360"></a><a href="spectrexps.html#pgfId-1077619">Spectre XPS DRAM Postlayout Simulation</a></dd>
<dd> <a id="pgfId-1268362"></a><a href="spectrexps.html#pgfId-1077628">Starting an XPS DRAM Simulation Run</a></dd>
<dd> <a id="pgfId-1268364"></a><a href="spectrexps.html#pgfId-1077637">Overall Accuracy/Performance Tuning Strategy in Spectre XPS</a></dd>
<dd> <a id="pgfId-1268366"></a><a href="spectrexps.html#pgfId-1077776">High Accuracy Mode</a></dd>
<dd> <a id="pgfId-1268368"></a><a href="spectrexps.html#pgfId-1077791">Function Verification Mode</a></dd>
<dd> <a id="pgfId-1268370"></a><a href="spectrexps.html#pgfId-1077801">Accuracy for Analog Block in DRAM Simulation</a></dd>
<p> <a id="pgfId-1268372"></a><a href="spectrexps.html#pgfId-1077266">Spectre XPS Flash Simulation</a></p>
<dd> <a id="pgfId-1268374"></a><a href="spectrexps.html#pgfId-1078278">Adjusting Speed and Accuracy of Spectre XPS Flash Memory Simulation</a></dd>
<dd> <a id="pgfId-1268376"></a><a href="spectrexps.html#pgfId-1078292">Starting a Spectre XPS Flash Memory Simulation</a></dd>
<dd> <a id="pgfId-1268378"></a><a href="spectrexps.html#pgfId-1078300">Flash Memory Postlayout Simulation</a></dd>
<h2> <a href="spectrex.html#pgfId-1065082">5</a></h2>
<h2> <a id="pgfId-1268382"></a><a href="spectrex.html#pgfId-1065083">The Spectre X Circuit Simulator</a></h2>
<p> <a id="pgfId-1268384"></a><a href="spectrex.html#pgfId-1095194">License Requirements for Spectre X</a></p>
<p> <a id="pgfId-1268386"></a><a href="spectrex.html#pgfId-1087325">Using the Spectre X +preset Option</a></p>
<dd> <a id="pgfId-1268388"></a><a href="spectrex.html#pgfId-1097625">Dynamically Changing Parameters in Spectre X</a></dd>
<p> <a id="pgfId-1268390"></a><a href="spectrex.html#pgfId-1087925">Migrating from Spectre APS</a></p>
<p> <a id="pgfId-1268392"></a><a href="spectrex.html#pgfId-1087374">Using the Spectre X +xdp Option</a></p>
<p> <a id="pgfId-1268394"></a><a href="spectrex.html#pgfId-1093495">Using GPU with Spectre X</a></p>
<dd> <a id="pgfId-1268396"></a><a href="spectrex.html#pgfId-1094258">License Requirements for GPU</a></dd>
<dd> <a id="pgfId-1268398"></a><a href="spectrex.html#pgfId-1094448">Use Model</a></dd>
<h2> <a href="spectreFMC.html#pgfId-1065082">6</a></h2>
<h2> <a id="pgfId-1268402"></a><a href="spectreFMC.html#pgfId-1065083">Spectre FMC Analysis</a></h2>
<dd> <a id="pgfId-1268404"></a><a href="spectreFMC.html#pgfId-1097585">Technology and Overview</a></dd>
<dd> <a id="pgfId-1268406"></a><a href="spectreFMC.html#pgfId-1097594">Use Model and Applications</a></dd>
<dd> <a id="pgfId-1268408"></a><a href="spectreFMC.html#pgfId-1097742">Setup to Enhance the Performance of a Fast Monte Carlo Simulation</a></dd>
<dd> <a id="pgfId-1268410"></a><a href="spectreFMC.html#pgfId-1097788">Post-Process Fast Monte Carlo Data</a></dd>
<h2> <a href="chap3.html#pgfId-531507">7</a></h2>
<h2> <a id="pgfId-1268414"></a><a href="chap3.html#pgfId-635359">SPICE Compatibility</a></h2>
<p> <a id="pgfId-1268416"></a><a href="chap3.html#pgfId-641521">Support for SPICE Netlists</a></p>
<p> <a id="pgfId-1268418"></a><a href="chap3.html#pgfId-644391">Simulation Flow Compatible Options</a></p>
<dd> <a id="pgfId-1268420"></a><a href="chap3.html#pgfId-644470">Options to Specify the Output Format</a></dd>
<dd> <a id="pgfId-1268422"></a><a href="chap3.html#pgfId-644485">Options to Specify the Hierarchy Delimiter</a></dd>
<dd> <a id="pgfId-1268424"></a><a href="chap3.html#pgfId-644500">Options to Control Duplicated Subcircuits, Measures, Instances, and Parameters</a></dd>
<dd> <a id="pgfId-1268426"></a><a href="chap3.html#pgfId-644550">Option to not Save the Waveform</a></dd>
<dd> <a id="pgfId-1268428"></a><a href="chap3.html#pgfId-644553">Option to Enable or Disable the Safe Operation Area (SOA) Check</a></dd>
<p> <a id="pgfId-1268430"></a><a href="chap3.html#pgfId-642757">PSpice Netlist and Device Model Support</a></p>
<h2> <a href="chap4.html#pgfId-88010">8</a></h2>
<h2> <a id="pgfId-1268434"></a><a href="chap4.html#pgfId-178050">Spectre Netlists</a></h2>
<p> <a id="pgfId-1268436"></a><a href="chap4.html#pgfId-167674">Netlist Statements</a></p>
<dd> <a id="pgfId-1268438"></a><a href="chap4.html#pgfId-164079">Netlist Conventions</a></dd>
<dd> <a id="pgfId-1268440"></a><a href="chap4.html#pgfId-163766">Basic Syntax Rules</a></dd>
<dd> <a id="pgfId-1268442"></a><a href="chap4.html#pgfId-164699">Spectre Language Modes</a></dd>
<dd> <a id="pgfId-1268444"></a><a href="chap4.html#pgfId-101755">Creating Component and Node Names</a></dd>
<dd> <a id="pgfId-1268446"></a><a href="chap4.html#pgfId-175776">Escaping Special Characters in Names</a></dd>
<dd> <a id="pgfId-1268448"></a><a href="chap4.html#pgfId-174125">Duplicate Specification of Parameters</a></dd>
<p> <a id="pgfId-1268450"></a><a href="chap4.html#pgfId-88039">Instance Statements</a></p>
<dd> <a id="pgfId-1268452"></a><a href="chap4.html#pgfId-89562">Formatting the Instance Statement</a></dd>
<dd> <a id="pgfId-1268454"></a><a href="chap4.html#pgfId-89575">Examples of Instance Statements</a></dd>
<dd> <a id="pgfId-1268456"></a><a href="chap4.html#pgfId-167168">Basic Instance Statement Rules</a></dd>
<dd> <a id="pgfId-1268458"></a><a href="chap4.html#pgfId-164805">Identical Components or Subcircuits in Parallel</a></dd>
<p> <a id="pgfId-1268460"></a><a href="chap4.html#pgfId-154698">Analysis Statements</a></p>
<dd> <a id="pgfId-1268462"></a><a href="chap4.html#pgfId-154727">Basic Formatting of Analysis Statements</a></dd>
<dd> <a id="pgfId-1268464"></a><a href="chap4.html#pgfId-154738">Examples of Analysis Statements</a></dd>
<dd> <a id="pgfId-1268466"></a><a href="chap4.html#pgfId-170854">Basic Analysis Rules</a></dd>
<p> <a id="pgfId-1268468"></a><a href="chap4.html#pgfId-154839">Control Statements</a></p>
<dd> <a id="pgfId-1268470"></a><a href="chap4.html#pgfId-154843">Formatting the Control Statement</a></dd>
<dd> <a id="pgfId-1268472"></a><a href="chap4.html#pgfId-154845">Examples of Control Statements</a></dd>
<p> <a id="pgfId-1268474"></a><a href="chap4.html#pgfId-88267">Model Statements</a></p>
<dd> <a id="pgfId-1268476"></a><a href="chap4.html#pgfId-175422">Formatting the model Statement</a></dd>
<dd> <a id="pgfId-1268478"></a><a href="chap4.html#pgfId-178306">Creating a Model Alias</a></dd>
<dd> <a id="pgfId-1268480"></a><a href="chap4.html#pgfId-174249">Creating an alias for a Subcircuit</a></dd>
<dd> <a id="pgfId-1268482"></a><a href="chap4.html#pgfId-174299">Examples of model Statements</a></dd>
<dd> <a id="pgfId-1268484"></a><a href="chap4.html#pgfId-174145">Using analogmodel for Model Passing (analogmodel)</a></dd>
<dd> <a id="pgfId-1268486"></a><a href="chap4.html#pgfId-174141">Basic model Statement Rules</a></dd>
<p> <a id="pgfId-1268488"></a><a href="chap4.html#pgfId-173978">Input Data from Multiple Files</a></p>
<dd> <a id="pgfId-1268490"></a><a href="chap4.html#pgfId-172509">Syntax for Including Files</a></dd>
<dd> <a id="pgfId-1268492"></a><a href="chap4.html#pgfId-177060">Formatting the include Statement</a></dd>
<dd> <a id="pgfId-1268494"></a><a href="chap4.html#pgfId-153786">Rules for Using the include Statement</a></dd>
<dd> <a id="pgfId-1268496"></a><a href="chap4.html#pgfId-89799">Example of include Statement Use</a></dd>
<dd> <a id="pgfId-1268498"></a><a href="chap4.html#pgfId-164521">Reading Piecewise Linear (PWL) Vector Values from a File</a></dd>
<dd> <a id="pgfId-1268500"></a><a href="chap4.html#pgfId-163922">Using Library Statements</a></dd>
<p> <a id="pgfId-1268502"></a><a href="chap4.html#pgfId-177435">Structural Verilog</a></p>
<p> <a id="pgfId-1268504"></a><a href="chap4.html#pgfId-161075">Multidisciplinary Modeling</a></p>
<dd> <a id="pgfId-1268506"></a><a href="chap4.html#pgfId-161079">Setting Tolerances with the quantity Statement</a></dd>
<p> <a id="pgfId-1268508"></a><a href="chap4.html#pgfId-159117">Inherited Connections</a></p>
<h2> <a href="chap5.html#pgfId-1611">9</a></h2>
<h2> <a id="pgfId-1268512"></a><a href="chap5.html#pgfId-195448">Parameter Specification and Modeling Features</a></h2>
<p> <a id="pgfId-1268514"></a><a href="chap5.html#pgfId-195595">Instance (Component or Analysis) Parameters</a></p>
<dd> <a id="pgfId-1268516"></a><a href="chap5.html#pgfId-257602">Types of Parameter Values</a></dd>
<dd> <a id="pgfId-1268518"></a><a href="chap5.html#pgfId-186248">Parameter Dimension</a></dd>
<dd> <a id="pgfId-1268520"></a><a href="chap5.html#pgfId-186259">Parameter Ranges</a></dd>
<dd> <a id="pgfId-1268522"></a><a href="chap5.html#pgfId-186265">Help on Parameters</a></dd>
<dd> <a id="pgfId-1268524"></a><a href="chap5.html#pgfId-186286">Scaling Numerical Literals</a></dd>
<p> <a id="pgfId-1268526"></a><a href="chap5.html#pgfId-191839">Parameters Statement</a></p>
<dd> <a id="pgfId-1268528"></a><a href="chap5.html#pgfId-191844">Circuit and Subcircuit Parameters</a></dd>
<dd> <a id="pgfId-1268530"></a><a href="chap5.html#pgfId-191854">Parameter Declaration</a></dd>
<dd> <a id="pgfId-1268532"></a><a href="chap5.html#pgfId-191856">Parameter Inheritance</a></dd>
<dd> <a id="pgfId-1268534"></a><a href="chap5.html#pgfId-191863">Parameter Referencing</a></dd>
<dd> <a id="pgfId-1268536"></a><a href="chap5.html#pgfId-191865">Altering/Sweeping Parameters</a></dd>
<p> <a id="pgfId-1268538"></a><a href="chap5.html#pgfId-186444">Expressions</a></p>
<dd> <a id="pgfId-1268540"></a><a href="chap5.html#pgfId-204659">Behavioral Expressions </a></dd>
<dd> <a id="pgfId-1268542"></a><a href="chap5.html#pgfId-260993">Built-in Constants</a></dd>
<dd> <a id="pgfId-1268544"></a><a href="chap5.html#pgfId-199347">User-Defined Functions</a></dd>
<dd> <a id="pgfId-1268546"></a><a href="chap5.html#pgfId-186943">Predefined Netlist Parameters</a></dd>
<p> <a id="pgfId-1268548"></a><a href="chap5.html#pgfId-187149">Subcircuits</a></p>
<dd> <a id="pgfId-1268550"></a><a href="chap5.html#pgfId-187152">Formatting Subcircuit Definitions</a></dd>
<dd> <a id="pgfId-1268552"></a><a href="chap5.html#pgfId-187183">A Subcircuit Definition Example</a></dd>
<dd> <a id="pgfId-1268554"></a><a href="chap5.html#pgfId-187187">Subcircuit Example</a></dd>
<dd> <a id="pgfId-1268556"></a><a href="chap5.html#pgfId-187204">Rules to Remember</a></dd>
<dd> <a id="pgfId-1268558"></a><a href="chap5.html#pgfId-187217">Calling Subcircuits</a></dd>
<dd> <a id="pgfId-1268560"></a><a href="chap5.html#pgfId-187243">Modifying Subcircuit Parameter Values</a></dd>
<dd> <a id="pgfId-1268562"></a><a href="chap5.html#pgfId-187283">Checking for Invalid Parameter Values</a></dd>
<dd> <a id="pgfId-1268564"></a><a href="chap5.html#pgfId-262089">Enabling/Disabling Noise in Subcircuits</a></dd>
<dd> <a id="pgfId-1268566"></a><a href="chap5.html#pgfId-263479">Conditional Subcircuits</a></dd>
<p> <a id="pgfId-1268568"></a><a href="chap5.html#pgfId-187312">Inline Subcircuits</a></p>
<dd> <a id="pgfId-1268570"></a><a href="chap5.html#pgfId-187324">Modeling Parasitics</a></dd>
<dd> <a id="pgfId-1268572"></a><a href="chap5.html#pgfId-187367">Parameterized Models</a></dd>
<dd> <a id="pgfId-1268574"></a><a href="chap5.html#pgfId-194928">Inline Subcircuits Containing Only Inline model Statements</a></dd>
<dd> <a id="pgfId-1268576"></a><a href="chap5.html#pgfId-190523">Process Modeling Using Inline Subcircuits</a></dd>
<p> <a id="pgfId-1268578"></a><a href="chap5.html#pgfId-268923">Component Model</a></p>
<p> <a id="pgfId-1268580"></a><a href="chap5.html#pgfId-260390">Binning</a></p>
<dd> <a id="pgfId-1268582"></a><a href="chap5.html#pgfId-259487">Auto Model Selection</a></dd>
<dd> <a id="pgfId-1268584"></a><a href="chap5.html#pgfId-190581">Conditional Instances</a></dd>
<p> <a id="pgfId-1268586"></a><a href="chap5.html#pgfId-194297">Scaling Physical Dimensions of Components and Device Model Technology</a></p>
<p> <a id="pgfId-1268588"></a><a href="chap5.html#pgfId-256709">Multi-Technology Simulation </a></p>
<dd> <a id="pgfId-1268590"></a><a href="chap5.html#pgfId-262907">Specifying cmin</a></dd>
<h2> <a href="chap6.html#pgfId-1611">10</a></h2>
<h2> <a id="pgfId-1268594"></a><a href="chap6.html#pgfId-195448">Modeling for Signal Integrity</a></h2>
<p> <a id="pgfId-1268596"></a><a href="chap6.html#pgfId-258050">N-Port Modeling</a></p>
<dd> <a id="pgfId-1268598"></a><a href="chap6.html#pgfId-256740">N-Port Example</a></dd>
<dd> <a id="pgfId-1268600"></a><a href="chap6.html#pgfId-256847">Creating an S-Parameter File Automatically</a></dd>
<dd> <a id="pgfId-1268602"></a><a href="chap6.html#pgfId-256854">Creating an S, Y, or Z-Parameter File Manually</a></dd>
<dd> <a id="pgfId-1268604"></a><a href="chap6.html#pgfId-256874">Reading the S, Y or Z-Parameter File</a></dd>
<dd> <a id="pgfId-1268606"></a><a href="chap6.html#pgfId-257446">Improving the Modeling Capability of the N-Port</a></dd>
<dd> <a id="pgfId-1268608"></a><a href="chap6.html#pgfId-259987">S-Parameter File Format Translator</a></dd>
<dd> <a id="pgfId-1268610"></a><a href="chap6.html#pgfId-257917">Standard Scattering Parameter Modeling and Mixed-Mode Scattering Parameter Modeling</a></dd>
<p> <a id="pgfId-1268612"></a><a href="chap6.html#pgfId-258721">Transmission Line Modeling</a></p>
<dd> <a id="pgfId-1268614"></a><a href="chap6.html#pgfId-257930">Constant RLGC Matrices</a></dd>
<dd> <a id="pgfId-1268616"></a><a href="chap6.html#pgfId-257952">Frequency-Dependent RLGC Data</a></dd>
<dd> <a id="pgfId-1268618"></a><a href="chap6.html#pgfId-257963">2-D Field Solver Geometry and Material Information</a></dd>
<dd> <a id="pgfId-1268620"></a><a href="chap6.html#pgfId-258016">S-Parameter Data</a></dd>
<dd> <a id="pgfId-1268622"></a><a href="chap6.html#pgfId-258594">TLINE Parameters</a></dd>
<p> <a id="pgfId-1268624"></a><a href="chap6.html#pgfId-258115">Input/Output Buffer Modeling Using IBIS</a></p>
<dd> <a id="pgfId-1268626"></a><a href="chap6.html#pgfId-258121">IBIS Translator Model</a></dd>
<dd> <a id="pgfId-1268628"></a><a href="chap6.html#pgfId-258131">Example of an IBIS Component Subcircuit</a></dd>
<h2> <a href="chap7.html#pgfId-122208">11</a></h2>
<h2> <a id="pgfId-1268632"></a><a href="chap7.html#pgfId-846075">Analyses</a></h2>
<p> <a id="pgfId-1268634"></a><a href="chap7.html#pgfId-122201">Types of Analyses</a></p>
<p> <a id="pgfId-1268636"></a><a href="chap7.html#pgfId-123098">Analysis Parameters</a></p>
<dd> <a id="pgfId-1268638"></a><a href="chap7.html#pgfId-870883">Specifying Parameter Defaults in a File</a></dd>
<p> <a id="pgfId-1268640"></a><a href="chap7.html#pgfId-871295">Probes in Analyses</a></p>
<p> <a id="pgfId-1268642"></a><a href="chap7.html#pgfId-840890">Multiple Analyses</a></p>
<p> <a id="pgfId-1268644"></a><a href="chap7.html#pgfId-840926">Multiple Analyses in a Subcircuit</a></p>
<dd> <a id="pgfId-1268646"></a><a href="chap7.html#pgfId-840931">Example</a></dd>
<p> <a id="pgfId-1268648"></a><a href="chap7.html#pgfId-840865">DC Analysis</a></p>
<dd> <a id="pgfId-1268650"></a><a href="chap7.html#pgfId-857301">Selecting a Continuation Method</a></dd>
<dd> <a id="pgfId-1268652"></a><a href="chap7.html#pgfId-868559">Enabling Fast DC Simulation</a></dd>
<p> <a id="pgfId-1268654"></a><a href="chap7.html#pgfId-840866">AC Analysis</a></p>
<p> <a id="pgfId-1268656"></a><a href="chap7.html#pgfId-877287">S-Parameter Analysis</a></p>
<p> <a id="pgfId-1268658"></a><a href="chap7.html#pgfId-877821">Transient Analysis</a></p>
<dd> <a id="pgfId-1268660"></a><a href="chap7.html#pgfId-841125">Sweeping Parameters During Transient Analysis</a></dd>
<dd> <a id="pgfId-1268662"></a><a href="chap7.html#pgfId-856055">Balancing Accuracy and Speed</a></dd>
<dd> <a id="pgfId-1268664"></a><a href="chap7.html#pgfId-852965">The errpreset Parameter</a></dd>
<dd> <a id="pgfId-1268666"></a><a href="chap7.html#pgfId-841239">Setting the Integration Method</a></dd>
<dd> <a id="pgfId-1268668"></a><a href="chap7.html#pgfId-841310">Improving Transient Analysis Convergence</a></dd>
<dd> <a id="pgfId-1268670"></a><a href="chap7.html#pgfId-841318">Controlling the Amount of Output Data</a></dd>
<dd> <a id="pgfId-1268672"></a><a href="chap7.html#pgfId-840867">Calculating Transient Noise</a></dd>
<dd> <a id="pgfId-1268674"></a><a href="chap7.html#pgfId-857253">Performing Small-Signal Analyses during a Transient Analysis</a></dd>
<dd> <a id="pgfId-1268676"></a><a href="chap7.html#pgfId-1009583">Performing DCMatch Analysis during a Transient Analysis</a></dd>
<dd> <a id="pgfId-1268678"></a><a href="chap7.html#pgfId-862907">Generating EMIR Output During Transient Analysis</a></dd>
<dd> <a id="pgfId-1268680"></a><a href="chap7.html#pgfId-885296">Performing Event-Triggered Analysis During Transient Analysis</a></dd>
<p> <a id="pgfId-1268682"></a><a href="chap7.html#pgfId-906099">Fault Analysis</a></p>
<dd> <a id="pgfId-1268684"></a><a href="chap7.html#pgfId-956405">Analog Test Overview</a></dd>
<dd> <a id="pgfId-1268686"></a><a href="chap7.html#pgfId-956411">Application of Fault Analysis</a></dd>
<dd> <a id="pgfId-1268688"></a><a href="chap7.html#pgfId-956429">Fault Analysis Technology</a></dd>
<dd> <a id="pgfId-1268690"></a><a href="chap7.html#pgfId-956439">Fault List</a></dd>
<dd> <a id="pgfId-1268692"></a><a href="chap7.html#pgfId-956540">Creating a Fault List</a></dd>
<dd> <a id="pgfId-1268694"></a><a href="chap7.html#pgfId-1073217">Layout-Based Fault Generation</a></dd>
<dd> <a id="pgfId-1268696"></a><a href="chap7.html#pgfId-1129169">Use Model of faultlayer</a></dd>
<dd> <a id="pgfId-1268698"></a><a href="chap7.html#pgfId-1075432">Use Model Examples of a Layout-Based Fault Simulation</a></dd>
<dd> <a id="pgfId-1268700"></a><a href="chap7.html#pgfId-1126852">Fault Universe Details Saved from Fault Generation</a></dd>
<p> <a id="pgfId-1268702"></a><a href="chap7.html#pgfId-1129316">Fault Generation Based on Circuit Activity Analysis</a></p>
<dd> <a id="pgfId-1268704"></a><a href="chap7.html#pgfId-1073391">Fault Generation for Design Hierarchy Extraction</a></dd>
<dd> <a id="pgfId-1268706"></a><a href="chap7.html#pgfId-956512">Fault Selection and Sampling</a></dd>
<dd> <a id="pgfId-1268708"></a><a href="chap7.html#pgfId-975391">Weighted Random Sampling</a></dd>
<dd> <a id="pgfId-1268710"></a><a href="chap7.html#pgfId-975790">Uniform Random Sampling</a></dd>
<dd> <a id="pgfId-1268712"></a><a href="chap7.html#pgfId-983008">Weighted Sorted Sampling</a></dd>
<dd> <a id="pgfId-1268714"></a><a href="chap7.html#pgfId-983092">Confidence Interval Sampling</a></dd>
<dd> <a id="pgfId-1268716"></a><a href="chap7.html#pgfId-1080628">Benchmark Test of Fault Sampling, Simulation, and Confidence Interval Estimation</a></dd>
<dd> <a id="pgfId-1268718"></a><a href="chap7.html#pgfId-974719">Defect Detection Using Weighted Likelihood</a></dd>
<dd> <a id="pgfId-1268720"></a><a href="chap7.html#pgfId-975024">Fault Sampling Output and Confidence Interval Calculation</a></dd>
<dd> <a id="pgfId-1268722"></a><a href="chap7.html#pgfId-1127143">Applying Fault Weighting and Sampling in Fault Simulation</a></dd>
<dd> <a id="pgfId-1268724"></a><a href="chap7.html#pgfId-956567">Assert Checking</a></dd>
<dd> <a id="pgfId-1268726"></a><a href="chap7.html#pgfId-956657">Enabling Asserts for Fault Simulation</a></dd>
<dd> <a id="pgfId-1268728"></a><a href="chap7.html#pgfId-964270">Verilog-A Asserts</a></dd>
<dd> <a id="pgfId-1268730"></a><a href="chap7.html#pgfId-956660">Defining Fault Times</a></dd>
<dd> <a id="pgfId-1268732"></a><a href="chap7.html#pgfId-992107">Specifying Event-Triggered Fault Times</a></dd>
<dd> <a id="pgfId-1268734"></a><a href="chap7.html#pgfId-956680">Stopping Fault Simulation Automatically</a></dd>
<dd> <a id="pgfId-1268736"></a><a href="chap7.html#pgfId-956704">Files Generated for Fault Simulation</a></dd>
<dd> <a id="pgfId-1268738"></a><a href="chap7.html#pgfId-979660">Fault Table File</a></dd>
<dd> <a id="pgfId-1268740"></a><a href="chap7.html#pgfId-979689">Assert Violation Database</a></dd>
<p> <a id="pgfId-1268742"></a><a href="chap7.html#pgfId-956720">Spectre Direct Fault Analysis</a></p>
<dd> <a id="pgfId-1268744"></a><a href="chap7.html#pgfId-956952">Spectre Transient Fault Analysis</a></dd>
<dd> <a id="pgfId-1268746"></a><a href="chap7.html#pgfId-1036668">spectre_ddmrpt Command-Line Options</a></dd>
<dd> <a id="pgfId-1268748"></a><a href="chap7.html#pgfId-1069351">spectre_fsrpt Command-Line Options</a></dd>
<p> <a id="pgfId-1268750"></a><a href="chap7.html#pgfId-855666">Pole Zero Analysis</a></p>
<dd> <a id="pgfId-1268752"></a><a href="chap7.html#pgfId-849491">Syntax</a></dd>
<dd> <a id="pgfId-1268754"></a><a href="chap7.html#pgfId-850121">Example 1</a></dd>
<dd> <a id="pgfId-1268756"></a><a href="chap7.html#pgfId-850233">Example 2</a></dd>
<dd> <a id="pgfId-1268758"></a><a href="chap7.html#pgfId-855092">Example 3</a></dd>
<dd> <a id="pgfId-1268760"></a><a href="chap7.html#pgfId-850331">Example 4</a></dd>
<dd> <a id="pgfId-1268762"></a><a href="chap7.html#pgfId-850308">Output Log File</a></dd>
<p> <a id="pgfId-1268764"></a><a href="chap7.html#pgfId-879076">Loopfinder Analysis</a></p>
<dd> <a id="pgfId-1268766"></a><a href="chap7.html#pgfId-879159">Syntax</a></dd>
<dd> <a id="pgfId-1268768"></a><a href="chap7.html#pgfId-879489">Output of the Loopfinder Analysis</a></dd>
<p> <a id="pgfId-1268770"></a><a href="chap7.html#pgfId-879595">Other Analyses (sens, fourier, dcmatch, and stb)</a></p>
<dd> <a id="pgfId-1268772"></a><a href="chap7.html#pgfId-840869">Sensitivity Analysis</a></dd>
<dd> <a id="pgfId-1268774"></a><a href="chap7.html#pgfId-841404">Fourier Analysis </a></dd>
<dd> <a id="pgfId-1268776"></a><a href="chap7.html#pgfId-843697">DC Match Analysis</a></dd>
<dd> <a id="pgfId-1268778"></a><a href="chap7.html#pgfId-874012">ACMatch Analysis</a></dd>
<dd> <a id="pgfId-1268780"></a><a href="chap7.html#pgfId-874007">Stability Analysis</a></dd>
<p> <a id="pgfId-1268782"></a><a href="chap7.html#pgfId-841521">Sweep Analysis</a></p>
<p> <a id="pgfId-1268784"></a><a href="chap7.html#pgfId-831396">Monte Carlo Analysis</a></p>
<p> <a id="pgfId-1268786"></a><a href="chap7.html#pgfId-872772">Spectre Reliability Analysis</a></p>
<dd> <a id="pgfId-1268788"></a><a href="chap7.html#pgfId-860149">Reliability Simulation Block</a></dd>
<dd> <a id="pgfId-1268790"></a><a href="chap7.html#pgfId-1084226">Reliability Analysis with Spectre X Distributed Simulation</a></dd>
<dd> <a id="pgfId-1268792"></a><a href="chap7.html#pgfId-864148">Reliability Control Statements Reference</a></dd>
<dd> <a id="pgfId-1268794"></a><a href="chap7.html#pgfId-860275">accuracy ( *relxpert: .accuracy )</a></dd>
<dd> <a id="pgfId-1268796"></a><a href="chap7.html#pgfId-860292">age ( *relxpert: .age )</a></dd>
<dd> <a id="pgfId-1268798"></a><a href="chap7.html#pgfId-860310">agelevel_only ( *relxpert: .agelevel_only )</a></dd>
<dd> <a id="pgfId-1268800"></a><a href="chap7.html#pgfId-874541">aging_analysis_name</a></dd>
<dd> <a id="pgfId-1268802"></a><a href="chap7.html#pgfId-873038">check_neg_aging (*relxpert: .check_neg_aging)</a></dd>
<dd> <a id="pgfId-1268804"></a><a href="chap7.html#pgfId-881468">degradation_check (*relxpert: .degradation_check)</a></dd>
<dd> <a id="pgfId-1268806"></a><a href="chap7.html#pgfId-882239">degradation_check_exception (*relxpert: .degradation_check_exception)</a></dd>
<dd> <a id="pgfId-1268808"></a><a href="chap7.html#pgfId-882354">degradation_check_output (*relxpert: .degradation_check_output)</a></dd>
<dd> <a id="pgfId-1268810"></a><a href="chap7.html#pgfId-860335">degsort (*relxpert: .degsort)</a></dd>
<dd> <a id="pgfId-1268812"></a><a href="chap7.html#pgfId-872830">deg_ratio (*relxpert: .deg_ratio)</a></dd>
<dd> <a id="pgfId-1268814"></a><a href="chap7.html#pgfId-860356">deltad ( *relxpert: .deltad )</a></dd>
<dd> <a id="pgfId-1268816"></a><a href="chap7.html#pgfId-865529">dumpagemodel (*relxpert: .dumpagemodel)</a></dd>
<dd> <a id="pgfId-1268818"></a><a href="chap7.html#pgfId-1034291">enable_bias_runaway (*relxpert .enable_bias_runaway)</a></dd>
<dd> <a id="pgfId-1268820"></a><a href="chap7.html#pgfId-866111">enable_negative_age (*relxpert .enable_negative_age)</a></dd>
<dd> <a id="pgfId-1268822"></a><a href="chap7.html#pgfId-881155">enable_tmi_uri</a></dd>
<dd> <a id="pgfId-1268824"></a><a href="chap7.html#pgfId-863240">gradual_aging_agepoint (*relxpert: .agepoint)</a></dd>
<dd> <a id="pgfId-1268826"></a><a href="chap7.html#pgfId-863230">gradual_aging_agestep (*relxpert: .agestep)</a></dd>
<dd> <a id="pgfId-1268828"></a><a href="chap7.html#pgfId-863555">idmethod ( *relxpert: .idmethod )</a></dd>
<dd> <a id="pgfId-1268830"></a><a href="chap7.html#pgfId-860410">igatemethod (*relxpert: .igatemethod)</a></dd>
<dd> <a id="pgfId-1268832"></a><a href="chap7.html#pgfId-860434">isubmethod (*relxpert: .isubmethod)</a></dd>
<dd> <a id="pgfId-1268834"></a><a href="chap7.html#pgfId-873462">macrodevice (*relxpert: .macrodevice)</a></dd>
<dd> <a id="pgfId-1268836"></a><a href="chap7.html#pgfId-860457">maskdev ( *relxpert: .maskdev )</a></dd>
<dd> <a id="pgfId-1268838"></a><a href="chap7.html#pgfId-860492">minage ( *relxpert: .minage )</a></dd>
<dd> <a id="pgfId-1268840"></a><a href="chap7.html#pgfId-860508">opmethod  (*relxpert: .opmethod )</a></dd>
<dd> <a id="pgfId-1268842"></a><a href="chap7.html#pgfId-881839">output_inst_param (*relxpert: .output_inst_param)</a></dd>
<dd> <a id="pgfId-1268844"></a><a href="chap7.html#pgfId-892156">output_she_power (*relxpert: .output_she_power)</a></dd>
<dd> <a id="pgfId-1268846"></a><a href="chap7.html#pgfId-869216">reset_analysis_param</a></dd>
<dd> <a id="pgfId-1268848"></a><a href="chap7.html#pgfId-878059">output_device_degrad ( *relxpert: .output_device_degrad )</a></dd>
<dd> <a id="pgfId-1268850"></a><a href="chap7.html#pgfId-952920">output_subckt_degrad</a></dd>
<dd> <a id="pgfId-1268852"></a><a href="chap7.html#pgfId-968831">preset (*relxpert: .preset)</a></dd>
<dd> <a id="pgfId-1268854"></a><a href="chap7.html#pgfId-891863">rel_mode (*relxpert: .rel_mode)</a></dd>
<dd> <a id="pgfId-1268856"></a><a href="chap7.html#pgfId-866435">relx_tran ( *relxpert: .relx_tran )</a></dd>
<dd> <a id="pgfId-1268858"></a><a href="chap7.html#pgfId-860549">report_model_param  (*relxpert: .report_model_param )</a></dd>
<dd> <a id="pgfId-1268860"></a><a href="chap7.html#pgfId-868865">simmode</a></dd>
<dd> <a id="pgfId-1268862"></a><a href="chap7.html#pgfId-873242">tmi_aging_mode (*relxpert: .tmi_aging_mode)</a></dd>
<dd> <a id="pgfId-1268864"></a><a href="chap7.html#pgfId-873889">tmi_she_mindtemp (*relxpert: .tmi_she_mindtemp)</a></dd>
<dd> <a id="pgfId-1268866"></a><a href="chap7.html#pgfId-866045">uri_lib ( *relxpert: .uri_lib )</a></dd>
<dd> <a id="pgfId-1268868"></a><a href="chap7.html#pgfId-952099">vdsmethod</a></dd>
<dd> <a id="pgfId-1268870"></a><a href="chap7.html#pgfId-904939">Aging Monte Carlo Analysis</a></dd>
<dd> <a id="pgfId-1268872"></a><a href="chap7.html#pgfId-860599">User-Defined Reliability Models</a></dd>
<dd> <a id="pgfId-1268874"></a><a href="chap7.html#pgfId-867091">Measuring the Reliability Analysis</a></dd>
<p> <a id="pgfId-1268876"></a><a href="chap7.html#pgfId-1015868">Thermal Nodes</a></p>
<dd> <a id="pgfId-1268878"></a><a href="chap7.html#pgfId-1016536">External Thermal Node</a></dd>
<dd> <a id="pgfId-1268880"></a><a href="chap7.html#pgfId-1016295">Internal Thermal Node</a></dd>
<p> <a id="pgfId-1268882"></a><a href="chap7.html#pgfId-894410">SpectreThermal Analysis</a></p>
<dd> <a id="pgfId-1268884"></a><a href="chap7.html#pgfId-895265">Spectre Thermal Analysis Technology, Product, and Flow Overview</a></dd>
<dd> <a id="pgfId-1268886"></a><a href="chap7.html#pgfId-899701">Thermal Control Files</a></dd>
<dd> <a id="pgfId-1268888"></a><a href="chap7.html#pgfId-970402">Trench Structure Support</a></dd>
<dd> <a id="pgfId-1268890"></a><a href="chap7.html#pgfId-1010100">Cauer and Foster Model Support in Package File</a></dd>
<dd> <a id="pgfId-1268892"></a><a href="chap7.html#pgfId-901517">Getting Started with Spectre Thermal Analysis</a></dd>
<dd> <a id="pgfId-1268894"></a><a href="chap7.html#pgfId-903733">Generating the Thermal Analysis Database and Plotting the Results</a></dd>
<h2> <a href="chap8.html#pgfId-122208">12</a></h2>
<h2> <a id="pgfId-1268898"></a><a href="chap8.html#pgfId-863390">Control Statements</a></h2>
<p> <a id="pgfId-1268900"></a><a href="chap8.html#pgfId-836130">The alter and altergroup Statements</a></p>
<dd> <a id="pgfId-1268902"></a><a href="chap8.html#pgfId-836146">Changing Parameter Values for Components</a></dd>
<dd> <a id="pgfId-1268904"></a><a href="chap8.html#pgfId-836157">Changing Parameter Values for Models</a></dd>
<dd> <a id="pgfId-1268906"></a><a href="chap8.html#pgfId-836161">Further Examples of Changing Component Parameter Values</a></dd>
<dd> <a id="pgfId-1268908"></a><a href="chap8.html#pgfId-836169">Changing Parameter Values for Circuits</a></dd>
<p> <a id="pgfId-1268910"></a><a href="chap8.html#pgfId-845414">The ic and nodeset Statements</a></p>
<dd> <a id="pgfId-1268912"></a><a href="chap8.html#pgfId-837144">Setting Initial Conditions for All Transient Analyses</a></dd>
<dd> <a id="pgfId-1268914"></a><a href="chap8.html#pgfId-837205">Supplying Solution Estimates to Increase Speed</a></dd>
<dd> <a id="pgfId-1268916"></a><a href="chap8.html#pgfId-837221">Specifying State Information for Individual Analyses</a></dd>
<p> <a id="pgfId-1268918"></a><a href="chap8.html#pgfId-863862">The info Statement</a></p>
<dd> <a id="pgfId-1268920"></a><a href="chap8.html#pgfId-841277">Specifying the Parameters You Want to Save</a></dd>
<dd> <a id="pgfId-1268922"></a><a href="chap8.html#pgfId-836414">Specifying the Output Destination</a></dd>
<dd> <a id="pgfId-1268924"></a><a href="chap8.html#pgfId-836419">Examples of the info Statement</a></dd>
<dd> <a id="pgfId-1268926"></a><a href="chap8.html#pgfId-838992">Printing the Node Capacitance Table</a></dd>
<dd> <a id="pgfId-1268928"></a><a href="chap8.html#pgfId-877307">Printing the Capacitance Values of Nets</a></dd>
<dd> <a id="pgfId-1268930"></a><a href="chap8.html#pgfId-875410">Printing the Terminal Capacitance Values of MOSFETs</a></dd>
<p> <a id="pgfId-1268932"></a><a href="chap8.html#pgfId-863246">The options Statement</a></p>
<dd> <a id="pgfId-1268934"></a><a href="chap8.html#pgfId-836918">options Statement Format</a></dd>
<dd> <a id="pgfId-1268936"></a><a href="chap8.html#pgfId-836925">options Statement Example</a></dd>
<dd> <a id="pgfId-1268938"></a><a href="chap8.html#pgfId-859574">Performing Parasitic Reduction</a></dd>
<dd> <a id="pgfId-1268940"></a><a href="chap8.html#pgfId-836929">Setting Tolerances</a></dd>
<dd> <a id="pgfId-1268942"></a><a href="chap8.html#pgfId-857867">Specifying Hierarchical Delimiters</a></dd>
<dd> <a id="pgfId-1268944"></a><a href="chap8.html#pgfId-836939">Additional options Statement Settings You Might Need to Adjust</a></dd>
<dd> <a id="pgfId-1268946"></a><a href="chap8.html#pgfId-857282">Simulation Config file Support</a></dd>
<dd> <a id="pgfId-1268948"></a><a href="chap8.html#pgfId-859082">Computing the Constant Current</a></dd>
<dd> <a id="pgfId-1268950"></a><a href="chap8.html#pgfId-869077">Computing the Drain Saturation Voltage Based on Output Conductance</a></dd>
<p> <a id="pgfId-1268952"></a><a href="chap8.html#pgfId-857271">The paramset Statement</a></p>
<p> <a id="pgfId-1268954"></a><a href="chap8.html#pgfId-838518">The save Statement</a></p>
<dd> <a id="pgfId-1268956"></a><a href="chap8.html#pgfId-838022">Saving Signals for Individual Nodes and Components</a></dd>
<dd> <a id="pgfId-1268958"></a><a href="chap8.html#pgfId-838281">Saving Groups of Signals</a></dd>
<dd> <a id="pgfId-1268960"></a><a href="chap8.html#pgfId-851098">Using Wildcards in the Save Statement</a></dd>
<p> <a id="pgfId-1268962"></a><a href="chap8.html#pgfId-852316">The print Statement</a></p>
<dd> <a id="pgfId-1268964"></a><a href="chap8.html#pgfId-852412">Examples</a></dd>
<p> <a id="pgfId-1268966"></a><a href="chap8.html#pgfId-851480">The set Statement</a></p>
<p> <a id="pgfId-1268968"></a><a href="chap8.html#pgfId-837015">The shell Statement</a></p>
<p> <a id="pgfId-1268970"></a><a href="chap8.html#pgfId-838636">The statistics Statement</a></p>
<h2> <a href="chap9.html#pgfId-813595">13</a></h2>
<h2> <a id="pgfId-1268974"></a><a href="chap9.html#pgfId-813596">Specifying Output Options</a></h2>
<p> <a id="pgfId-1268976"></a><a href="chap9.html#pgfId-813602">Signals as Output</a></p>
<dd> <a id="pgfId-1268978"></a><a href="chap9.html#pgfId-839101">Saving all AHDL Variables</a></dd>
<p> <a id="pgfId-1268980"></a><a href="chap9.html#pgfId-813649">Listing Parameter Values as Output</a></p>
<dd> <a id="pgfId-1268982"></a><a href="chap9.html#pgfId-814894">Specifying the Parameters You Want to Save</a></dd>
<dd> <a id="pgfId-1268984"></a><a href="chap9.html#pgfId-813707">Specifying the Output Destination</a></dd>
<dd> <a id="pgfId-1268986"></a><a href="chap9.html#pgfId-815015">Examples of the info Statement</a></dd>
<p> <a id="pgfId-1268988"></a><a href="chap9.html#pgfId-813665">Preparing Output for Viewing</a></p>
<dd> <a id="pgfId-1268990"></a><a href="chap9.html#pgfId-815030">Output Formats Supported by the Spectre Simulator</a></dd>
<dd> <a id="pgfId-1268992"></a><a href="chap9.html#pgfId-815047">Defining Output File Formats</a></dd>
<p> <a id="pgfId-1268994"></a><a href="chap9.html#pgfId-813668">Accessing Output Files</a></p>
<dd> <a id="pgfId-1268996"></a><a href="chap9.html#pgfId-815120">How the Spectre Simulator Creates Names for Output Directories and Files</a></dd>
<dd> <a id="pgfId-1268998"></a><a href="chap9.html#pgfId-840528">Filenames for SPICE Input Files</a></dd>
<dd> <a id="pgfId-1269000"></a><a href="chap9.html#pgfId-815384">Specifying Your Own Names for Directories</a></dd>
<h2> <a href="chap10.html#pgfId-438906">14</a></h2>
<h2> <a id="pgfId-1269004"></a><a href="chap10.html#pgfId-438907">Running a Simulation</a></h2>
<p> <a id="pgfId-1269006"></a><a href="chap10.html#pgfId-452904">Running Spectre in 64-Bit</a></p>
<p> <a id="pgfId-1269008"></a><a href="chap10.html#pgfId-452898">Starting Simulations</a></p>
<dd> <a id="pgfId-1269010"></a><a href="chap10.html#pgfId-439228">Specifying Simulation Options</a></dd>
<dd> <a id="pgfId-1269012"></a><a href="chap10.html#pgfId-453861">Using License Queuing</a></dd>
<dd> <a id="pgfId-1269014"></a><a href="chap10.html#pgfId-455475">Suspending a Simulation Automatically When Disk Space is Low</a></dd>
<dd> <a id="pgfId-1269016"></a><a href="chap10.html#pgfId-455512">Suspending and Resuming Licenses</a></dd>
<dd> <a id="pgfId-1269018"></a><a href="chap10.html#pgfId-452827">Determining Whether a Simulation Was Successful</a></dd>
<p> <a id="pgfId-1269020"></a><a href="chap10.html#pgfId-453167">Checking Simulation Status</a></p>
<p> <a id="pgfId-1269022"></a><a href="chap10.html#pgfId-438931">Interrupting a Simulation</a></p>
<p> <a id="pgfId-1269024"></a><a href="chap10.html#pgfId-438947">Recovering from Transient Analysis Terminations</a></p>
<dd> <a id="pgfId-1269026"></a><a href="chap10.html#pgfId-453493">Creating Saved State Files</a></dd>
<dd> <a id="pgfId-1269028"></a><a href="chap10.html#pgfId-453496">Creating checkpoint Files</a></dd>
<dd> <a id="pgfId-1269030"></a><a href="chap10.html#pgfId-439344">Creating Recovery Files from the Command Line</a></dd>
<dd> <a id="pgfId-1269032"></a><a href="chap10.html#pgfId-439369">Setting Recovery File Specifications for a Single Analysis</a></dd>
<dd> <a id="pgfId-1269034"></a><a href="chap10.html#pgfId-439398">Restarting a Transient Analysis</a></dd>
<dd> <a id="pgfId-1269036"></a><a href="chap10.html#pgfId-453759">Output Directory after Recovery</a></dd>
<p> <a id="pgfId-1269038"></a><a href="chap10.html#pgfId-453286">Controlling Command Line Defaults</a></p>
<dd> <a id="pgfId-1269040"></a><a href="chap10.html#pgfId-439413">Examining the Spectre Simulator Defaults</a></dd>
<dd> <a id="pgfId-1269042"></a><a href="chap10.html#pgfId-441714">Setting Your Own Defaults</a></dd>
<dd> <a id="pgfId-1269044"></a><a href="chap10.html#pgfId-439443">References for Additional Information about Specific Defaults</a></dd>
<dd> <a id="pgfId-1269046"></a><a href="chap10.html#pgfId-455702">Overriding Defaults</a></dd>
<h2> <a href="chap11.html#pgfId-457829">15</a></h2>
<h2> <a id="pgfId-1269050"></a><a href="chap11.html#pgfId-470138">AHDL Linter Checks</a></h2>
<p> <a id="pgfId-1269052"></a><a href="chap11.html#pgfId-471227">About the AHDL Linter Feature</a></p>
<p> <a id="pgfId-1269054"></a><a href="chap11.html#pgfId-470320">Using the AHDL Linter Feature</a></p>
<p> <a id="pgfId-1269056"></a><a href="chap11.html#pgfId-471598">Identifying AHDL Linter Messages</a></p>
<dd> <a id="pgfId-1269058"></a><a href="chap11.html#pgfId-471620">Static AHDL Linter Message</a></dd>
<dd> <a id="pgfId-1269060"></a><a href="chap11.html#pgfId-471714">Dynamic AHDL Linter Message</a></dd>
<p> <a id="pgfId-1269062"></a><a href="chap11.html#pgfId-471601">Filtering AHDL Linter Messages</a></p>
<p> <a id="pgfId-1269064"></a><a href="chap11.html#pgfId-471166">Using the ahdlhelp Utility</a></p>
<h2> <a href="chap12.html#pgfId-457829">16</a></h2>
<h2> <a id="pgfId-1269068"></a><a href="chap12.html#pgfId-457831">Device and Circuit Checks</a></h2>
<p> <a id="pgfId-1269070"></a><a href="chap12.html#pgfId-467315">Device Checks</a></p>
<dd> <a id="pgfId-1269072"></a><a href="chap12.html#pgfId-468086">The assert Statement</a></dd>
<dd> <a id="pgfId-1269074"></a><a href="chap12.html#pgfId-467652">The check Statement</a></dd>
<dd> <a id="pgfId-1269076"></a><a href="chap12.html#pgfId-467718">The checklimit Statement </a></dd>
<dd> <a id="pgfId-1269078"></a><a href="chap12.html#pgfId-564113">Global Options</a></dd>
<p> <a id="pgfId-1269080"></a><a href="chap12.html#pgfId-467336">Circuit Checks</a></p>
<dd> <a id="pgfId-1269082"></a><a href="chap12.html#pgfId-468879">Circuit Check Scoping</a></dd>
<dd> <a id="pgfId-1269084"></a><a href="chap12.html#pgfId-469117">Specifying the Output Format for the Checker Violation Report</a></dd>
<dd> <a id="pgfId-1269086"></a><a href="chap12.html#pgfId-486298">Circuit Check SpiceVision PRO Integration</a></dd>
<dd> <a id="pgfId-1269088"></a><a href="chap12.html#pgfId-506407">MonteCarlo Sweep and Alter Support in Dynamic Checks</a></dd>
<dd> <a id="pgfId-1269090"></a><a href="chap12.html#pgfId-519677">Changing Default Value of Parameters</a></dd>
<dd> <a id="pgfId-1269092"></a><a href="chap12.html#pgfId-499282">Circuit Check Syntax</a></dd>
<dd> <a id="pgfId-1269094"></a><a href="chap12.html#pgfId-458515">Dynamic Checks</a></dd>
<dd> <a id="pgfId-1269096"></a><a href="chap12.html#pgfId-463008">Static Checks</a></dd>
<dd> <a id="pgfId-1269098"></a><a href="chap12.html#pgfId-563126">Static Stack Count</a></dd>
<dd> <a id="pgfId-1269100"></a><a href="chap12.html#pgfId-506915">Workshop</a></dd>
<h2> <a href="chap13.html#pgfId-438906">17</a></h2>
<h2> <a id="pgfId-1269104"></a><a href="chap13.html#pgfId-438907">Postlayout Simulation</a></h2>
<p> <a id="pgfId-1269106"></a><a href="chap13.html#pgfId-511678">Performance Improvement</a></p>
<p> <a id="pgfId-1269108"></a><a href="chap13.html#pgfId-462553">EMIR Analysis</a></p>
<dd> <a id="pgfId-1269110"></a><a href="chap13.html#pgfId-462577">Spectre EMIR Technology, Product, and Flow Overview</a></dd>
<dd> <a id="pgfId-1269112"></a><a href="chap13.html#pgfId-486276">Getting Started with Spectre EMIR Analysis</a></dd>
<dd> <a id="pgfId-1269114"></a><a href="chap13.html#pgfId-504946">Establishing an Accuracy Reference and Correlating EMIR Accuracy</a></dd>
<dd> <a id="pgfId-1269116"></a><a href="chap13.html#pgfId-489928">Optimizing EMIR Analysis for Accuracy and Performance</a></dd>
<dd> <a id="pgfId-1269118"></a><a href="chap13.html#pgfId-494729">Power Gate Support</a></dd>
<dd> <a id="pgfId-1269120"></a><a href="chap13.html#pgfId-494777">Handling the Complexity of DSPF/SPEF files</a></dd>
<dd> <a id="pgfId-1269122"></a><a href="chap13.html#pgfId-494937">Advanced Analyses</a></dd>
<dd> <a id="pgfId-1269124"></a><a href="chap13.html#pgfId-495279">Advanced EMIR Features</a></dd>
<dd> <a id="pgfId-1269126"></a><a href="chap13.html#pgfId-520397">Event Triggered EMIR Analysis</a></dd>
<dd> <a id="pgfId-1269128"></a><a href="chap13.html#pgfId-495339">Other Features</a></dd>
<p> <a id="pgfId-1269130"></a><a href="chap13.html#pgfId-548296">Spectre EMIR Analysis Using Voltus-XFi</a></p>
<dd> <a id="pgfId-1269132"></a><a href="chap13.html#pgfId-548418">Simplified Use Model for the Iteration Method</a></dd>
<dd> <a id="pgfId-1269134"></a><a href="chap13.html#pgfId-548463">Enhanced Distribution of EMIR Analysis</a></dd>
<p> <a id="pgfId-1269136"></a><a href="chap13.html#pgfId-457901">Parasitic Backannotation of DSPF/SPEF/DPF Files</a></p>
<dd> <a id="pgfId-1269138"></a><a href="chap13.html#pgfId-457923">Postlayout Simulation Methodologies</a></dd>
<dd> <a id="pgfId-1269140"></a><a href="chap13.html#pgfId-457961">Parasitic Backannotation - Concept</a></dd>
<dd> <a id="pgfId-1269142"></a><a href="chap13.html#pgfId-496128">Control Options for Parasitic Backannotation Flow</a></dd>
<dd> <a id="pgfId-1269144"></a><a href="chap13.html#pgfId-500552">Parasitic Backannotation Report</a></dd>
<dd> <a id="pgfId-1269146"></a><a href="chap13.html#pgfId-500626">Some Common Error and Warning Messages Related to Parasitic Backannotation</a></dd>
<h2> <a href="chap14.html#pgfId-1032955">18</a></h2>
<h2> <a id="pgfId-1269150"></a><a href="chap14.html#pgfId-1033512">Encryption</a></h2>
<p> <a id="pgfId-1269152"></a><a href="chap14.html#pgfId-1038912">New key for Encryption</a></p>
<p> <a id="pgfId-1269154"></a><a href="chap14.html#pgfId-1034532">Encrypting a Netlist</a></p>
<dd> <a id="pgfId-1269156"></a><a href="chap14.html#pgfId-1037159">What You can Encrypt</a></dd>
<p> <a id="pgfId-1269158"></a><a href="chap14.html#pgfId-1036942">Encrypted Information During Simulation</a></p>
<dd> <a id="pgfId-1269160"></a><a href="chap14.html#pgfId-1036592">Protected Device</a></dd>
<dd> <a id="pgfId-1269162"></a><a href="chap14.html#pgfId-1037791">Protected Node</a></dd>
<dd> <a id="pgfId-1269164"></a><a href="chap14.html#pgfId-1036678">Protected Global and Netlist Parameters</a></dd>
<dd> <a id="pgfId-1269166"></a><a href="chap14.html#pgfId-1036683">Protected Subcircuit Parameters</a></dd>
<dd> <a id="pgfId-1269168"></a><a href="chap14.html#pgfId-1036723">Protected Model Parameters</a></dd>
<dd> <a id="pgfId-1269170"></a><a href="chap14.html#pgfId-1036738">Multiple Name Spaces</a></dd>
<dd> <a id="pgfId-1269172"></a><a href="chap14.html#pgfId-1037825">Displaying Messages Generated From an Encrypted Block</a></dd>
<h2> <a href="chap15.html#pgfId-517257">19</a></h2>
<h2> <a id="pgfId-1269176"></a><a href="chap15.html#pgfId-517258">Time-Saving Techniques</a></h2>
<p> <a id="pgfId-1269178"></a><a href="chap15.html#pgfId-510920">Specifying Efficient Starting Points</a></p>
<p> <a id="pgfId-1269180"></a><a href="chap15.html#pgfId-512196">Reducing the Number of Simulation Runs</a></p>
<p> <a id="pgfId-1269182"></a><a href="chap15.html#pgfId-510919">Adjusting Speed and Accuracy</a></p>
<p> <a id="pgfId-1269184"></a><a href="chap15.html#pgfId-512178">Saving Time by Starting Analyses from Previous Solutions</a></p>
<p> <a id="pgfId-1269186"></a><a href="chap15.html#pgfId-510916">Saving Time by Specifying State Information</a></p>
<dd> <a id="pgfId-1269188"></a><a href="chap15.html#pgfId-511190">Setting Initial Conditions for All Transient Analyses</a></dd>
<dd> <a id="pgfId-1269190"></a><a href="chap15.html#pgfId-511251">Supplying Solution Estimates to Increase Speed</a></dd>
<dd> <a id="pgfId-1269192"></a><a href="chap15.html#pgfId-514725">Specifying State Information for Individual Analyses</a></dd>
<p> <a id="pgfId-1269194"></a><a href="chap15.html#pgfId-512243">Saving Time by Modifying Parameters during a Simulation</a></p>
<dd> <a id="pgfId-1269196"></a><a href="chap15.html#pgfId-512254">Changing Circuit or Component Parameter Values</a></dd>
<dd> <a id="pgfId-1269198"></a><a href="chap15.html#pgfId-550018">Modifying Initial Settings of the State of the Simulator</a></dd>
<p> <a id="pgfId-1269200"></a><a href="chap15.html#pgfId-512233">Saving Time by Selecting a Continuation Method</a></p>
<h2> <a href="chap16.html#pgfId-1000022">20</a></h2>
<h2> <a id="pgfId-1269204"></a><a href="chap16.html#pgfId-1000025">Managing Files</a></h2>
<p> <a id="pgfId-1269206"></a><a href="chap16.html#pgfId-1002080">About Spectre Filename Specification</a></p>
<p> <a id="pgfId-1269208"></a><a href="chap16.html#pgfId-427200">Creating Filenames That Help You Manage Data</a></p>
<dd> <a id="pgfId-1269210"></a><a href="chap16.html#pgfId-427206">Creating Filenames by Modifying Input Filenames</a></dd>
<dd> <a id="pgfId-1269212"></a><a href="chap16.html#pgfId-427212">Description of Spectre Predefined Percent Codes</a></dd>
<dd> <a id="pgfId-1269214"></a><a href="chap16.html#pgfId-998282">Customizing Percent Codes</a></dd>
<dd> <a id="pgfId-1269216"></a><a href="chap16.html#pgfId-427252">Creating Filenames from Parts of Input Filenames</a></dd>
<h2> <a href="chap17.html#pgfId-273422">21</a></h2>
<h2> <a id="pgfId-1269220"></a><a href="chap17.html#pgfId-273423">Identifying Problems and Troubleshooting</a></h2>
<p> <a id="pgfId-1269222"></a><a href="chap17.html#pgfId-262406">Error Conditions</a></p>
<dd> <a id="pgfId-1269224"></a><a href="chap17.html#pgfId-299223">Invalid Parameter Values That Terminate the Program</a></dd>
<dd> <a id="pgfId-1269226"></a><a href="chap17.html#pgfId-261238">Singular Matrices</a></dd>
<dd> <a id="pgfId-1269228"></a><a href="chap17.html#pgfId-261255">Internal Error Messages</a></dd>
<dd> <a id="pgfId-1269230"></a><a href="chap17.html#pgfId-297144">Time Is Not Strictly Increasing</a></dd>
<p> <a id="pgfId-1269232"></a><a href="chap17.html#pgfId-269806">Spectre Warning Messages</a></p>
<dd> <a id="pgfId-1269234"></a><a href="chap17.html#pgfId-261266">P-N Junction Warning Messages</a></dd>
<dd> <a id="pgfId-1269236"></a><a href="chap17.html#pgfId-261356">Tolerances Might Be Set Too Tight</a></dd>
<dd> <a id="pgfId-1269238"></a><a href="chap17.html#pgfId-261377">Parameter Is Unusually Large or Small</a></dd>
<dd> <a id="pgfId-1269240"></a><a href="chap17.html#pgfId-261402">gmin Is Large Enough to Noticeably Affect the DC Solution</a></dd>
<dd> <a id="pgfId-1269242"></a><a href="chap17.html#pgfId-295955">Minimum Timestep Used</a></dd>
<dd> <a id="pgfId-1269244"></a><a href="chap17.html#pgfId-296732">Syntax Errors</a></dd>
<dd> <a id="pgfId-1269246"></a><a href="chap17.html#pgfId-296766">Topology Messages</a></dd>
<dd> <a id="pgfId-1269248"></a><a href="chap17.html#pgfId-296793">Model Parameter Values Clamped</a></dd>
<dd> <a id="pgfId-1269250"></a><a href="chap17.html#pgfId-296818">Invalid Parameter Warnings</a></dd>
<dd> <a id="pgfId-1269252"></a><a href="chap17.html#pgfId-296848">Redefine Primitives Messages</a></dd>
<dd> <a id="pgfId-1269254"></a><a href="chap17.html#pgfId-297523">Initial Condition Messages</a></dd>
<dd> <a id="pgfId-1269256"></a><a href="chap17.html#pgfId-263872">Output Messages</a></dd>
<dd> <a id="pgfId-1269258"></a><a href="chap17.html#pgfId-300513">Log File Messages</a></dd>
<p> <a id="pgfId-1269260"></a><a href="chap17.html#pgfId-300608">Customizing Error and Warning Messages</a></p>
<dd> <a id="pgfId-1269262"></a><a href="chap17.html#pgfId-261487">Selecting Limits for Parameter Value Warning Messages</a></dd>
<dd> <a id="pgfId-1269264"></a><a href="chap17.html#pgfId-276808">Selecting Limits for Operating Region Warnings</a></dd>
<dd> <a id="pgfId-1269266"></a><a href="chap17.html#pgfId-261783">Range Checking on Subcircuit Parameters</a></dd>
<dd> <a id="pgfId-1269268"></a><a href="chap17.html#pgfId-274282">Formatting the paramtest Component</a></dd>
<p> <a id="pgfId-1269270"></a><a href="chap17.html#pgfId-260780">Controlling Program-Generated Messages</a></p>
<dd> <a id="pgfId-1269272"></a><a href="chap17.html#pgfId-272135">Specifying Log File Options</a></dd>
<p> <a id="pgfId-1269274"></a><a href="chap17.html#pgfId-260899">Correcting Convergence Problems</a></p>
<dd> <a id="pgfId-1269276"></a><a href="chap17.html#pgfId-261913">Correcting DC Convergence Problems</a></dd>
<dd> <a id="pgfId-1269278"></a><a href="chap17.html#pgfId-261924">Correcting Transient Analysis Convergence Problems</a></dd>
<p> <a id="pgfId-1269280"></a><a href="chap17.html#pgfId-271450">Correcting Accuracy Problems</a></p>
<dd> <a id="pgfId-1269282"></a><a href="chap17.html#pgfId-271573">Suggestions for Improving DC Analysis Accuracy</a></dd>
<dd> <a id="pgfId-1269284"></a><a href="chap17.html#pgfId-271608">Suggestions for Improving Transient Analysis Accuracy</a></dd>
<p> <a id="pgfId-1269286"></a><a href="chap17.html#pgfId-300719">Packaging a Test Case for Shipment to Cadence</a></p>
<dd> <a id="pgfId-1269288"></a><a href="chap17.html#pgfId-300729">Example</a></dd>
<h2> <a href="appA.html#pgfId-1008781">A</a></h2>
<h2> <a id="pgfId-1269292"></a><a href="appA.html#pgfId-1011663">Example Circuits</a></h2>
<p> <a id="pgfId-1269294"></a><a href="appA.html#pgfId-1014302">Notes on the BSIM3v3 Model</a></p>
<p> <a id="pgfId-1269296"></a><a href="appA.html#pgfId-1014317">Spectre Syntax</a></p>
<p> <a id="pgfId-1269298"></a><a href="appA.html#pgfId-1014333">SPICE BSIM 3v3 Model</a></p>
<p> <a id="pgfId-1269300"></a><a href="appA.html#pgfId-1014371">Spectre BSIM 3v3 Model</a></p>
<p> <a id="pgfId-1269302"></a><a href="appA.html#pgfId-1014610">Ring Oscillator Spectre Deck for Inverter Ring with No Fanouts (inverter_ring.sp)</a></p>
<p> <a id="pgfId-1269304"></a><a href="appA.html#pgfId-1014587">Ring Oscillator Spectre Deck for Two-Input NAND Ring with No Fanouts (nand2_ring.sp)</a></p>
<p> <a id="pgfId-1269306"></a><a href="appA.html#pgfId-1014409">Ring Oscillator Spectre Deck for Three-Input NAND Ring with No Fanouts (nand3_ring.sp)</a></p>
<p> <a id="pgfId-1269308"></a><a href="appA.html#pgfId-1014801">Ring Oscillator Spectre Deck for Two-Input NOR Ring with No Fanouts (nor2_ring.sp)</a></p>
<p> <a id="pgfId-1269310"></a><a href="appA.html#pgfId-1014242">Ring Oscillator Spectre Deck for Three-Input NOR Ring with No Fanouts (nor3_ring.sp)</a></p>
<p> <a id="pgfId-1269312"></a><a href="appA.html#pgfId-1015009">Opamp Circuit (opamp.cir)</a></p>
<p> <a id="pgfId-1269314"></a><a href="appA.html#pgfId-1015045">Opamp Circuit 2 (opamp1.cir)</a></p>
<p> <a id="pgfId-1269316"></a><a href="appA.html#pgfId-1015061">Original Open-Loop Opamp (openloop.sp)</a></p>
<p> <a id="pgfId-1269318"></a><a href="appA.html#pgfId-1015095">Modified Open-Loop Opamp (openloop1.sp)</a></p>
<p> <a id="pgfId-1269320"></a><a href="appA.html#pgfId-1015128">Example Model Directory (q35d4h5.modsp)</a></p>
<h2> <a href="appB.html#pgfId-1032955">B</a></h2>
<h2> <a id="pgfId-1269324"></a><a href="appB.html#pgfId-1035811">Using Compiled-Model Interface</a></h2>
<p> <a id="pgfId-1269326"></a><a href="appB.html#pgfId-1035812">Installing Compiled-Model Interface (CMI)</a></p>
<p> <a id="pgfId-1269328"></a><a href="appB.html#pgfId-1035814">Configuration File</a></p>
<p> <a id="pgfId-1269330"></a><a href="appB.html#pgfId-1035479">Configuration File Format</a></p>
<p> <a id="pgfId-1269332"></a><a href="appB.html#pgfId-1035548">Precedence for the CMI Configuration File</a></p>
<p> <a id="pgfId-1269334"></a><a href="appB.html#pgfId-1035598">Configuration File Example</a></p>
<p> <a id="pgfId-1269336"></a><a href="appB.html#pgfId-1035608">CMI Versioning</a></p>
<p> <a id="pgfId-1269338"></a><a href="appB.html#pgfId-1035457">Checking the CMI Shared Library</a></p>
<h2> <a href="appC.html#pgfId-1032955">C</a></h2>
<h2> <a id="pgfId-1269342"></a><a href="appC.html#pgfId-1144453">Netlist Compiled Functions (NCF)</a></h2>
<p> <a id="pgfId-1269344"></a><a href="appC.html#pgfId-1145865">Loading a Plug-in</a></p>
<p> <a id="pgfId-1269346"></a><a href="appC.html#pgfId-1145882">Using a NCF in a Spectre Netlist</a></p>
<p> <a id="pgfId-1269348"></a><a href="appC.html#pgfId-1144811">Creating a Plug-in</a></p>
<p> <a id="pgfId-1269350"></a><a href="appC.html#pgfId-1145081">Installing a NCF</a></p>
<p> <a id="pgfId-1269352"></a><a href="appC.html#pgfId-1145197">Modifying the Default Behavior of a NCF</a></p>
<dd> <a id="pgfId-1269354"></a><a href="appC.html#pgfId-1145201">ncfSetNumArgs( ncfHandle_t, int, int )</a></dd>
<dd> <a id="pgfId-1269356"></a><a href="appC.html#pgfId-1145378">ncfSetDLLFunctionV1( ncfHandle_t, ncfFunctionV1Ptr_t )</a></dd>
<p> <a id="pgfId-1269358"></a><a href="appC.html#pgfId-1145399">Attaching Arbitrary Data to a NCF</a></p>
<h2> <a href="appD.html#pgfId-7964">D</a></h2>
<h2> <a id="pgfId-1269362"></a><a href="appD.html#pgfId-52472">Digital Vector File Format</a></h2>
<p> <a id="pgfId-1269364"></a><a href="appD.html#pgfId-55178">General Definition</a></p>
<p> <a id="pgfId-1269366"></a><a href="appD.html#pgfId-63411">Options for Digital Vector</a></p>
<dd> <a id="pgfId-1269368"></a><a href="appD.html#pgfId-63623">vector_chk_zstate</a></dd>
<dd> <a id="pgfId-1269370"></a><a href="appD.html#pgfId-64269">vector_chk_xstate</a></dd>
<p> <a id="pgfId-1269372"></a><a href="appD.html#pgfId-55179">Vector Patterns</a></p>
<dd> <a id="pgfId-1269374"></a><a href="appD.html#pgfId-55479">radix</a></dd>
<dd> <a id="pgfId-1269376"></a><a href="appD.html#pgfId-64856">sig_type</a></dd>
<dd> <a id="pgfId-1269378"></a><a href="appD.html#pgfId-55514">io</a></dd>
<dd> <a id="pgfId-1269380"></a><a href="appD.html#pgfId-55544">vname</a></dd>
<dd> <a id="pgfId-1269382"></a><a href="appD.html#pgfId-56846">hier</a></dd>
<dd> <a id="pgfId-1269384"></a><a href="appD.html#pgfId-58540">tunit</a></dd>
<dd> <a id="pgfId-1269386"></a><a href="appD.html#pgfId-57521">chk_ignore</a></dd>
<dd> <a id="pgfId-1269388"></a><a href="appD.html#pgfId-55617">chk_window</a></dd>
<dd> <a id="pgfId-1269390"></a><a href="appD.html#pgfId-55724">enable</a></dd>
<dd> <a id="pgfId-1269392"></a><a href="appD.html#pgfId-55755">period</a></dd>
<dd> <a id="pgfId-1269394"></a><a href="appD.html#pgfId-60832">mask</a></dd>
<p> <a id="pgfId-1269396"></a><a href="appD.html#pgfId-55184">Signal Characteristics</a></p>
<dd> <a id="pgfId-1269398"></a><a href="appD.html#pgfId-55804">Timing</a></dd>
<dd> <a id="pgfId-1269400"></a><a href="appD.html#pgfId-55867">idelay</a></dd>
<dd> <a id="pgfId-1269402"></a><a href="appD.html#pgfId-55889">odelay</a></dd>
<dd> <a id="pgfId-1269404"></a><a href="appD.html#pgfId-57349">tdelay</a></dd>
<dd> <a id="pgfId-1269406"></a><a href="appD.html#pgfId-55914">slope</a></dd>
<dd> <a id="pgfId-1269408"></a><a href="appD.html#pgfId-55960">tfall</a></dd>
<dd> <a id="pgfId-1269410"></a><a href="appD.html#pgfId-55976">trise</a></dd>
<dd> <a id="pgfId-1269412"></a><a href="appD.html#pgfId-55805">Voltage Threshold</a></dd>
<dd> <a id="pgfId-1269414"></a><a href="appD.html#pgfId-56016">vih</a></dd>
<dd> <a id="pgfId-1269416"></a><a href="appD.html#pgfId-56047">vil</a></dd>
<dd> <a id="pgfId-1269418"></a><a href="appD.html#pgfId-56072">voh</a></dd>
<dd> <a id="pgfId-1269420"></a><a href="appD.html#pgfId-56084">vol</a></dd>
<dd> <a id="pgfId-1269422"></a><a href="appD.html#pgfId-57733">avoh</a></dd>
<dd> <a id="pgfId-1269424"></a><a href="appD.html#pgfId-57735">avol</a></dd>
<dd> <a id="pgfId-1269426"></a><a href="appD.html#pgfId-56096">vref</a></dd>
<dd> <a id="pgfId-1269428"></a><a href="appD.html#pgfId-56112">vth</a></dd>
<dd> <a id="pgfId-1269430"></a><a href="appD.html#pgfId-55806">Driving Ability</a></dd>
<dd> <a id="pgfId-1269432"></a><a href="appD.html#pgfId-56159">hlz</a></dd>
<dd> <a id="pgfId-1269434"></a><a href="appD.html#pgfId-56185">outz</a></dd>
<dd> <a id="pgfId-1269436"></a><a href="appD.html#pgfId-56197">triz</a></dd>
<p> <a id="pgfId-1269438"></a><a href="appD.html#pgfId-10936">Tabular Data</a></p>
<dd> <a id="pgfId-1269440"></a><a href="appD.html#pgfId-52687">Absolute Time Mode</a></dd>
<dd> <a id="pgfId-1269442"></a><a href="appD.html#pgfId-46419">Period Time Mode</a></dd>
<dd> <a id="pgfId-1269444"></a><a href="appD.html#pgfId-10062">Valid Values</a></dd>
<p> <a id="pgfId-1269446"></a><a href="appD.html#pgfId-7798">Vector Signal States</a></p>
<dd> <a id="pgfId-1269448"></a><a href="appD.html#pgfId-56342">Input</a></dd>
<dd> <a id="pgfId-1269450"></a><a href="appD.html#pgfId-9988">Output</a></dd>
<p> <a id="pgfId-1269452"></a><a href="appD.html#pgfId-55310">Example of a Digital Vector File</a></p>
<p> <a id="pgfId-1269454"></a><a href="appD.html#pgfId-55400">Frequently Asked Questions</a></p>
<dd> <a id="pgfId-1269456"></a><a href="appD.html#pgfId-55401">Can I replace the bidirectional signal with an input and output vector?</a></dd>
<dd> <a id="pgfId-1269458"></a><a href="appD.html#pgfId-55431">How do I verify the input stimuli?</a></dd>
<dd> <a id="pgfId-1269460"></a><a href="appD.html#pgfId-55447">How do I verify the vector check?</a></dd>
<h2> <a href="appE.html#pgfId-7964">E</a></h2>
<h2> <a id="pgfId-1269464"></a><a href="appE.html#pgfId-53364">Verilog Value Change Dump Stimuli</a></h2>
<p> <a id="pgfId-1269466"></a><a href="appE.html#pgfId-16360">Processing the Value Change Dump File</a></p>
<p> <a id="pgfId-1269468"></a><a href="appE.html#pgfId-58402">VCD Commands</a></p>
<dd> <a id="pgfId-1269470"></a><a href="appE.html#pgfId-58417">VCD File Format</a></dd>
<dd> <a id="pgfId-1269472"></a><a href="appE.html#pgfId-11815">Definition Commands</a></dd>
<dd> <a id="pgfId-1269474"></a><a href="appE.html#pgfId-11174">$date</a></dd>
<dd> <a id="pgfId-1269476"></a><a href="appE.html#pgfId-11220">$enddefinitions</a></dd>
<dd> <a id="pgfId-1269478"></a><a href="appE.html#pgfId-11362">$scope</a></dd>
<dd> <a id="pgfId-1269480"></a><a href="appE.html#pgfId-11240">$timescale</a></dd>
<dd> <a id="pgfId-1269482"></a><a href="appE.html#pgfId-11241">$upscope</a></dd>
<dd> <a id="pgfId-1269484"></a><a href="appE.html#pgfId-11242">$var</a></dd>
<dd> <a id="pgfId-1269486"></a><a href="appE.html#pgfId-48418">$version</a></dd>
<dd> <a id="pgfId-1269488"></a><a href="appE.html#pgfId-11221">Data Commands</a></dd>
<dd> <a id="pgfId-1269490"></a><a href="appE.html#pgfId-12969">data</a></dd>
<dd> <a id="pgfId-1269492"></a><a href="appE.html#pgfId-54322">time_value</a></dd>
<p> <a id="pgfId-1269494"></a><a href="appE.html#pgfId-10995">Signal Information File</a></p>
<dd> <a id="pgfId-1269496"></a><a href="appE.html#pgfId-59484">Signal Information File Format</a></dd>
<dd> <a id="pgfId-1269498"></a><a href="appE.html#pgfId-58607">Signal Matches</a></dd>
<dd> <a id="pgfId-1269500"></a><a href="appE.html#pgfId-58687">.alias</a></dd>
<dd> <a id="pgfId-1269502"></a><a href="appE.html#pgfId-58808">.scope</a></dd>
<dd> <a id="pgfId-1269504"></a><a href="appE.html#pgfId-58834">.in</a></dd>
<dd> <a id="pgfId-1269506"></a><a href="appE.html#pgfId-59522">.out</a></dd>
<dd> <a id="pgfId-1269508"></a><a href="appE.html#pgfId-58905">.bi</a></dd>
<dd> <a id="pgfId-1269510"></a><a href="appE.html#pgfId-60731">.chk_ignore</a></dd>
<dd> <a id="pgfId-1269512"></a><a href="appE.html#pgfId-58949">.chkwindow</a></dd>
<dd> <a id="pgfId-1269514"></a><a href="appE.html#pgfId-58612">Signal Timing</a></dd>
<dd> <a id="pgfId-1269516"></a><a href="appE.html#pgfId-59079">.idelay</a></dd>
<dd> <a id="pgfId-1269518"></a><a href="appE.html#pgfId-59105">.odelay</a></dd>
<dd> <a id="pgfId-1269520"></a><a href="appE.html#pgfId-59144">.tdelay</a></dd>
<dd> <a id="pgfId-1269522"></a><a href="appE.html#pgfId-59173">.tfall</a></dd>
<dd> <a id="pgfId-1269524"></a><a href="appE.html#pgfId-59203">.trise</a></dd>
<dd> <a id="pgfId-1269526"></a><a href="appE.html#pgfId-58613">Voltage Threshold</a></dd>
<dd> <a id="pgfId-1269528"></a><a href="appE.html#pgfId-59257">.vih</a></dd>
<dd> <a id="pgfId-1269530"></a><a href="appE.html#pgfId-59272">.vil</a></dd>
<dd> <a id="pgfId-1269532"></a><a href="appE.html#pgfId-59287">.voh</a></dd>
<dd> <a id="pgfId-1269534"></a><a href="appE.html#pgfId-59302">.vol</a></dd>
<dd> <a id="pgfId-1269536"></a><a href="appE.html#pgfId-58614">Driving Ability</a></dd>
<dd> <a id="pgfId-1269538"></a><a href="appE.html#pgfId-59134">.outz</a></dd>
<dd> <a id="pgfId-1269540"></a><a href="appE.html#pgfId-54504">.triz</a></dd>
<dd> <a id="pgfId-1269542"></a><a href="appE.html#pgfId-59858">Hierarchical Signal Name Mapping</a></dd>
<p> <a id="pgfId-1269544"></a><a href="appE.html#pgfId-54749">Enhanced VCD Commands</a></p>
<dd> <a id="pgfId-1269546"></a><a href="appE.html#pgfId-55852">Signal Strength Levels</a></dd>
<dd> <a id="pgfId-1269548"></a><a href="appE.html#pgfId-55871">Value Change Data Syntax</a></dd>
<dd> <a id="pgfId-1269550"></a><a href="appE.html#pgfId-55936">Port Direction and Value Mapping</a></dd>
<dd> <a id="pgfId-1269552"></a><a href="appE.html#pgfId-56255">Enhanced VCD Format Example</a></dd>
<p> <a id="pgfId-1269554"></a><a href="appE.html#pgfId-56294">Frequently Asked Questions</a></p>
<dd> <a id="pgfId-1269556"></a><a href="appE.html#pgfId-61248">Is it necessary to modify the VCD/EVCD file to match the signals?</a></dd>
<dd> <a id="pgfId-1269558"></a><a href="appE.html#pgfId-59385">How can I verify the input stimuli?</a></dd>
<dd> <a id="pgfId-1269560"></a><a href="appE.html#pgfId-59415">How do I verify the output vector check?</a></dd>
<dd> <a id="pgfId-1269562"></a><a href="appE.html#pgfId-59422">Why should I use hierarchical signal name mapping?</a></dd>
<dd> <a id="pgfId-1269564"></a><a href="appE.html#pgfId-60536">What is the difference between CPU and user time?</a></dd>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160; </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>