$date
	Tue Nov  7 01:27:45 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! serialOut $end
$var reg 1 " clock $end
$var reg 8 # message [7:0] $end
$scope module tester $end
$var wire 1 $ clock $end
$var wire 1 % load $end
$var wire 8 & message [7:0] $end
$var integer 32 ' i [31:0] $end
$var reg 1 ( serialOut $end
$var reg 8 ) tempMessage [7:0] $end
$scope module counter $end
$var wire 1 $ clock $end
$var integer 32 * i [31:0] $end
$var reg 1 + isItEight $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
b1 *
bx )
x(
bx '
b1111 &
0%
1$
b1111 #
1"
x!
$end
#1000
0"
0$
#2000
b0xxxxxxx )
b1000 '
b10 *
1"
1$
#3000
0"
0$
#4000
b11 *
b0xxxxxx )
b1000 '
1"
1$
#5000
0"
0$
#6000
b0xxxxx )
b1000 '
b100 *
1"
1$
#7000
0"
0$
#8000
b101 *
b0xxxx )
b1000 '
1"
1$
#9000
0"
0$
#10000
b0xxx )
b1000 '
b110 *
1"
1$
#11000
0"
0$
#12000
b111 *
b0xx )
b1000 '
1"
1$
#13000
0"
0$
#14000
b1111 )
1+
1%
b1000 *
1"
1$
#15000
0"
0$
#16000
0+
0%
b0 *
1"
1$
#17000
0"
0$
#18000
b111 )
b1000 '
1(
1!
b1 *
1"
1$
#19000
0"
0$
#20000
b10 *
b11 )
b1000 '
1"
1$
#21000
0"
0$
#22000
b1 )
b1000 '
b11 *
1"
1$
#23000
0"
0$
#24000
b100 *
b0 )
b1000 '
1"
1$
#25000
0"
0$
#26000
b0 )
b1000 '
0(
0!
b101 *
1"
1$
#27000
0"
0$
#28000
b110 *
b0 )
b1000 '
1"
1$
#29000
0"
0$
#30000
b0 )
b1000 '
b111 *
1"
1$
#31000
0"
0$
#32000
1+
1%
b1000 *
b0 )
b1000 '
1"
1$
#33000
0"
0$
#34000
b0 )
b1000 '
0+
0%
b0 *
1"
1$
#35000
0"
0$
#36000
b1 *
b0 )
b1000 '
1"
1$
#37000
0"
0$
#38000
b0 )
b1000 '
b10 *
1"
1$
#39000
0"
0$
#40000
b11 *
b0 )
b1000 '
1"
1$
#41000
0"
0$
#42000
b0 )
b1000 '
b100 *
1"
1$
#43000
0"
0$
#44000
b101 *
b0 )
b1000 '
1"
1$
#45000
0"
0$
#46000
b0 )
b1000 '
b110 *
1"
1$
#47000
0"
0$
#48000
b111 *
b0 )
b1000 '
1"
1$
#49000
0"
0$
#50000
b1111 )
1+
1%
b1000 *
1"
1$
