Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Dec 21 20:29:59 2016
| Host         : Electricity-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file tankGame_control_sets_placed.rpt
| Design       : tankGame
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           13 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |              56 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             176 |          127 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------+----------------------+------------------+----------------+
|        Clock Signal       |     Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------+----------------------+------------------+----------------+
|  clkdiv1/hc_reg[9]        |                       | VGA1/SR[0]           |                1 |              1 |
|  t1/way_reg[1]_i_2_n_0    |                       |                      |                1 |              2 |
|  t2/way_reg[1]_i_2__0_n_0 |                       |                      |                2 |              2 |
|  clkdiv1/hc_reg[9]        |                       | VGA1/red_reg[2]_63   |                1 |              3 |
|  clkdiv1/hc_reg[9]        |                       | VGA1/SS[0]           |                2 |              4 |
|  t1/E[0]                  |                       | t1/AR[0]             |                3 |              6 |
|  t1/red_reg[2]_11[0]      |                       | t1/red_reg[2]_12[0]  |                6 |              6 |
|  t1/red_reg[2]_3[0]       |                       | t1/red_reg[2]_4[0]   |                6 |              6 |
|  t1/red_reg[2]_9[0]       |                       | t1/red_reg[2]_14[0]  |                2 |              6 |
|  t2/E[0]                  |                       | t2/AR[0]             |                2 |              6 |
|  t2/blue_reg[1]_2[0]      |                       | t2/blue_reg[1]_3[0]  |                6 |              6 |
|  t2/blue_reg[1]_7[0]      |                       | t2/blue_reg[1]_11[0] |                2 |              6 |
|  t2/blue_reg[1]_9[0]      |                       | t2/blue_reg[1]_10[0] |                6 |              6 |
|  clkdiv1/hc_reg[9]        |                       | reset_IBUF           |                3 |             10 |
|  clkdiv1/hc_reg[9]        | VGA1/sel              | reset_IBUF           |                3 |             10 |
|  clk_IBUF_BUFG            |                       |                      |               10 |             36 |
|  mclk_BUFG                | t1/pos0[9]_i_1_n_0    | reset_IBUF           |               62 |             83 |
|  mclk_BUFG                | t2/pos0[9]_i_1__0_n_0 | reset_IBUF           |               62 |             83 |
+---------------------------+-----------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     8 |
| 10     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


