// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
// Date        : Wed Apr 13 03:34:01 2016
// Host        : wayne_lab running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.sim/sim_1/synth/func/data_acquis_dut_func_synth.v
// Design      : data_acquis_controller
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module I2CBusController
   (fDone,
    \sclCnt_reg[0]_0 ,
    AD2_SDA_TRI,
    clk_100_IBUF_BUFG,
    AD2_SCL_IBUF,
    AD2_SDA_IBUF,
    out);
  output fDone;
  output \sclCnt_reg[0]_0 ;
  output AD2_SDA_TRI;
  input clk_100_IBUF_BUFG;
  input AD2_SCL_IBUF;
  input AD2_SDA_IBUF;
  input [2:0]out;

  wire AD2_SCL_IBUF;
  wire AD2_SDA_IBUF;
  wire AD2_SDA_TRI;
  wire \FSM_onehot_nst_reg[0]_i_1_n_0 ;
  wire \FSM_onehot_nst_reg[0]_i_2_n_0 ;
  wire \FSM_onehot_nst_reg[0]_i_3_n_0 ;
  wire \FSM_onehot_nst_reg[1]_i_1_n_0 ;
  wire \FSM_onehot_nst_reg[2]_i_1_n_0 ;
  wire \FSM_onehot_nst_reg[3]_i_1_n_0 ;
  wire \FSM_onehot_nst_reg[4]_i_1_n_0 ;
  wire \FSM_onehot_nst_reg[4]_i_2_n_0 ;
  wire \FSM_onehot_nst_reg[5]_i_1_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_10_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_11_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_12_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_1_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_2_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_3_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_4_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_5_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_6_n_0 ;
  wire \FSM_onehot_nst_reg[6]_i_7_n_0 ;
  wire \FSM_onehot_nst_reg_n_0_[0] ;
  wire \FSM_onehot_nst_reg_n_0_[1] ;
  wire \FSM_onehot_nst_reg_n_0_[2] ;
  wire \FSM_onehot_nst_reg_n_0_[3] ;
  wire \FSM_onehot_nst_reg_n_0_[4] ;
  wire \FSM_onehot_nst_reg_n_0_[5] ;
  wire \FSM_onehot_nst_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_st_reg_n_0_[8] ;
  wire _94_n_0;
  wire addrNData_i_1_n_0;
  wire addrNData_reg_n_0;
  wire [2:0]bitCount;
  wire \bitCount[0]_i_1_n_0 ;
  wire \bitCount[1]_i_1_n_0 ;
  wire \bitCount[2]_i_1_n_0 ;
  wire clk_100_IBUF_BUFG;
  wire [0:0]currAddr;
  wire \currAddr[0]_i_1_n_0 ;
  wire dScl;
  wire dSda;
  wire \dataByte[0]_i_1_n_0 ;
  wire fDone;
  wire iDone;
  wire iDone_reg_i_10_n_0;
  wire iDone_reg_i_11_n_0;
  wire iDone_reg_i_11_n_1;
  wire iDone_reg_i_11_n_2;
  wire iDone_reg_i_11_n_3;
  wire iDone_reg_i_12_n_0;
  wire iDone_reg_i_13_n_0;
  wire iDone_reg_i_14_n_0;
  wire iDone_reg_i_15_n_0;
  wire iDone_reg_i_16_n_0;
  wire iDone_reg_i_17_n_0;
  wire iDone_reg_i_18_n_0;
  wire iDone_reg_i_19_n_0;
  wire iDone_reg_i_1_n_0;
  wire iDone_reg_i_2_n_0;
  wire iDone_reg_i_3_n_0;
  wire iDone_reg_i_4_n_2;
  wire iDone_reg_i_4_n_3;
  wire iDone_reg_i_5_n_0;
  wire iDone_reg_i_6_n_0;
  wire iDone_reg_i_7_n_0;
  wire iDone_reg_i_7_n_1;
  wire iDone_reg_i_7_n_2;
  wire iDone_reg_i_7_n_3;
  wire iDone_reg_i_8_n_0;
  wire iDone_reg_i_9_n_0;
  wire iScl;
  wire iScl_reg_i_1_n_0;
  wire iScl_reg_i_2_n_0;
  wire iScl_reg_i_3_n_0;
  wire iScl_reg_i_4_n_0;
  wire iScl_reg_i_5_n_0;
  wire iScl_reg_i_6_n_0;
  wire iScl_reg_i_7_n_0;
  wire iScl_reg_i_8_n_0;
  wire iSda;
  wire iSda_reg_i_1_n_0;
  wire iSda_reg_i_2_n_0;
  wire iSda_reg_i_3_n_0;
  wire iSda_reg_i_4_n_0;
  wire iSda_reg_i_5_n_0;
  wire latchData;
  wire latchData0;
  wire n_0_54;
  wire nst0;
  wire nst08_out;
  wire [2:0]out;
  wire [0:0]p_0_in;
  wire p_15_in;
  wire sclCnt0;
  wire sclCnt1;
  wire \sclCnt[0]_i_2_n_0 ;
  wire \sclCnt[0]_i_4_n_0 ;
  wire \sclCnt[0]_i_5_n_0 ;
  wire \sclCnt[0]_i_6_n_0 ;
  wire \sclCnt[0]_i_7_n_0 ;
  wire \sclCnt[12]_i_2_n_0 ;
  wire \sclCnt[12]_i_3_n_0 ;
  wire \sclCnt[12]_i_4_n_0 ;
  wire \sclCnt[12]_i_5_n_0 ;
  wire \sclCnt[16]_i_2_n_0 ;
  wire \sclCnt[16]_i_3_n_0 ;
  wire \sclCnt[16]_i_4_n_0 ;
  wire \sclCnt[16]_i_5_n_0 ;
  wire \sclCnt[20]_i_2_n_0 ;
  wire \sclCnt[20]_i_3_n_0 ;
  wire \sclCnt[20]_i_4_n_0 ;
  wire \sclCnt[20]_i_5_n_0 ;
  wire \sclCnt[24]_i_2_n_0 ;
  wire \sclCnt[24]_i_3_n_0 ;
  wire \sclCnt[24]_i_4_n_0 ;
  wire \sclCnt[24]_i_5_n_0 ;
  wire \sclCnt[28]_i_2_n_0 ;
  wire \sclCnt[28]_i_3_n_0 ;
  wire \sclCnt[28]_i_4_n_0 ;
  wire \sclCnt[28]_i_5_n_0 ;
  wire \sclCnt[4]_i_2_n_0 ;
  wire \sclCnt[4]_i_3_n_0 ;
  wire \sclCnt[4]_i_4_n_0 ;
  wire \sclCnt[4]_i_5_n_0 ;
  wire \sclCnt[8]_i_2_n_0 ;
  wire \sclCnt[8]_i_3_n_0 ;
  wire \sclCnt[8]_i_4_n_0 ;
  wire \sclCnt[8]_i_5_n_0 ;
  wire [31:0]sclCnt_reg;
  wire \sclCnt_reg[0]_0 ;
  wire \sclCnt_reg[0]_i_3_n_0 ;
  wire \sclCnt_reg[0]_i_3_n_1 ;
  wire \sclCnt_reg[0]_i_3_n_2 ;
  wire \sclCnt_reg[0]_i_3_n_3 ;
  wire \sclCnt_reg[0]_i_3_n_4 ;
  wire \sclCnt_reg[0]_i_3_n_5 ;
  wire \sclCnt_reg[0]_i_3_n_6 ;
  wire \sclCnt_reg[0]_i_3_n_7 ;
  wire \sclCnt_reg[12]_i_1_n_0 ;
  wire \sclCnt_reg[12]_i_1_n_1 ;
  wire \sclCnt_reg[12]_i_1_n_2 ;
  wire \sclCnt_reg[12]_i_1_n_3 ;
  wire \sclCnt_reg[12]_i_1_n_4 ;
  wire \sclCnt_reg[12]_i_1_n_5 ;
  wire \sclCnt_reg[12]_i_1_n_6 ;
  wire \sclCnt_reg[12]_i_1_n_7 ;
  wire \sclCnt_reg[16]_i_1_n_0 ;
  wire \sclCnt_reg[16]_i_1_n_1 ;
  wire \sclCnt_reg[16]_i_1_n_2 ;
  wire \sclCnt_reg[16]_i_1_n_3 ;
  wire \sclCnt_reg[16]_i_1_n_4 ;
  wire \sclCnt_reg[16]_i_1_n_5 ;
  wire \sclCnt_reg[16]_i_1_n_6 ;
  wire \sclCnt_reg[16]_i_1_n_7 ;
  wire \sclCnt_reg[20]_i_1_n_0 ;
  wire \sclCnt_reg[20]_i_1_n_1 ;
  wire \sclCnt_reg[20]_i_1_n_2 ;
  wire \sclCnt_reg[20]_i_1_n_3 ;
  wire \sclCnt_reg[20]_i_1_n_4 ;
  wire \sclCnt_reg[20]_i_1_n_5 ;
  wire \sclCnt_reg[20]_i_1_n_6 ;
  wire \sclCnt_reg[20]_i_1_n_7 ;
  wire \sclCnt_reg[24]_i_1_n_0 ;
  wire \sclCnt_reg[24]_i_1_n_1 ;
  wire \sclCnt_reg[24]_i_1_n_2 ;
  wire \sclCnt_reg[24]_i_1_n_3 ;
  wire \sclCnt_reg[24]_i_1_n_4 ;
  wire \sclCnt_reg[24]_i_1_n_5 ;
  wire \sclCnt_reg[24]_i_1_n_6 ;
  wire \sclCnt_reg[24]_i_1_n_7 ;
  wire \sclCnt_reg[28]_i_1_n_1 ;
  wire \sclCnt_reg[28]_i_1_n_2 ;
  wire \sclCnt_reg[28]_i_1_n_3 ;
  wire \sclCnt_reg[28]_i_1_n_4 ;
  wire \sclCnt_reg[28]_i_1_n_5 ;
  wire \sclCnt_reg[28]_i_1_n_6 ;
  wire \sclCnt_reg[28]_i_1_n_7 ;
  wire \sclCnt_reg[4]_i_1_n_0 ;
  wire \sclCnt_reg[4]_i_1_n_1 ;
  wire \sclCnt_reg[4]_i_1_n_2 ;
  wire \sclCnt_reg[4]_i_1_n_3 ;
  wire \sclCnt_reg[4]_i_1_n_4 ;
  wire \sclCnt_reg[4]_i_1_n_5 ;
  wire \sclCnt_reg[4]_i_1_n_6 ;
  wire \sclCnt_reg[4]_i_1_n_7 ;
  wire \sclCnt_reg[8]_i_1_n_0 ;
  wire \sclCnt_reg[8]_i_1_n_1 ;
  wire \sclCnt_reg[8]_i_1_n_2 ;
  wire \sclCnt_reg[8]_i_1_n_3 ;
  wire \sclCnt_reg[8]_i_1_n_4 ;
  wire \sclCnt_reg[8]_i_1_n_5 ;
  wire \sclCnt_reg[8]_i_1_n_6 ;
  wire \sclCnt_reg[8]_i_1_n_7 ;
  wire \subState[0]_i_1_n_0 ;
  wire \subState[1]_i_1_n_0 ;
  wire \subState[1]_i_2_n_0 ;
  wire \subState[1]_i_3_n_0 ;
  wire \subState[1]_i_4_n_0 ;
  wire \subState[1]_i_5_n_0 ;
  wire \subState[1]_i_6_n_0 ;
  wire \subState[1]_i_7_n_0 ;
  wire \subState[1]_i_8_n_0 ;
  wire \subState_reg_n_0_[0] ;
  wire \subState_reg_n_0_[1] ;
  wire [3:0]NLW_iDone_reg_i_11_O_UNCONNECTED;
  wire [3:3]NLW_iDone_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_iDone_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_iDone_reg_i_7_O_UNCONNECTED;
  wire [3:3]\NLW_sclCnt_reg[28]_i_1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    DONE_0_reg
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(iDone),
        .Q(fDone),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nst_reg[0] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nst_reg[0]_i_1_n_0 ),
        .G(\FSM_onehot_nst_reg[6]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_nst_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'h888F000088880000)) 
    \FSM_onehot_nst_reg[0]_i_1 
       (.I0(p_15_in),
        .I1(\FSM_onehot_nst_reg[0]_i_2_n_0 ),
        .I2(\FSM_onehot_st_reg_n_0_[2] ),
        .I3(\FSM_onehot_st_reg_n_0_[3] ),
        .I4(\FSM_onehot_nst_reg[0]_i_3_n_0 ),
        .I5(\FSM_onehot_st_reg_n_0_[6] ),
        .O(\FSM_onehot_nst_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    \FSM_onehot_nst_reg[0]_i_2 
       (.I0(\FSM_onehot_st_reg_n_0_[2] ),
        .I1(\FSM_onehot_st_reg_n_0_[4] ),
        .I2(\FSM_onehot_st_reg_n_0_[8] ),
        .I3(\FSM_onehot_st_reg_n_0_[3] ),
        .I4(\FSM_onehot_st_reg_n_0_[5] ),
        .I5(\FSM_onehot_st_reg_n_0_[7] ),
        .O(\FSM_onehot_nst_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_nst_reg[0]_i_3 
       (.I0(\FSM_onehot_st_reg_n_0_[1] ),
        .I1(\FSM_onehot_st_reg_n_0_[0] ),
        .O(\FSM_onehot_nst_reg[0]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nst_reg[1] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nst_reg[1]_i_1_n_0 ),
        .G(\FSM_onehot_nst_reg[6]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_nst_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \FSM_onehot_nst_reg[1]_i_1 
       (.I0(\FSM_onehot_st_reg_n_0_[0] ),
        .I1(\FSM_onehot_st_reg_n_0_[2] ),
        .I2(\FSM_onehot_st_reg_n_0_[3] ),
        .I3(\FSM_onehot_st_reg_n_0_[7] ),
        .I4(\FSM_onehot_st_reg_n_0_[1] ),
        .I5(\FSM_onehot_nst_reg[6]_i_4_n_0 ),
        .O(\FSM_onehot_nst_reg[1]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nst_reg[2] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nst_reg[2]_i_1_n_0 ),
        .G(\FSM_onehot_nst_reg[6]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_nst_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h00000000FFFF0020)) 
    \FSM_onehot_nst_reg[2]_i_1 
       (.I0(\FSM_onehot_nst_reg[6]_i_5_n_0 ),
        .I1(\FSM_onehot_st_reg_n_0_[2] ),
        .I2(\FSM_onehot_st_reg_n_0_[3] ),
        .I3(currAddr),
        .I4(\FSM_onehot_st_reg_n_0_[1] ),
        .I5(\FSM_onehot_st_reg_n_0_[0] ),
        .O(\FSM_onehot_nst_reg[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nst_reg[3] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nst_reg[3]_i_1_n_0 ),
        .G(\FSM_onehot_nst_reg[6]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_nst_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'h1010101000101010)) 
    \FSM_onehot_nst_reg[3]_i_1 
       (.I0(\FSM_onehot_st_reg_n_0_[0] ),
        .I1(\FSM_onehot_st_reg_n_0_[1] ),
        .I2(\FSM_onehot_st_reg_n_0_[2] ),
        .I3(dScl),
        .I4(\sclCnt_reg[0]_0 ),
        .I5(dSda),
        .O(\FSM_onehot_nst_reg[3]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nst_reg[4] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nst_reg[4]_i_1_n_0 ),
        .G(\FSM_onehot_nst_reg[6]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_nst_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'h800080AA80008000)) 
    \FSM_onehot_nst_reg[4]_i_1 
       (.I0(\FSM_onehot_nst_reg[6]_i_3_n_0 ),
        .I1(\FSM_onehot_nst_reg[6]_i_5_n_0 ),
        .I2(currAddr),
        .I3(\FSM_onehot_st_reg_n_0_[3] ),
        .I4(\FSM_onehot_nst_reg[4]_i_2_n_0 ),
        .I5(\FSM_onehot_st_reg_n_0_[8] ),
        .O(\FSM_onehot_nst_reg[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_nst_reg[4]_i_2 
       (.I0(\FSM_onehot_st_reg_n_0_[4] ),
        .I1(\FSM_onehot_st_reg_n_0_[6] ),
        .O(\FSM_onehot_nst_reg[4]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nst_reg[5] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nst_reg[5]_i_1_n_0 ),
        .G(\FSM_onehot_nst_reg[6]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_nst_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_onehot_nst_reg[5]_i_1 
       (.I0(\FSM_onehot_st_reg_n_0_[6] ),
        .I1(\FSM_onehot_st_reg_n_0_[4] ),
        .I2(\FSM_onehot_st_reg_n_0_[1] ),
        .I3(\FSM_onehot_st_reg_n_0_[0] ),
        .I4(\FSM_onehot_st_reg_n_0_[3] ),
        .I5(\FSM_onehot_st_reg_n_0_[2] ),
        .O(\FSM_onehot_nst_reg[5]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nst_reg[6] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nst_reg[6]_i_1_n_0 ),
        .G(\FSM_onehot_nst_reg[6]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_nst_reg_n_0_[6] ));
  LUT6 #(
    .INIT(64'h0020000088A88888)) 
    \FSM_onehot_nst_reg[6]_i_1 
       (.I0(\FSM_onehot_nst_reg[6]_i_3_n_0 ),
        .I1(\FSM_onehot_st_reg_n_0_[3] ),
        .I2(\FSM_onehot_st_reg_n_0_[5] ),
        .I3(\FSM_onehot_st_reg_n_0_[7] ),
        .I4(\FSM_onehot_nst_reg[6]_i_4_n_0 ),
        .I5(\FSM_onehot_nst_reg[6]_i_5_n_0 ),
        .O(\FSM_onehot_nst_reg[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_nst_reg[6]_i_10 
       (.I0(\FSM_onehot_st_reg_n_0_[7] ),
        .I1(\FSM_onehot_st_reg_n_0_[5] ),
        .O(\FSM_onehot_nst_reg[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \FSM_onehot_nst_reg[6]_i_11 
       (.I0(\FSM_onehot_st_reg_n_0_[6] ),
        .I1(\subState_reg_n_0_[0] ),
        .I2(\subState_reg_n_0_[1] ),
        .I3(sclCnt1),
        .O(\FSM_onehot_nst_reg[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \FSM_onehot_nst_reg[6]_i_12 
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\subState_reg_n_0_[0] ),
        .I2(sclCnt1),
        .I3(bitCount[0]),
        .I4(bitCount[1]),
        .I5(bitCount[2]),
        .O(\FSM_onehot_nst_reg[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_nst_reg[6]_i_13 
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\subState_reg_n_0_[0] ),
        .I2(sclCnt1),
        .I3(bitCount[2]),
        .I4(bitCount[0]),
        .I5(bitCount[1]),
        .O(nst0));
  LUT6 #(
    .INIT(64'hFEFEF0F0FFFFFFF0)) 
    \FSM_onehot_nst_reg[6]_i_2 
       (.I0(\FSM_onehot_st_reg_n_0_[1] ),
        .I1(\FSM_onehot_nst_reg[6]_i_6_n_0 ),
        .I2(\FSM_onehot_nst_reg[6]_i_7_n_0 ),
        .I3(p_15_in),
        .I4(nst08_out),
        .I5(\FSM_onehot_nst_reg[6]_i_10_n_0 ),
        .O(\FSM_onehot_nst_reg[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_nst_reg[6]_i_3 
       (.I0(\FSM_onehot_st_reg_n_0_[0] ),
        .I1(\FSM_onehot_st_reg_n_0_[1] ),
        .I2(\FSM_onehot_st_reg_n_0_[2] ),
        .O(\FSM_onehot_nst_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000BF)) 
    \FSM_onehot_nst_reg[6]_i_4 
       (.I0(dSda),
        .I1(\sclCnt_reg[0]_0 ),
        .I2(dScl),
        .I3(\FSM_onehot_st_reg_n_0_[4] ),
        .I4(\FSM_onehot_st_reg_n_0_[6] ),
        .I5(\FSM_onehot_st_reg_n_0_[8] ),
        .O(\FSM_onehot_nst_reg[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_nst_reg[6]_i_5 
       (.I0(addrNData_reg_n_0),
        .I1(p_0_in),
        .O(\FSM_onehot_nst_reg[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_nst_reg[6]_i_6 
       (.I0(\FSM_onehot_st_reg_n_0_[3] ),
        .I1(\FSM_onehot_st_reg_n_0_[8] ),
        .O(\FSM_onehot_nst_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    \FSM_onehot_nst_reg[6]_i_7 
       (.I0(\FSM_onehot_nst_reg[6]_i_11_n_0 ),
        .I1(\FSM_onehot_st_reg_n_0_[2] ),
        .I2(\FSM_onehot_nst_reg[6]_i_12_n_0 ),
        .I3(p_15_in),
        .I4(\FSM_onehot_st_reg_n_0_[4] ),
        .I5(nst0),
        .O(\FSM_onehot_nst_reg[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_nst_reg[6]_i_8 
       (.I0(dScl),
        .I1(\sclCnt_reg[0]_0 ),
        .I2(dSda),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_nst_reg[6]_i_9 
       (.I0(sclCnt1),
        .I1(\subState_reg_n_0_[0] ),
        .I2(\subState_reg_n_0_[1] ),
        .O(nst08_out));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_st_reg[0] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_nst_reg_n_0_[0] ),
        .Q(\FSM_onehot_st_reg_n_0_[0] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[1] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_nst_reg_n_0_[1] ),
        .Q(\FSM_onehot_st_reg_n_0_[1] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[2] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_nst_reg_n_0_[2] ),
        .Q(\FSM_onehot_st_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[3] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_nst_reg_n_0_[3] ),
        .Q(\FSM_onehot_st_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[4] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_nst_reg_n_0_[4] ),
        .Q(\FSM_onehot_st_reg_n_0_[4] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[5] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_nst_reg_n_0_[5] ),
        .Q(\FSM_onehot_st_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[6] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_nst_reg_n_0_[6] ),
        .Q(\FSM_onehot_st_reg_n_0_[6] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[7] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_st_reg_n_0_[7] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_st_reg[8] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_st_reg_n_0_[8] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    _94
       (.I0(AD2_SDA_TRI),
        .O(_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    addrNData_i_1
       (.I0(addrNData_reg_n_0),
        .I1(latchData),
        .I2(sclCnt1),
        .O(addrNData_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    addrNData_reg
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(addrNData_i_1_n_0),
        .Q(addrNData_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bitCount[0]_i_1 
       (.I0(bitCount[0]),
        .I1(sclCnt1),
        .O(\bitCount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bitCount[1]_i_1 
       (.I0(bitCount[1]),
        .I1(sclCnt1),
        .O(\bitCount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bitCount[2]_i_1 
       (.I0(bitCount[2]),
        .I1(sclCnt1),
        .O(\bitCount[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[0] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\bitCount[0]_i_1_n_0 ),
        .Q(bitCount[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[1] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\bitCount[1]_i_1_n_0 ),
        .Q(bitCount[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[2] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\bitCount[2]_i_1_n_0 ),
        .Q(bitCount[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \currAddr[0]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(\currAddr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \currAddr_reg[0] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\currAddr[0]_i_1_n_0 ),
        .Q(currAddr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dScl_reg
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(AD2_SCL_IBUF),
        .Q(dScl),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dSda_reg
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(AD2_SDA_IBUF),
        .Q(dSda),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hEBFFEB00)) 
    \dataByte[0]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(sclCnt1),
        .I4(p_0_in),
        .O(\dataByte[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[0] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\dataByte[0]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    iDone_reg
       (.CLR(1'b0),
        .D(iDone_reg_i_1_n_0),
        .G(iDone_reg_i_2_n_0),
        .GE(1'b1),
        .Q(iDone));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    iDone_reg_i_1
       (.I0(iDone_reg_i_3_n_0),
        .I1(sclCnt1),
        .I2(iDone_reg_i_5_n_0),
        .I3(\FSM_onehot_st_reg_n_0_[3] ),
        .I4(addrNData_reg_n_0),
        .I5(dSda),
        .O(iDone_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_10
       (.I0(sclCnt_reg[24]),
        .I1(sclCnt_reg[26]),
        .I2(sclCnt_reg[25]),
        .O(iDone_reg_i_10_n_0));
  CARRY4 iDone_reg_i_11
       (.CI(1'b0),
        .CO({iDone_reg_i_11_n_0,iDone_reg_i_11_n_1,iDone_reg_i_11_n_2,iDone_reg_i_11_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_iDone_reg_i_11_O_UNCONNECTED[3:0]),
        .S({iDone_reg_i_16_n_0,iDone_reg_i_17_n_0,iDone_reg_i_18_n_0,iDone_reg_i_19_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_12
       (.I0(sclCnt_reg[21]),
        .I1(sclCnt_reg[23]),
        .I2(sclCnt_reg[22]),
        .O(iDone_reg_i_12_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_13
       (.I0(sclCnt_reg[18]),
        .I1(sclCnt_reg[20]),
        .I2(sclCnt_reg[19]),
        .O(iDone_reg_i_13_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_14
       (.I0(sclCnt_reg[15]),
        .I1(sclCnt_reg[17]),
        .I2(sclCnt_reg[16]),
        .O(iDone_reg_i_14_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_15
       (.I0(sclCnt_reg[12]),
        .I1(sclCnt_reg[14]),
        .I2(sclCnt_reg[13]),
        .O(iDone_reg_i_15_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_16
       (.I0(sclCnt_reg[9]),
        .I1(sclCnt_reg[11]),
        .I2(sclCnt_reg[10]),
        .O(iDone_reg_i_16_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_17
       (.I0(sclCnt_reg[6]),
        .I1(sclCnt_reg[8]),
        .I2(sclCnt_reg[7]),
        .O(iDone_reg_i_17_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_18
       (.I0(sclCnt_reg[3]),
        .I1(sclCnt_reg[5]),
        .I2(sclCnt_reg[4]),
        .O(iDone_reg_i_18_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_19
       (.I0(sclCnt_reg[0]),
        .I1(sclCnt_reg[2]),
        .I2(sclCnt_reg[1]),
        .O(iDone_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAAFAAAAAAA)) 
    iDone_reg_i_2
       (.I0(iDone_reg_i_3_n_0),
        .I1(dSda),
        .I2(iDone_reg_i_5_n_0),
        .I3(\FSM_onehot_st_reg_n_0_[3] ),
        .I4(sclCnt1),
        .I5(addrNData_reg_n_0),
        .O(iDone_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    iDone_reg_i_3
       (.I0(p_15_in),
        .I1(\FSM_onehot_st_reg_n_0_[2] ),
        .I2(iDone_reg_i_6_n_0),
        .I3(iDone_reg_i_5_n_0),
        .I4(\FSM_onehot_st_reg_n_0_[4] ),
        .I5(sclCnt1),
        .O(iDone_reg_i_3_n_0));
  CARRY4 iDone_reg_i_4
       (.CI(iDone_reg_i_7_n_0),
        .CO({NLW_iDone_reg_i_4_CO_UNCONNECTED[3],sclCnt1,iDone_reg_i_4_n_2,iDone_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_iDone_reg_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,iDone_reg_i_8_n_0,iDone_reg_i_9_n_0,iDone_reg_i_10_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    iDone_reg_i_5
       (.I0(\subState_reg_n_0_[0] ),
        .I1(\subState_reg_n_0_[1] ),
        .O(iDone_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    iDone_reg_i_6
       (.I0(bitCount[2]),
        .I1(bitCount[1]),
        .I2(bitCount[0]),
        .O(iDone_reg_i_6_n_0));
  CARRY4 iDone_reg_i_7
       (.CI(iDone_reg_i_11_n_0),
        .CO({iDone_reg_i_7_n_0,iDone_reg_i_7_n_1,iDone_reg_i_7_n_2,iDone_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_iDone_reg_i_7_O_UNCONNECTED[3:0]),
        .S({iDone_reg_i_12_n_0,iDone_reg_i_13_n_0,iDone_reg_i_14_n_0,iDone_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    iDone_reg_i_8
       (.I0(sclCnt_reg[31]),
        .I1(sclCnt_reg[30]),
        .O(iDone_reg_i_8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    iDone_reg_i_9
       (.I0(sclCnt_reg[27]),
        .I1(sclCnt_reg[29]),
        .I2(sclCnt_reg[28]),
        .O(iDone_reg_i_9_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    iScl_reg
       (.CLR(1'b0),
        .D(iScl_reg_i_1_n_0),
        .G(iScl_reg_i_2_n_0),
        .GE(1'b1),
        .Q(iScl));
  LUT6 #(
    .INIT(64'h0FFF1FFF0FF00EE0)) 
    iScl_reg_i_1
       (.I0(\FSM_onehot_st_reg_n_0_[5] ),
        .I1(\FSM_onehot_st_reg_n_0_[7] ),
        .I2(\subState_reg_n_0_[0] ),
        .I3(\subState_reg_n_0_[1] ),
        .I4(\FSM_onehot_st_reg_n_0_[8] ),
        .I5(iScl_reg_i_3_n_0),
        .O(iScl_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h2222FEFF)) 
    iScl_reg_i_2
       (.I0(iScl_reg_i_4_n_0),
        .I1(\FSM_onehot_st_reg_n_0_[2] ),
        .I2(\FSM_onehot_st_reg_n_0_[8] ),
        .I3(\FSM_onehot_nst_reg[6]_i_10_n_0 ),
        .I4(iScl_reg_i_5_n_0),
        .O(iScl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hDDDDCDCCCCCCCCCC)) 
    iScl_reg_i_3
       (.I0(\FSM_onehot_st_reg_n_0_[2] ),
        .I1(iScl_reg_i_6_n_0),
        .I2(iScl_reg_i_7_n_0),
        .I3(iScl_reg_i_8_n_0),
        .I4(\FSM_onehot_st_reg_n_0_[6] ),
        .I5(iSda_reg_i_4_n_0),
        .O(iScl_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h5454555455555555)) 
    iScl_reg_i_4
       (.I0(iScl_reg_i_5_n_0),
        .I1(\FSM_onehot_st_reg_n_0_[1] ),
        .I2(\FSM_onehot_st_reg_n_0_[6] ),
        .I3(iScl_reg_i_8_n_0),
        .I4(iScl_reg_i_7_n_0),
        .I5(iSda_reg_i_4_n_0),
        .O(iScl_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h1)) 
    iScl_reg_i_5
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\subState_reg_n_0_[0] ),
        .O(iScl_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    iScl_reg_i_6
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\subState_reg_n_0_[0] ),
        .O(iScl_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    iScl_reg_i_7
       (.I0(\FSM_onehot_st_reg_n_0_[4] ),
        .I1(\FSM_onehot_st_reg_n_0_[6] ),
        .I2(\FSM_onehot_st_reg_n_0_[8] ),
        .I3(\FSM_onehot_st_reg_n_0_[1] ),
        .I4(\FSM_onehot_st_reg_n_0_[2] ),
        .O(iScl_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    iScl_reg_i_8
       (.I0(\FSM_onehot_st_reg_n_0_[7] ),
        .I1(\FSM_onehot_st_reg_n_0_[5] ),
        .I2(\FSM_onehot_st_reg_n_0_[3] ),
        .O(iScl_reg_i_8_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    iSda_reg
       (.CLR(1'b0),
        .D(iSda_reg_i_1_n_0),
        .G(iSda_reg_i_2_n_0),
        .GE(1'b1),
        .Q(iSda));
  LUT6 #(
    .INIT(64'h000BFFFFAAAAAAAA)) 
    iSda_reg_i_1
       (.I0(iSda_reg_i_3_n_0),
        .I1(iSda_reg_i_4_n_0),
        .I2(\FSM_onehot_st_reg_n_0_[2] ),
        .I3(\FSM_onehot_st_reg_n_0_[8] ),
        .I4(\FSM_onehot_nst_reg[6]_i_10_n_0 ),
        .I5(iScl_reg_i_5_n_0),
        .O(iSda_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFFFCCCCCCCC)) 
    iSda_reg_i_2
       (.I0(iSda_reg_i_4_n_0),
        .I1(iSda_reg_i_5_n_0),
        .I2(\FSM_onehot_st_reg_n_0_[2] ),
        .I3(\FSM_onehot_st_reg_n_0_[8] ),
        .I4(\FSM_onehot_nst_reg[6]_i_10_n_0 ),
        .I5(iScl_reg_i_5_n_0),
        .O(iSda_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h9999999999999A99)) 
    iSda_reg_i_3
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\FSM_onehot_st_reg_n_0_[6] ),
        .I2(\FSM_onehot_st_reg_n_0_[3] ),
        .I3(\FSM_onehot_st_reg_n_0_[5] ),
        .I4(\FSM_onehot_st_reg_n_0_[7] ),
        .I5(iScl_reg_i_7_n_0),
        .O(iSda_reg_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    iSda_reg_i_4
       (.I0(\FSM_onehot_st_reg_n_0_[3] ),
        .I1(\FSM_onehot_st_reg_n_0_[4] ),
        .O(iSda_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    iSda_reg_i_5
       (.I0(\FSM_onehot_st_reg_n_0_[6] ),
        .I1(\FSM_onehot_st_reg_n_0_[1] ),
        .O(iSda_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_54
       (.I0(\sclCnt_reg[0]_0 ),
        .O(n_0_54));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    latchData_reg
       (.CLR(1'b0),
        .D(latchData0),
        .G(latchData0),
        .GE(1'b1),
        .Q(latchData));
  LUT3 #(
    .INIT(8'h80)) 
    latchData_reg_i_1
       (.I0(\FSM_onehot_st_reg_n_0_[3] ),
        .I1(\subState_reg_n_0_[0] ),
        .I2(\subState_reg_n_0_[1] ),
        .O(latchData0));
  FDRE #(
    .INIT(1'b1)) 
    rScl_reg
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(iScl),
        .Q(\sclCnt_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rSda_reg
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(iSda),
        .Q(AD2_SDA_TRI),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sclCnt[0]_i_1 
       (.I0(sclCnt1),
        .I1(\FSM_onehot_st_reg_n_0_[0] ),
        .O(sclCnt0));
  LUT2 #(
    .INIT(4'hB)) 
    \sclCnt[0]_i_2 
       (.I0(dScl),
        .I1(\sclCnt_reg[0]_0 ),
        .O(\sclCnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[0]_i_4 
       (.I0(sclCnt_reg[3]),
        .O(\sclCnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[0]_i_5 
       (.I0(sclCnt_reg[2]),
        .O(\sclCnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[0]_i_6 
       (.I0(sclCnt_reg[1]),
        .O(\sclCnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[0]_i_7 
       (.I0(sclCnt_reg[0]),
        .O(\sclCnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[12]_i_2 
       (.I0(sclCnt_reg[15]),
        .O(\sclCnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[12]_i_3 
       (.I0(sclCnt_reg[14]),
        .O(\sclCnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[12]_i_4 
       (.I0(sclCnt_reg[13]),
        .O(\sclCnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[12]_i_5 
       (.I0(sclCnt_reg[12]),
        .O(\sclCnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[16]_i_2 
       (.I0(sclCnt_reg[19]),
        .O(\sclCnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[16]_i_3 
       (.I0(sclCnt_reg[18]),
        .O(\sclCnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[16]_i_4 
       (.I0(sclCnt_reg[17]),
        .O(\sclCnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[16]_i_5 
       (.I0(sclCnt_reg[16]),
        .O(\sclCnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[20]_i_2 
       (.I0(sclCnt_reg[23]),
        .O(\sclCnt[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[20]_i_3 
       (.I0(sclCnt_reg[22]),
        .O(\sclCnt[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[20]_i_4 
       (.I0(sclCnt_reg[21]),
        .O(\sclCnt[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[20]_i_5 
       (.I0(sclCnt_reg[20]),
        .O(\sclCnt[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[24]_i_2 
       (.I0(sclCnt_reg[27]),
        .O(\sclCnt[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[24]_i_3 
       (.I0(sclCnt_reg[26]),
        .O(\sclCnt[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[24]_i_4 
       (.I0(sclCnt_reg[25]),
        .O(\sclCnt[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[24]_i_5 
       (.I0(sclCnt_reg[24]),
        .O(\sclCnt[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[28]_i_2 
       (.I0(sclCnt_reg[31]),
        .O(\sclCnt[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[28]_i_3 
       (.I0(sclCnt_reg[30]),
        .O(\sclCnt[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[28]_i_4 
       (.I0(sclCnt_reg[29]),
        .O(\sclCnt[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[28]_i_5 
       (.I0(sclCnt_reg[28]),
        .O(\sclCnt[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[4]_i_2 
       (.I0(sclCnt_reg[7]),
        .O(\sclCnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[4]_i_3 
       (.I0(sclCnt_reg[6]),
        .O(\sclCnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[4]_i_4 
       (.I0(sclCnt_reg[5]),
        .O(\sclCnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[4]_i_5 
       (.I0(sclCnt_reg[4]),
        .O(\sclCnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[8]_i_2 
       (.I0(sclCnt_reg[11]),
        .O(\sclCnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[8]_i_3 
       (.I0(sclCnt_reg[10]),
        .O(\sclCnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[8]_i_4 
       (.I0(sclCnt_reg[9]),
        .O(\sclCnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[8]_i_5 
       (.I0(sclCnt_reg[8]),
        .O(\sclCnt[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[0] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[0]_i_3_n_7 ),
        .Q(sclCnt_reg[0]),
        .R(sclCnt0));
  CARRY4 \sclCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\sclCnt_reg[0]_i_3_n_0 ,\sclCnt_reg[0]_i_3_n_1 ,\sclCnt_reg[0]_i_3_n_2 ,\sclCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[0]_i_3_n_4 ,\sclCnt_reg[0]_i_3_n_5 ,\sclCnt_reg[0]_i_3_n_6 ,\sclCnt_reg[0]_i_3_n_7 }),
        .S({\sclCnt[0]_i_4_n_0 ,\sclCnt[0]_i_5_n_0 ,\sclCnt[0]_i_6_n_0 ,\sclCnt[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[10] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[8]_i_1_n_5 ),
        .Q(sclCnt_reg[10]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[11] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[8]_i_1_n_4 ),
        .Q(sclCnt_reg[11]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[12] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[12]_i_1_n_7 ),
        .Q(sclCnt_reg[12]),
        .R(sclCnt0));
  CARRY4 \sclCnt_reg[12]_i_1 
       (.CI(\sclCnt_reg[8]_i_1_n_0 ),
        .CO({\sclCnt_reg[12]_i_1_n_0 ,\sclCnt_reg[12]_i_1_n_1 ,\sclCnt_reg[12]_i_1_n_2 ,\sclCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[12]_i_1_n_4 ,\sclCnt_reg[12]_i_1_n_5 ,\sclCnt_reg[12]_i_1_n_6 ,\sclCnt_reg[12]_i_1_n_7 }),
        .S({\sclCnt[12]_i_2_n_0 ,\sclCnt[12]_i_3_n_0 ,\sclCnt[12]_i_4_n_0 ,\sclCnt[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[13] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[12]_i_1_n_6 ),
        .Q(sclCnt_reg[13]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[14] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[12]_i_1_n_5 ),
        .Q(sclCnt_reg[14]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[15] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[12]_i_1_n_4 ),
        .Q(sclCnt_reg[15]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[16] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[16]_i_1_n_7 ),
        .Q(sclCnt_reg[16]),
        .R(sclCnt0));
  CARRY4 \sclCnt_reg[16]_i_1 
       (.CI(\sclCnt_reg[12]_i_1_n_0 ),
        .CO({\sclCnt_reg[16]_i_1_n_0 ,\sclCnt_reg[16]_i_1_n_1 ,\sclCnt_reg[16]_i_1_n_2 ,\sclCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[16]_i_1_n_4 ,\sclCnt_reg[16]_i_1_n_5 ,\sclCnt_reg[16]_i_1_n_6 ,\sclCnt_reg[16]_i_1_n_7 }),
        .S({\sclCnt[16]_i_2_n_0 ,\sclCnt[16]_i_3_n_0 ,\sclCnt[16]_i_4_n_0 ,\sclCnt[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[17] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[16]_i_1_n_6 ),
        .Q(sclCnt_reg[17]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[18] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[16]_i_1_n_5 ),
        .Q(sclCnt_reg[18]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[19] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[16]_i_1_n_4 ),
        .Q(sclCnt_reg[19]),
        .R(sclCnt0));
  FDSE #(
    .INIT(1'b0)) 
    \sclCnt_reg[1] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[0]_i_3_n_6 ),
        .Q(sclCnt_reg[1]),
        .S(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[20] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[20]_i_1_n_7 ),
        .Q(sclCnt_reg[20]),
        .R(sclCnt0));
  CARRY4 \sclCnt_reg[20]_i_1 
       (.CI(\sclCnt_reg[16]_i_1_n_0 ),
        .CO({\sclCnt_reg[20]_i_1_n_0 ,\sclCnt_reg[20]_i_1_n_1 ,\sclCnt_reg[20]_i_1_n_2 ,\sclCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[20]_i_1_n_4 ,\sclCnt_reg[20]_i_1_n_5 ,\sclCnt_reg[20]_i_1_n_6 ,\sclCnt_reg[20]_i_1_n_7 }),
        .S({\sclCnt[20]_i_2_n_0 ,\sclCnt[20]_i_3_n_0 ,\sclCnt[20]_i_4_n_0 ,\sclCnt[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[21] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[20]_i_1_n_6 ),
        .Q(sclCnt_reg[21]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[22] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[20]_i_1_n_5 ),
        .Q(sclCnt_reg[22]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[23] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[20]_i_1_n_4 ),
        .Q(sclCnt_reg[23]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[24] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[24]_i_1_n_7 ),
        .Q(sclCnt_reg[24]),
        .R(sclCnt0));
  CARRY4 \sclCnt_reg[24]_i_1 
       (.CI(\sclCnt_reg[20]_i_1_n_0 ),
        .CO({\sclCnt_reg[24]_i_1_n_0 ,\sclCnt_reg[24]_i_1_n_1 ,\sclCnt_reg[24]_i_1_n_2 ,\sclCnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[24]_i_1_n_4 ,\sclCnt_reg[24]_i_1_n_5 ,\sclCnt_reg[24]_i_1_n_6 ,\sclCnt_reg[24]_i_1_n_7 }),
        .S({\sclCnt[24]_i_2_n_0 ,\sclCnt[24]_i_3_n_0 ,\sclCnt[24]_i_4_n_0 ,\sclCnt[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[25] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[24]_i_1_n_6 ),
        .Q(sclCnt_reg[25]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[26] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[24]_i_1_n_5 ),
        .Q(sclCnt_reg[26]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[27] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[24]_i_1_n_4 ),
        .Q(sclCnt_reg[27]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[28] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[28]_i_1_n_7 ),
        .Q(sclCnt_reg[28]),
        .R(sclCnt0));
  CARRY4 \sclCnt_reg[28]_i_1 
       (.CI(\sclCnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_sclCnt_reg[28]_i_1_CO_UNCONNECTED [3],\sclCnt_reg[28]_i_1_n_1 ,\sclCnt_reg[28]_i_1_n_2 ,\sclCnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[28]_i_1_n_4 ,\sclCnt_reg[28]_i_1_n_5 ,\sclCnt_reg[28]_i_1_n_6 ,\sclCnt_reg[28]_i_1_n_7 }),
        .S({\sclCnt[28]_i_2_n_0 ,\sclCnt[28]_i_3_n_0 ,\sclCnt[28]_i_4_n_0 ,\sclCnt[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[29] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[28]_i_1_n_6 ),
        .Q(sclCnt_reg[29]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[2] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[0]_i_3_n_5 ),
        .Q(sclCnt_reg[2]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[30] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[28]_i_1_n_5 ),
        .Q(sclCnt_reg[30]),
        .R(sclCnt0));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[31] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[28]_i_1_n_4 ),
        .Q(sclCnt_reg[31]),
        .R(sclCnt0));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[3] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[0]_i_3_n_4 ),
        .Q(sclCnt_reg[3]),
        .S(sclCnt0));
  FDSE #(
    .INIT(1'b0)) 
    \sclCnt_reg[4] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[4]_i_1_n_7 ),
        .Q(sclCnt_reg[4]),
        .S(sclCnt0));
  CARRY4 \sclCnt_reg[4]_i_1 
       (.CI(\sclCnt_reg[0]_i_3_n_0 ),
        .CO({\sclCnt_reg[4]_i_1_n_0 ,\sclCnt_reg[4]_i_1_n_1 ,\sclCnt_reg[4]_i_1_n_2 ,\sclCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[4]_i_1_n_4 ,\sclCnt_reg[4]_i_1_n_5 ,\sclCnt_reg[4]_i_1_n_6 ,\sclCnt_reg[4]_i_1_n_7 }),
        .S({\sclCnt[4]_i_2_n_0 ,\sclCnt[4]_i_3_n_0 ,\sclCnt[4]_i_4_n_0 ,\sclCnt[4]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[5] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[4]_i_1_n_6 ),
        .Q(sclCnt_reg[5]),
        .S(sclCnt0));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[6] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[4]_i_1_n_5 ),
        .Q(sclCnt_reg[6]),
        .S(sclCnt0));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[7] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[4]_i_1_n_4 ),
        .Q(sclCnt_reg[7]),
        .S(sclCnt0));
  FDRE #(
    .INIT(1'b1)) 
    \sclCnt_reg[8] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[8]_i_1_n_7 ),
        .Q(sclCnt_reg[8]),
        .R(sclCnt0));
  CARRY4 \sclCnt_reg[8]_i_1 
       (.CI(\sclCnt_reg[4]_i_1_n_0 ),
        .CO({\sclCnt_reg[8]_i_1_n_0 ,\sclCnt_reg[8]_i_1_n_1 ,\sclCnt_reg[8]_i_1_n_2 ,\sclCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sclCnt_reg[8]_i_1_n_4 ,\sclCnt_reg[8]_i_1_n_5 ,\sclCnt_reg[8]_i_1_n_6 ,\sclCnt_reg[8]_i_1_n_7 }),
        .S({\sclCnt[8]_i_2_n_0 ,\sclCnt[8]_i_3_n_0 ,\sclCnt[8]_i_4_n_0 ,\sclCnt[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \sclCnt_reg[9] 
       (.C(clk_100_IBUF_BUFG),
        .CE(\sclCnt[0]_i_2_n_0 ),
        .D(\sclCnt_reg[8]_i_1_n_6 ),
        .Q(sclCnt_reg[9]),
        .R(sclCnt0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \subState[0]_i_1 
       (.I0(\subState[1]_i_2_n_0 ),
        .I1(\subState_reg_n_0_[0] ),
        .O(\subState[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \subState[1]_i_1 
       (.I0(\subState_reg_n_0_[0] ),
        .I1(\subState[1]_i_2_n_0 ),
        .I2(\subState_reg_n_0_[1] ),
        .O(\subState[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \subState[1]_i_2 
       (.I0(\subState[1]_i_3_n_0 ),
        .I1(\subState[1]_i_4_n_0 ),
        .I2(\subState[1]_i_5_n_0 ),
        .I3(\subState[1]_i_6_n_0 ),
        .I4(\subState[1]_i_7_n_0 ),
        .I5(\subState[1]_i_8_n_0 ),
        .O(\subState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \subState[1]_i_3 
       (.I0(sclCnt_reg[19]),
        .I1(sclCnt_reg[20]),
        .I2(sclCnt_reg[18]),
        .I3(sclCnt_reg[22]),
        .I4(sclCnt_reg[23]),
        .I5(sclCnt_reg[21]),
        .O(\subState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \subState[1]_i_4 
       (.I0(sclCnt_reg[13]),
        .I1(sclCnt_reg[14]),
        .I2(sclCnt_reg[12]),
        .I3(sclCnt_reg[16]),
        .I4(sclCnt_reg[17]),
        .I5(sclCnt_reg[15]),
        .O(\subState[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \subState[1]_i_5 
       (.I0(sclCnt_reg[7]),
        .I1(sclCnt_reg[8]),
        .I2(sclCnt_reg[6]),
        .I3(sclCnt_reg[10]),
        .I4(sclCnt_reg[11]),
        .I5(sclCnt_reg[9]),
        .O(\subState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \subState[1]_i_6 
       (.I0(sclCnt_reg[1]),
        .I1(sclCnt_reg[2]),
        .I2(sclCnt_reg[0]),
        .I3(sclCnt_reg[4]),
        .I4(sclCnt_reg[5]),
        .I5(sclCnt_reg[3]),
        .O(\subState[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \subState[1]_i_7 
       (.I0(sclCnt_reg[28]),
        .I1(sclCnt_reg[29]),
        .I2(sclCnt_reg[27]),
        .I3(sclCnt_reg[31]),
        .I4(sclCnt_reg[30]),
        .O(\subState[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \subState[1]_i_8 
       (.I0(sclCnt_reg[24]),
        .I1(sclCnt_reg[26]),
        .I2(sclCnt_reg[25]),
        .O(\subState[1]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \subState_reg[0] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\subState[0]_i_1_n_0 ),
        .Q(\subState_reg_n_0_[0] ),
        .R(\FSM_onehot_st_reg_n_0_[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \subState_reg[1] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\subState[1]_i_1_n_0 ),
        .Q(\subState_reg_n_0_[1] ),
        .R(\FSM_onehot_st_reg_n_0_[0] ));
endmodule

module ad_processor
   (\capture_data_retimed_reg[31]_i_3 ,
    CLK,
    SR,
    RST_IBUF,
    \capture_data_retimed_reg[31]_i_3_0 );
  output \capture_data_retimed_reg[31]_i_3 ;
  input CLK;
  input [0:0]SR;
  input RST_IBUF;
  input \capture_data_retimed_reg[31]_i_3_0 ;

  wire CLK;
  wire RST_IBUF;
  wire [0:0]SR;
  wire \capture_data_retimed_reg[31]_i_3 ;
  wire \capture_data_retimed_reg[31]_i_3_0 ;
  wire load_data;
  wire \st[0]_i_1_n_0 ;
  wire \st_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \capture_data_retimed[31]_i_4 
       (.I0(load_data),
        .I1(\st_reg_n_0_[0] ),
        .I2(RST_IBUF),
        .I3(\capture_data_retimed_reg[31]_i_3_0 ),
        .O(\capture_data_retimed_reg[31]_i_3 ));
  FDRE #(
    .INIT(1'b0)) 
    load_data_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\st_reg_n_0_[0] ),
        .Q(load_data),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \st[0]_i_1 
       (.I0(\st_reg_n_0_[0] ),
        .I1(RST_IBUF),
        .O(\st[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \st_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\st[0]_i_1_n_0 ),
        .Q(\st_reg_n_0_[0] ),
        .R(1'b0));
endmodule

module axi_crossbar_v2_1_addr_arbiter_sasd
   (m_valid_i,
    SR,
    aa_grant_rnw,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    \m_ready_d_reg[2] ,
    \m_atarget_hot_reg[3] ,
    Q,
    \m_atarget_hot_reg[3]_0 ,
    \m_atarget_hot_reg[3]_1 ,
    p_0_out,
    \m_ready_d_reg[2]_0 ,
    \gen_axilite.s_axi_bvalid_i_reg ,
    D,
    \m_atarget_hot_reg[3]_2 ,
    \m_atarget_hot_reg[3]_3 ,
    \m_ready_d_reg[0] ,
    \m_ready_d_reg[1] ,
    s_ready_i_reg,
    s_axi_bvalid,
    m_axi_awvalid,
    mi_awvalid_en,
    m_axi_arvalid,
    mi_arvalid_en,
    s_axi_awready,
    s_axi_arready,
    s_axi_wready,
    s_axi_rvalid,
    E,
    m_axi_wvalid,
    m_axi_bready,
    \gen_axilite.s_axi_bvalid_i_reg_0 ,
    \gen_axilite.s_axi_awready_i_reg ,
    aclk,
    \m_ready_d_reg[2]_1 ,
    aresetn_d_reg,
    s_axi_awvalid,
    s_axi_arvalid,
    m_ready_d,
    \gen_axilite.s_axi_awready_i_reg_0 ,
    \m_atarget_enc_reg[0] ,
    \m_atarget_enc_reg[1] ,
    m_axi_wready,
    mi_wready,
    \m_atarget_enc_reg[0]_0 ,
    m_axi_bvalid,
    mi_bvalid,
    s_axi_wvalid,
    s_axi_bready,
    \gen_axilite.s_axi_arready_i_reg ,
    m_ready_d_0,
    \gen_axilite.s_axi_rvalid_i_reg ,
    \gen_axilite.s_axi_bvalid_i_reg_1 ,
    \m_atarget_hot_reg[3]_4 ,
    \gen_axilite.s_axi_awready_i_reg_1 ,
    s_axi_rready,
    \m_payload_i_reg[0] ,
    sr_rvalid,
    \gen_axilite.s_axi_awready_i_reg_2 ,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awprot,
    s_axi_arprot);
  output m_valid_i;
  output [0:0]SR;
  output aa_grant_rnw;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  output \m_ready_d_reg[2] ;
  output \m_atarget_hot_reg[3] ;
  output [34:0]Q;
  output \m_atarget_hot_reg[3]_0 ;
  output \m_atarget_hot_reg[3]_1 ;
  output [0:0]p_0_out;
  output \m_ready_d_reg[2]_0 ;
  output \gen_axilite.s_axi_bvalid_i_reg ;
  output [3:0]D;
  output \m_atarget_hot_reg[3]_2 ;
  output \m_atarget_hot_reg[3]_3 ;
  output \m_ready_d_reg[0] ;
  output \m_ready_d_reg[1] ;
  output s_ready_i_reg;
  output [0:0]s_axi_bvalid;
  output [2:0]m_axi_awvalid;
  output mi_awvalid_en;
  output [2:0]m_axi_arvalid;
  output mi_arvalid_en;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_wready;
  output [0:0]s_axi_rvalid;
  output [0:0]E;
  output [2:0]m_axi_wvalid;
  output [2:0]m_axi_bready;
  output \gen_axilite.s_axi_bvalid_i_reg_0 ;
  output \gen_axilite.s_axi_awready_i_reg ;
  input aclk;
  input \m_ready_d_reg[2]_1 ;
  input aresetn_d_reg;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input [2:0]m_ready_d;
  input \gen_axilite.s_axi_awready_i_reg_0 ;
  input \m_atarget_enc_reg[0] ;
  input [1:0]\m_atarget_enc_reg[1] ;
  input [0:0]m_axi_wready;
  input [0:0]mi_wready;
  input \m_atarget_enc_reg[0]_0 ;
  input [0:0]m_axi_bvalid;
  input [0:0]mi_bvalid;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_bready;
  input \gen_axilite.s_axi_arready_i_reg ;
  input [1:0]m_ready_d_0;
  input \gen_axilite.s_axi_rvalid_i_reg ;
  input \gen_axilite.s_axi_bvalid_i_reg_1 ;
  input [3:0]\m_atarget_hot_reg[3]_4 ;
  input \gen_axilite.s_axi_awready_i_reg_1 ;
  input [0:0]s_axi_rready;
  input [0:0]\m_payload_i_reg[0] ;
  input sr_rvalid;
  input \gen_axilite.s_axi_awready_i_reg_2 ;
  input [31:0]s_axi_awaddr;
  input [31:0]s_axi_araddr;
  input [2:0]s_axi_awprot;
  input [2:0]s_axi_arprot;

  wire [3:0]D;
  wire [0:0]E;
  wire [34:0]Q;
  wire [0:0]SR;
  wire aa_grant_any;
  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d_reg;
  wire \gen_axilite.s_axi_arready_i_reg ;
  wire \gen_axilite.s_axi_awready_i_reg ;
  wire \gen_axilite.s_axi_awready_i_reg_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_1 ;
  wire \gen_axilite.s_axi_awready_i_reg_2 ;
  wire \gen_axilite.s_axi_bvalid_i_i_3_n_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg ;
  wire \gen_axilite.s_axi_bvalid_i_reg_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_1 ;
  wire \gen_axilite.s_axi_rvalid_i_reg ;
  wire \gen_no_arbiter.grant_rnw_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_valid_i_i_2_n_0 ;
  wire \m_atarget_enc_reg[0] ;
  wire \m_atarget_enc_reg[0]_0 ;
  wire [1:0]\m_atarget_enc_reg[1] ;
  wire \m_atarget_hot[3]_i_7_n_0 ;
  wire \m_atarget_hot[3]_i_8_n_0 ;
  wire \m_atarget_hot_reg[3] ;
  wire \m_atarget_hot_reg[3]_0 ;
  wire \m_atarget_hot_reg[3]_1 ;
  wire \m_atarget_hot_reg[3]_2 ;
  wire \m_atarget_hot_reg[3]_3 ;
  wire [3:0]\m_atarget_hot_reg[3]_4 ;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire [0:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [0:0]\m_payload_i_reg[0] ;
  wire [2:0]m_ready_d;
  wire [1:0]m_ready_d_0;
  wire \m_ready_d_reg[0] ;
  wire \m_ready_d_reg[1] ;
  wire \m_ready_d_reg[2] ;
  wire \m_ready_d_reg[2]_0 ;
  wire \m_ready_d_reg[2]_1 ;
  wire m_valid_i;
  wire mi_arvalid_en;
  wire mi_awvalid_en;
  wire [0:0]mi_bvalid;
  wire [0:0]mi_wready;
  wire p_0_in1_in;
  wire [0:0]p_0_out;
  wire [48:1]s_amesg;
  wire \s_arvalid_reg[0]_i_1_n_0 ;
  wire \s_arvalid_reg_reg_n_0_[0] ;
  wire s_awvalid_reg;
  wire \s_awvalid_reg[0]_i_1_n_0 ;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i;
  wire s_ready_i0;
  wire s_ready_i_reg;
  wire [0:0]\splitter_ar/s_ready_i0 ;
  wire sr_rvalid;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_axilite.s_axi_arready_i_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_0[1]),
        .O(mi_arvalid_en));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \gen_axilite.s_axi_awready_i_i_1 
       (.I0(mi_awvalid_en),
        .I1(\m_atarget_hot_reg[3]_4 [3]),
        .I2(mi_bvalid),
        .I3(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ),
        .I4(mi_wready),
        .O(\gen_axilite.s_axi_awready_i_reg ));
  LUT6 #(
    .INIT(64'hAFAFC000AFAF0000)) 
    \gen_axilite.s_axi_bvalid_i_i_1 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg ),
        .I1(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ),
        .I2(\m_atarget_hot_reg[3]_4 [3]),
        .I3(mi_wready),
        .I4(mi_bvalid),
        .I5(mi_awvalid_en),
        .O(\gen_axilite.s_axi_bvalid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \gen_axilite.s_axi_bvalid_i_i_2 
       (.I0(s_axi_bready),
        .I1(m_ready_d[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(\gen_axilite.s_axi_bvalid_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \gen_axilite.s_axi_bvalid_i_i_3 
       (.I0(m_ready_d[1]),
        .I1(s_axi_wvalid),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_axilite.s_axi_bvalid_i_i_4 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[2]),
        .O(mi_awvalid_en));
  LUT6 #(
    .INIT(64'hFDFCFDFF01000100)) 
    \gen_no_arbiter.grant_rnw_i_1 
       (.I0(s_awvalid_reg),
        .I1(m_valid_i),
        .I2(aa_grant_any),
        .I3(s_axi_arvalid),
        .I4(s_axi_awvalid),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.grant_rnw_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.grant_rnw_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_i_1_n_0 ),
        .Q(aa_grant_rnw),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[10]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[9]),
        .O(s_amesg[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[11]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[10]),
        .O(s_amesg[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[12]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[11]),
        .O(s_amesg[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[13]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[12]),
        .O(s_amesg[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[14]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[13]),
        .O(s_amesg[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[15]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[14]),
        .O(s_amesg[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[16]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[15]),
        .O(s_amesg[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[17]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[16]),
        .O(s_amesg[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[18]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[17]),
        .O(s_amesg[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[19]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[18]),
        .O(s_amesg[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[1]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[0]),
        .O(s_amesg[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[20]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[19]),
        .O(s_amesg[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[21]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[20]),
        .O(s_amesg[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[22]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[21]),
        .O(s_amesg[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[23]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[22]),
        .O(s_amesg[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[24]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[23]),
        .O(s_amesg[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[25]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[24]),
        .O(s_amesg[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[26]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[25]),
        .O(s_amesg[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[27]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[26]),
        .O(s_amesg[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[28]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[27]),
        .O(s_amesg[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[29]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[28]),
        .O(s_amesg[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[2]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[1]),
        .O(s_amesg[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[30]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[29]),
        .O(s_amesg[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[31]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[30]),
        .O(s_amesg[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_1 
       (.I0(aresetn_d_reg),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_2 
       (.I0(aa_grant_any),
        .O(p_0_in1_in));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[32]_i_3 
       (.I0(s_axi_awaddr[31]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[31]),
        .O(s_amesg[32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[3]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[2]),
        .O(s_amesg[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[46]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_arprot[0]),
        .O(s_amesg[46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[47]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_arprot[1]),
        .O(s_amesg[47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[48]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_arprot[2]),
        .O(s_amesg[48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[4]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[3]),
        .O(s_amesg[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[5]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[4]),
        .O(s_amesg[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[6]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[5]),
        .O(s_amesg[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[7]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[6]),
        .O(s_amesg[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[8]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[7]),
        .O(s_amesg[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_arbiter.m_amesg_i[9]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_awvalid_reg),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[8]),
        .O(s_amesg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[10] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[10]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[11] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[11]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[12] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[12]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[13] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[13]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[14] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[14]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[15] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[15]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[16] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[16]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[17] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[17]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[18] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[18]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[19] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[19]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[1] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[1]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[20] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[20]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[21] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[21]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[22] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[22]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[23] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[23]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[24] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[24]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[25] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[25]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[26] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[26]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[27] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[27]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[28] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[28]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[29] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[29]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[2] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[2]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[30] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[30]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[31] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[31]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[32] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[32]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[3] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[46] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[46]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[47] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[47]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[48] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[48]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[4] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[4]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[5] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[5]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[6] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[7] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[7]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[8] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[8]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[9] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[9]),
        .Q(Q[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000005545FFFF)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_1 
       (.I0(\gen_no_arbiter.m_valid_i_i_2_n_0 ),
        .I1(\m_ready_d_reg[2]_1 ),
        .I2(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I3(aa_grant_rnw),
        .I4(m_valid_i),
        .I5(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h55FF5557)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_2 
       (.I0(aresetn_d_reg),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(aa_grant_any),
        .I4(m_valid_i),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_grant_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ),
        .Q(aa_grant_any),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAAFFCFAAAA)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(aa_grant_any),
        .I1(aa_grant_rnw),
        .I2(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I3(\m_ready_d_reg[2]_1 ),
        .I4(m_valid_i),
        .I5(\gen_no_arbiter.m_valid_i_i_2_n_0 ),
        .O(\gen_no_arbiter.m_valid_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hA8008800)) 
    \gen_no_arbiter.m_valid_i_i_2 
       (.I0(\splitter_ar/s_ready_i0 ),
        .I1(m_ready_d_0[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(\gen_axilite.s_axi_arready_i_reg ),
        .O(\gen_no_arbiter.m_valid_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_i_1_n_0 ),
        .Q(m_valid_i),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(m_valid_i),
        .I1(aa_grant_any),
        .I2(aresetn_d_reg),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_atarget_hot[0]_i_1 
       (.I0(\m_atarget_hot_reg[3] ),
        .I1(\m_atarget_hot_reg[3]_2 ),
        .I2(\m_atarget_hot_reg[3]_3 ),
        .I3(aa_grant_any),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_atarget_hot[1]_i_1 
       (.I0(aa_grant_any),
        .I1(\m_atarget_hot_reg[3]_3 ),
        .I2(\m_atarget_hot_reg[3]_2 ),
        .I3(\m_atarget_hot_reg[3]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_atarget_hot[2]_i_1 
       (.I0(\m_atarget_hot_reg[3]_0 ),
        .I1(\m_atarget_hot_reg[3]_2 ),
        .I2(\m_atarget_hot_reg[3]_3 ),
        .I3(aa_grant_any),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0002AAAAAAAAAAAA)) 
    \m_atarget_hot[3]_i_1 
       (.I0(aa_grant_any),
        .I1(\m_atarget_hot_reg[3]_0 ),
        .I2(\m_atarget_hot_reg[3] ),
        .I3(\m_atarget_hot_reg[3]_1 ),
        .I4(\m_atarget_hot_reg[3]_2 ),
        .I5(\m_atarget_hot_reg[3]_3 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \m_atarget_hot[3]_i_2 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(\m_atarget_hot[3]_i_7_n_0 ),
        .I5(\m_atarget_hot[3]_i_8_n_0 ),
        .O(\m_atarget_hot_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \m_atarget_hot[3]_i_3 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(\m_atarget_hot[3]_i_7_n_0 ),
        .I5(\m_atarget_hot[3]_i_8_n_0 ),
        .O(\m_atarget_hot_reg[3] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \m_atarget_hot[3]_i_4 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(\m_atarget_hot[3]_i_7_n_0 ),
        .I5(\m_atarget_hot[3]_i_8_n_0 ),
        .O(\m_atarget_hot_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \m_atarget_hot[3]_i_5 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[31]),
        .I5(Q[30]),
        .O(\m_atarget_hot_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_atarget_hot[3]_i_6 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(\m_atarget_hot_reg[3]_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \m_atarget_hot[3]_i_7 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\m_atarget_hot[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \m_atarget_hot[3]_i_8 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\m_atarget_hot[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [0]),
        .I1(m_ready_d_0[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[1]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [1]),
        .I1(m_ready_d_0[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[2]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [2]),
        .I1(m_ready_d_0[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [0]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[1]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [1]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[2]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [2]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[0]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[0]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[1]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[2]_INST_0 
       (.I0(\m_atarget_hot_reg[3]_4 [2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[2]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(s_axi_wvalid),
        .I3(m_ready_d[1]),
        .I4(\m_atarget_hot_reg[3]_4 [0]),
        .O(m_axi_wvalid[0]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \m_axi_wvalid[1]_INST_0 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(s_axi_wvalid),
        .I3(m_ready_d[1]),
        .I4(\m_atarget_hot_reg[3]_4 [1]),
        .O(m_axi_wvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \m_axi_wvalid[2]_INST_0 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(s_axi_wvalid),
        .I3(m_ready_d[1]),
        .I4(\m_atarget_hot_reg[3]_4 [2]),
        .O(m_axi_wvalid[2]));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \m_payload_i[34]_i_1 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_0[0]),
        .I3(s_axi_rready),
        .I4(sr_rvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    \m_ready_d[0]_i_1 
       (.I0(\gen_axilite.s_axi_arready_i_reg ),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .I4(aresetn_d_reg),
        .I5(\splitter_ar/s_ready_i0 ),
        .O(\m_ready_d_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \m_ready_d[1]_i_1 
       (.I0(\gen_axilite.s_axi_arready_i_reg ),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .I4(aresetn_d_reg),
        .I5(\splitter_ar/s_ready_i0 ),
        .O(\m_ready_d_reg[1] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \m_ready_d[1]_i_2 
       (.I0(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ),
        .I1(\m_atarget_enc_reg[0] ),
        .I2(\m_atarget_enc_reg[1] [1]),
        .I3(m_axi_wready),
        .I4(\m_atarget_enc_reg[1] [0]),
        .I5(mi_wready),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \m_ready_d[1]_i_3__0 
       (.I0(s_axi_rready),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(\m_payload_i_reg[0] ),
        .I4(sr_rvalid),
        .I5(m_ready_d_0[0]),
        .O(\splitter_ar/s_ready_i0 ));
  LUT5 #(
    .INIT(32'hCCCCECCC)) 
    \m_ready_d[2]_i_2 
       (.I0(\gen_axilite.s_axi_awready_i_reg_1 ),
        .I1(m_ready_d[1]),
        .I2(s_axi_wvalid),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hABABABFBFBFBABFB)) 
    \m_ready_d[2]_i_3 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg ),
        .I1(\m_atarget_enc_reg[0]_0 ),
        .I2(\m_atarget_enc_reg[1] [1]),
        .I3(m_axi_bvalid),
        .I4(\m_atarget_enc_reg[1] [0]),
        .I5(mi_bvalid),
        .O(\m_ready_d_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \m_ready_d[2]_i_4 
       (.I0(m_ready_d[2]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(\gen_axilite.s_axi_awready_i_reg_0 ),
        .O(\m_ready_d_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    m_valid_i_i_2
       (.I0(\gen_axilite.s_axi_rvalid_i_reg ),
        .I1(m_ready_d_0[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(s_ready_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s_arvalid_reg[0]_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(aresetn_d_reg),
        .I3(s_ready_i),
        .O(\s_arvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arvalid_reg[0]_i_1_n_0 ),
        .Q(\s_arvalid_reg_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000B00000)) 
    \s_awvalid_reg[0]_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(\s_arvalid_reg_reg_n_0_[0] ),
        .I4(aresetn_d_reg),
        .I5(s_ready_i),
        .O(\s_awvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_awvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awvalid_reg[0]_i_1_n_0 ),
        .Q(s_awvalid_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arready[0]_INST_0 
       (.I0(aa_grant_rnw),
        .I1(s_ready_i),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_awready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_awready));
  LUT5 #(
    .INIT(32'h00200000)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(\gen_axilite.s_axi_bvalid_i_reg_1 ),
        .O(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(sr_rvalid),
        .O(s_axi_rvalid));
  LUT5 #(
    .INIT(32'h00200000)) 
    \s_axi_wready[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .I4(\gen_axilite.s_axi_awready_i_reg_2 ),
        .O(s_axi_wready));
endmodule

module axi_crossbar_v2_1_axi_crossbar
   (Q,
    \skid_buffer_reg[31] ,
    s_axi_bresp,
    s_axi_bvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    s_axi_awready,
    s_axi_arready,
    s_axi_wready,
    s_axi_rvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_rready,
    s_axi_awvalid,
    s_axi_arvalid,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_awready,
    s_axi_wvalid,
    s_axi_bready,
    m_axi_arready,
    aresetn,
    aclk,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_bresp,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awprot,
    s_axi_arprot);
  output [34:0]Q;
  output [33:0]\skid_buffer_reg[31] ;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_bvalid;
  output [2:0]m_axi_awvalid;
  output [2:0]m_axi_arvalid;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_wready;
  output [0:0]s_axi_rvalid;
  output [2:0]m_axi_wvalid;
  output [2:0]m_axi_bready;
  output [2:0]m_axi_rready;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_awready;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_bready;
  input [2:0]m_axi_arready;
  input aresetn;
  input aclk;
  input [5:0]m_axi_rresp;
  input [95:0]m_axi_rdata;
  input [2:0]m_axi_rvalid;
  input [5:0]m_axi_bresp;
  input [0:0]s_axi_rready;
  input [31:0]s_axi_awaddr;
  input [31:0]s_axi_araddr;
  input [2:0]s_axi_awprot;
  input [2:0]s_axi_arprot;

  wire [34:0]Q;
  wire aclk;
  wire aresetn;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [5:0]m_axi_bresp;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [5:0]m_axi_rresp;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire [33:0]\skid_buffer_reg[31] ;

  axi_crossbar_v2_1_crossbar_sasd \gen_sasd.crossbar_sasd_0 
       (.M_AXI_AWADDR(Q[31:0]),
        .Q(Q[34:32]),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[31] (\skid_buffer_reg[31] ));
endmodule

module axi_crossbar_v2_1_crossbar_sasd
   (M_AXI_AWADDR,
    Q,
    \skid_buffer_reg[31] ,
    s_axi_bresp,
    s_axi_bvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    s_axi_awready,
    s_axi_arready,
    s_axi_wready,
    s_axi_rvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_rready,
    s_axi_awvalid,
    s_axi_arvalid,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_awready,
    s_axi_wvalid,
    s_axi_bready,
    m_axi_arready,
    aresetn,
    aclk,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_bresp,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awprot,
    s_axi_arprot);
  output [31:0]M_AXI_AWADDR;
  output [2:0]Q;
  output [33:0]\skid_buffer_reg[31] ;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_bvalid;
  output [2:0]m_axi_awvalid;
  output [2:0]m_axi_arvalid;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_wready;
  output [0:0]s_axi_rvalid;
  output [2:0]m_axi_wvalid;
  output [2:0]m_axi_bready;
  output [2:0]m_axi_rready;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_awready;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_bready;
  input [2:0]m_axi_arready;
  input aresetn;
  input aclk;
  input [5:0]m_axi_rresp;
  input [95:0]m_axi_rdata;
  input [2:0]m_axi_rvalid;
  input [5:0]m_axi_bresp;
  input [0:0]s_axi_rready;
  input [31:0]s_axi_awaddr;
  input [31:0]s_axi_araddr;
  input [2:0]s_axi_awprot;
  input [2:0]s_axi_arprot;

  wire [31:0]M_AXI_AWADDR;
  wire [2:0]Q;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire addr_arbiter_inst_n_3;
  wire addr_arbiter_inst_n_4;
  wire addr_arbiter_inst_n_41;
  wire addr_arbiter_inst_n_42;
  wire addr_arbiter_inst_n_44;
  wire addr_arbiter_inst_n_45;
  wire addr_arbiter_inst_n_5;
  wire addr_arbiter_inst_n_50;
  wire addr_arbiter_inst_n_51;
  wire addr_arbiter_inst_n_52;
  wire addr_arbiter_inst_n_53;
  wire addr_arbiter_inst_n_54;
  wire addr_arbiter_inst_n_75;
  wire addr_arbiter_inst_n_76;
  wire aresetn;
  wire aresetn_d_reg_n_0;
  wire \gen_decerr.decerr_slave_inst_n_2 ;
  wire \gen_decerr.decerr_slave_inst_n_3 ;
  wire \gen_decerr.decerr_slave_inst_n_4 ;
  wire \gen_decerr.decerr_slave_inst_n_5 ;
  wire \gen_decerr.decerr_slave_inst_n_6 ;
  wire \gen_decerr.decerr_slave_inst_n_7 ;
  wire \gen_decerr.decerr_slave_inst_n_8 ;
  wire [1:0]m_atarget_enc;
  wire \m_atarget_enc[0]_i_1_n_0 ;
  wire \m_atarget_enc[1]_i_1_n_0 ;
  wire [3:0]m_atarget_hot;
  wire [3:0]m_atarget_hot0;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [5:0]m_axi_bresp;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [5:0]m_axi_rresp;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [1:0]m_ready_d;
  wire [2:0]m_ready_d_0;
  wire m_valid_i;
  wire mi_arvalid_en;
  wire mi_awvalid_en;
  wire [3:3]mi_bvalid;
  wire [3:3]mi_wready;
  wire [1:1]p_0_out;
  wire p_1_in;
  wire reg_slice_r_n_39;
  wire reset;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire [33:0]\skid_buffer_reg[31] ;
  wire splitter_aw_n_0;
  wire splitter_aw_n_1;
  wire splitter_aw_n_2;
  wire sr_rvalid;

  axi_crossbar_v2_1_addr_arbiter_sasd addr_arbiter_inst
       (.D(m_atarget_hot0),
        .E(p_1_in),
        .Q({Q,M_AXI_AWADDR}),
        .SR(reset),
        .aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d_reg(aresetn_d_reg_n_0),
        .\gen_axilite.s_axi_arready_i_reg (\gen_decerr.decerr_slave_inst_n_5 ),
        .\gen_axilite.s_axi_awready_i_reg (addr_arbiter_inst_n_76),
        .\gen_axilite.s_axi_awready_i_reg_0 (\gen_decerr.decerr_slave_inst_n_4 ),
        .\gen_axilite.s_axi_awready_i_reg_1 (\gen_decerr.decerr_slave_inst_n_2 ),
        .\gen_axilite.s_axi_awready_i_reg_2 (\gen_decerr.decerr_slave_inst_n_8 ),
        .\gen_axilite.s_axi_bvalid_i_reg (addr_arbiter_inst_n_45),
        .\gen_axilite.s_axi_bvalid_i_reg_0 (addr_arbiter_inst_n_75),
        .\gen_axilite.s_axi_bvalid_i_reg_1 (\gen_decerr.decerr_slave_inst_n_7 ),
        .\gen_axilite.s_axi_rvalid_i_reg (\gen_decerr.decerr_slave_inst_n_6 ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (addr_arbiter_inst_n_3),
        .\m_atarget_enc_reg[0] (splitter_aw_n_0),
        .\m_atarget_enc_reg[0]_0 (splitter_aw_n_1),
        .\m_atarget_enc_reg[1] (m_atarget_enc),
        .\m_atarget_hot_reg[3] (addr_arbiter_inst_n_5),
        .\m_atarget_hot_reg[3]_0 (addr_arbiter_inst_n_41),
        .\m_atarget_hot_reg[3]_1 (addr_arbiter_inst_n_42),
        .\m_atarget_hot_reg[3]_2 (addr_arbiter_inst_n_50),
        .\m_atarget_hot_reg[3]_3 (addr_arbiter_inst_n_51),
        .\m_atarget_hot_reg[3]_4 (m_atarget_hot),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid[2]),
        .m_axi_wready(m_axi_wready[2]),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_payload_i_reg[0] (reg_slice_r_n_39),
        .m_ready_d(m_ready_d_0),
        .m_ready_d_0(m_ready_d),
        .\m_ready_d_reg[0] (addr_arbiter_inst_n_52),
        .\m_ready_d_reg[1] (addr_arbiter_inst_n_53),
        .\m_ready_d_reg[2] (addr_arbiter_inst_n_4),
        .\m_ready_d_reg[2]_0 (addr_arbiter_inst_n_44),
        .\m_ready_d_reg[2]_1 (splitter_aw_n_2),
        .m_valid_i(m_valid_i),
        .mi_arvalid_en(mi_arvalid_en),
        .mi_awvalid_en(mi_awvalid_en),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .p_0_out(p_0_out),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(addr_arbiter_inst_n_54),
        .sr_rvalid(sr_rvalid));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d_reg_n_0),
        .R(1'b0));
  axi_crossbar_v2_1_decerr_slave \gen_decerr.decerr_slave_inst 
       (.Q(m_atarget_enc),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d_reg(aresetn_d_reg_n_0),
        .\gen_no_arbiter.m_grant_hot_i_reg[0] (\gen_decerr.decerr_slave_inst_n_2 ),
        .\m_atarget_hot_reg[3] (addr_arbiter_inst_n_75),
        .\m_atarget_hot_reg[3]_0 (addr_arbiter_inst_n_76),
        .\m_atarget_hot_reg[3]_1 (m_atarget_hot[3]),
        .m_axi_arready(m_axi_arready),
        .m_axi_awready(m_axi_awready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .\m_ready_d_reg[0] (\gen_decerr.decerr_slave_inst_n_5 ),
        .\m_ready_d_reg[1] (\gen_decerr.decerr_slave_inst_n_3 ),
        .\m_ready_d_reg[1]_0 (\gen_decerr.decerr_slave_inst_n_4 ),
        .mhandshake_r_reg(\gen_decerr.decerr_slave_inst_n_7 ),
        .mi_arvalid_en(mi_arvalid_en),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .s_ready_i_reg(\gen_decerr.decerr_slave_inst_n_6 ),
        .\skid_buffer_reg[61] (\gen_decerr.decerr_slave_inst_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hF1FFFFFF)) 
    \m_atarget_enc[0]_i_1 
       (.I0(addr_arbiter_inst_n_41),
        .I1(addr_arbiter_inst_n_5),
        .I2(addr_arbiter_inst_n_42),
        .I3(addr_arbiter_inst_n_50),
        .I4(addr_arbiter_inst_n_51),
        .O(\m_atarget_enc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hABFFFFFF)) 
    \m_atarget_enc[1]_i_1 
       (.I0(addr_arbiter_inst_n_41),
        .I1(addr_arbiter_inst_n_5),
        .I2(addr_arbiter_inst_n_42),
        .I3(addr_arbiter_inst_n_50),
        .I4(addr_arbiter_inst_n_51),
        .O(\m_atarget_enc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[0]_i_1_n_0 ),
        .Q(m_atarget_enc[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[1]_i_1_n_0 ),
        .Q(m_atarget_enc[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[0]),
        .Q(m_atarget_hot[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[1]),
        .Q(m_atarget_hot[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[2]),
        .Q(m_atarget_hot[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[3]),
        .Q(m_atarget_hot[3]),
        .R(reset));
  axi_register_slice_v2_1_axic_register_slice__parameterized8 reg_slice_r
       (.E(p_1_in),
        .Q(m_atarget_enc),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .\m_atarget_hot_reg[2] (m_atarget_hot[2:0]),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .\m_ready_d_reg[0] (addr_arbiter_inst_n_54),
        .\skid_buffer_reg[31]_0 ({\skid_buffer_reg[31] ,reg_slice_r_n_39}),
        .sr_rvalid(sr_rvalid));
  LUT5 #(
    .INIT(32'hFCAFFCA0)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(m_axi_bresp[2]),
        .I1(m_axi_bresp[4]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_axi_bresp[0]),
        .O(s_axi_bresp[0]));
  LUT5 #(
    .INIT(32'hFCAFFCA0)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(m_axi_bresp[3]),
        .I1(m_axi_bresp[5]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_axi_bresp[1]),
        .O(s_axi_bresp[1]));
  axi_crossbar_v2_1_splitter__parameterized0 splitter_ar
       (.aclk(aclk),
        .\gen_no_arbiter.grant_rnw_reg (addr_arbiter_inst_n_53),
        .\gen_no_arbiter.grant_rnw_reg_0 (addr_arbiter_inst_n_52),
        .m_ready_d(m_ready_d));
  axi_crossbar_v2_1_splitter splitter_aw
       (.Q(m_atarget_enc[0]),
        .aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d_reg(aresetn_d_reg_n_0),
        .\gen_axilite.s_axi_awready_i_reg (\gen_decerr.decerr_slave_inst_n_4 ),
        .\gen_axilite.s_axi_bvalid_i_reg (\gen_decerr.decerr_slave_inst_n_3 ),
        .\m_atarget_enc_reg[1] (addr_arbiter_inst_n_44),
        .m_axi_bvalid(m_axi_bvalid[1:0]),
        .m_axi_wready(m_axi_wready[1:0]),
        .m_ready_d(m_ready_d_0),
        .\m_ready_d_reg[0]_0 (addr_arbiter_inst_n_45),
        .\m_ready_d_reg[1]_0 (splitter_aw_n_0),
        .\m_ready_d_reg[1]_1 (splitter_aw_n_2),
        .\m_ready_d_reg[1]_2 (addr_arbiter_inst_n_3),
        .\m_ready_d_reg[2]_0 (splitter_aw_n_1),
        .\m_ready_d_reg[2]_1 (addr_arbiter_inst_n_4),
        .m_valid_i(m_valid_i),
        .mi_awvalid_en(mi_awvalid_en),
        .p_0_out(p_0_out));
endmodule

module axi_crossbar_v2_1_decerr_slave
   (mi_bvalid,
    mi_wready,
    \gen_no_arbiter.m_grant_hot_i_reg[0] ,
    \m_ready_d_reg[1] ,
    \m_ready_d_reg[1]_0 ,
    \m_ready_d_reg[0] ,
    s_ready_i_reg,
    mhandshake_r_reg,
    \skid_buffer_reg[61] ,
    SR,
    \m_atarget_hot_reg[3] ,
    aclk,
    \m_atarget_hot_reg[3]_0 ,
    m_axi_wready,
    Q,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_arready,
    m_axi_rvalid,
    aa_rready,
    mi_arvalid_en,
    \m_atarget_hot_reg[3]_1 ,
    aresetn_d_reg);
  output [0:0]mi_bvalid;
  output [0:0]mi_wready;
  output \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  output \m_ready_d_reg[1] ;
  output \m_ready_d_reg[1]_0 ;
  output \m_ready_d_reg[0] ;
  output s_ready_i_reg;
  output mhandshake_r_reg;
  output \skid_buffer_reg[61] ;
  input [0:0]SR;
  input \m_atarget_hot_reg[3] ;
  input aclk;
  input \m_atarget_hot_reg[3]_0 ;
  input [2:0]m_axi_wready;
  input [1:0]Q;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_awready;
  input [2:0]m_axi_arready;
  input [2:0]m_axi_rvalid;
  input aa_rready;
  input mi_arvalid_en;
  input [0:0]\m_atarget_hot_reg[3]_1 ;
  input aresetn_d_reg;

  wire [1:0]Q;
  wire [0:0]SR;
  wire aa_rready;
  wire aclk;
  wire aresetn_d_reg;
  wire \gen_axilite.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_rvalid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  wire \m_atarget_hot_reg[3] ;
  wire \m_atarget_hot_reg[3]_0 ;
  wire [0:0]\m_atarget_hot_reg[3]_1 ;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_bvalid;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire \m_ready_d_reg[0] ;
  wire \m_ready_d_reg[1] ;
  wire \m_ready_d_reg[1]_0 ;
  wire mhandshake_r_reg;
  wire [3:3]mi_arready;
  wire mi_arvalid_en;
  wire [0:0]mi_bvalid;
  wire [3:3]mi_rvalid;
  wire [0:0]mi_wready;
  wire s_ready_i_reg;
  wire \skid_buffer_reg[61] ;

  LUT5 #(
    .INIT(32'hA02AA0AA)) 
    \gen_axilite.s_axi_arready_i_i_1 
       (.I0(aresetn_d_reg),
        .I1(\m_atarget_hot_reg[3]_1 ),
        .I2(mi_arready),
        .I3(mi_rvalid),
        .I4(mi_arvalid_en),
        .O(\gen_axilite.s_axi_arready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_hot_reg[3]_0 ),
        .Q(mi_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_hot_reg[3] ),
        .Q(mi_bvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h5C50F0F0)) 
    \gen_axilite.s_axi_rvalid_i_i_1 
       (.I0(aa_rready),
        .I1(mi_arvalid_en),
        .I2(mi_rvalid),
        .I3(mi_arready),
        .I4(\m_atarget_hot_reg[3]_1 ),
        .O(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_rvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ),
        .Q(mi_rvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_ready_d[1]_i_2__0 
       (.I0(mi_arready),
        .I1(m_axi_arready[2]),
        .I2(Q[1]),
        .I3(m_axi_arready[1]),
        .I4(Q[0]),
        .I5(m_axi_arready[0]),
        .O(\m_ready_d_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_ready_d[1]_i_5 
       (.I0(mi_bvalid),
        .I1(m_axi_bvalid[2]),
        .I2(Q[1]),
        .I3(m_axi_bvalid[1]),
        .I4(Q[0]),
        .I5(m_axi_bvalid[0]),
        .O(\m_ready_d_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_ready_d[2]_i_5 
       (.I0(mi_wready),
        .I1(m_axi_wready[2]),
        .I2(Q[1]),
        .I3(m_axi_wready[1]),
        .I4(Q[0]),
        .I5(m_axi_wready[0]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_ready_d[2]_i_7 
       (.I0(mi_wready),
        .I1(m_axi_awready[2]),
        .I2(Q[1]),
        .I3(m_axi_awready[1]),
        .I4(Q[0]),
        .I5(m_axi_awready[0]),
        .O(\m_ready_d_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    m_valid_i_i_3
       (.I0(m_axi_rvalid[2]),
        .I1(mi_rvalid),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rvalid[0]),
        .I5(m_axi_rvalid[1]),
        .O(s_ready_i_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_bvalid[0]_INST_0_i_1 
       (.I0(mi_bvalid),
        .I1(m_axi_bvalid[2]),
        .I2(Q[1]),
        .I3(m_axi_bvalid[1]),
        .I4(Q[0]),
        .I5(m_axi_bvalid[0]),
        .O(mhandshake_r_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_wready[0]_INST_0_i_1 
       (.I0(mi_wready),
        .I1(m_axi_wready[2]),
        .I2(Q[1]),
        .I3(m_axi_wready[1]),
        .I4(Q[0]),
        .I5(m_axi_wready[0]),
        .O(\skid_buffer_reg[61] ));
endmodule

module axi_crossbar_v2_1_splitter
   (\m_ready_d_reg[1]_0 ,
    \m_ready_d_reg[2]_0 ,
    \m_ready_d_reg[1]_1 ,
    m_ready_d,
    m_axi_wready,
    Q,
    m_axi_bvalid,
    mi_awvalid_en,
    \gen_axilite.s_axi_awready_i_reg ,
    \m_ready_d_reg[0]_0 ,
    \gen_axilite.s_axi_bvalid_i_reg ,
    aresetn_d_reg,
    \m_ready_d_reg[1]_2 ,
    \m_atarget_enc_reg[1] ,
    \m_ready_d_reg[2]_1 ,
    m_valid_i,
    aa_grant_rnw,
    p_0_out,
    aclk);
  output \m_ready_d_reg[1]_0 ;
  output \m_ready_d_reg[2]_0 ;
  output \m_ready_d_reg[1]_1 ;
  output [2:0]m_ready_d;
  input [1:0]m_axi_wready;
  input [0:0]Q;
  input [1:0]m_axi_bvalid;
  input mi_awvalid_en;
  input \gen_axilite.s_axi_awready_i_reg ;
  input \m_ready_d_reg[0]_0 ;
  input \gen_axilite.s_axi_bvalid_i_reg ;
  input aresetn_d_reg;
  input \m_ready_d_reg[1]_2 ;
  input \m_atarget_enc_reg[1] ;
  input \m_ready_d_reg[2]_1 ;
  input m_valid_i;
  input aa_grant_rnw;
  input [0:0]p_0_out;
  input aclk;

  wire [0:0]Q;
  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d_reg;
  wire \gen_axilite.s_axi_awready_i_reg ;
  wire \gen_axilite.s_axi_bvalid_i_reg ;
  wire \m_atarget_enc_reg[1] ;
  wire [1:0]m_axi_bvalid;
  wire [1:0]m_axi_wready;
  wire [2:0]m_ready_d;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[2]_i_1_n_0 ;
  wire \m_ready_d_reg[0]_0 ;
  wire \m_ready_d_reg[1]_0 ;
  wire \m_ready_d_reg[1]_1 ;
  wire \m_ready_d_reg[1]_2 ;
  wire \m_ready_d_reg[2]_0 ;
  wire \m_ready_d_reg[2]_1 ;
  wire m_valid_i;
  wire mi_awvalid_en;
  wire [0:0]p_0_out;

  LUT6 #(
    .INIT(64'h22022202AA0A2202)) 
    \m_ready_d[0]_i_1 
       (.I0(aresetn_d_reg),
        .I1(\m_ready_d_reg[1]_2 ),
        .I2(\m_atarget_enc_reg[1] ),
        .I3(m_ready_d[0]),
        .I4(\m_ready_d_reg[2]_1 ),
        .I5(m_ready_d[2]),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0200000000000)) 
    \m_ready_d[1]_i_1 
       (.I0(m_valid_i),
        .I1(aa_grant_rnw),
        .I2(aresetn_d_reg),
        .I3(p_0_out),
        .I4(m_ready_d[1]),
        .I5(\m_ready_d_reg[1]_1 ),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15FF151515FF15FF)) 
    \m_ready_d[1]_i_3 
       (.I0(m_ready_d[2]),
        .I1(mi_awvalid_en),
        .I2(\gen_axilite.s_axi_awready_i_reg ),
        .I3(m_ready_d[0]),
        .I4(\m_ready_d_reg[0]_0 ),
        .I5(\gen_axilite.s_axi_bvalid_i_reg ),
        .O(\m_ready_d_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_ready_d[1]_i_4 
       (.I0(m_axi_wready[1]),
        .I1(Q),
        .I2(m_axi_wready[0]),
        .O(\m_ready_d_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h22A222A2000022A2)) 
    \m_ready_d[2]_i_1 
       (.I0(aresetn_d_reg),
        .I1(\m_ready_d_reg[1]_2 ),
        .I2(\m_atarget_enc_reg[1] ),
        .I3(m_ready_d[0]),
        .I4(\m_ready_d_reg[2]_1 ),
        .I5(m_ready_d[2]),
        .O(\m_ready_d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_ready_d[2]_i_6 
       (.I0(m_axi_bvalid[1]),
        .I1(Q),
        .I2(m_axi_bvalid[0]),
        .O(\m_ready_d_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[2]_i_1_n_0 ),
        .Q(m_ready_d[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_splitter" *) 
module axi_crossbar_v2_1_splitter__parameterized0
   (m_ready_d,
    \gen_no_arbiter.grant_rnw_reg ,
    aclk,
    \gen_no_arbiter.grant_rnw_reg_0 );
  output [1:0]m_ready_d;
  input \gen_no_arbiter.grant_rnw_reg ;
  input aclk;
  input \gen_no_arbiter.grant_rnw_reg_0 ;

  wire aclk;
  wire \gen_no_arbiter.grant_rnw_reg ;
  wire \gen_no_arbiter.grant_rnw_reg_0 ;
  wire [1:0]m_ready_d;

  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_reg_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_reg ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_axi_protocol_converter
   (\skid_buffer_reg[0] ,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \skid_buffer_reg[0]_0 ,
    Q,
    \skid_buffer_reg[61] ,
    \gen_no_arbiter.m_amesg_i_reg[48] ,
    \skid_buffer_reg[61]_0 ,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_awvalid,
    m_axi_awready,
    m_axi_arready,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    aresetn);
  output \skid_buffer_reg[0] ;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output \skid_buffer_reg[0]_0 ;
  output [22:0]Q;
  output [13:0]\skid_buffer_reg[61] ;
  output [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  output [46:0]\skid_buffer_reg[61]_0 ;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_awvalid;
  input m_axi_awready;
  input m_axi_arready;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input aresetn;

  wire [22:0]Q;
  wire aclk;
  wire aresetn;
  wire [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire \skid_buffer_reg[0] ;
  wire \skid_buffer_reg[0]_0 ;
  wire [13:0]\skid_buffer_reg[61] ;
  wire [46:0]\skid_buffer_reg[61]_0 ;

  axi_protocol_converter_v2_1_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .\gen_no_arbiter.m_amesg_i_reg[48] (\gen_no_arbiter.m_amesg_i_reg[48] ),
        .in(in),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[0] (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0]_0 ),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[0] (\skid_buffer_reg[0] ),
        .\skid_buffer_reg[0]_0 (\skid_buffer_reg[0]_0 ),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61] ),
        .\skid_buffer_reg[61]_0 (\skid_buffer_reg[61]_0 ));
endmodule

module axi_protocol_converter_v2_1_b2s
   (\skid_buffer_reg[0] ,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \skid_buffer_reg[0]_0 ,
    Q,
    \skid_buffer_reg[61] ,
    \gen_no_arbiter.m_amesg_i_reg[48] ,
    \skid_buffer_reg[61]_0 ,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_awvalid,
    m_axi_awready,
    m_axi_arready,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    aresetn);
  output \skid_buffer_reg[0] ;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output \skid_buffer_reg[0]_0 ;
  output [22:0]Q;
  output [13:0]\skid_buffer_reg[61] ;
  output [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  output [46:0]\skid_buffer_reg[61]_0 ;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_awvalid;
  input m_axi_awready;
  input m_axi_arready;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input aresetn;

  wire [22:0]Q;
  wire \RD.ar_channel_0_n_3 ;
  wire \RD.ar_channel_0_n_4 ;
  wire \RD.ar_channel_0_n_5 ;
  wire \RD.ar_channel_0_n_8 ;
  wire \RD.r_channel_0_n_0 ;
  wire \RD.r_channel_0_n_1 ;
  wire SI_REG_n_10;
  wire SI_REG_n_11;
  wire SI_REG_n_128;
  wire SI_REG_n_129;
  wire SI_REG_n_130;
  wire SI_REG_n_131;
  wire SI_REG_n_134;
  wire SI_REG_n_138;
  wire SI_REG_n_139;
  wire SI_REG_n_140;
  wire SI_REG_n_141;
  wire SI_REG_n_143;
  wire SI_REG_n_145;
  wire SI_REG_n_149;
  wire SI_REG_n_150;
  wire SI_REG_n_151;
  wire SI_REG_n_152;
  wire SI_REG_n_153;
  wire SI_REG_n_154;
  wire SI_REG_n_155;
  wire SI_REG_n_156;
  wire SI_REG_n_157;
  wire SI_REG_n_158;
  wire SI_REG_n_159;
  wire SI_REG_n_160;
  wire SI_REG_n_161;
  wire SI_REG_n_162;
  wire SI_REG_n_163;
  wire SI_REG_n_164;
  wire SI_REG_n_165;
  wire SI_REG_n_166;
  wire SI_REG_n_167;
  wire SI_REG_n_168;
  wire SI_REG_n_169;
  wire SI_REG_n_170;
  wire SI_REG_n_171;
  wire SI_REG_n_172;
  wire SI_REG_n_173;
  wire SI_REG_n_174;
  wire SI_REG_n_175;
  wire SI_REG_n_176;
  wire SI_REG_n_177;
  wire SI_REG_n_178;
  wire SI_REG_n_179;
  wire SI_REG_n_180;
  wire SI_REG_n_181;
  wire SI_REG_n_182;
  wire SI_REG_n_183;
  wire SI_REG_n_184;
  wire SI_REG_n_185;
  wire SI_REG_n_66;
  wire SI_REG_n_67;
  wire SI_REG_n_68;
  wire SI_REG_n_69;
  wire SI_REG_n_70;
  wire SI_REG_n_71;
  wire SI_REG_n_72;
  wire SI_REG_n_73;
  wire SI_REG_n_8;
  wire SI_REG_n_9;
  wire \WR.aw_channel_0_n_4 ;
  wire \WR.aw_channel_0_n_7 ;
  wire \WR.b_channel_0_n_0 ;
  wire \WR.b_channel_0_n_1 ;
  wire \WR.b_channel_0_n_2 ;
  wire \WR.b_channel_0_n_4 ;
  wire aclk;
  wire [1:0]\ar_cmd_fsm_0/state ;
  wire \ar_pipe/p_1_in ;
  wire areset_d1;
  wire aresetn;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire \aw_pipe/p_1_in ;
  wire [11:0]b_awid;
  wire [3:0]b_awlen;
  wire b_push;
  wire \cmd_translator_0/incr_cmd_0/sel_first ;
  wire \cmd_translator_0/incr_cmd_0/sel_first_2 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 ;
  wire [2:1]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [2:1]\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ;
  wire [2:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [2:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 ;
  wire [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire r_push;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire [1:0]si_rs_arsize;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire [1:0]si_rs_awsize;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire \skid_buffer_reg[0] ;
  wire \skid_buffer_reg[0]_0 ;
  wire [13:0]\skid_buffer_reg[61] ;
  wire [46:0]\skid_buffer_reg[61]_0 ;
  wire [2:2]wrap_cnt;

  axi_protocol_converter_v2_1_b2s_ar_channel \RD.ar_channel_0 
       (.D(\cmd_translator_0/wrap_cmd_0/wrap_second_len [2]),
        .E(\ar_pipe/p_1_in ),
        .I42({SI_REG_n_161,SI_REG_n_162,SI_REG_n_163}),
        .Q(\ar_cmd_fsm_0/state ),
        .S({SI_REG_n_70,SI_REG_n_71,SI_REG_n_72,SI_REG_n_73}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_offset_r_reg[2] (\RD.ar_channel_0_n_8 ),
        .\axaddr_offset_r_reg[3] ({\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [1:0]}),
        .\cnt_read_reg[4]_rep__0 (\RD.r_channel_0_n_1 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (SI_REG_n_149),
        .\m_payload_i_reg[11] ({SI_REG_n_128,SI_REG_n_129,SI_REG_n_130,SI_REG_n_131}),
        .\m_payload_i_reg[35] (SI_REG_n_160),
        .\m_payload_i_reg[35]_0 (SI_REG_n_165),
        .\m_payload_i_reg[35]_1 (SI_REG_n_166),
        .\m_payload_i_reg[35]_2 (SI_REG_n_150),
        .\m_payload_i_reg[36] (SI_REG_n_164),
        .\m_payload_i_reg[38] (SI_REG_n_184),
        .\m_payload_i_reg[44] (SI_REG_n_145),
        .\m_payload_i_reg[44]_0 (SI_REG_n_152),
        .\m_payload_i_reg[47] (SI_REG_n_151),
        .\m_payload_i_reg[47]_0 ({\cmd_translator_0/wrap_cmd_0/axaddr_offset [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset [1:0]}),
        .\m_payload_i_reg[5] (SI_REG_n_175),
        .\m_payload_i_reg[61] ({s_arid,si_rs_arlen,si_rs_arburst,si_rs_arsize,si_rs_araddr}),
        .\m_payload_i_reg[6] ({SI_REG_n_176,SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180,SI_REG_n_181,SI_REG_n_182}),
        .\r_arid_r_reg[11] (s_arid_r),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first ),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep (\RD.ar_channel_0_n_4 ),
        .\state_reg[0]_rep_0 (\RD.ar_channel_0_n_5 ),
        .\wrap_boundary_axaddr_r_reg[0] (\RD.ar_channel_0_n_3 ),
        .\wrap_second_len_r_reg[1] (\cmd_translator_0/wrap_cmd_0/wrap_second_len [1]),
        .\wrap_second_len_r_reg[2] ({\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [2],\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [0]}),
        .\wrap_second_len_r_reg[2]_0 (SI_REG_n_143));
  axi_protocol_converter_v2_1_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_rep__2_rep__0 (\RD.r_channel_0_n_0 ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] ({si_rs_rid,si_rs_rlast}),
        .\state_reg[0]_rep (\RD.r_channel_0_n_1 ));
  axi_register_slice_v2_1_axi_register_slice SI_REG
       (.D(wrap_cnt),
        .E(\aw_pipe/p_1_in ),
        .I42({SI_REG_n_161,SI_REG_n_162,SI_REG_n_163}),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,si_rs_awsize,Q,si_rs_awaddr}),
        .S({SI_REG_n_8,SI_REG_n_9,SI_REG_n_10,SI_REG_n_11}),
        .SR(SI_REG_n_185),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr0({SI_REG_n_154,SI_REG_n_155,SI_REG_n_156}),
        .\axaddr_incr_reg[11] ({SI_REG_n_66,SI_REG_n_67,SI_REG_n_68,SI_REG_n_69}),
        .\axaddr_incr_reg[11]_0 ({SI_REG_n_128,SI_REG_n_129,SI_REG_n_130,SI_REG_n_131}),
        .\axaddr_incr_reg[1] (SI_REG_n_153),
        .\axaddr_incr_reg[1]_0 (SI_REG_n_160),
        .\axaddr_incr_reg[2] (SI_REG_n_157),
        .\axaddr_incr_reg[2]_0 (SI_REG_n_164),
        .\axaddr_incr_reg[3] (SI_REG_n_158),
        .\axaddr_incr_reg[3]_0 (SI_REG_n_165),
        .\axaddr_incr_reg[4] (SI_REG_n_159),
        .\axaddr_incr_reg[4]_0 (SI_REG_n_166),
        .\axaddr_incr_reg[7] ({SI_REG_n_70,SI_REG_n_71,SI_REG_n_72,SI_REG_n_73}),
        .axaddr_offset({\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [1:0]}),
        .\axaddr_offset_r_reg[2] (SI_REG_n_167),
        .\axaddr_offset_r_reg[2]_0 (SI_REG_n_175),
        .\axaddr_offset_r_reg[2]_1 (\WR.aw_channel_0_n_7 ),
        .\axaddr_offset_r_reg[2]_2 (\RD.ar_channel_0_n_8 ),
        .\axaddr_offset_r_reg[3] ({\cmd_translator_0/wrap_cmd_0/axaddr_offset [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset [1:0]}),
        .\axaddr_offset_r_reg[3]_0 ({\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 [1:0]}),
        .\axaddr_offset_r_reg[3]_1 ({\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [1:0]}),
        .\axlen_cnt_reg[3] (SI_REG_n_140),
        .\axlen_cnt_reg[3]_0 (SI_REG_n_151),
        .b_push(b_push),
        .\cnt_read_reg[3]_rep__3_rep (\RD.r_channel_0_n_0 ),
        .\gen_no_arbiter.m_amesg_i_reg[12] (SI_REG_n_183),
        .\gen_no_arbiter.m_amesg_i_reg[12]_0 (SI_REG_n_184),
        .\m_payload_i_reg[0] (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[2] ({si_rs_rresp,si_rs_rdata}),
        .next_pending_r_reg(SI_REG_n_141),
        .next_pending_r_reg_0(SI_REG_n_152),
        .out(si_rs_bid),
        .r_push_r_reg({si_rs_rid,si_rs_rlast}),
        .\s_arid_r_reg[11] ({s_arid,si_rs_arlen,si_rs_arburst,si_rs_arsize,\gen_no_arbiter.m_amesg_i_reg[48] ,si_rs_araddr}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .\s_bresp_acc_reg[1] (si_rs_bresp),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .sel_first_0(\cmd_translator_0/incr_cmd_0/sel_first ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[0] (\skid_buffer_reg[0] ),
        .\skid_buffer_reg[0]_0 (\skid_buffer_reg[0]_0 ),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61] ),
        .\skid_buffer_reg[61]_0 (\skid_buffer_reg[61]_0 ),
        .\state_reg[0]_rep (\RD.ar_channel_0_n_5 ),
        .\state_reg[1] (\aw_cmd_fsm_0/state ),
        .\state_reg[1]_0 (\ar_cmd_fsm_0/state ),
        .\state_reg[1]_rep (\RD.ar_channel_0_n_4 ),
        .\state_reg[1]_rep_0 (\WR.aw_channel_0_n_4 ),
        .\state_reg[1]_rep_1 (\RD.ar_channel_0_n_3 ),
        .\state_reg[1]_rep_2 (\ar_pipe/p_1_in ),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_168,SI_REG_n_169,SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173,SI_REG_n_174}),
        .\wrap_boundary_axaddr_r_reg[6]_0 ({SI_REG_n_176,SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180,SI_REG_n_181,SI_REG_n_182}),
        .\wrap_cnt_r_reg[2] (SI_REG_n_134),
        .\wrap_cnt_r_reg[2]_0 (SI_REG_n_143),
        .\wrap_cnt_r_reg[2]_1 (SI_REG_n_145),
        .wrap_second_len(\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 [1]),
        .\wrap_second_len_r_reg[0] (SI_REG_n_138),
        .\wrap_second_len_r_reg[0]_0 (SI_REG_n_149),
        .\wrap_second_len_r_reg[1] (\cmd_translator_0/wrap_cmd_0/wrap_second_len [1]),
        .\wrap_second_len_r_reg[2] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 [2]),
        .\wrap_second_len_r_reg[2]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len [2]),
        .\wrap_second_len_r_reg[2]_1 ({\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 [2],\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 [0]}),
        .\wrap_second_len_r_reg[2]_2 ({\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [2],\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [0]}),
        .\wrap_second_len_r_reg[3] (SI_REG_n_139),
        .\wrap_second_len_r_reg[3]_0 (SI_REG_n_150));
  axi_protocol_converter_v2_1_b2s_aw_channel \WR.aw_channel_0 
       (.D(wrap_cnt),
        .E(\aw_pipe/p_1_in ),
        .Q(\aw_cmd_fsm_0/state ),
        .S({SI_REG_n_8,SI_REG_n_9,SI_REG_n_10,SI_REG_n_11}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr0({SI_REG_n_154,SI_REG_n_155,SI_REG_n_156}),
        .\axaddr_offset_r_reg[2] (\WR.aw_channel_0_n_7 ),
        .\axaddr_offset_r_reg[3] ({\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 [1:0]}),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__1 (\WR.b_channel_0_n_2 ),
        .\cnt_read_reg[0]_rep__2 (\WR.b_channel_0_n_0 ),
        .\cnt_read_reg[1]_rep__1 (\WR.b_channel_0_n_4 ),
        .\cnt_read_reg[1]_rep__2 (\WR.b_channel_0_n_1 ),
        .in({b_awid,b_awlen}),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[0] (SI_REG_n_138),
        .\m_payload_i_reg[11] ({SI_REG_n_66,SI_REG_n_67,SI_REG_n_68,SI_REG_n_69}),
        .\m_payload_i_reg[35] (SI_REG_n_153),
        .\m_payload_i_reg[35]_0 (SI_REG_n_158),
        .\m_payload_i_reg[35]_1 (SI_REG_n_159),
        .\m_payload_i_reg[35]_2 (SI_REG_n_139),
        .\m_payload_i_reg[36] (SI_REG_n_157),
        .\m_payload_i_reg[38] (SI_REG_n_183),
        .\m_payload_i_reg[44] (SI_REG_n_134),
        .\m_payload_i_reg[46] (SI_REG_n_141),
        .\m_payload_i_reg[47] ({\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [1:0]}),
        .\m_payload_i_reg[47]_0 (SI_REG_n_140),
        .\m_payload_i_reg[5] (SI_REG_n_167),
        .\m_payload_i_reg[61] ({s_awid,si_rs_awlen,si_rs_awburst,si_rs_awsize,si_rs_awaddr}),
        .\m_payload_i_reg[6] ({SI_REG_n_168,SI_REG_n_169,SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173,SI_REG_n_174}),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[0] (\WR.aw_channel_0_n_4 ),
        .\wrap_second_len_r_reg[1] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 [1]),
        .\wrap_second_len_r_reg[2] ({\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 [2],\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 [0]}),
        .\wrap_second_len_r_reg[2]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 [2]));
  axi_protocol_converter_v2_1_b2s_b_channel \WR.b_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__1 (\WR.b_channel_0_n_2 ),
        .\cnt_read_reg[0]_rep__2 (\WR.b_channel_0_n_0 ),
        .\cnt_read_reg[1]_rep__1 (\WR.b_channel_0_n_4 ),
        .\cnt_read_reg[1]_rep__2 (\WR.b_channel_0_n_1 ),
        .in({b_awid,b_awlen}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[1] (si_rs_bresp));
  FDRE #(
    .INIT(1'b0)) 
    areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(SI_REG_n_185),
        .Q(areset_d1),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_b2s_ar_channel
   (\wrap_second_len_r_reg[1] ,
    Q,
    \wrap_boundary_axaddr_r_reg[0] ,
    \state_reg[0]_rep ,
    \state_reg[0]_rep_0 ,
    \wrap_second_len_r_reg[2] ,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[3] ,
    r_push,
    sel_first,
    m_axi_arvalid,
    r_rlast,
    E,
    m_axi_araddr,
    \r_arid_r_reg[11] ,
    aclk,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[47] ,
    si_rs_arvalid,
    \m_payload_i_reg[61] ,
    m_axi_arready,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[36] ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[35]_1 ,
    D,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[35]_2 ,
    \m_payload_i_reg[5] ,
    \m_payload_i_reg[44]_0 ,
    areset_d1,
    \cnt_read_reg[4]_rep__0 ,
    \m_payload_i_reg[38] ,
    \wrap_second_len_r_reg[2]_0 ,
    \m_payload_i_reg[6] ,
    I42,
    S,
    \m_payload_i_reg[11] );
  output [0:0]\wrap_second_len_r_reg[1] ;
  output [1:0]Q;
  output \wrap_boundary_axaddr_r_reg[0] ;
  output \state_reg[0]_rep ;
  output \state_reg[0]_rep_0 ;
  output [1:0]\wrap_second_len_r_reg[2] ;
  output \axaddr_offset_r_reg[2] ;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output r_push;
  output sel_first;
  output m_axi_arvalid;
  output r_rlast;
  output [0:0]E;
  output [11:0]m_axi_araddr;
  output [11:0]\r_arid_r_reg[11] ;
  input aclk;
  input \m_payload_i_reg[44] ;
  input \m_payload_i_reg[47] ;
  input si_rs_arvalid;
  input [30:0]\m_payload_i_reg[61] ;
  input m_axi_arready;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[36] ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[35]_1 ;
  input [0:0]D;
  input \m_payload_i_reg[0] ;
  input [2:0]\m_payload_i_reg[47]_0 ;
  input \m_payload_i_reg[35]_2 ;
  input \m_payload_i_reg[5] ;
  input \m_payload_i_reg[44]_0 ;
  input areset_d1;
  input \cnt_read_reg[4]_rep__0 ;
  input \m_payload_i_reg[38] ;
  input [0:0]\wrap_second_len_r_reg[2]_0 ;
  input [6:0]\m_payload_i_reg[6] ;
  input [2:0]I42;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[11] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]I42;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_0;
  wire ar_cmd_fsm_0_n_1;
  wire ar_cmd_fsm_0_n_14;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_19;
  wire ar_cmd_fsm_0_n_2;
  wire ar_cmd_fsm_0_n_20;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_6;
  wire areset_d1;
  wire \axaddr_offset_r_reg[2] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_3;
  wire cmd_translator_0_n_4;
  wire cmd_translator_0_n_7;
  wire \cnt_read_reg[4]_rep__0 ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \m_payload_i_reg[0] ;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[35]_1 ;
  wire \m_payload_i_reg[35]_2 ;
  wire \m_payload_i_reg[36] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[44]_0 ;
  wire \m_payload_i_reg[47] ;
  wire [2:0]\m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[5] ;
  wire [30:0]\m_payload_i_reg[61] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [11:0]\r_arid_r_reg[11] ;
  wire r_push;
  wire r_rlast;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep_0 ;
  wire \wrap_boundary_axaddr_r_reg[0] ;
  wire [2:2]\wrap_cmd_0/axaddr_offset ;
  wire [2:2]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:1]\wrap_cmd_0/wrap_second_len_r ;
  wire wrap_next_pending;
  wire [0:0]\wrap_second_len_r_reg[1] ;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [0:0]\wrap_second_len_r_reg[2]_0 ;

  axi_protocol_converter_v2_1_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D({ar_cmd_fsm_0_n_0,ar_cmd_fsm_0_n_1,ar_cmd_fsm_0_n_2}),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[0] (ar_cmd_fsm_0_n_22),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2] ),
        .\axaddr_offset_r_reg[2]_0 (\wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\wrap_cmd_0/axaddr_offset_r }),
        .\axaddr_wrap_reg[0] (ar_cmd_fsm_0_n_20),
        .\axlen_cnt_reg[0] (ar_cmd_fsm_0_n_19),
        .\axlen_cnt_reg[4] (ar_cmd_fsm_0_n_21),
        .\axlen_cnt_reg[6] (cmd_translator_0_n_3),
        .\axlen_cnt_reg[7] (ar_cmd_fsm_0_n_6),
        .\cnt_read_reg[4]_rep__0 (\cnt_read_reg[4]_rep__0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (E),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35]_2 ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[44]_0 (\m_payload_i_reg[44]_0 ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[61] [17],\m_payload_i_reg[61] [14]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[5] (\m_payload_i_reg[5] ),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .r_push_r_reg(r_push),
        .s_axburst_eq0_reg(ar_cmd_fsm_0_n_14),
        .s_axburst_eq1_reg(ar_cmd_fsm_0_n_17),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_7),
        .sel_first_i(sel_first_i),
        .sel_first_reg(cmd_translator_0_n_2),
        .sel_first_reg_0(sel_first),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep_0 (\state_reg[0]_rep ),
        .\state_reg[0]_rep_1 (\state_reg[0]_rep_0 ),
        .\state_reg[0]_rep_2 (cmd_translator_0_n_4),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[2] (D),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len [3],\wrap_second_len_r_reg[1] ,\wrap_cmd_0/wrap_second_len [0]}),
        .\wrap_second_len_r_reg[3]_0 ({\wrap_cmd_0/wrap_second_len_r [3],\wrap_cmd_0/wrap_second_len_r [1],\wrap_second_len_r_reg[2] [0]}));
  axi_protocol_converter_v2_1_b2s_cmd_translator_2 cmd_translator_0
       (.D({\m_payload_i_reg[47]_0 [2],\wrap_cmd_0/axaddr_offset ,\m_payload_i_reg[47]_0 [1:0]}),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .I42(I42),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\wrap_cmd_0/axaddr_offset_r ,\axaddr_offset_r_reg[3] [1:0]}),
        .\axlen_cnt_reg[0] (cmd_translator_0_n_3),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[35]_1 (\m_payload_i_reg[35]_1 ),
        .\m_payload_i_reg[36] (\m_payload_i_reg[36] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (ar_cmd_fsm_0_n_14),
        .\m_payload_i_reg[39]_0 (ar_cmd_fsm_0_n_17),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44]_0 ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[61] [18:0]),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(ar_cmd_fsm_0_n_21),
        .m_valid_i_reg_0(ar_cmd_fsm_0_n_19),
        .m_valid_i_reg_1(ar_cmd_fsm_0_n_20),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .next_pending_r_reg_0(cmd_translator_0_n_4),
        .r_rlast(r_rlast),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(sel_first),
        .sel_first_reg_2(ar_cmd_fsm_0_n_22),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep (\state_reg[0]_rep_0 ),
        .\state_reg[1] (cmd_translator_0_n_7),
        .\state_reg[1]_0 (ar_cmd_fsm_0_n_6),
        .\state_reg[1]_rep (\state_reg[0]_rep ),
        .\state_reg[1]_rep_0 (r_push),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len_r [3],\wrap_second_len_r_reg[2] [1],\wrap_cmd_0/wrap_second_len_r [1],\wrap_second_len_r_reg[2] [0]}),
        .\wrap_second_len_r_reg[3]_0 ({\wrap_cmd_0/wrap_second_len [3],D,\wrap_second_len_r_reg[1] ,\wrap_cmd_0/wrap_second_len [0]}),
        .\wrap_second_len_r_reg[3]_1 ({ar_cmd_fsm_0_n_0,\wrap_second_len_r_reg[2]_0 ,ar_cmd_fsm_0_n_1,ar_cmd_fsm_0_n_2}));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [19]),
        .Q(\r_arid_r_reg[11] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [29]),
        .Q(\r_arid_r_reg[11] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [30]),
        .Q(\r_arid_r_reg[11] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [20]),
        .Q(\r_arid_r_reg[11] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [21]),
        .Q(\r_arid_r_reg[11] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [22]),
        .Q(\r_arid_r_reg[11] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [23]),
        .Q(\r_arid_r_reg[11] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [24]),
        .Q(\r_arid_r_reg[11] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [25]),
        .Q(\r_arid_r_reg[11] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [26]),
        .Q(\r_arid_r_reg[11] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [27]),
        .Q(\r_arid_r_reg[11] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [28]),
        .Q(\r_arid_r_reg[11] [9]),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_b2s_aw_channel
   (\wrap_second_len_r_reg[1] ,
    Q,
    b_push,
    \wrap_boundary_axaddr_r_reg[0] ,
    \wrap_second_len_r_reg[2] ,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[3] ,
    sel_first,
    E,
    m_axi_awvalid,
    m_axi_awaddr,
    in,
    aclk,
    \m_payload_i_reg[44] ,
    si_rs_awvalid,
    \m_payload_i_reg[61] ,
    \cnt_read_reg[0]_rep__2 ,
    \cnt_read_reg[1]_rep__2 ,
    m_axi_awready,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[36] ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[35]_1 ,
    D,
    \wrap_second_len_r_reg[2]_0 ,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[47] ,
    \m_payload_i_reg[35]_2 ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[5] ,
    \m_payload_i_reg[46] ,
    areset_d1,
    \cnt_read_reg[1]_rep__1 ,
    \cnt_read_reg[0]_rep__1 ,
    \m_payload_i_reg[38] ,
    \m_payload_i_reg[6] ,
    axaddr_incr0,
    S,
    \m_payload_i_reg[11] );
  output [0:0]\wrap_second_len_r_reg[1] ;
  output [1:0]Q;
  output b_push;
  output \wrap_boundary_axaddr_r_reg[0] ;
  output [1:0]\wrap_second_len_r_reg[2] ;
  output \axaddr_offset_r_reg[2] ;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output sel_first;
  output [0:0]E;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [15:0]in;
  input aclk;
  input \m_payload_i_reg[44] ;
  input si_rs_awvalid;
  input [30:0]\m_payload_i_reg[61] ;
  input \cnt_read_reg[0]_rep__2 ;
  input \cnt_read_reg[1]_rep__2 ;
  input m_axi_awready;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[36] ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[35]_1 ;
  input [0:0]D;
  input [0:0]\wrap_second_len_r_reg[2]_0 ;
  input \m_payload_i_reg[0] ;
  input [2:0]\m_payload_i_reg[47] ;
  input \m_payload_i_reg[35]_2 ;
  input \m_payload_i_reg[47]_0 ;
  input \m_payload_i_reg[5] ;
  input \m_payload_i_reg[46] ;
  input areset_d1;
  input \cnt_read_reg[1]_rep__1 ;
  input \cnt_read_reg[0]_rep__1 ;
  input \m_payload_i_reg[38] ;
  input [6:0]\m_payload_i_reg[6] ;
  input [2:0]axaddr_incr0;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[11] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_1;
  wire aw_cmd_fsm_0_n_11;
  wire aw_cmd_fsm_0_n_12;
  wire aw_cmd_fsm_0_n_13;
  wire aw_cmd_fsm_0_n_14;
  wire aw_cmd_fsm_0_n_15;
  wire aw_cmd_fsm_0_n_17;
  wire aw_cmd_fsm_0_n_19;
  wire aw_cmd_fsm_0_n_23;
  wire aw_cmd_fsm_0_n_24;
  wire aw_cmd_fsm_0_n_25;
  wire aw_cmd_fsm_0_n_26;
  wire aw_cmd_fsm_0_n_27;
  wire aw_cmd_fsm_0_n_29;
  wire aw_cmd_fsm_0_n_6;
  wire [2:0]axaddr_incr0;
  wire \axaddr_offset_r_reg[2] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire b_push;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_3;
  wire cmd_translator_0_n_4;
  wire cmd_translator_0_n_5;
  wire cmd_translator_0_n_6;
  wire cmd_translator_0_n_7;
  wire cmd_translator_0_n_8;
  wire cmd_translator_0_n_9;
  wire \cnt_read_reg[0]_rep__1 ;
  wire \cnt_read_reg[0]_rep__2 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire \cnt_read_reg[1]_rep__2 ;
  wire [15:0]in;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire \m_payload_i_reg[0] ;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[35]_1 ;
  wire \m_payload_i_reg[35]_2 ;
  wire \m_payload_i_reg[36] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[46] ;
  wire [2:0]\m_payload_i_reg[47] ;
  wire \m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[5] ;
  wire [30:0]\m_payload_i_reg[61] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire \wrap_boundary_axaddr_r_reg[0] ;
  wire [2:2]\wrap_cmd_0/axaddr_offset ;
  wire [2:2]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:1]\wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]wrap_cnt;
  wire wrap_next_pending;
  wire [0:0]\wrap_second_len_r_reg[1] ;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [0:0]\wrap_second_len_r_reg[2]_0 ;

  axi_protocol_converter_v2_1_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D({wrap_cnt[3],aw_cmd_fsm_0_n_1,wrap_cnt[0]}),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .Q(Q),
        .S({aw_cmd_fsm_0_n_12,aw_cmd_fsm_0_n_13,aw_cmd_fsm_0_n_14,aw_cmd_fsm_0_n_15}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[0] (aw_cmd_fsm_0_n_27),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2] ),
        .\axaddr_offset_r_reg[2]_0 (\wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\wrap_cmd_0/axaddr_offset_r }),
        .\axaddr_wrap_reg[0] (aw_cmd_fsm_0_n_25),
        .\axaddr_wrap_reg[11] (aw_cmd_fsm_0_n_29),
        .\axlen_cnt_reg[0] (aw_cmd_fsm_0_n_17),
        .\axlen_cnt_reg[0]_0 (aw_cmd_fsm_0_n_24),
        .\axlen_cnt_reg[0]_1 (cmd_translator_0_n_6),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_9),
        .\axlen_cnt_reg[4] (aw_cmd_fsm_0_n_11),
        .\axlen_cnt_reg[4]_0 (aw_cmd_fsm_0_n_26),
        .\axlen_cnt_reg[4]_1 (cmd_translator_0_n_3),
        .\axlen_cnt_reg[4]_2 (cmd_translator_0_n_7),
        .\axlen_cnt_reg[7] (aw_cmd_fsm_0_n_6),
        .\cnt_read_reg[0]_rep__1 (\cnt_read_reg[0]_rep__1 ),
        .\cnt_read_reg[0]_rep__2 (\cnt_read_reg[0]_rep__2 ),
        .\cnt_read_reg[1]_rep__1 (\cnt_read_reg[1]_rep__1 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[0] (b_push),
        .\m_payload_i_reg[0]_0 (E),
        .\m_payload_i_reg[0]_1 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35]_2 ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[61] [17],\m_payload_i_reg[61] [15:12],\m_payload_i_reg[61] [3:0]}),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[5] (\m_payload_i_reg[5] ),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .next_pending_r_reg_0(cmd_translator_0_n_0),
        .s_axburst_eq0_reg(aw_cmd_fsm_0_n_19),
        .s_axburst_eq1_reg(aw_cmd_fsm_0_n_23),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_5),
        .s_axburst_eq1_reg_1(cmd_translator_0_n_8),
        .s_axburst_eq1_reg_2(cmd_translator_0_n_4),
        .sel_first_i(sel_first_i),
        .sel_first_reg(cmd_translator_0_n_2),
        .sel_first_reg_0(sel_first),
        .si_rs_awvalid(si_rs_awvalid),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[2] (\wrap_second_len_r_reg[2]_0 ),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len [3],\wrap_second_len_r_reg[1] ,\wrap_cmd_0/wrap_second_len [0]}),
        .\wrap_second_len_r_reg[3]_0 ({\wrap_cmd_0/wrap_second_len_r [3],\wrap_cmd_0/wrap_second_len_r [1],\wrap_second_len_r_reg[2] [0]}));
  axi_protocol_converter_v2_1_b2s_cmd_translator cmd_translator_0
       (.D(aw_cmd_fsm_0_n_17),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .Q(cmd_translator_0_n_6),
        .S({aw_cmd_fsm_0_n_12,aw_cmd_fsm_0_n_13,aw_cmd_fsm_0_n_14,aw_cmd_fsm_0_n_15}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr0(axaddr_incr0),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\wrap_cmd_0/axaddr_offset_r ,\axaddr_offset_r_reg[3] [1:0]}),
        .\axlen_cnt_reg[2] (cmd_translator_0_n_7),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_3),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__2 (\cnt_read_reg[0]_rep__2 ),
        .\cnt_read_reg[1]_rep__2 (\cnt_read_reg[1]_rep__2 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[35]_1 (\m_payload_i_reg[35]_1 ),
        .\m_payload_i_reg[36] (\m_payload_i_reg[36] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (aw_cmd_fsm_0_n_19),
        .\m_payload_i_reg[39]_0 (aw_cmd_fsm_0_n_23),
        .\m_payload_i_reg[47] (\m_payload_i_reg[61] [18:0]),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[47]_1 ({\m_payload_i_reg[47] [2],\wrap_cmd_0/axaddr_offset ,\m_payload_i_reg[47] [1:0]}),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .\m_payload_i_reg[7] (S),
        .m_valid_i_reg(aw_cmd_fsm_0_n_26),
        .m_valid_i_reg_0(aw_cmd_fsm_0_n_24),
        .m_valid_i_reg_1(aw_cmd_fsm_0_n_25),
        .next_pending_r_reg(cmd_translator_0_n_0),
        .next_pending_r_reg_0(cmd_translator_0_n_1),
        .next_pending_r_reg_1(cmd_translator_0_n_8),
        .next_pending_r_reg_2(cmd_translator_0_n_9),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(sel_first),
        .sel_first_reg_2(aw_cmd_fsm_0_n_27),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0] (cmd_translator_0_n_5),
        .\state_reg[0]_0 (aw_cmd_fsm_0_n_6),
        .\state_reg[0]_rep (aw_cmd_fsm_0_n_11),
        .\state_reg[0]_rep_0 (aw_cmd_fsm_0_n_29),
        .\state_reg[1] (cmd_translator_0_n_4),
        .\state_reg[1]_0 (Q),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len_r [3],\wrap_second_len_r_reg[2] [1],\wrap_cmd_0/wrap_second_len_r [1],\wrap_second_len_r_reg[2] [0]}),
        .\wrap_second_len_r_reg[3]_0 ({\wrap_cmd_0/wrap_second_len [3],\wrap_second_len_r_reg[2]_0 ,\wrap_second_len_r_reg[1] ,\wrap_cmd_0/wrap_second_len [0]}),
        .\wrap_second_len_r_reg[3]_1 ({wrap_cnt[3],D,aw_cmd_fsm_0_n_1,wrap_cnt[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [19]),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [29]),
        .Q(in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [30]),
        .Q(in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [20]),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [21]),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [22]),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [23]),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [24]),
        .Q(in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [25]),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [26]),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [27]),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [28]),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [15]),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [16]),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [17]),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [18]),
        .Q(in[3]),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_b2s_b_channel
   (\cnt_read_reg[0]_rep__2 ,
    \cnt_read_reg[1]_rep__2 ,
    \cnt_read_reg[0]_rep__1 ,
    m_axi_bready,
    \cnt_read_reg[1]_rep__1 ,
    out,
    \skid_buffer_reg[1] ,
    si_rs_bvalid,
    shandshake,
    aclk,
    b_push,
    m_axi_bvalid,
    areset_d1,
    in,
    si_rs_bready,
    m_axi_bresp);
  output \cnt_read_reg[0]_rep__2 ;
  output \cnt_read_reg[1]_rep__2 ;
  output \cnt_read_reg[0]_rep__1 ;
  output m_axi_bready;
  output \cnt_read_reg[1]_rep__1 ;
  output [11:0]out;
  output [1:0]\skid_buffer_reg[1] ;
  output si_rs_bvalid;
  input shandshake;
  input aclk;
  input b_push;
  input m_axi_bvalid;
  input areset_d1;
  input [15:0]in;
  input si_rs_bready;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_4;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire [7:0]bresp_cnt_reg__0;
  wire bresp_push;
  wire bvalid_i_i_1_n_0;
  wire [1:0]cnt_read;
  wire \cnt_read_reg[0]_rep__1 ;
  wire \cnt_read_reg[0]_rep__2 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire \cnt_read_reg[1]_rep__2 ;
  wire [15:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire [1:0]\skid_buffer_reg[1] ;

  axi_protocol_converter_v2_1_b2s_simple_fifo bid_fifo_0
       (.Q(bresp_cnt_reg__0),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .bresp_push(bresp_push),
        .bvalid_i_reg(bid_fifo_0_n_4),
        .\cnt_read_reg[0]_rep__1_0 (\cnt_read_reg[0]_rep__1 ),
        .\cnt_read_reg[0]_rep__2_0 (\cnt_read_reg[0]_rep__2 ),
        .\cnt_read_reg[1]_0 (cnt_read),
        .\cnt_read_reg[1]_rep__1_0 (\cnt_read_reg[1]_rep__1 ),
        .\cnt_read_reg[1]_rep__2_0 (\cnt_read_reg[1]_rep__2 ),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .shandshake_r(shandshake_r));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg__0[4]),
        .I1(bresp_cnt_reg__0[2]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[0]),
        .I4(bresp_cnt_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[6]_i_1 
       (.I0(bresp_cnt_reg__0[6]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg__0[7]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(bresp_cnt_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg__0[0]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg__0[1]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg__0[2]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg__0[3]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg__0[4]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg__0[5]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg__0[6]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg__0[7]),
        .R(s_bresp_acc0));
  axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.Q(cnt_read),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .bresp_push(bresp_push),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .shandshake_r(shandshake_r),
        .\skid_buffer_reg[1] (\skid_buffer_reg[1] ));
  LUT4 #(
    .INIT(16'h003A)) 
    bvalid_i_i_1
       (.I0(bid_fifo_0_n_4),
        .I1(si_rs_bready),
        .I2(si_rs_bvalid),
        .I3(areset_d1),
        .O(bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bvalid_i_i_1_n_0),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EACECCCC)) 
    \s_bresp_acc[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\s_bresp_acc_reg_n_0_[0] ),
        .I2(\s_bresp_acc_reg_n_0_[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_b2s_cmd_translator
   (next_pending_r_reg,
    next_pending_r_reg_0,
    sel_first_reg_0,
    \axlen_cnt_reg[3] ,
    \state_reg[1] ,
    \state_reg[0] ,
    Q,
    \axlen_cnt_reg[2] ,
    next_pending_r_reg_1,
    next_pending_r_reg_2,
    sel_first_reg_1,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    incr_next_pending,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    sel_first_reg_2,
    E,
    \m_payload_i_reg[47] ,
    \state_reg[0]_rep ,
    \cnt_read_reg[0]_rep__2 ,
    \cnt_read_reg[1]_rep__2 ,
    m_axi_awready,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[36] ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[35]_1 ,
    \m_payload_i_reg[47]_0 ,
    \state_reg[0]_rep_0 ,
    \m_payload_i_reg[38] ,
    b_push,
    \state_reg[1]_0 ,
    si_rs_awvalid,
    areset_d1,
    m_valid_i_reg,
    D,
    \state_reg[0]_0 ,
    \m_payload_i_reg[47]_1 ,
    \wrap_second_len_r_reg[3]_0 ,
    m_valid_i_reg_0,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] ,
    m_valid_i_reg_1,
    axaddr_incr0,
    S,
    \m_payload_i_reg[7] ,
    \m_payload_i_reg[11] );
  output next_pending_r_reg;
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output \axlen_cnt_reg[3] ;
  output \state_reg[1] ;
  output \state_reg[0] ;
  output [0:0]Q;
  output \axlen_cnt_reg[2] ;
  output next_pending_r_reg_1;
  output next_pending_r_reg_2;
  output sel_first_reg_1;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  input incr_next_pending;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input sel_first_reg_2;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47] ;
  input \state_reg[0]_rep ;
  input \cnt_read_reg[0]_rep__2 ;
  input \cnt_read_reg[1]_rep__2 ;
  input m_axi_awready;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[36] ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[35]_1 ;
  input \m_payload_i_reg[47]_0 ;
  input \state_reg[0]_rep_0 ;
  input \m_payload_i_reg[38] ;
  input b_push;
  input [1:0]\state_reg[1]_0 ;
  input si_rs_awvalid;
  input areset_d1;
  input m_valid_i_reg;
  input [0:0]D;
  input \state_reg[0]_0 ;
  input [3:0]\m_payload_i_reg[47]_1 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [0:0]m_valid_i_reg_0;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;
  input [0:0]m_valid_i_reg_1;
  input [2:0]axaddr_incr0;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[7] ;
  input [3:0]\m_payload_i_reg[11] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire [2:0]axaddr_incr0;
  wire [11:0]axaddr_incr_reg;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axlen_cnt_reg[2] ;
  wire \axlen_cnt_reg[3] ;
  wire b_push;
  wire \cnt_read_reg[0]_rep__2 ;
  wire \cnt_read_reg[1]_rep__2 ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[35]_1 ;
  wire \m_payload_i_reg[36] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire [18:0]\m_payload_i_reg[47] ;
  wire \m_payload_i_reg[47]_0 ;
  wire [3:0]\m_payload_i_reg[47]_1 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [3:0]\m_payload_i_reg[7] ;
  wire m_valid_i_reg;
  wire [0:0]m_valid_i_reg_0;
  wire [0:0]m_valid_i_reg_1;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire next_pending_r_reg_2;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_awvalid;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep_0 ;
  wire \state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;

  axi_protocol_converter_v2_1_b2s_incr_cmd incr_cmd_0
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr0(axaddr_incr0),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axlen_cnt_reg[2]_0 (\axlen_cnt_reg[2] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .b_push(b_push),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[35]_1 (\m_payload_i_reg[35]_1 ),
        .\m_payload_i_reg[36] (\m_payload_i_reg[36] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[47] [17:16],\m_payload_i_reg[47] [13:12],\m_payload_i_reg[47] [3]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[7] (\m_payload_i_reg[7] ),
        .m_valid_i_reg(m_valid_i_reg),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_2),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0] (\state_reg[0]_0 ),
        .\state_reg[1] (\state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[47] [14]),
        .I2(s_axburst_eq0),
        .O(next_pending_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00FF47FF00FF)) 
    \state[0]_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[47] [14]),
        .I2(s_axburst_eq0),
        .I3(m_axi_awready),
        .I4(\cnt_read_reg[1]_rep__2 ),
        .I5(\cnt_read_reg[0]_rep__2 ),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'h47FF00FF47FF47FF)) 
    \state[1]_i_2__0 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[47] [14]),
        .I2(s_axburst_eq0),
        .I3(\state_reg[0]_rep ),
        .I4(\cnt_read_reg[0]_rep__2 ),
        .I5(\cnt_read_reg[1]_rep__2 ),
        .O(\state_reg[1] ));
  axi_protocol_converter_v2_1_b2s_wrap_cmd wrap_cmd_0
       (.E(E),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .b_push(b_push),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_1 ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(m_valid_i_reg_0),
        .m_valid_i_reg_0(m_valid_i_reg_1),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .next_pending_r_reg_1(next_pending_r_reg_2),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0]_rep (\state_reg[0]_rep_0 ),
        .\state_reg[1] (\state_reg[1]_0 ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_2 (\wrap_second_len_r_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_cmd_translator" *) 
module axi_protocol_converter_v2_1_b2s_cmd_translator_2
   (incr_next_pending,
    next_pending_r_reg,
    sel_first_reg_0,
    \axlen_cnt_reg[0] ,
    next_pending_r_reg_0,
    sel_first_reg_1,
    r_rlast,
    \state_reg[1] ,
    m_axi_araddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    sel_first_reg_2,
    \m_payload_i_reg[47] ,
    Q,
    si_rs_arvalid,
    \m_payload_i_reg[47]_0 ,
    E,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[36] ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[35]_1 ,
    \state_reg[0]_rep ,
    \state_reg[1]_rep ,
    \state_reg[1]_rep_0 ,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[38] ,
    m_axi_arready,
    areset_d1,
    m_valid_i_reg,
    \state_reg[1]_0 ,
    D,
    \wrap_second_len_r_reg[3]_0 ,
    m_valid_i_reg_0,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] ,
    m_valid_i_reg_1,
    I42,
    S,
    \m_payload_i_reg[11] );
  output incr_next_pending;
  output next_pending_r_reg;
  output sel_first_reg_0;
  output \axlen_cnt_reg[0] ;
  output next_pending_r_reg_0;
  output sel_first_reg_1;
  output r_rlast;
  output \state_reg[1] ;
  output [11:0]m_axi_araddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input sel_first_reg_2;
  input \m_payload_i_reg[47] ;
  input [1:0]Q;
  input si_rs_arvalid;
  input [18:0]\m_payload_i_reg[47]_0 ;
  input [0:0]E;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[36] ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[35]_1 ;
  input \state_reg[0]_rep ;
  input \state_reg[1]_rep ;
  input \state_reg[1]_rep_0 ;
  input \m_payload_i_reg[44] ;
  input \m_payload_i_reg[38] ;
  input m_axi_arready;
  input areset_d1;
  input m_valid_i_reg;
  input \state_reg[1]_0 ;
  input [3:0]D;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [0:0]m_valid_i_reg_0;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;
  input [0:0]m_valid_i_reg_1;
  input [2:0]I42;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[11] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]I42;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire [11:0]axaddr_incr_reg;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axlen_cnt_reg[0] ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[35]_1 ;
  wire \m_payload_i_reg[36] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[47] ;
  wire [18:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire m_valid_i_reg;
  wire [0:0]m_valid_i_reg_0;
  wire [0:0]m_valid_i_reg_1;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_arvalid;
  wire \state_reg[0]_rep ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;

  axi_protocol_converter_v2_1_b2s_incr_cmd_3 incr_cmd_0
       (.E(E),
        .I42(I42),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[35]_1 (\m_payload_i_reg[35]_1 ),
        .\m_payload_i_reg[36] (\m_payload_i_reg[36] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[47]_0 [17:15],\m_payload_i_reg[47]_0 [13:12],\m_payload_i_reg[47]_0 [3:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .m_valid_i_reg(m_valid_i_reg),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_2),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[1] (\state_reg[1]_0 ),
        .\state_reg[1]_rep (\state_reg[1]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(\m_payload_i_reg[47]_0 [14]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[47]_0 [14]),
        .I2(s_axburst_eq0),
        .O(\state_reg[1] ));
  axi_protocol_converter_v2_1_b2s_wrap_cmd_4 wrap_cmd_0
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(m_valid_i_reg_0),
        .m_valid_i_reg_0(m_valid_i_reg_1),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\state_reg[1]_rep (\state_reg[1]_rep ),
        .\state_reg[1]_rep_0 (\state_reg[1]_rep_0 ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_2 (\wrap_second_len_r_reg[3]_1 ));
endmodule

module axi_protocol_converter_v2_1_b2s_incr_cmd
   (next_pending_r_reg_0,
    axaddr_incr_reg,
    \axlen_cnt_reg[3]_0 ,
    Q,
    \axlen_cnt_reg[2]_0 ,
    sel_first_reg_0,
    incr_next_pending,
    aclk,
    sel_first_reg_1,
    E,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[36] ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[35]_1 ,
    \m_payload_i_reg[47] ,
    \m_payload_i_reg[46] ,
    b_push,
    \state_reg[1] ,
    si_rs_awvalid,
    areset_d1,
    m_valid_i_reg,
    D,
    \state_reg[0] ,
    axaddr_incr0,
    S,
    \m_payload_i_reg[7] ,
    \m_payload_i_reg[11] );
  output next_pending_r_reg_0;
  output [11:0]axaddr_incr_reg;
  output \axlen_cnt_reg[3]_0 ;
  output [0:0]Q;
  output \axlen_cnt_reg[2]_0 ;
  output sel_first_reg_0;
  input incr_next_pending;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[36] ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[35]_1 ;
  input \m_payload_i_reg[47] ;
  input [4:0]\m_payload_i_reg[46] ;
  input b_push;
  input [1:0]\state_reg[1] ;
  input si_rs_awvalid;
  input areset_d1;
  input m_valid_i_reg;
  input [0:0]D;
  input \state_reg[0] ;
  input [2:0]axaddr_incr0;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[7] ;
  input [3:0]\m_payload_i_reg[11] ;

  wire [11:0]C;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire [2:0]axaddr_incr0;
  wire \axaddr_incr[0]_i_3_n_0 ;
  wire \axaddr_incr[10]_i_2_n_0 ;
  wire \axaddr_incr[11]_i_2_n_0 ;
  wire \axaddr_incr[1]_i_2_n_0 ;
  wire \axaddr_incr[2]_i_2_n_0 ;
  wire \axaddr_incr[3]_i_2_n_0 ;
  wire \axaddr_incr[4]_i_2_n_0 ;
  wire \axaddr_incr[5]_i_2_n_0 ;
  wire \axaddr_incr[6]_i_2_n_0 ;
  wire \axaddr_incr[7]_i_2_n_0 ;
  wire \axaddr_incr[8]_i_2_n_0 ;
  wire \axaddr_incr[9]_i_2_n_0 ;
  wire [11:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_i_2_n_0 ;
  wire \axaddr_incr_reg[0]_i_4_n_0 ;
  wire \axaddr_incr_reg[0]_i_4_n_1 ;
  wire \axaddr_incr_reg[0]_i_4_n_2 ;
  wire \axaddr_incr_reg[0]_i_4_n_3 ;
  wire \axaddr_incr_reg[10]_i_1_n_0 ;
  wire \axaddr_incr_reg[10]_i_3_n_0 ;
  wire \axaddr_incr_reg[11]_i_1_n_0 ;
  wire \axaddr_incr_reg[1]_i_1_n_0 ;
  wire \axaddr_incr_reg[1]_i_3_n_0 ;
  wire \axaddr_incr_reg[2]_i_1_n_0 ;
  wire \axaddr_incr_reg[2]_i_3_n_0 ;
  wire \axaddr_incr_reg[3]_i_1_n_0 ;
  wire \axaddr_incr_reg[3]_i_3_n_0 ;
  wire \axaddr_incr_reg[4]_i_1_n_0 ;
  wire \axaddr_incr_reg[4]_i_3_n_0 ;
  wire \axaddr_incr_reg[4]_i_4_n_0 ;
  wire \axaddr_incr_reg[4]_i_4_n_1 ;
  wire \axaddr_incr_reg[4]_i_4_n_2 ;
  wire \axaddr_incr_reg[4]_i_4_n_3 ;
  wire \axaddr_incr_reg[5]_i_1_n_0 ;
  wire \axaddr_incr_reg[5]_i_3_n_0 ;
  wire \axaddr_incr_reg[6]_i_1_n_0 ;
  wire \axaddr_incr_reg[6]_i_3_n_0 ;
  wire \axaddr_incr_reg[7]_i_1_n_0 ;
  wire \axaddr_incr_reg[7]_i_3_n_0 ;
  wire \axaddr_incr_reg[8]_i_1_n_0 ;
  wire \axaddr_incr_reg[8]_i_3_n_0 ;
  wire \axaddr_incr_reg[8]_i_4_n_1 ;
  wire \axaddr_incr_reg[8]_i_4_n_2 ;
  wire \axaddr_incr_reg[8]_i_4_n_3 ;
  wire \axaddr_incr_reg[9]_i_1_n_0 ;
  wire \axaddr_incr_reg[9]_i_3_n_0 ;
  wire \axlen_cnt[1]_i_1_n_0 ;
  wire \axlen_cnt[2]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_2_n_0 ;
  wire \axlen_cnt[3]_i_5_n_0 ;
  wire \axlen_cnt[4]_i_1_n_0 ;
  wire \axlen_cnt[5]_i_1_n_0 ;
  wire \axlen_cnt[6]_i_1_n_0 ;
  wire \axlen_cnt[7]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire \axlen_cnt_reg[2]_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire b_push;
  wire incr_next_pending;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[35]_1 ;
  wire \m_payload_i_reg[36] ;
  wire [4:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[7] ;
  wire m_valid_i_reg;
  wire next_pending_r_i_5_n_0;
  wire next_pending_r_reg_0;
  wire sel_first_i_1_n_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_awvalid;
  wire \state_reg[0] ;
  wire [1:0]\state_reg[1] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axaddr_incr_reg[9]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axaddr_incr_reg[9]_i_3_CARRY4_DI_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_3 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\m_payload_i_reg[46] [1]),
        .I2(axaddr_incr_reg[0]),
        .I3(sel_first_reg_0),
        .I4(C[0]),
        .O(\axaddr_incr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_2 
       (.I0(C[10]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[10]),
        .O(\axaddr_incr[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2 
       (.I0(C[11]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[11]),
        .O(\axaddr_incr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[1]_i_2 
       (.I0(\m_payload_i_reg[46] [1]),
        .I1(\m_payload_i_reg[46] [2]),
        .I2(axaddr_incr_reg[1]),
        .I3(sel_first_reg_0),
        .I4(C[1]),
        .O(\axaddr_incr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[2]_i_2 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\m_payload_i_reg[46] [1]),
        .I2(axaddr_incr_reg[2]),
        .I3(sel_first_reg_0),
        .I4(C[2]),
        .O(\axaddr_incr[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[3]_i_2 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\m_payload_i_reg[46] [1]),
        .I2(axaddr_incr_reg[3]),
        .I3(sel_first_reg_0),
        .I4(C[3]),
        .O(\axaddr_incr[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2 
       (.I0(C[4]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_2 
       (.I0(C[5]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_2 
       (.I0(C[6]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_2 
       (.I0(C[7]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[7]),
        .O(\axaddr_incr[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2 
       (.I0(C[8]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[8]),
        .O(\axaddr_incr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_2 
       (.I0(C[9]),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[9]),
        .O(\axaddr_incr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[0]_i_2_n_0 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_4_n_0 ,\axaddr_incr_reg[0]_i_4_n_1 ,\axaddr_incr_reg[0]_i_4_n_2 ,\axaddr_incr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_payload_i_reg[46] [0],axaddr_incr0}),
        .O(C[3:0]),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[10]_i_1_n_0 ),
        .Q(axaddr_incr_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[11]_i_1_n_0 ),
        .Q(axaddr_incr_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[1]_i_1_n_0 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \axaddr_incr_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[4]_i_3_n_0 ,\axaddr_incr_reg[3]_i_3_n_0 ,\axaddr_incr_reg[2]_i_3_n_0 ,\axaddr_incr_reg[1]_i_3_n_0 }),
        .CYINIT(1'b0),
        .DI({\m_payload_i_reg[35]_1 ,\m_payload_i_reg[35]_0 ,\m_payload_i_reg[36] ,\m_payload_i_reg[35] }),
        .O({\axaddr_incr_reg[3]_i_1_n_0 ,\axaddr_incr_reg[2]_i_1_n_0 ,\axaddr_incr_reg[1]_i_1_n_0 ,\axaddr_incr_reg[0]_i_2_n_0 }),
        .S({\axaddr_incr[3]_i_2_n_0 ,\axaddr_incr[2]_i_2_n_0 ,\axaddr_incr[1]_i_2_n_0 ,\axaddr_incr[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[2]_i_1_n_0 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[3]_i_1_n_0 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[4]_i_1_n_0 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_4 
       (.CI(\axaddr_incr_reg[0]_i_4_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_4_n_0 ,\axaddr_incr_reg[4]_i_4_n_1 ,\axaddr_incr_reg[4]_i_4_n_2 ,\axaddr_incr_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(C[7:4]),
        .S(\m_payload_i_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[5]_i_1_n_0 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \axaddr_incr_reg[5]_i_3_CARRY4 
       (.CI(\axaddr_incr_reg[4]_i_3_n_0 ),
        .CO({\axaddr_incr_reg[8]_i_3_n_0 ,\axaddr_incr_reg[7]_i_3_n_0 ,\axaddr_incr_reg[6]_i_3_n_0 ,\axaddr_incr_reg[5]_i_3_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_1_n_0 ,\axaddr_incr_reg[6]_i_1_n_0 ,\axaddr_incr_reg[5]_i_1_n_0 ,\axaddr_incr_reg[4]_i_1_n_0 }),
        .S({\axaddr_incr[7]_i_2_n_0 ,\axaddr_incr[6]_i_2_n_0 ,\axaddr_incr[5]_i_2_n_0 ,\axaddr_incr[4]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[6]_i_1_n_0 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[7]_i_1_n_0 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[8]_i_1_n_0 ),
        .Q(axaddr_incr_reg[8]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_4 
       (.CI(\axaddr_incr_reg[4]_i_4_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_4_n_1 ,\axaddr_incr_reg[8]_i_4_n_2 ,\axaddr_incr_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(C[11:8]),
        .S(\m_payload_i_reg[11] ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[9]_i_1_n_0 ),
        .Q(axaddr_incr_reg[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \axaddr_incr_reg[9]_i_3_CARRY4 
       (.CI(\axaddr_incr_reg[8]_i_3_n_0 ),
        .CO({\NLW_axaddr_incr_reg[9]_i_3_CARRY4_CO_UNCONNECTED [3:2],\axaddr_incr_reg[10]_i_3_n_0 ,\axaddr_incr_reg[9]_i_3_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_axaddr_incr_reg[9]_i_3_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_1_n_0 ,\axaddr_incr_reg[10]_i_1_n_0 ,\axaddr_incr_reg[9]_i_1_n_0 ,\axaddr_incr_reg[8]_i_1_n_0 }),
        .S({\axaddr_incr[11]_i_2_n_0 ,\axaddr_incr[10]_i_2_n_0 ,\axaddr_incr[9]_i_2_n_0 ,\axaddr_incr[8]_i_2_n_0 }));
  LUT5 #(
    .INIT(32'h8888B88B)) 
    \axlen_cnt[1]_i_1 
       (.I0(\m_payload_i_reg[46] [3]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[2]_0 ),
        .O(\axlen_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8888B)) 
    \axlen_cnt[2]_i_1 
       (.I0(\m_payload_i_reg[46] [4]),
        .I1(E),
        .I2(Q),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg[2]_0 ),
        .O(\axlen_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD755555555)) 
    \axlen_cnt[3]_i_2 
       (.I0(\m_payload_i_reg[47] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg[3]_0 ),
        .O(\axlen_cnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \axlen_cnt[3]_i_4__0 
       (.I0(E),
        .I1(\axlen_cnt[3]_i_5_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[5] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axlen_cnt[3]_i_5 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axlen_cnt[4]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt[7]_i_3_n_0 ),
        .O(\axlen_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \axlen_cnt[7]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt[7]_i_3_n_0 ),
        .O(\axlen_cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[7]_i_3 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(Q),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[4]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(\state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[5]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(\state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[6]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(\state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[7]_i_2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(\state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    next_pending_r_i_3
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(next_pending_r_i_5_n_0),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .I4(\axlen_cnt_reg_n_0_[5] ),
        .I5(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    next_pending_r_i_5
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440F04)) 
    sel_first_i_1
       (.I0(b_push),
        .I1(sel_first_reg_0),
        .I2(\state_reg[1] [1]),
        .I3(si_rs_awvalid),
        .I4(\state_reg[1] [0]),
        .I5(areset_d1),
        .O(sel_first_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i_1_n_0),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_incr_cmd" *) 
module axi_protocol_converter_v2_1_b2s_incr_cmd_3
   (incr_next_pending,
    axaddr_incr_reg,
    \axlen_cnt_reg[0]_0 ,
    sel_first_reg_0,
    aclk,
    sel_first_reg_1,
    \m_payload_i_reg[47] ,
    Q,
    si_rs_arvalid,
    \m_payload_i_reg[46] ,
    E,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[36] ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[35]_1 ,
    \state_reg[1]_rep ,
    \m_payload_i_reg[44] ,
    m_axi_arready,
    areset_d1,
    m_valid_i_reg,
    \state_reg[1] ,
    I42,
    S,
    \m_payload_i_reg[11] );
  output incr_next_pending;
  output [11:0]axaddr_incr_reg;
  output \axlen_cnt_reg[0]_0 ;
  output sel_first_reg_0;
  input aclk;
  input sel_first_reg_1;
  input \m_payload_i_reg[47] ;
  input [1:0]Q;
  input si_rs_arvalid;
  input [8:0]\m_payload_i_reg[46] ;
  input [0:0]E;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[36] ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[35]_1 ;
  input \state_reg[1]_rep ;
  input \m_payload_i_reg[44] ;
  input m_axi_arready;
  input areset_d1;
  input m_valid_i_reg;
  input \state_reg[1] ;
  input [2:0]I42;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[11] ;

  wire [0:0]E;
  wire [2:0]I42;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire \axaddr_incr[0]_i_10_n_0 ;
  wire \axaddr_incr[0]_i_11_n_0 ;
  wire \axaddr_incr[0]_i_3__0_n_0 ;
  wire \axaddr_incr[0]_i_8_n_0 ;
  wire \axaddr_incr[0]_i_9_n_0 ;
  wire \axaddr_incr[10]_i_2__0_n_0 ;
  wire \axaddr_incr[11]_i_2__0_n_0 ;
  wire \axaddr_incr[1]_i_2__0_n_0 ;
  wire \axaddr_incr[2]_i_2__0_n_0 ;
  wire \axaddr_incr[3]_i_2__0_n_0 ;
  wire \axaddr_incr[4]_i_2__0_n_0 ;
  wire \axaddr_incr[5]_i_2__0_n_0 ;
  wire \axaddr_incr[6]_i_2__0_n_0 ;
  wire \axaddr_incr[7]_i_2__0_n_0 ;
  wire \axaddr_incr[8]_i_2__0_n_0 ;
  wire \axaddr_incr[9]_i_2__0_n_0 ;
  wire [11:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_i_2__0_n_0 ;
  wire \axaddr_incr_reg[0]_i_4_n_0 ;
  wire \axaddr_incr_reg[0]_i_4_n_1 ;
  wire \axaddr_incr_reg[0]_i_4_n_2 ;
  wire \axaddr_incr_reg[0]_i_4_n_3 ;
  wire \axaddr_incr_reg[0]_i_4_n_4 ;
  wire \axaddr_incr_reg[0]_i_4_n_5 ;
  wire \axaddr_incr_reg[0]_i_4_n_6 ;
  wire \axaddr_incr_reg[0]_i_4_n_7 ;
  wire \axaddr_incr_reg[10]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[10]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[11]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[1]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[1]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[2]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[2]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_4_n_0 ;
  wire \axaddr_incr_reg[4]_i_4_n_1 ;
  wire \axaddr_incr_reg[4]_i_4_n_2 ;
  wire \axaddr_incr_reg[4]_i_4_n_3 ;
  wire \axaddr_incr_reg[4]_i_4_n_4 ;
  wire \axaddr_incr_reg[4]_i_4_n_5 ;
  wire \axaddr_incr_reg[4]_i_4_n_6 ;
  wire \axaddr_incr_reg[4]_i_4_n_7 ;
  wire \axaddr_incr_reg[5]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[5]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[6]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[6]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[8]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[8]_i_4_n_1 ;
  wire \axaddr_incr_reg[8]_i_4_n_2 ;
  wire \axaddr_incr_reg[8]_i_4_n_3 ;
  wire \axaddr_incr_reg[8]_i_4_n_4 ;
  wire \axaddr_incr_reg[8]_i_4_n_5 ;
  wire \axaddr_incr_reg[8]_i_4_n_6 ;
  wire \axaddr_incr_reg[8]_i_4_n_7 ;
  wire \axaddr_incr_reg[9]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[9]_i_3__0_n_0 ;
  wire \axlen_cnt[0]_i_1__1_n_0 ;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_2__1_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[7]_i_2__0_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire \axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[35]_1 ;
  wire \m_payload_i_reg[36] ;
  wire \m_payload_i_reg[44] ;
  wire [8:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire m_valid_i_reg;
  wire next_pending_r_i_2__2_n_0;
  wire next_pending_r_i_4__0_n_0;
  wire next_pending_r_reg_n_0;
  wire sel_first_i_1_n_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire \state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_DI_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \axaddr_incr[0]_i_10 
       (.I0(\m_payload_i_reg[46] [1]),
        .I1(\m_payload_i_reg[46] [4]),
        .I2(\m_payload_i_reg[46] [5]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\axaddr_incr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0202010202020202)) 
    \axaddr_incr[0]_i_11 
       (.I0(\m_payload_i_reg[46] [0]),
        .I1(\m_payload_i_reg[46] [5]),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\axaddr_incr[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_3__0 
       (.I0(\m_payload_i_reg[46] [5]),
        .I1(\m_payload_i_reg[46] [4]),
        .I2(axaddr_incr_reg[0]),
        .I3(sel_first_reg_0),
        .I4(\axaddr_incr_reg[0]_i_4_n_7 ),
        .O(\axaddr_incr[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \axaddr_incr[0]_i_8 
       (.I0(\m_payload_i_reg[46] [3]),
        .I1(\m_payload_i_reg[46] [5]),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\axaddr_incr[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2A2A262A2A2A2A2A)) 
    \axaddr_incr[0]_i_9 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\m_payload_i_reg[46] [5]),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\axaddr_incr[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_2__0 
       (.I0(\axaddr_incr_reg[8]_i_4_n_5 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[10]),
        .O(\axaddr_incr[10]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2__0 
       (.I0(\axaddr_incr_reg[8]_i_4_n_4 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[11]),
        .O(\axaddr_incr[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[1]_i_2__0 
       (.I0(\m_payload_i_reg[46] [4]),
        .I1(\m_payload_i_reg[46] [5]),
        .I2(axaddr_incr_reg[1]),
        .I3(sel_first_reg_0),
        .I4(\axaddr_incr_reg[0]_i_4_n_6 ),
        .O(\axaddr_incr[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[2]_i_2__0 
       (.I0(\m_payload_i_reg[46] [5]),
        .I1(\m_payload_i_reg[46] [4]),
        .I2(axaddr_incr_reg[2]),
        .I3(sel_first_reg_0),
        .I4(\axaddr_incr_reg[0]_i_4_n_5 ),
        .O(\axaddr_incr[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[3]_i_2__0 
       (.I0(\m_payload_i_reg[46] [5]),
        .I1(\m_payload_i_reg[46] [4]),
        .I2(axaddr_incr_reg[3]),
        .I3(sel_first_reg_0),
        .I4(\axaddr_incr_reg[0]_i_4_n_4 ),
        .O(\axaddr_incr[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2__0 
       (.I0(\axaddr_incr_reg[4]_i_4_n_7 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_2__0 
       (.I0(\axaddr_incr_reg[4]_i_4_n_6 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[5]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_2__0 
       (.I0(\axaddr_incr_reg[4]_i_4_n_5 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_2__0 
       (.I0(\axaddr_incr_reg[4]_i_4_n_4 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[7]),
        .O(\axaddr_incr[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2__0 
       (.I0(\axaddr_incr_reg[8]_i_4_n_7 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[8]),
        .O(\axaddr_incr[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_2__0 
       (.I0(\axaddr_incr_reg[8]_i_4_n_6 ),
        .I1(sel_first_reg_0),
        .I2(axaddr_incr_reg[9]),
        .O(\axaddr_incr[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[0]_i_2__0_n_0 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_4_n_0 ,\axaddr_incr_reg[0]_i_4_n_1 ,\axaddr_incr_reg[0]_i_4_n_2 ,\axaddr_incr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_payload_i_reg[46] [3],I42}),
        .O({\axaddr_incr_reg[0]_i_4_n_4 ,\axaddr_incr_reg[0]_i_4_n_5 ,\axaddr_incr_reg[0]_i_4_n_6 ,\axaddr_incr_reg[0]_i_4_n_7 }),
        .S({\axaddr_incr[0]_i_8_n_0 ,\axaddr_incr[0]_i_9_n_0 ,\axaddr_incr[0]_i_10_n_0 ,\axaddr_incr[0]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[10]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[11]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[1]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \axaddr_incr_reg[1]_i_3__0_CARRY4 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[4]_i_3__0_n_0 ,\axaddr_incr_reg[3]_i_3__0_n_0 ,\axaddr_incr_reg[2]_i_3__0_n_0 ,\axaddr_incr_reg[1]_i_3__0_n_0 }),
        .CYINIT(1'b0),
        .DI({\m_payload_i_reg[35]_1 ,\m_payload_i_reg[35]_0 ,\m_payload_i_reg[36] ,\m_payload_i_reg[35] }),
        .O({\axaddr_incr_reg[3]_i_1__0_n_0 ,\axaddr_incr_reg[2]_i_1__0_n_0 ,\axaddr_incr_reg[1]_i_1__0_n_0 ,\axaddr_incr_reg[0]_i_2__0_n_0 }),
        .S({\axaddr_incr[3]_i_2__0_n_0 ,\axaddr_incr[2]_i_2__0_n_0 ,\axaddr_incr[1]_i_2__0_n_0 ,\axaddr_incr[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[2]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[3]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[4]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_4 
       (.CI(\axaddr_incr_reg[0]_i_4_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_4_n_0 ,\axaddr_incr_reg[4]_i_4_n_1 ,\axaddr_incr_reg[4]_i_4_n_2 ,\axaddr_incr_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[4]_i_4_n_4 ,\axaddr_incr_reg[4]_i_4_n_5 ,\axaddr_incr_reg[4]_i_4_n_6 ,\axaddr_incr_reg[4]_i_4_n_7 }),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[5]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \axaddr_incr_reg[5]_i_3__0_CARRY4 
       (.CI(\axaddr_incr_reg[4]_i_3__0_n_0 ),
        .CO({\axaddr_incr_reg[8]_i_3__0_n_0 ,\axaddr_incr_reg[7]_i_3__0_n_0 ,\axaddr_incr_reg[6]_i_3__0_n_0 ,\axaddr_incr_reg[5]_i_3__0_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_1__0_n_0 ,\axaddr_incr_reg[6]_i_1__0_n_0 ,\axaddr_incr_reg[5]_i_1__0_n_0 ,\axaddr_incr_reg[4]_i_1__0_n_0 }),
        .S({\axaddr_incr[7]_i_2__0_n_0 ,\axaddr_incr[6]_i_2__0_n_0 ,\axaddr_incr[5]_i_2__0_n_0 ,\axaddr_incr[4]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[6]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[7]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[8]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[8]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_4 
       (.CI(\axaddr_incr_reg[4]_i_4_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_4_n_1 ,\axaddr_incr_reg[8]_i_4_n_2 ,\axaddr_incr_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[8]_i_4_n_4 ,\axaddr_incr_reg[8]_i_4_n_5 ,\axaddr_incr_reg[8]_i_4_n_6 ,\axaddr_incr_reg[8]_i_4_n_7 }),
        .S(\m_payload_i_reg[11] ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(sel_first_reg_1),
        .D(\axaddr_incr_reg[9]_i_1__0_n_0 ),
        .Q(axaddr_incr_reg[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \axaddr_incr_reg[9]_i_3__0_CARRY4 
       (.CI(\axaddr_incr_reg[8]_i_3__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_CO_UNCONNECTED [3:2],\axaddr_incr_reg[10]_i_3__0_n_0 ,\axaddr_incr_reg[9]_i_3__0_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_1__0_n_0 ,\axaddr_incr_reg[10]_i_1__0_n_0 ,\axaddr_incr_reg[9]_i_1__0_n_0 ,\axaddr_incr_reg[8]_i_1__0_n_0 }),
        .S({\axaddr_incr[11]_i_2__0_n_0 ,\axaddr_incr[10]_i_2__0_n_0 ,\axaddr_incr[9]_i_2__0_n_0 ,\axaddr_incr[8]_i_2__0_n_0 }));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg[0]_0 ),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(\m_payload_i_reg[46] [6]),
        .O(\axlen_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [7]),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg[0]_0 ),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [8]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .I5(\axlen_cnt_reg[0]_0 ),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .I4(next_pending_r_i_4__0_n_0),
        .O(\axlen_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .I5(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[7]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt[7]_i_3__0_n_0 ),
        .O(\axlen_cnt[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_2__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[7]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(\state_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF505C)) 
    next_pending_r_i_1__2
       (.I0(next_pending_r_i_2__2_n_0),
        .I1(next_pending_r_reg_n_0),
        .I2(\state_reg[1]_rep ),
        .I3(E),
        .I4(\m_payload_i_reg[44] ),
        .O(incr_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    next_pending_r_i_2__2
       (.I0(next_pending_r_i_4__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .O(next_pending_r_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_4__0
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .O(next_pending_r_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4CFCC)) 
    sel_first_i_1
       (.I0(m_axi_arready),
        .I1(sel_first_reg_0),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i_1_n_0),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_b2s_r_channel
   (\cnt_read_reg[0]_rep__2_rep__0 ,
    \state_reg[0]_rep ,
    m_axi_rready,
    out,
    \skid_buffer_reg[46] ,
    r_push,
    aclk,
    r_rlast,
    si_rs_rready,
    m_axi_rvalid,
    in,
    areset_d1,
    D);
  output \cnt_read_reg[0]_rep__2_rep__0 ;
  output \state_reg[0]_rep ;
  output m_axi_rready;
  output [33:0]out;
  output [12:0]\skid_buffer_reg[46] ;
  input r_push;
  input aclk;
  input r_rlast;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input areset_d1;
  input [11:0]D;

  wire [11:0]D;
  wire aclk;
  wire areset_d1;
  wire \cnt_read_reg[0]_rep__2_rep__0 ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire r_push;
  wire r_push_r;
  wire r_rlast;
  wire rd_data_fifo_0_n_2;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[0]_rep ;
  wire [12:0]trans_in;
  wire transaction_fifo_0_n_1;

  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push),
        .Q(r_push_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
  axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_rep__2_rep__0_0 (\cnt_read_reg[0]_rep__2_rep__0 ),
        .\cnt_read_reg[4]_rep__0_0 (transaction_fifo_0_n_1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .si_rs_rready(si_rs_rready),
        .\state_reg[0]_rep (rd_data_fifo_0_n_2));
  axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_rep__2_rep (rd_data_fifo_0_n_2),
        .\cnt_read_reg[0]_rep__2_rep__0 (transaction_fifo_0_n_1),
        .\cnt_read_reg[3]_rep__3_rep (\cnt_read_reg[0]_rep__2_rep__0 ),
        .in(trans_in),
        .r_push_r(r_push_r),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] (\skid_buffer_reg[46] ),
        .\state_reg[0]_rep (\state_reg[0]_rep ));
endmodule

module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm
   (D,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[7] ,
    Q,
    E,
    \state_reg[0]_rep_0 ,
    \state_reg[0]_rep_1 ,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[2]_0 ,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    s_axburst_eq1_reg,
    r_push_r_reg,
    \axlen_cnt_reg[0] ,
    \axaddr_wrap_reg[0] ,
    \axlen_cnt_reg[4] ,
    \axaddr_incr_reg[0] ,
    m_axi_arvalid,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[44] ,
    m_axi_arready,
    si_rs_arvalid,
    \axlen_cnt_reg[6] ,
    \wrap_second_len_r_reg[2] ,
    \m_payload_i_reg[0]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \m_payload_i_reg[47] ,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[46] ,
    \m_payload_i_reg[5] ,
    incr_next_pending,
    \m_payload_i_reg[44]_0 ,
    \state_reg[0]_rep_2 ,
    next_pending_r_reg,
    areset_d1,
    sel_first_reg,
    sel_first_reg_0,
    s_axburst_eq1_reg_0,
    \cnt_read_reg[4]_rep__0 ,
    aclk);
  output [2:0]D;
  output [2:0]\wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[7] ;
  output [1:0]Q;
  output [0:0]E;
  output \state_reg[0]_rep_0 ;
  output \state_reg[0]_rep_1 ;
  output \axaddr_offset_r_reg[2] ;
  output [0:0]\axaddr_offset_r_reg[2]_0 ;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output s_axburst_eq1_reg;
  output r_push_r_reg;
  output [0:0]\axlen_cnt_reg[0] ;
  output [0:0]\axaddr_wrap_reg[0] ;
  output \axlen_cnt_reg[4] ;
  output \axaddr_incr_reg[0] ;
  output m_axi_arvalid;
  output [0:0]\m_payload_i_reg[0] ;
  input \m_payload_i_reg[44] ;
  input m_axi_arready;
  input si_rs_arvalid;
  input \axlen_cnt_reg[6] ;
  input [0:0]\wrap_second_len_r_reg[2] ;
  input \m_payload_i_reg[0]_0 ;
  input [2:0]\wrap_second_len_r_reg[3]_0 ;
  input [2:0]\m_payload_i_reg[47] ;
  input [1:0]\axaddr_offset_r_reg[3] ;
  input \m_payload_i_reg[35] ;
  input [1:0]\m_payload_i_reg[46] ;
  input \m_payload_i_reg[5] ;
  input incr_next_pending;
  input \m_payload_i_reg[44]_0 ;
  input \state_reg[0]_rep_2 ;
  input next_pending_r_reg;
  input areset_d1;
  input sel_first_reg;
  input sel_first_reg_0;
  input s_axburst_eq1_reg_0;
  input \cnt_read_reg[4]_rep__0 ;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \axaddr_incr_reg[0] ;
  wire \axaddr_offset_r_reg[2] ;
  wire [0:0]\axaddr_offset_r_reg[2]_0 ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire [0:0]\axaddr_wrap_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire \axlen_cnt_reg[4] ;
  wire \axlen_cnt_reg[6] ;
  wire \axlen_cnt_reg[7] ;
  wire \cnt_read_reg[4]_rep__0 ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [0:0]\m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[44]_0 ;
  wire [1:0]\m_payload_i_reg[46] ;
  wire [2:0]\m_payload_i_reg[47] ;
  wire \m_payload_i_reg[5] ;
  wire next_pending_r_reg;
  wire [1:0]next_state;
  wire r_push_r_reg;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire si_rs_arvalid;
  wire \state[0]_rep_i_1_n_0 ;
  wire \state[1]_rep_i_1_n_0 ;
  wire \state_reg[0]_rep_0 ;
  wire \state_reg[0]_rep_1 ;
  wire \state_reg[0]_rep_2 ;
  wire wrap_next_pending;
  wire \wrap_second_len_r[0]_i_2__0_n_0 ;
  wire [0:0]\wrap_second_len_r_reg[2] ;
  wire [2:0]\wrap_second_len_r_reg[3] ;
  wire [2:0]\wrap_second_len_r_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(sel_first_reg_0),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(m_axi_arready),
        .O(\axaddr_incr_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r_reg[2] ),
        .O(\axaddr_offset_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h55555555553F5555)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(\axaddr_offset_r_reg[3] [0]),
        .I1(\m_payload_i_reg[46] [1]),
        .I2(\m_payload_i_reg[5] ),
        .I3(Q[1]),
        .I4(si_rs_arvalid),
        .I5(Q[0]),
        .O(\axaddr_offset_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(m_axi_arready),
        .O(\axaddr_wrap_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(si_rs_arvalid),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(m_axi_arready),
        .O(\axlen_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(si_rs_arvalid),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(m_axi_arready),
        .O(\axlen_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'h00002320)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(si_rs_arvalid),
        .I4(\axlen_cnt_reg[6] ),
        .O(\axlen_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_arvalid_INST_0
       (.I0(\state_reg[0]_rep_1 ),
        .I1(\state_reg[0]_rep_0 ),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \m_payload_i[31]_i_1__0 
       (.I0(\state_reg[0]_rep_0 ),
        .I1(\state_reg[0]_rep_1 ),
        .I2(si_rs_arvalid),
        .O(\m_payload_i_reg[0] ));
  LUT5 #(
    .INIT(32'hFFABEEAA)) 
    next_pending_r_i_1__1
       (.I0(\m_payload_i_reg[44]_0 ),
        .I1(r_push_r_reg),
        .I2(E),
        .I3(\state_reg[0]_rep_2 ),
        .I4(next_pending_r_reg),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h20)) 
    r_push_r_i_1
       (.I0(m_axi_arready),
        .I1(\state_reg[0]_rep_0 ),
        .I2(\state_reg[0]_rep_1 ),
        .O(r_push_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[46] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[46] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hFFCFFFFFCCCCCCEE)) 
    sel_first_i_1__0
       (.I0(si_rs_arvalid),
        .I1(areset_d1),
        .I2(m_axi_arready),
        .I3(\state_reg[0]_rep_0 ),
        .I4(\state_reg[0]_rep_1 ),
        .I5(sel_first_reg),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'h0F000F00FF70F070)) 
    \state[0]_i_1__0 
       (.I0(m_axi_arready),
        .I1(s_axburst_eq1_reg_0),
        .I2(Q[0]),
        .I3(\cnt_read_reg[4]_rep__0 ),
        .I4(si_rs_arvalid),
        .I5(\state_reg[0]_rep_0 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h0F000F00FF70F070)) 
    \state[0]_rep_i_1 
       (.I0(m_axi_arready),
        .I1(s_axburst_eq1_reg_0),
        .I2(\state_reg[0]_rep_1 ),
        .I3(\cnt_read_reg[4]_rep__0 ),
        .I4(si_rs_arvalid),
        .I5(\state_reg[0]_rep_0 ),
        .O(\state[0]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00337000)) 
    \state[1]_i_1__0 
       (.I0(s_axburst_eq1_reg_0),
        .I1(\cnt_read_reg[4]_rep__0 ),
        .I2(m_axi_arready),
        .I3(\state_reg[0]_rep_1 ),
        .I4(Q[1]),
        .O(next_state[1]));
  LUT5 #(
    .INIT(32'h00337000)) 
    \state[1]_rep_i_1 
       (.I0(s_axburst_eq1_reg_0),
        .I1(\cnt_read_reg[4]_rep__0 ),
        .I2(m_axi_arready),
        .I3(Q[0]),
        .I4(\state_reg[0]_rep_0 ),
        .O(\state[1]_rep_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(Q[0]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_rep_i_1_n_0 ),
        .Q(\state_reg[0]_rep_1 ),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_rep_i_1_n_0 ),
        .Q(\state_reg[0]_rep_0 ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(\state_reg[0]_rep_0 ),
        .I1(si_rs_arvalid),
        .I2(\state_reg[0]_rep_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDDDDD8DDAAAAA8AA)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(\wrap_second_len_r[0]_i_2__0_n_0 ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\m_payload_i_reg[44] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_second_len_r_reg[3] [1]),
        .I2(\m_payload_i_reg[44] ),
        .I3(\wrap_second_len_r_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000CCCCCACC)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(\wrap_second_len_r[0]_i_2__0_n_0 ),
        .I1(\wrap_second_len_r_reg[3]_0 [0]),
        .I2(Q[0]),
        .I3(si_rs_arvalid),
        .I4(Q[1]),
        .I5(\m_payload_i_reg[0]_0 ),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFFFFFFF)) 
    \wrap_second_len_r[0]_i_2__0 
       (.I0(\axaddr_offset_r_reg[3] [1]),
        .I1(E),
        .I2(\m_payload_i_reg[35] ),
        .I3(\m_payload_i_reg[47] [1]),
        .I4(\m_payload_i_reg[47] [0]),
        .I5(\axaddr_offset_r_reg[2] ),
        .O(\wrap_second_len_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC0AAC3AAC3AA)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [1]),
        .I1(\m_payload_i_reg[47] [0]),
        .I2(\m_payload_i_reg[47] [1]),
        .I3(E),
        .I4(\m_payload_i_reg[47] [2]),
        .I5(\axaddr_offset_r_reg[2] ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(\axaddr_offset_r_reg[2] ),
        .I1(\m_payload_i_reg[47] [0]),
        .I2(\m_payload_i_reg[47] [1]),
        .I3(\m_payload_i_reg[35] ),
        .I4(E),
        .I5(\wrap_second_len_r_reg[3]_0 [2]),
        .O(\wrap_second_len_r_reg[3] [2]));
endmodule

module axi_protocol_converter_v2_1_b2s_simple_fifo
   (bresp_push,
    \cnt_read_reg[0]_rep__2_0 ,
    \cnt_read_reg[1]_rep__2_0 ,
    \cnt_read_reg[0]_rep__1_0 ,
    bvalid_i_reg,
    SR,
    \cnt_read_reg[1]_rep__1_0 ,
    out,
    b_push,
    shandshake_r,
    Q,
    mhandshake_r,
    \cnt_read_reg[1]_0 ,
    areset_d1,
    in,
    aclk);
  output bresp_push;
  output \cnt_read_reg[0]_rep__2_0 ;
  output \cnt_read_reg[1]_rep__2_0 ;
  output \cnt_read_reg[0]_rep__1_0 ;
  output bvalid_i_reg;
  output [0:0]SR;
  output \cnt_read_reg[1]_rep__1_0 ;
  output [11:0]out;
  input b_push;
  input shandshake_r;
  input [7:0]Q;
  input mhandshake_r;
  input [1:0]\cnt_read_reg[1]_0 ;
  input areset_d1;
  input [15:0]in;
  input aclk;

  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bresp_push;
  wire bvalid_i_reg;
  wire [1:1]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[0]_rep__0_i_1__0_n_0 ;
  wire \cnt_read[0]_rep__1_i_1_n_0 ;
  wire \cnt_read[0]_rep__2_i_1_n_0 ;
  wire \cnt_read[0]_rep_i_1__0_n_0 ;
  wire \cnt_read[1]_rep__0_i_1__0_n_0 ;
  wire \cnt_read[1]_rep__1_i_1_n_0 ;
  wire \cnt_read[1]_rep__2_i_1_n_0 ;
  wire \cnt_read[1]_rep_i_1__0_n_0 ;
  wire [1:0]cnt_read_0;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__1_0 ;
  wire \cnt_read_reg[0]_rep__2_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire [1:0]\cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep__1_0 ;
  wire \cnt_read_reg[1]_rep__2_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire [15:0]in;
  wire \memory_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3_n_0 ;
  wire \memory_reg[3][0]_srl4_i_4_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire \memory_reg[3][4]_srl4_n_0 ;
  wire \memory_reg[3][5]_srl4_n_0 ;
  wire \memory_reg[3][6]_srl4_n_0 ;
  wire \memory_reg[3][7]_srl4_n_0 ;
  wire mhandshake_r;
  wire [11:0]out;
  wire shandshake_r;

  LUT2 #(
    .INIT(4'hE)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(bresp_push),
        .O(SR));
  LUT5 #(
    .INIT(32'h00000777)) 
    bvalid_i_i_2
       (.I0(\cnt_read_reg[1]_rep__2_0 ),
        .I1(\cnt_read_reg[0]_rep__2_0 ),
        .I2(\cnt_read_reg[1]_0 [0]),
        .I3(\cnt_read_reg[1]_0 [1]),
        .I4(shandshake_r),
        .O(bvalid_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_0[0]),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_rep__0_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__0_n_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_rep__0_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_rep__1_i_1 
       (.I0(\cnt_read_reg[0]_rep__1_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_rep__1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_rep__2_i_1 
       (.I0(\cnt_read_reg[0]_rep__2_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_rep__2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_rep_i_1__0 
       (.I0(\cnt_read_reg[0]_rep_n_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(\cnt_read_reg[0]_rep__1_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(cnt_read_0[1]),
        .O(cnt_read));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_rep__0_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__1_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read[1]_rep__0_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_rep__1_i_1 
       (.I0(\cnt_read_reg[0]_rep__1_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_rep__1_0 ),
        .O(\cnt_read[1]_rep__1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_rep__2_i_1 
       (.I0(\cnt_read_reg[0]_rep__1_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_rep__2_0 ),
        .O(\cnt_read[1]_rep__2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_rep_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__1_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_rep_n_0 ),
        .O(\cnt_read[1]_rep_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_0[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__0_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__1_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__1_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__2_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__2_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(cnt_read_0[1]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep_i_1__0_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__0_i_1__0_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__1_i_1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__1_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__2_i_1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__2_0 ),
        .S(areset_d1));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(\cnt_read_reg[0]_rep__0_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT5 #(
    .INIT(32'h80080000)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .I1(\memory_reg[3][0]_srl4_i_3_n_0 ),
        .I2(\memory_reg[3][2]_srl4_n_0 ),
        .I3(Q[2]),
        .I4(\memory_reg[3][0]_srl4_i_4_n_0 ),
        .O(bresp_push));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \memory_reg[3][0]_srl4_i_2__0 
       (.I0(Q[4]),
        .I1(\memory_reg[3][4]_srl4_n_0 ),
        .I2(Q[3]),
        .I3(\memory_reg[3][3]_srl4_n_0 ),
        .I4(\memory_reg[3][0]_srl4_n_0 ),
        .I5(Q[0]),
        .O(\memory_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h2A00002A)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(mhandshake_r),
        .I1(\cnt_read_reg[0]_rep__2_0 ),
        .I2(\cnt_read_reg[1]_rep__2_0 ),
        .I3(\memory_reg[3][7]_srl4_n_0 ),
        .I4(Q[7]),
        .O(\memory_reg[3][0]_srl4_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \memory_reg[3][0]_srl4_i_4 
       (.I0(Q[1]),
        .I1(\memory_reg[3][1]_srl4_n_0 ),
        .I2(Q[6]),
        .I3(\memory_reg[3][6]_srl4_n_0 ),
        .I4(\memory_reg[3][5]_srl4_n_0 ),
        .I5(Q[5]),
        .O(\memory_reg[3][0]_srl4_i_4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][10]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][11]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][12]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][13]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][14]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][15]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][16]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][17]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][18]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][19]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(\cnt_read_reg[0]_rep__0_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(\cnt_read_reg[0]_rep__0_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(\cnt_read_reg[0]_rep__0_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][4]_srl4 
       (.A0(\cnt_read_reg[0]_rep__0_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][5]_srl4 
       (.A0(\cnt_read_reg[0]_rep__0_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][6]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][7]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][8]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][9]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_simple_fifo" *) 
module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0
   (Q,
    mhandshake,
    m_axi_bready,
    \skid_buffer_reg[1] ,
    bresp_push,
    shandshake_r,
    m_axi_bvalid,
    mhandshake_r,
    in,
    aclk,
    areset_d1);
  output [1:0]Q;
  output mhandshake;
  output m_axi_bready;
  output [1:0]\skid_buffer_reg[1] ;
  input bresp_push;
  input shandshake_r;
  input m_axi_bvalid;
  input mhandshake_r;
  input [1:0]in;
  input aclk;
  input areset_d1;

  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire bresp_push;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire shandshake_r;
  wire [1:0]\skid_buffer_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1__0 
       (.I0(Q[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1__0 
       (.I0(Q[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .I3(Q[1]),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[1] [0]));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    mhandshake_r_i_1
       (.I0(m_axi_bvalid),
        .I1(mhandshake_r),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_simple_fifo" *) 
module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[0]_rep__2_rep__0_0 ,
    m_axi_rready,
    \state_reg[0]_rep ,
    out,
    si_rs_rready,
    m_axi_rvalid,
    \cnt_read_reg[4]_rep__0_0 ,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[0]_rep__2_rep__0_0 ;
  output m_axi_rready;
  output \state_reg[0]_rep ;
  output [33:0]out;
  input si_rs_rready;
  input m_axi_rvalid;
  input \cnt_read_reg[4]_rep__0_0 ;
  input [33:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__1_n_0 ;
  wire \cnt_read[0]_rep__0_i_1__1_n_0 ;
  wire \cnt_read[0]_rep__1_i_1__0_n_0 ;
  wire \cnt_read[0]_rep__2_i_1__0_n_0 ;
  wire \cnt_read[0]_rep__2_rep__0_i_1_n_0 ;
  wire \cnt_read[0]_rep__2_rep_i_1_n_0 ;
  wire \cnt_read[0]_rep_i_1__1_n_0 ;
  wire \cnt_read[1]_i_1__1_n_0 ;
  wire \cnt_read[1]_rep__0_i_1__1_n_0 ;
  wire \cnt_read[1]_rep__1_i_1__0_n_0 ;
  wire \cnt_read[1]_rep__2_i_1__0_n_0 ;
  wire \cnt_read[1]_rep__3_i_1_n_0 ;
  wire \cnt_read[1]_rep_i_1__1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[2]_rep__0_i_1__0_n_0 ;
  wire \cnt_read[2]_rep__1_i_1_n_0 ;
  wire \cnt_read[2]_rep__2_i_1_n_0 ;
  wire \cnt_read[2]_rep__2_rep__0_i_1_n_0 ;
  wire \cnt_read[2]_rep__2_rep_i_1_n_0 ;
  wire \cnt_read[2]_rep_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[3]_rep__0_i_1__0_n_0 ;
  wire \cnt_read[3]_rep__1_i_1_n_0 ;
  wire \cnt_read[3]_rep__2_i_1_n_0 ;
  wire \cnt_read[3]_rep__3_i_1_n_0 ;
  wire \cnt_read[3]_rep__3_rep_i_1_n_0 ;
  wire \cnt_read[3]_rep_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire \cnt_read[4]_rep__0_i_1__0_n_0 ;
  wire \cnt_read[4]_rep__1_i_1_n_0 ;
  wire \cnt_read[4]_rep__2_i_1_n_0 ;
  wire \cnt_read[4]_rep__3_i_1_n_0 ;
  wire \cnt_read[4]_rep_i_1__0_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__1_n_0 ;
  wire \cnt_read_reg[0]_rep__2_n_0 ;
  wire \cnt_read_reg[0]_rep__2_rep__0_0 ;
  wire \cnt_read_reg[0]_rep__2_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__2_rep_n_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep__1_n_0 ;
  wire \cnt_read_reg[1]_rep__2_n_0 ;
  wire \cnt_read_reg[1]_rep__3_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep__1_n_0 ;
  wire \cnt_read_reg[2]_rep__2_n_0 ;
  wire \cnt_read_reg[2]_rep__2_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep__2_rep_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_n_0 ;
  wire \cnt_read_reg[3]_rep__1_n_0 ;
  wire \cnt_read_reg[3]_rep__2_n_0 ;
  wire \cnt_read_reg[3]_rep__3_n_0 ;
  wire \cnt_read_reg[3]_rep__3_rep_n_0 ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_0 ;
  wire \cnt_read_reg[4]_rep__0_n_0 ;
  wire \cnt_read_reg[4]_rep__1_n_0 ;
  wire \cnt_read_reg[4]_rep__2_n_0 ;
  wire \cnt_read_reg[4]_rep__3_n_0 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire si_rs_rready;
  wire \state_reg[0]_rep ;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \cnt_read[0]_i_1__1 
       (.I0(cnt_read[0]),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .O(\cnt_read[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \cnt_read[0]_rep__0_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .O(\cnt_read[0]_rep__0_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \cnt_read[0]_rep__1_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__1_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .O(\cnt_read[0]_rep__1_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \cnt_read[0]_rep__2_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .O(\cnt_read[0]_rep__2_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \cnt_read[0]_rep__2_rep__0_i_1 
       (.I0(\cnt_read_reg[0]_rep__2_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .O(\cnt_read[0]_rep__2_rep__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \cnt_read[0]_rep__2_rep_i_1 
       (.I0(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .O(\cnt_read[0]_rep__2_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \cnt_read[0]_rep_i_1__1 
       (.I0(\cnt_read_reg[0]_rep_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .O(\cnt_read[0]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \cnt_read[1]_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(cnt_read[1]),
        .O(\cnt_read[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \cnt_read[1]_rep__0_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read[1]_rep__0_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \cnt_read[1]_rep__1_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[1]_rep__1_n_0 ),
        .O(\cnt_read[1]_rep__1_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \cnt_read[1]_rep__2_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[1]_rep__2_n_0 ),
        .O(\cnt_read[1]_rep__2_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \cnt_read[1]_rep__3_i_1 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[1]_rep__3_n_0 ),
        .O(\cnt_read[1]_rep__3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \cnt_read[1]_rep_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__2_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[1]_rep_n_0 ),
        .O(\cnt_read[1]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \cnt_read[2]_i_1 
       (.I0(\cnt_read_reg[1]_rep__3_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I3(si_rs_rready),
        .I4(wr_en0),
        .I5(cnt_read[2]),
        .O(\cnt_read[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \cnt_read[2]_rep__0_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I3(si_rs_rready),
        .I4(wr_en0),
        .I5(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[2]_rep__0_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \cnt_read[2]_rep__1_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I3(si_rs_rready),
        .I4(wr_en0),
        .I5(\cnt_read_reg[2]_rep__1_n_0 ),
        .O(\cnt_read[2]_rep__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \cnt_read[2]_rep__2_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I3(si_rs_rready),
        .I4(wr_en0),
        .I5(\cnt_read_reg[2]_rep__2_n_0 ),
        .O(\cnt_read[2]_rep__2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \cnt_read[2]_rep__2_rep__0_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I3(si_rs_rready),
        .I4(wr_en0),
        .I5(\cnt_read_reg[2]_rep__2_rep__0_n_0 ),
        .O(\cnt_read[2]_rep__2_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \cnt_read[2]_rep__2_rep_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I3(si_rs_rready),
        .I4(wr_en0),
        .I5(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .O(\cnt_read[2]_rep__2_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \cnt_read[2]_rep_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I3(si_rs_rready),
        .I4(wr_en0),
        .I5(\cnt_read_reg[2]_rep_n_0 ),
        .O(\cnt_read[2]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_i_1 
       (.I0(\cnt_read[4]_i_3_n_0 ),
        .I1(cnt_read[3]),
        .I2(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .O(\cnt_read[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep__0_i_1__0 
       (.I0(\cnt_read[4]_i_3_n_0 ),
        .I1(\cnt_read_reg[3]_rep__0_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_rep__0_n_0 ),
        .O(\cnt_read[3]_rep__0_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep__1_i_1 
       (.I0(\cnt_read[4]_i_3_n_0 ),
        .I1(\cnt_read_reg[3]_rep__1_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_rep__0_n_0 ),
        .O(\cnt_read[3]_rep__1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep__2_i_1 
       (.I0(\cnt_read[4]_i_3_n_0 ),
        .I1(\cnt_read_reg[3]_rep__2_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_rep__0_n_0 ),
        .O(\cnt_read[3]_rep__2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep__3_i_1 
       (.I0(\cnt_read[4]_i_3_n_0 ),
        .I1(\cnt_read_reg[3]_rep__3_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_rep__0_n_0 ),
        .O(\cnt_read[3]_rep__3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep__3_rep_i_1 
       (.I0(\cnt_read[4]_i_3_n_0 ),
        .I1(\cnt_read_reg[3]_rep__3_rep_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .O(\cnt_read[3]_rep__3_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep_i_1__0 
       (.I0(\cnt_read[4]_i_3_n_0 ),
        .I1(\cnt_read_reg[3]_rep_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .O(\cnt_read[3]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_i_1 
       (.I0(cnt_read[4]),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__3_rep_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h75FFFFFF)) 
    \cnt_read[4]_i_2 
       (.I0(\cnt_read_reg[1]_rep__3_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .O(\cnt_read[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h75FFFFFF00000010)) 
    \cnt_read[4]_i_3 
       (.I0(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_rep__0_0 ),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[1]_rep__2_n_0 ),
        .I5(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .O(\cnt_read[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_rep__0_i_1__0 
       (.I0(\cnt_read_reg[4]_rep__0_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__3_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_rep__0_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_rep__1_i_1 
       (.I0(\cnt_read_reg[4]_rep__1_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__3_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_rep__1_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_rep__2_i_1 
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__3_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_rep__2_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_rep__3_i_1 
       (.I0(\cnt_read_reg[4]_rep__3_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__3_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_rep__3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_rep_i_1__0 
       (.I0(\cnt_read_reg[4]_rep_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__3_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_rep__0_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_rep_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__0_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__1_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__2_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__2_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__2_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__2_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__2_rep__0_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__2_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__0_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__1_i_1__0_n_0 ),
        .Q(\cnt_read_reg[1]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__2_i_1__0_n_0 ),
        .Q(\cnt_read_reg[1]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__3_i_1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__3_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep__0_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep__1_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep__2_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__2_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep__2_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__2_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep__2_rep__0_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__2_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep__0_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep__1_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep__2_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep__3_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__3_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__3_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep__3_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__3_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_rep_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_rep__0_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_rep__1_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_rep__2_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_rep__3_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__3_n_0 ),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'hF77F777F)) 
    m_axi_rready_INST_0
       (.I0(\cnt_read_reg[4]_rep__3_n_0 ),
        .I1(\cnt_read_reg[3]_rep__3_rep_n_0 ),
        .I2(\cnt_read_reg[1]_rep__2_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .I4(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    m_valid_i_i_2
       (.I0(\cnt_read_reg[3]_rep__3_rep_n_0 ),
        .I1(\cnt_read_reg[4]_rep__3_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .I4(\cnt_read_reg[1]_rep__3_n_0 ),
        .I5(\cnt_read_reg[4]_rep__0_0 ),
        .O(\cnt_read_reg[0]_rep__2_rep__0_0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep__2_n_0 ,\cnt_read_reg[3]_rep__2_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hAA2A2AAA2A2A2AAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(\cnt_read_reg[4]_rep__3_n_0 ),
        .I2(\cnt_read_reg[3]_rep__3_rep_n_0 ),
        .I3(\cnt_read_reg[1]_rep__3_n_0 ),
        .I4(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .I5(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .O(wr_en0));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep__2_n_0 ,\cnt_read_reg[3]_rep__2_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,cnt_read[2:0]}),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,cnt_read[2:0]}),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep__2_n_0 ,\cnt_read_reg[3]_rep__2_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep__2_n_0 ,\cnt_read_reg[3]_rep__2_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep__2_n_0 ,\cnt_read_reg[3]_rep__2_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep__2_n_0 ,\cnt_read_reg[3]_rep__2_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h7C000000)) 
    \state[1]_i_4 
       (.I0(\cnt_read_reg[0]_rep__2_rep_n_0 ),
        .I1(\cnt_read_reg[2]_rep__2_rep_n_0 ),
        .I2(\cnt_read_reg[1]_rep__3_n_0 ),
        .I3(\cnt_read_reg[3]_rep__3_rep_n_0 ),
        .I4(\cnt_read_reg[4]_rep__3_n_0 ),
        .O(\state_reg[0]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_simple_fifo" *) 
module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2
   (\state_reg[0]_rep ,
    \cnt_read_reg[0]_rep__2_rep__0 ,
    \skid_buffer_reg[46] ,
    si_rs_rready,
    \cnt_read_reg[3]_rep__3_rep ,
    r_push_r,
    \cnt_read_reg[0]_rep__2_rep ,
    in,
    aclk,
    areset_d1);
  output \state_reg[0]_rep ;
  output \cnt_read_reg[0]_rep__2_rep__0 ;
  output [12:0]\skid_buffer_reg[46] ;
  input si_rs_rready;
  input \cnt_read_reg[3]_rep__3_rep ;
  input r_push_r;
  input \cnt_read_reg[0]_rep__2_rep ;
  input [12:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__2_n_0 ;
  wire \cnt_read[0]_rep__0_i_1_n_0 ;
  wire \cnt_read[0]_rep__0_rep_i_1_n_0 ;
  wire \cnt_read[0]_rep_i_1_n_0 ;
  wire \cnt_read[1]_i_1__2_n_0 ;
  wire \cnt_read[1]_rep__0_i_1_n_0 ;
  wire \cnt_read[1]_rep_i_1_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[2]_rep__0_i_1_n_0 ;
  wire \cnt_read[2]_rep_i_1_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[3]_rep__0_i_1_n_0 ;
  wire \cnt_read[3]_rep_i_1_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire \cnt_read[4]_i_3__0_n_0 ;
  wire \cnt_read[4]_rep__0_i_1_n_0 ;
  wire \cnt_read[4]_rep_i_1_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__0_rep_n_0 ;
  wire \cnt_read_reg[0]_rep__2_rep ;
  wire \cnt_read_reg[0]_rep__2_rep__0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_n_0 ;
  wire \cnt_read_reg[3]_rep__3_rep ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_n_0 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [12:0]in;
  wire r_push_r;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[0]_rep ;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \cnt_read[0]_i_1__2 
       (.I0(cnt_read[0]),
        .I1(si_rs_rready),
        .I2(\cnt_read_reg[3]_rep__3_rep ),
        .I3(r_push_r),
        .O(\cnt_read[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \cnt_read[0]_rep__0_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_n_0 ),
        .I1(si_rs_rready),
        .I2(\cnt_read_reg[3]_rep__3_rep ),
        .I3(r_push_r),
        .O(\cnt_read[0]_rep__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \cnt_read[0]_rep__0_rep_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_rep_n_0 ),
        .I1(si_rs_rready),
        .I2(\cnt_read_reg[3]_rep__3_rep ),
        .I3(r_push_r),
        .O(\cnt_read[0]_rep__0_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \cnt_read[0]_rep_i_1 
       (.I0(\cnt_read_reg[0]_rep_n_0 ),
        .I1(si_rs_rready),
        .I2(\cnt_read_reg[3]_rep__3_rep ),
        .I3(r_push_r),
        .O(\cnt_read[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \cnt_read[1]_i_1__2 
       (.I0(\cnt_read_reg[0]_rep__0_rep_n_0 ),
        .I1(r_push_r),
        .I2(si_rs_rready),
        .I3(\cnt_read_reg[3]_rep__3_rep ),
        .I4(cnt_read[1]),
        .O(\cnt_read[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \cnt_read[1]_rep__0_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_n_0 ),
        .I1(r_push_r),
        .I2(si_rs_rready),
        .I3(\cnt_read_reg[3]_rep__3_rep ),
        .I4(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read[1]_rep__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \cnt_read[1]_rep_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_n_0 ),
        .I1(r_push_r),
        .I2(si_rs_rready),
        .I3(\cnt_read_reg[3]_rep__3_rep ),
        .I4(\cnt_read_reg[1]_rep_n_0 ),
        .O(\cnt_read[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \cnt_read[2]_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__0_rep_n_0 ),
        .I2(r_push_r),
        .I3(si_rs_rready),
        .I4(\cnt_read_reg[3]_rep__3_rep ),
        .I5(cnt_read[2]),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \cnt_read[2]_rep__0_i_1 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__0_n_0 ),
        .I2(r_push_r),
        .I3(si_rs_rready),
        .I4(\cnt_read_reg[3]_rep__3_rep ),
        .I5(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[2]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \cnt_read[2]_rep_i_1 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__0_n_0 ),
        .I2(r_push_r),
        .I3(si_rs_rready),
        .I4(\cnt_read_reg[3]_rep__3_rep ),
        .I5(\cnt_read_reg[2]_rep_n_0 ),
        .O(\cnt_read[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_i_1__0 
       (.I0(\cnt_read[4]_i_3__0_n_0 ),
        .I1(cnt_read[3]),
        .I2(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep__0_i_1 
       (.I0(\cnt_read[4]_i_3__0_n_0 ),
        .I1(\cnt_read_reg[3]_rep__0_n_0 ),
        .I2(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[3]_rep__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[3]_rep_i_1 
       (.I0(\cnt_read[4]_i_3__0_n_0 ),
        .I1(\cnt_read_reg[3]_rep_n_0 ),
        .I2(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[3]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_i_1__0 
       (.I0(cnt_read[4]),
        .I1(\cnt_read[4]_i_2__0_n_0 ),
        .I2(\cnt_read_reg[3]_rep__0_n_0 ),
        .I3(\cnt_read_reg[2]_rep__0_n_0 ),
        .I4(\cnt_read[4]_i_3__0_n_0 ),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5DFFFFFF)) 
    \cnt_read[4]_i_2__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(si_rs_rready),
        .I2(\cnt_read_reg[3]_rep__3_rep ),
        .I3(r_push_r),
        .I4(\cnt_read_reg[0]_rep__0_rep_n_0 ),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h77F7FFFF00000010)) 
    \cnt_read[4]_i_3__0 
       (.I0(\cnt_read_reg[0]_rep__0_rep_n_0 ),
        .I1(r_push_r),
        .I2(si_rs_rready),
        .I3(\cnt_read_reg[3]_rep__3_rep ),
        .I4(\cnt_read_reg[1]_rep__0_n_0 ),
        .I5(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_rep__0_i_1 
       (.I0(\cnt_read_reg[4]_rep__0_n_0 ),
        .I1(\cnt_read[4]_i_2__0_n_0 ),
        .I2(\cnt_read_reg[3]_rep__0_n_0 ),
        .I3(\cnt_read_reg[2]_rep__0_n_0 ),
        .I4(\cnt_read[4]_i_3__0_n_0 ),
        .O(\cnt_read[4]_rep__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AA59AAA)) 
    \cnt_read[4]_rep_i_1 
       (.I0(\cnt_read_reg[4]_rep_n_0 ),
        .I1(\cnt_read[4]_i_2__0_n_0 ),
        .I2(\cnt_read_reg[3]_rep__0_n_0 ),
        .I3(\cnt_read_reg[2]_rep__0_n_0 ),
        .I4(\cnt_read[4]_i_3__0_n_0 ),
        .O(\cnt_read[4]_rep_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__0_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__0_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_rep__0_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_rep__0_i_1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_rep__0_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_rep__0_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_rep_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_rep__0_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_n_0 ),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'h80000000)) 
    m_valid_i_i_3
       (.I0(\cnt_read_reg[4]_rep__0_n_0 ),
        .I1(\cnt_read_reg[3]_rep__0_n_0 ),
        .I2(\cnt_read_reg[1]_rep__0_n_0 ),
        .I3(\cnt_read_reg[2]_rep__0_n_0 ),
        .I4(\cnt_read_reg[0]_rep__0_n_0 ),
        .O(\cnt_read_reg[0]_rep__2_rep__0 ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[46] [0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(\skid_buffer_reg[46] [10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(\skid_buffer_reg[46] [11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(\skid_buffer_reg[46] [12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[46] [1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(\skid_buffer_reg[46] [2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(\skid_buffer_reg[46] [3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(\skid_buffer_reg[46] [4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(\skid_buffer_reg[46] [5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(\skid_buffer_reg[46] [6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(\skid_buffer_reg[46] [7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(\skid_buffer_reg[46] [8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(\skid_buffer_reg[46] [9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h5515155515151555)) 
    \state[1]_i_3 
       (.I0(\cnt_read_reg[0]_rep__2_rep ),
        .I1(\cnt_read_reg[4]_rep__0_n_0 ),
        .I2(\cnt_read_reg[3]_rep__0_n_0 ),
        .I3(\cnt_read_reg[1]_rep__0_n_0 ),
        .I4(\cnt_read_reg[2]_rep__0_n_0 ),
        .I5(\cnt_read_reg[0]_rep__0_rep_n_0 ),
        .O(\state_reg[0]_rep ));
endmodule

module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm
   (D,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[7] ,
    Q,
    \m_payload_i_reg[0] ,
    E,
    \axlen_cnt_reg[4] ,
    S,
    \axaddr_offset_r_reg[2] ,
    \axlen_cnt_reg[0] ,
    \axaddr_offset_r_reg[2]_0 ,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    incr_next_pending,
    s_axburst_eq1_reg,
    \axlen_cnt_reg[0]_0 ,
    \axaddr_wrap_reg[0] ,
    \axlen_cnt_reg[4]_0 ,
    \axaddr_incr_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \axaddr_wrap_reg[11] ,
    m_axi_awvalid,
    \m_payload_i_reg[44] ,
    si_rs_awvalid,
    \axlen_cnt_reg[4]_1 ,
    \m_payload_i_reg[46] ,
    \wrap_second_len_r_reg[2] ,
    \m_payload_i_reg[0]_1 ,
    \wrap_second_len_r_reg[3]_0 ,
    \m_payload_i_reg[47] ,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[35] ,
    \axlen_cnt_reg[0]_1 ,
    \m_payload_i_reg[5] ,
    \m_payload_i_reg[46]_0 ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    \axlen_cnt_reg[4]_2 ,
    next_pending_r_reg_0,
    areset_d1,
    sel_first_reg,
    \cnt_read_reg[1]_rep__1 ,
    \cnt_read_reg[0]_rep__1 ,
    s_axburst_eq1_reg_0,
    sel_first_reg_0,
    s_axburst_eq1_reg_1,
    m_axi_awready,
    \cnt_read_reg[0]_rep__2 ,
    s_axburst_eq1_reg_2,
    aclk);
  output [2:0]D;
  output [2:0]\wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[7] ;
  output [1:0]Q;
  output \m_payload_i_reg[0] ;
  output [0:0]E;
  output \axlen_cnt_reg[4] ;
  output [3:0]S;
  output \axaddr_offset_r_reg[2] ;
  output [0:0]\axlen_cnt_reg[0] ;
  output [0:0]\axaddr_offset_r_reg[2]_0 ;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output incr_next_pending;
  output s_axburst_eq1_reg;
  output [0:0]\axlen_cnt_reg[0]_0 ;
  output [0:0]\axaddr_wrap_reg[0] ;
  output \axlen_cnt_reg[4]_0 ;
  output \axaddr_incr_reg[0] ;
  output [0:0]\m_payload_i_reg[0]_0 ;
  output \axaddr_wrap_reg[11] ;
  output m_axi_awvalid;
  input \m_payload_i_reg[44] ;
  input si_rs_awvalid;
  input \axlen_cnt_reg[4]_1 ;
  input [8:0]\m_payload_i_reg[46] ;
  input [0:0]\wrap_second_len_r_reg[2] ;
  input \m_payload_i_reg[0]_1 ;
  input [2:0]\wrap_second_len_r_reg[3]_0 ;
  input [2:0]\m_payload_i_reg[47] ;
  input [1:0]\axaddr_offset_r_reg[3] ;
  input \m_payload_i_reg[35] ;
  input [0:0]\axlen_cnt_reg[0]_1 ;
  input \m_payload_i_reg[5] ;
  input \m_payload_i_reg[46]_0 ;
  input \axlen_cnt_reg[3] ;
  input next_pending_r_reg;
  input \axlen_cnt_reg[4]_2 ;
  input next_pending_r_reg_0;
  input areset_d1;
  input sel_first_reg;
  input \cnt_read_reg[1]_rep__1 ;
  input \cnt_read_reg[0]_rep__1 ;
  input s_axburst_eq1_reg_0;
  input sel_first_reg_0;
  input s_axburst_eq1_reg_1;
  input m_axi_awready;
  input \cnt_read_reg[0]_rep__2 ;
  input s_axburst_eq1_reg_2;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire \axaddr_incr_reg[0] ;
  wire \axaddr_offset_r_reg[2] ;
  wire [0:0]\axaddr_offset_r_reg[2]_0 ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire [0:0]\axaddr_wrap_reg[0] ;
  wire \axaddr_wrap_reg[11] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[4] ;
  wire \axlen_cnt_reg[4]_0 ;
  wire \axlen_cnt_reg[4]_1 ;
  wire \axlen_cnt_reg[4]_2 ;
  wire \axlen_cnt_reg[7] ;
  wire \cnt_read_reg[0]_rep__1 ;
  wire \cnt_read_reg[0]_rep__2 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire incr_next_pending;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire \m_payload_i_reg[0] ;
  wire [0:0]\m_payload_i_reg[0]_0 ;
  wire \m_payload_i_reg[0]_1 ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[44] ;
  wire [8:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[46]_0 ;
  wire [2:0]\m_payload_i_reg[47] ;
  wire \m_payload_i_reg[5] ;
  wire next;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [1:0]next_state;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire s_axburst_eq1_reg_1;
  wire s_axburst_eq1_reg_2;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire si_rs_awvalid;
  wire \state[0]_rep_i_1__0_n_0 ;
  wire \state[1]_rep_i_1__0_n_0 ;
  wire \state_reg[1]_rep_n_0 ;
  wire wrap_next_pending;
  wire \wrap_second_len_r[0]_i_2_n_0 ;
  wire [0:0]\wrap_second_len_r_reg[2] ;
  wire [2:0]\wrap_second_len_r_reg[3] ;
  wire [2:0]\wrap_second_len_r_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \axaddr_incr[0]_i_1 
       (.I0(sel_first_reg_0),
        .I1(\m_payload_i_reg[0] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\axlen_cnt_reg[4] ),
        .O(\axaddr_incr_reg[0] ));
  LUT6 #(
    .INIT(64'h000000006366CCCC)) 
    \axaddr_incr[0]_i_10 
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[46] [1]),
        .I2(\axlen_cnt_reg[4] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\m_payload_i_reg[46] [4]),
        .I5(\m_payload_i_reg[46] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0102000301020102)) 
    \axaddr_incr[0]_i_11 
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[46] [5]),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(\m_payload_i_reg[46] [0]),
        .I4(\axlen_cnt_reg[4] ),
        .I5(\state_reg[1]_rep_n_0 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h6366CCCCCCCCCCCC)) 
    \axaddr_incr[0]_i_8 
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[46] [3]),
        .I2(\axlen_cnt_reg[4] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\m_payload_i_reg[46] [5]),
        .I5(\m_payload_i_reg[46] [4]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0000CCCC6366CCCC)) 
    \axaddr_incr[0]_i_9 
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[46] [2]),
        .I2(\axlen_cnt_reg[4] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\m_payload_i_reg[46] [5]),
        .I5(\m_payload_i_reg[46] [4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r_reg[2] ),
        .O(\axaddr_offset_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h55555555553F5555)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(\axaddr_offset_r_reg[3] [0]),
        .I1(\m_payload_i_reg[46] [8]),
        .I2(\m_payload_i_reg[5] ),
        .I3(Q[1]),
        .I4(si_rs_awvalid),
        .I5(Q[0]),
        .O(\axaddr_offset_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hCCFE)) 
    \axaddr_wrap[11]_i_1 
       (.I0(si_rs_awvalid),
        .I1(\m_payload_i_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\axaddr_wrap_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \axaddr_wrap[11]_i_3 
       (.I0(\axlen_cnt_reg[4] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\m_payload_i_reg[0] ),
        .O(\axaddr_wrap_reg[11] ));
  LUT6 #(
    .INIT(64'h04000400FFFF0400)) 
    \axlen_cnt[0]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(\m_payload_i_reg[46] [7]),
        .I4(\axlen_cnt_reg[4]_1 ),
        .I5(\axlen_cnt_reg[0]_1 ),
        .O(\axlen_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hCCFE)) 
    \axlen_cnt[3]_i_1 
       (.I0(si_rs_awvalid),
        .I1(\m_payload_i_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\axlen_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hCCFE)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(si_rs_awvalid),
        .I1(\m_payload_i_reg[0] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\axlen_cnt_reg[4] ),
        .O(\axlen_cnt_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h0000F5F4)) 
    \axlen_cnt[7]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_payload_i_reg[0] ),
        .I3(si_rs_awvalid),
        .I4(\axlen_cnt_reg[4]_1 ),
        .O(\axlen_cnt_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(\axlen_cnt_reg[4] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1 
       (.I0(\m_payload_i_reg[0] ),
        .I1(si_rs_awvalid),
        .O(\m_payload_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8A8ACF8A00000000)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2 ),
        .I2(\cnt_read_reg[1]_rep__1 ),
        .I3(m_axi_awready),
        .I4(s_axburst_eq1_reg_1),
        .I5(\axlen_cnt_reg[4] ),
        .O(\m_payload_i_reg[0] ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    next_pending_r_i_1
       (.I0(\m_payload_i_reg[46]_0 ),
        .I1(E),
        .I2(\axlen_cnt_reg[3] ),
        .I3(next),
        .I4(next_pending_r_reg),
        .O(wrap_next_pending));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    next_pending_r_i_1__0
       (.I0(\m_payload_i_reg[46]_0 ),
        .I1(E),
        .I2(\axlen_cnt_reg[4]_2 ),
        .I3(next),
        .I4(next_pending_r_reg_0),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'hFFFF55FF20200020)) 
    next_pending_r_i_4
       (.I0(\axlen_cnt_reg[4] ),
        .I1(s_axburst_eq1_reg_1),
        .I2(m_axi_awready),
        .I3(\cnt_read_reg[1]_rep__1 ),
        .I4(\cnt_read_reg[0]_rep__1 ),
        .I5(\state_reg[1]_rep_n_0 ),
        .O(next));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[46] [6]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[46] [6]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hCCCEFCFFCCCECCCE)) 
    sel_first_i_1
       (.I0(si_rs_awvalid),
        .I1(areset_d1),
        .I2(\axlen_cnt_reg[4] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\m_payload_i_reg[0] ),
        .I5(sel_first_reg),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'h2F2FFFF02020FFF0)) 
    \state[0]_i_1 
       (.I0(\cnt_read_reg[1]_rep__1 ),
        .I1(\cnt_read_reg[0]_rep__1 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(s_axburst_eq1_reg_0),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h2F2FFFF02020FFF0)) 
    \state[0]_rep_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__1 ),
        .I1(\cnt_read_reg[0]_rep__1 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(si_rs_awvalid),
        .I4(\axlen_cnt_reg[4] ),
        .I5(s_axburst_eq1_reg_0),
        .O(\state[0]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \state[1]_i_1 
       (.I0(m_axi_awready),
        .I1(Q[1]),
        .I2(\cnt_read_reg[0]_rep__2 ),
        .I3(\cnt_read_reg[1]_rep__1 ),
        .I4(s_axburst_eq1_reg_2),
        .O(next_state[1]));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \state[1]_rep_i_1__0 
       (.I0(m_axi_awready),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\cnt_read_reg[0]_rep__2 ),
        .I3(\cnt_read_reg[1]_rep__1 ),
        .I4(s_axburst_eq1_reg_2),
        .O(\state[1]_rep_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(Q[0]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_rep_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg[4] ),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_rep_i_1__0_n_0 ),
        .Q(\state_reg[1]_rep_n_0 ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(si_rs_awvalid),
        .I2(\axlen_cnt_reg[4] ),
        .O(E));
  LUT6 #(
    .INIT(64'hDDDDD8DDAAAAA8AA)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(\m_payload_i_reg[0]_1 ),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\m_payload_i_reg[44] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_second_len_r_reg[3] [1]),
        .I2(\m_payload_i_reg[44] ),
        .I3(\wrap_second_len_r_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000CCCCCACC)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(\wrap_second_len_r_reg[3]_0 [0]),
        .I2(Q[0]),
        .I3(si_rs_awvalid),
        .I4(Q[1]),
        .I5(\m_payload_i_reg[0]_1 ),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFFFFFFF)) 
    \wrap_second_len_r[0]_i_2 
       (.I0(\axaddr_offset_r_reg[3] [1]),
        .I1(E),
        .I2(\m_payload_i_reg[35] ),
        .I3(\m_payload_i_reg[47] [1]),
        .I4(\m_payload_i_reg[47] [0]),
        .I5(\axaddr_offset_r_reg[2] ),
        .O(\wrap_second_len_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC0AAC3AAC3AA)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [1]),
        .I1(\m_payload_i_reg[47] [0]),
        .I2(\m_payload_i_reg[47] [1]),
        .I3(E),
        .I4(\m_payload_i_reg[47] [2]),
        .I5(\axaddr_offset_r_reg[2] ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(\axaddr_offset_r_reg[2] ),
        .I1(\m_payload_i_reg[47] [0]),
        .I2(\m_payload_i_reg[47] [1]),
        .I3(\m_payload_i_reg[35] ),
        .I4(E),
        .I5(\wrap_second_len_r_reg[3]_0 [2]),
        .O(\wrap_second_len_r_reg[3] [2]));
endmodule

module axi_protocol_converter_v2_1_b2s_wrap_cmd
   (next_pending_r_reg_0,
    next_pending_r_reg_1,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    \m_payload_i_reg[47] ,
    E,
    \state_reg[0]_rep ,
    axaddr_incr_reg,
    \m_payload_i_reg[38] ,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    m_valid_i_reg,
    \wrap_second_len_r_reg[3]_2 ,
    \m_payload_i_reg[6] ,
    m_valid_i_reg_0,
    b_push,
    \state_reg[1] ,
    si_rs_awvalid,
    areset_d1);
  output next_pending_r_reg_0;
  output next_pending_r_reg_1;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input [18:0]\m_payload_i_reg[47] ;
  input [0:0]E;
  input \state_reg[0]_rep ;
  input [11:0]axaddr_incr_reg;
  input \m_payload_i_reg[38] ;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]m_valid_i_reg;
  input [3:0]\wrap_second_len_r_reg[3]_2 ;
  input [6:0]\m_payload_i_reg[6] ;
  input [0:0]m_valid_i_reg_0;
  input b_push;
  input [1:0]\state_reg[1] ;
  input si_rs_awvalid;
  input areset_d1;

  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire [11:0]axaddr_incr_reg;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [11:0]axaddr_wrap;
  wire [11:0]axaddr_wrap0;
  wire \axaddr_wrap[0]_i_1_n_0 ;
  wire \axaddr_wrap[10]_i_1_n_0 ;
  wire \axaddr_wrap[11]_i_10_n_0 ;
  wire \axaddr_wrap[11]_i_2_n_0 ;
  wire \axaddr_wrap[11]_i_5_n_0 ;
  wire \axaddr_wrap[11]_i_6_n_0 ;
  wire \axaddr_wrap[11]_i_7_n_0 ;
  wire \axaddr_wrap[11]_i_8_n_0 ;
  wire \axaddr_wrap[11]_i_9__0_n_0 ;
  wire \axaddr_wrap[1]_i_1_n_0 ;
  wire \axaddr_wrap[2]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1_n_0 ;
  wire \axaddr_wrap[5]_i_1_n_0 ;
  wire \axaddr_wrap[6]_i_1_n_0 ;
  wire \axaddr_wrap[7]_i_1_n_0 ;
  wire \axaddr_wrap[7]_i_3_n_0 ;
  wire \axaddr_wrap[7]_i_4_n_0 ;
  wire \axaddr_wrap[7]_i_5_n_0 ;
  wire \axaddr_wrap[7]_i_6_n_0 ;
  wire \axaddr_wrap[8]_i_1_n_0 ;
  wire \axaddr_wrap[9]_i_1_n_0 ;
  wire \axaddr_wrap_reg[11]_i_4_n_1 ;
  wire \axaddr_wrap_reg[11]_i_4_n_2 ;
  wire \axaddr_wrap_reg[11]_i_4_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axlen_cnt[0]_i_1__0_n_0 ;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_2__0_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire b_push;
  wire [11:0]m_axi_awaddr;
  wire \m_payload_i_reg[38] ;
  wire [18:0]\m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire [0:0]m_valid_i_reg_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_i_1_n_0;
  wire sel_first_reg_n_0;
  wire si_rs_awvalid;
  wire \state_reg[0]_rep ;
  wire [1:0]\state_reg[1] ;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [3:0]wrap_cnt_r;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:0]\wrap_second_len_r_reg[3]_2 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_4_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[0]_i_1 
       (.I0(\m_payload_i_reg[47] [0]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[0]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[0]),
        .O(\axaddr_wrap[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[10]_i_1 
       (.I0(\m_payload_i_reg[47] [10]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[10]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[10]),
        .O(\axaddr_wrap[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axaddr_wrap[11]_i_10 
       (.I0(wrap_cnt_r[0]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(wrap_cnt_r[2]),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(wrap_cnt_r[1]),
        .O(\axaddr_wrap[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[11]_i_2 
       (.I0(\m_payload_i_reg[47] [11]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[11]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[11]),
        .O(\axaddr_wrap[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \axaddr_wrap[11]_i_5 
       (.I0(wrap_cnt_r[3]),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_10_n_0 ),
        .O(\axaddr_wrap[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_6 
       (.I0(axaddr_wrap[11]),
        .O(\axaddr_wrap[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_7 
       (.I0(axaddr_wrap[10]),
        .O(\axaddr_wrap[11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_8 
       (.I0(axaddr_wrap[9]),
        .O(\axaddr_wrap[11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_9__0 
       (.I0(axaddr_wrap[8]),
        .O(\axaddr_wrap[11]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[1]_i_1 
       (.I0(\m_payload_i_reg[47] [1]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[1]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[1]),
        .O(\axaddr_wrap[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[2]_i_1 
       (.I0(\m_payload_i_reg[47] [2]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[2]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[2]),
        .O(\axaddr_wrap[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[3]_i_1 
       (.I0(\m_payload_i_reg[47] [3]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[3]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[3]),
        .O(\axaddr_wrap[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(axaddr_wrap[3]),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(axaddr_wrap[2]),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(axaddr_wrap[1]),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(axaddr_wrap[0]),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[4]_i_1 
       (.I0(\m_payload_i_reg[47] [4]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[4]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[4]),
        .O(\axaddr_wrap[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[5]_i_1 
       (.I0(\m_payload_i_reg[47] [5]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[5]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[5]),
        .O(\axaddr_wrap[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[6]_i_1 
       (.I0(\m_payload_i_reg[47] [6]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[6]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[6]),
        .O(\axaddr_wrap[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[7]_i_1 
       (.I0(\m_payload_i_reg[47] [7]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[7]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[7]),
        .O(\axaddr_wrap[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_3 
       (.I0(axaddr_wrap[7]),
        .O(\axaddr_wrap[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_4 
       (.I0(axaddr_wrap[6]),
        .O(\axaddr_wrap[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_5 
       (.I0(axaddr_wrap[5]),
        .O(\axaddr_wrap[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_6 
       (.I0(axaddr_wrap[4]),
        .O(\axaddr_wrap[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[8]_i_1 
       (.I0(\m_payload_i_reg[47] [8]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[8]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[8]),
        .O(\axaddr_wrap[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[9]_i_1 
       (.I0(\m_payload_i_reg[47] [9]),
        .I1(\state_reg[0]_rep ),
        .I2(axaddr_wrap0[9]),
        .I3(\axaddr_wrap[11]_i_5_n_0 ),
        .I4(wrap_boundary_axaddr_r[9]),
        .O(\axaddr_wrap[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[0]_i_1_n_0 ),
        .Q(axaddr_wrap[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[10]_i_1_n_0 ),
        .Q(axaddr_wrap[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[11]_i_2_n_0 ),
        .Q(axaddr_wrap[11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_4 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_4_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_4_n_1 ,\axaddr_wrap_reg[11]_i_4_n_2 ,\axaddr_wrap_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S({\axaddr_wrap[11]_i_6_n_0 ,\axaddr_wrap[11]_i_7_n_0 ,\axaddr_wrap[11]_i_8_n_0 ,\axaddr_wrap[11]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[1]_i_1_n_0 ),
        .Q(axaddr_wrap[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[2]_i_1_n_0 ),
        .Q(axaddr_wrap[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[3]_i_1_n_0 ),
        .Q(axaddr_wrap[3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(axaddr_wrap[3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[4]_i_1_n_0 ),
        .Q(axaddr_wrap[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[5]_i_1_n_0 ),
        .Q(axaddr_wrap[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[6]_i_1_n_0 ),
        .Q(axaddr_wrap[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[7]_i_1_n_0 ),
        .Q(axaddr_wrap[7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S({\axaddr_wrap[7]_i_3_n_0 ,\axaddr_wrap[7]_i_4_n_0 ,\axaddr_wrap[7]_i_5_n_0 ,\axaddr_wrap[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[8]_i_1_n_0 ),
        .Q(axaddr_wrap[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[9]_i_1_n_0 ),
        .Q(axaddr_wrap[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(\m_payload_i_reg[47] [15]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB88BB88BB888)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\m_payload_i_reg[47] [16]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888BBBB88888)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(\m_payload_i_reg[47] [17]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88888)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(\m_payload_i_reg[47] [18]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[0]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [0]),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[10]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[10]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [10]),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[11]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[11]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [11]),
        .O(m_axi_awaddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[1]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [1]),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[2]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [2]),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[3]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [3]),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[4]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [4]),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[5]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[5]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [5]),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[6]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[6]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [6]),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[7]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[7]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [7]),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[8]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[8]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [8]),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(axaddr_wrap[9]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[9]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [9]),
        .O(m_axi_awaddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h01)) 
    next_pending_r_i_2__0
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .O(next_pending_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440F04)) 
    sel_first_i_1
       (.I0(b_push),
        .I1(sel_first_reg_n_0),
        .I2(\state_reg[1] [1]),
        .I3(si_rs_awvalid),
        .I4(\state_reg[1] [0]),
        .I5(areset_d1),
        .O(sel_first_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i_1_n_0),
        .Q(sel_first_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [1]),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [2]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [3]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_wrap_cmd" *) 
module axi_protocol_converter_v2_1_b2s_wrap_cmd_4
   (next_pending_r_reg_0,
    next_pending_r_reg_1,
    m_axi_araddr,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    E,
    \m_payload_i_reg[47] ,
    \state_reg[0]_rep ,
    si_rs_arvalid,
    \state_reg[1]_rep ,
    \state_reg[1]_rep_0 ,
    axaddr_incr_reg,
    \m_payload_i_reg[38] ,
    D,
    \wrap_second_len_r_reg[3]_1 ,
    m_valid_i_reg,
    \wrap_second_len_r_reg[3]_2 ,
    \m_payload_i_reg[6] ,
    m_valid_i_reg_0,
    m_axi_arready,
    Q,
    areset_d1);
  output next_pending_r_reg_0;
  output next_pending_r_reg_1;
  output [11:0]m_axi_araddr;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47] ;
  input \state_reg[0]_rep ;
  input si_rs_arvalid;
  input \state_reg[1]_rep ;
  input \state_reg[1]_rep_0 ;
  input [11:0]axaddr_incr_reg;
  input \m_payload_i_reg[38] ;
  input [3:0]D;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]m_valid_i_reg;
  input [3:0]\wrap_second_len_r_reg[3]_2 ;
  input [6:0]\m_payload_i_reg[6] ;
  input [0:0]m_valid_i_reg_0;
  input m_axi_arready;
  input [1:0]Q;
  input areset_d1;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire [11:0]axaddr_incr_reg;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_2__0_n_0 ;
  wire \axaddr_wrap[11]_i_4_n_0 ;
  wire \axaddr_wrap[11]_i_5__0_n_0 ;
  wire \axaddr_wrap[11]_i_6__0_n_0 ;
  wire \axaddr_wrap[11]_i_7__0_n_0 ;
  wire \axaddr_wrap[11]_i_8__0_n_0 ;
  wire \axaddr_wrap[11]_i_9_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_3__0_n_0 ;
  wire \axaddr_wrap[7]_i_4__0_n_0 ;
  wire \axaddr_wrap[7]_i_5__0_n_0 ;
  wire \axaddr_wrap[7]_i_6__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire \axaddr_wrap_reg[11]_i_3_n_1 ;
  wire \axaddr_wrap_reg[11]_i_3_n_2 ;
  wire \axaddr_wrap_reg[11]_i_3_n_3 ;
  wire \axaddr_wrap_reg[11]_i_3_n_4 ;
  wire \axaddr_wrap_reg[11]_i_3_n_5 ;
  wire \axaddr_wrap_reg[11]_i_3_n_6 ;
  wire \axaddr_wrap_reg[11]_i_3_n_7 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2_n_4 ;
  wire \axaddr_wrap_reg[3]_i_2_n_5 ;
  wire \axaddr_wrap_reg[3]_i_2_n_6 ;
  wire \axaddr_wrap_reg[3]_i_2_n_7 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_4 ;
  wire \axaddr_wrap_reg[7]_i_2_n_5 ;
  wire \axaddr_wrap_reg[7]_i_2_n_6 ;
  wire \axaddr_wrap_reg[7]_i_2_n_7 ;
  wire \axaddr_wrap_reg_n_0_[0] ;
  wire \axaddr_wrap_reg_n_0_[10] ;
  wire \axaddr_wrap_reg_n_0_[11] ;
  wire \axaddr_wrap_reg_n_0_[1] ;
  wire \axaddr_wrap_reg_n_0_[2] ;
  wire \axaddr_wrap_reg_n_0_[3] ;
  wire \axaddr_wrap_reg_n_0_[4] ;
  wire \axaddr_wrap_reg_n_0_[5] ;
  wire \axaddr_wrap_reg_n_0_[6] ;
  wire \axaddr_wrap_reg_n_0_[7] ;
  wire \axaddr_wrap_reg_n_0_[8] ;
  wire \axaddr_wrap_reg_n_0_[9] ;
  wire \axlen_cnt[0]_i_1__2_n_0 ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_2__2_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire \m_payload_i_reg[38] ;
  wire [18:0]\m_payload_i_reg[47] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire [0:0]m_valid_i_reg_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_i_1_n_0;
  wire sel_first_reg_n_0;
  wire si_rs_arvalid;
  wire \state_reg[0]_rep ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[0] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[10] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[11] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[1] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[2] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[3] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[4] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[5] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[6] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[7] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[8] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[9] ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:0]\wrap_second_len_r_reg[3]_2 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2_n_7 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_3_n_5 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[11]_i_2__0 
       (.I0(\axaddr_wrap_reg[11]_i_3_n_4 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [11]),
        .O(\axaddr_wrap[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h6F)) 
    \axaddr_wrap[11]_i_4 
       (.I0(\wrap_cnt_r_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_9_n_0 ),
        .O(\axaddr_wrap[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_5__0 
       (.I0(\axaddr_wrap_reg_n_0_[11] ),
        .O(\axaddr_wrap[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_6__0 
       (.I0(\axaddr_wrap_reg_n_0_[10] ),
        .O(\axaddr_wrap[11]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_7__0 
       (.I0(\axaddr_wrap_reg_n_0_[9] ),
        .O(\axaddr_wrap[11]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_8__0 
       (.I0(\axaddr_wrap_reg_n_0_[8] ),
        .O(\axaddr_wrap[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axaddr_wrap[11]_i_9 
       (.I0(\wrap_cnt_r_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\wrap_cnt_r_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\wrap_cnt_r_reg_n_0_[1] ),
        .O(\axaddr_wrap[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2_n_6 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2_n_5 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2_n_4 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\axaddr_wrap_reg_n_0_[3] ),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg_n_0_[2] ),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg_n_0_[1] ),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\axaddr_wrap_reg_n_0_[0] ),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2_n_7 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2_n_6 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2_n_5 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2_n_4 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_3__0 
       (.I0(\axaddr_wrap_reg_n_0_[7] ),
        .O(\axaddr_wrap[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_4__0 
       (.I0(\axaddr_wrap_reg_n_0_[6] ),
        .O(\axaddr_wrap[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_5__0 
       (.I0(\axaddr_wrap_reg_n_0_[5] ),
        .O(\axaddr_wrap[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_6__0 
       (.I0(\axaddr_wrap_reg_n_0_[4] ),
        .O(\axaddr_wrap[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_3_n_7 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_3_n_6 ),
        .I1(\axaddr_wrap[11]_i_4_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[47] [9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[11]_i_2__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_3 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_3_n_1 ,\axaddr_wrap_reg[11]_i_3_n_2 ,\axaddr_wrap_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[11]_i_3_n_4 ,\axaddr_wrap_reg[11]_i_3_n_5 ,\axaddr_wrap_reg[11]_i_3_n_6 ,\axaddr_wrap_reg[11]_i_3_n_7 }),
        .S({\axaddr_wrap[11]_i_5__0_n_0 ,\axaddr_wrap[11]_i_6__0_n_0 ,\axaddr_wrap[11]_i_7__0_n_0 ,\axaddr_wrap[11]_i_8__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_wrap_reg_n_0_[3] ,\axaddr_wrap_reg_n_0_[2] ,\axaddr_wrap_reg_n_0_[1] ,\axaddr_wrap_reg_n_0_[0] }),
        .O({\axaddr_wrap_reg[3]_i_2_n_4 ,\axaddr_wrap_reg[3]_i_2_n_5 ,\axaddr_wrap_reg[3]_i_2_n_6 ,\axaddr_wrap_reg[3]_i_2_n_7 }),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[7]_i_2_n_4 ,\axaddr_wrap_reg[7]_i_2_n_5 ,\axaddr_wrap_reg[7]_i_2_n_6 ,\axaddr_wrap_reg[7]_i_2_n_7 }),
        .S({\axaddr_wrap[7]_i_3__0_n_0 ,\axaddr_wrap[7]_i_4__0_n_0 ,\axaddr_wrap[7]_i_5__0_n_0 ,\axaddr_wrap[7]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(m_valid_i_reg_0),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF555400005554)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(E),
        .I5(\m_payload_i_reg[47] [15]),
        .O(\axlen_cnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAC3AAC3AAC3AAC0)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(\m_payload_i_reg[47] [16]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(E),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACCC3AAAACCC0)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(\m_payload_i_reg[47] [17]),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(E),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \axlen_cnt[3]_i_2__2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(\m_payload_i_reg[47] [18]),
        .O(\axlen_cnt[3]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_2__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[0] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [0]),
        .O(m_axi_araddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[10] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[10]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [10]),
        .O(m_axi_araddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[11] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[11]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [11]),
        .O(m_axi_araddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[1] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [1]),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[2] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [2]),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[3] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [3]),
        .O(m_axi_araddr[3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[4] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [4]),
        .O(m_axi_araddr[4]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[5] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[5]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [5]),
        .O(m_axi_araddr[5]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[6] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[6]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [6]),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[7] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[7]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [7]),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[8] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[8]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [8]),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(sel_first_reg_n_0),
        .I1(\axaddr_wrap_reg_n_0_[9] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[9]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [9]),
        .O(m_axi_araddr[9]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB00)) 
    next_pending_r_i_2__1
       (.I0(\state_reg[0]_rep ),
        .I1(si_rs_arvalid),
        .I2(\state_reg[1]_rep ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4CFCC)) 
    sel_first_i_1
       (.I0(m_axi_arready),
        .I1(sel_first_reg_n_0),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i_1_n_0),
        .Q(sel_first_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [10]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [11]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [7]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [8]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [9]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [3]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

module axi_register_slice_v2_1_axi_register_slice
   (si_rs_awvalid,
    \skid_buffer_reg[0] ,
    \m_payload_i_reg[0] ,
    si_rs_bready,
    si_rs_arvalid,
    \skid_buffer_reg[0]_0 ,
    \m_payload_i_reg[0]_0 ,
    si_rs_rready,
    S,
    Q,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[7] ,
    \s_arid_r_reg[11] ,
    \axaddr_incr_reg[11]_0 ,
    D,
    \wrap_second_len_r_reg[2] ,
    \wrap_cnt_r_reg[2] ,
    axaddr_offset,
    \wrap_second_len_r_reg[0] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    shandshake,
    \wrap_cnt_r_reg[2]_0 ,
    \wrap_second_len_r_reg[2]_0 ,
    \wrap_cnt_r_reg[2]_1 ,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[0]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axlen_cnt_reg[3]_0 ,
    next_pending_r_reg_0,
    \axaddr_incr_reg[1] ,
    axaddr_incr0,
    \axaddr_incr_reg[2] ,
    \axaddr_incr_reg[3] ,
    \axaddr_incr_reg[4] ,
    \axaddr_incr_reg[1]_0 ,
    I42,
    \axaddr_incr_reg[2]_0 ,
    \axaddr_incr_reg[3]_0 ,
    \axaddr_incr_reg[4]_0 ,
    \axaddr_offset_r_reg[2] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[2]_0 ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[12] ,
    \gen_no_arbiter.m_amesg_i_reg[12]_0 ,
    SR,
    \skid_buffer_reg[61] ,
    \skid_buffer_reg[61]_0 ,
    aclk,
    b_push,
    s_axi_awvalid,
    s_axi_rready,
    \cnt_read_reg[3]_rep__3_rep ,
    s_axi_bready,
    si_rs_bvalid,
    \state_reg[0]_rep ,
    \state_reg[1]_rep ,
    s_axi_arvalid,
    wrap_second_len,
    \axaddr_offset_r_reg[2]_1 ,
    \state_reg[1]_rep_0 ,
    \wrap_second_len_r_reg[2]_1 ,
    \axaddr_offset_r_reg[3]_0 ,
    \state_reg[1] ,
    \wrap_second_len_r_reg[1] ,
    \axaddr_offset_r_reg[2]_2 ,
    \state_reg[1]_rep_1 ,
    \wrap_second_len_r_reg[2]_2 ,
    \axaddr_offset_r_reg[3]_1 ,
    \state_reg[1]_0 ,
    sel_first,
    sel_first_0,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    out,
    \s_bresp_acc_reg[1] ,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    r_push_r_reg,
    \m_payload_i_reg[2] ,
    aresetn,
    E,
    \state_reg[1]_rep_2 );
  output si_rs_awvalid;
  output \skid_buffer_reg[0] ;
  output \m_payload_i_reg[0] ;
  output si_rs_bready;
  output si_rs_arvalid;
  output \skid_buffer_reg[0]_0 ;
  output \m_payload_i_reg[0]_0 ;
  output si_rs_rready;
  output [3:0]S;
  output [53:0]Q;
  output [3:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_incr_reg[7] ;
  output [53:0]\s_arid_r_reg[11] ;
  output [3:0]\axaddr_incr_reg[11]_0 ;
  output [0:0]D;
  output [0:0]\wrap_second_len_r_reg[2] ;
  output \wrap_cnt_r_reg[2] ;
  output [2:0]axaddr_offset;
  output \wrap_second_len_r_reg[0] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output shandshake;
  output [0:0]\wrap_cnt_r_reg[2]_0 ;
  output [0:0]\wrap_second_len_r_reg[2]_0 ;
  output \wrap_cnt_r_reg[2]_1 ;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output \wrap_second_len_r_reg[0]_0 ;
  output \wrap_second_len_r_reg[3]_0 ;
  output \axlen_cnt_reg[3]_0 ;
  output next_pending_r_reg_0;
  output \axaddr_incr_reg[1] ;
  output [2:0]axaddr_incr0;
  output \axaddr_incr_reg[2] ;
  output \axaddr_incr_reg[3] ;
  output \axaddr_incr_reg[4] ;
  output \axaddr_incr_reg[1]_0 ;
  output [2:0]I42;
  output \axaddr_incr_reg[2]_0 ;
  output \axaddr_incr_reg[3]_0 ;
  output \axaddr_incr_reg[4]_0 ;
  output \axaddr_offset_r_reg[2] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[2]_0 ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  output \gen_no_arbiter.m_amesg_i_reg[12] ;
  output \gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  output [0:0]SR;
  output [13:0]\skid_buffer_reg[61] ;
  output [46:0]\skid_buffer_reg[61]_0 ;
  input aclk;
  input b_push;
  input s_axi_awvalid;
  input s_axi_rready;
  input \cnt_read_reg[3]_rep__3_rep ;
  input s_axi_bready;
  input si_rs_bvalid;
  input \state_reg[0]_rep ;
  input \state_reg[1]_rep ;
  input s_axi_arvalid;
  input [0:0]wrap_second_len;
  input \axaddr_offset_r_reg[2]_1 ;
  input \state_reg[1]_rep_0 ;
  input [1:0]\wrap_second_len_r_reg[2]_1 ;
  input [2:0]\axaddr_offset_r_reg[3]_0 ;
  input [1:0]\state_reg[1] ;
  input [0:0]\wrap_second_len_r_reg[1] ;
  input \axaddr_offset_r_reg[2]_2 ;
  input \state_reg[1]_rep_1 ;
  input [1:0]\wrap_second_len_r_reg[2]_2 ;
  input [2:0]\axaddr_offset_r_reg[3]_1 ;
  input [1:0]\state_reg[1]_0 ;
  input sel_first;
  input sel_first_0;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [12:0]r_push_r_reg;
  input [33:0]\m_payload_i_reg[2] ;
  input aresetn;
  input [0:0]E;
  input [0:0]\state_reg[1]_rep_2 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]I42;
  wire [53:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire [2:0]axaddr_incr0;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[1] ;
  wire \axaddr_incr_reg[1]_0 ;
  wire \axaddr_incr_reg[2] ;
  wire \axaddr_incr_reg[2]_0 ;
  wire \axaddr_incr_reg[3] ;
  wire \axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[4] ;
  wire \axaddr_incr_reg[4]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [2:0]axaddr_offset;
  wire \axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[2]_0 ;
  wire \axaddr_offset_r_reg[2]_1 ;
  wire \axaddr_offset_r_reg[2]_2 ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire [2:0]\axaddr_offset_r_reg[3]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3]_1 ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire b_push;
  wire \cnt_read_reg[3]_rep__3_rep ;
  wire \gen_no_arbiter.m_amesg_i_reg[12] ;
  wire \gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [33:0]\m_payload_i_reg[2] ;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [11:0]out;
  wire [12:0]r_push_r_reg;
  wire [53:0]\s_arid_r_reg[11] ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire sel_first;
  wire sel_first_0;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;
  wire \skid_buffer_reg[0] ;
  wire \skid_buffer_reg[0]_0 ;
  wire [13:0]\skid_buffer_reg[61] ;
  wire [46:0]\skid_buffer_reg[61]_0 ;
  wire \state_reg[0]_rep ;
  wire [1:0]\state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire \state_reg[1]_rep_1 ;
  wire [0:0]\state_reg[1]_rep_2 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire \wrap_cnt_r_reg[2] ;
  wire [0:0]\wrap_cnt_r_reg[2]_0 ;
  wire \wrap_cnt_r_reg[2]_1 ;
  wire [0:0]wrap_second_len;
  wire \wrap_second_len_r_reg[0] ;
  wire \wrap_second_len_r_reg[0]_0 ;
  wire [0:0]\wrap_second_len_r_reg[1] ;
  wire [0:0]\wrap_second_len_r_reg[2] ;
  wire [0:0]\wrap_second_len_r_reg[2]_0 ;
  wire [1:0]\wrap_second_len_r_reg[2]_1 ;
  wire [1:0]\wrap_second_len_r_reg[2]_2 ;
  wire \wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;

  axi_register_slice_v2_1_axic_register_slice ar_pipe
       (.I42(I42),
        .Q(\s_arid_r_reg[11] ),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11]_0 ),
        .\axaddr_incr_reg[1] (\axaddr_incr_reg[1]_0 ),
        .\axaddr_incr_reg[2] (\axaddr_incr_reg[2]_0 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[4] (\axaddr_incr_reg[4]_0 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2]_0 ),
        .\axaddr_offset_r_reg[2]_0 (\axaddr_offset_r_reg[2]_2 ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_1 ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3]_0 ),
        .\gen_no_arbiter.m_amesg_i_reg[12] (\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .m_valid_i_reg_0(si_rs_arvalid),
        .next_pending_r_reg(next_pending_r_reg_0),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .sel_first_0(sel_first_0),
        .\skid_buffer_reg[0]_0 (\skid_buffer_reg[0]_0 ),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\state_reg[1] (\state_reg[1]_0 ),
        .\state_reg[1]_rep (\state_reg[1]_rep ),
        .\state_reg[1]_rep_0 (\state_reg[1]_rep_1 ),
        .\state_reg[1]_rep_1 (\state_reg[1]_rep_2 ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6]_0 ),
        .\wrap_cnt_r_reg[2] (\wrap_cnt_r_reg[2]_0 ),
        .\wrap_cnt_r_reg[2]_0 (\wrap_cnt_r_reg[2]_1 ),
        .\wrap_second_len_r_reg[0] (\wrap_second_len_r_reg[0]_0 ),
        .\wrap_second_len_r_reg[1] (\wrap_second_len_r_reg[1] ),
        .\wrap_second_len_r_reg[2] (\wrap_second_len_r_reg[2]_0 ),
        .\wrap_second_len_r_reg[2]_0 (\wrap_second_len_r_reg[2]_2 ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3]_0 ));
  axi_register_slice_v2_1_axic_register_slice_1 aw_pipe
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .aclk(aclk),
        .axaddr_incr0(axaddr_incr0),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[1] (\axaddr_incr_reg[1] ),
        .\axaddr_incr_reg[2] (\axaddr_incr_reg[2] ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[4] (\axaddr_incr_reg[4] ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2] ),
        .\axaddr_offset_r_reg[2]_0 (\axaddr_offset_r_reg[2]_1 ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .b_push(b_push),
        .\gen_no_arbiter.m_amesg_i_reg[12] (\gen_no_arbiter.m_amesg_i_reg[12] ),
        .m_valid_i_reg_0(si_rs_awvalid),
        .next_pending_r_reg(next_pending_r_reg),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .sel_first(sel_first),
        .\skid_buffer_reg[0]_0 (\skid_buffer_reg[0] ),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_rep (\state_reg[1]_rep_0 ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[2] (\wrap_cnt_r_reg[2] ),
        .wrap_second_len(wrap_second_len),
        .\wrap_second_len_r_reg[0] (\wrap_second_len_r_reg[0] ),
        .\wrap_second_len_r_reg[2] (\wrap_second_len_r_reg[2] ),
        .\wrap_second_len_r_reg[2]_0 (\wrap_second_len_r_reg[2]_1 ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ));
  axi_register_slice_v2_1_axic_register_slice__parameterized1 b_pipe
       (.SR(SR),
        .aclk(aclk),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .\s_bresp_acc_reg[1] (\s_bresp_acc_reg[1] ),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[0]_0 (si_rs_bready),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61] ));
  axi_register_slice_v2_1_axic_register_slice__parameterized2 r_pipe
       (.SR(SR),
        .aclk(aclk),
        .\cnt_read_reg[3]_rep__3_rep (\cnt_read_reg[3]_rep__3_rep ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[2]_0 (\m_payload_i_reg[2] ),
        .r_push_r_reg(r_push_r_reg),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[0]_0 (si_rs_rready),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61]_0 ));
endmodule

module axi_register_slice_v2_1_axic_register_slice
   (m_valid_i_reg_0,
    \skid_buffer_reg[0]_0 ,
    \axaddr_incr_reg[7] ,
    Q,
    \axaddr_incr_reg[11] ,
    \wrap_cnt_r_reg[2] ,
    \wrap_second_len_r_reg[2] ,
    \wrap_cnt_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[0] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    \axaddr_incr_reg[1] ,
    I42,
    \axaddr_incr_reg[2] ,
    \axaddr_incr_reg[3] ,
    \axaddr_incr_reg[4] ,
    \axaddr_offset_r_reg[2] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \gen_no_arbiter.m_amesg_i_reg[12] ,
    SR,
    aclk,
    \state_reg[0]_rep ,
    \state_reg[1]_rep ,
    s_axi_arvalid,
    \wrap_second_len_r_reg[1] ,
    \axaddr_offset_r_reg[2]_0 ,
    \state_reg[1]_rep_0 ,
    \wrap_second_len_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    \state_reg[1] ,
    sel_first_0,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    aresetn,
    \state_reg[1]_rep_1 );
  output m_valid_i_reg_0;
  output \skid_buffer_reg[0]_0 ;
  output [3:0]\axaddr_incr_reg[7] ;
  output [53:0]Q;
  output [3:0]\axaddr_incr_reg[11] ;
  output [0:0]\wrap_cnt_r_reg[2] ;
  output [0:0]\wrap_second_len_r_reg[2] ;
  output \wrap_cnt_r_reg[2]_0 ;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output \wrap_second_len_r_reg[0] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output \axaddr_incr_reg[1] ;
  output [2:0]I42;
  output \axaddr_incr_reg[2] ;
  output \axaddr_incr_reg[3] ;
  output \axaddr_incr_reg[4] ;
  output \axaddr_offset_r_reg[2] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \gen_no_arbiter.m_amesg_i_reg[12] ;
  output [0:0]SR;
  input aclk;
  input \state_reg[0]_rep ;
  input \state_reg[1]_rep ;
  input s_axi_arvalid;
  input [0:0]\wrap_second_len_r_reg[1] ;
  input \axaddr_offset_r_reg[2]_0 ;
  input \state_reg[1]_rep_0 ;
  input [1:0]\wrap_second_len_r_reg[2]_0 ;
  input [2:0]\axaddr_offset_r_reg[3]_0 ;
  input [1:0]\state_reg[1] ;
  input sel_first_0;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input aresetn;
  input [0:0]\state_reg[1]_rep_1 ;

  wire [2:0]I42;
  wire [53:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \aresetn_d_reg_n_0_[1] ;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[1] ;
  wire \axaddr_incr_reg[2] ;
  wire \axaddr_incr_reg[3] ;
  wire \axaddr_incr_reg[4] ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire \axaddr_offset_r[0]_i_2__0_n_0 ;
  wire \axaddr_offset_r[1]_i_2__0_n_0 ;
  wire \axaddr_offset_r[1]_i_3__0_n_0 ;
  wire \axaddr_offset_r[3]_i_2__0_n_0 ;
  wire \axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[2]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire [2:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axlen_cnt_reg[3] ;
  wire \gen_no_arbiter.m_amesg_i_reg[12] ;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i[14]_i_1__0_n_0 ;
  wire \m_payload_i[15]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[32]_i_1__0_n_0 ;
  wire \m_payload_i[33]_i_1__0_n_0 ;
  wire \m_payload_i[34]_i_1__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__1_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[50]_i_1__0_n_0 ;
  wire \m_payload_i[51]_i_1__0_n_0 ;
  wire \m_payload_i[52]_i_1__0_n_0 ;
  wire \m_payload_i[53]_i_1__0_n_0 ;
  wire \m_payload_i[54]_i_1__0_n_0 ;
  wire \m_payload_i[55]_i_1__0_n_0 ;
  wire \m_payload_i[56]_i_1__0_n_0 ;
  wire \m_payload_i[57]_i_1__0_n_0 ;
  wire \m_payload_i[58]_i_1__0_n_0 ;
  wire \m_payload_i[59]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[60]_i_1__0_n_0 ;
  wire \m_payload_i[61]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire \m_payload_i_reg_n_0_[38] ;
  wire m_valid_i_i_1__2_n_0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire s_ready_i_i_1__2_n_0;
  wire sel_first_0;
  wire \skid_buffer_reg[0]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \state_reg[0]_rep ;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire [0:0]\state_reg[1]_rep_1 ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r[3]_i_3__0_n_0 ;
  wire [0:0]\wrap_cnt_r_reg[2] ;
  wire \wrap_cnt_r_reg[2]_0 ;
  wire \wrap_second_len_r[0]_i_4__0_n_0 ;
  wire \wrap_second_len_r[3]_i_3__0_n_0 ;
  wire \wrap_second_len_r_reg[0] ;
  wire [0:0]\wrap_second_len_r_reg[1] ;
  wire [0:0]\wrap_second_len_r_reg[2] ;
  wire [1:0]\wrap_second_len_r_reg[2]_0 ;
  wire \wrap_second_len_r_reg[3] ;

  LUT1 #(
    .INIT(2'h1)) 
    \aresetn_d[1]_i_1 
       (.I0(aresetn),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg_n_0_[0] ),
        .Q(\aresetn_d_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_5__0 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(I42[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(I42[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_7__0 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(I42[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[1]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_0),
        .O(\axaddr_incr_reg[1] ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[2]_i_4__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_0),
        .O(\axaddr_incr_reg[2] ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[3]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_0),
        .O(\axaddr_incr_reg[3] ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[4]_i_5__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_0),
        .O(\axaddr_incr_reg[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_6__0 
       (.I0(Q[7]),
        .O(\axaddr_incr_reg[7] [3]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_7__0 
       (.I0(Q[6]),
        .O(\axaddr_incr_reg[7] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_8__0 
       (.I0(Q[5]),
        .O(\axaddr_incr_reg[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_9__0 
       (.I0(Q[4]),
        .O(\axaddr_incr_reg[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_5__0 
       (.I0(Q[11]),
        .O(\axaddr_incr_reg[11] [3]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_6__0 
       (.I0(Q[10]),
        .O(\axaddr_incr_reg[11] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_7__0 
       (.I0(Q[9]),
        .O(\axaddr_incr_reg[11] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_8__0 
       (.I0(Q[8]),
        .O(\axaddr_incr_reg[11] [0]));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[0]_i_1__0 
       (.I0(Q[38]),
        .I1(\axaddr_offset_r[0]_i_2__0_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[1] [0]),
        .I5(\axaddr_offset_r_reg[3]_0 [0]),
        .O(\axaddr_offset_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC000000)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(\axaddr_offset_r[1]_i_2__0_n_0 ),
        .I1(\axaddr_offset_r[1]_i_3__0_n_0 ),
        .I2(Q[35]),
        .I3(Q[39]),
        .I4(\state_reg[1]_rep_0 ),
        .I5(\axaddr_offset_r_reg[3]_0 [1]),
        .O(\axaddr_offset_r_reg[3] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[2]_i_3__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[35]),
        .I3(Q[4]),
        .I4(Q[36]),
        .I5(Q[2]),
        .O(\axaddr_offset_r_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(Q[41]),
        .I1(\axaddr_offset_r[3]_i_2__0_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[0]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [2]),
        .O(\axaddr_offset_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axlen_cnt[3]_i_4 
       (.I0(Q[41]),
        .I1(\state_reg[0]_rep ),
        .I2(m_valid_i_reg_0),
        .I3(\state_reg[1]_rep ),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg_n_0_[38] ),
        .I1(sel_first_0),
        .O(\gen_no_arbiter.m_amesg_i_reg[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(s_axi_araddr[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(s_axi_araddr[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(s_axi_araddr[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(s_axi_araddr[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__1 
       (.I0(s_axi_araddr[13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(s_axi_araddr[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(s_axi_araddr[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(s_axi_araddr[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(s_axi_araddr[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(\m_payload_i[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(\m_payload_i[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(\m_payload_i[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(\m_payload_i[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(\m_payload_i[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(\m_payload_i[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(\m_payload_i[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(\m_payload_i[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(\m_payload_i[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(\m_payload_i[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(s_axi_araddr[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(\m_payload_i[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(\m_payload_i[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(s_axi_araddr[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(s_axi_araddr[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(s_axi_araddr[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(s_axi_araddr[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(\m_payload_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[46]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[50]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[51]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[52]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[53]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[54]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[55]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[56]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[57]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[58]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[59]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[60]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[61]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2A2AAA2AAA2AAA2)) 
    m_valid_i_i_1__2
       (.I0(\aresetn_d_reg_n_0_[1] ),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(s_axi_arvalid),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[0]_rep ),
        .I5(\state_reg[1]_rep ),
        .O(m_valid_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__2_n_0),
        .Q(m_valid_i_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    next_pending_r_i_3__0
       (.I0(\state_reg[1]_rep_0 ),
        .I1(Q[38]),
        .I2(Q[41]),
        .I3(Q[39]),
        .I4(Q[40]),
        .O(next_pending_r_reg));
  LUT6 #(
    .INIT(64'hA222A222AAAAA222)) 
    s_ready_i_i_1__2
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(m_valid_i_reg_0),
        .I2(\state_reg[0]_rep ),
        .I3(\state_reg[1]_rep ),
        .I4(\skid_buffer_reg[0]_0 ),
        .I5(s_axi_arvalid),
        .O(s_ready_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[40]),
        .I2(Q[35]),
        .I3(Q[39]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h002A0A2AA02AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[40]),
        .I5(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(\wrap_second_len_r_reg[2] ),
        .I1(\wrap_cnt_r_reg[2]_0 ),
        .I2(\wrap_second_len_r_reg[1] ),
        .O(\wrap_cnt_r_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(\wrap_cnt_r[3]_i_3__0_n_0 ),
        .I1(\axaddr_offset_r_reg[2]_0 ),
        .I2(\axaddr_offset_r_reg[3] [0]),
        .I3(\axaddr_offset_r_reg[3] [1]),
        .I4(\axaddr_offset_r_reg[3] [2]),
        .O(\wrap_cnt_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000800FFFFF8FF)) 
    \wrap_cnt_r[3]_i_3__0 
       (.I0(Q[38]),
        .I1(\axaddr_offset_r[0]_i_2__0_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[1] [0]),
        .I5(\wrap_second_len_r_reg[2]_0 [0]),
        .O(\wrap_cnt_r[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \wrap_second_len_r[0]_i_3__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[2]),
        .I3(Q[35]),
        .I4(\axaddr_offset_r[1]_i_3__0_n_0 ),
        .I5(\wrap_second_len_r[0]_i_4__0_n_0 ),
        .O(\wrap_second_len_r_reg[0] ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \wrap_second_len_r[0]_i_4__0 
       (.I0(Q[38]),
        .I1(\state_reg[1] [0]),
        .I2(m_valid_i_reg_0),
        .I3(\state_reg[1] [1]),
        .O(\wrap_second_len_r[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h02FCFFFF02FC0000)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\axaddr_offset_r_reg[3] [2]),
        .I1(\axaddr_offset_r_reg[3] [1]),
        .I2(\axaddr_offset_r_reg[3] [0]),
        .I3(\axaddr_offset_r_reg[2]_0 ),
        .I4(\state_reg[1]_rep_0 ),
        .I5(\wrap_second_len_r_reg[2]_0 [1]),
        .O(\wrap_second_len_r_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2__0 
       (.I0(\wrap_second_len_r[3]_i_3__0_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_second_len_r[3]_i_3__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\wrap_second_len_r[3]_i_3__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module axi_register_slice_v2_1_axic_register_slice_1
   (m_valid_i_reg_0,
    \skid_buffer_reg[0]_0 ,
    S,
    Q,
    \axaddr_incr_reg[11] ,
    D,
    \wrap_second_len_r_reg[2] ,
    \wrap_cnt_r_reg[2] ,
    axaddr_offset,
    \wrap_second_len_r_reg[0] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    \axaddr_incr_reg[1] ,
    axaddr_incr0,
    \axaddr_incr_reg[2] ,
    \axaddr_incr_reg[3] ,
    \axaddr_incr_reg[4] ,
    \axaddr_offset_r_reg[2] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \gen_no_arbiter.m_amesg_i_reg[12] ,
    aclk,
    b_push,
    s_axi_awvalid,
    wrap_second_len,
    \axaddr_offset_r_reg[2]_0 ,
    \state_reg[1]_rep ,
    \wrap_second_len_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3] ,
    \state_reg[1] ,
    sel_first,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    SR,
    E);
  output m_valid_i_reg_0;
  output \skid_buffer_reg[0]_0 ;
  output [3:0]S;
  output [53:0]Q;
  output [3:0]\axaddr_incr_reg[11] ;
  output [0:0]D;
  output [0:0]\wrap_second_len_r_reg[2] ;
  output \wrap_cnt_r_reg[2] ;
  output [2:0]axaddr_offset;
  output \wrap_second_len_r_reg[0] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output \axaddr_incr_reg[1] ;
  output [2:0]axaddr_incr0;
  output \axaddr_incr_reg[2] ;
  output \axaddr_incr_reg[3] ;
  output \axaddr_incr_reg[4] ;
  output \axaddr_offset_r_reg[2] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \gen_no_arbiter.m_amesg_i_reg[12] ;
  input aclk;
  input b_push;
  input s_axi_awvalid;
  input [0:0]wrap_second_len;
  input \axaddr_offset_r_reg[2]_0 ;
  input \state_reg[1]_rep ;
  input [1:0]\wrap_second_len_r_reg[2]_0 ;
  input [2:0]\axaddr_offset_r_reg[3] ;
  input [1:0]\state_reg[1] ;
  input sel_first;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [53:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \aresetn_d_reg_n_0_[1] ;
  wire [2:0]axaddr_incr0;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[1] ;
  wire \axaddr_incr_reg[2] ;
  wire \axaddr_incr_reg[3] ;
  wire \axaddr_incr_reg[4] ;
  wire [2:0]axaddr_offset;
  wire \axaddr_offset_r[0]_i_2_n_0 ;
  wire \axaddr_offset_r[1]_i_2_n_0 ;
  wire \axaddr_offset_r[1]_i_3_n_0 ;
  wire \axaddr_offset_r[3]_i_2_n_0 ;
  wire \axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[2]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire \axlen_cnt_reg[3] ;
  wire b_push;
  wire \gen_no_arbiter.m_amesg_i_reg[12] ;
  wire \m_payload_i_reg_n_0_[38] ;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i_i_1_n_0;
  wire sel_first;
  wire [61:0]skid_buffer;
  wire \skid_buffer_reg[0]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r[3]_i_3_n_0 ;
  wire \wrap_cnt_r_reg[2] ;
  wire [0:0]wrap_second_len;
  wire \wrap_second_len_r[0]_i_4_n_0 ;
  wire \wrap_second_len_r[3]_i_3_n_0 ;
  wire \wrap_second_len_r_reg[0] ;
  wire [0:0]\wrap_second_len_r_reg[2] ;
  wire [1:0]\wrap_second_len_r_reg[2]_0 ;
  wire \wrap_second_len_r_reg[3] ;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg_n_0_[0] ),
        .Q(\aresetn_d_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_5 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(axaddr_incr0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_6 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(axaddr_incr0[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_7 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(axaddr_incr0[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[1]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(\axaddr_incr_reg[1] ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[2]_i_4 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr_reg[2] ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[3]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(\axaddr_incr_reg[3] ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[4]_i_5 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(\axaddr_incr_reg[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_6 
       (.I0(Q[7]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_7 
       (.I0(Q[6]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_8 
       (.I0(Q[5]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_9 
       (.I0(Q[4]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_5 
       (.I0(Q[11]),
        .O(\axaddr_incr_reg[11] [3]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_6 
       (.I0(Q[10]),
        .O(\axaddr_incr_reg[11] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_7 
       (.I0(Q[9]),
        .O(\axaddr_incr_reg[11] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_8 
       (.I0(Q[8]),
        .O(\axaddr_incr_reg[11] [0]));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[0]_i_1 
       (.I0(Q[38]),
        .I1(\axaddr_offset_r[0]_i_2_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[1] [0]),
        .I5(\axaddr_offset_r_reg[3] [0]),
        .O(axaddr_offset[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC000000)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(\axaddr_offset_r[1]_i_2_n_0 ),
        .I1(\axaddr_offset_r[1]_i_3_n_0 ),
        .I2(Q[35]),
        .I3(Q[39]),
        .I4(\state_reg[1]_rep ),
        .I5(\axaddr_offset_r_reg[3] [1]),
        .O(axaddr_offset[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[2]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[35]),
        .I3(Q[4]),
        .I4(Q[36]),
        .I5(Q[2]),
        .O(\axaddr_offset_r_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(Q[41]),
        .I1(\axaddr_offset_r[3]_i_2_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[1] [0]),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(axaddr_offset[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axlen_cnt[3]_i_3 
       (.I0(Q[41]),
        .I1(\state_reg[1] [0]),
        .I2(m_valid_i_reg_0),
        .I3(\state_reg[1] [1]),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg_n_0_[38] ),
        .I1(sel_first),
        .O(\gen_no_arbiter.m_amesg_i_reg[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__0 
       (.I0(s_axi_awaddr[13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(skid_buffer[50]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(skid_buffer[51]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(skid_buffer[52]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(skid_buffer[53]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(skid_buffer[54]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(skid_buffer[55]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(skid_buffer[56]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(skid_buffer[57]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(skid_buffer[58]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(skid_buffer[59]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(skid_buffer[60]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(skid_buffer[61]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(\m_payload_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[52]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A2AAA2)) 
    m_valid_i_i_1
       (.I0(\aresetn_d_reg_n_0_[1] ),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(s_axi_awvalid),
        .I3(m_valid_i_reg_0),
        .I4(b_push),
        .O(m_valid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(m_valid_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_2
       (.I0(Q[40]),
        .I1(Q[39]),
        .I2(Q[41]),
        .I3(Q[38]),
        .O(next_pending_r_reg));
  LUT5 #(
    .INIT(32'hA2A2AAA2)) 
    s_ready_i_i_1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(m_valid_i_reg_0),
        .I2(b_push),
        .I3(\skid_buffer_reg[0]_0 ),
        .I4(s_axi_awvalid),
        .O(s_ready_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[40]),
        .I2(Q[35]),
        .I3(Q[39]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002A0A2AA02AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[40]),
        .I5(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[2] ),
        .I1(\wrap_cnt_r_reg[2] ),
        .I2(wrap_second_len),
        .O(D));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(\wrap_cnt_r[3]_i_3_n_0 ),
        .I1(\axaddr_offset_r_reg[2]_0 ),
        .I2(axaddr_offset[0]),
        .I3(axaddr_offset[1]),
        .I4(axaddr_offset[2]),
        .O(\wrap_cnt_r_reg[2] ));
  LUT6 #(
    .INIT(64'h00000800FFFFF8FF)) 
    \wrap_cnt_r[3]_i_3 
       (.I0(Q[38]),
        .I1(\axaddr_offset_r[0]_i_2_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[1] [0]),
        .I5(\wrap_second_len_r_reg[2]_0 [0]),
        .O(\wrap_cnt_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \wrap_second_len_r[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[2]),
        .I3(Q[35]),
        .I4(\axaddr_offset_r[1]_i_3_n_0 ),
        .I5(\wrap_second_len_r[0]_i_4_n_0 ),
        .O(\wrap_second_len_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \wrap_second_len_r[0]_i_4 
       (.I0(Q[38]),
        .I1(\state_reg[1] [0]),
        .I2(m_valid_i_reg_0),
        .I3(\state_reg[1] [1]),
        .O(\wrap_second_len_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02FCFFFF02FC0000)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(axaddr_offset[2]),
        .I1(axaddr_offset[1]),
        .I2(axaddr_offset[0]),
        .I3(\axaddr_offset_r_reg[2]_0 ),
        .I4(\state_reg[1]_rep ),
        .I5(\wrap_second_len_r_reg[2]_0 [1]),
        .O(\wrap_second_len_r_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2 
       (.I0(\wrap_second_len_r[3]_i_3_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_second_len_r[3]_i_3 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\wrap_second_len_r[3]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module axi_register_slice_v2_1_axic_register_slice__parameterized1
   (\m_payload_i_reg[0]_0 ,
    \skid_buffer_reg[0]_0 ,
    shandshake,
    \skid_buffer_reg[61] ,
    aclk,
    s_axi_bready,
    si_rs_bvalid,
    out,
    \s_bresp_acc_reg[1] ,
    SR);
  output \m_payload_i_reg[0]_0 ;
  output \skid_buffer_reg[0]_0 ;
  output shandshake;
  output [13:0]\skid_buffer_reg[61] ;
  input aclk;
  input s_axi_bready;
  input si_rs_bvalid;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;
  input [0:0]SR;

  wire [0:0]SR;
  wire aclk;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \aresetn_d_reg_n_0_[1] ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[12]_i_1__0_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire \m_payload_i_reg[0]_0 ;
  wire m_valid_i_i_1__1_n_0;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire s_ready_i_i_1__1_n_0;
  wire shandshake;
  wire si_rs_bvalid;
  wire \skid_buffer_reg[0]_0 ;
  wire [13:0]\skid_buffer_reg[61] ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg_n_0_[0] ),
        .Q(\aresetn_d_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(\s_bresp_acc_reg[1] [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(out[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(out[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(out[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(\m_payload_i_reg[0]_0 ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(\s_bresp_acc_reg[1] [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(out[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(out[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(out[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(out[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(out[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(out[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(out[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(out[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_2_n_0 ),
        .Q(\skid_buffer_reg[61] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[61] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A2AAA2)) 
    m_valid_i_i_1__1
       (.I0(\aresetn_d_reg_n_0_[1] ),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(si_rs_bvalid),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(s_axi_bready),
        .O(m_valid_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__1_n_0),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hA2A2AAA2)) 
    s_ready_i_i_1__1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(s_axi_bready),
        .I3(\skid_buffer_reg[0]_0 ),
        .I4(si_rs_bvalid),
        .O(s_ready_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__1_n_0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(\skid_buffer_reg[0]_0 ),
        .I1(si_rs_bvalid),
        .O(shandshake));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[8]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[9]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[10]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[11]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[0]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[1]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[2]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[3]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[4]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[5]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[6]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[7]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module axi_register_slice_v2_1_axic_register_slice__parameterized2
   (\m_payload_i_reg[0]_0 ,
    \skid_buffer_reg[0]_0 ,
    \skid_buffer_reg[61] ,
    aclk,
    s_axi_rready,
    \cnt_read_reg[3]_rep__3_rep ,
    r_push_r_reg,
    \m_payload_i_reg[2]_0 ,
    SR);
  output \m_payload_i_reg[0]_0 ;
  output \skid_buffer_reg[0]_0 ;
  output [46:0]\skid_buffer_reg[61] ;
  input aclk;
  input s_axi_rready;
  input \cnt_read_reg[3]_rep__3_rep ;
  input [12:0]r_push_r_reg;
  input [33:0]\m_payload_i_reg[2]_0 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire aclk;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \aresetn_d_reg_n_0_[1] ;
  wire \cnt_read_reg[3]_rep__3_rep ;
  wire \m_payload_i[0]_i_1__2_n_0 ;
  wire \m_payload_i[10]_i_1__2_n_0 ;
  wire \m_payload_i[11]_i_1__2_n_0 ;
  wire \m_payload_i[12]_i_1__2_n_0 ;
  wire \m_payload_i[13]_i_1__2_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__2_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__2_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_1__1_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[35]_i_1__1_n_0 ;
  wire \m_payload_i[36]_i_1__1_n_0 ;
  wire \m_payload_i[37]_i_1_n_0 ;
  wire \m_payload_i[38]_i_1__1_n_0 ;
  wire \m_payload_i[39]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__2_n_0 ;
  wire \m_payload_i[40]_i_1_n_0 ;
  wire \m_payload_i[41]_i_1_n_0 ;
  wire \m_payload_i[42]_i_1_n_0 ;
  wire \m_payload_i[43]_i_1_n_0 ;
  wire \m_payload_i[44]_i_1__1_n_0 ;
  wire \m_payload_i[45]_i_1__1_n_0 ;
  wire \m_payload_i[46]_i_2_n_0 ;
  wire \m_payload_i[4]_i_1__2_n_0 ;
  wire \m_payload_i[5]_i_1__2_n_0 ;
  wire \m_payload_i[6]_i_1__2_n_0 ;
  wire \m_payload_i[7]_i_1__2_n_0 ;
  wire \m_payload_i[8]_i_1__2_n_0 ;
  wire \m_payload_i[9]_i_1__2_n_0 ;
  wire \m_payload_i_reg[0]_0 ;
  wire [33:0]\m_payload_i_reg[2]_0 ;
  wire m_valid_i_i_1__0_n_0;
  wire p_1_in;
  wire [12:0]r_push_r_reg;
  wire s_axi_rready;
  wire s_ready_i_i_1__0_n_0;
  wire \skid_buffer_reg[0]_0 ;
  wire [46:0]\skid_buffer_reg[61] ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg_n_0_[0] ),
        .Q(\aresetn_d_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [32]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [33]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(r_push_r_reg[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(r_push_r_reg[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(r_push_r_reg[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(r_push_r_reg[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(\m_payload_i[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(r_push_r_reg[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(r_push_r_reg[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(r_push_r_reg[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(\m_payload_i[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(r_push_r_reg[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(\m_payload_i[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(r_push_r_reg[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(\m_payload_i[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(r_push_r_reg[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(\m_payload_i[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(r_push_r_reg[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(r_push_r_reg[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(\m_payload_i_reg[0]_0 ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(r_push_r_reg[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[35]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[36]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[37]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[38]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[39]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[40]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[41]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[42]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[43]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[44]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[45]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[46]_i_2_n_0 ),
        .Q(\skid_buffer_reg[61] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    m_valid_i_i_1__0
       (.I0(\aresetn_d_reg_n_0_[1] ),
        .I1(\cnt_read_reg[3]_rep__3_rep ),
        .I2(\skid_buffer_reg[0]_0 ),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(s_axi_rready),
        .O(m_valid_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__0_n_0),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA2A2A2)) 
    s_ready_i_i_1__0
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(s_axi_rready),
        .I3(\cnt_read_reg[3]_rep__3_rep ),
        .I4(\skid_buffer_reg[0]_0 ),
        .O(s_ready_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__0_n_0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[0]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[1]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[2]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[3]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[4]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[5]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[6]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[7]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[8]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[9]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[10]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[11]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[12]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module axi_register_slice_v2_1_axic_register_slice__parameterized8
   (sr_rvalid,
    aa_rready,
    m_axi_rready,
    \skid_buffer_reg[31]_0 ,
    aclk,
    E,
    \m_ready_d_reg[0] ,
    m_axi_rresp,
    Q,
    m_axi_rdata,
    \m_atarget_hot_reg[2] ,
    SR);
  output sr_rvalid;
  output aa_rready;
  output [2:0]m_axi_rready;
  output [34:0]\skid_buffer_reg[31]_0 ;
  input aclk;
  input [0:0]E;
  input \m_ready_d_reg[0] ;
  input [5:0]m_axi_rresp;
  input [1:0]Q;
  input [95:0]m_axi_rdata;
  input [2:0]\m_atarget_hot_reg[2] ;
  input [0:0]SR;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [34:1]aa_rmesg;
  wire aa_rready;
  wire aclk;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \aresetn_d_reg_n_0_[1] ;
  wire [2:0]\m_atarget_hot_reg[2] ;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [5:0]m_axi_rresp;
  wire \m_ready_d_reg[0] ;
  wire m_valid_i_i_1_n_0;
  wire s_ready_i_i_1_n_0;
  wire [34:0]skid_buffer;
  wire [34:0]\skid_buffer_reg[31]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire sr_rvalid;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg_n_0_[0] ),
        .Q(\aresetn_d_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[0]_INST_0 
       (.I0(\m_atarget_hot_reg[2] [0]),
        .I1(aa_rready),
        .O(m_axi_rready[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[1]_INST_0 
       (.I0(\m_atarget_hot_reg[2] [1]),
        .I1(aa_rready),
        .O(m_axi_rready[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[2]_INST_0 
       (.I0(\m_atarget_hot_reg[2] [2]),
        .I1(aa_rready),
        .O(m_axi_rready[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \m_payload_i[0]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(aa_rmesg[10]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(aa_rmesg[11]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(aa_rmesg[12]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1 
       (.I0(aa_rmesg[13]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(aa_rmesg[14]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(aa_rmesg[15]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(aa_rmesg[16]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(aa_rmesg[17]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(aa_rmesg[18]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(aa_rmesg[19]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(aa_rmesg[1]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(aa_rmesg[20]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(aa_rmesg[21]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(aa_rmesg[22]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(aa_rmesg[23]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(aa_rmesg[24]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(aa_rmesg[25]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(aa_rmesg[26]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(aa_rmesg[27]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(aa_rmesg[28]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(aa_rmesg[29]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(aa_rmesg[2]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(aa_rmesg[30]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1 
       (.I0(aa_rmesg[31]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(aa_rmesg[32]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(aa_rmesg[33]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_2 
       (.I0(aa_rmesg[34]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(aa_rmesg[3]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(aa_rmesg[4]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(aa_rmesg[5]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(aa_rmesg[6]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(aa_rmesg[7]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(aa_rmesg[8]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(aa_rmesg[9]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\skid_buffer_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\skid_buffer_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(\skid_buffer_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(\skid_buffer_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(\skid_buffer_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(\skid_buffer_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(\skid_buffer_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(\skid_buffer_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(\skid_buffer_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(\skid_buffer_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(\skid_buffer_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(\skid_buffer_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(\skid_buffer_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(\skid_buffer_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(\skid_buffer_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(\skid_buffer_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(\skid_buffer_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(\skid_buffer_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(\skid_buffer_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(\skid_buffer_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(\skid_buffer_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(\skid_buffer_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(\skid_buffer_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(\skid_buffer_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(\skid_buffer_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(\skid_buffer_reg[31]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(\skid_buffer_reg[31]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(\skid_buffer_reg[31]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\skid_buffer_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\skid_buffer_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\skid_buffer_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\skid_buffer_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\skid_buffer_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\skid_buffer_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\skid_buffer_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    m_valid_i_i_1
       (.I0(\aresetn_d_reg_n_0_[1] ),
        .I1(\m_ready_d_reg[0] ),
        .I2(aa_rready),
        .I3(E),
        .O(m_valid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(sr_rvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    s_ready_i_i_1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(E),
        .I2(\m_ready_d_reg[0] ),
        .I3(aa_rready),
        .O(s_ready_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(aa_rready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[10]_i_1 
       (.I0(m_axi_rdata[39]),
        .I1(m_axi_rdata[7]),
        .I2(m_axi_rdata[71]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[10]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[11]_i_1 
       (.I0(m_axi_rdata[40]),
        .I1(m_axi_rdata[8]),
        .I2(m_axi_rdata[72]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[11]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[12]_i_1 
       (.I0(m_axi_rdata[41]),
        .I1(m_axi_rdata[9]),
        .I2(m_axi_rdata[73]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[12]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[13]_i_1 
       (.I0(m_axi_rdata[42]),
        .I1(m_axi_rdata[10]),
        .I2(m_axi_rdata[74]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[13]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[14]_i_1 
       (.I0(m_axi_rdata[43]),
        .I1(m_axi_rdata[11]),
        .I2(m_axi_rdata[75]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[14]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[15]_i_1 
       (.I0(m_axi_rdata[44]),
        .I1(m_axi_rdata[12]),
        .I2(m_axi_rdata[76]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[15]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[16]_i_1 
       (.I0(m_axi_rdata[45]),
        .I1(m_axi_rdata[13]),
        .I2(m_axi_rdata[77]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[16]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[17]_i_1 
       (.I0(m_axi_rdata[46]),
        .I1(m_axi_rdata[14]),
        .I2(m_axi_rdata[78]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[17]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[18]_i_1 
       (.I0(m_axi_rdata[47]),
        .I1(m_axi_rdata[15]),
        .I2(m_axi_rdata[79]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[18]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[19]_i_1 
       (.I0(m_axi_rdata[48]),
        .I1(m_axi_rdata[16]),
        .I2(m_axi_rdata[80]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[19]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \skid_buffer[1]_i_1 
       (.I0(m_axi_rresp[2]),
        .I1(m_axi_rresp[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_rresp[4]),
        .O(aa_rmesg[1]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[20]_i_1 
       (.I0(m_axi_rdata[49]),
        .I1(m_axi_rdata[17]),
        .I2(m_axi_rdata[81]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[20]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[21]_i_1 
       (.I0(m_axi_rdata[50]),
        .I1(m_axi_rdata[18]),
        .I2(m_axi_rdata[82]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[21]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[22]_i_1 
       (.I0(m_axi_rdata[51]),
        .I1(m_axi_rdata[19]),
        .I2(m_axi_rdata[83]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[22]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[23]_i_1 
       (.I0(m_axi_rdata[52]),
        .I1(m_axi_rdata[20]),
        .I2(m_axi_rdata[84]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[23]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[24]_i_1 
       (.I0(m_axi_rdata[53]),
        .I1(m_axi_rdata[21]),
        .I2(m_axi_rdata[85]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[24]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[25]_i_1 
       (.I0(m_axi_rdata[54]),
        .I1(m_axi_rdata[22]),
        .I2(m_axi_rdata[86]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[25]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[26]_i_1 
       (.I0(m_axi_rdata[55]),
        .I1(m_axi_rdata[23]),
        .I2(m_axi_rdata[87]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[26]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[27]_i_1 
       (.I0(m_axi_rdata[56]),
        .I1(m_axi_rdata[24]),
        .I2(m_axi_rdata[88]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[27]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[28]_i_1 
       (.I0(m_axi_rdata[57]),
        .I1(m_axi_rdata[25]),
        .I2(m_axi_rdata[89]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[28]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[29]_i_1 
       (.I0(m_axi_rdata[58]),
        .I1(m_axi_rdata[26]),
        .I2(m_axi_rdata[90]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[29]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \skid_buffer[2]_i_1 
       (.I0(m_axi_rresp[3]),
        .I1(m_axi_rresp[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_rresp[5]),
        .O(aa_rmesg[2]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[30]_i_1 
       (.I0(m_axi_rdata[59]),
        .I1(m_axi_rdata[27]),
        .I2(m_axi_rdata[91]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[30]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[31]_i_1 
       (.I0(m_axi_rdata[60]),
        .I1(m_axi_rdata[28]),
        .I2(m_axi_rdata[92]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[31]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[32]_i_1 
       (.I0(m_axi_rdata[61]),
        .I1(m_axi_rdata[29]),
        .I2(m_axi_rdata[93]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[32]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[33]_i_1 
       (.I0(m_axi_rdata[62]),
        .I1(m_axi_rdata[30]),
        .I2(m_axi_rdata[94]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[33]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[34]_i_1 
       (.I0(m_axi_rdata[63]),
        .I1(m_axi_rdata[31]),
        .I2(m_axi_rdata[95]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[34]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[3]_i_1 
       (.I0(m_axi_rdata[32]),
        .I1(m_axi_rdata[0]),
        .I2(m_axi_rdata[64]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[3]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[4]_i_1 
       (.I0(m_axi_rdata[33]),
        .I1(m_axi_rdata[1]),
        .I2(m_axi_rdata[65]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[4]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[5]_i_1 
       (.I0(m_axi_rdata[34]),
        .I1(m_axi_rdata[2]),
        .I2(m_axi_rdata[66]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[5]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[6]_i_1 
       (.I0(m_axi_rdata[35]),
        .I1(m_axi_rdata[3]),
        .I2(m_axi_rdata[67]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[6]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[7]_i_1 
       (.I0(m_axi_rdata[36]),
        .I1(m_axi_rdata[4]),
        .I2(m_axi_rdata[68]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[7]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[8]_i_1 
       (.I0(m_axi_rdata[37]),
        .I1(m_axi_rdata[5]),
        .I2(m_axi_rdata[69]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[8]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \skid_buffer[9]_i_1 
       (.I0(m_axi_rdata[38]),
        .I1(m_axi_rdata[6]),
        .I2(m_axi_rdata[70]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(aa_rmesg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(aa_rready),
        .D(1'b1),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[34]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module cdc_sync
   (scndry_out,
    aux_reset_in,
    slowest_sync_clk);
  output scndry_out;
  input aux_reset_in;
  input slowest_sync_clk;

  wire D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ;
  wire asr_d1;
  wire aux_reset_in;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(D),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(aux_reset_in),
        .O(asr_d1));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(D),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync_0
   (scndry_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output scndry_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ;
  wire ext_reset_in;
  wire mb_debug_sys_rst;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ),
        .Q(D),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(mb_debug_sys_rst),
        .I1(ext_reset_in),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(D),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

module clk_divider
   (DA4_CLK_OBUF,
    SR,
    CLK,
    RST_IBUF);
  output DA4_CLK_OBUF;
  output [0:0]SR;
  input CLK;
  input RST_IBUF;

  wire CLK;
  wire DA4_CLK_OBUF;
  wire RST_IBUF;
  wire [0:0]SR;
  wire [8:0]count;
  wire \count[6]_i_2_n_0 ;
  wire \count[6]_i_3_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire \count_reg_n_0_[7] ;
  wire \count_reg_n_0_[8] ;
  wire fClkInternal_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .O(count[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .O(count[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \count[2]_i_1 
       (.I0(\count[6]_i_2_n_0 ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(count[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count[3]_i_1 
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(count[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count[4]_i_1 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .O(count[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h66660666)) 
    \count[5]_i_1 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count[8]_i_3_n_0 ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count[6]_i_2_n_0 ),
        .O(count[5]));
  LUT6 #(
    .INIT(64'h00F7F700F700F700)) 
    \count[6]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count[6]_i_2_n_0 ),
        .I3(\count_reg_n_0_[6] ),
        .I4(\count_reg_n_0_[5] ),
        .I5(\count[8]_i_3_n_0 ),
        .O(count[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[6]_i_2 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[7] ),
        .I2(\count_reg_n_0_[3] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count_reg_n_0_[8] ),
        .I5(\count[6]_i_3_n_0 ),
        .O(\count[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \count[6]_i_3 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[6] ),
        .O(\count[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count[7]_i_1 
       (.I0(\count_reg_n_0_[7] ),
        .I1(\count_reg_n_0_[5] ),
        .I2(\count_reg_n_0_[6] ),
        .I3(\count[8]_i_3_n_0 ),
        .O(count[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \count[8]_i_1 
       (.I0(RST_IBUF),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count[8]_i_2 
       (.I0(\count_reg_n_0_[8] ),
        .I1(\count[8]_i_3_n_0 ),
        .I2(\count_reg_n_0_[6] ),
        .I3(\count_reg_n_0_[5] ),
        .I4(\count_reg_n_0_[7] ),
        .O(count[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[8]_i_3 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .O(\count[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[0]),
        .Q(\count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[1]),
        .Q(\count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[2]),
        .Q(\count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[3]),
        .Q(\count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[4]),
        .Q(\count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[5]),
        .Q(\count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[6]),
        .Q(\count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[7]),
        .Q(\count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(count[8]),
        .Q(\count_reg_n_0_[8] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    fClkInternal_i_1
       (.I0(\count[6]_i_2_n_0 ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(DA4_CLK_OBUF),
        .O(fClkInternal_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fClkInternal_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fClkInternal_i_1_n_0),
        .Q(DA4_CLK_OBUF),
        .R(SR));
endmodule

(* NotValidForBitStream *)
module data_acquis_controller
   (clk_100,
    otg_oc,
    PS_GPIO,
    GPIO_LED,
    vga4_blue,
    vga4_green,
    vga4_red,
    vga_hsync,
    vga_vsync,
    audio_mclk,
    audio_dac,
    audio_adc,
    audio_bclk,
    audio_lrclk,
    smb_sclk,
    smb_sdata,
    smbus_addr,
    RST,
    START,
    START_INDICATE,
    STOP_INDICATE,
    DA4_SYNC,
    DA4_CLK,
    DA4_SDA,
    AD2_SCL,
    AD2_SDA);
  input clk_100;
  input otg_oc;
  inout [55:0]PS_GPIO;
  output [3:0]GPIO_LED;
  output [3:0]vga4_blue;
  output [3:0]vga4_green;
  output [3:0]vga4_red;
  output vga_hsync;
  output vga_vsync;
  output audio_mclk;
  output audio_dac;
  input audio_adc;
  input audio_bclk;
  input audio_lrclk;
  output smb_sclk;
  inout smb_sdata;
  output [1:0]smbus_addr;
  input RST;
  input START;
  output START_INDICATE;
  output STOP_INDICATE;
  output DA4_SYNC;
  output DA4_CLK;
  output DA4_SDA;
  inout AD2_SCL;
  inout AD2_SDA;

  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire AD2_SCL;
  wire AD2_SCL_IBUF;
  wire AD2_SCL_TRI;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire AD2_SDA;
  wire AD2_SDA_IBUF;
  wire AD2_SDA_TRI;
  wire DA4_CLK;
  wire DA4_CLK_OBUF;
  wire DA4_SDA;
  wire DA4_SYNC;
  wire [3:0]GPIO_LED;
  wire [3:0]GPIO_LED_OBUF;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [55:0]PS_GPIO;
  wire [55:0]PS_GPIO_IBUF;
  wire [55:0]PS_GPIO_OBUF;
  wire \PS_GPIO_TRI[0] ;
  wire \PS_GPIO_TRI[10] ;
  wire \PS_GPIO_TRI[11] ;
  wire \PS_GPIO_TRI[12] ;
  wire \PS_GPIO_TRI[13] ;
  wire \PS_GPIO_TRI[14] ;
  wire \PS_GPIO_TRI[15] ;
  wire \PS_GPIO_TRI[16] ;
  wire \PS_GPIO_TRI[17] ;
  wire \PS_GPIO_TRI[18] ;
  wire \PS_GPIO_TRI[19] ;
  wire \PS_GPIO_TRI[1] ;
  wire \PS_GPIO_TRI[20] ;
  wire \PS_GPIO_TRI[21] ;
  wire \PS_GPIO_TRI[22] ;
  wire \PS_GPIO_TRI[23] ;
  wire \PS_GPIO_TRI[24] ;
  wire \PS_GPIO_TRI[25] ;
  wire \PS_GPIO_TRI[26] ;
  wire \PS_GPIO_TRI[27] ;
  wire \PS_GPIO_TRI[28] ;
  wire \PS_GPIO_TRI[29] ;
  wire \PS_GPIO_TRI[2] ;
  wire \PS_GPIO_TRI[30] ;
  wire \PS_GPIO_TRI[31] ;
  wire \PS_GPIO_TRI[32] ;
  wire \PS_GPIO_TRI[33] ;
  wire \PS_GPIO_TRI[34] ;
  wire \PS_GPIO_TRI[35] ;
  wire \PS_GPIO_TRI[36] ;
  wire \PS_GPIO_TRI[37] ;
  wire \PS_GPIO_TRI[38] ;
  wire \PS_GPIO_TRI[39] ;
  wire \PS_GPIO_TRI[3] ;
  wire \PS_GPIO_TRI[40] ;
  wire \PS_GPIO_TRI[41] ;
  wire \PS_GPIO_TRI[42] ;
  wire \PS_GPIO_TRI[43] ;
  wire \PS_GPIO_TRI[44] ;
  wire \PS_GPIO_TRI[45] ;
  wire \PS_GPIO_TRI[46] ;
  wire \PS_GPIO_TRI[47] ;
  wire \PS_GPIO_TRI[48] ;
  wire \PS_GPIO_TRI[49] ;
  wire \PS_GPIO_TRI[4] ;
  wire \PS_GPIO_TRI[50] ;
  wire \PS_GPIO_TRI[51] ;
  wire \PS_GPIO_TRI[52] ;
  wire \PS_GPIO_TRI[53] ;
  wire \PS_GPIO_TRI[54] ;
  wire \PS_GPIO_TRI[55] ;
  wire \PS_GPIO_TRI[5] ;
  wire \PS_GPIO_TRI[6] ;
  wire \PS_GPIO_TRI[7] ;
  wire \PS_GPIO_TRI[8] ;
  wire \PS_GPIO_TRI[9] ;
  wire RST;
  wire RST_IBUF;
  wire START;
  wire START_INDICATE;
  wire START_INDICATE_OBUF;
  wire STOP_INDICATE;
  wire STOP_INDICATE_OBUF;
  wire adProc_n_0;
  wire audio_adc;
  wire audio_adc_IBUF;
  wire audio_bclk;
  wire audio_bclk_IBUF;
  wire audio_dac;
  wire audio_dac_OBUF;
  wire audio_lrclk;
  wire audio_lrclk_IBUF;
  wire audio_mclk;
  wire audio_mclk_OBUF;
  wire capture_clk;
  wire [31:0]capture_data;
  wire \capture_data_retimed_reg[15]_i_3_n_0 ;
  wire \capture_data_retimed_reg[31]_i_3_n_0 ;
  wire capture_full;
  wire clk_100;
  wire clk_100_IBUF;
  wire clk_100_IBUF_BUFG;
  wire fifo_32_i_34_n_0;
  wire otg_oc;
  wire otg_oc_IBUF;
  wire p_0_in;
  wire quiesce;
  wire smb_sclk;
  wire smb_sclk_TRI;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire smb_sdata;
  wire smb_sdata_IBUF;
  wire smb_sdata_TRI;
  wire [1:0]smbus_addr;
  wire srst0;
  wire srst03_out;
  wire [31:0]user_r_audio_data;
  wire user_r_audio_empty;
  wire user_r_audio_rden;
  wire [31:0]user_r_read_32_data;
  wire user_r_read_32_empty;
  wire user_r_read_32_eof;
  wire user_r_read_32_open;
  wire user_r_read_32_rden;
  wire [7:0]user_r_read_8_data;
  wire user_r_read_8_empty;
  wire user_r_read_8_rden;
  wire [7:0]user_r_smb_data;
  wire user_r_smb_empty;
  wire user_r_smb_rden;
  wire [31:0]user_w_audio_data;
  wire user_w_audio_full;
  wire user_w_audio_wren;
  wire [7:0]user_w_smb_data;
  wire user_w_smb_full;
  wire user_w_smb_open;
  wire user_w_smb_wren;
  wire [7:0]user_w_write_8_data;
  wire user_w_write_8_full;
  wire user_w_write_8_wren;
  wire [3:0]vga4_blue;
  wire [3:0]vga4_blue_OBUF;
  wire [3:0]vga4_green;
  wire [3:0]vga4_green_OBUF;
  wire [3:0]vga4_red;
  wire [3:0]vga4_red_OBUF;
  wire vga_hsync;
  wire vga_hsync_OBUF;
  wire vga_vsync;
  wire vga_vsync_OBUF;
  wire xillybus_ins_n_0;
  wire xillybus_ins_n_1;
  wire xillybus_ins_n_2;
  wire NLW_vga_fifo_empty_UNCONNECTED;
  wire NLW_vga_fifo_full_UNCONNECTED;
  wire NLW_vga_fifo_prog_full_UNCONNECTED;
  wire NLW_vga_fifo_rd_clk_UNCONNECTED;
  wire NLW_vga_fifo_rd_en_UNCONNECTED;
  wire NLW_vga_fifo_rst_UNCONNECTED;
  wire NLW_vga_fifo_wr_clk_UNCONNECTED;
  wire NLW_vga_fifo_wr_en_UNCONNECTED;
  wire [0:0]NLW_vga_fifo_din_UNCONNECTED;
  wire [35:0]NLW_vga_fifo_dout_UNCONNECTED;

  IOBUF AD2_SCL_IOBUF_inst
       (.I(1'b0),
        .IO(AD2_SCL),
        .O(AD2_SCL_IBUF),
        .T(AD2_SCL_TRI));
  IOBUF AD2_SDA_IOBUF_inst
       (.I(1'b0),
        .IO(AD2_SDA),
        .O(AD2_SDA_IBUF),
        .T(AD2_SDA_TRI));
  OBUF DA4_CLK_OBUF_inst
       (.I(DA4_CLK_OBUF),
        .O(DA4_CLK));
  OBUF DA4_SDA_OBUF_inst
       (.I(1'b0),
        .O(DA4_SDA));
  OBUF DA4_SYNC_OBUF_inst
       (.I(1'b1),
        .O(DA4_SYNC));
  OBUF \GPIO_LED_OBUF[0]_inst 
       (.I(GPIO_LED_OBUF[0]),
        .O(GPIO_LED[0]));
  OBUF \GPIO_LED_OBUF[1]_inst 
       (.I(GPIO_LED_OBUF[1]),
        .O(GPIO_LED[1]));
  OBUF \GPIO_LED_OBUF[2]_inst 
       (.I(GPIO_LED_OBUF[2]),
        .O(GPIO_LED[2]));
  OBUF \GPIO_LED_OBUF[3]_inst 
       (.I(GPIO_LED_OBUF[3]),
        .O(GPIO_LED[3]));
  IOBUF \PS_GPIO_IOBUF[0]_inst 
       (.I(PS_GPIO_OBUF[0]),
        .IO(PS_GPIO[0]),
        .O(PS_GPIO_IBUF[0]),
        .T(\PS_GPIO_TRI[0] ));
  IOBUF \PS_GPIO_IOBUF[10]_inst 
       (.I(PS_GPIO_OBUF[10]),
        .IO(PS_GPIO[10]),
        .O(PS_GPIO_IBUF[10]),
        .T(\PS_GPIO_TRI[10] ));
  IOBUF \PS_GPIO_IOBUF[11]_inst 
       (.I(PS_GPIO_OBUF[11]),
        .IO(PS_GPIO[11]),
        .O(PS_GPIO_IBUF[11]),
        .T(\PS_GPIO_TRI[11] ));
  IOBUF \PS_GPIO_IOBUF[12]_inst 
       (.I(PS_GPIO_OBUF[12]),
        .IO(PS_GPIO[12]),
        .O(PS_GPIO_IBUF[12]),
        .T(\PS_GPIO_TRI[12] ));
  IOBUF \PS_GPIO_IOBUF[13]_inst 
       (.I(PS_GPIO_OBUF[13]),
        .IO(PS_GPIO[13]),
        .O(PS_GPIO_IBUF[13]),
        .T(\PS_GPIO_TRI[13] ));
  IOBUF \PS_GPIO_IOBUF[14]_inst 
       (.I(PS_GPIO_OBUF[14]),
        .IO(PS_GPIO[14]),
        .O(PS_GPIO_IBUF[14]),
        .T(\PS_GPIO_TRI[14] ));
  IOBUF \PS_GPIO_IOBUF[15]_inst 
       (.I(PS_GPIO_OBUF[15]),
        .IO(PS_GPIO[15]),
        .O(PS_GPIO_IBUF[15]),
        .T(\PS_GPIO_TRI[15] ));
  IOBUF \PS_GPIO_IOBUF[16]_inst 
       (.I(PS_GPIO_OBUF[16]),
        .IO(PS_GPIO[16]),
        .O(PS_GPIO_IBUF[16]),
        .T(\PS_GPIO_TRI[16] ));
  IOBUF \PS_GPIO_IOBUF[17]_inst 
       (.I(PS_GPIO_OBUF[17]),
        .IO(PS_GPIO[17]),
        .O(PS_GPIO_IBUF[17]),
        .T(\PS_GPIO_TRI[17] ));
  IOBUF \PS_GPIO_IOBUF[18]_inst 
       (.I(PS_GPIO_OBUF[18]),
        .IO(PS_GPIO[18]),
        .O(PS_GPIO_IBUF[18]),
        .T(\PS_GPIO_TRI[18] ));
  IOBUF \PS_GPIO_IOBUF[19]_inst 
       (.I(PS_GPIO_OBUF[19]),
        .IO(PS_GPIO[19]),
        .O(PS_GPIO_IBUF[19]),
        .T(\PS_GPIO_TRI[19] ));
  IOBUF \PS_GPIO_IOBUF[1]_inst 
       (.I(PS_GPIO_OBUF[1]),
        .IO(PS_GPIO[1]),
        .O(PS_GPIO_IBUF[1]),
        .T(\PS_GPIO_TRI[1] ));
  IOBUF \PS_GPIO_IOBUF[20]_inst 
       (.I(PS_GPIO_OBUF[20]),
        .IO(PS_GPIO[20]),
        .O(PS_GPIO_IBUF[20]),
        .T(\PS_GPIO_TRI[20] ));
  IOBUF \PS_GPIO_IOBUF[21]_inst 
       (.I(PS_GPIO_OBUF[21]),
        .IO(PS_GPIO[21]),
        .O(PS_GPIO_IBUF[21]),
        .T(\PS_GPIO_TRI[21] ));
  IOBUF \PS_GPIO_IOBUF[22]_inst 
       (.I(PS_GPIO_OBUF[22]),
        .IO(PS_GPIO[22]),
        .O(PS_GPIO_IBUF[22]),
        .T(\PS_GPIO_TRI[22] ));
  IOBUF \PS_GPIO_IOBUF[23]_inst 
       (.I(PS_GPIO_OBUF[23]),
        .IO(PS_GPIO[23]),
        .O(PS_GPIO_IBUF[23]),
        .T(\PS_GPIO_TRI[23] ));
  IOBUF \PS_GPIO_IOBUF[24]_inst 
       (.I(PS_GPIO_OBUF[24]),
        .IO(PS_GPIO[24]),
        .O(PS_GPIO_IBUF[24]),
        .T(\PS_GPIO_TRI[24] ));
  IOBUF \PS_GPIO_IOBUF[25]_inst 
       (.I(PS_GPIO_OBUF[25]),
        .IO(PS_GPIO[25]),
        .O(PS_GPIO_IBUF[25]),
        .T(\PS_GPIO_TRI[25] ));
  IOBUF \PS_GPIO_IOBUF[26]_inst 
       (.I(PS_GPIO_OBUF[26]),
        .IO(PS_GPIO[26]),
        .O(PS_GPIO_IBUF[26]),
        .T(\PS_GPIO_TRI[26] ));
  IOBUF \PS_GPIO_IOBUF[27]_inst 
       (.I(PS_GPIO_OBUF[27]),
        .IO(PS_GPIO[27]),
        .O(PS_GPIO_IBUF[27]),
        .T(\PS_GPIO_TRI[27] ));
  IOBUF \PS_GPIO_IOBUF[28]_inst 
       (.I(PS_GPIO_OBUF[28]),
        .IO(PS_GPIO[28]),
        .O(PS_GPIO_IBUF[28]),
        .T(\PS_GPIO_TRI[28] ));
  IOBUF \PS_GPIO_IOBUF[29]_inst 
       (.I(PS_GPIO_OBUF[29]),
        .IO(PS_GPIO[29]),
        .O(PS_GPIO_IBUF[29]),
        .T(\PS_GPIO_TRI[29] ));
  IOBUF \PS_GPIO_IOBUF[2]_inst 
       (.I(PS_GPIO_OBUF[2]),
        .IO(PS_GPIO[2]),
        .O(PS_GPIO_IBUF[2]),
        .T(\PS_GPIO_TRI[2] ));
  IOBUF \PS_GPIO_IOBUF[30]_inst 
       (.I(PS_GPIO_OBUF[30]),
        .IO(PS_GPIO[30]),
        .O(PS_GPIO_IBUF[30]),
        .T(\PS_GPIO_TRI[30] ));
  IOBUF \PS_GPIO_IOBUF[31]_inst 
       (.I(PS_GPIO_OBUF[31]),
        .IO(PS_GPIO[31]),
        .O(PS_GPIO_IBUF[31]),
        .T(\PS_GPIO_TRI[31] ));
  IOBUF \PS_GPIO_IOBUF[32]_inst 
       (.I(PS_GPIO_OBUF[32]),
        .IO(PS_GPIO[32]),
        .O(PS_GPIO_IBUF[32]),
        .T(\PS_GPIO_TRI[32] ));
  IOBUF \PS_GPIO_IOBUF[33]_inst 
       (.I(PS_GPIO_OBUF[33]),
        .IO(PS_GPIO[33]),
        .O(PS_GPIO_IBUF[33]),
        .T(\PS_GPIO_TRI[33] ));
  IOBUF \PS_GPIO_IOBUF[34]_inst 
       (.I(PS_GPIO_OBUF[34]),
        .IO(PS_GPIO[34]),
        .O(PS_GPIO_IBUF[34]),
        .T(\PS_GPIO_TRI[34] ));
  IOBUF \PS_GPIO_IOBUF[35]_inst 
       (.I(PS_GPIO_OBUF[35]),
        .IO(PS_GPIO[35]),
        .O(PS_GPIO_IBUF[35]),
        .T(\PS_GPIO_TRI[35] ));
  IOBUF \PS_GPIO_IOBUF[36]_inst 
       (.I(PS_GPIO_OBUF[36]),
        .IO(PS_GPIO[36]),
        .O(PS_GPIO_IBUF[36]),
        .T(\PS_GPIO_TRI[36] ));
  IOBUF \PS_GPIO_IOBUF[37]_inst 
       (.I(PS_GPIO_OBUF[37]),
        .IO(PS_GPIO[37]),
        .O(PS_GPIO_IBUF[37]),
        .T(\PS_GPIO_TRI[37] ));
  IOBUF \PS_GPIO_IOBUF[38]_inst 
       (.I(PS_GPIO_OBUF[38]),
        .IO(PS_GPIO[38]),
        .O(PS_GPIO_IBUF[38]),
        .T(\PS_GPIO_TRI[38] ));
  IOBUF \PS_GPIO_IOBUF[39]_inst 
       (.I(PS_GPIO_OBUF[39]),
        .IO(PS_GPIO[39]),
        .O(PS_GPIO_IBUF[39]),
        .T(\PS_GPIO_TRI[39] ));
  IOBUF \PS_GPIO_IOBUF[3]_inst 
       (.I(PS_GPIO_OBUF[3]),
        .IO(PS_GPIO[3]),
        .O(PS_GPIO_IBUF[3]),
        .T(\PS_GPIO_TRI[3] ));
  IOBUF \PS_GPIO_IOBUF[40]_inst 
       (.I(PS_GPIO_OBUF[40]),
        .IO(PS_GPIO[40]),
        .O(PS_GPIO_IBUF[40]),
        .T(\PS_GPIO_TRI[40] ));
  IOBUF \PS_GPIO_IOBUF[41]_inst 
       (.I(PS_GPIO_OBUF[41]),
        .IO(PS_GPIO[41]),
        .O(PS_GPIO_IBUF[41]),
        .T(\PS_GPIO_TRI[41] ));
  IOBUF \PS_GPIO_IOBUF[42]_inst 
       (.I(PS_GPIO_OBUF[42]),
        .IO(PS_GPIO[42]),
        .O(PS_GPIO_IBUF[42]),
        .T(\PS_GPIO_TRI[42] ));
  IOBUF \PS_GPIO_IOBUF[43]_inst 
       (.I(PS_GPIO_OBUF[43]),
        .IO(PS_GPIO[43]),
        .O(PS_GPIO_IBUF[43]),
        .T(\PS_GPIO_TRI[43] ));
  IOBUF \PS_GPIO_IOBUF[44]_inst 
       (.I(PS_GPIO_OBUF[44]),
        .IO(PS_GPIO[44]),
        .O(PS_GPIO_IBUF[44]),
        .T(\PS_GPIO_TRI[44] ));
  IOBUF \PS_GPIO_IOBUF[45]_inst 
       (.I(PS_GPIO_OBUF[45]),
        .IO(PS_GPIO[45]),
        .O(PS_GPIO_IBUF[45]),
        .T(\PS_GPIO_TRI[45] ));
  IOBUF \PS_GPIO_IOBUF[46]_inst 
       (.I(PS_GPIO_OBUF[46]),
        .IO(PS_GPIO[46]),
        .O(PS_GPIO_IBUF[46]),
        .T(\PS_GPIO_TRI[46] ));
  IOBUF \PS_GPIO_IOBUF[47]_inst 
       (.I(PS_GPIO_OBUF[47]),
        .IO(PS_GPIO[47]),
        .O(PS_GPIO_IBUF[47]),
        .T(\PS_GPIO_TRI[47] ));
  IOBUF \PS_GPIO_IOBUF[48]_inst 
       (.I(PS_GPIO_OBUF[48]),
        .IO(PS_GPIO[48]),
        .O(PS_GPIO_IBUF[48]),
        .T(\PS_GPIO_TRI[48] ));
  IOBUF \PS_GPIO_IOBUF[49]_inst 
       (.I(PS_GPIO_OBUF[49]),
        .IO(PS_GPIO[49]),
        .O(PS_GPIO_IBUF[49]),
        .T(\PS_GPIO_TRI[49] ));
  IOBUF \PS_GPIO_IOBUF[4]_inst 
       (.I(PS_GPIO_OBUF[4]),
        .IO(PS_GPIO[4]),
        .O(PS_GPIO_IBUF[4]),
        .T(\PS_GPIO_TRI[4] ));
  IOBUF \PS_GPIO_IOBUF[50]_inst 
       (.I(PS_GPIO_OBUF[50]),
        .IO(PS_GPIO[50]),
        .O(PS_GPIO_IBUF[50]),
        .T(\PS_GPIO_TRI[50] ));
  IOBUF \PS_GPIO_IOBUF[51]_inst 
       (.I(PS_GPIO_OBUF[51]),
        .IO(PS_GPIO[51]),
        .O(PS_GPIO_IBUF[51]),
        .T(\PS_GPIO_TRI[51] ));
  IOBUF \PS_GPIO_IOBUF[52]_inst 
       (.I(PS_GPIO_OBUF[52]),
        .IO(PS_GPIO[52]),
        .O(PS_GPIO_IBUF[52]),
        .T(\PS_GPIO_TRI[52] ));
  IOBUF \PS_GPIO_IOBUF[53]_inst 
       (.I(PS_GPIO_OBUF[53]),
        .IO(PS_GPIO[53]),
        .O(PS_GPIO_IBUF[53]),
        .T(\PS_GPIO_TRI[53] ));
  IOBUF \PS_GPIO_IOBUF[54]_inst 
       (.I(PS_GPIO_OBUF[54]),
        .IO(PS_GPIO[54]),
        .O(PS_GPIO_IBUF[54]),
        .T(\PS_GPIO_TRI[54] ));
  IOBUF \PS_GPIO_IOBUF[55]_inst 
       (.I(PS_GPIO_OBUF[55]),
        .IO(PS_GPIO[55]),
        .O(PS_GPIO_IBUF[55]),
        .T(\PS_GPIO_TRI[55] ));
  IOBUF \PS_GPIO_IOBUF[5]_inst 
       (.I(PS_GPIO_OBUF[5]),
        .IO(PS_GPIO[5]),
        .O(PS_GPIO_IBUF[5]),
        .T(\PS_GPIO_TRI[5] ));
  IOBUF \PS_GPIO_IOBUF[6]_inst 
       (.I(PS_GPIO_OBUF[6]),
        .IO(PS_GPIO[6]),
        .O(PS_GPIO_IBUF[6]),
        .T(\PS_GPIO_TRI[6] ));
  IOBUF \PS_GPIO_IOBUF[7]_inst 
       (.I(PS_GPIO_OBUF[7]),
        .IO(PS_GPIO[7]),
        .O(PS_GPIO_IBUF[7]),
        .T(\PS_GPIO_TRI[7] ));
  IOBUF \PS_GPIO_IOBUF[8]_inst 
       (.I(PS_GPIO_OBUF[8]),
        .IO(PS_GPIO[8]),
        .O(PS_GPIO_IBUF[8]),
        .T(\PS_GPIO_TRI[8] ));
  IOBUF \PS_GPIO_IOBUF[9]_inst 
       (.I(PS_GPIO_OBUF[9]),
        .IO(PS_GPIO[9]),
        .O(PS_GPIO_IBUF[9]),
        .T(\PS_GPIO_TRI[9] ));
  IBUF RST_IBUF_inst
       (.I(RST),
        .O(RST_IBUF));
  IBUF START_IBUF_inst
       (.I(START),
        .O(START_INDICATE_OBUF));
  OBUF START_INDICATE_OBUF_inst
       (.I(START_INDICATE_OBUF),
        .O(START_INDICATE));
  OBUF STOP_INDICATE_OBUF_inst
       (.I(STOP_INDICATE_OBUF),
        .O(STOP_INDICATE));
  LUT1 #(
    .INIT(2'h1)) 
    STOP_INDICATE_OBUF_inst_i_1
       (.I0(START_INDICATE_OBUF),
        .O(STOP_INDICATE_OBUF));
  ad_processor adProc
       (.CLK(clk_100_IBUF_BUFG),
        .RST_IBUF(RST_IBUF),
        .SR(p_0_in),
        .\capture_data_retimed_reg[31]_i_3 (adProc_n_0),
        .\capture_data_retimed_reg[31]_i_3_0 (\capture_data_retimed_reg[31]_i_3_n_0 ));
  i2s_audio audio
       (.CLK(clk_100_IBUF_BUFG),
        .audio_adc_IBUF(audio_adc_IBUF),
        .audio_bclk_IBUF(audio_bclk_IBUF),
        .audio_dac_OBUF(audio_dac_OBUF),
        .audio_lrclk_IBUF(audio_lrclk_IBUF),
        .audio_mclk_OBUF(audio_mclk_OBUF),
        .bbstub_user_r_audio_open_w(xillybus_ins_n_1),
        .bbstub_user_w_audio_open_w(xillybus_ins_n_0),
        .bus_clk(capture_clk),
        .user_r_audio_data(user_r_audio_data),
        .user_r_audio_empty(user_r_audio_empty),
        .user_r_audio_rden(user_r_audio_rden),
        .user_w_audio_data(user_w_audio_data),
        .user_w_audio_full(user_w_audio_full),
        .user_w_audio_wren(user_w_audio_wren));
  IBUF audio_adc_IBUF_inst
       (.I(audio_adc),
        .O(audio_adc_IBUF));
  IBUF audio_bclk_IBUF_inst
       (.I(audio_bclk),
        .O(audio_bclk_IBUF));
  OBUF audio_dac_OBUF_inst
       (.I(audio_dac_OBUF),
        .O(audio_dac));
  IBUF audio_lrclk_IBUF_inst
       (.I(audio_lrclk),
        .O(audio_lrclk_IBUF));
  OBUF audio_mclk_OBUF_inst
       (.I(audio_mclk_OBUF),
        .O(audio_mclk));
  FDRE #(
    .INIT(1'b1)) 
    \capture_data_retimed_reg[15]_i_3 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(\capture_data_retimed_reg[15]_i_3_n_0 ),
        .Q(\capture_data_retimed_reg[15]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \capture_data_retimed_reg[31]_i_3 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .D(adProc_n_0),
        .Q(\capture_data_retimed_reg[31]_i_3_n_0 ),
        .R(1'b0));
  clk_divider clkDiv
       (.CLK(clk_100_IBUF_BUFG),
        .DA4_CLK_OBUF(DA4_CLK_OBUF),
        .RST_IBUF(RST_IBUF),
        .SR(p_0_in));
  BUFG clk_100_IBUF_BUFG_inst
       (.I(clk_100_IBUF),
        .O(clk_100_IBUF_BUFG));
  IBUF clk_100_IBUF_inst
       (.I(clk_100),
        .O(clk_100_IBUF));
  (* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
  fifo_32x512 fifo_32
       (.clk(capture_clk),
        .din(capture_data),
        .dout(user_r_read_32_data),
        .empty(user_r_read_32_empty),
        .full(capture_full),
        .rd_en(user_r_read_32_rden),
        .srst(srst03_out),
        .wr_en(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    fifo_32_i_34
       (.C(capture_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(fifo_32_i_34_n_0),
        .R(1'b0));
  (* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
  fifo_8x2048 fifo_8
       (.clk(capture_clk),
        .din(user_w_write_8_data),
        .dout(user_r_read_8_data),
        .empty(user_r_read_8_empty),
        .full(user_w_write_8_full),
        .rd_en(user_r_read_8_rden),
        .srst(srst0),
        .wr_en(user_w_write_8_wren));
  IBUF otg_oc_IBUF_inst
       (.I(otg_oc),
        .O(otg_oc_IBUF));
  pmodAD2 pAd2
       (.AD2_SCL_IBUF(AD2_SCL_IBUF),
        .AD2_SCL_TRI(AD2_SCL_TRI),
        .AD2_SDA_IBUF(AD2_SDA_IBUF),
        .AD2_SDA_TRI(AD2_SDA_TRI),
        .clk_100_IBUF_BUFG(clk_100_IBUF_BUFG));
  OBUFT smb_sclk_OBUFT_inst
       (.I(1'b0),
        .O(smb_sclk),
        .T(smb_sclk_TRI));
  IOBUF smb_sdata_IOBUF_inst
       (.I(1'b0),
        .IO(smb_sdata),
        .O(smb_sdata_IBUF),
        .T(smb_sdata_TRI));
  smbus smbus
       (.bbstub_user_r_smb_open_w(xillybus_ins_n_2),
        .bus_clk(capture_clk),
        .quiesce(quiesce),
        .smb_sclk_TRI(smb_sclk_TRI),
        .smb_sdata_IBUF(smb_sdata_IBUF),
        .smb_sdata_TRI(smb_sdata_TRI),
        .user_r_smb_data(user_r_smb_data),
        .user_r_smb_empty(user_r_smb_empty),
        .user_r_smb_rden(user_r_smb_rden),
        .user_w_smb_data(user_w_smb_data),
        .user_w_smb_full(user_w_smb_full),
        .user_w_smb_open(user_w_smb_open),
        .user_w_smb_wren(user_w_smb_wren));
  OBUF \smbus_addr_OBUF[0]_inst 
       (.I(1'b0),
        .O(smbus_addr[0]));
  OBUF \smbus_addr_OBUF[1]_inst 
       (.I(1'b0),
        .O(smbus_addr[1]));
  OBUF \vga4_blue_OBUF[0]_inst 
       (.I(vga4_blue_OBUF[0]),
        .O(vga4_blue[0]));
  OBUF \vga4_blue_OBUF[1]_inst 
       (.I(vga4_blue_OBUF[1]),
        .O(vga4_blue[1]));
  OBUF \vga4_blue_OBUF[2]_inst 
       (.I(vga4_blue_OBUF[2]),
        .O(vga4_blue[2]));
  OBUF \vga4_blue_OBUF[3]_inst 
       (.I(vga4_blue_OBUF[3]),
        .O(vga4_blue[3]));
  OBUF \vga4_green_OBUF[0]_inst 
       (.I(vga4_green_OBUF[0]),
        .O(vga4_green[0]));
  OBUF \vga4_green_OBUF[1]_inst 
       (.I(vga4_green_OBUF[1]),
        .O(vga4_green[1]));
  OBUF \vga4_green_OBUF[2]_inst 
       (.I(vga4_green_OBUF[2]),
        .O(vga4_green[2]));
  OBUF \vga4_green_OBUF[3]_inst 
       (.I(vga4_green_OBUF[3]),
        .O(vga4_green[3]));
  OBUF \vga4_red_OBUF[0]_inst 
       (.I(vga4_red_OBUF[0]),
        .O(vga4_red[0]));
  OBUF \vga4_red_OBUF[1]_inst 
       (.I(vga4_red_OBUF[1]),
        .O(vga4_red[1]));
  OBUF \vga4_red_OBUF[2]_inst 
       (.I(vga4_red_OBUF[2]),
        .O(vga4_red[2]));
  OBUF \vga4_red_OBUF[3]_inst 
       (.I(vga4_red_OBUF[3]),
        .O(vga4_red[3]));
  (* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
  vga_fifo_lib_work vga_fifo
       (.din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,NLW_vga_fifo_din_UNCONNECTED[0]}),
        .dout(NLW_vga_fifo_dout_UNCONNECTED[35:0]),
        .empty(NLW_vga_fifo_empty_UNCONNECTED),
        .full(NLW_vga_fifo_full_UNCONNECTED),
        .prog_full(NLW_vga_fifo_prog_full_UNCONNECTED),
        .rd_clk(NLW_vga_fifo_rd_clk_UNCONNECTED),
        .rd_en(NLW_vga_fifo_rd_en_UNCONNECTED),
        .rst(NLW_vga_fifo_rst_UNCONNECTED),
        .wr_clk(NLW_vga_fifo_wr_clk_UNCONNECTED),
        .wr_en(NLW_vga_fifo_wr_en_UNCONNECTED));
  OBUF vga_hsync_OBUF_inst
       (.I(vga_hsync_OBUF),
        .O(vga_hsync));
  OBUF vga_vsync_OBUF_inst
       (.I(vga_vsync_OBUF),
        .O(vga_vsync));
  xilly_reader xilRd
       (.bus_clk(capture_clk),
        .\capture_data_retimed_reg[15]_i_3 (\capture_data_retimed_reg[15]_i_3_n_0 ),
        .\capture_data_retimed_reg[31]_i_3 (\capture_data_retimed_reg[31]_i_3_n_0 ),
        .capture_full(capture_full),
        .din(capture_data),
        .fifo_32_i_34(fifo_32_i_34_n_0),
        .user_r_read_32_empty(user_r_read_32_empty),
        .user_r_read_32_eof(user_r_read_32_eof),
        .user_r_read_32_open(user_r_read_32_open));
  xillybus xillybus_ins
       (.\FSM_sequential_state_reg[3] (xillybus_ins_n_1),
        .\FSM_sequential_state_reg[3]_0 (xillybus_ins_n_2),
        .GPIO_0_tri_i(PS_GPIO_IBUF),
        .GPIO_0_tri_o(PS_GPIO_OBUF),
        .GPIO_0_tri_t({\PS_GPIO_TRI[55] ,\PS_GPIO_TRI[54] ,\PS_GPIO_TRI[53] ,\PS_GPIO_TRI[52] ,\PS_GPIO_TRI[51] ,\PS_GPIO_TRI[50] ,\PS_GPIO_TRI[49] ,\PS_GPIO_TRI[48] ,\PS_GPIO_TRI[47] ,\PS_GPIO_TRI[46] ,\PS_GPIO_TRI[45] ,\PS_GPIO_TRI[44] ,\PS_GPIO_TRI[43] ,\PS_GPIO_TRI[42] ,\PS_GPIO_TRI[41] ,\PS_GPIO_TRI[40] ,\PS_GPIO_TRI[39] ,\PS_GPIO_TRI[38] ,\PS_GPIO_TRI[37] ,\PS_GPIO_TRI[36] ,\PS_GPIO_TRI[35] ,\PS_GPIO_TRI[34] ,\PS_GPIO_TRI[33] ,\PS_GPIO_TRI[32] ,\PS_GPIO_TRI[31] ,\PS_GPIO_TRI[30] ,\PS_GPIO_TRI[29] ,\PS_GPIO_TRI[28] ,\PS_GPIO_TRI[27] ,\PS_GPIO_TRI[26] ,\PS_GPIO_TRI[25] ,\PS_GPIO_TRI[24] ,\PS_GPIO_TRI[23] ,\PS_GPIO_TRI[22] ,\PS_GPIO_TRI[21] ,\PS_GPIO_TRI[20] ,\PS_GPIO_TRI[19] ,\PS_GPIO_TRI[18] ,\PS_GPIO_TRI[17] ,\PS_GPIO_TRI[16] ,\PS_GPIO_TRI[15] ,\PS_GPIO_TRI[14] ,\PS_GPIO_TRI[13] ,\PS_GPIO_TRI[12] ,\PS_GPIO_TRI[11] ,\PS_GPIO_TRI[10] ,\PS_GPIO_TRI[9] ,\PS_GPIO_TRI[8] ,\PS_GPIO_TRI[7] ,\PS_GPIO_TRI[6] ,\PS_GPIO_TRI[5] ,\PS_GPIO_TRI[4] ,\PS_GPIO_TRI[3] ,\PS_GPIO_TRI[2] ,\PS_GPIO_TRI[1] ,\PS_GPIO_TRI[0] }),
        .GPIO_LED(GPIO_LED_OBUF),
        .bus_clk(capture_clk),
        .clk_100_IBUF_BUFG(clk_100_IBUF_BUFG),
        .otg_oc_IBUF(otg_oc_IBUF),
        .\play_shreg_reg[15] (xillybus_ins_n_0),
        .quiesce(quiesce),
        .srst0(srst0),
        .srst03_out(srst03_out),
        .user_r_audio_data(user_r_audio_data),
        .user_r_audio_empty(user_r_audio_empty),
        .user_r_audio_rden(user_r_audio_rden),
        .user_r_read_32_data(user_r_read_32_data),
        .user_r_read_32_empty(user_r_read_32_empty),
        .user_r_read_32_eof(user_r_read_32_eof),
        .user_r_read_32_open(user_r_read_32_open),
        .user_r_read_32_rden(user_r_read_32_rden),
        .user_r_read_8_data(user_r_read_8_data),
        .user_r_read_8_empty(user_r_read_8_empty),
        .user_r_read_8_rden(user_r_read_8_rden),
        .user_r_smb_data(user_r_smb_data),
        .user_r_smb_empty(user_r_smb_empty),
        .user_r_smb_rden(user_r_smb_rden),
        .user_w_audio_data(user_w_audio_data),
        .user_w_audio_full(user_w_audio_full),
        .user_w_audio_wren(user_w_audio_wren),
        .user_w_smb_data(user_w_smb_data),
        .user_w_smb_full(user_w_smb_full),
        .user_w_smb_open(user_w_smb_open),
        .user_w_smb_wren(user_w_smb_wren),
        .user_w_write_8_data(user_w_write_8_data),
        .user_w_write_8_full(user_w_write_8_full),
        .user_w_write_8_wren(user_w_write_8_wren),
        .vga4_blue(vga4_blue_OBUF),
        .vga4_green(vga4_green_OBUF),
        .vga4_red(vga4_red_OBUF),
        .vga_hsync(vga_hsync_OBUF),
        .vga_vsync(vga_vsync_OBUF));
endmodule

(* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
module fifo_32x512
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  input clk;
  input srst;
  input [31:0]din;
  input wr_en;
  input rd_en;
  output [31:0]dout;
  output full;
  output empty;


endmodule

(* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
module fifo_8x2048
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  input clk;
  input srst;
  input [7:0]din;
  input wr_en;
  input rd_en;
  output [7:0]dout;
  output full;
  output empty;


endmodule

module i2s_audio
   (user_w_audio_full,
    user_r_audio_data,
    user_r_audio_empty,
    audio_mclk_OBUF,
    audio_dac_OBUF,
    bus_clk,
    bbstub_user_w_audio_open_w,
    user_w_audio_data,
    user_w_audio_wren,
    bbstub_user_r_audio_open_w,
    user_r_audio_rden,
    CLK,
    audio_lrclk_IBUF,
    audio_bclk_IBUF,
    audio_adc_IBUF);
  output user_w_audio_full;
  output [31:0]user_r_audio_data;
  output user_r_audio_empty;
  output audio_mclk_OBUF;
  output audio_dac_OBUF;
  input bus_clk;
  input bbstub_user_w_audio_open_w;
  input [31:0]user_w_audio_data;
  input user_w_audio_wren;
  input bbstub_user_r_audio_open_w;
  input user_r_audio_rden;
  input CLK;
  input audio_lrclk_IBUF;
  input audio_bclk_IBUF;
  input audio_adc_IBUF;

  wire CLK;
  wire audio_adc_IBUF;
  wire audio_adc_reg;
  wire audio_bclk_IBUF;
  wire audio_bclk_reg;
  wire audio_dac_OBUF;
  wire audio_dac_reg_n_0;
  wire audio_lrclk_IBUF;
  wire audio_lrclk_reg;
  wire audio_lrclk_reg_d;
  wire audio_mclk_OBUF;
  wire bbstub_user_r_audio_open_w;
  wire bbstub_user_w_audio_open_w;
  wire [1:0]bclk_d;
  wire bus_clk;
  wire [1:0]clk_div;
  wire \clk_div[0]_i_1_n_0 ;
  wire \clk_div[1]_i_1_n_0 ;
  wire dac_i_1_n_0;
  wire fifo_rd_en;
  wire fifo_rd_en0;
  wire fifo_rd_en_i_1_n_0;
  wire fifo_wr_en;
  wire fifo_wr_en1;
  wire fifo_wr_en_i_1_n_0;
  wire fifo_wr_en_i_2_n_0;
  wire fifo_wr_en_reg_n_0;
  wire lrclk_reg_d_i_1_n_0;
  wire [15:0]p_1_in;
  wire p_2_in9_in;
  wire \play_shreg[15]_i_1_n_0 ;
  wire \play_shreg_reg_n_0_[0] ;
  wire \play_shreg_reg_n_0_[10] ;
  wire \play_shreg_reg_n_0_[11] ;
  wire \play_shreg_reg_n_0_[12] ;
  wire \play_shreg_reg_n_0_[13] ;
  wire \play_shreg_reg_n_0_[14] ;
  wire \play_shreg_reg_n_0_[1] ;
  wire \play_shreg_reg_n_0_[2] ;
  wire \play_shreg_reg_n_0_[3] ;
  wire \play_shreg_reg_n_0_[4] ;
  wire \play_shreg_reg_n_0_[5] ;
  wire \play_shreg_reg_n_0_[6] ;
  wire \play_shreg_reg_n_0_[7] ;
  wire \play_shreg_reg_n_0_[8] ;
  wire \play_shreg_reg_n_0_[9] ;
  wire playback_fifo_n_0;
  wire playback_fifo_n_1;
  wire playback_fifo_n_10;
  wire playback_fifo_n_11;
  wire playback_fifo_n_12;
  wire playback_fifo_n_13;
  wire playback_fifo_n_14;
  wire playback_fifo_n_15;
  wire playback_fifo_n_16;
  wire playback_fifo_n_17;
  wire playback_fifo_n_18;
  wire playback_fifo_n_19;
  wire playback_fifo_n_2;
  wire playback_fifo_n_20;
  wire playback_fifo_n_21;
  wire playback_fifo_n_22;
  wire playback_fifo_n_23;
  wire playback_fifo_n_24;
  wire playback_fifo_n_25;
  wire playback_fifo_n_26;
  wire playback_fifo_n_27;
  wire playback_fifo_n_28;
  wire playback_fifo_n_29;
  wire playback_fifo_n_3;
  wire playback_fifo_n_30;
  wire playback_fifo_n_31;
  wire playback_fifo_n_4;
  wire playback_fifo_n_5;
  wire playback_fifo_n_6;
  wire playback_fifo_n_7;
  wire playback_fifo_n_8;
  wire playback_fifo_n_9;
  wire [4:2]record_count0;
  wire \record_count[0]_i_1_n_0 ;
  wire \record_count[1]_i_1_n_0 ;
  wire \record_count[4]_i_1_n_0 ;
  wire [4:0]record_count_reg__0;
  wire [31:0]record_shreg;
  wire \record_shreg[31]_i_2_n_0 ;
  wire [31:0]user_r_audio_data;
  wire user_r_audio_empty;
  wire user_r_audio_rden;
  wire [31:0]user_w_audio_data;
  wire user_w_audio_full;
  wire user_w_audio_wren;
  wire write_when_done;
  wire write_when_done_i_1_n_0;
  wire write_when_done_reg_n_0;
  wire NLW_playback_fifo_empty_UNCONNECTED;
  wire NLW_record_fifo_full_UNCONNECTED;

  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    audio_adc_reg_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(audio_adc_IBUF),
        .Q(audio_adc_reg),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    audio_bclk_reg_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(audio_bclk_IBUF),
        .Q(audio_bclk_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "audio_dac_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    audio_dac_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(dac_i_1_n_0),
        .Q(audio_dac_reg_n_0),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* ORIG_CELL_NAME = "audio_dac_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    audio_dac_reg_rep
       (.C(bus_clk),
        .CE(1'b1),
        .D(dac_i_1_n_0),
        .Q(audio_dac_OBUF),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    audio_lrclk_reg_d_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(lrclk_reg_d_i_1_n_0),
        .Q(audio_lrclk_reg_d),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    audio_lrclk_reg_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(audio_lrclk_IBUF),
        .Q(audio_lrclk_reg),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    audio_mclk_reg
       (.C(CLK),
        .CE(1'b1),
        .D(clk_div[1]),
        .Q(audio_mclk_OBUF),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bclk_d_reg[0] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(audio_bclk_reg),
        .Q(bclk_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bclk_d_reg[1] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(bclk_d[0]),
        .Q(bclk_d[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clk_div[0]_i_1 
       (.I0(clk_div[0]),
        .O(\clk_div[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_div[1]_i_1 
       (.I0(clk_div[0]),
        .I1(clk_div[1]),
        .O(\clk_div[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div[0]_i_1_n_0 ),
        .Q(clk_div[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div[1]_i_1_n_0 ),
        .Q(clk_div[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    dac_i_1
       (.I0(audio_dac_reg_n_0),
        .I1(bclk_d[0]),
        .I2(bclk_d[1]),
        .I3(p_2_in9_in),
        .O(dac_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    fifo_rd_en_i_1
       (.I0(audio_lrclk_reg),
        .I1(audio_lrclk_reg_d),
        .I2(bclk_d[1]),
        .I3(bclk_d[0]),
        .O(fifo_rd_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_rd_en_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(fifo_rd_en_i_1_n_0),
        .Q(fifo_rd_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    fifo_wr_en_i_1
       (.I0(write_when_done_reg_n_0),
        .I1(bclk_d[0]),
        .I2(bclk_d[1]),
        .I3(record_count_reg__0[0]),
        .I4(record_count_reg__0[1]),
        .I5(fifo_wr_en_i_2_n_0),
        .O(fifo_wr_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_wr_en_i_2
       (.I0(record_count_reg__0[3]),
        .I1(record_count_reg__0[4]),
        .I2(record_count_reg__0[2]),
        .O(fifo_wr_en_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_wr_en_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(fifo_wr_en_i_1_n_0),
        .Q(fifo_wr_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    lrclk_reg_d_i_1
       (.I0(audio_lrclk_reg_d),
        .I1(bclk_d[1]),
        .I2(bclk_d[0]),
        .I3(audio_lrclk_reg),
        .O(lrclk_reg_d_i_1_n_0));
  LUT6 #(
    .INIT(64'h00080C0000080000)) 
    \play_shreg[0]_i_1 
       (.I0(playback_fifo_n_31),
        .I1(bclk_d[0]),
        .I2(bclk_d[1]),
        .I3(audio_lrclk_reg_d),
        .I4(audio_lrclk_reg),
        .I5(playback_fifo_n_15),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[10]_i_1 
       (.I0(playback_fifo_n_5),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_21),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[9] ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[11]_i_1 
       (.I0(playback_fifo_n_4),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_20),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[10] ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[12]_i_1 
       (.I0(playback_fifo_n_3),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_19),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[11] ),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[13]_i_1 
       (.I0(playback_fifo_n_2),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_18),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[12] ),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[14]_i_1 
       (.I0(playback_fifo_n_1),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_17),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[13] ),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'h06F0)) 
    \play_shreg[15]_i_1 
       (.I0(audio_lrclk_reg_d),
        .I1(audio_lrclk_reg),
        .I2(bclk_d[1]),
        .I3(bclk_d[0]),
        .O(\play_shreg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[15]_i_2 
       (.I0(playback_fifo_n_0),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_16),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[14] ),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \play_shreg[15]_i_3 
       (.I0(bclk_d[0]),
        .I1(bclk_d[1]),
        .I2(audio_lrclk_reg_d),
        .I3(audio_lrclk_reg),
        .O(fifo_rd_en0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \play_shreg[15]_i_4 
       (.I0(bclk_d[0]),
        .I1(bclk_d[1]),
        .I2(audio_lrclk_reg),
        .I3(audio_lrclk_reg_d),
        .O(write_when_done));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[1]_i_1 
       (.I0(playback_fifo_n_14),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_30),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[0] ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[2]_i_1 
       (.I0(playback_fifo_n_13),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_29),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[1] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[3]_i_1 
       (.I0(playback_fifo_n_12),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_28),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[2] ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[4]_i_1 
       (.I0(playback_fifo_n_11),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_27),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[3] ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[5]_i_1 
       (.I0(playback_fifo_n_10),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_26),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[4] ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[6]_i_1 
       (.I0(playback_fifo_n_9),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_25),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[5] ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[7]_i_1 
       (.I0(playback_fifo_n_8),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_24),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[6] ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[8]_i_1 
       (.I0(playback_fifo_n_7),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_23),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[7] ),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \play_shreg[9]_i_1 
       (.I0(playback_fifo_n_6),
        .I1(fifo_rd_en0),
        .I2(playback_fifo_n_22),
        .I3(write_when_done),
        .I4(\play_shreg_reg_n_0_[8] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[0] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\play_shreg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[10] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\play_shreg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[11] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\play_shreg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[12] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\play_shreg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[13] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\play_shreg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[14] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\play_shreg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[15] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_2_in9_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[1] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\play_shreg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[2] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\play_shreg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[3] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\play_shreg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[4] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\play_shreg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[5] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\play_shreg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[6] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\play_shreg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[7] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\play_shreg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[8] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\play_shreg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \play_shreg_reg[9] 
       (.C(bus_clk),
        .CE(\play_shreg[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\play_shreg_reg_n_0_[9] ),
        .R(1'b0));
  (* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
  fifo_32x512 playback_fifo
       (.clk(bus_clk),
        .din(user_w_audio_data),
        .dout({playback_fifo_n_0,playback_fifo_n_1,playback_fifo_n_2,playback_fifo_n_3,playback_fifo_n_4,playback_fifo_n_5,playback_fifo_n_6,playback_fifo_n_7,playback_fifo_n_8,playback_fifo_n_9,playback_fifo_n_10,playback_fifo_n_11,playback_fifo_n_12,playback_fifo_n_13,playback_fifo_n_14,playback_fifo_n_15,playback_fifo_n_16,playback_fifo_n_17,playback_fifo_n_18,playback_fifo_n_19,playback_fifo_n_20,playback_fifo_n_21,playback_fifo_n_22,playback_fifo_n_23,playback_fifo_n_24,playback_fifo_n_25,playback_fifo_n_26,playback_fifo_n_27,playback_fifo_n_28,playback_fifo_n_29,playback_fifo_n_30,playback_fifo_n_31}),
        .empty(NLW_playback_fifo_empty_UNCONNECTED),
        .full(user_w_audio_full),
        .rd_en(fifo_rd_en),
        .srst(bbstub_user_w_audio_open_w),
        .wr_en(user_w_audio_wren));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \record_count[0]_i_1 
       (.I0(record_count_reg__0[0]),
        .O(\record_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \record_count[1]_i_1 
       (.I0(record_count_reg__0[1]),
        .I1(record_count_reg__0[0]),
        .O(\record_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \record_count[2]_i_1 
       (.I0(record_count_reg__0[2]),
        .I1(record_count_reg__0[0]),
        .I2(record_count_reg__0[1]),
        .O(record_count0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \record_count[3]_i_1 
       (.I0(record_count_reg__0[3]),
        .I1(record_count_reg__0[2]),
        .I2(record_count_reg__0[1]),
        .I3(record_count_reg__0[0]),
        .O(record_count0[3]));
  LUT4 #(
    .INIT(16'h0600)) 
    \record_count[4]_i_1 
       (.I0(audio_lrclk_reg),
        .I1(audio_lrclk_reg_d),
        .I2(bclk_d[1]),
        .I3(bclk_d[0]),
        .O(\record_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \record_count[4]_i_2 
       (.I0(record_count_reg__0[4]),
        .I1(record_count_reg__0[3]),
        .I2(record_count_reg__0[0]),
        .I3(record_count_reg__0[1]),
        .I4(record_count_reg__0[2]),
        .O(record_count0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \record_count_reg[0] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(\record_count[0]_i_1_n_0 ),
        .Q(record_count_reg__0[0]),
        .R(\record_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \record_count_reg[1] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(\record_count[1]_i_1_n_0 ),
        .Q(record_count_reg__0[1]),
        .R(\record_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \record_count_reg[2] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_count0[2]),
        .Q(record_count_reg__0[2]),
        .R(\record_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \record_count_reg[3] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_count0[3]),
        .Q(record_count_reg__0[3]),
        .R(\record_count[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \record_count_reg[4] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_count0[4]),
        .Q(record_count_reg__0[4]),
        .S(\record_count[4]_i_1_n_0 ));
  (* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
  fifo_32x512 record_fifo
       (.clk(bus_clk),
        .din(record_shreg),
        .dout(user_r_audio_data),
        .empty(user_r_audio_empty),
        .full(NLW_record_fifo_full_UNCONNECTED),
        .rd_en(user_r_audio_rden),
        .srst(bbstub_user_r_audio_open_w),
        .wr_en(fifo_wr_en_reg_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \record_shreg[31]_i_1 
       (.I0(record_count_reg__0[1]),
        .I1(record_count_reg__0[0]),
        .I2(record_count_reg__0[3]),
        .I3(record_count_reg__0[4]),
        .I4(record_count_reg__0[2]),
        .I5(\record_shreg[31]_i_2_n_0 ),
        .O(fifo_wr_en1));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \record_shreg[31]_i_2 
       (.I0(bclk_d[1]),
        .I1(bclk_d[0]),
        .O(\record_shreg[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[0] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(audio_adc_reg),
        .Q(record_shreg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[10] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[9]),
        .Q(record_shreg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[11] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[10]),
        .Q(record_shreg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[12] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[11]),
        .Q(record_shreg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[13] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[12]),
        .Q(record_shreg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[14] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[13]),
        .Q(record_shreg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[15] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[14]),
        .Q(record_shreg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[16] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[15]),
        .Q(record_shreg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[17] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[16]),
        .Q(record_shreg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[18] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[17]),
        .Q(record_shreg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[19] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[18]),
        .Q(record_shreg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[1] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[0]),
        .Q(record_shreg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[20] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[19]),
        .Q(record_shreg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[21] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[20]),
        .Q(record_shreg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[22] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[21]),
        .Q(record_shreg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[23] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[22]),
        .Q(record_shreg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[24] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[23]),
        .Q(record_shreg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[25] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[24]),
        .Q(record_shreg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[26] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[25]),
        .Q(record_shreg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[27] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[26]),
        .Q(record_shreg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[28] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[27]),
        .Q(record_shreg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[29] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[28]),
        .Q(record_shreg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[2] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[1]),
        .Q(record_shreg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[30] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[29]),
        .Q(record_shreg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[31] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[30]),
        .Q(record_shreg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[3] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[2]),
        .Q(record_shreg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[4] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[3]),
        .Q(record_shreg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[5] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[4]),
        .Q(record_shreg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[6] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[5]),
        .Q(record_shreg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[7] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[6]),
        .Q(record_shreg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[8] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[7]),
        .Q(record_shreg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \record_shreg_reg[9] 
       (.C(bus_clk),
        .CE(fifo_wr_en1),
        .D(record_shreg[8]),
        .Q(record_shreg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDF020002000200)) 
    write_when_done_i_1
       (.I0(bclk_d[0]),
        .I1(bclk_d[1]),
        .I2(audio_lrclk_reg_d),
        .I3(audio_lrclk_reg),
        .I4(fifo_wr_en),
        .I5(write_when_done_reg_n_0),
        .O(write_when_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    write_when_done_i_2
       (.I0(record_count_reg__0[2]),
        .I1(record_count_reg__0[4]),
        .I2(record_count_reg__0[3]),
        .I3(record_count_reg__0[1]),
        .I4(record_count_reg__0[0]),
        .I5(\record_shreg[31]_i_2_n_0 ),
        .O(fifo_wr_en));
  FDRE #(
    .INIT(1'b0)) 
    write_when_done_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(write_when_done_i_1_n_0),
        .Q(write_when_done_reg_n_0),
        .R(1'b0));
endmodule

module lpf
   (lpf_int,
    slowest_sync_clk,
    mb_debug_sys_rst,
    ext_reset_in,
    dcm_locked,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input dcm_locked;
  input aux_reset_in;

  wire \AUX_LPF[3].asr_lpf_reg_n_0_[3] ;
  wire Q;
  wire aux_reset_in;
  wire dcm_locked;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_asr_i_1_n_0;
  wire lpf_exr;
  wire lpf_exr_i_1_n_0;
  wire lpf_int;
  wire lpf_int0;
  wire mb_debug_sys_rst;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;

  cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.aux_reset_in(aux_reset_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\AUX_LPF[3].asr_lpf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* srl_name = "\xillybus_ins/system_i/vivado_system_i /rst_processing_system7_0_100M/\U0/EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(\AUX_LPF[3].asr_lpf_reg_n_0_[3] ),
        .I2(p_3_in1_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .O(lpf_asr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_asr_i_1_n_0),
        .Q(lpf_asr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[0]),
        .I2(p_3_out[3]),
        .I3(p_3_out[1]),
        .I4(p_3_out[2]),
        .O(lpf_exr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_exr_i_1_n_0),
        .Q(lpf_exr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    lpf_int_i_1
       (.I0(dcm_locked),
        .I1(Q),
        .I2(lpf_exr),
        .I3(lpf_asr),
        .O(lpf_int0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

module msg_buf
   (clk,
    wr_en,
    wr_addr,
    wr_data,
    rd_addr,
    rd_data);
  input clk;
  input wr_en;
  input [3:0]wr_addr;
  input [31:0]wr_data;
  input [3:0]rd_addr;
  output [31:0]rd_data;

  wire [31:0]_n0009;
  wire clk;
  wire [3:0]rd_addr;
  wire [31:0]rd_data;
  wire [3:0]wr_addr;
  wire [31:0]wr_data;
  wire wr_en;
  wire [1:0]NLW_Mram_mem1_DOD_UNCONNECTED;
  wire [1:0]NLW_Mram_mem2_DOD_UNCONNECTED;
  wire [1:0]NLW_Mram_mem3_DOD_UNCONNECTED;
  wire [1:0]NLW_Mram_mem4_DOD_UNCONNECTED;
  wire [1:0]NLW_Mram_mem5_DOD_UNCONNECTED;
  wire NLW_Mram_mem61_SPO_UNCONNECTED;
  wire NLW_Mram_mem62_SPO_UNCONNECTED;

  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    Mram_mem1
       (.ADDRA({1'b0,rd_addr}),
        .ADDRB({1'b0,rd_addr}),
        .ADDRC({1'b0,rd_addr}),
        .ADDRD({1'b0,wr_addr}),
        .DIA(wr_data[1:0]),
        .DIB(wr_data[3:2]),
        .DIC(wr_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(_n0009[1:0]),
        .DOB(_n0009[3:2]),
        .DOC(_n0009[5:4]),
        .DOD(NLW_Mram_mem1_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wr_en));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    Mram_mem2
       (.ADDRA({1'b0,rd_addr}),
        .ADDRB({1'b0,rd_addr}),
        .ADDRC({1'b0,rd_addr}),
        .ADDRD({1'b0,wr_addr}),
        .DIA(wr_data[7:6]),
        .DIB(wr_data[9:8]),
        .DIC(wr_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(_n0009[7:6]),
        .DOB(_n0009[9:8]),
        .DOC(_n0009[11:10]),
        .DOD(NLW_Mram_mem2_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wr_en));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    Mram_mem3
       (.ADDRA({1'b0,rd_addr}),
        .ADDRB({1'b0,rd_addr}),
        .ADDRC({1'b0,rd_addr}),
        .ADDRD({1'b0,wr_addr}),
        .DIA(wr_data[13:12]),
        .DIB(wr_data[15:14]),
        .DIC(wr_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(_n0009[13:12]),
        .DOB(_n0009[15:14]),
        .DOC(_n0009[17:16]),
        .DOD(NLW_Mram_mem3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wr_en));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    Mram_mem4
       (.ADDRA({1'b0,rd_addr}),
        .ADDRB({1'b0,rd_addr}),
        .ADDRC({1'b0,rd_addr}),
        .ADDRD({1'b0,wr_addr}),
        .DIA(wr_data[19:18]),
        .DIB(wr_data[21:20]),
        .DIC(wr_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(_n0009[19:18]),
        .DOB(_n0009[21:20]),
        .DOC(_n0009[23:22]),
        .DOD(NLW_Mram_mem4_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wr_en));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    Mram_mem5
       (.ADDRA({1'b0,rd_addr}),
        .ADDRB({1'b0,rd_addr}),
        .ADDRC({1'b0,rd_addr}),
        .ADDRD({1'b0,wr_addr}),
        .DIA(wr_data[25:24]),
        .DIB(wr_data[27:26]),
        .DIC(wr_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(_n0009[25:24]),
        .DOB(_n0009[27:26]),
        .DOC(_n0009[29:28]),
        .DOD(NLW_Mram_mem5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wr_en));
  (* XSTLIB *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    Mram_mem61
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(wr_addr[2]),
        .A3(wr_addr[3]),
        .A4(1'b0),
        .D(wr_data[30]),
        .DPO(_n0009[30]),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(1'b0),
        .SPO(NLW_Mram_mem61_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(wr_en));
  (* XSTLIB *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    Mram_mem62
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(wr_addr[2]),
        .A3(wr_addr[3]),
        .A4(1'b0),
        .D(wr_data[31]),
        .DPO(_n0009[31]),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(1'b0),
        .SPO(NLW_Mram_mem62_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(wr_en));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_0
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[0]),
        .Q(rd_data[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_1
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[1]),
        .Q(rd_data[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_10
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[10]),
        .Q(rd_data[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_11
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[11]),
        .Q(rd_data[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_12
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[12]),
        .Q(rd_data[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_13
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[13]),
        .Q(rd_data[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_14
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[14]),
        .Q(rd_data[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_15
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[15]),
        .Q(rd_data[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_16
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[16]),
        .Q(rd_data[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_17
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[17]),
        .Q(rd_data[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_18
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[18]),
        .Q(rd_data[18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_19
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[19]),
        .Q(rd_data[19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_2
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[2]),
        .Q(rd_data[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_20
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[20]),
        .Q(rd_data[20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_21
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[21]),
        .Q(rd_data[21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_22
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[22]),
        .Q(rd_data[22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_23
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[23]),
        .Q(rd_data[23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_24
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[24]),
        .Q(rd_data[24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_25
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[25]),
        .Q(rd_data[25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_26
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[26]),
        .Q(rd_data[26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_27
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[27]),
        .Q(rd_data[27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_28
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[28]),
        .Q(rd_data[28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_29
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[29]),
        .Q(rd_data[29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_3
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[3]),
        .Q(rd_data[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_30
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[30]),
        .Q(rd_data[30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_31
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[31]),
        .Q(rd_data[31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_4
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[4]),
        .Q(rd_data[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_5
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[5]),
        .Q(rd_data[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_6
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[6]),
        .Q(rd_data[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_7
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[7]),
        .Q(rd_data[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_8
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[8]),
        .Q(rd_data[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_data_9
       (.C(clk),
        .CE(1'b1),
        .D(_n0009[9]),
        .Q(rd_data[9]),
        .R(1'b0));
endmodule

module pmodAD2
   (AD2_SCL_TRI,
    AD2_SDA_TRI,
    clk_100_IBUF_BUFG,
    AD2_SCL_IBUF,
    AD2_SDA_IBUF);
  output AD2_SCL_TRI;
  output AD2_SDA_TRI;
  input clk_100_IBUF_BUFG;
  input AD2_SCL_IBUF;
  input AD2_SDA_IBUF;

  wire AD2_SCL_IBUF;
  wire AD2_SCL_TRI;
  wire AD2_SDA_IBUF;
  wire AD2_SDA_TRI;
  wire \FSM_sequential_st[0]_i_1_n_0 ;
  wire \FSM_sequential_st[1]_i_1_n_0 ;
  wire \FSM_sequential_st[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_st_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_st_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_st_reg_n_0_[2] ;
  wire clk_100_IBUF_BUFG;
  wire fDone;

  LUT4 #(
    .INIT(16'h0248)) 
    \FSM_sequential_st[0]_i_1 
       (.I0(\FSM_sequential_st_reg_n_0_[1] ),
        .I1(fDone),
        .I2(\FSM_sequential_st_reg_n_0_[2] ),
        .I3(\FSM_sequential_st_reg_n_0_[0] ),
        .O(\FSM_sequential_st[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1544)) 
    \FSM_sequential_st[1]_i_1 
       (.I0(\FSM_sequential_st_reg_n_0_[2] ),
        .I1(\FSM_sequential_st_reg_n_0_[0] ),
        .I2(fDone),
        .I3(\FSM_sequential_st_reg_n_0_[1] ),
        .O(\FSM_sequential_st[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4202)) 
    \FSM_sequential_st[2]_i_1 
       (.I0(\FSM_sequential_st_reg_n_0_[2] ),
        .I1(\FSM_sequential_st_reg_n_0_[1] ),
        .I2(\FSM_sequential_st_reg_n_0_[0] ),
        .I3(fDone),
        .O(\FSM_sequential_st[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_st_reg[0] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .CLR(1'b1),
        .D(\FSM_sequential_st[0]_i_1_n_0 ),
        .Q(\FSM_sequential_st_reg_n_0_[0] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_st_reg[1] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .CLR(1'b1),
        .D(\FSM_sequential_st[1]_i_1_n_0 ),
        .Q(\FSM_sequential_st_reg_n_0_[1] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_st_reg[2] 
       (.C(clk_100_IBUF_BUFG),
        .CE(1'b1),
        .CLR(1'b1),
        .D(\FSM_sequential_st[2]_i_1_n_0 ),
        .Q(\FSM_sequential_st_reg_n_0_[2] ));
  I2CBusController i2cBusControl
       (.AD2_SCL_IBUF(AD2_SCL_IBUF),
        .AD2_SDA_IBUF(AD2_SDA_IBUF),
        .AD2_SDA_TRI(AD2_SDA_TRI),
        .clk_100_IBUF_BUFG(clk_100_IBUF_BUFG),
        .fDone(fDone),
        .out({\FSM_sequential_st_reg_n_0_[2] ,\FSM_sequential_st_reg_n_0_[1] ,\FSM_sequential_st_reg_n_0_[0] }),
        .\sclCnt_reg[0]_0 (AD2_SCL_TRI));
endmodule

module proc_sys_reset
   (mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk,
    dcm_locked,
    aux_reset_in);
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;
  input dcm_locked;
  input aux_reset_in;

  wire Core;
  wire SEQ_n_4;
  wire aux_reset_in;
  wire bsr;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire p_0_out;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire pr;
  wire slowest_sync_clk;

  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \BSR_OUT_DFF[0].bus_struct_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr),
        .Q(bus_struct_reset),
        .R(1'b0));
  lpf EXT_LPF
       (.aux_reset_in(aux_reset_in),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .slowest_sync_clk(slowest_sync_clk));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \PR_OUT_DFF[0].peripheral_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr),
        .Q(peripheral_reset),
        .R(1'b0));
  sequence SEQ
       (.\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] (SEQ_n_4),
        .Core(Core),
        .bsr(bsr),
        .lpf_int(lpf_int),
        .p_0_out(p_0_out),
        .pr(pr),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    mb_reset_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core),
        .Q(mb_reset),
        .R(1'b0));
endmodule

(* CORE_GENERATION_INFO = "processing_system7_v5.5 ,processing_system7_v5.5_user_configuration,{ PCW_UIPARAM_DDR_FREQ_MHZ=533.333313, PCW_UIPARAM_DDR_BANK_ADDR_COUNT=3, PCW_UIPARAM_DDR_ROW_ADDR_COUNT=14, PCW_UIPARAM_DDR_COL_ADDR_COUNT=10, PCW_UIPARAM_DDR_CL=7, PCW_UIPARAM_DDR_CWL=6, PCW_UIPARAM_DDR_T_RCD=7, PCW_UIPARAM_DDR_T_RP=7, PCW_UIPARAM_DDR_T_RC=49.5, PCW_UIPARAM_DDR_T_RAS_MIN=36.0, PCW_UIPARAM_DDR_T_FAW=45.0, PCW_UIPARAM_DDR_AL=0, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0=0.025, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1=0.028, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2=-0.009, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3=-0.061, PCW_UIPARAM_DDR_BOARD_DELAY0=0.41, PCW_UIPARAM_DDR_BOARD_DELAY1=0.411, PCW_UIPARAM_DDR_BOARD_DELAY2=0.341, PCW_UIPARAM_DDR_BOARD_DELAY3=0.358, PCW_UIPARAM_DDR_DQS_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_3_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH=68.4725, PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH=71.086, PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH=66.794, PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH=108.7385, PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH=64.1705, PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH=63.686, PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH=68.46, PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH=105.4895, PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY=160, PCW_CRYSTAL_PERIPHERAL_FREQMHZ=33.333333, PCW_APU_PERIPHERAL_FREQMHZ=666.666667, PCW_DCI_PERIPHERAL_FREQMHZ=10.159, PCW_QSPI_PERIPHERAL_FREQMHZ=200, PCW_SMC_PERIPHERAL_FREQMHZ=100, PCW_USB0_PERIPHERAL_FREQMHZ=60, PCW_USB1_PERIPHERAL_FREQMHZ=60, PCW_SDIO_PERIPHERAL_FREQMHZ=50, PCW_UART_PERIPHERAL_FREQMHZ=50, PCW_SPI_PERIPHERAL_FREQMHZ=166.666666, PCW_CAN_PERIPHERAL_FREQMHZ=100, PCW_CAN0_PERIPHERAL_FREQMHZ=-1, PCW_CAN1_PERIPHERAL_FREQMHZ=-1, PCW_WDT_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC_PERIPHERAL_FREQMHZ=50, PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_PCAP_PERIPHERAL_FREQMHZ=200, PCW_TPIU_PERIPHERAL_FREQMHZ=200, PCW_FPGA0_PERIPHERAL_FREQMHZ=100.000000, PCW_FPGA1_PERIPHERAL_FREQMHZ=100.000000, PCW_FPGA2_PERIPHERAL_FREQMHZ=50, PCW_FPGA3_PERIPHERAL_FREQMHZ=50, PCW_OVERRIDE_BASIC_CLOCK=0, PCW_ARMPLL_CTRL_FBDIV=40, PCW_IOPLL_CTRL_FBDIV=30, PCW_DDRPLL_CTRL_FBDIV=32, PCW_CPU_CPU_PLL_FREQMHZ=1333.333, PCW_IO_IO_PLL_FREQMHZ=1000.000, PCW_DDR_DDR_PLL_FREQMHZ=1066.667, PCW_USE_M_AXI_GP0=1, PCW_USE_M_AXI_GP1=0, PCW_USE_S_AXI_GP0=0, PCW_USE_S_AXI_GP1=0, PCW_USE_S_AXI_ACP=1, PCW_USE_S_AXI_HP0=0, PCW_USE_S_AXI_HP1=0, PCW_USE_S_AXI_HP2=1, PCW_USE_S_AXI_HP3=0, PCW_M_AXI_GP0_FREQMHZ=100, PCW_M_AXI_GP1_FREQMHZ=10, PCW_S_AXI_GP0_FREQMHZ=10, PCW_S_AXI_GP1_FREQMHZ=10, PCW_S_AXI_ACP_FREQMHZ=100, PCW_S_AXI_HP0_FREQMHZ=10, PCW_S_AXI_HP1_FREQMHZ=10, PCW_S_AXI_HP2_FREQMHZ=100, PCW_S_AXI_HP3_FREQMHZ=10, PCW_USE_CROSS_TRIGGER=0, PCW_FTM_CTI_IN0=DISABLED, PCW_FTM_CTI_IN1=DISABLED, PCW_FTM_CTI_IN2=DISABLED, PCW_FTM_CTI_IN3=DISABLED, PCW_FTM_CTI_OUT0=DISABLED, PCW_FTM_CTI_OUT1=DISABLED, PCW_FTM_CTI_OUT2=DISABLED, PCW_FTM_CTI_OUT3=DISABLED, PCW_UART0_BAUD_RATE=115200, PCW_UART1_BAUD_RATE=115200, PCW_S_AXI_HP0_DATA_WIDTH=64, PCW_S_AXI_HP1_DATA_WIDTH=64, PCW_S_AXI_HP2_DATA_WIDTH=32, PCW_S_AXI_HP3_DATA_WIDTH=64, PCW_IRQ_F2P_MODE=DIRECT, PCW_PRESET_BANK0_VOLTAGE=LVCMOS 3.3V, PCW_PRESET_BANK1_VOLTAGE=LVCMOS 1.8V, PCW_UIPARAM_DDR_ENABLE=1, PCW_UIPARAM_DDR_ADV_ENABLE=0, PCW_UIPARAM_DDR_MEMORY_TYPE=DDR 3, PCW_UIPARAM_DDR_ECC=Disabled, PCW_UIPARAM_DDR_BUS_WIDTH=32 Bit, PCW_UIPARAM_DDR_BL=8, PCW_UIPARAM_DDR_HIGH_TEMP=Normal (0-85), PCW_UIPARAM_DDR_PARTNO=MT41J128M16 HA-15E, PCW_UIPARAM_DDR_DRAM_WIDTH=16 Bits, PCW_UIPARAM_DDR_DEVICE_CAPACITY=2048 MBits, PCW_UIPARAM_DDR_SPEED_BIN=DDR3_1066F, PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL=1, PCW_UIPARAM_DDR_TRAIN_READ_GATE=1, PCW_UIPARAM_DDR_TRAIN_DATA_EYE=1, PCW_UIPARAM_DDR_CLOCK_STOP_EN=0, PCW_UIPARAM_DDR_USE_INTERNAL_VREF=0, PCW_DDR_PORT0_HPR_ENABLE=0, PCW_DDR_PORT1_HPR_ENABLE=0, PCW_DDR_PORT2_HPR_ENABLE=0, PCW_DDR_PORT3_HPR_ENABLE=0, PCW_DDR_HPRLPR_QUEUE_PARTITION=HPR(0)/LPR(32), PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL=15, PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_NAND_PERIPHERAL_ENABLE=0, PCW_NAND_GRP_D8_ENABLE=0, PCW_NOR_PERIPHERAL_ENABLE=0, PCW_NOR_GRP_A25_ENABLE=0, PCW_NOR_GRP_CS0_ENABLE=0, PCW_NOR_GRP_SRAM_CS0_ENABLE=0, PCW_NOR_GRP_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_INT_ENABLE=0, PCW_QSPI_PERIPHERAL_ENABLE=1, PCW_QSPI_QSPI_IO=MIO 1 .. 6, PCW_QSPI_GRP_SINGLE_SS_ENABLE=1, PCW_QSPI_GRP_SINGLE_SS_IO=MIO 1 .. 6, PCW_QSPI_GRP_SS1_ENABLE=0, PCW_QSPI_GRP_IO1_ENABLE=0, PCW_QSPI_GRP_FBCLK_ENABLE=0, PCW_QSPI_INTERNAL_HIGHADDRESS=0xFCFFFFFF, PCW_ENET0_PERIPHERAL_ENABLE=1, PCW_ENET0_ENET0_IO=MIO 16 .. 27, PCW_ENET0_GRP_MDIO_ENABLE=1, PCW_ENET0_RESET_ENABLE=0, PCW_ENET1_PERIPHERAL_ENABLE=0, PCW_ENET1_GRP_MDIO_ENABLE=0, PCW_ENET1_RESET_ENABLE=0, PCW_SD0_PERIPHERAL_ENABLE=1, PCW_SD0_SD0_IO=MIO 40 .. 45, PCW_SD0_GRP_CD_ENABLE=1, PCW_SD0_GRP_CD_IO=MIO 47, PCW_SD0_GRP_WP_ENABLE=1, PCW_SD0_GRP_WP_IO=MIO 46, PCW_SD0_GRP_POW_ENABLE=0, PCW_SD1_PERIPHERAL_ENABLE=0, PCW_SD1_GRP_CD_ENABLE=0, PCW_SD1_GRP_WP_ENABLE=0, PCW_SD1_GRP_POW_ENABLE=0, PCW_UART0_PERIPHERAL_ENABLE=0, PCW_UART0_GRP_FULL_ENABLE=0, PCW_UART1_PERIPHERAL_ENABLE=1, PCW_UART1_UART1_IO=MIO 48 .. 49, PCW_UART1_GRP_FULL_ENABLE=0, PCW_SPI0_PERIPHERAL_ENABLE=0, PCW_SPI0_GRP_SS0_ENABLE=0, PCW_SPI0_GRP_SS1_ENABLE=0, PCW_SPI0_GRP_SS2_ENABLE=0, PCW_SPI1_PERIPHERAL_ENABLE=0, PCW_SPI1_GRP_SS0_ENABLE=0, PCW_SPI1_GRP_SS1_ENABLE=0, PCW_SPI1_GRP_SS2_ENABLE=0, PCW_CAN0_PERIPHERAL_ENABLE=0, PCW_CAN0_GRP_CLK_ENABLE=0, PCW_CAN1_PERIPHERAL_ENABLE=0, PCW_CAN1_GRP_CLK_ENABLE=0, PCW_TRACE_PERIPHERAL_ENABLE=0, PCW_TRACE_GRP_2BIT_ENABLE=0, PCW_TRACE_GRP_4BIT_ENABLE=0, PCW_TRACE_GRP_8BIT_ENABLE=0, PCW_TRACE_GRP_16BIT_ENABLE=0, PCW_TRACE_GRP_32BIT_ENABLE=0, PCW_WDT_PERIPHERAL_ENABLE=0, PCW_TTC0_PERIPHERAL_ENABLE=0, PCW_TTC1_PERIPHERAL_ENABLE=0, PCW_PJTAG_PERIPHERAL_ENABLE=0, PCW_USB0_PERIPHERAL_ENABLE=1, PCW_USB0_USB0_IO=MIO 28 .. 39, PCW_USB0_RESET_ENABLE=0, PCW_USB1_PERIPHERAL_ENABLE=0, PCW_USB1_RESET_ENABLE=0, PCW_I2C0_PERIPHERAL_ENABLE=0, PCW_I2C0_GRP_INT_ENABLE=0, PCW_I2C0_RESET_ENABLE=0, PCW_I2C1_PERIPHERAL_ENABLE=0, PCW_I2C1_GRP_INT_ENABLE=0, PCW_I2C1_RESET_ENABLE=0, PCW_GPIO_PERIPHERAL_ENABLE=1, PCW_GPIO_MIO_GPIO_ENABLE=0, PCW_GPIO_EMIO_GPIO_ENABLE=1, PCW_GPIO_EMIO_GPIO_IO=56, PCW_APU_CLK_RATIO_ENABLE=6:2:1, PCW_ENET0_PERIPHERAL_FREQMHZ=1000 Mbps, PCW_ENET1_PERIPHERAL_FREQMHZ=1000 Mbps, PCW_CPU_PERIPHERAL_CLKSRC=ARM PLL, PCW_DDR_PERIPHERAL_CLKSRC=DDR PLL, PCW_SMC_PERIPHERAL_CLKSRC=IO PLL, PCW_QSPI_PERIPHERAL_CLKSRC=IO PLL, PCW_SDIO_PERIPHERAL_CLKSRC=IO PLL, PCW_UART_PERIPHERAL_CLKSRC=IO PLL, PCW_SPI_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK0_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK1_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK2_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK3_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET0_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET1_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN0_PERIPHERAL_CLKSRC=External, PCW_CAN1_PERIPHERAL_CLKSRC=External, PCW_TPIU_PERIPHERAL_CLKSRC=External, PCW_TTC0_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_WDT_PERIPHERAL_CLKSRC=CPU_1X, PCW_DCI_PERIPHERAL_CLKSRC=DDR PLL, PCW_PCAP_PERIPHERAL_CLKSRC=IO PLL, PCW_USB_RESET_POLARITY=Active Low, PCW_ENET_RESET_POLARITY=Active Low, PCW_I2C_RESET_POLARITY=Active Low, PCW_FPGA_FCLK0_ENABLE=0, PCW_FPGA_FCLK1_ENABLE=1, PCW_FPGA_FCLK2_ENABLE=0, PCW_FPGA_FCLK3_ENABLE=0, PCW_NOR_SRAM_CS0_T_TR=1, PCW_NOR_SRAM_CS0_T_PC=1, PCW_NOR_SRAM_CS0_T_WP=1, PCW_NOR_SRAM_CS0_T_CEOE=1, PCW_NOR_SRAM_CS0_T_WC=2, PCW_NOR_SRAM_CS0_T_RC=2, PCW_NOR_SRAM_CS0_WE_TIME=0, PCW_NOR_SRAM_CS1_T_TR=1, PCW_NOR_SRAM_CS1_T_PC=1, PCW_NOR_SRAM_CS1_T_WP=1, PCW_NOR_SRAM_CS1_T_CEOE=1, PCW_NOR_SRAM_CS1_T_WC=2, PCW_NOR_SRAM_CS1_T_RC=2, PCW_NOR_SRAM_CS1_WE_TIME=0, PCW_NOR_CS0_T_TR=1, PCW_NOR_CS0_T_PC=1, PCW_NOR_CS0_T_WP=1, PCW_NOR_CS0_T_CEOE=1, PCW_NOR_CS0_T_WC=2, PCW_NOR_CS0_T_RC=2, PCW_NOR_CS0_WE_TIME=0, PCW_NOR_CS1_T_TR=1, PCW_NOR_CS1_T_PC=1, PCW_NOR_CS1_T_WP=1, PCW_NOR_CS1_T_CEOE=1, PCW_NOR_CS1_T_WC=2, PCW_NOR_CS1_T_RC=2, PCW_NOR_CS1_WE_TIME=0, PCW_NAND_CYCLES_T_RR=1, PCW_NAND_CYCLES_T_AR=1, PCW_NAND_CYCLES_T_CLR=1, PCW_NAND_CYCLES_T_WP=1, PCW_NAND_CYCLES_T_REA=1, PCW_NAND_CYCLES_T_WC=2, PCW_NAND_CYCLES_T_RC=2 }" *) (* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) 
(* C_DQ_WIDTH = "32" *) (* C_EMIO_GPIO_WIDTH = "56" *) (* C_EN_EMIO_ENET0 = "0" *) 
(* C_EN_EMIO_ENET1 = "0" *) (* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) 
(* C_FCLK_CLK0_BUF = "false" *) (* C_FCLK_CLK1_BUF = "true" *) (* C_FCLK_CLK2_BUF = "false" *) 
(* C_FCLK_CLK3_BUF = "false" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) (* C_INCLUDE_TRACE_BUFFER = "0" *) 
(* C_IRQ_F2P_MODE = "DIRECT" *) (* C_MIO_PRIMITIVE = "54" *) (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
(* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
(* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) (* C_NUM_F2P_INTR_INPUTS = "16" *) 
(* C_PACKAGE_NAME = "clg484" *) (* C_PS7_SI_REV = "PRODUCTION" *) (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
(* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
(* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_DATA_WIDTH = "64" *) (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
(* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) (* C_S_AXI_HP2_DATA_WIDTH = "32" *) 
(* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_DATA_WIDTH = "64" *) (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
(* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) (* C_TRACE_INTERNAL_WIDTH = "2" *) 
(* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_AXI_NONSECURE = "0" *) (* C_USE_DEFAULT_ACP_USER_VAL = "1" *) 
(* C_USE_M_AXI_GP0 = "1" *) (* C_USE_M_AXI_GP1 = "0" *) (* C_USE_S_AXI_ACP = "1" *) 
(* C_USE_S_AXI_GP0 = "0" *) (* C_USE_S_AXI_GP1 = "0" *) (* C_USE_S_AXI_HP0 = "0" *) 
(* C_USE_S_AXI_HP1 = "0" *) (* C_USE_S_AXI_HP2 = "1" *) (* C_USE_S_AXI_HP3 = "0" *) 
(* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={S_AXI_HP2} dataWidth={32} clockFreq={100} usageRate={0.5} /><AXI interface={S_AXI_ACP} dataWidth={32} clockFreq={100} usageRate={0.5} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
module processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [55:0]GPIO_I;
  output [55:0]GPIO_O;
  output [55:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [31:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [31:0]S_AXI_HP2_WDATA;
  input [3:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [15:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [55:0]GPIO_I;
  wire [55:0]GPIO_O;
  wire [55:0]GPIO_T;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [15:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]M_AXI_GP1_ARCACHE;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]M_AXI_GP1_AWCACHE;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS7_i_n_1000;
  wire PS7_i_n_701;
  wire PS7_i_n_702;
  wire PS7_i_n_703;
  wire PS7_i_n_704;
  wire PS7_i_n_707;
  wire PS7_i_n_945;
  wire PS7_i_n_946;
  wire PS7_i_n_947;
  wire PS7_i_n_948;
  wire PS7_i_n_949;
  wire PS7_i_n_950;
  wire PS7_i_n_951;
  wire PS7_i_n_952;
  wire PS7_i_n_953;
  wire PS7_i_n_954;
  wire PS7_i_n_955;
  wire PS7_i_n_956;
  wire PS7_i_n_957;
  wire PS7_i_n_958;
  wire PS7_i_n_959;
  wire PS7_i_n_960;
  wire PS7_i_n_961;
  wire PS7_i_n_962;
  wire PS7_i_n_963;
  wire PS7_i_n_964;
  wire PS7_i_n_965;
  wire PS7_i_n_966;
  wire PS7_i_n_967;
  wire PS7_i_n_968;
  wire PS7_i_n_969;
  wire PS7_i_n_970;
  wire PS7_i_n_971;
  wire PS7_i_n_972;
  wire PS7_i_n_973;
  wire PS7_i_n_974;
  wire PS7_i_n_975;
  wire PS7_i_n_976;
  wire PS7_i_n_977;
  wire PS7_i_n_978;
  wire PS7_i_n_979;
  wire PS7_i_n_980;
  wire PS7_i_n_981;
  wire PS7_i_n_982;
  wire PS7_i_n_983;
  wire PS7_i_n_984;
  wire PS7_i_n_985;
  wire PS7_i_n_986;
  wire PS7_i_n_987;
  wire PS7_i_n_988;
  wire PS7_i_n_989;
  wire PS7_i_n_990;
  wire PS7_i_n_991;
  wire PS7_i_n_992;
  wire PS7_i_n_993;
  wire PS7_i_n_994;
  wire PS7_i_n_995;
  wire PS7_i_n_996;
  wire PS7_i_n_997;
  wire PS7_i_n_998;
  wire PS7_i_n_999;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [31:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [31:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [3:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[7] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[7] ;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire [3:0]p_0_in;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [63:56]NLW_PS7_i_EMIOGPIOO_UNCONNECTED;
  wire [63:56]NLW_PS7_i_EMIOGPIOTN_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;
  wire [63:32]NLW_PS7_i_SAXIHP2RDATA_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \TRACE_CTL_PIPE[0] ;
  assign TRACE_DATA[1:0] = \TRACE_DATA_PIPE[0] ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  LUT1 #(
    .INIT(2'h1)) 
    ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
  LUT1 #(
    .INIT(2'h1)) 
    ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[0]_INST_0 
       (.I0(PS7_i_n_1000),
        .O(GPIO_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[10]_INST_0 
       (.I0(PS7_i_n_990),
        .O(GPIO_T[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[11]_INST_0 
       (.I0(PS7_i_n_989),
        .O(GPIO_T[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[12]_INST_0 
       (.I0(PS7_i_n_988),
        .O(GPIO_T[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[13]_INST_0 
       (.I0(PS7_i_n_987),
        .O(GPIO_T[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[14]_INST_0 
       (.I0(PS7_i_n_986),
        .O(GPIO_T[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[15]_INST_0 
       (.I0(PS7_i_n_985),
        .O(GPIO_T[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[16]_INST_0 
       (.I0(PS7_i_n_984),
        .O(GPIO_T[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[17]_INST_0 
       (.I0(PS7_i_n_983),
        .O(GPIO_T[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[18]_INST_0 
       (.I0(PS7_i_n_982),
        .O(GPIO_T[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[19]_INST_0 
       (.I0(PS7_i_n_981),
        .O(GPIO_T[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[1]_INST_0 
       (.I0(PS7_i_n_999),
        .O(GPIO_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[20]_INST_0 
       (.I0(PS7_i_n_980),
        .O(GPIO_T[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[21]_INST_0 
       (.I0(PS7_i_n_979),
        .O(GPIO_T[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[22]_INST_0 
       (.I0(PS7_i_n_978),
        .O(GPIO_T[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[23]_INST_0 
       (.I0(PS7_i_n_977),
        .O(GPIO_T[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[24]_INST_0 
       (.I0(PS7_i_n_976),
        .O(GPIO_T[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[25]_INST_0 
       (.I0(PS7_i_n_975),
        .O(GPIO_T[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[26]_INST_0 
       (.I0(PS7_i_n_974),
        .O(GPIO_T[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[27]_INST_0 
       (.I0(PS7_i_n_973),
        .O(GPIO_T[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[28]_INST_0 
       (.I0(PS7_i_n_972),
        .O(GPIO_T[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[29]_INST_0 
       (.I0(PS7_i_n_971),
        .O(GPIO_T[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[2]_INST_0 
       (.I0(PS7_i_n_998),
        .O(GPIO_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[30]_INST_0 
       (.I0(PS7_i_n_970),
        .O(GPIO_T[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[31]_INST_0 
       (.I0(PS7_i_n_969),
        .O(GPIO_T[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[32]_INST_0 
       (.I0(PS7_i_n_968),
        .O(GPIO_T[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[33]_INST_0 
       (.I0(PS7_i_n_967),
        .O(GPIO_T[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[34]_INST_0 
       (.I0(PS7_i_n_966),
        .O(GPIO_T[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[35]_INST_0 
       (.I0(PS7_i_n_965),
        .O(GPIO_T[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[36]_INST_0 
       (.I0(PS7_i_n_964),
        .O(GPIO_T[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[37]_INST_0 
       (.I0(PS7_i_n_963),
        .O(GPIO_T[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[38]_INST_0 
       (.I0(PS7_i_n_962),
        .O(GPIO_T[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[39]_INST_0 
       (.I0(PS7_i_n_961),
        .O(GPIO_T[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[3]_INST_0 
       (.I0(PS7_i_n_997),
        .O(GPIO_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[40]_INST_0 
       (.I0(PS7_i_n_960),
        .O(GPIO_T[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[41]_INST_0 
       (.I0(PS7_i_n_959),
        .O(GPIO_T[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[42]_INST_0 
       (.I0(PS7_i_n_958),
        .O(GPIO_T[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[43]_INST_0 
       (.I0(PS7_i_n_957),
        .O(GPIO_T[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[44]_INST_0 
       (.I0(PS7_i_n_956),
        .O(GPIO_T[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[45]_INST_0 
       (.I0(PS7_i_n_955),
        .O(GPIO_T[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[46]_INST_0 
       (.I0(PS7_i_n_954),
        .O(GPIO_T[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[47]_INST_0 
       (.I0(PS7_i_n_953),
        .O(GPIO_T[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[48]_INST_0 
       (.I0(PS7_i_n_952),
        .O(GPIO_T[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[49]_INST_0 
       (.I0(PS7_i_n_951),
        .O(GPIO_T[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[4]_INST_0 
       (.I0(PS7_i_n_996),
        .O(GPIO_T[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[50]_INST_0 
       (.I0(PS7_i_n_950),
        .O(GPIO_T[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[51]_INST_0 
       (.I0(PS7_i_n_949),
        .O(GPIO_T[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[52]_INST_0 
       (.I0(PS7_i_n_948),
        .O(GPIO_T[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[53]_INST_0 
       (.I0(PS7_i_n_947),
        .O(GPIO_T[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[54]_INST_0 
       (.I0(PS7_i_n_946),
        .O(GPIO_T[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[55]_INST_0 
       (.I0(PS7_i_n_945),
        .O(GPIO_T[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[5]_INST_0 
       (.I0(PS7_i_n_995),
        .O(GPIO_T[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[6]_INST_0 
       (.I0(PS7_i_n_994),
        .O(GPIO_T[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[7]_INST_0 
       (.I0(PS7_i_n_993),
        .O(GPIO_T[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[8]_INST_0 
       (.I0(PS7_i_n_992),
        .O(GPIO_T[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[9]_INST_0 
       (.I0(PS7_i_n_991),
        .O(GPIO_T[9]));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(\<const0> ),
        .EMIOENET0GMIICRS(\<const0> ),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .EMIOENET0GMIIRXDV(\<const0> ),
        .EMIOENET0GMIIRXER(\<const0> ),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(\<const0> ),
        .EMIOENET1GMIICRS(\<const0> ),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .EMIOENET1GMIIRXDV(\<const0> ),
        .EMIOENET1GMIIRXER(\<const0> ),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,GPIO_I}),
        .EMIOGPIOO({NLW_PS7_i_EMIOGPIOO_UNCONNECTED[63:56],GPIO_O}),
        .EMIOGPIOTN({NLW_PS7_i_EMIOGPIOTN_UNCONNECTED[63:56],PS7_i_n_945,PS7_i_n_946,PS7_i_n_947,PS7_i_n_948,PS7_i_n_949,PS7_i_n_950,PS7_i_n_951,PS7_i_n_952,PS7_i_n_953,PS7_i_n_954,PS7_i_n_955,PS7_i_n_956,PS7_i_n_957,PS7_i_n_958,PS7_i_n_959,PS7_i_n_960,PS7_i_n_961,PS7_i_n_962,PS7_i_n_963,PS7_i_n_964,PS7_i_n_965,PS7_i_n_966,PS7_i_n_967,PS7_i_n_968,PS7_i_n_969,PS7_i_n_970,PS7_i_n_971,PS7_i_n_972,PS7_i_n_973,PS7_i_n_974,PS7_i_n_975,PS7_i_n_976,PS7_i_n_977,PS7_i_n_978,PS7_i_n_979,PS7_i_n_980,PS7_i_n_981,PS7_i_n_982,PS7_i_n_983,PS7_i_n_984,PS7_i_n_985,PS7_i_n_986,PS7_i_n_987,PS7_i_n_988,PS7_i_n_989,PS7_i_n_990,PS7_i_n_991,PS7_i_n_992,PS7_i_n_993,PS7_i_n_994,PS7_i_n_995,PS7_i_n_996,PS7_i_n_997,PS7_i_n_998,PS7_i_n_999,PS7_i_n_1000}),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(p_0_in),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN({PS7_i_n_701,PS7_i_n_702,PS7_i_n_703,PS7_i_n_704}),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,PS7_i_n_707,FCLK_CLK0}),
        .FCLKCLKTRIGN({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .FTMDTRACEINVALID(\<const0> ),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(M_AXI_GP0_ARCACHE),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(M_AXI_GP0_AWCACHE),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(M_AXI_GP1_ARCACHE),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(M_AXI_GP1_AWCACHE),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA({NLW_PS7_i_SAXIHP2RDATA_UNCONNECTED[63:32],S_AXI_HP2_RDATA}),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,S_AXI_HP2_WDATA}),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,S_AXI_HP2_WSTRB}),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP2_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[0]_INST_0 
       (.I0(p_0_in[0]),
        .O(SDIO0_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[1]_INST_0 
       (.I0(p_0_in[1]),
        .O(SDIO0_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[2]_INST_0 
       (.I0(p_0_in[2]),
        .O(SDIO0_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[3]_INST_0 
       (.I0(p_0_in[3]),
        .O(SDIO0_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[0]_INST_0 
       (.I0(PS7_i_n_704),
        .O(SDIO1_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[1]_INST_0 
       (.I0(PS7_i_n_703),
        .O(SDIO1_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[2]_INST_0 
       (.I0(PS7_i_n_702),
        .O(SDIO1_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[3]_INST_0 
       (.I0(PS7_i_n_701),
        .O(SDIO1_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_1.FCLK_CLK_1_BUFG 
       (.I(PS7_i_n_707),
        .O(FCLK_CLK1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[0] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[6] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[6] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[5] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[5] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[4] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[4] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[3] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[0] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[2] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[2] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[1] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(\<const0> ),
        .O(\TRACE_DATA_PIPE[1] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(\<const0> ),
        .O(\TRACE_CTL_PIPE[1] ));
endmodule

module s00_couplers_imp_WHIN6P
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awaddr,
    m_axi_awprot,
    s_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    s_axi_wvalid,
    s_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    s_axi_arvalid,
    s_axi_rready,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    s_axi_awready,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awprot;
  output [0:0]s_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [0:0]s_axi_wvalid;
  output [0:0]s_axi_bready;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arprot;
  output [0:0]s_axi_arvalid;
  output [0:0]s_axi_rready;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [0:0]s_axi_awready;
  input [0:0]s_axi_wready;
  input [1:0]s_axi_bresp;
  input [0:0]s_axi_bvalid;
  input [0:0]s_axi_arready;
  input [31:0]s_axi_rdata;
  input [1:0]s_axi_rresp;
  input [0:0]s_axi_rvalid;

  wire S00_ACLK;
  wire [0:0]S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire [31:0]m_axi_wdata;
  wire [3:0]m_axi_wstrb;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;

  (* CHECK_LICENSE_TYPE = "vivado_system_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{}" *) 
  (* CORE_GENERATION_INFO = "vivado_system_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_protocol_converter,x_ipVersion=2.1,x_ipCoreRevision=5,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_M_AXI_PROTOCOL=2,C_S_AXI_PROTOCOL=1,C_IGNORE_ID=0,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_TRANSLATION_MODE=2}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_protocol_converter_v2_1_axi_protocol_converter,Vivado 2015.1" *) 
  vivado_system_auto_pc_0 auto_pc
       (.aclk(S00_ACLK),
        .aresetn(S00_ARESETN),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(s_axi_arready),
        .m_axi_arvalid(s_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(s_axi_awready),
        .m_axi_awvalid(s_axi_awvalid),
        .m_axi_bready(s_axi_bready),
        .m_axi_bresp(s_axi_bresp),
        .m_axi_bvalid(s_axi_bvalid),
        .m_axi_rdata(s_axi_rdata),
        .m_axi_rready(s_axi_rready),
        .m_axi_rresp(s_axi_rresp),
        .m_axi_rvalid(s_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(s_axi_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos(S00_AXI_arqos),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos(S00_AXI_awqos),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(S00_AXI_wid),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

module sequence
   (Core,
    bsr,
    pr,
    p_0_out,
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ,
    lpf_int,
    slowest_sync_clk);
  output Core;
  output bsr;
  output pr;
  output p_0_out;
  output \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  input lpf_int;
  input slowest_sync_clk;

  wire \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  wire Core;
  wire Core_i_1_n_0;
  wire SEQ_COUNTER_n_1;
  wire SEQ_COUNTER_n_2;
  wire SEQ_COUNTER_n_3;
  wire bsr;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[1] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire \core_dec_reg_n_0_[2] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_out;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[1] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1 
       (.I0(bsr),
        .O(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn[0]_i_1 
       (.I0(pr),
        .O(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(Core),
        .I1(\core_dec_reg_n_0_[2] ),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(Core),
        .S(lpf_int));
  upcnt_n SEQ_COUNTER
       (.D(p_3_out[1]),
        .Q({SEQ_COUNTER_n_1,SEQ_COUNTER_n_2,SEQ_COUNTER_n_3}),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0804)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(SEQ_COUNTER_n_3),
        .I2(SEQ_COUNTER_n_1),
        .I3(SEQ_COUNTER_n_2),
        .O(p_5_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\bsr_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(\bsr_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(bsr),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(bsr),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h8040)) 
    \core_dec[0]_i_1 
       (.I0(SEQ_COUNTER_n_2),
        .I1(SEQ_COUNTER_n_3),
        .I2(SEQ_COUNTER_n_1),
        .I3(seq_cnt_en),
        .O(\core_dec[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(Core),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h1080)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(SEQ_COUNTER_n_1),
        .I2(SEQ_COUNTER_n_3),
        .I3(SEQ_COUNTER_n_2),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\pr_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(\pr_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(pr),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(pr),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

module smbus
   (user_r_smb_data,
    user_r_smb_empty,
    smb_sdata_TRI,
    smb_sclk_TRI,
    user_w_smb_full,
    bus_clk,
    bbstub_user_r_smb_open_w,
    user_r_smb_rden,
    user_w_smb_open,
    smb_sdata_IBUF,
    user_w_smb_wren,
    quiesce,
    user_w_smb_data);
  output [7:0]user_r_smb_data;
  output user_r_smb_empty;
  output smb_sdata_TRI;
  output smb_sclk_TRI;
  output user_w_smb_full;
  input bus_clk;
  input bbstub_user_r_smb_open_w;
  input user_r_smb_rden;
  input user_w_smb_open;
  input smb_sdata_IBUF;
  input user_w_smb_wren;
  input quiesce;
  input [7:0]user_w_smb_data;

  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_3_n_0 ;
  wire SMBus_en;
  wire bbstub_user_r_smb_open_w;
  wire bus_clk;
  wire [11:1]data0;
  wire dir_write;
  wire dir_write_i_1_n_0;
  wire dir_write_reg_n_0;
  wire [11:0]div_counter;
  wire \div_counter[11]_i_2_n_0 ;
  wire \div_counter[11]_i_3_n_0 ;
  wire \div_counter[11]_i_5_n_0 ;
  wire \div_counter[11]_i_6_n_0 ;
  wire \div_counter[11]_i_7_n_0 ;
  wire \div_counter[11]_i_8_n_0 ;
  wire \div_counter[4]_i_3_n_0 ;
  wire \div_counter[4]_i_4_n_0 ;
  wire \div_counter[4]_i_5_n_0 ;
  wire \div_counter[4]_i_6_n_0 ;
  wire \div_counter[8]_i_3_n_0 ;
  wire \div_counter[8]_i_4_n_0 ;
  wire \div_counter[8]_i_5_n_0 ;
  wire \div_counter[8]_i_6_n_0 ;
  wire \div_counter_reg[11]_i_4_n_2 ;
  wire \div_counter_reg[11]_i_4_n_3 ;
  wire \div_counter_reg[4]_i_2_n_0 ;
  wire \div_counter_reg[4]_i_2_n_1 ;
  wire \div_counter_reg[4]_i_2_n_2 ;
  wire \div_counter_reg[4]_i_2_n_3 ;
  wire \div_counter_reg[8]_i_2_n_0 ;
  wire \div_counter_reg[8]_i_2_n_1 ;
  wire \div_counter_reg[8]_i_2_n_2 ;
  wire \div_counter_reg[8]_i_2_n_3 ;
  wire \div_counter_reg_n_0_[0] ;
  wire \div_counter_reg_n_0_[10] ;
  wire \div_counter_reg_n_0_[11] ;
  wire \div_counter_reg_n_0_[1] ;
  wire \div_counter_reg_n_0_[2] ;
  wire \div_counter_reg_n_0_[3] ;
  wire \div_counter_reg_n_0_[4] ;
  wire \div_counter_reg_n_0_[5] ;
  wire \div_counter_reg_n_0_[6] ;
  wire \div_counter_reg_n_0_[7] ;
  wire \div_counter_reg_n_0_[8] ;
  wire \div_counter_reg_n_0_[9] ;
  wire fifo_wr_en;
  wire fifo_wr_en_i_1__0_n_0;
  wire first_i_1_n_0;
  wire first_i_2_n_0;
  wire first_i_3_n_0;
  wire first_reg_n_0;
  wire \idx[0]_i_1_n_0 ;
  wire \idx[1]_i_1_n_0 ;
  wire \idx[2]_i_1_n_0 ;
  wire \idx[2]_i_2_n_0 ;
  wire \idx_reg_n_0_[0] ;
  wire \idx_reg_n_0_[1] ;
  wire \idx_reg_n_0_[2] ;
  wire n_0_257;
  wire open_d;
  wire pre_en;
  wire pre_en_reg_n_0;
  wire quiesce;
  wire \read_byte[0]_i_1_n_0 ;
  wire \read_byte[1]_i_1_n_0 ;
  wire \read_byte[2]_i_1_n_0 ;
  wire \read_byte[3]_i_1_n_0 ;
  wire \read_byte[4]_i_1_n_0 ;
  wire \read_byte[4]_i_2_n_0 ;
  wire \read_byte[5]_i_1_n_0 ;
  wire \read_byte[5]_i_2_n_0 ;
  wire \read_byte[6]_i_1_n_0 ;
  wire \read_byte[6]_i_2_n_0 ;
  wire \read_byte[7]_i_1_n_0 ;
  wire \read_byte[7]_i_2_n_0 ;
  wire \read_byte[7]_i_3_n_0 ;
  wire \read_byte_reg_n_0_[0] ;
  wire \read_byte_reg_n_0_[1] ;
  wire \read_byte_reg_n_0_[2] ;
  wire \read_byte_reg_n_0_[3] ;
  wire \read_byte_reg_n_0_[4] ;
  wire \read_byte_reg_n_0_[5] ;
  wire \read_byte_reg_n_0_[6] ;
  wire \read_byte_reg_n_0_[7] ;
  wire save_direction_i_1_n_0;
  wire save_direction_i_2_n_0;
  wire save_direction_reg_n_0;
  wire sclk_logic_i_1_n_0;
  wire sdata_logic8_out;
  wire sdata_logic_i_1_n_0;
  wire sdata_logic_i_2_n_0;
  wire sdata_logic_i_3_n_0;
  wire sdata_logic_i_5_n_0;
  wire sdata_logic_i_6_n_0;
  wire sdata_sample;
  wire smb_sclk_TRI;
  wire smb_sdata_IBUF;
  wire smb_sdata_TRI;
  (* RTL_KEEP = "yes" *) wire [3:0]state;
  wire stop_pending_i_1_n_0;
  wire stop_pending_i_2_n_0;
  wire stop_pending_reg_n_0;
  wire [7:0]user_r_smb_data;
  wire user_r_smb_empty;
  wire user_r_smb_rden;
  wire [7:0]user_w_smb_data;
  wire user_w_smb_full;
  wire user_w_smb_open;
  wire user_w_smb_wren;
  wire [7:0]write_byte;
  wire write_byte_valid;
  wire write_byte_valid1;
  wire write_byte_valid_i_1_n_0;
  wire write_byte_valid_i_3_n_0;
  wire write_byte_valid_reg_n_0;
  wire [3:2]\NLW_div_counter_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_div_counter_reg[11]_i_4_O_UNCONNECTED ;
  wire NLW_fifo_full_UNCONNECTED;

  LUT6 #(
    .INIT(64'h05050F0705550F07)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[3]),
        .I1(write_byte_valid_reg_n_0),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\FSM_sequential_state[2]_i_2_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04440CC0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[2]),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(dir_write_reg_n_0),
        .I1(stop_pending_reg_n_0),
        .I2(write_byte_valid_reg_n_0),
        .I3(state[0]),
        .I4(state[1]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h06060C04)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(\FSM_sequential_state[2]_i_2_n_0 ),
        .I4(state[1]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\idx_reg_n_0_[2] ),
        .I1(\idx_reg_n_0_[1] ),
        .I2(\idx_reg_n_0_[0] ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA0A8800)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(SMBus_en),
        .I1(stop_pending_reg_n_0),
        .I2(state[2]),
        .I3(state[3]),
        .I4(write_byte_valid_reg_n_0),
        .I5(\FSM_sequential_state[3]_i_3_n_0 ),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00C03D00)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(write_byte_valid_reg_n_0),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFF0)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(state[3]),
        .I1(write_byte_valid1),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .O(\FSM_sequential_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(sdata_sample),
        .I1(stop_pending_reg_n_0),
        .I2(dir_write_reg_n_0),
        .O(write_byte_valid1));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(bus_clk),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(quiesce));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(bus_clk),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(quiesce));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(bus_clk),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(quiesce));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(bus_clk),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[3]_i_2_n_0 ),
        .Q(state[3]),
        .R(quiesce));
  FDRE #(
    .INIT(1'b0)) 
    SMBus_en_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(pre_en_reg_n_0),
        .Q(SMBus_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    dir_write_i_1
       (.I0(state[0]),
        .I1(save_direction_reg_n_0),
        .I2(SMBus_en),
        .I3(dir_write),
        .I4(dir_write_reg_n_0),
        .O(dir_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000000F0800)) 
    dir_write_i_2
       (.I0(write_byte_valid_reg_n_0),
        .I1(first_reg_n_0),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[0]),
        .I5(state[1]),
        .O(dir_write));
  FDRE #(
    .INIT(1'b0)) 
    dir_write_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(dir_write_i_1_n_0),
        .Q(dir_write_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \div_counter[0]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(\div_counter_reg_n_0_[0] ),
        .O(div_counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[10]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[10]),
        .O(div_counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[11]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[11]),
        .O(div_counter[11]));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \div_counter[11]_i_2 
       (.I0(\div_counter_reg_n_0_[7] ),
        .I1(\div_counter_reg_n_0_[8] ),
        .I2(\div_counter_reg_n_0_[9] ),
        .I3(\div_counter_reg_n_0_[10] ),
        .I4(\div_counter_reg_n_0_[11] ),
        .O(\div_counter[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    \div_counter[11]_i_3 
       (.I0(\div_counter[11]_i_5_n_0 ),
        .I1(\div_counter_reg_n_0_[4] ),
        .I2(\div_counter_reg_n_0_[3] ),
        .I3(\div_counter_reg_n_0_[5] ),
        .I4(\div_counter_reg_n_0_[1] ),
        .I5(\div_counter_reg_n_0_[2] ),
        .O(\div_counter[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1515FF15FF15FF15)) 
    \div_counter[11]_i_5 
       (.I0(\div_counter_reg_n_0_[2] ),
        .I1(\div_counter_reg_n_0_[0] ),
        .I2(\div_counter_reg_n_0_[1] ),
        .I3(\div_counter_reg_n_0_[8] ),
        .I4(\div_counter_reg_n_0_[6] ),
        .I5(\div_counter_reg_n_0_[7] ),
        .O(\div_counter[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[11]_i_6 
       (.I0(\div_counter_reg_n_0_[11] ),
        .O(\div_counter[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[11]_i_7 
       (.I0(\div_counter_reg_n_0_[10] ),
        .O(\div_counter[11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[11]_i_8 
       (.I0(\div_counter_reg_n_0_[9] ),
        .O(\div_counter[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[1]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[1]),
        .O(div_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[2]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[2]),
        .O(div_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[3]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[3]),
        .O(div_counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[4]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[4]),
        .O(div_counter[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[4]_i_3 
       (.I0(\div_counter_reg_n_0_[4] ),
        .O(\div_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[4]_i_4 
       (.I0(\div_counter_reg_n_0_[3] ),
        .O(\div_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[4]_i_5 
       (.I0(\div_counter_reg_n_0_[2] ),
        .O(\div_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[4]_i_6 
       (.I0(\div_counter_reg_n_0_[1] ),
        .O(\div_counter[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[5]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[5]),
        .O(div_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[6]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[6]),
        .O(div_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[7]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[7]),
        .O(div_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[8]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[8]),
        .O(div_counter[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[8]_i_3 
       (.I0(\div_counter_reg_n_0_[8] ),
        .O(\div_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[8]_i_4 
       (.I0(\div_counter_reg_n_0_[7] ),
        .O(\div_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[8]_i_5 
       (.I0(\div_counter_reg_n_0_[6] ),
        .O(\div_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \div_counter[8]_i_6 
       (.I0(\div_counter_reg_n_0_[5] ),
        .O(\div_counter[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \div_counter[9]_i_1 
       (.I0(\div_counter[11]_i_2_n_0 ),
        .I1(\div_counter[11]_i_3_n_0 ),
        .I2(data0[9]),
        .O(div_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[0] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[0]),
        .Q(\div_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[10] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[10]),
        .Q(\div_counter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[11] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[11]),
        .Q(\div_counter_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \div_counter_reg[11]_i_4 
       (.CI(\div_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_div_counter_reg[11]_i_4_CO_UNCONNECTED [3:2],\div_counter_reg[11]_i_4_n_2 ,\div_counter_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_div_counter_reg[11]_i_4_O_UNCONNECTED [3],data0[11:9]}),
        .S({1'b0,\div_counter[11]_i_6_n_0 ,\div_counter[11]_i_7_n_0 ,\div_counter[11]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[1] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[1]),
        .Q(\div_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[2] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[2]),
        .Q(\div_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[3] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[3]),
        .Q(\div_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[4] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[4]),
        .Q(\div_counter_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \div_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\div_counter_reg[4]_i_2_n_0 ,\div_counter_reg[4]_i_2_n_1 ,\div_counter_reg[4]_i_2_n_2 ,\div_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\div_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\div_counter[4]_i_3_n_0 ,\div_counter[4]_i_4_n_0 ,\div_counter[4]_i_5_n_0 ,\div_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[5] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[5]),
        .Q(\div_counter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[6] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[6]),
        .Q(\div_counter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[7] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[7]),
        .Q(\div_counter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[8] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[8]),
        .Q(\div_counter_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \div_counter_reg[8]_i_2 
       (.CI(\div_counter_reg[4]_i_2_n_0 ),
        .CO({\div_counter_reg[8]_i_2_n_0 ,\div_counter_reg[8]_i_2_n_1 ,\div_counter_reg[8]_i_2_n_2 ,\div_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\div_counter[8]_i_3_n_0 ,\div_counter[8]_i_4_n_0 ,\div_counter[8]_i_5_n_0 ,\div_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \div_counter_reg[9] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(div_counter[9]),
        .Q(\div_counter_reg_n_0_[9] ),
        .R(1'b0));
  (* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
  fifo_8x2048 fifo
       (.clk(bus_clk),
        .din({\read_byte_reg_n_0_[7] ,\read_byte_reg_n_0_[6] ,\read_byte_reg_n_0_[5] ,\read_byte_reg_n_0_[4] ,\read_byte_reg_n_0_[3] ,\read_byte_reg_n_0_[2] ,\read_byte_reg_n_0_[1] ,\read_byte_reg_n_0_[0] }),
        .dout(user_r_smb_data),
        .empty(user_r_smb_empty),
        .full(NLW_fifo_full_UNCONNECTED),
        .rd_en(user_r_smb_rden),
        .srst(bbstub_user_r_smb_open_w),
        .wr_en(fifo_wr_en));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    fifo_wr_en_i_1__0
       (.I0(dir_write_reg_n_0),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(SMBus_en),
        .O(fifo_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_wr_en_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(fifo_wr_en_i_1__0_n_0),
        .Q(fifo_wr_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5FFFFF00080008)) 
    first_i_1
       (.I0(SMBus_en),
        .I1(first_i_2_n_0),
        .I2(state[3]),
        .I3(state[2]),
        .I4(first_i_3_n_0),
        .I5(first_reg_n_0),
        .O(first_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    first_i_2
       (.I0(state[0]),
        .I1(state[1]),
        .O(first_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    first_i_3
       (.I0(write_byte_valid_reg_n_0),
        .I1(state[0]),
        .I2(state[1]),
        .O(first_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(first_i_1_n_0),
        .Q(first_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i_257
       (.I0(smb_sdata_TRI),
        .O(n_0_257));
  LUT6 #(
    .INIT(64'hFBFFFFFF04020000)) 
    \idx[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(SMBus_en),
        .I5(\idx_reg_n_0_[0] ),
        .O(\idx[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF70)) 
    \idx[1]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(state[0]),
        .I2(\idx[2]_i_2_n_0 ),
        .I3(\idx_reg_n_0_[1] ),
        .O(\idx[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1F00)) 
    \idx[2]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .I2(state[0]),
        .I3(\idx[2]_i_2_n_0 ),
        .I4(\idx_reg_n_0_[2] ),
        .O(\idx[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04020000)) 
    \idx[2]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(SMBus_en),
        .O(\idx[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\idx[0]_i_1_n_0 ),
        .Q(\idx_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\idx[1]_i_1_n_0 ),
        .Q(\idx_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[2] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\idx[2]_i_1_n_0 ),
        .Q(\idx_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    open_d_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(user_w_smb_open),
        .Q(open_d),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    pre_en_i_1
       (.I0(\div_counter[11]_i_3_n_0 ),
        .I1(\div_counter_reg_n_0_[11] ),
        .I2(\div_counter_reg_n_0_[10] ),
        .I3(\div_counter_reg_n_0_[9] ),
        .I4(\div_counter_reg_n_0_[8] ),
        .I5(\div_counter_reg_n_0_[7] ),
        .O(pre_en));
  FDRE #(
    .INIT(1'b0)) 
    pre_en_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(pre_en),
        .Q(pre_en_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \read_byte[0]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(\read_byte[7]_i_3_n_0 ),
        .I4(\read_byte_reg_n_0_[0] ),
        .O(\read_byte[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \read_byte[1]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\idx_reg_n_0_[2] ),
        .I3(\read_byte[5]_i_2_n_0 ),
        .I4(\read_byte[7]_i_3_n_0 ),
        .I5(\read_byte_reg_n_0_[1] ),
        .O(\read_byte[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \read_byte[2]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\idx_reg_n_0_[2] ),
        .I3(\read_byte[6]_i_2_n_0 ),
        .I4(\read_byte[7]_i_3_n_0 ),
        .I5(\read_byte_reg_n_0_[2] ),
        .O(\read_byte[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \read_byte[3]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\idx_reg_n_0_[2] ),
        .I3(\read_byte[7]_i_2_n_0 ),
        .I4(\read_byte[7]_i_3_n_0 ),
        .I5(\read_byte_reg_n_0_[3] ),
        .O(\read_byte[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \read_byte[4]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\idx_reg_n_0_[2] ),
        .I3(\read_byte[4]_i_2_n_0 ),
        .I4(\read_byte[7]_i_3_n_0 ),
        .I5(\read_byte_reg_n_0_[4] ),
        .O(\read_byte[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \read_byte[4]_i_2 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .O(\read_byte[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \read_byte[5]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\idx_reg_n_0_[2] ),
        .I3(\read_byte[5]_i_2_n_0 ),
        .I4(\read_byte[7]_i_3_n_0 ),
        .I5(\read_byte_reg_n_0_[5] ),
        .O(\read_byte[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \read_byte[5]_i_2 
       (.I0(\idx_reg_n_0_[1] ),
        .I1(\idx_reg_n_0_[0] ),
        .O(\read_byte[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \read_byte[6]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\idx_reg_n_0_[2] ),
        .I3(\read_byte[6]_i_2_n_0 ),
        .I4(\read_byte[7]_i_3_n_0 ),
        .I5(\read_byte_reg_n_0_[6] ),
        .O(\read_byte[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_byte[6]_i_2 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .O(\read_byte[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \read_byte[7]_i_1 
       (.I0(sdata_sample),
        .I1(SMBus_en),
        .I2(\idx_reg_n_0_[2] ),
        .I3(\read_byte[7]_i_2_n_0 ),
        .I4(\read_byte[7]_i_3_n_0 ),
        .I5(\read_byte_reg_n_0_[7] ),
        .O(\read_byte[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \read_byte[7]_i_2 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .O(\read_byte[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_byte[7]_i_3 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\read_byte[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[0] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[0]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[1] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[1]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[2] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[2]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[3] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[3]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[4] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[4]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[5] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[5]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[6] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[6]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_byte_reg[7] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(\read_byte[7]_i_1_n_0 ),
        .Q(\read_byte_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2AAAAAAAEAAAAAA)) 
    save_direction_i_1
       (.I0(save_direction_reg_n_0),
        .I1(SMBus_en),
        .I2(state[0]),
        .I3(state[1]),
        .I4(save_direction_i_2_n_0),
        .I5(write_byte[0]),
        .O(save_direction_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    save_direction_i_2
       (.I0(state[2]),
        .I1(state[3]),
        .O(save_direction_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    save_direction_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(save_direction_i_1_n_0),
        .Q(save_direction_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDFFD7F888A800A)) 
    sclk_logic_i_1
       (.I0(SMBus_en),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(smb_sclk_TRI),
        .O(sclk_logic_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sclk_logic_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(sclk_logic_i_1_n_0),
        .Q(smb_sclk_TRI),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFD5FFFFFFD50000)) 
    sdata_logic_i_1
       (.I0(sdata_logic_i_2_n_0),
        .I1(dir_write_reg_n_0),
        .I2(state[2]),
        .I3(sdata_logic_i_3_n_0),
        .I4(sdata_logic8_out),
        .I5(smb_sdata_TRI),
        .O(sdata_logic_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sdata_logic_i_2
       (.I0(state[1]),
        .I1(state[0]),
        .O(sdata_logic_i_2_n_0));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    sdata_logic_i_3
       (.I0(dir_write_reg_n_0),
        .I1(sdata_logic_i_5_n_0),
        .I2(\idx_reg_n_0_[2] ),
        .I3(sdata_logic_i_6_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(sdata_logic_i_3_n_0));
  LUT5 #(
    .INIT(32'h02022802)) 
    sdata_logic_i_4
       (.I0(SMBus_en),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(sdata_logic8_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sdata_logic_i_5
       (.I0(write_byte[7]),
        .I1(write_byte[6]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(write_byte[5]),
        .I4(\idx_reg_n_0_[0] ),
        .I5(write_byte[4]),
        .O(sdata_logic_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sdata_logic_i_6
       (.I0(write_byte[3]),
        .I1(write_byte[2]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(write_byte[1]),
        .I4(\idx_reg_n_0_[0] ),
        .I5(write_byte[0]),
        .O(sdata_logic_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sdata_logic_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(sdata_logic_i_1_n_0),
        .Q(smb_sdata_TRI),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sdata_sample_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(smb_sdata_IBUF),
        .Q(sdata_sample),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
    stop_pending_i_1
       (.I0(stop_pending_reg_n_0),
        .I1(user_w_smb_open),
        .I2(open_d),
        .I3(SMBus_en),
        .I4(stop_pending_i_2_n_0),
        .I5(quiesce),
        .O(stop_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    stop_pending_i_2
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(stop_pending_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    stop_pending_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(stop_pending_i_1_n_0),
        .Q(stop_pending_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[0] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[0]),
        .Q(write_byte[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[1] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[1]),
        .Q(write_byte[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[2] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[2]),
        .Q(write_byte[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[3] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[3]),
        .Q(write_byte[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[4] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[4]),
        .Q(write_byte[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[5] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[5]),
        .Q(write_byte[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[6] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[6]),
        .Q(write_byte[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_byte_reg[7] 
       (.C(bus_clk),
        .CE(user_w_smb_wren),
        .D(user_w_smb_data[7]),
        .Q(write_byte[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FEAE0EAE)) 
    write_byte_valid_i_1
       (.I0(write_byte_valid_reg_n_0),
        .I1(user_w_smb_wren),
        .I2(SMBus_en),
        .I3(write_byte_valid),
        .I4(write_byte_valid_i_3_n_0),
        .I5(quiesce),
        .O(write_byte_valid_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAFAAAFAAAFAAA)) 
    write_byte_valid_i_2
       (.I0(user_w_smb_wren),
        .I1(write_byte_valid1),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[0]),
        .I5(state[1]),
        .O(write_byte_valid));
  LUT6 #(
    .INIT(64'h007F3FFF00000000)) 
    write_byte_valid_i_3
       (.I0(write_byte_valid1),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(user_w_smb_wren),
        .O(write_byte_valid_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_byte_valid_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(write_byte_valid_i_1_n_0),
        .Q(write_byte_valid_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    xillybus_core_ins_i_2
       (.I0(write_byte_valid_reg_n_0),
        .I1(stop_pending_reg_n_0),
        .O(user_w_smb_full));
endmodule

module system
   (GPIO_0_tri_o,
    GPIO_0_tri_t,
    D,
    vga_clk,
    M_AXI_ACP_ARREADY,
    M_AXI_ACP_AWREADY,
    xillybus_M_AXI_bresp,
    M_AXI_ACP_BVALID,
    xillybus_M_AXI_rdata,
    M_AXI_ACP_RLAST,
    xillybus_M_AXI_rresp,
    M_AXI_ACP_RVALID,
    M_AXI_ACP_WREADY,
    xillybus_S_AXI_araddr,
    S_AXI_ARVALID,
    xillybus_S_AXI_awaddr,
    S_AXI_AWVALID,
    S_AXI_BREADY,
    S_AXI_RREADY,
    xillybus_S_AXI_wdata,
    xillybus_S_AXI_wstrb,
    S_AXI_WVALID,
    bus_clk,
    bus_rst_n,
    GPIO_0_tri_i,
    clk_100_IBUF_BUFG,
    M_AXI_ACP_ARADDR_w,
    M_AXI_ACP_ARBURST_w,
    M_AXI_ACP_ARCACHE_w,
    M_AXI_ACP_ARLEN_w,
    M_AXI_ACP_ARPROT_w,
    M_AXI_ACP_ARSIZE_w,
    M_AXI_ACP_ARVALID,
    M_AXI_ACP_AWADDR_w,
    M_AXI_ACP_AWBURST_w,
    M_AXI_ACP_AWCACHE_w,
    M_AXI_ACP_AWLEN_w,
    M_AXI_ACP_AWPROT_w,
    M_AXI_ACP_AWSIZE_w,
    M_AXI_ACP_AWVALID,
    M_AXI_ACP_BREADY,
    M_AXI_ACP_RREADY,
    M_AXI_ACP_WDATA_w,
    M_AXI_ACP_WLAST,
    M_AXI_ACP_WSTRB_w,
    M_AXI_ACP_WVALID,
    S_AXI_ARREADY,
    S_AXI_AWREADY,
    S_AXI_BRESP_w,
    S_AXI_BVALID,
    S_AXI_RDATA_w,
    S_AXI_RRESP_w,
    S_AXI_RVALID,
    S_AXI_WREADY,
    host_interrupt,
    otg_oc_IBUF);
  output [55:0]GPIO_0_tri_o;
  output [55:0]GPIO_0_tri_t;
  output [13:0]D;
  output vga_clk;
  output M_AXI_ACP_ARREADY;
  output M_AXI_ACP_AWREADY;
  output [1:0]xillybus_M_AXI_bresp;
  output M_AXI_ACP_BVALID;
  output [63:0]xillybus_M_AXI_rdata;
  output M_AXI_ACP_RLAST;
  output [1:0]xillybus_M_AXI_rresp;
  output M_AXI_ACP_RVALID;
  output M_AXI_ACP_WREADY;
  output [31:0]xillybus_S_AXI_araddr;
  output S_AXI_ARVALID;
  output [31:0]xillybus_S_AXI_awaddr;
  output S_AXI_AWVALID;
  output S_AXI_BREADY;
  output S_AXI_RREADY;
  output [31:0]xillybus_S_AXI_wdata;
  output [3:0]xillybus_S_AXI_wstrb;
  output S_AXI_WVALID;
  output bus_clk;
  output bus_rst_n;
  input [55:0]GPIO_0_tri_i;
  input clk_100_IBUF_BUFG;
  input [31:0]M_AXI_ACP_ARADDR_w;
  input [1:0]M_AXI_ACP_ARBURST_w;
  input [3:0]M_AXI_ACP_ARCACHE_w;
  input [3:0]M_AXI_ACP_ARLEN_w;
  input [2:0]M_AXI_ACP_ARPROT_w;
  input [2:0]M_AXI_ACP_ARSIZE_w;
  input M_AXI_ACP_ARVALID;
  input [31:0]M_AXI_ACP_AWADDR_w;
  input [1:0]M_AXI_ACP_AWBURST_w;
  input [3:0]M_AXI_ACP_AWCACHE_w;
  input [3:0]M_AXI_ACP_AWLEN_w;
  input [2:0]M_AXI_ACP_AWPROT_w;
  input [2:0]M_AXI_ACP_AWSIZE_w;
  input M_AXI_ACP_AWVALID;
  input M_AXI_ACP_BREADY;
  input M_AXI_ACP_RREADY;
  input [63:0]M_AXI_ACP_WDATA_w;
  input M_AXI_ACP_WLAST;
  input [7:0]M_AXI_ACP_WSTRB_w;
  input M_AXI_ACP_WVALID;
  input S_AXI_ARREADY;
  input S_AXI_AWREADY;
  input [1:0]S_AXI_BRESP_w;
  input S_AXI_BVALID;
  input [31:0]S_AXI_RDATA_w;
  input [1:0]S_AXI_RRESP_w;
  input S_AXI_RVALID;
  input S_AXI_WREADY;
  input host_interrupt;
  input otg_oc_IBUF;

  wire [13:0]D;
  wire [55:0]GPIO_0_tri_i;
  wire [55:0]GPIO_0_tri_o;
  wire [55:0]GPIO_0_tri_t;
  wire [31:0]M_AXI_ACP_ARADDR_w;
  wire [1:0]M_AXI_ACP_ARBURST_w;
  wire [3:0]M_AXI_ACP_ARCACHE_w;
  wire [3:0]M_AXI_ACP_ARLEN_w;
  wire [2:0]M_AXI_ACP_ARPROT_w;
  wire M_AXI_ACP_ARREADY;
  wire [2:0]M_AXI_ACP_ARSIZE_w;
  wire M_AXI_ACP_ARVALID;
  wire [31:0]M_AXI_ACP_AWADDR_w;
  wire [1:0]M_AXI_ACP_AWBURST_w;
  wire [3:0]M_AXI_ACP_AWCACHE_w;
  wire [3:0]M_AXI_ACP_AWLEN_w;
  wire [2:0]M_AXI_ACP_AWPROT_w;
  wire M_AXI_ACP_AWREADY;
  wire [2:0]M_AXI_ACP_AWSIZE_w;
  wire M_AXI_ACP_AWVALID;
  wire M_AXI_ACP_BREADY;
  wire M_AXI_ACP_BVALID;
  wire M_AXI_ACP_RLAST;
  wire M_AXI_ACP_RREADY;
  wire M_AXI_ACP_RVALID;
  wire [63:0]M_AXI_ACP_WDATA_w;
  wire M_AXI_ACP_WLAST;
  wire M_AXI_ACP_WREADY;
  wire [7:0]M_AXI_ACP_WSTRB_w;
  wire M_AXI_ACP_WVALID;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP_w;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA_w;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP_w;
  wire S_AXI_RVALID;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire USB0_VBUS_PWRFAULT;
  wire bus_clk;
  wire bus_rst_n;
  wire clk_100_IBUF_BUFG;
  wire host_interrupt;
  wire n_0_101;
  wire n_0_102;
  wire n_0_103;
  wire n_0_104;
  wire n_0_105;
  wire n_0_106;
  wire n_0_107;
  wire n_0_108;
  wire n_0_109;
  wire n_0_110;
  wire n_0_111;
  wire n_0_112;
  wire n_0_113;
  wire n_0_114;
  wire n_0_115;
  wire n_0_116;
  wire n_0_117;
  wire n_0_118;
  wire n_0_119;
  wire n_0_120;
  wire n_0_121;
  wire n_0_122;
  wire n_0_123;
  wire n_0_124;
  wire n_0_125;
  wire n_0_126;
  wire n_0_127;
  wire n_0_128;
  wire n_0_129;
  wire n_0_130;
  wire n_0_131;
  wire n_0_132;
  wire n_0_133;
  wire n_0_135;
  wire n_0_136;
  wire n_0_137;
  wire n_0_138;
  wire n_0_139;
  wire n_0_140;
  wire n_0_141;
  wire n_0_142;
  wire n_0_143;
  wire n_0_144;
  wire n_0_145;
  wire n_0_146;
  wire n_0_147;
  wire n_0_148;
  wire n_0_149;
  wire n_0_150;
  wire n_0_151;
  wire n_0_152;
  wire n_0_153;
  wire n_0_154;
  wire n_0_155;
  wire n_0_156;
  wire otg_oc_IBUF;
  wire [55:55]p_1_out;
  wire vga_clk;
  wire vivado_system_i_n_115;
  wire vivado_system_i_n_116;
  wire vivado_system_i_n_117;
  wire vivado_system_i_n_118;
  wire vivado_system_i_n_119;
  wire vivado_system_i_n_120;
  wire vivado_system_i_n_121;
  wire vivado_system_i_n_122;
  wire vivado_system_i_n_123;
  wire vivado_system_i_n_124;
  wire vivado_system_i_n_125;
  wire vivado_system_i_n_126;
  wire vivado_system_i_n_127;
  wire vivado_system_i_n_128;
  wire vivado_system_i_n_129;
  wire vivado_system_i_n_130;
  wire vivado_system_i_n_131;
  wire vivado_system_i_n_132;
  wire vivado_system_i_n_133;
  wire vivado_system_i_n_134;
  wire vivado_system_i_n_135;
  wire vivado_system_i_n_136;
  wire vivado_system_i_n_137;
  wire vivado_system_i_n_138;
  wire vivado_system_i_n_139;
  wire vivado_system_i_n_140;
  wire vivado_system_i_n_141;
  wire vivado_system_i_n_142;
  wire vivado_system_i_n_143;
  wire vivado_system_i_n_144;
  wire vivado_system_i_n_145;
  wire vivado_system_i_n_146;
  wire vivado_system_i_n_147;
  wire vivado_system_i_n_148;
  wire vivado_system_i_n_149;
  wire vivado_system_i_n_150;
  wire vivado_system_i_n_151;
  wire vivado_system_i_n_152;
  wire vivado_system_i_n_153;
  wire vivado_system_i_n_154;
  wire vivado_system_i_n_155;
  wire vivado_system_i_n_156;
  wire vivado_system_i_n_157;
  wire vivado_system_i_n_158;
  wire vivado_system_i_n_159;
  wire vivado_system_i_n_160;
  wire vivado_system_i_n_161;
  wire vivado_system_i_n_162;
  wire vivado_system_i_n_163;
  wire vivado_system_i_n_164;
  wire vivado_system_i_n_165;
  wire vivado_system_i_n_166;
  wire vivado_system_i_n_167;
  wire vivado_system_i_n_168;
  wire vivado_system_i_n_169;
  wire vivado_system_i_n_170;
  wire vivado_system_i_n_171;
  wire vivado_system_i_n_172;
  wire vivado_system_i_n_173;
  wire vivado_system_i_n_174;
  wire vivado_system_i_n_175;
  wire vivado_system_i_n_176;
  wire vivado_system_i_n_177;
  wire vivado_system_i_n_178;
  wire vivado_system_i_n_179;
  wire vivado_system_i_n_180;
  wire vivado_system_i_n_181;
  wire vivado_system_i_n_182;
  wire vivado_system_i_n_183;
  wire vivado_system_i_n_184;
  wire vivado_system_i_n_185;
  wire vivado_system_i_n_190;
  wire vivado_system_i_n_191;
  wire vivado_system_i_n_192;
  wire vivado_system_i_n_193;
  wire vivado_system_i_n_195;
  wire vivado_system_i_n_200;
  wire vivado_system_i_n_201;
  wire vivado_system_i_n_202;
  wire vivado_system_i_n_203;
  wire vivado_system_i_n_209;
  wire vivado_system_i_n_210;
  wire vivado_system_i_n_211;
  wire vivado_system_i_n_212;
  wire vivado_system_i_n_395;
  wire vivado_system_i_n_396;
  wire vivado_system_i_n_397;
  wire vivado_system_i_n_398;
  wire vivado_system_i_n_399;
  wire vivado_system_i_n_400;
  wire vivado_system_i_n_401;
  wire vivado_system_i_n_402;
  wire vivado_system_i_n_403;
  wire vivado_system_i_n_404;
  wire vivado_system_i_n_405;
  wire vivado_system_i_n_406;
  wire vivado_system_i_n_407;
  wire vivado_system_i_n_408;
  wire vivado_system_i_n_409;
  wire vivado_system_i_n_410;
  wire vivado_system_i_n_411;
  wire vivado_system_i_n_412;
  wire vivado_system_i_n_413;
  wire vivado_system_i_n_414;
  wire vivado_system_i_n_416;
  wire vivado_system_i_n_417;
  wire vivado_system_i_n_418;
  wire vivado_system_i_n_419;
  wire vivado_system_i_n_420;
  wire vivado_system_i_n_421;
  wire vivado_system_i_n_422;
  wire vivado_system_i_n_423;
  wire vivado_system_i_n_424;
  wire vivado_system_i_n_425;
  wire vivado_system_i_n_426;
  wire vivado_system_i_n_427;
  wire vivado_system_i_n_428;
  wire vivado_system_i_n_429;
  wire vivado_system_i_n_430;
  wire vivado_system_i_n_431;
  wire vivado_system_i_n_432;
  wire vivado_system_i_n_433;
  wire vivado_system_i_n_434;
  wire vivado_system_i_n_435;
  wire vivado_system_i_n_436;
  wire vivado_system_i_n_437;
  wire vivado_system_i_n_438;
  wire vivado_system_i_n_439;
  wire vivado_system_i_n_440;
  wire vivado_system_i_n_441;
  wire vivado_system_i_n_442;
  wire vivado_system_i_n_443;
  wire vivado_system_i_n_444;
  wire vivado_system_i_n_445;
  wire vivado_system_i_n_446;
  wire vivado_system_i_n_447;
  wire vivado_system_i_n_448;
  wire vivado_system_i_n_449;
  wire vivado_system_i_n_450;
  wire vivado_system_i_n_451;
  wire vivado_system_i_n_452;
  wire vivado_system_i_n_453;
  wire vivado_system_i_n_454;
  wire vivado_system_i_n_455;
  wire vivado_system_i_n_456;
  wire vivado_system_i_n_457;
  wire vivado_system_i_n_458;
  wire vivado_system_i_n_459;
  wire vivado_system_i_n_460;
  wire vivado_system_i_n_461;
  wire vivado_system_i_n_462;
  wire vivado_system_i_n_463;
  wire vivado_system_i_n_464;
  wire vivado_system_i_n_465;
  wire vivado_system_i_n_466;
  wire vivado_system_i_n_467;
  wire vivado_system_i_n_468;
  wire vivado_system_i_n_469;
  wire vivado_system_i_n_470;
  wire vivado_system_i_n_471;
  wire vivado_system_i_n_472;
  wire vivado_system_i_n_473;
  wire vivado_system_i_n_474;
  wire vivado_system_i_n_475;
  wire vivado_system_i_n_476;
  wire vivado_system_i_n_477;
  wire vivado_system_i_n_478;
  wire vivado_system_i_n_479;
  wire vivado_system_i_n_480;
  wire vivado_system_i_n_481;
  wire vivado_system_i_n_482;
  wire vivado_system_i_n_483;
  wire vivado_system_i_n_484;
  wire vivado_system_i_n_485;
  wire vivado_system_i_n_486;
  wire vivado_system_i_n_487;
  wire vivado_system_i_n_488;
  wire vivado_system_i_n_489;
  wire vivado_system_i_n_490;
  wire vivado_system_i_n_491;
  wire vivado_system_i_n_492;
  wire vivado_system_i_n_493;
  wire vivado_system_i_n_494;
  wire vivado_system_i_n_495;
  wire vivado_system_i_n_496;
  wire vivado_system_i_n_497;
  wire vivado_system_i_n_498;
  wire vivado_system_i_n_499;
  wire vivado_system_i_n_500;
  wire vivado_system_i_n_501;
  wire vivado_system_i_n_502;
  wire vivado_system_i_n_503;
  wire vivado_system_i_n_504;
  wire vivado_system_i_n_505;
  wire vivado_system_i_n_506;
  wire vivado_system_i_n_507;
  wire vivado_system_i_n_508;
  wire vivado_system_i_n_509;
  wire vivado_system_i_n_510;
  wire vivado_system_i_n_511;
  wire vivado_system_i_n_512;
  wire vivado_system_i_n_513;
  wire vivado_system_i_n_514;
  wire vivado_system_i_n_515;
  wire vivado_system_i_n_516;
  wire vivado_system_i_n_517;
  wire vivado_system_i_n_518;
  wire vivado_system_i_n_519;
  wire vivado_system_i_n_520;
  wire vivado_system_i_n_521;
  wire vivado_system_i_n_522;
  wire vivado_system_i_n_523;
  wire vivado_system_i_n_524;
  wire [1:0]xillybus_M_AXI_bresp;
  wire [63:0]xillybus_M_AXI_rdata;
  wire [1:0]xillybus_M_AXI_rresp;
  wire [31:0]xillybus_S_AXI_araddr;
  wire [31:0]xillybus_S_AXI_awaddr;
  wire [31:0]xillybus_S_AXI_wdata;
  wire [3:0]xillybus_S_AXI_wstrb;
  wire NLW_vivado_system_i_DDR_ck_p_UNCONNECTED;
  wire NLW_vivado_system_i_USBIND_0_vbus_pwrselect_UNCONNECTED;
  wire [1:0]NLW_vivado_system_i_USBIND_0_port_indctl_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    i_100
       (.I0(GPIO_0_tri_t[55]),
        .O(p_1_out));
  LUT1 #(
    .INIT(2'h1)) 
    i_101
       (.I0(GPIO_0_tri_t[54]),
        .O(n_0_101));
  LUT1 #(
    .INIT(2'h1)) 
    i_102
       (.I0(GPIO_0_tri_t[53]),
        .O(n_0_102));
  LUT1 #(
    .INIT(2'h1)) 
    i_103
       (.I0(GPIO_0_tri_t[52]),
        .O(n_0_103));
  LUT1 #(
    .INIT(2'h1)) 
    i_104
       (.I0(GPIO_0_tri_t[51]),
        .O(n_0_104));
  LUT1 #(
    .INIT(2'h1)) 
    i_105
       (.I0(GPIO_0_tri_t[50]),
        .O(n_0_105));
  LUT1 #(
    .INIT(2'h1)) 
    i_106
       (.I0(GPIO_0_tri_t[49]),
        .O(n_0_106));
  LUT1 #(
    .INIT(2'h1)) 
    i_107
       (.I0(GPIO_0_tri_t[48]),
        .O(n_0_107));
  LUT1 #(
    .INIT(2'h1)) 
    i_108
       (.I0(GPIO_0_tri_t[47]),
        .O(n_0_108));
  LUT1 #(
    .INIT(2'h1)) 
    i_109
       (.I0(GPIO_0_tri_t[46]),
        .O(n_0_109));
  LUT1 #(
    .INIT(2'h1)) 
    i_110
       (.I0(GPIO_0_tri_t[45]),
        .O(n_0_110));
  LUT1 #(
    .INIT(2'h1)) 
    i_111
       (.I0(GPIO_0_tri_t[44]),
        .O(n_0_111));
  LUT1 #(
    .INIT(2'h1)) 
    i_112
       (.I0(GPIO_0_tri_t[43]),
        .O(n_0_112));
  LUT1 #(
    .INIT(2'h1)) 
    i_113
       (.I0(GPIO_0_tri_t[42]),
        .O(n_0_113));
  LUT1 #(
    .INIT(2'h1)) 
    i_114
       (.I0(GPIO_0_tri_t[41]),
        .O(n_0_114));
  LUT1 #(
    .INIT(2'h1)) 
    i_115
       (.I0(GPIO_0_tri_t[40]),
        .O(n_0_115));
  LUT1 #(
    .INIT(2'h1)) 
    i_116
       (.I0(GPIO_0_tri_t[39]),
        .O(n_0_116));
  LUT1 #(
    .INIT(2'h1)) 
    i_117
       (.I0(GPIO_0_tri_t[38]),
        .O(n_0_117));
  LUT1 #(
    .INIT(2'h1)) 
    i_118
       (.I0(GPIO_0_tri_t[37]),
        .O(n_0_118));
  LUT1 #(
    .INIT(2'h1)) 
    i_119
       (.I0(GPIO_0_tri_t[36]),
        .O(n_0_119));
  LUT1 #(
    .INIT(2'h1)) 
    i_120
       (.I0(GPIO_0_tri_t[35]),
        .O(n_0_120));
  LUT1 #(
    .INIT(2'h1)) 
    i_121
       (.I0(GPIO_0_tri_t[34]),
        .O(n_0_121));
  LUT1 #(
    .INIT(2'h1)) 
    i_122
       (.I0(GPIO_0_tri_t[33]),
        .O(n_0_122));
  LUT1 #(
    .INIT(2'h1)) 
    i_123
       (.I0(GPIO_0_tri_t[32]),
        .O(n_0_123));
  LUT1 #(
    .INIT(2'h1)) 
    i_124
       (.I0(GPIO_0_tri_t[31]),
        .O(n_0_124));
  LUT1 #(
    .INIT(2'h1)) 
    i_125
       (.I0(GPIO_0_tri_t[30]),
        .O(n_0_125));
  LUT1 #(
    .INIT(2'h1)) 
    i_126
       (.I0(GPIO_0_tri_t[29]),
        .O(n_0_126));
  LUT1 #(
    .INIT(2'h1)) 
    i_127
       (.I0(GPIO_0_tri_t[28]),
        .O(n_0_127));
  LUT1 #(
    .INIT(2'h1)) 
    i_128
       (.I0(GPIO_0_tri_t[27]),
        .O(n_0_128));
  LUT1 #(
    .INIT(2'h1)) 
    i_129
       (.I0(GPIO_0_tri_t[26]),
        .O(n_0_129));
  LUT1 #(
    .INIT(2'h1)) 
    i_130
       (.I0(GPIO_0_tri_t[25]),
        .O(n_0_130));
  LUT1 #(
    .INIT(2'h1)) 
    i_131
       (.I0(GPIO_0_tri_t[24]),
        .O(n_0_131));
  LUT1 #(
    .INIT(2'h1)) 
    i_132
       (.I0(GPIO_0_tri_t[23]),
        .O(n_0_132));
  LUT1 #(
    .INIT(2'h1)) 
    i_133
       (.I0(GPIO_0_tri_t[22]),
        .O(n_0_133));
  LUT1 #(
    .INIT(2'h1)) 
    i_135
       (.I0(GPIO_0_tri_t[21]),
        .O(n_0_135));
  LUT1 #(
    .INIT(2'h1)) 
    i_136
       (.I0(GPIO_0_tri_t[20]),
        .O(n_0_136));
  LUT1 #(
    .INIT(2'h1)) 
    i_137
       (.I0(GPIO_0_tri_t[19]),
        .O(n_0_137));
  LUT1 #(
    .INIT(2'h1)) 
    i_138
       (.I0(GPIO_0_tri_t[18]),
        .O(n_0_138));
  LUT1 #(
    .INIT(2'h1)) 
    i_139
       (.I0(GPIO_0_tri_t[17]),
        .O(n_0_139));
  LUT1 #(
    .INIT(2'h1)) 
    i_140
       (.I0(GPIO_0_tri_t[16]),
        .O(n_0_140));
  LUT1 #(
    .INIT(2'h1)) 
    i_141
       (.I0(GPIO_0_tri_t[15]),
        .O(n_0_141));
  LUT1 #(
    .INIT(2'h1)) 
    i_142
       (.I0(GPIO_0_tri_t[14]),
        .O(n_0_142));
  LUT1 #(
    .INIT(2'h1)) 
    i_143
       (.I0(GPIO_0_tri_t[13]),
        .O(n_0_143));
  LUT1 #(
    .INIT(2'h1)) 
    i_144
       (.I0(GPIO_0_tri_t[12]),
        .O(n_0_144));
  LUT1 #(
    .INIT(2'h1)) 
    i_145
       (.I0(GPIO_0_tri_t[11]),
        .O(n_0_145));
  LUT1 #(
    .INIT(2'h1)) 
    i_146
       (.I0(GPIO_0_tri_t[10]),
        .O(n_0_146));
  LUT1 #(
    .INIT(2'h1)) 
    i_147
       (.I0(GPIO_0_tri_t[9]),
        .O(n_0_147));
  LUT1 #(
    .INIT(2'h1)) 
    i_148
       (.I0(GPIO_0_tri_t[8]),
        .O(n_0_148));
  LUT1 #(
    .INIT(2'h1)) 
    i_149
       (.I0(GPIO_0_tri_t[7]),
        .O(n_0_149));
  LUT1 #(
    .INIT(2'h1)) 
    i_150
       (.I0(GPIO_0_tri_t[6]),
        .O(n_0_150));
  LUT1 #(
    .INIT(2'h1)) 
    i_151
       (.I0(GPIO_0_tri_t[5]),
        .O(n_0_151));
  LUT1 #(
    .INIT(2'h1)) 
    i_152
       (.I0(GPIO_0_tri_t[4]),
        .O(n_0_152));
  LUT1 #(
    .INIT(2'h1)) 
    i_153
       (.I0(GPIO_0_tri_t[3]),
        .O(n_0_153));
  LUT1 #(
    .INIT(2'h1)) 
    i_154
       (.I0(GPIO_0_tri_t[2]),
        .O(n_0_154));
  LUT1 #(
    .INIT(2'h1)) 
    i_155
       (.I0(GPIO_0_tri_t[1]),
        .O(n_0_155));
  LUT1 #(
    .INIT(2'h1)) 
    i_156
       (.I0(GPIO_0_tri_t[0]),
        .O(n_0_156));
  (* CORE_GENERATION_INFO = "vivado_system,IP_Integrator,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=vivado_system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=13,numReposBlks=8,numNonXlnxBlks=3,numHierBlks=5,maxHierDepth=0,da_axi4_cnt=3,synth_mode=Global}" *) 
  (* HW_HANDOFF = "vivado_system.hwdef" *) 
  vivado_system vivado_system_i
       (.DDR_addr({vivado_system_i_n_395,vivado_system_i_n_396,vivado_system_i_n_397,vivado_system_i_n_398,vivado_system_i_n_399,vivado_system_i_n_400,vivado_system_i_n_401,vivado_system_i_n_402,vivado_system_i_n_403,vivado_system_i_n_404,vivado_system_i_n_405,vivado_system_i_n_406,vivado_system_i_n_407,vivado_system_i_n_408,vivado_system_i_n_409}),
        .DDR_ba({vivado_system_i_n_410,vivado_system_i_n_411,vivado_system_i_n_412}),
        .DDR_cas_n(vivado_system_i_n_413),
        .DDR_ck_n(vivado_system_i_n_414),
        .DDR_ck_p(NLW_vivado_system_i_DDR_ck_p_UNCONNECTED),
        .DDR_cke(vivado_system_i_n_416),
        .DDR_cs_n(vivado_system_i_n_417),
        .DDR_dm({vivado_system_i_n_418,vivado_system_i_n_419,vivado_system_i_n_420,vivado_system_i_n_421}),
        .DDR_dq({vivado_system_i_n_422,vivado_system_i_n_423,vivado_system_i_n_424,vivado_system_i_n_425,vivado_system_i_n_426,vivado_system_i_n_427,vivado_system_i_n_428,vivado_system_i_n_429,vivado_system_i_n_430,vivado_system_i_n_431,vivado_system_i_n_432,vivado_system_i_n_433,vivado_system_i_n_434,vivado_system_i_n_435,vivado_system_i_n_436,vivado_system_i_n_437,vivado_system_i_n_438,vivado_system_i_n_439,vivado_system_i_n_440,vivado_system_i_n_441,vivado_system_i_n_442,vivado_system_i_n_443,vivado_system_i_n_444,vivado_system_i_n_445,vivado_system_i_n_446,vivado_system_i_n_447,vivado_system_i_n_448,vivado_system_i_n_449,vivado_system_i_n_450,vivado_system_i_n_451,vivado_system_i_n_452,vivado_system_i_n_453}),
        .DDR_dqs_n({vivado_system_i_n_454,vivado_system_i_n_455,vivado_system_i_n_456,vivado_system_i_n_457}),
        .DDR_dqs_p({vivado_system_i_n_458,vivado_system_i_n_459,vivado_system_i_n_460,vivado_system_i_n_461}),
        .DDR_odt(vivado_system_i_n_462),
        .DDR_ras_n(vivado_system_i_n_463),
        .DDR_reset_n(vivado_system_i_n_464),
        .DDR_we_n(vivado_system_i_n_465),
        .FIXED_IO_ddr_vrn(vivado_system_i_n_466),
        .FIXED_IO_ddr_vrp(vivado_system_i_n_467),
        .FIXED_IO_mio({vivado_system_i_n_468,vivado_system_i_n_469,vivado_system_i_n_470,vivado_system_i_n_471,vivado_system_i_n_472,vivado_system_i_n_473,vivado_system_i_n_474,vivado_system_i_n_475,vivado_system_i_n_476,vivado_system_i_n_477,vivado_system_i_n_478,vivado_system_i_n_479,vivado_system_i_n_480,vivado_system_i_n_481,vivado_system_i_n_482,vivado_system_i_n_483,vivado_system_i_n_484,vivado_system_i_n_485,vivado_system_i_n_486,vivado_system_i_n_487,vivado_system_i_n_488,vivado_system_i_n_489,vivado_system_i_n_490,vivado_system_i_n_491,vivado_system_i_n_492,vivado_system_i_n_493,vivado_system_i_n_494,vivado_system_i_n_495,vivado_system_i_n_496,vivado_system_i_n_497,vivado_system_i_n_498,vivado_system_i_n_499,vivado_system_i_n_500,vivado_system_i_n_501,vivado_system_i_n_502,vivado_system_i_n_503,vivado_system_i_n_504,vivado_system_i_n_505,vivado_system_i_n_506,vivado_system_i_n_507,vivado_system_i_n_508,vivado_system_i_n_509,vivado_system_i_n_510,vivado_system_i_n_511,vivado_system_i_n_512,vivado_system_i_n_513,vivado_system_i_n_514,vivado_system_i_n_515,vivado_system_i_n_516,vivado_system_i_n_517,vivado_system_i_n_518,vivado_system_i_n_519,vivado_system_i_n_520,vivado_system_i_n_521}),
        .FIXED_IO_ps_clk(vivado_system_i_n_522),
        .FIXED_IO_ps_porb(vivado_system_i_n_523),
        .FIXED_IO_ps_srstb(vivado_system_i_n_524),
        .GPIO_0_tri_i(GPIO_0_tri_i),
        .GPIO_0_tri_o(GPIO_0_tri_o),
        .GPIO_0_tri_t(GPIO_0_tri_t),
        .USBIND_0_port_indctl(NLW_vivado_system_i_USBIND_0_port_indctl_UNCONNECTED[1:0]),
        .USBIND_0_vbus_pwrfault(USB0_VBUS_PWRFAULT),
        .USBIND_0_vbus_pwrselect(NLW_vivado_system_i_USBIND_0_vbus_pwrselect_UNCONNECTED),
        .clk_in(clk_100_IBUF_BUFG),
        .user_addr({vivado_system_i_n_115,vivado_system_i_n_116,vivado_system_i_n_117,vivado_system_i_n_118,vivado_system_i_n_119,vivado_system_i_n_120,vivado_system_i_n_121,vivado_system_i_n_122,vivado_system_i_n_123,vivado_system_i_n_124,vivado_system_i_n_125,vivado_system_i_n_126,vivado_system_i_n_127,vivado_system_i_n_128,vivado_system_i_n_129,vivado_system_i_n_130,vivado_system_i_n_131,vivado_system_i_n_132,vivado_system_i_n_133,vivado_system_i_n_134,vivado_system_i_n_135,vivado_system_i_n_136,vivado_system_i_n_137,vivado_system_i_n_138,vivado_system_i_n_139,vivado_system_i_n_140,vivado_system_i_n_141,vivado_system_i_n_142,vivado_system_i_n_143,vivado_system_i_n_144,vivado_system_i_n_145,vivado_system_i_n_146}),
        .user_clk(vivado_system_i_n_147),
        .user_irq(1'b0),
        .user_rd_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .user_rden(vivado_system_i_n_148),
        .user_wr_data({vivado_system_i_n_149,vivado_system_i_n_150,vivado_system_i_n_151,vivado_system_i_n_152,vivado_system_i_n_153,vivado_system_i_n_154,vivado_system_i_n_155,vivado_system_i_n_156,vivado_system_i_n_157,vivado_system_i_n_158,vivado_system_i_n_159,vivado_system_i_n_160,vivado_system_i_n_161,vivado_system_i_n_162,vivado_system_i_n_163,vivado_system_i_n_164,vivado_system_i_n_165,vivado_system_i_n_166,vivado_system_i_n_167,vivado_system_i_n_168,vivado_system_i_n_169,vivado_system_i_n_170,vivado_system_i_n_171,vivado_system_i_n_172,vivado_system_i_n_173,vivado_system_i_n_174,vivado_system_i_n_175,vivado_system_i_n_176,vivado_system_i_n_177,vivado_system_i_n_178,vivado_system_i_n_179,vivado_system_i_n_180}),
        .user_wren(vivado_system_i_n_181),
        .user_wstrb({vivado_system_i_n_182,vivado_system_i_n_183,vivado_system_i_n_184,vivado_system_i_n_185}),
        .vga_blue({D[5:2],vivado_system_i_n_190,vivado_system_i_n_191,vivado_system_i_n_192,vivado_system_i_n_193}),
        .vga_clk(vga_clk),
        .vga_de(vivado_system_i_n_195),
        .vga_green({D[9:6],vivado_system_i_n_200,vivado_system_i_n_201,vivado_system_i_n_202,vivado_system_i_n_203}),
        .vga_hsync(D[1]),
        .vga_red({D[13:10],vivado_system_i_n_209,vivado_system_i_n_210,vivado_system_i_n_211,vivado_system_i_n_212}),
        .vga_vsync(D[0]),
        .xillybus_M_AXI_araddr(M_AXI_ACP_ARADDR_w),
        .xillybus_M_AXI_arburst(M_AXI_ACP_ARBURST_w),
        .xillybus_M_AXI_arcache(M_AXI_ACP_ARCACHE_w),
        .xillybus_M_AXI_arlen(M_AXI_ACP_ARLEN_w),
        .xillybus_M_AXI_arprot(M_AXI_ACP_ARPROT_w),
        .xillybus_M_AXI_arready(M_AXI_ACP_ARREADY),
        .xillybus_M_AXI_arsize(M_AXI_ACP_ARSIZE_w),
        .xillybus_M_AXI_arvalid(M_AXI_ACP_ARVALID),
        .xillybus_M_AXI_awaddr(M_AXI_ACP_AWADDR_w),
        .xillybus_M_AXI_awburst(M_AXI_ACP_AWBURST_w),
        .xillybus_M_AXI_awcache(M_AXI_ACP_AWCACHE_w),
        .xillybus_M_AXI_awlen(M_AXI_ACP_AWLEN_w),
        .xillybus_M_AXI_awprot(M_AXI_ACP_AWPROT_w),
        .xillybus_M_AXI_awready(M_AXI_ACP_AWREADY),
        .xillybus_M_AXI_awsize(M_AXI_ACP_AWSIZE_w),
        .xillybus_M_AXI_awvalid(M_AXI_ACP_AWVALID),
        .xillybus_M_AXI_bready(M_AXI_ACP_BREADY),
        .xillybus_M_AXI_bresp(xillybus_M_AXI_bresp),
        .xillybus_M_AXI_bvalid(M_AXI_ACP_BVALID),
        .xillybus_M_AXI_rdata(xillybus_M_AXI_rdata),
        .xillybus_M_AXI_rlast(M_AXI_ACP_RLAST),
        .xillybus_M_AXI_rready(M_AXI_ACP_RREADY),
        .xillybus_M_AXI_rresp(xillybus_M_AXI_rresp),
        .xillybus_M_AXI_rvalid(M_AXI_ACP_RVALID),
        .xillybus_M_AXI_wdata(M_AXI_ACP_WDATA_w),
        .xillybus_M_AXI_wlast(M_AXI_ACP_WLAST),
        .xillybus_M_AXI_wready(M_AXI_ACP_WREADY),
        .xillybus_M_AXI_wstrb(M_AXI_ACP_WSTRB_w),
        .xillybus_M_AXI_wvalid(M_AXI_ACP_WVALID),
        .xillybus_S_AXI_araddr(xillybus_S_AXI_araddr),
        .xillybus_S_AXI_arready(S_AXI_ARREADY),
        .xillybus_S_AXI_arvalid(S_AXI_ARVALID),
        .xillybus_S_AXI_awaddr(xillybus_S_AXI_awaddr),
        .xillybus_S_AXI_awready(S_AXI_AWREADY),
        .xillybus_S_AXI_awvalid(S_AXI_AWVALID),
        .xillybus_S_AXI_bready(S_AXI_BREADY),
        .xillybus_S_AXI_bresp(S_AXI_BRESP_w),
        .xillybus_S_AXI_bvalid(S_AXI_BVALID),
        .xillybus_S_AXI_rdata(S_AXI_RDATA_w),
        .xillybus_S_AXI_rready(S_AXI_RREADY),
        .xillybus_S_AXI_rresp(S_AXI_RRESP_w),
        .xillybus_S_AXI_rvalid(S_AXI_RVALID),
        .xillybus_S_AXI_wdata(xillybus_S_AXI_wdata),
        .xillybus_S_AXI_wready(S_AXI_WREADY),
        .xillybus_S_AXI_wstrb(xillybus_S_AXI_wstrb),
        .xillybus_S_AXI_wvalid(S_AXI_WVALID),
        .xillybus_bus_clk(bus_clk),
        .xillybus_bus_rst_n(bus_rst_n),
        .xillybus_host_interrupt(host_interrupt));
  LUT1 #(
    .INIT(2'h1)) 
    vivado_system_i_i_1
       (.I0(otg_oc_IBUF),
        .O(USB0_VBUS_PWRFAULT));
endmodule

module upcnt_n
   (D,
    Q,
    seq_cnt_en,
    seq_clr,
    slowest_sync_clk);
  output [0:0]D;
  output [2:0]Q;
  input seq_cnt_en;
  input seq_clr;
  input slowest_sync_clk;

  wire [0:0]D;
  wire [2:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire \q_int_reg_n_0_[0] ;
  wire \q_int_reg_n_0_[1] ;
  wire \q_int_reg_n_0_[2] ;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0210)) 
    \core_dec[1]_i_1 
       (.I0(\q_int_reg_n_0_[0] ),
        .I1(\q_int_reg_n_0_[1] ),
        .I2(\q_int_reg_n_0_[2] ),
        .I3(seq_cnt_en),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(\q_int_reg_n_0_[0] ),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(\q_int_reg_n_0_[0] ),
        .I1(\q_int_reg_n_0_[1] ),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(\q_int_reg_n_0_[0] ),
        .I1(\q_int_reg_n_0_[1] ),
        .I2(\q_int_reg_n_0_[2] ),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(\q_int_reg_n_0_[1] ),
        .I1(\q_int_reg_n_0_[0] ),
        .I2(\q_int_reg_n_0_[2] ),
        .I3(Q[0]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(\q_int_reg_n_0_[2] ),
        .I1(\q_int_reg_n_0_[0] ),
        .I2(\q_int_reg_n_0_[1] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[0]),
        .I1(\q_int_reg_n_0_[1] ),
        .I2(\q_int_reg_n_0_[0] ),
        .I3(\q_int_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(\q_int_reg_n_0_[0] ),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(\q_int_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(\q_int_reg_n_0_[2] ),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[2]),
        .R(clear));
endmodule

(* X_CORE_INFO = "fifo_generator_v12_0,Vivado 2015.1" *) 
module vga_fifo_lib_work
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    prog_full);
  input rst;
  input wr_clk;
  input rd_clk;
  input [35:0]din;
  input wr_en;
  input rd_en;
  output [35:0]dout;
  output full;
  output empty;
  output prog_full;


endmodule

module vga_fifo_lib_xillyvga_core_lib
   (rst,
    wr_clk,
    rd_clk,
    wr_en,
    rd_en,
    full,
    empty,
    prog_full,
    din,
    dout);
  input rst;
  input wr_clk;
  input rd_clk;
  input wr_en;
  input rd_en;
  output full;
  output empty;
  output prog_full;
  input [35:0]din;
  output [35:0]dout;


endmodule

(* CORE_GENERATION_INFO = "vivado_system,IP_Integrator,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=vivado_system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=13,numReposBlks=8,numNonXlnxBlks=3,numHierBlks=5,maxHierDepth=0,da_axi4_cnt=3,synth_mode=Global}" *) (* HW_HANDOFF = "vivado_system.hwdef" *) 
module vivado_system
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    GPIO_0_tri_i,
    GPIO_0_tri_o,
    GPIO_0_tri_t,
    USBIND_0_port_indctl,
    USBIND_0_vbus_pwrfault,
    USBIND_0_vbus_pwrselect,
    clk_in,
    user_addr,
    user_clk,
    user_irq,
    user_rd_data,
    user_rden,
    user_wr_data,
    user_wren,
    user_wstrb,
    vga_blue,
    vga_clk,
    vga_de,
    vga_green,
    vga_hsync,
    vga_red,
    vga_vsync,
    xillybus_M_AXI_araddr,
    xillybus_M_AXI_arburst,
    xillybus_M_AXI_arcache,
    xillybus_M_AXI_arlen,
    xillybus_M_AXI_arprot,
    xillybus_M_AXI_arready,
    xillybus_M_AXI_arsize,
    xillybus_M_AXI_arvalid,
    xillybus_M_AXI_awaddr,
    xillybus_M_AXI_awburst,
    xillybus_M_AXI_awcache,
    xillybus_M_AXI_awlen,
    xillybus_M_AXI_awprot,
    xillybus_M_AXI_awready,
    xillybus_M_AXI_awsize,
    xillybus_M_AXI_awvalid,
    xillybus_M_AXI_bready,
    xillybus_M_AXI_bresp,
    xillybus_M_AXI_bvalid,
    xillybus_M_AXI_rdata,
    xillybus_M_AXI_rlast,
    xillybus_M_AXI_rready,
    xillybus_M_AXI_rresp,
    xillybus_M_AXI_rvalid,
    xillybus_M_AXI_wdata,
    xillybus_M_AXI_wlast,
    xillybus_M_AXI_wready,
    xillybus_M_AXI_wstrb,
    xillybus_M_AXI_wvalid,
    xillybus_S_AXI_araddr,
    xillybus_S_AXI_arready,
    xillybus_S_AXI_arvalid,
    xillybus_S_AXI_awaddr,
    xillybus_S_AXI_awready,
    xillybus_S_AXI_awvalid,
    xillybus_S_AXI_bready,
    xillybus_S_AXI_bresp,
    xillybus_S_AXI_bvalid,
    xillybus_S_AXI_rdata,
    xillybus_S_AXI_rready,
    xillybus_S_AXI_rresp,
    xillybus_S_AXI_rvalid,
    xillybus_S_AXI_wdata,
    xillybus_S_AXI_wready,
    xillybus_S_AXI_wstrb,
    xillybus_S_AXI_wvalid,
    xillybus_bus_clk,
    xillybus_bus_rst_n,
    xillybus_host_interrupt);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  input [55:0]GPIO_0_tri_i;
  output [55:0]GPIO_0_tri_o;
  output [55:0]GPIO_0_tri_t;
  output [1:0]USBIND_0_port_indctl;
  input USBIND_0_vbus_pwrfault;
  output USBIND_0_vbus_pwrselect;
  input clk_in;
  output [31:0]user_addr;
  output user_clk;
  input user_irq;
  input [31:0]user_rd_data;
  output user_rden;
  output [31:0]user_wr_data;
  output user_wren;
  output [3:0]user_wstrb;
  output [7:0]vga_blue;
  output vga_clk;
  output vga_de;
  output [7:0]vga_green;
  output vga_hsync;
  output [7:0]vga_red;
  output vga_vsync;
  input [31:0]xillybus_M_AXI_araddr;
  input [1:0]xillybus_M_AXI_arburst;
  input [3:0]xillybus_M_AXI_arcache;
  input [3:0]xillybus_M_AXI_arlen;
  input [2:0]xillybus_M_AXI_arprot;
  output xillybus_M_AXI_arready;
  input [2:0]xillybus_M_AXI_arsize;
  input xillybus_M_AXI_arvalid;
  input [31:0]xillybus_M_AXI_awaddr;
  input [1:0]xillybus_M_AXI_awburst;
  input [3:0]xillybus_M_AXI_awcache;
  input [3:0]xillybus_M_AXI_awlen;
  input [2:0]xillybus_M_AXI_awprot;
  output xillybus_M_AXI_awready;
  input [2:0]xillybus_M_AXI_awsize;
  input xillybus_M_AXI_awvalid;
  input xillybus_M_AXI_bready;
  output [1:0]xillybus_M_AXI_bresp;
  output xillybus_M_AXI_bvalid;
  output [63:0]xillybus_M_AXI_rdata;
  output xillybus_M_AXI_rlast;
  input xillybus_M_AXI_rready;
  output [1:0]xillybus_M_AXI_rresp;
  output xillybus_M_AXI_rvalid;
  input [63:0]xillybus_M_AXI_wdata;
  input xillybus_M_AXI_wlast;
  output xillybus_M_AXI_wready;
  input [7:0]xillybus_M_AXI_wstrb;
  input xillybus_M_AXI_wvalid;
  output [31:0]xillybus_S_AXI_araddr;
  input xillybus_S_AXI_arready;
  output xillybus_S_AXI_arvalid;
  output [31:0]xillybus_S_AXI_awaddr;
  input xillybus_S_AXI_awready;
  output xillybus_S_AXI_awvalid;
  output xillybus_S_AXI_bready;
  input [1:0]xillybus_S_AXI_bresp;
  input xillybus_S_AXI_bvalid;
  input [31:0]xillybus_S_AXI_rdata;
  output xillybus_S_AXI_rready;
  input [1:0]xillybus_S_AXI_rresp;
  input xillybus_S_AXI_rvalid;
  output [31:0]xillybus_S_AXI_wdata;
  input xillybus_S_AXI_wready;
  output [3:0]xillybus_S_AXI_wstrb;
  output xillybus_S_AXI_wvalid;
  output xillybus_bus_clk;
  output xillybus_bus_rst_n;
  input xillybus_host_interrupt;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [55:0]GPIO_0_tri_i;
  wire [55:0]GPIO_0_tri_o;
  wire [55:0]GPIO_0_tri_t;
  wire [1:0]USBIND_0_port_indctl;
  wire USBIND_0_vbus_pwrfault;
  wire USBIND_0_vbus_pwrselect;
  wire clk_in;
  wire processing_system7_0_FCLK_CLK1;
  wire processing_system7_0_FCLK_RESET1_N;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARQOS;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWQOS;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_WID;
  wire processing_system7_0_M_AXI_GP0_WLAST;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_ARADDR;
  wire processing_system7_0_axi_periph_M00_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M00_AXI_ARVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_AWADDR;
  wire processing_system7_0_axi_periph_M00_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M00_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M00_AXI_BRESP;
  wire processing_system7_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_RDATA;
  wire processing_system7_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M00_AXI_RRESP;
  wire processing_system7_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_WDATA;
  wire processing_system7_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M00_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M00_AXI_WVALID;
  wire [31:0]processing_system7_0_axi_periph_M01_AXI_ARADDR;
  wire processing_system7_0_axi_periph_M01_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M01_AXI_ARVALID;
  wire [31:0]processing_system7_0_axi_periph_M01_AXI_AWADDR;
  wire processing_system7_0_axi_periph_M01_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M01_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M01_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M01_AXI_BRESP;
  wire processing_system7_0_axi_periph_M01_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M01_AXI_RDATA;
  wire processing_system7_0_axi_periph_M01_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M01_AXI_RRESP;
  wire processing_system7_0_axi_periph_M01_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M01_AXI_WDATA;
  wire processing_system7_0_axi_periph_M01_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M01_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M01_AXI_WVALID;
  wire [31:0]processing_system7_0_axi_periph_M02_AXI_ARADDR;
  wire processing_system7_0_axi_periph_M02_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M02_AXI_ARVALID;
  wire [31:0]processing_system7_0_axi_periph_M02_AXI_AWADDR;
  wire processing_system7_0_axi_periph_M02_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M02_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M02_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M02_AXI_BRESP;
  wire processing_system7_0_axi_periph_M02_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M02_AXI_RDATA;
  wire processing_system7_0_axi_periph_M02_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M02_AXI_RRESP;
  wire processing_system7_0_axi_periph_M02_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M02_AXI_WDATA;
  wire processing_system7_0_axi_periph_M02_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M02_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M02_AXI_WVALID;
  wire rst_processing_system7_0_100M_interconnect_aresetn;
  wire rst_processing_system7_0_100M_peripheral_aresetn;
  wire [31:0]user_addr;
  wire user_clk;
  wire user_irq;
  wire [31:0]user_rd_data;
  wire user_rden;
  wire [31:0]user_wr_data;
  wire user_wren;
  wire [3:0]user_wstrb;
  wire [7:0]vga_blue;
  wire vga_clk;
  wire vga_de;
  wire [7:0]vga_green;
  wire vga_hsync;
  wire [7:0]vga_red;
  wire vga_vsync;
  wire [31:0]xillybus_M_AXI_araddr;
  wire [1:0]xillybus_M_AXI_arburst;
  wire [3:0]xillybus_M_AXI_arcache;
  wire [3:0]xillybus_M_AXI_arlen;
  wire [2:0]xillybus_M_AXI_arprot;
  wire xillybus_M_AXI_arready;
  wire [2:0]xillybus_M_AXI_arsize;
  wire xillybus_M_AXI_arvalid;
  wire [31:0]xillybus_M_AXI_awaddr;
  wire [1:0]xillybus_M_AXI_awburst;
  wire [3:0]xillybus_M_AXI_awcache;
  wire [3:0]xillybus_M_AXI_awlen;
  wire [2:0]xillybus_M_AXI_awprot;
  wire xillybus_M_AXI_awready;
  wire [2:0]xillybus_M_AXI_awsize;
  wire xillybus_M_AXI_awvalid;
  wire xillybus_M_AXI_bready;
  wire [1:0]xillybus_M_AXI_bresp;
  wire xillybus_M_AXI_bvalid;
  wire [63:0]xillybus_M_AXI_rdata;
  wire xillybus_M_AXI_rlast;
  wire xillybus_M_AXI_rready;
  wire [1:0]xillybus_M_AXI_rresp;
  wire xillybus_M_AXI_rvalid;
  wire [63:0]xillybus_M_AXI_wdata;
  wire xillybus_M_AXI_wlast;
  wire xillybus_M_AXI_wready;
  wire [7:0]xillybus_M_AXI_wstrb;
  wire xillybus_M_AXI_wvalid;
  wire [31:0]xillybus_S_AXI_araddr;
  wire xillybus_S_AXI_arready;
  wire xillybus_S_AXI_arvalid;
  wire [31:0]xillybus_S_AXI_awaddr;
  wire xillybus_S_AXI_awready;
  wire xillybus_S_AXI_awvalid;
  wire xillybus_S_AXI_bready;
  wire [1:0]xillybus_S_AXI_bresp;
  wire xillybus_S_AXI_bvalid;
  wire [31:0]xillybus_S_AXI_rdata;
  wire xillybus_S_AXI_rready;
  wire [1:0]xillybus_S_AXI_rresp;
  wire xillybus_S_AXI_rvalid;
  wire [31:0]xillybus_S_AXI_wdata;
  wire xillybus_S_AXI_wready;
  wire [3:0]xillybus_S_AXI_wstrb;
  wire xillybus_S_AXI_wvalid;
  wire xillybus_bus_clk;
  wire xillybus_bus_rst_n;
  wire xillybus_host_interrupt;
  wire xillybus_ip_0_Interrupt;
  wire [31:0]xillybus_ip_0_m_axi_ARADDR;
  wire [1:0]xillybus_ip_0_m_axi_ARBURST;
  wire [3:0]xillybus_ip_0_m_axi_ARCACHE;
  wire [3:0]xillybus_ip_0_m_axi_ARLEN;
  wire [2:0]xillybus_ip_0_m_axi_ARPROT;
  wire xillybus_ip_0_m_axi_ARREADY;
  wire [2:0]xillybus_ip_0_m_axi_ARSIZE;
  wire xillybus_ip_0_m_axi_ARVALID;
  wire [31:0]xillybus_ip_0_m_axi_AWADDR;
  wire [1:0]xillybus_ip_0_m_axi_AWBURST;
  wire [3:0]xillybus_ip_0_m_axi_AWCACHE;
  wire [3:0]xillybus_ip_0_m_axi_AWLEN;
  wire [2:0]xillybus_ip_0_m_axi_AWPROT;
  wire xillybus_ip_0_m_axi_AWREADY;
  wire [2:0]xillybus_ip_0_m_axi_AWSIZE;
  wire xillybus_ip_0_m_axi_AWVALID;
  wire xillybus_ip_0_m_axi_BREADY;
  wire [1:0]xillybus_ip_0_m_axi_BRESP;
  wire xillybus_ip_0_m_axi_BVALID;
  wire [63:0]xillybus_ip_0_m_axi_RDATA;
  wire xillybus_ip_0_m_axi_RLAST;
  wire xillybus_ip_0_m_axi_RREADY;
  wire [1:0]xillybus_ip_0_m_axi_RRESP;
  wire xillybus_ip_0_m_axi_RVALID;
  wire [63:0]xillybus_ip_0_m_axi_WDATA;
  wire xillybus_ip_0_m_axi_WLAST;
  wire xillybus_ip_0_m_axi_WREADY;
  wire [7:0]xillybus_ip_0_m_axi_WSTRB;
  wire xillybus_ip_0_m_axi_WVALID;
  wire xillybus_lite_0_host_interrupt;
  wire [31:0]xillyvga_0_m_axi_ARADDR;
  wire [1:0]xillyvga_0_m_axi_ARBURST;
  wire [3:0]xillyvga_0_m_axi_ARCACHE;
  wire [3:0]xillyvga_0_m_axi_ARLEN;
  wire [2:0]xillyvga_0_m_axi_ARPROT;
  wire xillyvga_0_m_axi_ARREADY;
  wire [2:0]xillyvga_0_m_axi_ARSIZE;
  wire xillyvga_0_m_axi_ARVALID;
  wire [31:0]xillyvga_0_m_axi_AWADDR;
  wire [1:0]xillyvga_0_m_axi_AWBURST;
  wire [3:0]xillyvga_0_m_axi_AWCACHE;
  wire [3:0]xillyvga_0_m_axi_AWLEN;
  wire [2:0]xillyvga_0_m_axi_AWPROT;
  wire xillyvga_0_m_axi_AWREADY;
  wire [2:0]xillyvga_0_m_axi_AWSIZE;
  wire xillyvga_0_m_axi_AWVALID;
  wire xillyvga_0_m_axi_BREADY;
  wire [1:0]xillyvga_0_m_axi_BRESP;
  wire xillyvga_0_m_axi_BVALID;
  wire [31:0]xillyvga_0_m_axi_RDATA;
  wire xillyvga_0_m_axi_RLAST;
  wire xillyvga_0_m_axi_RREADY;
  wire [1:0]xillyvga_0_m_axi_RRESP;
  wire xillyvga_0_m_axi_RVALID;
  wire [31:0]xillyvga_0_m_axi_WDATA;
  wire xillyvga_0_m_axi_WLAST;
  wire xillyvga_0_m_axi_WREADY;
  wire [3:0]xillyvga_0_m_axi_WSTRB;
  wire xillyvga_0_m_axi_WVALID;
  wire [15:0]xlconcat_0_dout;
  wire NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_SOF_TX_UNCONNECTED;
  wire [2:0]NLW_processing_system7_0_S_AXI_ACP_BID_UNCONNECTED;
  wire [2:0]NLW_processing_system7_0_S_AXI_ACP_RID_UNCONNECTED;
  wire [5:0]NLW_processing_system7_0_S_AXI_HP2_BID_UNCONNECTED;
  wire [2:0]NLW_processing_system7_0_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_processing_system7_0_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [5:0]NLW_processing_system7_0_S_AXI_HP2_RID_UNCONNECTED;
  wire [5:0]NLW_processing_system7_0_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_processing_system7_0_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire NLW_rst_processing_system7_0_100M_mb_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_100M_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_100M_peripheral_reset_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "vivado_system_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) 
  (* CORE_GENERATION_INFO = "vivado_system_processing_system7_0_0,processing_system7_v5_5_processing_system7,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=processing_system7,x_ipVersion=5.5,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_EN_EMIO_PJTAG=0,C_EN_EMIO_ENET0=0,C_EN_EMIO_ENET1=0,C_EN_EMIO_TRACE=0,C_INCLUDE_TRACE_BUFFER=0,C_TRACE_BUFFER_FIFO_SIZE=128,USE_TRACE_DATA_EDGE_DETECTOR=0,C_TRACE_PIPELINE_WIDTH=8,C_TRACE_BUFFER_CLOCK_DELAY=12,C_EMIO_GPIO_WIDTH=56,C_INCLUDE_ACP_TRANS_CHECK=0,C_USE_DEFAULT_ACP_USER_VAL=1,C_S_AXI_ACP_ARUSER_VAL=31,C_S_AXI_ACP_AWUSER_VAL=31,C_M_AXI_GP0_ID_WIDTH=12,C_M_AXI_GP0_ENABLE_STATIC_REMAP=0,C_M_AXI_GP1_ID_WIDTH=12,C_M_AXI_GP1_ENABLE_STATIC_REMAP=0,C_S_AXI_GP0_ID_WIDTH=6,C_S_AXI_GP1_ID_WIDTH=6,C_S_AXI_ACP_ID_WIDTH=3,C_S_AXI_HP0_ID_WIDTH=6,C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_ID_WIDTH=6,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_ID_WIDTH=6,C_S_AXI_HP2_DATA_WIDTH=32,C_S_AXI_HP3_ID_WIDTH=6,C_S_AXI_HP3_DATA_WIDTH=64,C_M_AXI_GP0_THREAD_ID_WIDTH=12,C_M_AXI_GP1_THREAD_ID_WIDTH=12,C_NUM_F2P_INTR_INPUTS=16,C_IRQ_F2P_MODE=DIRECT,C_DQ_WIDTH=32,C_DQS_WIDTH=4,C_DM_WIDTH=4,C_MIO_PRIMITIVE=54,C_TRACE_INTERNAL_WIDTH=2,C_USE_AXI_NONSECURE=0,C_USE_M_AXI_GP0=1,C_USE_M_AXI_GP1=0,C_USE_S_AXI_GP0=0,C_USE_S_AXI_HP0=0,C_USE_S_AXI_HP1=0,C_USE_S_AXI_HP2=1,C_USE_S_AXI_HP3=0,C_USE_S_AXI_ACP=1,C_PS7_SI_REV=PRODUCTION,C_FCLK_CLK0_BUF=false,C_FCLK_CLK1_BUF=true,C_FCLK_CLK2_BUF=false,C_FCLK_CLK3_BUF=false,C_PACKAGE_NAME=clg484}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2015.1" *) 
  vivado_system_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .ENET0_PTP_DELAY_REQ_RX(NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_processing_system7_0_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_processing_system7_0_ENET0_SOF_TX_UNCONNECTED),
        .FCLK_CLK1(processing_system7_0_FCLK_CLK1),
        .FCLK_RESET1_N(processing_system7_0_FCLK_RESET1_N),
        .GPIO_I(GPIO_0_tri_i),
        .GPIO_O(GPIO_0_tri_o),
        .GPIO_T(GPIO_0_tri_t),
        .IRQ_F2P(xlconcat_0_dout),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK1),
        .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .S_AXI_ACP_ACLK(processing_system7_0_FCLK_CLK1),
        .S_AXI_ACP_ARADDR(xillybus_ip_0_m_axi_ARADDR),
        .S_AXI_ACP_ARBURST(xillybus_ip_0_m_axi_ARBURST),
        .S_AXI_ACP_ARCACHE(xillybus_ip_0_m_axi_ARCACHE),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN(xillybus_ip_0_m_axi_ARLEN),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT(xillybus_ip_0_m_axi_ARPROT),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(xillybus_ip_0_m_axi_ARREADY),
        .S_AXI_ACP_ARSIZE(xillybus_ip_0_m_axi_ARSIZE),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(xillybus_ip_0_m_axi_ARVALID),
        .S_AXI_ACP_AWADDR(xillybus_ip_0_m_axi_AWADDR),
        .S_AXI_ACP_AWBURST(xillybus_ip_0_m_axi_AWBURST),
        .S_AXI_ACP_AWCACHE(xillybus_ip_0_m_axi_AWCACHE),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN(xillybus_ip_0_m_axi_AWLEN),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT(xillybus_ip_0_m_axi_AWPROT),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(xillybus_ip_0_m_axi_AWREADY),
        .S_AXI_ACP_AWSIZE(xillybus_ip_0_m_axi_AWSIZE),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(xillybus_ip_0_m_axi_AWVALID),
        .S_AXI_ACP_BID(NLW_processing_system7_0_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(xillybus_ip_0_m_axi_BREADY),
        .S_AXI_ACP_BRESP(xillybus_ip_0_m_axi_BRESP),
        .S_AXI_ACP_BVALID(xillybus_ip_0_m_axi_BVALID),
        .S_AXI_ACP_RDATA(xillybus_ip_0_m_axi_RDATA),
        .S_AXI_ACP_RID(NLW_processing_system7_0_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(xillybus_ip_0_m_axi_RLAST),
        .S_AXI_ACP_RREADY(xillybus_ip_0_m_axi_RREADY),
        .S_AXI_ACP_RRESP(xillybus_ip_0_m_axi_RRESP),
        .S_AXI_ACP_RVALID(xillybus_ip_0_m_axi_RVALID),
        .S_AXI_ACP_WDATA(xillybus_ip_0_m_axi_WDATA),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(xillybus_ip_0_m_axi_WLAST),
        .S_AXI_ACP_WREADY(xillybus_ip_0_m_axi_WREADY),
        .S_AXI_ACP_WSTRB(xillybus_ip_0_m_axi_WSTRB),
        .S_AXI_ACP_WVALID(xillybus_ip_0_m_axi_WVALID),
        .S_AXI_HP2_ACLK(processing_system7_0_FCLK_CLK1),
        .S_AXI_HP2_ARADDR(xillyvga_0_m_axi_ARADDR),
        .S_AXI_HP2_ARBURST(xillyvga_0_m_axi_ARBURST),
        .S_AXI_HP2_ARCACHE(xillyvga_0_m_axi_ARCACHE),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN(xillyvga_0_m_axi_ARLEN),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT(xillyvga_0_m_axi_ARPROT),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(xillyvga_0_m_axi_ARREADY),
        .S_AXI_HP2_ARSIZE(xillyvga_0_m_axi_ARSIZE),
        .S_AXI_HP2_ARVALID(xillyvga_0_m_axi_ARVALID),
        .S_AXI_HP2_AWADDR(xillyvga_0_m_axi_AWADDR),
        .S_AXI_HP2_AWBURST(xillyvga_0_m_axi_AWBURST),
        .S_AXI_HP2_AWCACHE(xillyvga_0_m_axi_AWCACHE),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN(xillyvga_0_m_axi_AWLEN),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT(xillyvga_0_m_axi_AWPROT),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(xillyvga_0_m_axi_AWREADY),
        .S_AXI_HP2_AWSIZE(xillyvga_0_m_axi_AWSIZE),
        .S_AXI_HP2_AWVALID(xillyvga_0_m_axi_AWVALID),
        .S_AXI_HP2_BID(NLW_processing_system7_0_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(xillyvga_0_m_axi_BREADY),
        .S_AXI_HP2_BRESP(xillyvga_0_m_axi_BRESP),
        .S_AXI_HP2_BVALID(xillyvga_0_m_axi_BVALID),
        .S_AXI_HP2_RACOUNT(NLW_processing_system7_0_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_processing_system7_0_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(xillyvga_0_m_axi_RDATA),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_processing_system7_0_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(xillyvga_0_m_axi_RLAST),
        .S_AXI_HP2_RREADY(xillyvga_0_m_axi_RREADY),
        .S_AXI_HP2_RRESP(xillyvga_0_m_axi_RRESP),
        .S_AXI_HP2_RVALID(xillyvga_0_m_axi_RVALID),
        .S_AXI_HP2_WACOUNT(NLW_processing_system7_0_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_processing_system7_0_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA(xillyvga_0_m_axi_WDATA),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(xillyvga_0_m_axi_WLAST),
        .S_AXI_HP2_WREADY(xillyvga_0_m_axi_WREADY),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB(xillyvga_0_m_axi_WSTRB),
        .S_AXI_HP2_WVALID(xillyvga_0_m_axi_WVALID),
        .USB0_PORT_INDCTL(USBIND_0_port_indctl),
        .USB0_VBUS_PWRFAULT(USBIND_0_vbus_pwrfault),
        .USB0_VBUS_PWRSELECT(USBIND_0_vbus_pwrselect));
  vivado_system_processing_system7_0_axi_periph_0 processing_system7_0_axi_periph
       (.ACLK(processing_system7_0_FCLK_CLK1),
        .ARESETN(rst_processing_system7_0_100M_interconnect_aresetn),
        .M00_ACLK(processing_system7_0_FCLK_CLK1),
        .M00_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M00_AXI_araddr(processing_system7_0_axi_periph_M00_AXI_ARADDR),
        .M00_AXI_arready(processing_system7_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(processing_system7_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr(processing_system7_0_axi_periph_M00_AXI_AWADDR),
        .M00_AXI_awready(processing_system7_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(processing_system7_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(processing_system7_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(processing_system7_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(processing_system7_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(processing_system7_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(processing_system7_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(processing_system7_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(processing_system7_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(processing_system7_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(processing_system7_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wstrb(processing_system7_0_axi_periph_M00_AXI_WSTRB),
        .M00_AXI_wvalid(processing_system7_0_axi_periph_M00_AXI_WVALID),
        .M01_ACLK(processing_system7_0_FCLK_CLK1),
        .M01_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M01_AXI_araddr(processing_system7_0_axi_periph_M01_AXI_ARADDR),
        .M01_AXI_arready(processing_system7_0_axi_periph_M01_AXI_ARREADY),
        .M01_AXI_arvalid(processing_system7_0_axi_periph_M01_AXI_ARVALID),
        .M01_AXI_awaddr(processing_system7_0_axi_periph_M01_AXI_AWADDR),
        .M01_AXI_awready(processing_system7_0_axi_periph_M01_AXI_AWREADY),
        .M01_AXI_awvalid(processing_system7_0_axi_periph_M01_AXI_AWVALID),
        .M01_AXI_bready(processing_system7_0_axi_periph_M01_AXI_BREADY),
        .M01_AXI_bresp(processing_system7_0_axi_periph_M01_AXI_BRESP),
        .M01_AXI_bvalid(processing_system7_0_axi_periph_M01_AXI_BVALID),
        .M01_AXI_rdata(processing_system7_0_axi_periph_M01_AXI_RDATA),
        .M01_AXI_rready(processing_system7_0_axi_periph_M01_AXI_RREADY),
        .M01_AXI_rresp(processing_system7_0_axi_periph_M01_AXI_RRESP),
        .M01_AXI_rvalid(processing_system7_0_axi_periph_M01_AXI_RVALID),
        .M01_AXI_wdata(processing_system7_0_axi_periph_M01_AXI_WDATA),
        .M01_AXI_wready(processing_system7_0_axi_periph_M01_AXI_WREADY),
        .M01_AXI_wstrb(processing_system7_0_axi_periph_M01_AXI_WSTRB),
        .M01_AXI_wvalid(processing_system7_0_axi_periph_M01_AXI_WVALID),
        .M02_ACLK(processing_system7_0_FCLK_CLK1),
        .M02_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M02_AXI_araddr(processing_system7_0_axi_periph_M02_AXI_ARADDR),
        .M02_AXI_arready(processing_system7_0_axi_periph_M02_AXI_ARREADY),
        .M02_AXI_arvalid(processing_system7_0_axi_periph_M02_AXI_ARVALID),
        .M02_AXI_awaddr(processing_system7_0_axi_periph_M02_AXI_AWADDR),
        .M02_AXI_awready(processing_system7_0_axi_periph_M02_AXI_AWREADY),
        .M02_AXI_awvalid(processing_system7_0_axi_periph_M02_AXI_AWVALID),
        .M02_AXI_bready(processing_system7_0_axi_periph_M02_AXI_BREADY),
        .M02_AXI_bresp(processing_system7_0_axi_periph_M02_AXI_BRESP),
        .M02_AXI_bvalid(processing_system7_0_axi_periph_M02_AXI_BVALID),
        .M02_AXI_rdata(processing_system7_0_axi_periph_M02_AXI_RDATA),
        .M02_AXI_rready(processing_system7_0_axi_periph_M02_AXI_RREADY),
        .M02_AXI_rresp(processing_system7_0_axi_periph_M02_AXI_RRESP),
        .M02_AXI_rvalid(processing_system7_0_axi_periph_M02_AXI_RVALID),
        .M02_AXI_wdata(processing_system7_0_axi_periph_M02_AXI_WDATA),
        .M02_AXI_wready(processing_system7_0_axi_periph_M02_AXI_WREADY),
        .M02_AXI_wstrb(processing_system7_0_axi_periph_M02_AXI_WSTRB),
        .M02_AXI_wvalid(processing_system7_0_axi_periph_M02_AXI_WVALID),
        .S00_ACLK(processing_system7_0_FCLK_CLK1),
        .S00_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .S00_AXI_araddr(processing_system7_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(processing_system7_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(processing_system7_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID));
  (* CHECK_LICENSE_TYPE = "vivado_system_rst_processing_system7_0_100M_0,proc_sys_reset,{}" *) 
  (* CORE_GENERATION_INFO = "vivado_system_rst_processing_system7_0_100M_0,proc_sys_reset,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=proc_sys_reset,x_ipVersion=5.0,x_ipCoreRevision=7,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_EXT_RST_WIDTH=4,C_AUX_RST_WIDTH=4,C_EXT_RESET_HIGH=0,C_AUX_RESET_HIGH=0,C_NUM_BUS_RST=1,C_NUM_PERP_RST=1,C_NUM_INTERCONNECT_ARESETN=1,C_NUM_PERP_ARESETN=1}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "proc_sys_reset,Vivado 2015.1" *) 
  vivado_system_rst_processing_system7_0_100M_0 rst_processing_system7_0_100M
       (.aux_reset_in(1'b1),
        .bus_struct_reset(NLW_rst_processing_system7_0_100M_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_FCLK_RESET1_N),
        .interconnect_aresetn(rst_processing_system7_0_100M_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .mb_reset(NLW_rst_processing_system7_0_100M_mb_reset_UNCONNECTED),
        .peripheral_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .peripheral_reset(NLW_rst_processing_system7_0_100M_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(processing_system7_0_FCLK_CLK1));
  (* CHECK_LICENSE_TYPE = "vivado_system_xillybus_ip_0_0,xillybus_ip,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xillybus_ip,Vivado 2015.1" *) 
  vivado_system_xillybus_ip_0_0 xillybus_ip_0
       (.Interrupt(xillybus_ip_0_Interrupt),
        .S_AXI_ACLK(processing_system7_0_FCLK_CLK1),
        .S_AXI_ARADDR(processing_system7_0_axi_periph_M00_AXI_ARADDR),
        .S_AXI_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .S_AXI_ARREADY(processing_system7_0_axi_periph_M00_AXI_ARREADY),
        .S_AXI_ARVALID(processing_system7_0_axi_periph_M00_AXI_ARVALID),
        .S_AXI_AWADDR(processing_system7_0_axi_periph_M00_AXI_AWADDR),
        .S_AXI_AWREADY(processing_system7_0_axi_periph_M00_AXI_AWREADY),
        .S_AXI_AWVALID(processing_system7_0_axi_periph_M00_AXI_AWVALID),
        .S_AXI_BREADY(processing_system7_0_axi_periph_M00_AXI_BREADY),
        .S_AXI_BRESP(processing_system7_0_axi_periph_M00_AXI_BRESP),
        .S_AXI_BVALID(processing_system7_0_axi_periph_M00_AXI_BVALID),
        .S_AXI_RDATA(processing_system7_0_axi_periph_M00_AXI_RDATA),
        .S_AXI_RREADY(processing_system7_0_axi_periph_M00_AXI_RREADY),
        .S_AXI_RRESP(processing_system7_0_axi_periph_M00_AXI_RRESP),
        .S_AXI_RVALID(processing_system7_0_axi_periph_M00_AXI_RVALID),
        .S_AXI_WDATA(processing_system7_0_axi_periph_M00_AXI_WDATA),
        .S_AXI_WREADY(processing_system7_0_axi_periph_M00_AXI_WREADY),
        .S_AXI_WSTRB(processing_system7_0_axi_periph_M00_AXI_WSTRB),
        .S_AXI_WVALID(processing_system7_0_axi_periph_M00_AXI_WVALID),
        .m_axi_aclk(processing_system7_0_FCLK_CLK1),
        .m_axi_araddr(xillybus_ip_0_m_axi_ARADDR),
        .m_axi_arburst(xillybus_ip_0_m_axi_ARBURST),
        .m_axi_arcache(xillybus_ip_0_m_axi_ARCACHE),
        .m_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .m_axi_arlen(xillybus_ip_0_m_axi_ARLEN),
        .m_axi_arprot(xillybus_ip_0_m_axi_ARPROT),
        .m_axi_arready(xillybus_ip_0_m_axi_ARREADY),
        .m_axi_arsize(xillybus_ip_0_m_axi_ARSIZE),
        .m_axi_arvalid(xillybus_ip_0_m_axi_ARVALID),
        .m_axi_awaddr(xillybus_ip_0_m_axi_AWADDR),
        .m_axi_awburst(xillybus_ip_0_m_axi_AWBURST),
        .m_axi_awcache(xillybus_ip_0_m_axi_AWCACHE),
        .m_axi_awlen(xillybus_ip_0_m_axi_AWLEN),
        .m_axi_awprot(xillybus_ip_0_m_axi_AWPROT),
        .m_axi_awready(xillybus_ip_0_m_axi_AWREADY),
        .m_axi_awsize(xillybus_ip_0_m_axi_AWSIZE),
        .m_axi_awvalid(xillybus_ip_0_m_axi_AWVALID),
        .m_axi_bready(xillybus_ip_0_m_axi_BREADY),
        .m_axi_bresp(xillybus_ip_0_m_axi_BRESP),
        .m_axi_bvalid(xillybus_ip_0_m_axi_BVALID),
        .m_axi_rdata(xillybus_ip_0_m_axi_RDATA),
        .m_axi_rlast(xillybus_ip_0_m_axi_RLAST),
        .m_axi_rready(xillybus_ip_0_m_axi_RREADY),
        .m_axi_rresp(xillybus_ip_0_m_axi_RRESP),
        .m_axi_rvalid(xillybus_ip_0_m_axi_RVALID),
        .m_axi_wdata(xillybus_ip_0_m_axi_WDATA),
        .m_axi_wlast(xillybus_ip_0_m_axi_WLAST),
        .m_axi_wready(xillybus_ip_0_m_axi_WREADY),
        .m_axi_wstrb(xillybus_ip_0_m_axi_WSTRB),
        .m_axi_wvalid(xillybus_ip_0_m_axi_WVALID),
        .xillybus_M_AXI_ARADDR(xillybus_M_AXI_araddr),
        .xillybus_M_AXI_ARBURST(xillybus_M_AXI_arburst),
        .xillybus_M_AXI_ARCACHE(xillybus_M_AXI_arcache),
        .xillybus_M_AXI_ARLEN(xillybus_M_AXI_arlen),
        .xillybus_M_AXI_ARPROT(xillybus_M_AXI_arprot),
        .xillybus_M_AXI_ARREADY(xillybus_M_AXI_arready),
        .xillybus_M_AXI_ARSIZE(xillybus_M_AXI_arsize),
        .xillybus_M_AXI_ARVALID(xillybus_M_AXI_arvalid),
        .xillybus_M_AXI_AWADDR(xillybus_M_AXI_awaddr),
        .xillybus_M_AXI_AWBURST(xillybus_M_AXI_awburst),
        .xillybus_M_AXI_AWCACHE(xillybus_M_AXI_awcache),
        .xillybus_M_AXI_AWLEN(xillybus_M_AXI_awlen),
        .xillybus_M_AXI_AWPROT(xillybus_M_AXI_awprot),
        .xillybus_M_AXI_AWREADY(xillybus_M_AXI_awready),
        .xillybus_M_AXI_AWSIZE(xillybus_M_AXI_awsize),
        .xillybus_M_AXI_AWVALID(xillybus_M_AXI_awvalid),
        .xillybus_M_AXI_BREADY(xillybus_M_AXI_bready),
        .xillybus_M_AXI_BRESP(xillybus_M_AXI_bresp),
        .xillybus_M_AXI_BVALID(xillybus_M_AXI_bvalid),
        .xillybus_M_AXI_RDATA(xillybus_M_AXI_rdata),
        .xillybus_M_AXI_RLAST(xillybus_M_AXI_rlast),
        .xillybus_M_AXI_RREADY(xillybus_M_AXI_rready),
        .xillybus_M_AXI_RRESP(xillybus_M_AXI_rresp),
        .xillybus_M_AXI_RVALID(xillybus_M_AXI_rvalid),
        .xillybus_M_AXI_WDATA(xillybus_M_AXI_wdata),
        .xillybus_M_AXI_WLAST(xillybus_M_AXI_wlast),
        .xillybus_M_AXI_WREADY(xillybus_M_AXI_wready),
        .xillybus_M_AXI_WSTRB(xillybus_M_AXI_wstrb),
        .xillybus_M_AXI_WVALID(xillybus_M_AXI_wvalid),
        .xillybus_S_AXI_ARADDR(xillybus_S_AXI_araddr),
        .xillybus_S_AXI_ARREADY(xillybus_S_AXI_arready),
        .xillybus_S_AXI_ARVALID(xillybus_S_AXI_arvalid),
        .xillybus_S_AXI_AWADDR(xillybus_S_AXI_awaddr),
        .xillybus_S_AXI_AWREADY(xillybus_S_AXI_awready),
        .xillybus_S_AXI_AWVALID(xillybus_S_AXI_awvalid),
        .xillybus_S_AXI_BREADY(xillybus_S_AXI_bready),
        .xillybus_S_AXI_BRESP(xillybus_S_AXI_bresp),
        .xillybus_S_AXI_BVALID(xillybus_S_AXI_bvalid),
        .xillybus_S_AXI_RDATA(xillybus_S_AXI_rdata),
        .xillybus_S_AXI_RREADY(xillybus_S_AXI_rready),
        .xillybus_S_AXI_RRESP(xillybus_S_AXI_rresp),
        .xillybus_S_AXI_RVALID(xillybus_S_AXI_rvalid),
        .xillybus_S_AXI_WDATA(xillybus_S_AXI_wdata),
        .xillybus_S_AXI_WREADY(xillybus_S_AXI_wready),
        .xillybus_S_AXI_WSTRB(xillybus_S_AXI_wstrb),
        .xillybus_S_AXI_WVALID(xillybus_S_AXI_wvalid),
        .xillybus_bus_clk(xillybus_bus_clk),
        .xillybus_bus_rst_n(xillybus_bus_rst_n),
        .xillybus_host_interrupt(xillybus_host_interrupt));
  (* CHECK_LICENSE_TYPE = "vivado_system_xillybus_lite_0_0,xillybus_lite,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xillybus_lite,Vivado 2015.1" *) 
  vivado_system_xillybus_lite_0_0 xillybus_lite_0
       (.S_AXI_ACLK(processing_system7_0_FCLK_CLK1),
        .S_AXI_ARADDR(processing_system7_0_axi_periph_M02_AXI_ARADDR),
        .S_AXI_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .S_AXI_ARREADY(processing_system7_0_axi_periph_M02_AXI_ARREADY),
        .S_AXI_ARVALID(processing_system7_0_axi_periph_M02_AXI_ARVALID),
        .S_AXI_AWADDR(processing_system7_0_axi_periph_M02_AXI_AWADDR),
        .S_AXI_AWREADY(processing_system7_0_axi_periph_M02_AXI_AWREADY),
        .S_AXI_AWVALID(processing_system7_0_axi_periph_M02_AXI_AWVALID),
        .S_AXI_BREADY(processing_system7_0_axi_periph_M02_AXI_BREADY),
        .S_AXI_BRESP(processing_system7_0_axi_periph_M02_AXI_BRESP),
        .S_AXI_BVALID(processing_system7_0_axi_periph_M02_AXI_BVALID),
        .S_AXI_RDATA(processing_system7_0_axi_periph_M02_AXI_RDATA),
        .S_AXI_RREADY(processing_system7_0_axi_periph_M02_AXI_RREADY),
        .S_AXI_RRESP(processing_system7_0_axi_periph_M02_AXI_RRESP),
        .S_AXI_RVALID(processing_system7_0_axi_periph_M02_AXI_RVALID),
        .S_AXI_WDATA(processing_system7_0_axi_periph_M02_AXI_WDATA),
        .S_AXI_WREADY(processing_system7_0_axi_periph_M02_AXI_WREADY),
        .S_AXI_WSTRB(processing_system7_0_axi_periph_M02_AXI_WSTRB),
        .S_AXI_WVALID(processing_system7_0_axi_periph_M02_AXI_WVALID),
        .host_interrupt(xillybus_lite_0_host_interrupt),
        .user_addr(user_addr),
        .user_clk(user_clk),
        .user_irq(user_irq),
        .user_rd_data(user_rd_data),
        .user_rden(user_rden),
        .user_wr_data(user_wr_data),
        .user_wren(user_wren),
        .user_wstrb(user_wstrb));
  (* CHECK_LICENSE_TYPE = "vivado_system_xillyvga_0_0,xillyvga,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xillyvga,Vivado 2015.1" *) 
  vivado_system_xillyvga_0_0 xillyvga_0
       (.S_AXI_ACLK(processing_system7_0_FCLK_CLK1),
        .S_AXI_ARADDR(processing_system7_0_axi_periph_M01_AXI_ARADDR),
        .S_AXI_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .S_AXI_ARREADY(processing_system7_0_axi_periph_M01_AXI_ARREADY),
        .S_AXI_ARVALID(processing_system7_0_axi_periph_M01_AXI_ARVALID),
        .S_AXI_AWADDR(processing_system7_0_axi_periph_M01_AXI_AWADDR),
        .S_AXI_AWREADY(processing_system7_0_axi_periph_M01_AXI_AWREADY),
        .S_AXI_AWVALID(processing_system7_0_axi_periph_M01_AXI_AWVALID),
        .S_AXI_BREADY(processing_system7_0_axi_periph_M01_AXI_BREADY),
        .S_AXI_BRESP(processing_system7_0_axi_periph_M01_AXI_BRESP),
        .S_AXI_BVALID(processing_system7_0_axi_periph_M01_AXI_BVALID),
        .S_AXI_RDATA(processing_system7_0_axi_periph_M01_AXI_RDATA),
        .S_AXI_RREADY(processing_system7_0_axi_periph_M01_AXI_RREADY),
        .S_AXI_RRESP(processing_system7_0_axi_periph_M01_AXI_RRESP),
        .S_AXI_RVALID(processing_system7_0_axi_periph_M01_AXI_RVALID),
        .S_AXI_WDATA(processing_system7_0_axi_periph_M01_AXI_WDATA),
        .S_AXI_WREADY(processing_system7_0_axi_periph_M01_AXI_WREADY),
        .S_AXI_WSTRB(processing_system7_0_axi_periph_M01_AXI_WSTRB),
        .S_AXI_WVALID(processing_system7_0_axi_periph_M01_AXI_WVALID),
        .clk_in(clk_in),
        .m_axi_aclk(processing_system7_0_FCLK_CLK1),
        .m_axi_araddr(xillyvga_0_m_axi_ARADDR),
        .m_axi_arburst(xillyvga_0_m_axi_ARBURST),
        .m_axi_arcache(xillyvga_0_m_axi_ARCACHE),
        .m_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .m_axi_arlen(xillyvga_0_m_axi_ARLEN),
        .m_axi_arprot(xillyvga_0_m_axi_ARPROT),
        .m_axi_arready(xillyvga_0_m_axi_ARREADY),
        .m_axi_arsize(xillyvga_0_m_axi_ARSIZE),
        .m_axi_arvalid(xillyvga_0_m_axi_ARVALID),
        .m_axi_awaddr(xillyvga_0_m_axi_AWADDR),
        .m_axi_awburst(xillyvga_0_m_axi_AWBURST),
        .m_axi_awcache(xillyvga_0_m_axi_AWCACHE),
        .m_axi_awlen(xillyvga_0_m_axi_AWLEN),
        .m_axi_awprot(xillyvga_0_m_axi_AWPROT),
        .m_axi_awready(xillyvga_0_m_axi_AWREADY),
        .m_axi_awsize(xillyvga_0_m_axi_AWSIZE),
        .m_axi_awvalid(xillyvga_0_m_axi_AWVALID),
        .m_axi_bready(xillyvga_0_m_axi_BREADY),
        .m_axi_bresp(xillyvga_0_m_axi_BRESP),
        .m_axi_bvalid(xillyvga_0_m_axi_BVALID),
        .m_axi_rdata(xillyvga_0_m_axi_RDATA),
        .m_axi_rlast(xillyvga_0_m_axi_RLAST),
        .m_axi_rready(xillyvga_0_m_axi_RREADY),
        .m_axi_rresp(xillyvga_0_m_axi_RRESP),
        .m_axi_rvalid(xillyvga_0_m_axi_RVALID),
        .m_axi_wdata(xillyvga_0_m_axi_WDATA),
        .m_axi_wlast(xillyvga_0_m_axi_WLAST),
        .m_axi_wready(xillyvga_0_m_axi_WREADY),
        .m_axi_wstrb(xillyvga_0_m_axi_WSTRB),
        .m_axi_wvalid(xillyvga_0_m_axi_WVALID),
        .vga_blue(vga_blue),
        .vga_clk(vga_clk),
        .vga_de(vga_de),
        .vga_green(vga_green),
        .vga_hsync(vga_hsync),
        .vga_red(vga_red),
        .vga_vsync(vga_vsync));
  (* CHECK_LICENSE_TYPE = "vivado_system_xlconcat_0_0,xlconcat,{}" *) 
  (* CORE_GENERATION_INFO = "vivado_system_xlconcat_0_0,xlconcat,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=xlconcat,x_ipVersion=2.1,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,IN0_WIDTH=1,IN1_WIDTH=1,IN2_WIDTH=1,IN3_WIDTH=1,IN4_WIDTH=1,IN5_WIDTH=1,IN6_WIDTH=1,IN7_WIDTH=1,IN8_WIDTH=1,IN9_WIDTH=1,IN10_WIDTH=1,IN11_WIDTH=1,IN12_WIDTH=1,IN13_WIDTH=1,IN14_WIDTH=1,IN15_WIDTH=1,IN16_WIDTH=1,IN17_WIDTH=1,IN18_WIDTH=1,IN19_WIDTH=1,IN20_WIDTH=1,IN21_WIDTH=1,IN22_WIDTH=1,IN23_WIDTH=1,IN24_WIDTH=1,IN25_WIDTH=1,IN26_WIDTH=1,IN27_WIDTH=1,IN28_WIDTH=1,IN29_WIDTH=1,IN30_WIDTH=1,IN31_WIDTH=1,dout_width=16,NUM_PORTS=16}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconcat,Vivado 2015.1" *) 
  vivado_system_xlconcat_0_0 xlconcat_0
       (.In0(1'b0),
        .In1(1'b0),
        .In10(1'b0),
        .In11(1'b0),
        .In12(1'b0),
        .In13(1'b0),
        .In14(xillybus_lite_0_host_interrupt),
        .In15(xillybus_ip_0_Interrupt),
        .In2(1'b0),
        .In3(1'b0),
        .In4(1'b0),
        .In5(1'b0),
        .In6(1'b0),
        .In7(1'b0),
        .In8(1'b0),
        .In9(1'b0),
        .dout(xlconcat_0_dout));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{}" *) (* CORE_GENERATION_INFO = "vivado_system_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_protocol_converter,x_ipVersion=2.1,x_ipCoreRevision=5,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_M_AXI_PROTOCOL=2,C_S_AXI_PROTOCOL=1,C_IGNORE_ID=0,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_TRANSLATION_MODE=2}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "axi_protocol_converter_v2_1_axi_protocol_converter,Vivado 2015.1" *) 
module vivado_system_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK CLK" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST RST" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [11:0]s_axi_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [11:0]s_axi_wid;
  wire s_axi_wlast;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_wready = m_axi_wready;
  axi_protocol_converter_v2_1_axi_protocol_converter inst
       (.Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .\gen_no_arbiter.m_amesg_i_reg[48] ({m_axi_arprot,m_axi_araddr[31:12]}),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[0] (s_axi_rvalid),
        .\m_payload_i_reg[0]_0 (s_axi_bvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[0] (s_axi_awready),
        .\skid_buffer_reg[0]_0 (s_axi_arready),
        .\skid_buffer_reg[61] ({s_axi_bid,s_axi_bresp}),
        .\skid_buffer_reg[61]_0 ({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* CORE_GENERATION_INFO = "vivado_system_processing_system7_0_0,processing_system7_v5_5_processing_system7,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=processing_system7,x_ipVersion=5.5,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_EN_EMIO_PJTAG=0,C_EN_EMIO_ENET0=0,C_EN_EMIO_ENET1=0,C_EN_EMIO_TRACE=0,C_INCLUDE_TRACE_BUFFER=0,C_TRACE_BUFFER_FIFO_SIZE=128,USE_TRACE_DATA_EDGE_DETECTOR=0,C_TRACE_PIPELINE_WIDTH=8,C_TRACE_BUFFER_CLOCK_DELAY=12,C_EMIO_GPIO_WIDTH=56,C_INCLUDE_ACP_TRANS_CHECK=0,C_USE_DEFAULT_ACP_USER_VAL=1,C_S_AXI_ACP_ARUSER_VAL=31,C_S_AXI_ACP_AWUSER_VAL=31,C_M_AXI_GP0_ID_WIDTH=12,C_M_AXI_GP0_ENABLE_STATIC_REMAP=0,C_M_AXI_GP1_ID_WIDTH=12,C_M_AXI_GP1_ENABLE_STATIC_REMAP=0,C_S_AXI_GP0_ID_WIDTH=6,C_S_AXI_GP1_ID_WIDTH=6,C_S_AXI_ACP_ID_WIDTH=3,C_S_AXI_HP0_ID_WIDTH=6,C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_ID_WIDTH=6,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_ID_WIDTH=6,C_S_AXI_HP2_DATA_WIDTH=32,C_S_AXI_HP3_ID_WIDTH=6,C_S_AXI_HP3_DATA_WIDTH=64,C_M_AXI_GP0_THREAD_ID_WIDTH=12,C_M_AXI_GP1_THREAD_ID_WIDTH=12,C_NUM_F2P_INTR_INPUTS=16,C_IRQ_F2P_MODE=DIRECT,C_DQ_WIDTH=32,C_DQS_WIDTH=4,C_DM_WIDTH=4,C_MIO_PRIMITIVE=54,C_TRACE_INTERNAL_WIDTH=2,C_USE_AXI_NONSECURE=0,C_USE_M_AXI_GP0=1,C_USE_M_AXI_GP1=0,C_USE_S_AXI_GP0=0,C_USE_S_AXI_HP0=0,C_USE_S_AXI_HP1=0,C_USE_S_AXI_HP2=1,C_USE_S_AXI_HP3=0,C_USE_S_AXI_ACP=1,C_PS7_SI_REV=PRODUCTION,C_FCLK_CLK0_BUF=false,C_FCLK_CLK1_BUF=true,C_FCLK_CLK2_BUF=false,C_FCLK_CLK3_BUF=false,C_PACKAGE_NAME=clg484}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2015.1" *) 
module vivado_system_processing_system7_0_0
   (ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    IRQ_F2P,
    FCLK_CLK1,
    FCLK_RESET1_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 DELAY_REQ_RX" *) output ENET0_PTP_DELAY_REQ_RX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 DELAY_REQ_TX" *) output ENET0_PTP_DELAY_REQ_TX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_REQ_RX" *) output ENET0_PTP_PDELAY_REQ_RX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_REQ_TX" *) output ENET0_PTP_PDELAY_REQ_TX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_RESP_RX" *) output ENET0_PTP_PDELAY_RESP_RX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_RESP_TX" *) output ENET0_PTP_PDELAY_RESP_TX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SYNC_FRAME_RX" *) output ENET0_PTP_SYNC_FRAME_RX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SYNC_FRAME_TX" *) output ENET0_PTP_SYNC_FRAME_TX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SOF_RX" *) output ENET0_SOF_RX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SOF_TX" *) output ENET0_SOF_TX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO_0 TRI_I" *) input [55:0]GPIO_I;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO_0 TRI_O" *) output [55:0]GPIO_O;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO_0 TRI_T" *) output [55:0]GPIO_T;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 PORT_INDCTL" *) output [1:0]USB0_PORT_INDCTL;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT" *) output USB0_VBUS_PWRSELECT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT" *) input USB0_VBUS_PWRFAULT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID" *) output [11:0]M_AXI_GP0_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID" *) output [11:0]M_AXI_GP0_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID" *) output [11:0]M_AXI_GP0_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST" *) output [1:0]M_AXI_GP0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK" *) output [1:0]M_AXI_GP0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE" *) output [2:0]M_AXI_GP0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST" *) output [1:0]M_AXI_GP0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK" *) output [1:0]M_AXI_GP0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE" *) output [2:0]M_AXI_GP0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT" *) output [2:0]M_AXI_GP0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT" *) output [2:0]M_AXI_GP0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR" *) output [31:0]M_AXI_GP0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR" *) output [31:0]M_AXI_GP0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA" *) output [31:0]M_AXI_GP0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE" *) output [3:0]M_AXI_GP0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN" *) output [3:0]M_AXI_GP0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS" *) output [3:0]M_AXI_GP0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE" *) output [3:0]M_AXI_GP0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN" *) output [3:0]M_AXI_GP0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS" *) output [3:0]M_AXI_GP0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB" *) output [3:0]M_AXI_GP0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) input M_AXI_GP0_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID" *) input [11:0]M_AXI_GP0_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID" *) input [11:0]M_AXI_GP0_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP" *) input [1:0]M_AXI_GP0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP" *) input [1:0]M_AXI_GP0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA" *) input [31:0]M_AXI_GP0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARREADY" *) output S_AXI_ACP_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWREADY" *) output S_AXI_ACP_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP BVALID" *) output S_AXI_ACP_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP RLAST" *) output S_AXI_ACP_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP RVALID" *) output S_AXI_ACP_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP WREADY" *) output S_AXI_ACP_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP BRESP" *) output [1:0]S_AXI_ACP_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP RRESP" *) output [1:0]S_AXI_ACP_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP BID" *) output [2:0]S_AXI_ACP_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP RID" *) output [2:0]S_AXI_ACP_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP RDATA" *) output [63:0]S_AXI_ACP_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACP_ACLK CLK" *) input S_AXI_ACP_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARVALID" *) input S_AXI_ACP_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWVALID" *) input S_AXI_ACP_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP BREADY" *) input S_AXI_ACP_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP RREADY" *) input S_AXI_ACP_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP WLAST" *) input S_AXI_ACP_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP WVALID" *) input S_AXI_ACP_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARID" *) input [2:0]S_AXI_ACP_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARPROT" *) input [2:0]S_AXI_ACP_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWID" *) input [2:0]S_AXI_ACP_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWPROT" *) input [2:0]S_AXI_ACP_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP WID" *) input [2:0]S_AXI_ACP_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARADDR" *) input [31:0]S_AXI_ACP_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWADDR" *) input [31:0]S_AXI_ACP_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARCACHE" *) input [3:0]S_AXI_ACP_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARLEN" *) input [3:0]S_AXI_ACP_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARQOS" *) input [3:0]S_AXI_ACP_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWCACHE" *) input [3:0]S_AXI_ACP_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWLEN" *) input [3:0]S_AXI_ACP_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWQOS" *) input [3:0]S_AXI_ACP_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARBURST" *) input [1:0]S_AXI_ACP_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARLOCK" *) input [1:0]S_AXI_ACP_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARSIZE" *) input [2:0]S_AXI_ACP_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWBURST" *) input [1:0]S_AXI_ACP_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWLOCK" *) input [1:0]S_AXI_ACP_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWSIZE" *) input [2:0]S_AXI_ACP_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP ARUSER" *) input [4:0]S_AXI_ACP_ARUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP AWUSER" *) input [4:0]S_AXI_ACP_AWUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP WDATA" *) input [63:0]S_AXI_ACP_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_ACP WSTRB" *) input [7:0]S_AXI_ACP_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARREADY" *) output S_AXI_HP2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWREADY" *) output S_AXI_HP2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 BVALID" *) output S_AXI_HP2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 RLAST" *) output S_AXI_HP2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 RVALID" *) output S_AXI_HP2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 WREADY" *) output S_AXI_HP2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 BRESP" *) output [1:0]S_AXI_HP2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 RRESP" *) output [1:0]S_AXI_HP2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 BID" *) output [5:0]S_AXI_HP2_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 RID" *) output [5:0]S_AXI_HP2_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 RDATA" *) output [31:0]S_AXI_HP2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP2_FIFO_CTRL RCOUNT" *) output [7:0]S_AXI_HP2_RCOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP2_FIFO_CTRL WCOUNT" *) output [7:0]S_AXI_HP2_WCOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP2_FIFO_CTRL RACOUNT" *) output [2:0]S_AXI_HP2_RACOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP2_FIFO_CTRL WACOUNT" *) output [5:0]S_AXI_HP2_WACOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_HP2_ACLK CLK" *) input S_AXI_HP2_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARVALID" *) input S_AXI_HP2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWVALID" *) input S_AXI_HP2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 BREADY" *) input S_AXI_HP2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP2_FIFO_CTRL RDISSUECAPEN" *) input S_AXI_HP2_RDISSUECAP1_EN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 RREADY" *) input S_AXI_HP2_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 WLAST" *) input S_AXI_HP2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP2_FIFO_CTRL WRISSUECAPEN" *) input S_AXI_HP2_WRISSUECAP1_EN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 WVALID" *) input S_AXI_HP2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARBURST" *) input [1:0]S_AXI_HP2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARLOCK" *) input [1:0]S_AXI_HP2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARSIZE" *) input [2:0]S_AXI_HP2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWBURST" *) input [1:0]S_AXI_HP2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWLOCK" *) input [1:0]S_AXI_HP2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWSIZE" *) input [2:0]S_AXI_HP2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARPROT" *) input [2:0]S_AXI_HP2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWPROT" *) input [2:0]S_AXI_HP2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARADDR" *) input [31:0]S_AXI_HP2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWADDR" *) input [31:0]S_AXI_HP2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARCACHE" *) input [3:0]S_AXI_HP2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARLEN" *) input [3:0]S_AXI_HP2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARQOS" *) input [3:0]S_AXI_HP2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWCACHE" *) input [3:0]S_AXI_HP2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWLEN" *) input [3:0]S_AXI_HP2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWQOS" *) input [3:0]S_AXI_HP2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 ARID" *) input [5:0]S_AXI_HP2_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 AWID" *) input [5:0]S_AXI_HP2_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 WID" *) input [5:0]S_AXI_HP2_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 WDATA" *) input [31:0]S_AXI_HP2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP2 WSTRB" *) input [3:0]S_AXI_HP2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ_F2P INTERRUPT" *) input [15:0]IRQ_F2P;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 FCLK_CLK1 CLK" *) output FCLK_CLK1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 FCLK_RESET1_N RST" *) output FCLK_RESET1_N;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_DQS;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire FCLK_CLK1;
  wire FCLK_RESET1_N;
  wire [55:0]GPIO_I;
  wire [55:0]GPIO_O;
  wire [55:0]GPIO_T;
  wire [15:0]IRQ_F2P;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [31:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [31:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [3:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK0_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET0_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART0_TX_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* CORE_GENERATION_INFO = "processing_system7_v5.5 ,processing_system7_v5.5_user_configuration,{ PCW_UIPARAM_DDR_FREQ_MHZ=533.333313, PCW_UIPARAM_DDR_BANK_ADDR_COUNT=3, PCW_UIPARAM_DDR_ROW_ADDR_COUNT=14, PCW_UIPARAM_DDR_COL_ADDR_COUNT=10, PCW_UIPARAM_DDR_CL=7, PCW_UIPARAM_DDR_CWL=6, PCW_UIPARAM_DDR_T_RCD=7, PCW_UIPARAM_DDR_T_RP=7, PCW_UIPARAM_DDR_T_RC=49.5, PCW_UIPARAM_DDR_T_RAS_MIN=36.0, PCW_UIPARAM_DDR_T_FAW=45.0, PCW_UIPARAM_DDR_AL=0, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0=0.025, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1=0.028, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2=-0.009, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3=-0.061, PCW_UIPARAM_DDR_BOARD_DELAY0=0.41, PCW_UIPARAM_DDR_BOARD_DELAY1=0.411, PCW_UIPARAM_DDR_BOARD_DELAY2=0.341, PCW_UIPARAM_DDR_BOARD_DELAY3=0.358, PCW_UIPARAM_DDR_DQS_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_3_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH=68.4725, PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH=71.086, PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH=66.794, PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH=108.7385, PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH=64.1705, PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH=63.686, PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH=68.46, PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH=105.4895, PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY=160, PCW_CRYSTAL_PERIPHERAL_FREQMHZ=33.333333, PCW_APU_PERIPHERAL_FREQMHZ=666.666667, PCW_DCI_PERIPHERAL_FREQMHZ=10.159, PCW_QSPI_PERIPHERAL_FREQMHZ=200, PCW_SMC_PERIPHERAL_FREQMHZ=100, PCW_USB0_PERIPHERAL_FREQMHZ=60, PCW_USB1_PERIPHERAL_FREQMHZ=60, PCW_SDIO_PERIPHERAL_FREQMHZ=50, PCW_UART_PERIPHERAL_FREQMHZ=50, PCW_SPI_PERIPHERAL_FREQMHZ=166.666666, PCW_CAN_PERIPHERAL_FREQMHZ=100, PCW_CAN0_PERIPHERAL_FREQMHZ=-1, PCW_CAN1_PERIPHERAL_FREQMHZ=-1, PCW_WDT_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC_PERIPHERAL_FREQMHZ=50, PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_PCAP_PERIPHERAL_FREQMHZ=200, PCW_TPIU_PERIPHERAL_FREQMHZ=200, PCW_FPGA0_PERIPHERAL_FREQMHZ=100.000000, PCW_FPGA1_PERIPHERAL_FREQMHZ=100.000000, PCW_FPGA2_PERIPHERAL_FREQMHZ=50, PCW_FPGA3_PERIPHERAL_FREQMHZ=50, PCW_OVERRIDE_BASIC_CLOCK=0, PCW_ARMPLL_CTRL_FBDIV=40, PCW_IOPLL_CTRL_FBDIV=30, PCW_DDRPLL_CTRL_FBDIV=32, PCW_CPU_CPU_PLL_FREQMHZ=1333.333, PCW_IO_IO_PLL_FREQMHZ=1000.000, PCW_DDR_DDR_PLL_FREQMHZ=1066.667, PCW_USE_M_AXI_GP0=1, PCW_USE_M_AXI_GP1=0, PCW_USE_S_AXI_GP0=0, PCW_USE_S_AXI_GP1=0, PCW_USE_S_AXI_ACP=1, PCW_USE_S_AXI_HP0=0, PCW_USE_S_AXI_HP1=0, PCW_USE_S_AXI_HP2=1, PCW_USE_S_AXI_HP3=0, PCW_M_AXI_GP0_FREQMHZ=100, PCW_M_AXI_GP1_FREQMHZ=10, PCW_S_AXI_GP0_FREQMHZ=10, PCW_S_AXI_GP1_FREQMHZ=10, PCW_S_AXI_ACP_FREQMHZ=100, PCW_S_AXI_HP0_FREQMHZ=10, PCW_S_AXI_HP1_FREQMHZ=10, PCW_S_AXI_HP2_FREQMHZ=100, PCW_S_AXI_HP3_FREQMHZ=10, PCW_USE_CROSS_TRIGGER=0, PCW_FTM_CTI_IN0=DISABLED, PCW_FTM_CTI_IN1=DISABLED, PCW_FTM_CTI_IN2=DISABLED, PCW_FTM_CTI_IN3=DISABLED, PCW_FTM_CTI_OUT0=DISABLED, PCW_FTM_CTI_OUT1=DISABLED, PCW_FTM_CTI_OUT2=DISABLED, PCW_FTM_CTI_OUT3=DISABLED, PCW_UART0_BAUD_RATE=115200, PCW_UART1_BAUD_RATE=115200, PCW_S_AXI_HP0_DATA_WIDTH=64, PCW_S_AXI_HP1_DATA_WIDTH=64, PCW_S_AXI_HP2_DATA_WIDTH=32, PCW_S_AXI_HP3_DATA_WIDTH=64, PCW_IRQ_F2P_MODE=DIRECT, PCW_PRESET_BANK0_VOLTAGE=LVCMOS 3.3V, PCW_PRESET_BANK1_VOLTAGE=LVCMOS 1.8V, PCW_UIPARAM_DDR_ENABLE=1, PCW_UIPARAM_DDR_ADV_ENABLE=0, PCW_UIPARAM_DDR_MEMORY_TYPE=DDR 3, PCW_UIPARAM_DDR_ECC=Disabled, PCW_UIPARAM_DDR_BUS_WIDTH=32 Bit, PCW_UIPARAM_DDR_BL=8, PCW_UIPARAM_DDR_HIGH_TEMP=Normal (0-85), PCW_UIPARAM_DDR_PARTNO=MT41J128M16 HA-15E, PCW_UIPARAM_DDR_DRAM_WIDTH=16 Bits, PCW_UIPARAM_DDR_DEVICE_CAPACITY=2048 MBits, PCW_UIPARAM_DDR_SPEED_BIN=DDR3_1066F, PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL=1, PCW_UIPARAM_DDR_TRAIN_READ_GATE=1, PCW_UIPARAM_DDR_TRAIN_DATA_EYE=1, PCW_UIPARAM_DDR_CLOCK_STOP_EN=0, PCW_UIPARAM_DDR_USE_INTERNAL_VREF=0, PCW_DDR_PORT0_HPR_ENABLE=0, PCW_DDR_PORT1_HPR_ENABLE=0, PCW_DDR_PORT2_HPR_ENABLE=0, PCW_DDR_PORT3_HPR_ENABLE=0, PCW_DDR_HPRLPR_QUEUE_PARTITION=HPR(0)/LPR(32), PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL=15, PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_NAND_PERIPHERAL_ENABLE=0, PCW_NAND_GRP_D8_ENABLE=0, PCW_NOR_PERIPHERAL_ENABLE=0, PCW_NOR_GRP_A25_ENABLE=0, PCW_NOR_GRP_CS0_ENABLE=0, PCW_NOR_GRP_SRAM_CS0_ENABLE=0, PCW_NOR_GRP_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_INT_ENABLE=0, PCW_QSPI_PERIPHERAL_ENABLE=1, PCW_QSPI_QSPI_IO=MIO 1 .. 6, PCW_QSPI_GRP_SINGLE_SS_ENABLE=1, PCW_QSPI_GRP_SINGLE_SS_IO=MIO 1 .. 6, PCW_QSPI_GRP_SS1_ENABLE=0, PCW_QSPI_GRP_IO1_ENABLE=0, PCW_QSPI_GRP_FBCLK_ENABLE=0, PCW_QSPI_INTERNAL_HIGHADDRESS=0xFCFFFFFF, PCW_ENET0_PERIPHERAL_ENABLE=1, PCW_ENET0_ENET0_IO=MIO 16 .. 27, PCW_ENET0_GRP_MDIO_ENABLE=1, PCW_ENET0_RESET_ENABLE=0, PCW_ENET1_PERIPHERAL_ENABLE=0, PCW_ENET1_GRP_MDIO_ENABLE=0, PCW_ENET1_RESET_ENABLE=0, PCW_SD0_PERIPHERAL_ENABLE=1, PCW_SD0_SD0_IO=MIO 40 .. 45, PCW_SD0_GRP_CD_ENABLE=1, PCW_SD0_GRP_CD_IO=MIO 47, PCW_SD0_GRP_WP_ENABLE=1, PCW_SD0_GRP_WP_IO=MIO 46, PCW_SD0_GRP_POW_ENABLE=0, PCW_SD1_PERIPHERAL_ENABLE=0, PCW_SD1_GRP_CD_ENABLE=0, PCW_SD1_GRP_WP_ENABLE=0, PCW_SD1_GRP_POW_ENABLE=0, PCW_UART0_PERIPHERAL_ENABLE=0, PCW_UART0_GRP_FULL_ENABLE=0, PCW_UART1_PERIPHERAL_ENABLE=1, PCW_UART1_UART1_IO=MIO 48 .. 49, PCW_UART1_GRP_FULL_ENABLE=0, PCW_SPI0_PERIPHERAL_ENABLE=0, PCW_SPI0_GRP_SS0_ENABLE=0, PCW_SPI0_GRP_SS1_ENABLE=0, PCW_SPI0_GRP_SS2_ENABLE=0, PCW_SPI1_PERIPHERAL_ENABLE=0, PCW_SPI1_GRP_SS0_ENABLE=0, PCW_SPI1_GRP_SS1_ENABLE=0, PCW_SPI1_GRP_SS2_ENABLE=0, PCW_CAN0_PERIPHERAL_ENABLE=0, PCW_CAN0_GRP_CLK_ENABLE=0, PCW_CAN1_PERIPHERAL_ENABLE=0, PCW_CAN1_GRP_CLK_ENABLE=0, PCW_TRACE_PERIPHERAL_ENABLE=0, PCW_TRACE_GRP_2BIT_ENABLE=0, PCW_TRACE_GRP_4BIT_ENABLE=0, PCW_TRACE_GRP_8BIT_ENABLE=0, PCW_TRACE_GRP_16BIT_ENABLE=0, PCW_TRACE_GRP_32BIT_ENABLE=0, PCW_WDT_PERIPHERAL_ENABLE=0, PCW_TTC0_PERIPHERAL_ENABLE=0, PCW_TTC1_PERIPHERAL_ENABLE=0, PCW_PJTAG_PERIPHERAL_ENABLE=0, PCW_USB0_PERIPHERAL_ENABLE=1, PCW_USB0_USB0_IO=MIO 28 .. 39, PCW_USB0_RESET_ENABLE=0, PCW_USB1_PERIPHERAL_ENABLE=0, PCW_USB1_RESET_ENABLE=0, PCW_I2C0_PERIPHERAL_ENABLE=0, PCW_I2C0_GRP_INT_ENABLE=0, PCW_I2C0_RESET_ENABLE=0, PCW_I2C1_PERIPHERAL_ENABLE=0, PCW_I2C1_GRP_INT_ENABLE=0, PCW_I2C1_RESET_ENABLE=0, PCW_GPIO_PERIPHERAL_ENABLE=1, PCW_GPIO_MIO_GPIO_ENABLE=0, PCW_GPIO_EMIO_GPIO_ENABLE=1, PCW_GPIO_EMIO_GPIO_IO=56, PCW_APU_CLK_RATIO_ENABLE=6:2:1, PCW_ENET0_PERIPHERAL_FREQMHZ=1000 Mbps, PCW_ENET1_PERIPHERAL_FREQMHZ=1000 Mbps, PCW_CPU_PERIPHERAL_CLKSRC=ARM PLL, PCW_DDR_PERIPHERAL_CLKSRC=DDR PLL, PCW_SMC_PERIPHERAL_CLKSRC=IO PLL, PCW_QSPI_PERIPHERAL_CLKSRC=IO PLL, PCW_SDIO_PERIPHERAL_CLKSRC=IO PLL, PCW_UART_PERIPHERAL_CLKSRC=IO PLL, PCW_SPI_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK0_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK1_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK2_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK3_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET0_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET1_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN0_PERIPHERAL_CLKSRC=External, PCW_CAN1_PERIPHERAL_CLKSRC=External, PCW_TPIU_PERIPHERAL_CLKSRC=External, PCW_TTC0_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_WDT_PERIPHERAL_CLKSRC=CPU_1X, PCW_DCI_PERIPHERAL_CLKSRC=DDR PLL, PCW_PCAP_PERIPHERAL_CLKSRC=IO PLL, PCW_USB_RESET_POLARITY=Active Low, PCW_ENET_RESET_POLARITY=Active Low, PCW_I2C_RESET_POLARITY=Active Low, PCW_FPGA_FCLK0_ENABLE=0, PCW_FPGA_FCLK1_ENABLE=1, PCW_FPGA_FCLK2_ENABLE=0, PCW_FPGA_FCLK3_ENABLE=0, PCW_NOR_SRAM_CS0_T_TR=1, PCW_NOR_SRAM_CS0_T_PC=1, PCW_NOR_SRAM_CS0_T_WP=1, PCW_NOR_SRAM_CS0_T_CEOE=1, PCW_NOR_SRAM_CS0_T_WC=2, PCW_NOR_SRAM_CS0_T_RC=2, PCW_NOR_SRAM_CS0_WE_TIME=0, PCW_NOR_SRAM_CS1_T_TR=1, PCW_NOR_SRAM_CS1_T_PC=1, PCW_NOR_SRAM_CS1_T_WP=1, PCW_NOR_SRAM_CS1_T_CEOE=1, PCW_NOR_SRAM_CS1_T_WC=2, PCW_NOR_SRAM_CS1_T_RC=2, PCW_NOR_SRAM_CS1_WE_TIME=0, PCW_NOR_CS0_T_TR=1, PCW_NOR_CS0_T_PC=1, PCW_NOR_CS0_T_WP=1, PCW_NOR_CS0_T_CEOE=1, PCW_NOR_CS0_T_WC=2, PCW_NOR_CS0_T_RC=2, PCW_NOR_CS0_WE_TIME=0, PCW_NOR_CS1_T_TR=1, PCW_NOR_CS1_T_PC=1, PCW_NOR_CS1_T_WP=1, PCW_NOR_CS1_T_CEOE=1, PCW_NOR_CS1_T_WC=2, PCW_NOR_CS1_T_RC=2, PCW_NOR_CS1_WE_TIME=0, PCW_NAND_CYCLES_T_RR=1, PCW_NAND_CYCLES_T_AR=1, PCW_NAND_CYCLES_T_CLR=1, PCW_NAND_CYCLES_T_WP=1, PCW_NAND_CYCLES_T_REA=1, PCW_NAND_CYCLES_T_WC=2, PCW_NAND_CYCLES_T_RC=2 }" *) 
  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "56" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "false" *) 
  (* C_FCLK_CLK1_BUF = "true" *) 
  (* C_FCLK_CLK2_BUF = "false" *) 
  (* C_FCLK_CLK3_BUF = "false" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "16" *) 
  (* C_PACKAGE_NAME = "clg484" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "32" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "1" *) 
  (* C_USE_M_AXI_GP0 = "1" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "1" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "0" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "1" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={S_AXI_HP2} dataWidth={32} clockFreq={100} usageRate={0.5} /><AXI interface={S_AXI_ACP} dataWidth={32} clockFreq={100} usageRate={0.5} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 DELAY_REQ_RX" *) 
  processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(ENET0_PTP_DELAY_REQ_RX),
        .ENET0_PTP_DELAY_REQ_TX(ENET0_PTP_DELAY_REQ_TX),
        .ENET0_PTP_PDELAY_REQ_RX(ENET0_PTP_PDELAY_REQ_RX),
        .ENET0_PTP_PDELAY_REQ_TX(ENET0_PTP_PDELAY_REQ_TX),
        .ENET0_PTP_PDELAY_RESP_RX(ENET0_PTP_PDELAY_RESP_RX),
        .ENET0_PTP_PDELAY_RESP_TX(ENET0_PTP_PDELAY_RESP_TX),
        .ENET0_PTP_SYNC_FRAME_RX(ENET0_PTP_SYNC_FRAME_RX),
        .ENET0_PTP_SYNC_FRAME_TX(ENET0_PTP_SYNC_FRAME_TX),
        .ENET0_SOF_RX(ENET0_SOF_RX),
        .ENET0_SOF_TX(ENET0_SOF_TX),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(NLW_inst_FCLK_CLK0_UNCONNECTED),
        .FCLK_CLK1(FCLK_CLK1),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(NLW_inst_FCLK_RESET0_N_UNCONNECTED),
        .FCLK_RESET1_N(FCLK_RESET1_N),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I(GPIO_I),
        .GPIO_O(GPIO_O),
        .GPIO_T(GPIO_T),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(IRQ_F2P),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR(M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(S_AXI_ACP_ACLK),
        .S_AXI_ACP_ARADDR(S_AXI_ACP_ARADDR),
        .S_AXI_ACP_ARBURST(S_AXI_ACP_ARBURST),
        .S_AXI_ACP_ARCACHE(S_AXI_ACP_ARCACHE),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID(S_AXI_ACP_ARID),
        .S_AXI_ACP_ARLEN(S_AXI_ACP_ARLEN),
        .S_AXI_ACP_ARLOCK(S_AXI_ACP_ARLOCK),
        .S_AXI_ACP_ARPROT(S_AXI_ACP_ARPROT),
        .S_AXI_ACP_ARQOS(S_AXI_ACP_ARQOS),
        .S_AXI_ACP_ARREADY(S_AXI_ACP_ARREADY),
        .S_AXI_ACP_ARSIZE(S_AXI_ACP_ARSIZE),
        .S_AXI_ACP_ARUSER(S_AXI_ACP_ARUSER),
        .S_AXI_ACP_ARVALID(S_AXI_ACP_ARVALID),
        .S_AXI_ACP_AWADDR(S_AXI_ACP_AWADDR),
        .S_AXI_ACP_AWBURST(S_AXI_ACP_AWBURST),
        .S_AXI_ACP_AWCACHE(S_AXI_ACP_AWCACHE),
        .S_AXI_ACP_AWID(S_AXI_ACP_AWID),
        .S_AXI_ACP_AWLEN(S_AXI_ACP_AWLEN),
        .S_AXI_ACP_AWLOCK(S_AXI_ACP_AWLOCK),
        .S_AXI_ACP_AWPROT(S_AXI_ACP_AWPROT),
        .S_AXI_ACP_AWQOS(S_AXI_ACP_AWQOS),
        .S_AXI_ACP_AWREADY(S_AXI_ACP_AWREADY),
        .S_AXI_ACP_AWSIZE(S_AXI_ACP_AWSIZE),
        .S_AXI_ACP_AWUSER(S_AXI_ACP_AWUSER),
        .S_AXI_ACP_AWVALID(S_AXI_ACP_AWVALID),
        .S_AXI_ACP_BID(S_AXI_ACP_BID),
        .S_AXI_ACP_BREADY(S_AXI_ACP_BREADY),
        .S_AXI_ACP_BRESP(S_AXI_ACP_BRESP),
        .S_AXI_ACP_BVALID(S_AXI_ACP_BVALID),
        .S_AXI_ACP_RDATA(S_AXI_ACP_RDATA),
        .S_AXI_ACP_RID(S_AXI_ACP_RID),
        .S_AXI_ACP_RLAST(S_AXI_ACP_RLAST),
        .S_AXI_ACP_RREADY(S_AXI_ACP_RREADY),
        .S_AXI_ACP_RRESP(S_AXI_ACP_RRESP),
        .S_AXI_ACP_RVALID(S_AXI_ACP_RVALID),
        .S_AXI_ACP_WDATA(S_AXI_ACP_WDATA),
        .S_AXI_ACP_WID(S_AXI_ACP_WID),
        .S_AXI_ACP_WLAST(S_AXI_ACP_WLAST),
        .S_AXI_ACP_WREADY(S_AXI_ACP_WREADY),
        .S_AXI_ACP_WSTRB(S_AXI_ACP_WSTRB),
        .S_AXI_ACP_WVALID(S_AXI_ACP_WVALID),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(S_AXI_HP2_ACLK),
        .S_AXI_HP2_ARADDR(S_AXI_HP2_ARADDR),
        .S_AXI_HP2_ARBURST(S_AXI_HP2_ARBURST),
        .S_AXI_HP2_ARCACHE(S_AXI_HP2_ARCACHE),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID(S_AXI_HP2_ARID),
        .S_AXI_HP2_ARLEN(S_AXI_HP2_ARLEN),
        .S_AXI_HP2_ARLOCK(S_AXI_HP2_ARLOCK),
        .S_AXI_HP2_ARPROT(S_AXI_HP2_ARPROT),
        .S_AXI_HP2_ARQOS(S_AXI_HP2_ARQOS),
        .S_AXI_HP2_ARREADY(S_AXI_HP2_ARREADY),
        .S_AXI_HP2_ARSIZE(S_AXI_HP2_ARSIZE),
        .S_AXI_HP2_ARVALID(S_AXI_HP2_ARVALID),
        .S_AXI_HP2_AWADDR(S_AXI_HP2_AWADDR),
        .S_AXI_HP2_AWBURST(S_AXI_HP2_AWBURST),
        .S_AXI_HP2_AWCACHE(S_AXI_HP2_AWCACHE),
        .S_AXI_HP2_AWID(S_AXI_HP2_AWID),
        .S_AXI_HP2_AWLEN(S_AXI_HP2_AWLEN),
        .S_AXI_HP2_AWLOCK(S_AXI_HP2_AWLOCK),
        .S_AXI_HP2_AWPROT(S_AXI_HP2_AWPROT),
        .S_AXI_HP2_AWQOS(S_AXI_HP2_AWQOS),
        .S_AXI_HP2_AWREADY(S_AXI_HP2_AWREADY),
        .S_AXI_HP2_AWSIZE(S_AXI_HP2_AWSIZE),
        .S_AXI_HP2_AWVALID(S_AXI_HP2_AWVALID),
        .S_AXI_HP2_BID(S_AXI_HP2_BID),
        .S_AXI_HP2_BREADY(S_AXI_HP2_BREADY),
        .S_AXI_HP2_BRESP(S_AXI_HP2_BRESP),
        .S_AXI_HP2_BVALID(S_AXI_HP2_BVALID),
        .S_AXI_HP2_RACOUNT(S_AXI_HP2_RACOUNT),
        .S_AXI_HP2_RCOUNT(S_AXI_HP2_RCOUNT),
        .S_AXI_HP2_RDATA(S_AXI_HP2_RDATA),
        .S_AXI_HP2_RDISSUECAP1_EN(S_AXI_HP2_RDISSUECAP1_EN),
        .S_AXI_HP2_RID(S_AXI_HP2_RID),
        .S_AXI_HP2_RLAST(S_AXI_HP2_RLAST),
        .S_AXI_HP2_RREADY(S_AXI_HP2_RREADY),
        .S_AXI_HP2_RRESP(S_AXI_HP2_RRESP),
        .S_AXI_HP2_RVALID(S_AXI_HP2_RVALID),
        .S_AXI_HP2_WACOUNT(S_AXI_HP2_WACOUNT),
        .S_AXI_HP2_WCOUNT(S_AXI_HP2_WCOUNT),
        .S_AXI_HP2_WDATA(S_AXI_HP2_WDATA),
        .S_AXI_HP2_WID(S_AXI_HP2_WID),
        .S_AXI_HP2_WLAST(S_AXI_HP2_WLAST),
        .S_AXI_HP2_WREADY(S_AXI_HP2_WREADY),
        .S_AXI_HP2_WRISSUECAP1_EN(S_AXI_HP2_WRISSUECAP1_EN),
        .S_AXI_HP2_WSTRB(S_AXI_HP2_WSTRB),
        .S_AXI_HP2_WVALID(S_AXI_HP2_WVALID),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_inst_UART0_TX_UNCONNECTED),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(USB0_PORT_INDCTL),
        .USB0_VBUS_PWRFAULT(USB0_VBUS_PWRFAULT),
        .USB0_VBUS_PWRSELECT(USB0_VBUS_PWRSELECT),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

module vivado_system_processing_system7_0_axi_periph_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input M00_ACLK;
  input [0:0]M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input [0:0]M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  input [0:0]M01_AXI_arready;
  output [0:0]M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  input [0:0]M01_AXI_awready;
  output [0:0]M01_AXI_awvalid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input M02_ACLK;
  input [0:0]M02_ARESETN;
  output [31:0]M02_AXI_araddr;
  input [0:0]M02_AXI_arready;
  output [0:0]M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  input [0:0]M02_AXI_awready;
  output [0:0]M02_AXI_awvalid;
  output [0:0]M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input [0:0]M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output [0:0]M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input [0:0]M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input [0:0]M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output [0:0]M02_AXI_wvalid;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire ACLK;
  wire [0:0]ARESETN;
  wire M00_ACLK;
  wire [0:0]M00_ARESETN;
  wire [31:0]M00_AXI_araddr;
  wire [0:0]M00_AXI_arready;
  wire [0:0]M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [0:0]M00_AXI_awready;
  wire [0:0]M00_AXI_awvalid;
  wire [0:0]M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire [0:0]M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire [0:0]M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire [0:0]M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire [0:0]M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire [0:0]M00_AXI_wvalid;
  wire M01_ACLK;
  wire [0:0]M01_ARESETN;
  wire [31:0]M01_AXI_araddr;
  wire [0:0]M01_AXI_arready;
  wire [0:0]M01_AXI_arvalid;
  wire [31:0]M01_AXI_awaddr;
  wire [0:0]M01_AXI_awready;
  wire [0:0]M01_AXI_awvalid;
  wire [0:0]M01_AXI_bready;
  wire [1:0]M01_AXI_bresp;
  wire [0:0]M01_AXI_bvalid;
  wire [31:0]M01_AXI_rdata;
  wire [0:0]M01_AXI_rready;
  wire [1:0]M01_AXI_rresp;
  wire [0:0]M01_AXI_rvalid;
  wire [31:0]M01_AXI_wdata;
  wire [0:0]M01_AXI_wready;
  wire [3:0]M01_AXI_wstrb;
  wire [0:0]M01_AXI_wvalid;
  wire M02_ACLK;
  wire [0:0]M02_ARESETN;
  wire [31:0]M02_AXI_araddr;
  wire [0:0]M02_AXI_arready;
  wire [0:0]M02_AXI_arvalid;
  wire [31:0]M02_AXI_awaddr;
  wire [0:0]M02_AXI_awready;
  wire [0:0]M02_AXI_awvalid;
  wire [0:0]M02_AXI_bready;
  wire [1:0]M02_AXI_bresp;
  wire [0:0]M02_AXI_bvalid;
  wire [31:0]M02_AXI_rdata;
  wire [0:0]M02_AXI_rready;
  wire [1:0]M02_AXI_rresp;
  wire [0:0]M02_AXI_rvalid;
  wire [31:0]M02_AXI_wdata;
  wire [0:0]M02_AXI_wready;
  wire [3:0]M02_AXI_wstrb;
  wire [0:0]M02_AXI_wvalid;
  wire S00_ACLK;
  wire [0:0]S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [8:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [8:0]NLW_xbar_m_axi_awprot_UNCONNECTED;

  s00_couplers_imp_WHIN6P s00_couplers
       (.S00_ACLK(S00_ACLK),
        .S00_ARESETN(S00_ARESETN),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arqos(S00_AXI_arqos),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awqos(S00_AXI_awqos),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(S00_AXI_wid),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .m_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .m_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .m_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .m_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .m_axi_wdata(s00_couplers_to_xbar_WDATA),
        .m_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
  (* CHECK_LICENSE_TYPE = "vivado_system_xbar_0,axi_crossbar_v2_1_axi_crossbar,{}" *) 
  (* CORE_GENERATION_INFO = "vivado_system_xbar_0,axi_crossbar_v2_1_axi_crossbar,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_crossbar,x_ipVersion=2.1,x_ipCoreRevision=6,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=3,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_PROTOCOL=2,C_NUM_ADDR_RANGES=1,C_M_AXI_BASE_ADDR=0x000000005000200000000000500010000000000050000000,C_M_AXI_ADDR_WIDTH=0x0000000c0000000c0000000c,C_S_AXI_BASE_ID=0x00000000,C_S_AXI_THREAD_ID_WIDTH=0x00000000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_M_AXI_WRITE_CONNECTIVITY=0x000000010000000100000001,C_M_AXI_READ_CONNECTIVITY=0x000000010000000100000001,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=0x00000001,C_S_AXI_WRITE_ACCEPTANCE=0x00000001,C_S_AXI_READ_ACCEPTANCE=0x00000001,C_M_AXI_WRITE_ISSUING=0x000000010000000100000001,C_M_AXI_READ_ISSUING=0x000000010000000100000001,C_S_AXI_ARB_PRIORITY=0x00000000,C_M_AXI_SECURE=0x000000000000000000000000,C_CONNECTIVITY_MODE=0}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_crossbar_v2_1_axi_crossbar,Vivado 2015.1" *) 
  vivado_system_xbar_0 xbar
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr({M02_AXI_araddr,M01_AXI_araddr,M00_AXI_araddr}),
        .m_axi_arprot(NLW_xbar_m_axi_arprot_UNCONNECTED[8:0]),
        .m_axi_arready({M02_AXI_arready,M01_AXI_arready,M00_AXI_arready}),
        .m_axi_arvalid({M02_AXI_arvalid,M01_AXI_arvalid,M00_AXI_arvalid}),
        .m_axi_awaddr({M02_AXI_awaddr,M01_AXI_awaddr,M00_AXI_awaddr}),
        .m_axi_awprot(NLW_xbar_m_axi_awprot_UNCONNECTED[8:0]),
        .m_axi_awready({M02_AXI_awready,M01_AXI_awready,M00_AXI_awready}),
        .m_axi_awvalid({M02_AXI_awvalid,M01_AXI_awvalid,M00_AXI_awvalid}),
        .m_axi_bready({M02_AXI_bready,M01_AXI_bready,M00_AXI_bready}),
        .m_axi_bresp({M02_AXI_bresp,M01_AXI_bresp,M00_AXI_bresp}),
        .m_axi_bvalid({M02_AXI_bvalid,M01_AXI_bvalid,M00_AXI_bvalid}),
        .m_axi_rdata({M02_AXI_rdata,M01_AXI_rdata,M00_AXI_rdata}),
        .m_axi_rready({M02_AXI_rready,M01_AXI_rready,M00_AXI_rready}),
        .m_axi_rresp({M02_AXI_rresp,M01_AXI_rresp,M00_AXI_rresp}),
        .m_axi_rvalid({M02_AXI_rvalid,M01_AXI_rvalid,M00_AXI_rvalid}),
        .m_axi_wdata({M02_AXI_wdata,M01_AXI_wdata,M00_AXI_wdata}),
        .m_axi_wready({M02_AXI_wready,M01_AXI_wready,M00_AXI_wready}),
        .m_axi_wstrb({M02_AXI_wstrb,M01_AXI_wstrb,M00_AXI_wstrb}),
        .m_axi_wvalid({M02_AXI_wvalid,M01_AXI_wvalid,M00_AXI_wvalid}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_rst_processing_system7_0_100M_0,proc_sys_reset,{}" *) (* CORE_GENERATION_INFO = "vivado_system_rst_processing_system7_0_100M_0,proc_sys_reset,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=proc_sys_reset,x_ipVersion=5.0,x_ipCoreRevision=7,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_EXT_RST_WIDTH=4,C_AUX_RST_WIDTH=4,C_EXT_RESET_HIGH=0,C_AUX_RESET_HIGH=0,C_NUM_BUS_RST=1,C_NUM_PERP_RST=1,C_NUM_INTERCONNECT_ARESETN=1,C_NUM_PERP_ARESETN=1}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "proc_sys_reset,Vivado 2015.1" *) 
module vivado_system_rst_processing_system7_0_100M_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) input slowest_sync_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ext_reset RST" *) input ext_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) input aux_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mb_rst RST" *) output mb_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) output [0:0]bus_struct_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) output [0:0]peripheral_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) output [0:0]interconnect_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) output [0:0]peripheral_aresetn;

  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  proc_sys_reset U0
       (.aux_reset_in(aux_reset_in),
        .bus_struct_reset(bus_struct_reset),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .mb_reset(mb_reset),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(peripheral_reset),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_xbar_0,axi_crossbar_v2_1_axi_crossbar,{}" *) (* CORE_GENERATION_INFO = "vivado_system_xbar_0,axi_crossbar_v2_1_axi_crossbar,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_crossbar,x_ipVersion=2.1,x_ipCoreRevision=6,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=3,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_PROTOCOL=2,C_NUM_ADDR_RANGES=1,C_M_AXI_BASE_ADDR=0x000000005000200000000000500010000000000050000000,C_M_AXI_ADDR_WIDTH=0x0000000c0000000c0000000c,C_S_AXI_BASE_ID=0x00000000,C_S_AXI_THREAD_ID_WIDTH=0x00000000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_M_AXI_WRITE_CONNECTIVITY=0x000000010000000100000001,C_M_AXI_READ_CONNECTIVITY=0x000000010000000100000001,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=0x00000001,C_S_AXI_WRITE_ACCEPTANCE=0x00000001,C_S_AXI_READ_ACCEPTANCE=0x00000001,C_M_AXI_WRITE_ISSUING=0x000000010000000100000001,C_M_AXI_READ_ISSUING=0x000000010000000100000001,C_S_AXI_ARB_PRIORITY=0x00000000,C_M_AXI_SECURE=0x000000000000000000000000,C_CONNECTIVITY_MODE=0}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "axi_crossbar_v2_1_axi_crossbar,Vivado 2015.1" *) 
module vivado_system_xbar_0
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input [0:0]s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI AWADDR [31:0] [95:64]" *) output [95:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI AWPROT [2:0] [8:6]" *) output [8:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWVALID [0:0] [2:2]" *) output [2:0]m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWREADY [0:0] [2:2]" *) input [2:0]m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI WDATA [31:0] [95:64]" *) output [95:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4], xilinx.com:interface:aximm:1.0 M02_AXI WSTRB [3:0] [11:8]" *) output [11:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WVALID [0:0] [2:2]" *) output [2:0]m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WREADY [0:0] [2:2]" *) input [2:0]m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI BRESP [1:0] [5:4]" *) input [5:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BVALID [0:0] [2:2]" *) input [2:0]m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BREADY [0:0] [2:2]" *) output [2:0]m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI ARADDR [31:0] [95:64]" *) output [95:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI ARPROT [2:0] [8:6]" *) output [8:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARVALID [0:0] [2:2]" *) output [2:0]m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARREADY [0:0] [2:2]" *) input [2:0]m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI RDATA [31:0] [95:64]" *) input [95:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI RRESP [1:0] [5:4]" *) input [5:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RVALID [0:0] [2:2]" *) input [2:0]m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RREADY [0:0] [2:2]" *) output [2:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [11:0]\^m_axi_araddr ;
  wire [2:0]\^m_axi_arprot ;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [95:76]\^m_axi_awaddr ;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [5:0]m_axi_bresp;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [5:0]m_axi_rresp;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;

  assign m_axi_araddr[95:76] = \^m_axi_awaddr [95:76];
  assign m_axi_araddr[75:64] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[63:44] = \^m_axi_awaddr [95:76];
  assign m_axi_araddr[43:32] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[31:12] = \^m_axi_awaddr [95:76];
  assign m_axi_araddr[11:0] = \^m_axi_araddr [11:0];
  assign m_axi_arprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_awaddr[95:76] = \^m_axi_awaddr [95:76];
  assign m_axi_awaddr[75:64] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[63:44] = \^m_axi_awaddr [95:76];
  assign m_axi_awaddr[43:32] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[31:12] = \^m_axi_awaddr [95:76];
  assign m_axi_awaddr[11:0] = \^m_axi_araddr [11:0];
  assign m_axi_awprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_wdata[95:64] = s_axi_wdata;
  assign m_axi_wdata[63:32] = s_axi_wdata;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[11:8] = s_axi_wstrb;
  assign m_axi_wstrb[7:4] = s_axi_wstrb;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  axi_crossbar_v2_1_axi_crossbar inst
       (.Q({\^m_axi_arprot ,\^m_axi_awaddr ,\^m_axi_araddr }),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[31] ({s_axi_rdata,s_axi_rresp}));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_xillybus_ip_0_0,xillybus_ip,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xillybus_ip,Vivado 2015.1" *) 
module vivado_system_xillybus_ip_0_0
   (S_AXI_ACLK,
    S_AXI_ARESETN,
    Interrupt,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    S_AXI_BREADY,
    S_AXI_ARADDR,
    S_AXI_ARVALID,
    S_AXI_RREADY,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_WREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_AWREADY,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    xillybus_bus_clk,
    xillybus_bus_rst_n,
    xillybus_S_AXI_AWADDR,
    xillybus_S_AXI_AWVALID,
    xillybus_S_AXI_WDATA,
    xillybus_S_AXI_WSTRB,
    xillybus_S_AXI_WVALID,
    xillybus_S_AXI_BREADY,
    xillybus_S_AXI_ARADDR,
    xillybus_S_AXI_ARVALID,
    xillybus_S_AXI_RREADY,
    xillybus_S_AXI_ARREADY,
    xillybus_S_AXI_RDATA,
    xillybus_S_AXI_RRESP,
    xillybus_S_AXI_RVALID,
    xillybus_S_AXI_WREADY,
    xillybus_S_AXI_BRESP,
    xillybus_S_AXI_BVALID,
    xillybus_S_AXI_AWREADY,
    xillybus_M_AXI_ARREADY,
    xillybus_M_AXI_ARVALID,
    xillybus_M_AXI_ARADDR,
    xillybus_M_AXI_ARLEN,
    xillybus_M_AXI_ARSIZE,
    xillybus_M_AXI_ARBURST,
    xillybus_M_AXI_ARPROT,
    xillybus_M_AXI_ARCACHE,
    xillybus_M_AXI_RREADY,
    xillybus_M_AXI_RVALID,
    xillybus_M_AXI_RDATA,
    xillybus_M_AXI_RRESP,
    xillybus_M_AXI_RLAST,
    xillybus_M_AXI_AWREADY,
    xillybus_M_AXI_AWVALID,
    xillybus_M_AXI_AWADDR,
    xillybus_M_AXI_AWLEN,
    xillybus_M_AXI_AWSIZE,
    xillybus_M_AXI_AWBURST,
    xillybus_M_AXI_AWPROT,
    xillybus_M_AXI_AWCACHE,
    xillybus_M_AXI_WREADY,
    xillybus_M_AXI_WVALID,
    xillybus_M_AXI_WDATA,
    xillybus_M_AXI_WSTRB,
    xillybus_M_AXI_WLAST,
    xillybus_M_AXI_BREADY,
    xillybus_M_AXI_BVALID,
    xillybus_M_AXI_BRESP,
    xillybus_host_interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_signal_clock CLK" *) input S_AXI_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_signal_reset RST" *) input S_AXI_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 signal_interrupt INTERRUPT" *) output Interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]S_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input S_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]S_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]S_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input S_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input S_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]S_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input S_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input S_AXI_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output S_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]S_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]S_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output S_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output S_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]S_AXI_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output S_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output S_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axi_signal_clock CLK" *) input m_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axi_signal_reset RST" *) input m_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARLEN" *) output [3:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARSIZE" *) output [2:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARBURST" *) output [1:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARCACHE" *) output [3:0]m_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [63:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RLAST" *) input m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWLEN" *) output [3:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWCACHE" *) output [3:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [63:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [7:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WLAST" *) output m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  output xillybus_bus_clk;
  output xillybus_bus_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI AWADDR" *) output [31:0]xillybus_S_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI AWVALID" *) output xillybus_S_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI WDATA" *) output [31:0]xillybus_S_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI WSTRB" *) output [3:0]xillybus_S_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI WVALID" *) output xillybus_S_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI BREADY" *) output xillybus_S_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI ARADDR" *) output [31:0]xillybus_S_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI ARVALID" *) output xillybus_S_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI RREADY" *) output xillybus_S_AXI_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI ARREADY" *) input xillybus_S_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI RDATA" *) input [31:0]xillybus_S_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI RRESP" *) input [1:0]xillybus_S_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI RVALID" *) input xillybus_S_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI WREADY" *) input xillybus_S_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI BRESP" *) input [1:0]xillybus_S_AXI_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI BVALID" *) input xillybus_S_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_S_AXI AWREADY" *) input xillybus_S_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARREADY" *) output xillybus_M_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARVALID" *) input xillybus_M_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARADDR" *) input [31:0]xillybus_M_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARLEN" *) input [3:0]xillybus_M_AXI_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARSIZE" *) input [2:0]xillybus_M_AXI_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARBURST" *) input [1:0]xillybus_M_AXI_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARPROT" *) input [2:0]xillybus_M_AXI_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI ARCACHE" *) input [3:0]xillybus_M_AXI_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI RREADY" *) input xillybus_M_AXI_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI RVALID" *) output xillybus_M_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI RDATA" *) output [63:0]xillybus_M_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI RRESP" *) output [1:0]xillybus_M_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI RLAST" *) output xillybus_M_AXI_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWREADY" *) output xillybus_M_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWVALID" *) input xillybus_M_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWADDR" *) input [31:0]xillybus_M_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWLEN" *) input [3:0]xillybus_M_AXI_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWSIZE" *) input [2:0]xillybus_M_AXI_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWBURST" *) input [1:0]xillybus_M_AXI_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWPROT" *) input [2:0]xillybus_M_AXI_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI AWCACHE" *) input [3:0]xillybus_M_AXI_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI WREADY" *) output xillybus_M_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI WVALID" *) input xillybus_M_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI WDATA" *) input [63:0]xillybus_M_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI WSTRB" *) input [7:0]xillybus_M_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI WLAST" *) input xillybus_M_AXI_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI BREADY" *) input xillybus_M_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI BVALID" *) output xillybus_M_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 xillybus_M_AXI BRESP" *) output [1:0]xillybus_M_AXI_BRESP;
  input xillybus_host_interrupt;

  wire S_AXI_ACLK;
  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_RREADY;
  wire [31:0]S_AXI_WDATA;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire m_axi_aclk;
  wire m_axi_aresetn;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]xillybus_M_AXI_ARADDR;
  wire [1:0]xillybus_M_AXI_ARBURST;
  wire [3:0]xillybus_M_AXI_ARCACHE;
  wire [3:0]xillybus_M_AXI_ARLEN;
  wire [2:0]xillybus_M_AXI_ARPROT;
  wire [2:0]xillybus_M_AXI_ARSIZE;
  wire xillybus_M_AXI_ARVALID;
  wire [31:0]xillybus_M_AXI_AWADDR;
  wire [1:0]xillybus_M_AXI_AWBURST;
  wire [3:0]xillybus_M_AXI_AWCACHE;
  wire [3:0]xillybus_M_AXI_AWLEN;
  wire [2:0]xillybus_M_AXI_AWPROT;
  wire [2:0]xillybus_M_AXI_AWSIZE;
  wire xillybus_M_AXI_AWVALID;
  wire xillybus_M_AXI_BREADY;
  wire xillybus_M_AXI_RREADY;
  wire [63:0]xillybus_M_AXI_WDATA;
  wire xillybus_M_AXI_WLAST;
  wire [7:0]xillybus_M_AXI_WSTRB;
  wire xillybus_M_AXI_WVALID;
  wire xillybus_S_AXI_ARREADY;
  wire xillybus_S_AXI_AWREADY;
  wire [1:0]xillybus_S_AXI_BRESP;
  wire xillybus_S_AXI_BVALID;
  wire [31:0]xillybus_S_AXI_RDATA;
  wire [1:0]xillybus_S_AXI_RRESP;
  wire xillybus_S_AXI_RVALID;
  wire xillybus_S_AXI_WREADY;
  wire xillybus_bus_rst_n;
  wire xillybus_host_interrupt;

  assign Interrupt = xillybus_host_interrupt;
  assign S_AXI_ARREADY = xillybus_S_AXI_ARREADY;
  assign S_AXI_AWREADY = xillybus_S_AXI_AWREADY;
  assign S_AXI_BRESP[1:0] = xillybus_S_AXI_BRESP;
  assign S_AXI_BVALID = xillybus_S_AXI_BVALID;
  assign S_AXI_RDATA[31:0] = xillybus_S_AXI_RDATA;
  assign S_AXI_RRESP[1:0] = xillybus_S_AXI_RRESP;
  assign S_AXI_RVALID = xillybus_S_AXI_RVALID;
  assign S_AXI_WREADY = xillybus_S_AXI_WREADY;
  assign m_axi_araddr[31:0] = xillybus_M_AXI_ARADDR;
  assign m_axi_arburst[1:0] = xillybus_M_AXI_ARBURST;
  assign m_axi_arcache[3:0] = xillybus_M_AXI_ARCACHE;
  assign m_axi_arlen[3:0] = xillybus_M_AXI_ARLEN;
  assign m_axi_arprot[2:0] = xillybus_M_AXI_ARPROT;
  assign m_axi_arsize[2:0] = xillybus_M_AXI_ARSIZE;
  assign m_axi_arvalid = xillybus_M_AXI_ARVALID;
  assign m_axi_awaddr[31:0] = xillybus_M_AXI_AWADDR;
  assign m_axi_awburst[1:0] = xillybus_M_AXI_AWBURST;
  assign m_axi_awcache[3:0] = xillybus_M_AXI_AWCACHE;
  assign m_axi_awlen[3:0] = xillybus_M_AXI_AWLEN;
  assign m_axi_awprot[2:0] = xillybus_M_AXI_AWPROT;
  assign m_axi_awsize[2:0] = xillybus_M_AXI_AWSIZE;
  assign m_axi_awvalid = xillybus_M_AXI_AWVALID;
  assign m_axi_bready = xillybus_M_AXI_BREADY;
  assign m_axi_rready = xillybus_M_AXI_RREADY;
  assign m_axi_wdata[63:0] = xillybus_M_AXI_WDATA;
  assign m_axi_wlast = xillybus_M_AXI_WLAST;
  assign m_axi_wstrb[7:0] = xillybus_M_AXI_WSTRB;
  assign m_axi_wvalid = xillybus_M_AXI_WVALID;
  assign xillybus_M_AXI_ARREADY = m_axi_arready;
  assign xillybus_M_AXI_AWREADY = m_axi_awready;
  assign xillybus_M_AXI_BRESP[1:0] = m_axi_bresp;
  assign xillybus_M_AXI_BVALID = m_axi_bvalid;
  assign xillybus_M_AXI_RDATA[63:0] = m_axi_rdata;
  assign xillybus_M_AXI_RLAST = m_axi_rlast;
  assign xillybus_M_AXI_RRESP[1:0] = m_axi_rresp;
  assign xillybus_M_AXI_RVALID = m_axi_rvalid;
  assign xillybus_M_AXI_WREADY = m_axi_wready;
  assign xillybus_S_AXI_ARADDR[31:0] = S_AXI_ARADDR;
  assign xillybus_S_AXI_ARVALID = S_AXI_ARVALID;
  assign xillybus_S_AXI_AWADDR[31:0] = S_AXI_AWADDR;
  assign xillybus_S_AXI_AWVALID = S_AXI_AWVALID;
  assign xillybus_S_AXI_BREADY = S_AXI_BREADY;
  assign xillybus_S_AXI_RREADY = S_AXI_RREADY;
  assign xillybus_S_AXI_WDATA[31:0] = S_AXI_WDATA;
  assign xillybus_S_AXI_WSTRB[3:0] = S_AXI_WSTRB;
  assign xillybus_S_AXI_WVALID = S_AXI_WVALID;
  assign xillybus_bus_clk = S_AXI_ACLK;
  xillybus_ip inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .xillybus_bus_rst_n(xillybus_bus_rst_n));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_xillybus_lite_0_0,xillybus_lite,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xillybus_lite,Vivado 2015.1" *) 
module vivado_system_xillybus_lite_0_0
   (S_AXI_ACLK,
    S_AXI_ARESETN,
    S_AXI_AWVALID,
    S_AXI_WVALID,
    S_AXI_BREADY,
    S_AXI_ARVALID,
    S_AXI_RREADY,
    user_irq,
    S_AXI_ARREADY,
    S_AXI_RVALID,
    S_AXI_WREADY,
    S_AXI_BVALID,
    S_AXI_AWREADY,
    host_interrupt,
    user_clk,
    user_wren,
    user_rden,
    S_AXI_AWADDR,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_ARADDR,
    user_rd_data,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_BRESP,
    user_wstrb,
    user_wr_data,
    user_addr);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_clk CLK" *) input S_AXI_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_resetn RST" *) input S_AXI_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input S_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input S_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input S_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input S_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input S_AXI_RREADY;
  input user_irq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output S_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output S_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output S_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output S_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output S_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 host_interrupt INTERRUPT" *) output host_interrupt;
  output user_clk;
  output user_wren;
  output user_rden;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]S_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]S_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]S_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]S_AXI_ARADDR;
  input [31:0]user_rd_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]S_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]S_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]S_AXI_BRESP;
  output [3:0]user_wstrb;
  output [31:0]user_wr_data;
  output [31:0]user_addr;

  wire S_AXI_ACLK;
  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire host_interrupt;
  wire [31:0]user_addr;
  wire user_clk;
  wire user_irq;
  wire [31:0]user_rd_data;
  wire user_rden;
  wire [31:0]user_wr_data;
  wire user_wren;
  wire [3:0]user_wstrb;

  (* black_box = "1" *) 
  xillybus_lite inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BRESP(S_AXI_BRESP),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RRESP(S_AXI_RRESP),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WSTRB(S_AXI_WSTRB),
        .S_AXI_WVALID(S_AXI_WVALID),
        .host_interrupt(host_interrupt),
        .user_addr(user_addr),
        .user_clk(user_clk),
        .user_irq(user_irq),
        .user_rd_data(user_rd_data),
        .user_rden(user_rden),
        .user_wr_data(user_wr_data),
        .user_wren(user_wren),
        .user_wstrb(user_wstrb));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_xillyvga_0_0,xillyvga,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xillyvga,Vivado 2015.1" *) 
module vivado_system_xillyvga_0_0
   (S_AXI_ACLK,
    S_AXI_ARADDR,
    S_AXI_ARESETN,
    S_AXI_ARVALID,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_BREADY,
    S_AXI_RREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    clk_in,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_arready,
    m_axi_awready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rdata,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_wready,
    S_AXI_ARREADY,
    S_AXI_AWREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_WREADY,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arlen,
    m_axi_arprot,
    m_axi_arsize,
    m_axi_arvalid,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awlen,
    m_axi_awprot,
    m_axi_awsize,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_rready,
    m_axi_wdata,
    m_axi_wlast,
    m_axi_wstrb,
    m_axi_wvalid,
    vga_clk,
    vga_blue,
    vga_green,
    vga_hsync,
    vga_red,
    vga_vsync,
    vga_de);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_signal_clock CLK" *) input S_AXI_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]S_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_signal_reset RST" *) input S_AXI_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input S_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]S_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input S_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input S_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input S_AXI_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]S_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]S_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input S_AXI_WVALID;
  input clk_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axi_signal_clock CLK" *) input m_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axi_signal_reset RST" *) input m_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RLAST" *) input m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output S_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output S_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]S_AXI_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output S_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]S_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]S_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output S_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output S_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARBURST" *) output [1:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARCACHE" *) output [3:0]m_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARLEN" *) output [3:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARSIZE" *) output [2:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWCACHE" *) output [3:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWLEN" *) output [3:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WLAST" *) output m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  output vga_clk;
  output [7:0]vga_blue;
  output [7:0]vga_green;
  output vga_hsync;
  output [7:0]vga_red;
  output vga_vsync;
  output vga_de;

  wire S_AXI_ACLK;
  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire clk_in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire m_axi_aresetn;
  wire [3:0]m_axi_arlen;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [3:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [7:0]vga_blue;
  wire vga_clk;
  wire vga_de;
  wire [7:0]vga_green;
  wire vga_hsync;
  wire [7:0]vga_red;
  wire vga_vsync;

  xillyvga inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BRESP(S_AXI_BRESP),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RRESP(S_AXI_RRESP),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WSTRB(S_AXI_WSTRB),
        .S_AXI_WVALID(S_AXI_WVALID),
        .clk_in(clk_in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_aresetn(m_axi_aresetn),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .vga_blue(vga_blue),
        .vga_clk(vga_clk),
        .vga_de(vga_de),
        .vga_green(vga_green),
        .vga_hsync(vga_hsync),
        .vga_red(vga_red),
        .vga_vsync(vga_vsync));
endmodule

(* CHECK_LICENSE_TYPE = "vivado_system_xlconcat_0_0,xlconcat,{}" *) (* CORE_GENERATION_INFO = "vivado_system_xlconcat_0_0,xlconcat,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=xlconcat,x_ipVersion=2.1,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,IN0_WIDTH=1,IN1_WIDTH=1,IN2_WIDTH=1,IN3_WIDTH=1,IN4_WIDTH=1,IN5_WIDTH=1,IN6_WIDTH=1,IN7_WIDTH=1,IN8_WIDTH=1,IN9_WIDTH=1,IN10_WIDTH=1,IN11_WIDTH=1,IN12_WIDTH=1,IN13_WIDTH=1,IN14_WIDTH=1,IN15_WIDTH=1,IN16_WIDTH=1,IN17_WIDTH=1,IN18_WIDTH=1,IN19_WIDTH=1,IN20_WIDTH=1,IN21_WIDTH=1,IN22_WIDTH=1,IN23_WIDTH=1,IN24_WIDTH=1,IN25_WIDTH=1,IN26_WIDTH=1,IN27_WIDTH=1,IN28_WIDTH=1,IN29_WIDTH=1,IN30_WIDTH=1,IN31_WIDTH=1,dout_width=16,NUM_PORTS=16}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "xlconcat,Vivado 2015.1" *) 
module vivado_system_xlconcat_0_0
   (In0,
    In1,
    In2,
    In3,
    In4,
    In5,
    In6,
    In7,
    In8,
    In9,
    In10,
    In11,
    In12,
    In13,
    In14,
    In15,
    dout);
  input [0:0]In0;
  input [0:0]In1;
  input [0:0]In2;
  input [0:0]In3;
  input [0:0]In4;
  input [0:0]In5;
  input [0:0]In6;
  input [0:0]In7;
  input [0:0]In8;
  input [0:0]In9;
  input [0:0]In10;
  input [0:0]In11;
  input [0:0]In12;
  input [0:0]In13;
  input [0:0]In14;
  input [0:0]In15;
  output [15:0]dout;

  wire [0:0]In0;
  wire [0:0]In1;
  wire [0:0]In10;
  wire [0:0]In11;
  wire [0:0]In12;
  wire [0:0]In13;
  wire [0:0]In14;
  wire [0:0]In15;
  wire [0:0]In2;
  wire [0:0]In3;
  wire [0:0]In4;
  wire [0:0]In5;
  wire [0:0]In6;
  wire [0:0]In7;
  wire [0:0]In8;
  wire [0:0]In9;

  assign dout[15] = In15;
  assign dout[14] = In14;
  assign dout[13] = In13;
  assign dout[12] = In12;
  assign dout[11] = In11;
  assign dout[10] = In10;
  assign dout[9] = In9;
  assign dout[8] = In8;
  assign dout[7] = In7;
  assign dout[6] = In6;
  assign dout[5] = In5;
  assign dout[4] = In4;
  assign dout[3] = In3;
  assign dout[2] = In2;
  assign dout[1] = In1;
  assign dout[0] = In0;
endmodule

module xilly_reader
   (user_r_read_32_eof,
    din,
    user_r_read_32_open,
    bus_clk,
    capture_full,
    user_r_read_32_empty,
    \capture_data_retimed_reg[15]_i_3 ,
    \capture_data_retimed_reg[31]_i_3 ,
    fifo_32_i_34);
  output user_r_read_32_eof;
  output [31:0]din;
  input user_r_read_32_open;
  input bus_clk;
  input capture_full;
  input user_r_read_32_empty;
  input \capture_data_retimed_reg[15]_i_3 ;
  input \capture_data_retimed_reg[31]_i_3 ;
  input fifo_32_i_34;

  wire [31:0]\adProc/data_reg ;
  wire bus_clk;
  wire \capture_data_retimed_reg[15]_i_3 ;
  wire \capture_data_retimed_reg[31]_i_3 ;
  wire \capture_data_retimed_reg_n_0_[0] ;
  wire \capture_data_retimed_reg_n_0_[10] ;
  wire \capture_data_retimed_reg_n_0_[11] ;
  wire \capture_data_retimed_reg_n_0_[12] ;
  wire \capture_data_retimed_reg_n_0_[13] ;
  wire \capture_data_retimed_reg_n_0_[14] ;
  wire \capture_data_retimed_reg_n_0_[15] ;
  wire \capture_data_retimed_reg_n_0_[16] ;
  wire \capture_data_retimed_reg_n_0_[17] ;
  wire \capture_data_retimed_reg_n_0_[18] ;
  wire \capture_data_retimed_reg_n_0_[19] ;
  wire \capture_data_retimed_reg_n_0_[1] ;
  wire \capture_data_retimed_reg_n_0_[20] ;
  wire \capture_data_retimed_reg_n_0_[21] ;
  wire \capture_data_retimed_reg_n_0_[22] ;
  wire \capture_data_retimed_reg_n_0_[23] ;
  wire \capture_data_retimed_reg_n_0_[24] ;
  wire \capture_data_retimed_reg_n_0_[25] ;
  wire \capture_data_retimed_reg_n_0_[26] ;
  wire \capture_data_retimed_reg_n_0_[27] ;
  wire \capture_data_retimed_reg_n_0_[28] ;
  wire \capture_data_retimed_reg_n_0_[29] ;
  wire \capture_data_retimed_reg_n_0_[2] ;
  wire \capture_data_retimed_reg_n_0_[30] ;
  wire \capture_data_retimed_reg_n_0_[31] ;
  wire \capture_data_retimed_reg_n_0_[3] ;
  wire \capture_data_retimed_reg_n_0_[4] ;
  wire \capture_data_retimed_reg_n_0_[5] ;
  wire \capture_data_retimed_reg_n_0_[6] ;
  wire \capture_data_retimed_reg_n_0_[7] ;
  wire \capture_data_retimed_reg_n_0_[8] ;
  wire \capture_data_retimed_reg_n_0_[9] ;
  wire capture_full;
  wire capture_has_been_full;
  wire capture_has_been_full_i_1_n_0;
  wire capture_has_been_nonfull;
  wire capture_has_been_nonfull_i_1_n_0;
  wire capture_open;
  wire [31:0]din;
  wire fifo_32_i_34;
  wire [31:0]processed_data;
  wire user_r_read_32_empty;
  wire user_r_read_32_eof;
  wire user_r_read_32_open;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[0]_i_1 
       (.I0(\adProc/data_reg [0]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[0]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[10]_i_1 
       (.I0(\adProc/data_reg [10]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[10]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[11]_i_1 
       (.I0(\adProc/data_reg [11]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[11]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[12]_i_1 
       (.I0(\adProc/data_reg [12]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[12]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[13]_i_1 
       (.I0(\adProc/data_reg [13]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[13]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[13]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [13]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[14]_i_1 
       (.I0(\adProc/data_reg [14]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[14]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[14]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [14]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[15]_i_1 
       (.I0(\adProc/data_reg [15]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[15]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[15]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [15]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[16]_i_1 
       (.I0(\adProc/data_reg [16]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[16]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[16]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [16]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[17]_i_1 
       (.I0(\adProc/data_reg [17]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[17]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[17]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [17]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[18]_i_1 
       (.I0(\adProc/data_reg [18]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[18]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[18]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [18]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[19]_i_1 
       (.I0(\adProc/data_reg [19]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[19]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[19]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [19]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[1]_i_1 
       (.I0(\adProc/data_reg [1]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[1]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[20]_i_1 
       (.I0(\adProc/data_reg [20]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[20]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[20]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [20]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[21]_i_1 
       (.I0(\adProc/data_reg [21]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[21]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[21]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [21]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[22]_i_1 
       (.I0(\adProc/data_reg [22]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[22]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[22]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [22]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[23]_i_1 
       (.I0(\adProc/data_reg [23]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[23]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[23]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [23]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[24]_i_1 
       (.I0(\adProc/data_reg [24]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[24]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[24]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [24]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[25]_i_1 
       (.I0(\adProc/data_reg [25]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[25]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[25]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [25]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[26]_i_1 
       (.I0(\adProc/data_reg [26]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[26]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[26]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [26]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[27]_i_1 
       (.I0(\adProc/data_reg [27]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[27]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[27]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [27]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[28]_i_1 
       (.I0(\adProc/data_reg [28]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[28]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[28]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [28]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[29]_i_1 
       (.I0(\adProc/data_reg [29]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[29]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[29]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [29]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[2]_i_1 
       (.I0(\adProc/data_reg [2]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[2]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[30]_i_1 
       (.I0(\adProc/data_reg [30]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[30]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[30]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [30]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[31]_i_1 
       (.I0(\adProc/data_reg [31]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[31]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[31]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[31]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [31]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[3]_i_1 
       (.I0(\adProc/data_reg [3]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[3]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[4]_i_1 
       (.I0(\adProc/data_reg [4]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[4]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[5]_i_1 
       (.I0(\adProc/data_reg [5]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[5]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[6]_i_1 
       (.I0(\adProc/data_reg [6]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[6]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[7]_i_1 
       (.I0(\adProc/data_reg [7]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[7]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[8]_i_1 
       (.I0(\adProc/data_reg [8]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[8]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[9]_i_1 
       (.I0(\adProc/data_reg [9]),
        .I1(1'b0),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(processed_data[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \capture_data_retimed[9]_i_2 
       (.I0(1'b0),
        .I1(\capture_data_retimed_reg[15]_i_3 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\adProc/data_reg [9]));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[0] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[0]),
        .Q(\capture_data_retimed_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[10] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[10]),
        .Q(\capture_data_retimed_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[11] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[11]),
        .Q(\capture_data_retimed_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[12] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[12]),
        .Q(\capture_data_retimed_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[13] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[13]),
        .Q(\capture_data_retimed_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[14] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[14]),
        .Q(\capture_data_retimed_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[15] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[15]),
        .Q(\capture_data_retimed_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[16] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[16]),
        .Q(\capture_data_retimed_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[17] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[17]),
        .Q(\capture_data_retimed_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[18] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[18]),
        .Q(\capture_data_retimed_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[19] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[19]),
        .Q(\capture_data_retimed_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[1] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[1]),
        .Q(\capture_data_retimed_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[20] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[20]),
        .Q(\capture_data_retimed_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[21] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[21]),
        .Q(\capture_data_retimed_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[22] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[22]),
        .Q(\capture_data_retimed_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[23] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[23]),
        .Q(\capture_data_retimed_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[24] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[24]),
        .Q(\capture_data_retimed_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[25] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[25]),
        .Q(\capture_data_retimed_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[26] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[26]),
        .Q(\capture_data_retimed_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[27] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[27]),
        .Q(\capture_data_retimed_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[28] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[28]),
        .Q(\capture_data_retimed_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[29] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[29]),
        .Q(\capture_data_retimed_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[2] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[2]),
        .Q(\capture_data_retimed_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[30] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[30]),
        .Q(\capture_data_retimed_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[31] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[31]),
        .Q(\capture_data_retimed_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[3] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[3]),
        .Q(\capture_data_retimed_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[4] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[4]),
        .Q(\capture_data_retimed_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[5] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[5]),
        .Q(\capture_data_retimed_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[6] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[6]),
        .Q(\capture_data_retimed_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[7] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[7]),
        .Q(\capture_data_retimed_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[8] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[8]),
        .Q(\capture_data_retimed_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \capture_data_retimed_reg[9] 
       (.C(bus_clk),
        .CE(1'b1),
        .D(processed_data[9]),
        .Q(\capture_data_retimed_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    capture_has_been_full_i_1
       (.I0(capture_has_been_full),
        .I1(capture_open),
        .I2(capture_has_been_nonfull),
        .I3(capture_full),
        .O(capture_has_been_full_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    capture_has_been_full_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(capture_has_been_full_i_1_n_0),
        .Q(capture_has_been_full),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    capture_has_been_nonfull_i_1
       (.I0(capture_has_been_nonfull),
        .I1(capture_open),
        .I2(capture_full),
        .O(capture_has_been_nonfull_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    capture_has_been_nonfull_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(capture_has_been_nonfull_i_1_n_0),
        .Q(capture_has_been_nonfull),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    capture_open_reg
       (.C(bus_clk),
        .CE(1'b1),
        .D(user_r_read_32_open),
        .Q(capture_open),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_10
       (.I0(\capture_data_retimed_reg_n_0_[23] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[23]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_11
       (.I0(\capture_data_retimed_reg_n_0_[22] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[22]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_12
       (.I0(\capture_data_retimed_reg_n_0_[21] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[21]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_13
       (.I0(\capture_data_retimed_reg_n_0_[20] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[20]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_14
       (.I0(\capture_data_retimed_reg_n_0_[19] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[19]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_15
       (.I0(\capture_data_retimed_reg_n_0_[18] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[18]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_16
       (.I0(\capture_data_retimed_reg_n_0_[17] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[17]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_17
       (.I0(\capture_data_retimed_reg_n_0_[16] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[16]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_18
       (.I0(\capture_data_retimed_reg_n_0_[15] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[15]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_19
       (.I0(\capture_data_retimed_reg_n_0_[14] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[14]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_2
       (.I0(\capture_data_retimed_reg_n_0_[31] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[31]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_20
       (.I0(\capture_data_retimed_reg_n_0_[13] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[13]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_21
       (.I0(\capture_data_retimed_reg_n_0_[12] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_22
       (.I0(\capture_data_retimed_reg_n_0_[11] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_23
       (.I0(\capture_data_retimed_reg_n_0_[10] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_24
       (.I0(\capture_data_retimed_reg_n_0_[9] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_25
       (.I0(\capture_data_retimed_reg_n_0_[8] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_26
       (.I0(\capture_data_retimed_reg_n_0_[7] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_27
       (.I0(\capture_data_retimed_reg_n_0_[6] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_28
       (.I0(\capture_data_retimed_reg_n_0_[5] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_29
       (.I0(\capture_data_retimed_reg_n_0_[4] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_3
       (.I0(\capture_data_retimed_reg_n_0_[30] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[30]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_30
       (.I0(\capture_data_retimed_reg_n_0_[3] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_31
       (.I0(\capture_data_retimed_reg_n_0_[2] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_32
       (.I0(\capture_data_retimed_reg_n_0_[1] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_33
       (.I0(\capture_data_retimed_reg_n_0_[0] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_4
       (.I0(\capture_data_retimed_reg_n_0_[29] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[29]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_5
       (.I0(\capture_data_retimed_reg_n_0_[28] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[28]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_6
       (.I0(\capture_data_retimed_reg_n_0_[27] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[27]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_7
       (.I0(\capture_data_retimed_reg_n_0_[26] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[26]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_8
       (.I0(\capture_data_retimed_reg_n_0_[25] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[25]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    fifo_32_i_9
       (.I0(\capture_data_retimed_reg_n_0_[24] ),
        .I1(fifo_32_i_34),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(din[24]));
  LUT2 #(
    .INIT(4'h8)) 
    xillybus_core_ins_i_1
       (.I0(user_r_read_32_empty),
        .I1(capture_has_been_full),
        .O(user_r_read_32_eof));
endmodule

module xillybus
   (\play_shreg_reg[15] ,
    \FSM_sequential_state_reg[3] ,
    \FSM_sequential_state_reg[3]_0 ,
    srst03_out,
    user_r_read_32_open,
    srst0,
    GPIO_0_tri_o,
    GPIO_0_tri_t,
    bus_clk,
    GPIO_LED,
    quiesce,
    user_r_audio_rden,
    user_r_read_32_rden,
    user_r_read_8_rden,
    user_r_smb_rden,
    user_w_audio_data,
    user_w_audio_wren,
    user_w_smb_data,
    user_w_smb_open,
    user_w_smb_wren,
    user_w_write_8_data,
    user_w_write_8_wren,
    vga4_red,
    vga4_green,
    vga4_blue,
    vga_hsync,
    vga_vsync,
    GPIO_0_tri_i,
    clk_100_IBUF_BUFG,
    user_r_audio_data,
    user_r_audio_empty,
    user_r_read_32_data,
    user_r_read_32_empty,
    user_r_read_32_eof,
    user_r_read_8_data,
    user_r_read_8_empty,
    user_r_smb_data,
    user_r_smb_empty,
    user_w_audio_full,
    user_w_smb_full,
    user_w_write_8_full,
    otg_oc_IBUF);
  output \play_shreg_reg[15] ;
  output \FSM_sequential_state_reg[3] ;
  output \FSM_sequential_state_reg[3]_0 ;
  output srst03_out;
  output user_r_read_32_open;
  output srst0;
  output [55:0]GPIO_0_tri_o;
  output [55:0]GPIO_0_tri_t;
  output bus_clk;
  output [3:0]GPIO_LED;
  output quiesce;
  output user_r_audio_rden;
  output user_r_read_32_rden;
  output user_r_read_8_rden;
  output user_r_smb_rden;
  output [31:0]user_w_audio_data;
  output user_w_audio_wren;
  output [7:0]user_w_smb_data;
  output user_w_smb_open;
  output user_w_smb_wren;
  output [7:0]user_w_write_8_data;
  output user_w_write_8_wren;
  output [3:0]vga4_red;
  output [3:0]vga4_green;
  output [3:0]vga4_blue;
  output vga_hsync;
  output vga_vsync;
  input [55:0]GPIO_0_tri_i;
  input clk_100_IBUF_BUFG;
  input [31:0]user_r_audio_data;
  input user_r_audio_empty;
  input [31:0]user_r_read_32_data;
  input user_r_read_32_empty;
  input user_r_read_32_eof;
  input [7:0]user_r_read_8_data;
  input user_r_read_8_empty;
  input [7:0]user_r_smb_data;
  input user_r_smb_empty;
  input user_w_audio_full;
  input user_w_smb_full;
  input user_w_write_8_full;
  input otg_oc_IBUF;

  wire \FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_0 ;
  wire [55:0]GPIO_0_tri_i;
  wire [55:0]GPIO_0_tri_o;
  wire [55:0]GPIO_0_tri_t;
  wire [3:0]GPIO_LED;
  wire [31:0]M_AXI_ACP_ARADDR;
  wire [1:0]M_AXI_ACP_ARBURST;
  wire [3:0]M_AXI_ACP_ARCACHE;
  wire [3:0]M_AXI_ACP_ARLEN;
  wire [2:0]M_AXI_ACP_ARPROT;
  wire M_AXI_ACP_ARREADY;
  wire [2:0]M_AXI_ACP_ARSIZE;
  wire M_AXI_ACP_ARVALID;
  wire [31:0]M_AXI_ACP_AWADDR;
  wire [1:0]M_AXI_ACP_AWBURST;
  wire [3:0]M_AXI_ACP_AWCACHE;
  wire [3:0]M_AXI_ACP_AWLEN;
  wire [2:0]M_AXI_ACP_AWPROT;
  wire M_AXI_ACP_AWREADY;
  wire [2:0]M_AXI_ACP_AWSIZE;
  wire M_AXI_ACP_AWVALID;
  wire M_AXI_ACP_BREADY;
  wire [1:0]M_AXI_ACP_BRESP;
  wire M_AXI_ACP_BVALID;
  wire [63:0]M_AXI_ACP_RDATA;
  wire M_AXI_ACP_RLAST;
  wire M_AXI_ACP_RREADY;
  wire [1:0]M_AXI_ACP_RRESP;
  wire M_AXI_ACP_RVALID;
  wire [63:0]M_AXI_ACP_WDATA;
  wire M_AXI_ACP_WLAST;
  wire M_AXI_ACP_WREADY;
  wire [7:0]M_AXI_ACP_WSTRB;
  wire M_AXI_ACP_WVALID;
  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire bus_clk;
  wire bus_rst_n;
  wire clk_100_IBUF_BUFG;
  wire host_interrupt;
  wire otg_oc_IBUF;
  wire \play_shreg_reg[15] ;
  wire quiesce;
  wire srst0;
  wire srst03_out;
  wire system_i_n_112;
  wire system_i_n_113;
  wire system_i_n_114;
  wire system_i_n_115;
  wire system_i_n_116;
  wire system_i_n_117;
  wire system_i_n_118;
  wire system_i_n_119;
  wire system_i_n_120;
  wire system_i_n_121;
  wire system_i_n_122;
  wire system_i_n_123;
  wire [31:0]user_r_audio_data;
  wire user_r_audio_empty;
  wire user_r_audio_open;
  wire user_r_audio_rden;
  wire [31:0]user_r_read_32_data;
  wire user_r_read_32_empty;
  wire user_r_read_32_eof;
  wire user_r_read_32_open;
  wire user_r_read_32_rden;
  wire [7:0]user_r_read_8_data;
  wire user_r_read_8_empty;
  wire user_r_read_8_open;
  wire user_r_read_8_rden;
  wire [7:0]user_r_smb_data;
  wire user_r_smb_empty;
  wire user_r_smb_open;
  wire user_r_smb_rden;
  wire [31:0]user_w_audio_data;
  wire user_w_audio_full;
  wire user_w_audio_open;
  wire user_w_audio_wren;
  wire [7:0]user_w_smb_data;
  wire user_w_smb_full;
  wire user_w_smb_open;
  wire user_w_smb_wren;
  wire user_w_write_32_open;
  wire [7:0]user_w_write_8_data;
  wire user_w_write_8_full;
  wire user_w_write_8_open;
  wire user_w_write_8_wren;
  wire [3:0]vga4_blue;
  wire [3:0]vga4_green;
  wire [3:0]vga4_red;
  wire vga_clk;
  wire vga_hsync;
  wire vga_hsync_w;
  wire vga_vsync;
  wire vga_vsync_w;
  wire xillybus_core_ins_n_221;
  wire xillybus_core_ins_n_222;
  wire xillybus_core_ins_n_223;
  wire xillybus_core_ins_n_224;
  wire xillybus_core_ins_n_225;
  wire xillybus_core_ins_n_226;
  wire xillybus_core_ins_n_229;
  wire xillybus_core_ins_n_230;
  wire xillybus_core_ins_n_271;
  wire xillybus_core_ins_n_272;
  wire xillybus_core_ins_n_273;
  wire xillybus_core_ins_n_274;
  wire xillybus_core_ins_n_275;
  wire xillybus_core_ins_n_276;
  wire xillybus_core_ins_n_277;
  wire xillybus_core_ins_n_278;
  wire xillybus_core_ins_n_279;
  wire xillybus_core_ins_n_280;
  wire xillybus_core_ins_n_291;
  wire xillybus_core_ins_n_292;
  wire xillybus_core_ins_n_293;
  wire xillybus_core_ins_n_294;
  wire xillybus_core_ins_n_295;
  wire xillybus_core_ins_n_296;
  wire xillybus_core_ins_n_297;
  wire xillybus_core_ins_n_298;
  wire xillybus_core_ins_n_299;
  wire xillybus_core_ins_n_300;
  wire xillybus_core_ins_n_301;
  wire xillybus_core_ins_n_302;
  wire xillybus_core_ins_n_303;
  wire xillybus_core_ins_n_304;
  wire xillybus_core_ins_n_305;
  wire xillybus_core_ins_n_306;
  wire xillybus_core_ins_n_307;
  wire xillybus_core_ins_n_308;
  wire xillybus_core_ins_n_309;
  wire xillybus_core_ins_n_310;
  wire xillybus_core_ins_n_311;
  wire xillybus_core_ins_n_312;
  wire xillybus_core_ins_n_313;
  wire xillybus_core_ins_n_314;
  wire xillybus_core_ins_n_315;
  wire xillybus_core_ins_n_316;
  wire xillybus_core_ins_n_317;
  wire xillybus_core_ins_n_318;
  wire xillybus_core_ins_n_319;
  wire xillybus_core_ins_n_320;
  wire xillybus_core_ins_n_321;
  wire xillybus_core_ins_n_322;
  wire xillybus_core_ins_n_324;

  LUT2 #(
    .INIT(4'h1)) 
    fifo_32_i_1
       (.I0(user_r_read_32_open),
        .I1(user_w_write_32_open),
        .O(srst03_out));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_8_i_1
       (.I0(user_r_read_8_open),
        .I1(user_w_write_8_open),
        .O(srst0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_i_1
       (.I0(user_r_smb_open),
        .O(\FSM_sequential_state_reg[3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    playback_fifo_i_1
       (.I0(user_w_audio_open),
        .O(\play_shreg_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    record_fifo_i_1
       (.I0(user_r_audio_open),
        .O(\FSM_sequential_state_reg[3] ));
  system system_i
       (.D({system_i_n_112,system_i_n_113,system_i_n_114,system_i_n_115,system_i_n_116,system_i_n_117,system_i_n_118,system_i_n_119,system_i_n_120,system_i_n_121,system_i_n_122,system_i_n_123,vga_hsync_w,vga_vsync_w}),
        .GPIO_0_tri_i(GPIO_0_tri_i),
        .GPIO_0_tri_o(GPIO_0_tri_o),
        .GPIO_0_tri_t(GPIO_0_tri_t),
        .M_AXI_ACP_ARADDR_w(M_AXI_ACP_ARADDR),
        .M_AXI_ACP_ARBURST_w(M_AXI_ACP_ARBURST),
        .M_AXI_ACP_ARCACHE_w(M_AXI_ACP_ARCACHE),
        .M_AXI_ACP_ARLEN_w(M_AXI_ACP_ARLEN),
        .M_AXI_ACP_ARPROT_w(M_AXI_ACP_ARPROT),
        .M_AXI_ACP_ARREADY(M_AXI_ACP_ARREADY),
        .M_AXI_ACP_ARSIZE_w(M_AXI_ACP_ARSIZE),
        .M_AXI_ACP_ARVALID(M_AXI_ACP_ARVALID),
        .M_AXI_ACP_AWADDR_w(M_AXI_ACP_AWADDR),
        .M_AXI_ACP_AWBURST_w(M_AXI_ACP_AWBURST),
        .M_AXI_ACP_AWCACHE_w(M_AXI_ACP_AWCACHE),
        .M_AXI_ACP_AWLEN_w(M_AXI_ACP_AWLEN),
        .M_AXI_ACP_AWPROT_w(M_AXI_ACP_AWPROT),
        .M_AXI_ACP_AWREADY(M_AXI_ACP_AWREADY),
        .M_AXI_ACP_AWSIZE_w(M_AXI_ACP_AWSIZE),
        .M_AXI_ACP_AWVALID(M_AXI_ACP_AWVALID),
        .M_AXI_ACP_BREADY(M_AXI_ACP_BREADY),
        .M_AXI_ACP_BVALID(M_AXI_ACP_BVALID),
        .M_AXI_ACP_RLAST(M_AXI_ACP_RLAST),
        .M_AXI_ACP_RREADY(M_AXI_ACP_RREADY),
        .M_AXI_ACP_RVALID(M_AXI_ACP_RVALID),
        .M_AXI_ACP_WDATA_w(M_AXI_ACP_WDATA),
        .M_AXI_ACP_WLAST(M_AXI_ACP_WLAST),
        .M_AXI_ACP_WREADY(M_AXI_ACP_WREADY),
        .M_AXI_ACP_WSTRB_w(M_AXI_ACP_WSTRB),
        .M_AXI_ACP_WVALID(M_AXI_ACP_WVALID),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BRESP_w(S_AXI_BRESP),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA_w(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RRESP_w(S_AXI_RRESP),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .bus_clk(bus_clk),
        .bus_rst_n(bus_rst_n),
        .clk_100_IBUF_BUFG(clk_100_IBUF_BUFG),
        .host_interrupt(host_interrupt),
        .otg_oc_IBUF(otg_oc_IBUF),
        .vga_clk(vga_clk),
        .xillybus_M_AXI_bresp(M_AXI_ACP_BRESP),
        .xillybus_M_AXI_rdata(M_AXI_ACP_RDATA),
        .xillybus_M_AXI_rresp(M_AXI_ACP_RRESP),
        .xillybus_S_AXI_araddr(S_AXI_ARADDR),
        .xillybus_S_AXI_awaddr(S_AXI_AWADDR),
        .xillybus_S_AXI_wdata(S_AXI_WDATA),
        .xillybus_S_AXI_wstrb(S_AXI_WSTRB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[0] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(vga_vsync_w),
        .Q(vga_vsync));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[10] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_115),
        .Q(vga4_red[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[11] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_114),
        .Q(vga4_red[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[12] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_113),
        .Q(vga4_red[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[13] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_112),
        .Q(vga4_red[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(vga_hsync_w),
        .Q(vga_hsync));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[2] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_123),
        .Q(vga4_blue[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[3] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_122),
        .Q(vga4_blue[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[4] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_121),
        .Q(vga4_blue[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[5] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_120),
        .Q(vga4_blue[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[6] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_119),
        .Q(vga4_green[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[7] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_118),
        .Q(vga4_green[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[8] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_117),
        .Q(vga4_green[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOB = "TRUE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \vga_iob_ff[9] 
       (.C(vga_clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(system_i_n_116),
        .Q(vga4_green[3]));
  xillybus_core xillybus_core_ins
       (.GPIO_LED_w(GPIO_LED),
        .M_AXI_ACP_ARADDR_w(M_AXI_ACP_ARADDR),
        .M_AXI_ACP_ARBURST_w(M_AXI_ACP_ARBURST),
        .M_AXI_ACP_ARCACHE_w(M_AXI_ACP_ARCACHE),
        .M_AXI_ACP_ARLEN_w(M_AXI_ACP_ARLEN),
        .M_AXI_ACP_ARPROT_w(M_AXI_ACP_ARPROT),
        .M_AXI_ACP_ARREADY_w(M_AXI_ACP_ARREADY),
        .M_AXI_ACP_ARSIZE_w(M_AXI_ACP_ARSIZE),
        .M_AXI_ACP_ARVALID_w(M_AXI_ACP_ARVALID),
        .M_AXI_ACP_AWADDR_w(M_AXI_ACP_AWADDR),
        .M_AXI_ACP_AWBURST_w(M_AXI_ACP_AWBURST),
        .M_AXI_ACP_AWCACHE_w(M_AXI_ACP_AWCACHE),
        .M_AXI_ACP_AWLEN_w(M_AXI_ACP_AWLEN),
        .M_AXI_ACP_AWPROT_w(M_AXI_ACP_AWPROT),
        .M_AXI_ACP_AWREADY_w(M_AXI_ACP_AWREADY),
        .M_AXI_ACP_AWSIZE_w(M_AXI_ACP_AWSIZE),
        .M_AXI_ACP_AWVALID_w(M_AXI_ACP_AWVALID),
        .M_AXI_ACP_BREADY_w(M_AXI_ACP_BREADY),
        .M_AXI_ACP_BRESP_w(M_AXI_ACP_BRESP),
        .M_AXI_ACP_BVALID_w(M_AXI_ACP_BVALID),
        .M_AXI_ACP_RDATA_w(M_AXI_ACP_RDATA),
        .M_AXI_ACP_RLAST_w(M_AXI_ACP_RLAST),
        .M_AXI_ACP_RREADY_w(M_AXI_ACP_RREADY),
        .M_AXI_ACP_RRESP_w(M_AXI_ACP_RRESP),
        .M_AXI_ACP_RVALID_w(M_AXI_ACP_RVALID),
        .M_AXI_ACP_WDATA_w(M_AXI_ACP_WDATA),
        .M_AXI_ACP_WLAST_w(M_AXI_ACP_WLAST),
        .M_AXI_ACP_WREADY_w(M_AXI_ACP_WREADY),
        .M_AXI_ACP_WSTRB_w(M_AXI_ACP_WSTRB),
        .M_AXI_ACP_WVALID_w(M_AXI_ACP_WVALID),
        .S_AXI_ARADDR_w(S_AXI_ARADDR),
        .S_AXI_ARREADY_w(S_AXI_ARREADY),
        .S_AXI_ARVALID_w(S_AXI_ARVALID),
        .S_AXI_AWADDR_w(S_AXI_AWADDR),
        .S_AXI_AWREADY_w(S_AXI_AWREADY),
        .S_AXI_AWVALID_w(S_AXI_AWVALID),
        .S_AXI_BREADY_w(S_AXI_BREADY),
        .S_AXI_BRESP_w(S_AXI_BRESP),
        .S_AXI_BVALID_w(S_AXI_BVALID),
        .S_AXI_RDATA_w(S_AXI_RDATA),
        .S_AXI_RREADY_w(S_AXI_RREADY),
        .S_AXI_RRESP_w(S_AXI_RRESP),
        .S_AXI_RVALID_w(S_AXI_RVALID),
        .S_AXI_WDATA_w(S_AXI_WDATA),
        .S_AXI_WREADY_w(S_AXI_WREADY),
        .S_AXI_WSTRB_w(S_AXI_WSTRB),
        .S_AXI_WVALID_w(S_AXI_WVALID),
        .bus_clk_w(bus_clk),
        .bus_rst_n_w(bus_rst_n),
        .host_interrupt_w(host_interrupt),
        .quiesce_w(quiesce),
        .user_mem_8_addr_update_w(xillybus_core_ins_n_221),
        .user_mem_8_addr_w({xillybus_core_ins_n_222,xillybus_core_ins_n_223,xillybus_core_ins_n_224,xillybus_core_ins_n_225,xillybus_core_ins_n_226}),
        .user_r_audio_data_w(user_r_audio_data),
        .user_r_audio_empty_w(user_r_audio_empty),
        .user_r_audio_eof_w(1'b0),
        .user_r_audio_open_w(user_r_audio_open),
        .user_r_audio_rden_w(user_r_audio_rden),
        .user_r_mem_8_data_w({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .user_r_mem_8_empty_w(1'b0),
        .user_r_mem_8_eof_w(1'b0),
        .user_r_mem_8_open_w(xillybus_core_ins_n_229),
        .user_r_mem_8_rden_w(xillybus_core_ins_n_230),
        .user_r_read_32_data_w(user_r_read_32_data),
        .user_r_read_32_empty_w(user_r_read_32_empty),
        .user_r_read_32_eof_w(user_r_read_32_eof),
        .user_r_read_32_open_w(user_r_read_32_open),
        .user_r_read_32_rden_w(user_r_read_32_rden),
        .user_r_read_8_data_w(user_r_read_8_data),
        .user_r_read_8_empty_w(user_r_read_8_empty),
        .user_r_read_8_eof_w(1'b0),
        .user_r_read_8_open_w(user_r_read_8_open),
        .user_r_read_8_rden_w(user_r_read_8_rden),
        .user_r_smb_data_w(user_r_smb_data),
        .user_r_smb_empty_w(user_r_smb_empty),
        .user_r_smb_eof_w(1'b0),
        .user_r_smb_open_w(user_r_smb_open),
        .user_r_smb_rden_w(user_r_smb_rden),
        .user_w_audio_data_w(user_w_audio_data),
        .user_w_audio_full_w(user_w_audio_full),
        .user_w_audio_open_w(user_w_audio_open),
        .user_w_audio_wren_w(user_w_audio_wren),
        .user_w_mem_8_data_w({xillybus_core_ins_n_271,xillybus_core_ins_n_272,xillybus_core_ins_n_273,xillybus_core_ins_n_274,xillybus_core_ins_n_275,xillybus_core_ins_n_276,xillybus_core_ins_n_277,xillybus_core_ins_n_278}),
        .user_w_mem_8_full_w(1'b0),
        .user_w_mem_8_open_w(xillybus_core_ins_n_279),
        .user_w_mem_8_wren_w(xillybus_core_ins_n_280),
        .user_w_smb_data_w(user_w_smb_data),
        .user_w_smb_full_w(user_w_smb_full),
        .user_w_smb_open_w(user_w_smb_open),
        .user_w_smb_wren_w(user_w_smb_wren),
        .user_w_write_32_data_w({xillybus_core_ins_n_291,xillybus_core_ins_n_292,xillybus_core_ins_n_293,xillybus_core_ins_n_294,xillybus_core_ins_n_295,xillybus_core_ins_n_296,xillybus_core_ins_n_297,xillybus_core_ins_n_298,xillybus_core_ins_n_299,xillybus_core_ins_n_300,xillybus_core_ins_n_301,xillybus_core_ins_n_302,xillybus_core_ins_n_303,xillybus_core_ins_n_304,xillybus_core_ins_n_305,xillybus_core_ins_n_306,xillybus_core_ins_n_307,xillybus_core_ins_n_308,xillybus_core_ins_n_309,xillybus_core_ins_n_310,xillybus_core_ins_n_311,xillybus_core_ins_n_312,xillybus_core_ins_n_313,xillybus_core_ins_n_314,xillybus_core_ins_n_315,xillybus_core_ins_n_316,xillybus_core_ins_n_317,xillybus_core_ins_n_318,xillybus_core_ins_n_319,xillybus_core_ins_n_320,xillybus_core_ins_n_321,xillybus_core_ins_n_322}),
        .user_w_write_32_full_w(1'b0),
        .user_w_write_32_open_w(user_w_write_32_open),
        .user_w_write_32_wren_w(xillybus_core_ins_n_324),
        .user_w_write_8_data_w(user_w_write_8_data),
        .user_w_write_8_full_w(user_w_write_8_full),
        .user_w_write_8_open_w(user_w_write_8_open),
        .user_w_write_8_wren_w(user_w_write_8_wren));
endmodule

(* BUS_INFO = "32:OUTPUT:user_w_audio_data_w[31:0]" *) (* NLW_MACRO_ALIAS = "xillybus_core_xillybus_core" *) (* NLW_MACRO_TAG = "0" *) 
(* NLW_UNIQUE_ID = "0" *) (* SHREG_EXTRACT_NGC = "YES" *) (* SHREG_MIN_SIZE = "-1" *) 
(* TYPE = "xillybus_core" *) 
module xillybus_core
   (user_r_smb_empty_w,
    user_r_smb_eof_w,
    user_w_smb_full_w,
    bus_clk_w,
    bus_rst_n_w,
    S_AXI_AWVALID_w,
    S_AXI_WVALID_w,
    S_AXI_BREADY_w,
    S_AXI_ARVALID_w,
    S_AXI_RREADY_w,
    M_AXI_ACP_ARREADY_w,
    M_AXI_ACP_RVALID_w,
    user_r_read_32_empty_w,
    user_r_read_32_eof_w,
    M_AXI_ACP_RLAST_w,
    M_AXI_ACP_AWREADY_w,
    user_w_write_32_full_w,
    M_AXI_ACP_WREADY_w,
    user_r_read_8_empty_w,
    user_r_read_8_eof_w,
    M_AXI_ACP_BVALID_w,
    user_w_write_8_full_w,
    user_r_mem_8_empty_w,
    user_r_mem_8_eof_w,
    user_w_mem_8_full_w,
    user_r_audio_empty_w,
    user_r_audio_eof_w,
    user_w_audio_full_w,
    user_r_smb_rden_w,
    user_r_smb_open_w,
    user_w_smb_wren_w,
    user_w_smb_open_w,
    quiesce_w,
    S_AXI_ARREADY_w,
    S_AXI_RVALID_w,
    S_AXI_WREADY_w,
    S_AXI_BVALID_w,
    S_AXI_AWREADY_w,
    M_AXI_ACP_ARVALID_w,
    M_AXI_ACP_RREADY_w,
    user_r_read_32_rden_w,
    user_r_read_32_open_w,
    M_AXI_ACP_AWVALID_w,
    user_w_write_32_wren_w,
    user_w_write_32_open_w,
    M_AXI_ACP_WVALID_w,
    user_r_read_8_rden_w,
    user_r_read_8_open_w,
    M_AXI_ACP_WLAST_w,
    M_AXI_ACP_BREADY_w,
    host_interrupt_w,
    user_w_write_8_wren_w,
    user_w_write_8_open_w,
    user_r_mem_8_rden_w,
    user_r_mem_8_open_w,
    user_w_mem_8_wren_w,
    user_w_mem_8_open_w,
    user_mem_8_addr_update_w,
    user_r_audio_rden_w,
    user_r_audio_open_w,
    user_w_audio_wren_w,
    user_w_audio_open_w,
    user_r_smb_data_w,
    S_AXI_AWADDR_w,
    S_AXI_WDATA_w,
    S_AXI_WSTRB_w,
    S_AXI_ARADDR_w,
    M_AXI_ACP_RDATA_w,
    user_r_read_32_data_w,
    M_AXI_ACP_RRESP_w,
    user_r_read_8_data_w,
    M_AXI_ACP_BRESP_w,
    user_r_mem_8_data_w,
    user_r_audio_data_w,
    user_w_smb_data_w,
    GPIO_LED_w,
    S_AXI_RDATA_w,
    S_AXI_RRESP_w,
    S_AXI_BRESP_w,
    M_AXI_ACP_ARADDR_w,
    M_AXI_ACP_ARLEN_w,
    M_AXI_ACP_ARSIZE_w,
    M_AXI_ACP_ARBURST_w,
    M_AXI_ACP_ARPROT_w,
    M_AXI_ACP_ARCACHE_w,
    M_AXI_ACP_AWADDR_w,
    M_AXI_ACP_AWLEN_w,
    M_AXI_ACP_AWSIZE_w,
    user_w_write_32_data_w,
    M_AXI_ACP_AWBURST_w,
    M_AXI_ACP_AWPROT_w,
    M_AXI_ACP_AWCACHE_w,
    M_AXI_ACP_WDATA_w,
    M_AXI_ACP_WSTRB_w,
    user_w_write_8_data_w,
    user_w_mem_8_data_w,
    user_mem_8_addr_w,
    user_w_audio_data_w);
  input user_r_smb_empty_w;
  input user_r_smb_eof_w;
  input user_w_smb_full_w;
  input bus_clk_w;
  input bus_rst_n_w;
  input S_AXI_AWVALID_w;
  input S_AXI_WVALID_w;
  input S_AXI_BREADY_w;
  input S_AXI_ARVALID_w;
  input S_AXI_RREADY_w;
  input M_AXI_ACP_ARREADY_w;
  input M_AXI_ACP_RVALID_w;
  input user_r_read_32_empty_w;
  input user_r_read_32_eof_w;
  input M_AXI_ACP_RLAST_w;
  input M_AXI_ACP_AWREADY_w;
  input user_w_write_32_full_w;
  input M_AXI_ACP_WREADY_w;
  input user_r_read_8_empty_w;
  input user_r_read_8_eof_w;
  input M_AXI_ACP_BVALID_w;
  input user_w_write_8_full_w;
  input user_r_mem_8_empty_w;
  input user_r_mem_8_eof_w;
  input user_w_mem_8_full_w;
  input user_r_audio_empty_w;
  input user_r_audio_eof_w;
  input user_w_audio_full_w;
  output user_r_smb_rden_w;
  output user_r_smb_open_w;
  output user_w_smb_wren_w;
  output user_w_smb_open_w;
  output quiesce_w;
  output S_AXI_ARREADY_w;
  output S_AXI_RVALID_w;
  output S_AXI_WREADY_w;
  output S_AXI_BVALID_w;
  output S_AXI_AWREADY_w;
  output M_AXI_ACP_ARVALID_w;
  output M_AXI_ACP_RREADY_w;
  output user_r_read_32_rden_w;
  output user_r_read_32_open_w;
  output M_AXI_ACP_AWVALID_w;
  output user_w_write_32_wren_w;
  output user_w_write_32_open_w;
  output M_AXI_ACP_WVALID_w;
  output user_r_read_8_rden_w;
  output user_r_read_8_open_w;
  output M_AXI_ACP_WLAST_w;
  output M_AXI_ACP_BREADY_w;
  output host_interrupt_w;
  output user_w_write_8_wren_w;
  output user_w_write_8_open_w;
  output user_r_mem_8_rden_w;
  output user_r_mem_8_open_w;
  output user_w_mem_8_wren_w;
  output user_w_mem_8_open_w;
  output user_mem_8_addr_update_w;
  output user_r_audio_rden_w;
  output user_r_audio_open_w;
  output user_w_audio_wren_w;
  output user_w_audio_open_w;
  input [7:0]user_r_smb_data_w;
  input [31:0]S_AXI_AWADDR_w;
  input [31:0]S_AXI_WDATA_w;
  input [3:0]S_AXI_WSTRB_w;
  input [31:0]S_AXI_ARADDR_w;
  input [63:0]M_AXI_ACP_RDATA_w;
  input [31:0]user_r_read_32_data_w;
  input [1:0]M_AXI_ACP_RRESP_w;
  input [7:0]user_r_read_8_data_w;
  input [1:0]M_AXI_ACP_BRESP_w;
  input [7:0]user_r_mem_8_data_w;
  input [31:0]user_r_audio_data_w;
  output [7:0]user_w_smb_data_w;
  output [3:0]GPIO_LED_w;
  output [31:0]S_AXI_RDATA_w;
  output [1:0]S_AXI_RRESP_w;
  output [1:0]S_AXI_BRESP_w;
  output [31:0]M_AXI_ACP_ARADDR_w;
  output [3:0]M_AXI_ACP_ARLEN_w;
  output [2:0]M_AXI_ACP_ARSIZE_w;
  output [1:0]M_AXI_ACP_ARBURST_w;
  output [2:0]M_AXI_ACP_ARPROT_w;
  output [3:0]M_AXI_ACP_ARCACHE_w;
  output [31:0]M_AXI_ACP_AWADDR_w;
  output [3:0]M_AXI_ACP_AWLEN_w;
  output [2:0]M_AXI_ACP_AWSIZE_w;
  output [31:0]user_w_write_32_data_w;
  output [1:0]M_AXI_ACP_AWBURST_w;
  output [2:0]M_AXI_ACP_AWPROT_w;
  output [3:0]M_AXI_ACP_AWCACHE_w;
  output [63:0]M_AXI_ACP_WDATA_w;
  output [7:0]M_AXI_ACP_WSTRB_w;
  output [7:0]user_w_write_8_data_w;
  output [7:0]user_w_mem_8_data_w;
  output [4:0]user_mem_8_addr_w;
  output [31:0]user_w_audio_data_w;

  wire Eqn_01;
  wire \^Eqn_02_mand1 ;
  wire \^Eqn_03_mand1 ;
  wire \^Eqn_0_mand1 ;
  wire Eqn_101;
  wire \^Eqn_102_mand1 ;
  wire \^Eqn_10_mand1 ;
  wire Eqn_110;
  wire Eqn_111;
  wire Eqn_112;
  wire \^Eqn_113_mand1 ;
  wire \^Eqn_114_mand1 ;
  wire \^Eqn_11_mand1 ;
  wire Eqn_121;
  wire \^Eqn_122_mand1 ;
  wire \^Eqn_12_mand1 ;
  wire Eqn_131;
  wire \^Eqn_132_mand1 ;
  wire \^Eqn_13_mand1 ;
  wire Eqn_141;
  wire \^Eqn_142_mand1 ;
  wire \^Eqn_14_mand1 ;
  wire Eqn_151;
  wire \^Eqn_15_mand1 ;
  wire \^Eqn_16_mand1 ;
  wire \^Eqn_17_mand1 ;
  wire \^Eqn_18_mand1 ;
  wire \^Eqn_19_mand1 ;
  wire \^Eqn_1_mand1 ;
  wire \^Eqn_20_mand1 ;
  wire Eqn_210;
  wire \^Eqn_211_mand1 ;
  wire \^Eqn_21_mand1 ;
  wire \^Eqn_22_mand1 ;
  wire \^Eqn_23_mand1 ;
  wire \^Eqn_24_mand1 ;
  wire \^Eqn_25_mand1 ;
  wire \^Eqn_26_mand1 ;
  wire \^Eqn_27_mand1 ;
  wire Eqn_29;
  wire \^Eqn_2_mand1 ;
  wire Eqn_31;
  wire Eqn_32;
  wire \^Eqn_33_mand1 ;
  wire \^Eqn_3_mand1 ;
  wire \^Eqn_41 ;
  wire Eqn_411;
  wire Eqn_42;
  wire \^Eqn_43_mand1 ;
  wire \^Eqn_4_mand1 ;
  wire Eqn_51;
  wire \^Eqn_52_mand1 ;
  wire \^Eqn_5_mand1 ;
  wire Eqn_61;
  wire \^Eqn_62_mand1 ;
  wire \^Eqn_6_mand1 ;
  wire Eqn_71;
  wire \^Eqn_72_mand1 ;
  wire \^Eqn_7_mand1 ;
  wire Eqn_81;
  wire \^Eqn_82_mand1 ;
  wire \^Eqn_8_mand1 ;
  wire Eqn_91;
  wire \^Eqn_92_mand1 ;
  wire \^Eqn_9_mand1 ;
  wire M_AXI_ACP_ARREADY_w;
  wire [2:0]\^M_AXI_ACP_AWPROT_w ;
  wire M_AXI_ACP_AWREADY_w;
  wire M_AXI_ACP_BREADY_w;
  wire M_AXI_ACP_BVALID_w;
  wire [63:0]M_AXI_ACP_RDATA_w;
  wire M_AXI_ACP_RVALID_w;
  wire M_AXI_ACP_WREADY_w;
  wire M_AXI_AWREADY_w;
  wire M_AXI_AWVALID_w_0;
  wire N0;
  wire N10;
  wire N100;
  wire N102;
  wire N104;
  wire N106;
  wire N108;
  wire N112;
  wire N114;
  wire N116;
  wire N118;
  wire N12;
  wire N120;
  wire N122;
  wire N124;
  wire N126;
  wire N128;
  wire N130;
  wire N132;
  wire N134;
  wire N136;
  wire N138;
  wire N14;
  wire N140;
  wire N142;
  wire N144;
  wire N146;
  wire N150;
  wire N152;
  wire N154;
  wire N156;
  wire N16;
  wire N160;
  wire N162;
  wire N164;
  wire N166;
  wire N168;
  wire N170;
  wire N172;
  wire N174;
  wire N176;
  wire N178;
  wire N18;
  wire N180;
  wire N182;
  wire N184;
  wire N186;
  wire N190;
  wire N194;
  wire N196;
  wire N2;
  wire N20;
  wire N200;
  wire N202;
  wire N204;
  wire N206;
  wire N208;
  wire N210;
  wire N212;
  wire N214;
  wire N22;
  wire N220;
  wire N224;
  wire N226;
  wire N228;
  wire N230;
  wire N232;
  wire N236;
  wire N238;
  wire N24;
  wire N240;
  wire N242;
  wire N244;
  wire N246;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire N256;
  wire N258;
  wire N26;
  wire N260;
  wire N262;
  wire N264;
  wire N266;
  wire N270;
  wire N272;
  wire N274;
  wire N276;
  wire N278;
  wire N28;
  wire N280;
  wire N282;
  wire N286;
  wire N288;
  wire N290;
  wire N292;
  wire N294;
  wire N296;
  wire N298;
  wire N30;
  wire N300;
  wire N302;
  wire N304;
  wire N306;
  wire N308;
  wire N309;
  wire N310;
  wire N312;
  wire N313;
  wire N314;
  wire N316;
  wire N317;
  wire N318;
  wire N32;
  wire N320;
  wire N321;
  wire N322;
  wire N324;
  wire N332;
  wire N333;
  wire N335;
  wire N34;
  wire N345;
  wire N347;
  wire N349;
  wire N351;
  wire N353;
  wire N355;
  wire N356;
  wire N358;
  wire N36;
  wire N360;
  wire N362;
  wire N364;
  wire N366;
  wire N374;
  wire N376;
  wire N378;
  wire N38;
  wire N382;
  wire N384;
  wire N386;
  wire N388;
  wire N390;
  wire N394;
  wire N396;
  wire N398;
  wire N4;
  wire N40;
  wire N402;
  wire N404;
  wire N406;
  wire N408;
  wire N410;
  wire N412;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N42;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire N56;
  wire N58;
  wire N6;
  wire N60;
  wire N62;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire N72;
  wire N76;
  wire N78;
  wire N8;
  wire N80;
  wire N82;
  wire N84;
  wire N86;
  wire N88;
  wire N90;
  wire N92;
  wire N94;
  wire N96;
  wire N98;
  wire [28:0]Result;
  wire \Result[0]1 ;
  wire \Result[0]3 ;
  wire \Result[0]4 ;
  wire \Result[10]1 ;
  wire \Result[10]2 ;
  wire \Result[11]1 ;
  wire \Result[11]2 ;
  wire \Result[12]1 ;
  wire \Result[12]2 ;
  wire \Result[13]1 ;
  wire \Result[13]2 ;
  wire \Result[14]1 ;
  wire \Result[14]2 ;
  wire \Result[15]1 ;
  wire \Result[15]2 ;
  wire \Result[1]1 ;
  wire \Result[1]3 ;
  wire \Result[1]4 ;
  wire \Result[2]1 ;
  wire \Result[2]3 ;
  wire \Result[2]4 ;
  wire \Result[3]2 ;
  wire \Result[3]3 ;
  wire \Result[4]2 ;
  wire \Result[4]3 ;
  wire \Result[5]1 ;
  wire \Result[5]2 ;
  wire \Result[6]1 ;
  wire \Result[6]2 ;
  wire \Result[7]1 ;
  wire \Result[7]2 ;
  wire \Result[8]1 ;
  wire \Result[8]2 ;
  wire \Result[9]1 ;
  wire \Result[9]2 ;
  wire [31:0]S_AXI_ARADDR_w;
  wire S_AXI_ARVALID_w;
  wire [31:0]S_AXI_AWADDR_w;
  wire S_AXI_AWVALID_w;
  wire S_AXI_BREADY_w;
  wire [31:0]S_AXI_RDATA_w;
  wire S_AXI_RREADY_w;
  wire [31:0]S_AXI_WDATA_w;
  wire S_AXI_WVALID_w;
  wire Sh103;
  wire Sh63;
  wire Sh64;
  wire Sh65;
  wire [1:0]\axi4_acp_recv_dma_ins/GND_12_o_GND_12_o_mux_36_OUT ;
  wire [31:3]\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR ;
  wire [1:0]\axi4_acp_recv_dma_ins/M_AXI_ACP_ARLEN ;
  wire \^axi4_acp_recv_dma_ins/M_AXI_ACP_ARVALID ;
  wire [31:0]\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT ;
  wire \^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ;
  wire \axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ;
  wire \axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ;
  wire [27:0]\axi4_acp_recv_dma_ins/Maccum_loop_address_cy ;
  wire [28:0]\axi4_acp_recv_dma_ins/Maccum_loop_address_lut ;
  wire [28:0]\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[15]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[16]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[17]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[18]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[19]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[20]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[21]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[22]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[23]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[24]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[25]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[26]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[27]_rt ;
  wire \^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_rt ;
  wire [14:0]\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut ;
  wire [3:0]\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy ;
  wire [3:0]\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut ;
  wire \^axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi ;
  wire \^axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi1 ;
  wire [3:0]\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy ;
  wire [4:0]\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset1 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset10 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset11 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset12 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset13 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset14 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset2 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset3 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset4 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset5 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset6 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset7 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset8 ;
  wire \axi4_acp_recv_dma_ins/Mcount_rd_offset9 ;
  wire [13:0]\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy ;
  wire [14:0]\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut ;
  wire \^axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111 ;
  wire [7:0]\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A ;
  wire [7:0]\axi4_acp_recv_dma_ins/Mmux__n0361_rs_cy ;
  wire [8:0]\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut ;
  wire \^axi4_acp_recv_dma_ins/Mmux_byte_hold[0]_GND_12_o_mux_68_OUT21 ;
  wire \^axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o11 ;
  wire \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ;
  wire \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ;
  wire \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o1 ;
  wire \^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ;
  wire \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ;
  wire [8:0]\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A ;
  wire [8:0]\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy ;
  wire [9:0]\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut ;
  wire \^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_0 ;
  wire \^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_1 ;
  wire \^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_2 ;
  wire [31:2]\axi4_acp_recv_dma_ins/_n0291 ;
  wire \^axi4_acp_recv_dma_ins/_n0360_inv ;
  wire [8:0]\axi4_acp_recv_dma_ins/_n0361 ;
  wire \axi4_acp_recv_dma_ins/_n0374_inv ;
  wire \axi4_acp_recv_dma_ins/_n0377_inv ;
  wire \axi4_acp_recv_dma_ins/_n0381_inv ;
  wire \axi4_acp_recv_dma_ins/_n0408_inv ;
  wire \axi4_acp_recv_dma_ins/_n0444_inv ;
  wire [1:0]\axi4_acp_recv_dma_ins/byte_hold ;
  wire [1:1]\axi4_acp_recv_dma_ins/byte_hold[0]_GND_12_o_mux_68_OUT ;
  wire [1:1]\axi4_acp_recv_dma_ins/byte_hold[1]_recvbuf_format ;
  wire \axi4_acp_recv_dma_ins/byte_hold[1]_recvbuf_format[1]_MUX_904_o ;
  wire \^axi4_acp_recv_dma_ins/client_last ;
  wire [31:0]\axi4_acp_recv_dma_ins/client_wr_data ;
  wire \^axi4_acp_recv_dma_ins/client_wr_en ;
  wire [31:31]\axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ;
  wire \^axi4_acp_recv_dma_ins/drop ;
  wire [9:0]\axi4_acp_recv_dma_ins/dw_count ;
  wire \^axi4_acp_recv_dma_ins/fakebeat ;
  wire [28:0]\axi4_acp_recv_dma_ins/loop_address ;
  wire [8:0]\axi4_acp_recv_dma_ins/loop_count ;
  wire \axi4_acp_recv_dma_ins/loop_count[8]_GND_12_o_LessThan_32_o ;
  wire \^axi4_acp_recv_dma_ins/loop_last ;
  wire [14:10]\axi4_acp_recv_dma_ins/max_pagebound_end_offset ;
  wire [14:14]\axi4_acp_recv_dma_ins/max_pagebound_end_offset[14]_recvbuf_end_offset ;
  wire [11:10]\axi4_acp_recv_dma_ins/n0185 ;
  wire [29:0]\axi4_acp_recv_dma_ins/n0189 ;
  wire \axi4_acp_recv_dma_ins/next_word_toggle ;
  wire [31:0]\axi4_acp_recv_dma_ins/rd_data_BE ;
  wire [14:0]\axi4_acp_recv_dma_ins/rd_end_offset ;
  wire [14:14]\axi4_acp_recv_dma_ins/rd_end_offset[14]_rd_offset ;
  wire [14:0]\axi4_acp_recv_dma_ins/rd_offset ;
  wire [29:0]\axi4_acp_recv_dma_ins/rd_start_address_DW ;
  wire \^axi4_acp_recv_dma_ins/rd_valid ;
  wire \axi4_acp_recv_dma_ins/rd_valid_0 ;
  wire \^axi4_acp_recv_dma_ins/rd_valid_glue_set ;
  wire \^axi4_acp_recv_dma_ins/recvbuf_accepted ;
  wire [31:0]\axi4_acp_recv_dma_ins/recvbuf_data ;
  wire [14:0]\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT ;
  wire \axi4_acp_recv_dma_ins/recvbuf_format[1]_GND_12_o_OR_152_o ;
  wire [31:0]\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT ;
  wire \^axi4_acp_recv_dma_ins/recvbuf_last_wren ;
  wire \^axi4_acp_recv_dma_ins/recvbuf_wren ;
  wire [2:0]\axi4_acp_recv_dma_ins/recvbuf_wren_channel ;
  wire [2:0]\axi4_acp_recv_dma_ins/state ;
  wire \axi4_acp_recv_dma_ins/state[2]_GND_12_o_MUX_905_o ;
  wire \axi4_acp_recv_dma_ins/state[2]_GND_12_o_Mux_43_o ;
  wire [9:0]\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT ;
  wire [2:0]\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT ;
  wire \axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ;
  wire \axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ;
  wire \axi4_acp_recv_dma_ins/state[2]_M_AXI_ACP_ARVALID_Mux_44_o ;
  wire [31:0]\axi4_acp_recv_dma_ins/upperword ;
  wire \^axi4_acp_recv_dma_ins/word_toggle ;
  wire \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_OR_165_o ;
  wire \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o ;
  wire \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o ;
  wire [9:9]\axi4_acp_tx_bridge_ins/GND_14_o_total_len ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_961_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_962_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_963_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_964_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_965_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_966_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_967_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_968_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_969_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_970_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_971_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_972_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_973_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_974_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_975_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_976_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_977_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_978_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_979_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_980_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_981_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_982_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_983_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_984_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_985_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_986_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_987_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_988_o ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_989_o ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_10 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_11 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_12 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_13 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_14 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_15 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_16 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_17 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_18 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_19 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_20 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_21 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_22 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_23 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_24 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_25 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_26 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_27 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_28 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_29 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_3 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_30 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_31 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_4 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_5 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_6 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_7 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_8 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_9 ;
  wire [1:0]\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN ;
  wire [1:0]\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID_glue_set ;
  wire [63:0]\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WLAST ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_0 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_1 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_2 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_3 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_4 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_5 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_6 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_7 ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_M_AXI_ACP_WREADY_AND_118_o_inv ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_glue_set ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_BVALID ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_BVALID_glue_set ;
  wire \^axi4_acp_tx_bridge_ins/M_AXI_WREADY ;
  wire \axi4_acp_tx_bridge_ins/M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o ;
  wire [27:0]\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[10]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[11]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[12]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[13]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[14]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[15]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[16]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[17]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[18]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[19]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[20]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[21]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[22]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[23]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[24]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[25]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[26]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[27]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[2]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[3]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[4]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[5]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[6]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[7]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[8]_rt ;
  wire \^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[9]_rt ;
  wire [1:0]\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_lut ;
  wire [0:0]\axi4_acp_tx_bridge_ins/Madd_total_len_lut ;
  wire \axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ;
  wire \^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_11 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_12 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_13 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_14 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_15 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_16 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_17 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_18 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_19 ;
  wire [8:0]\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy ;
  wire [9:0]\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_1 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_11 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_12 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_13 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_14 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_15 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_16 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_17 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_18 ;
  wire \axi4_acp_tx_bridge_ins/Mcount_beats_left_19 ;
  wire [8:0]\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy ;
  wire [9:0]\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut ;
  wire [6:0]\axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy ;
  wire [7:0]\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut ;
  wire \axi4_acp_tx_bridge_ins/Mmux_M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o1 ;
  wire \axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o11 ;
  wire [8:0]\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy ;
  wire [9:0]\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut ;
  wire [3:0]\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT ;
  wire \axi4_acp_tx_bridge_ins/Reset_OR_DriverANDClockEnable ;
  wire [7:0]\axi4_acp_tx_bridge_ins/Result ;
  wire \axi4_acp_tx_bridge_ins/_n0425 ;
  wire \axi4_acp_tx_bridge_ins/_n0437 ;
  wire \axi4_acp_tx_bridge_ins/_n0441 ;
  wire \axi4_acp_tx_bridge_ins/_n0450 ;
  wire \^axi4_acp_tx_bridge_ins/_n04571 ;
  wire \^axi4_acp_tx_bridge_ins/_n04572 ;
  wire \axi4_acp_tx_bridge_ins/_n0460_inv ;
  wire \axi4_acp_tx_bridge_ins/_n0548_inv ;
  wire \axi4_acp_tx_bridge_ins/_n0557_inv ;
  wire \^axi4_acp_tx_bridge_ins/_n0634_inv ;
  wire \axi4_acp_tx_bridge_ins/_n0634_inv3 ;
  wire \axi4_acp_tx_bridge_ins/_n0638_inv ;
  wire \^axi4_acp_tx_bridge_ins/_n0654_inv ;
  wire \axi4_acp_tx_bridge_ins/_n0664_inv ;
  wire \^axi4_acp_tx_bridge_ins/acp_beats_done ;
  wire [9:0]\axi4_acp_tx_bridge_ins/acp_beats_left_1 ;
  wire \axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o10 ;
  wire \^axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o101 ;
  wire [9:0]\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT ;
  wire [9:0]\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 ;
  wire \^axi4_acp_tx_bridge_ins/active ;
  wire \^axi4_acp_tx_bridge_ins/active_glue_set ;
  wire [9:9]\axi4_acp_tx_bridge_ins/aw_acp_beat_acp_beats_left_1 ;
  wire \axi4_acp_tx_bridge_ins/aw_acp_beat_bresp_acp_beat_AND_125_o_inv ;
  wire \axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ;
  wire \axi4_acp_tx_bridge_ins/beat_inv ;
  wire \axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ;
  wire \^axi4_acp_tx_bridge_ins/beats_done ;
  wire [9:0]\axi4_acp_tx_bridge_ins/beats_left_1 ;
  wire [7:0]\axi4_acp_tx_bridge_ins/bresp_left ;
  wire \axi4_acp_tx_bridge_ins/bus_rst_n_inv ;
  wire \^axi4_acp_tx_bridge_ins/extra_last ;
  wire \^axi4_acp_tx_bridge_ins/extra_req ;
  wire \axi4_acp_tx_bridge_ins/extra_req_needs_extra_MUX_956_o ;
  wire \^axi4_acp_tx_bridge_ins/fallthru ;
  wire \axi4_acp_tx_bridge_ins/fallthru_fallthru_MUX_1084_o ;
  wire \^axi4_acp_tx_bridge_ins/first ;
  wire \^axi4_acp_tx_bridge_ins/first_glue_set ;
  wire [31:0]\axi4_acp_tx_bridge_ins/halfword ;
  wire [1:0]\axi4_acp_tx_bridge_ins/laster ;
  wire [1:0]\axi4_acp_tx_bridge_ins/laster[1]_GND_14_o_mux_41_OUT ;
  wire [28:0]\axi4_acp_tx_bridge_ins/n0270 ;
  wire [9:0]\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 ;
  wire \axi4_acp_tx_bridge_ins/next_acp_beats_left_1[9]_GND_14_o_LessThan_16_o ;
  wire \^axi4_acp_tx_bridge_ins/ready ;
  wire [9:1]\axi4_acp_tx_bridge_ins/total_len ;
  wire \axi4_acp_tx_bridge_ins/total_len[9]_GND_14_o_LessThan_12_o ;
  wire \^axi4_acp_tx_bridge_ins/upperword ;
  wire \axi4_acp_tx_bridge_ins/upperword_upperword_MUX_1086_o ;
  wire \axi4_send_dma_ins/GND_9_o_GND_9_o_equal_16_o_0 ;
  wire \axi4_send_dma_ins/GND_9_o_GND_9_o_equal_17_o ;
  wire \axi4_send_dma_ins/GND_9_o_GND_9_o_equal_19_o ;
  wire [5:4]\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_149_OUT ;
  wire [9:0]\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT ;
  wire [4:4]\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_142_OUT ;
  wire [8:3]\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT ;
  wire [15:0]\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT ;
  wire \^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ;
  wire \axi4_send_dma_ins/GND_9_o_queue_valid_AND_33_o ;
  wire [3:0]\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT ;
  wire [15:15]\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo ;
  wire \axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o ;
  wire \^axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o1 ;
  wire \axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o_0 ;
  wire [15:0]\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT ;
  wire [31:0]\axi4_send_dma_ins/M_AXI_AWADDR ;
  wire [31:0]\axi4_send_dma_ins/M_AXI_AWADDR_last_write ;
  wire [9:0]\axi4_send_dma_ins/M_AXI_AWLEN ;
  wire \^axi4_send_dma_ins/M_AXI_AWVALID ;
  wire [10:0]\axi4_send_dma_ins/M_AXI_DWs_last_write ;
  wire [3:0]\axi4_send_dma_ins/M_AXI_WSTRB ;
  wire \^axi4_send_dma_ins/M_AXI_WVALID ;
  wire \^axi4_send_dma_ins/M_AXI_WVALID_glue_set ;
  wire [14:0]\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy ;
  wire [15:0]\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut ;
  wire [14:0]\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy ;
  wire [0:0]\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_lut ;
  wire [8:0]\axi4_send_dma_ins/Madd_n0545_Madd_cy ;
  wire [9:0]\axi4_send_dma_ins/Madd_n0545_Madd_lut ;
  wire [10:0]\axi4_send_dma_ins/Madd_n0660_cy ;
  wire \^axi4_send_dma_ins/Madd_n0660_cy[10]_rt ;
  wire [9:0]\axi4_send_dma_ins/Madd_n0660_lut ;
  wire [7:0]\axi4_send_dma_ins/Mcompar_n0176_cy ;
  wire [6:0]\axi4_send_dma_ins/Mcompar_n0176_lut ;
  wire \^axi4_send_dma_ins/Mcompar_n0176_lutdi ;
  wire \^axi4_send_dma_ins/Mcompar_n0176_lutdi1 ;
  wire \^axi4_send_dma_ins/Mcompar_n0176_lutdi2 ;
  wire \^axi4_send_dma_ins/Mcompar_n0176_lutdi3 ;
  wire \^axi4_send_dma_ins/Mcompar_n0176_lutdi4 ;
  wire \^axi4_send_dma_ins/Mcompar_n0176_lutdi5 ;
  wire \^axi4_send_dma_ins/Mcompar_n0176_lutdi6 ;
  wire [6:0]\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy ;
  wire [6:0]\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut ;
  wire \^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi ;
  wire \^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi1 ;
  wire \^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi2 ;
  wire \^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi3 ;
  wire \^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi4 ;
  wire \^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi5 ;
  wire \^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi6 ;
  wire [4:0]\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy ;
  wire [5:0]\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut ;
  wire [6:0]\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy ;
  wire [6:0]\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut ;
  wire \^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi ;
  wire \^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi1 ;
  wire \^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi2 ;
  wire \^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi3 ;
  wire \^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi4 ;
  wire \^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi5 ;
  wire \^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi6 ;
  wire [4:0]\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy ;
  wire [5:0]\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut ;
  wire \axi4_send_dma_ins/Mcount_rden_offset ;
  wire \axi4_send_dma_ins/Mcount_rden_offset1 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset10 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset11 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset12 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset13 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset14 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset2 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset3 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset4 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset5 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset6 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset7 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset8 ;
  wire \axi4_send_dma_ins/Mcount_rden_offset9 ;
  wire [13:0]\axi4_send_dma_ins/Mcount_rden_offset_cy ;
  wire [14:0]\axi4_send_dma_ins/Mcount_rden_offset_lut ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo10 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo11 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo12 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo13 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo14 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo15 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo2 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo3 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo4 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo5 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo6 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo7 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo8 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo9 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff1 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff10 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff11 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff12 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff13 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff14 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff15 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff2 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff3 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff4 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff5 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff6 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff7 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff8 ;
  wire \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff9 ;
  wire [14:0]\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy ;
  wire [15:0]\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut ;
  wire [14:0]\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy ;
  wire [15:0]\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length1 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length10 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length2 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length3 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length4 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length5 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length6 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length7 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length8 ;
  wire \axi4_send_dma_ins/Mcount_wr_first_length9 ;
  wire [9:0]\axi4_send_dma_ins/Mcount_wr_first_length_cy ;
  wire [10:0]\axi4_send_dma_ins/Mcount_wr_first_length_lut ;
  wire \axi4_send_dma_ins/Mcount_wr_offset ;
  wire \axi4_send_dma_ins/Mcount_wr_offset1 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset10 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset11 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset12 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset13 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset14 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset15 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset2 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset3 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset4 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset5 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset6 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset7 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset8 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset9 ;
  wire [14:0]\axi4_send_dma_ins/Mcount_wr_offset_cy ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard1 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard2 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard3 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard4 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard5 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard6 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard7 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard8 ;
  wire \axi4_send_dma_ins/Mcount_wr_offset_guard9 ;
  wire [8:0]\axi4_send_dma_ins/Mcount_wr_offset_guard_cy ;
  wire [9:0]\axi4_send_dma_ins/Mcount_wr_offset_guard_lut ;
  wire [15:0]\axi4_send_dma_ins/Mcount_wr_offset_lut ;
  wire \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT52 ;
  wire [8:0]\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A ;
  wire [8:0]\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy ;
  wire [9:0]\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut ;
  wire \^axi4_send_dma_ins/Mmux__n096251 ;
  wire \axi4_send_dma_ins/Mmux__n096291 ;
  wire \axi4_send_dma_ins/Mmux__n096292 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B101 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B1110 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B121 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B122 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B131 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B141 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B151 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B161 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B171 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B181 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B191 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B201 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B211 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B221 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B241 ;
  wire \^axi4_send_dma_ins/Mmux__n1101_B91 ;
  wire [16:2]\axi4_send_dma_ins/Mmux__n1101_rs_A ;
  wire [12:2]\axi4_send_dma_ins/Mmux__n1101_rs_B ;
  wire [30:0]\axi4_send_dma_ins/Mmux__n1101_rs_cy ;
  wire [31:0]\axi4_send_dma_ins/Mmux__n1101_rs_lut ;
  wire \axi4_send_dma_ins/Mmux__n1111101 ;
  wire \axi4_send_dma_ins/Mmux__n1111102 ;
  wire \axi4_send_dma_ins/Mmux__n1111103 ;
  wire \axi4_send_dma_ins/Mmux__n1111104 ;
  wire \axi4_send_dma_ins/Mmux__n1111110 ;
  wire \^axi4_send_dma_ins/Mmux__n11111101 ;
  wire \^axi4_send_dma_ins/Mmux__n11111102 ;
  wire \axi4_send_dma_ins/Mmux__n1111111 ;
  wire \^axi4_send_dma_ins/Mmux__n11111111 ;
  wire \^axi4_send_dma_ins/Mmux__n11111112 ;
  wire \axi4_send_dma_ins/Mmux__n111112 ;
  wire \^axi4_send_dma_ins/Mmux__n1111122 ;
  wire \^axi4_send_dma_ins/Mmux__n1111123 ;
  wire \^axi4_send_dma_ins/Mmux__n1111124 ;
  wire \axi4_send_dma_ins/Mmux__n111113 ;
  wire \^axi4_send_dma_ins/Mmux__n1111131 ;
  wire \^axi4_send_dma_ins/Mmux__n1111132 ;
  wire \axi4_send_dma_ins/Mmux__n11111321 ;
  wire \axi4_send_dma_ins/Mmux__n11111322 ;
  wire \axi4_send_dma_ins/Mmux__n111114 ;
  wire \^axi4_send_dma_ins/Mmux__n1111141 ;
  wire \^axi4_send_dma_ins/Mmux__n1111142 ;
  wire \axi4_send_dma_ins/Mmux__n111115 ;
  wire \^axi4_send_dma_ins/Mmux__n1111151 ;
  wire \axi4_send_dma_ins/Mmux__n111116 ;
  wire \^axi4_send_dma_ins/Mmux__n1111161 ;
  wire \^axi4_send_dma_ins/Mmux__n1111162 ;
  wire \axi4_send_dma_ins/Mmux__n1111171 ;
  wire \^axi4_send_dma_ins/Mmux__n1111172 ;
  wire \axi4_send_dma_ins/Mmux__n111118 ;
  wire \^axi4_send_dma_ins/Mmux__n1111181 ;
  wire \axi4_send_dma_ins/Mmux__n1111183 ;
  wire \axi4_send_dma_ins/Mmux__n111119 ;
  wire \^axi4_send_dma_ins/Mmux__n1111191 ;
  wire \^axi4_send_dma_ins/Mmux__n1111192 ;
  wire \axi4_send_dma_ins/Mmux__n11112 ;
  wire \^axi4_send_dma_ins/Mmux__n111121 ;
  wire \axi4_send_dma_ins/Mmux__n111131 ;
  wire \axi4_send_dma_ins/Mmux__n111132 ;
  wire \axi4_send_dma_ins/Mmux__n111133 ;
  wire \axi4_send_dma_ins/Mmux__n111134 ;
  wire \axi4_send_dma_ins/Mmux__n111141 ;
  wire \axi4_send_dma_ins/Mmux__n111143 ;
  wire \axi4_send_dma_ins/Mmux__n111144 ;
  wire \axi4_send_dma_ins/Mmux__n111145 ;
  wire \axi4_send_dma_ins/Mmux__n11117 ;
  wire \axi4_send_dma_ins/Mmux__n111181 ;
  wire \axi4_send_dma_ins/Mmux__n111182 ;
  wire \axi4_send_dma_ins/Mmux__n111183 ;
  wire \axi4_send_dma_ins/Mmux__n111184 ;
  wire \axi4_send_dma_ins/Mmux__n111191 ;
  wire \axi4_send_dma_ins/Mmux__n111192 ;
  wire \axi4_send_dma_ins/Mmux__n111193 ;
  wire \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ;
  wire \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ;
  wire \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31 ;
  wire \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT52 ;
  wire \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT62 ;
  wire \axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT12 ;
  wire \axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o1 ;
  wire \^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ;
  wire [5:5]\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy ;
  wire [7:7]\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_132_OUT[9:0]_cy ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ;
  wire [5:5]\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy ;
  wire [5:5]\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy ;
  wire [5:5]\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]11 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0] ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]1 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]10 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]11 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]12 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]13 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]14 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]2 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]3 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]4 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]5 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]6 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]7 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]8 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]9 ;
  wire [0:0]\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]1 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]10 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]11 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]12 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]13 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]2 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]3 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]4 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]5 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]6 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]7 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]8 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]9 ;
  wire [0:0]\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]1 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]10 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]11 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]12 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]13 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]14 ;
  wire \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]15 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]2 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]3 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]4 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]5 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]6 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]7 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]8 ;
  wire \^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]9 ;
  wire [14:0]\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy ;
  wire [15:0]\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut ;
  wire \axi4_send_dma_ins/_n0856 ;
  wire [14:0]\axi4_send_dma_ins/_n0860 ;
  wire \axi4_send_dma_ins/_n0870_inv ;
  wire \axi4_send_dma_ins/_n0871 ;
  wire \axi4_send_dma_ins/_n0887_inv ;
  wire \axi4_send_dma_ins/_n0898_inv ;
  wire \axi4_send_dma_ins/_n0909_inv ;
  wire \axi4_send_dma_ins/_n0909_inv4 ;
  wire \^axi4_send_dma_ins/_n0909_inv41 ;
  wire \^axi4_send_dma_ins/_n0909_inv42 ;
  wire \axi4_send_dma_ins/_n0917_inv ;
  wire \axi4_send_dma_ins/_n0931_inv ;
  wire \^axi4_send_dma_ins/_n0931_inv1 ;
  wire \^axi4_send_dma_ins/_n0931_inv2 ;
  wire \axi4_send_dma_ins/_n0942_inv ;
  wire [9:0]\axi4_send_dma_ins/_n0954 ;
  wire [10:0]\axi4_send_dma_ins/_n0962 ;
  wire \axi4_send_dma_ins/_n0973_inv ;
  wire \axi4_send_dma_ins/_n1002_inv ;
  wire \axi4_send_dma_ins/_n1002_inv2 ;
  wire \axi4_send_dma_ins/_n1033_inv ;
  wire \axi4_send_dma_ins/_n1036_inv ;
  wire \axi4_send_dma_ins/_n1055_inv ;
  wire \axi4_send_dma_ins/_n1072_inv ;
  wire \axi4_send_dma_ins/_n1100_inv ;
  wire [31:0]\axi4_send_dma_ins/_n1101 ;
  wire [9:0]\axi4_send_dma_ins/_n1111 ;
  wire [10:0]\axi4_send_dma_ins/_n1121 ;
  wire \axi4_send_dma_ins/_n1158_inv ;
  wire \axi4_send_dma_ins/_n1173_inv ;
  wire [14:14]\axi4_send_dma_ins/_n1190 ;
  wire [14:14]\axi4_send_dma_ins/_n1201 ;
  wire [9:0]\axi4_send_dma_ins/burst_left ;
  wire \^axi4_send_dma_ins/dec_okwait ;
  wire [31:31]\axi4_send_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ;
  wire \^axi4_send_dma_ins/do_stream ;
  wire \axi4_send_dma_ins/fifo_newDW ;
  wire \axi4_send_dma_ins/fifo_rd ;
  wire \axi4_send_dma_ins/fifo_vacant[7]_GND_9_o_LessThan_22_o ;
  wire \^axi4_send_dma_ins/fifo_wants_piping ;
  wire \^axi4_send_dma_ins/host_interrupt ;
  wire \^axi4_send_dma_ins/inc_okwait ;
  wire \axi4_send_dma_ins/message_ack_INV_173_o ;
  wire [2:0]\axi4_send_dma_ins/message_channel ;
  wire [2:0]\axi4_send_dma_ins/message_channel[10]_queue_channel[10]_mux_176_OUT ;
  wire [14:0]\axi4_send_dma_ins/message_end_offset ;
  wire [7:0]\axi4_send_dma_ins/message_report_bufno ;
  wire [7:0]\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT ;
  wire \^axi4_send_dma_ins/message_req ;
  wire [9:0]\axi4_send_dma_ins/n0545 ;
  wire [10:10]\axi4_send_dma_ins/n0660 ;
  wire [2:0]\axi4_send_dma_ins/okwait ;
  wire \^axi4_send_dma_ins/piping ;
  wire [10:0]\axi4_send_dma_ins/piping_first_length ;
  wire [9:0]\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 ;
  wire \^axi4_send_dma_ins/piping_glue_set ;
  wire \axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o ;
  wire \^axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o1 ;
  wire [3:0]\axi4_send_dma_ins/queue_BE ;
  wire [7:0]\axi4_send_dma_ins/queue_DWs_in_fifo ;
  wire [31:0]\axi4_send_dma_ins/queue_bufaddr ;
  wire [2:0]\axi4_send_dma_ins/queue_channel ;
  wire \^axi4_send_dma_ins/queue_do_message ;
  wire [14:0]\axi4_send_dma_ins/queue_end_offset ;
  wire [10:0]\axi4_send_dma_ins/queue_first_length ;
  wire \axi4_send_dma_ins/queue_from_wr ;
  wire [7:0]\axi4_send_dma_ins/queue_report_bufno ;
  wire [14:0]\axi4_send_dma_ins/queue_start_DWoffset ;
  wire \^axi4_send_dma_ins/queue_valid ;
  wire \^axi4_send_dma_ins/queue_valid_glue_set ;
  wire [3:0]\axi4_send_dma_ins/rden_d ;
  wire [14:0]\axi4_send_dma_ins/rden_offset ;
  wire [14:14]\axi4_send_dma_ins/rden_offset[14]_wr_end_offset ;
  wire [3:0]\axi4_send_dma_ins/send_BE ;
  wire \^axi4_send_dma_ins/send_dma_idle ;
  wire \^axi4_send_dma_ins/send_do_continue ;
  wire \^axi4_send_dma_ins/send_do_continue_glue_set ;
  wire \^axi4_send_dma_ins/send_do_message ;
  wire \axi4_send_dma_ins/send_do_message_queue_do_message_MUX_714_o ;
  wire [14:0]\axi4_send_dma_ins/send_end_offset ;
  wire [14:0]\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT ;
  wire \^axi4_send_dma_ins/send_hold ;
  wire [10:0]\axi4_send_dma_ins/send_length ;
  wire [10:0]\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT ;
  wire \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ;
  wire [9:0]\axi4_send_dma_ins/send_next_Address_DWlsbs ;
  wire [10:0]\axi4_send_dma_ins/send_next_length ;
  wire [10:0]\axi4_send_dma_ins/send_next_length_unbounded ;
  wire [10:0]\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT ;
  wire [15:0]\axi4_send_dma_ins/send_next_length_unmaxed ;
  wire [10:0]\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT ;
  wire [15:2]\axi4_send_dma_ins/send_read_from_fifo ;
  wire [15:15]\axi4_send_dma_ins/send_read_from_fifo[15]_send_total_DWs ;
  wire [15:0]\axi4_send_dma_ins/send_read_from_fifo_backoff ;
  wire \^axi4_send_dma_ins/send_read_no_more ;
  wire [0:0]\axi4_send_dma_ins/send_state ;
  wire \axi4_send_dma_ins/send_state[1]_M_AXI_AWVALID_Mux_204_o ;
  wire [9:0]\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT ;
  wire \axi4_send_dma_ins/send_state[1]_do_stream_Mux_206_o ;
  wire [3:0]\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT ;
  wire \^axi4_send_dma_ins/send_state_FSM_FFd1 ;
  wire \^axi4_send_dma_ins/send_state_FSM_FFd1-In ;
  wire \axi4_send_dma_ins/send_state_FSM_FFd1-In1 ;
  wire \^axi4_send_dma_ins/send_state_FSM_FFd2 ;
  wire \axi4_send_dma_ins/send_state_FSM_FFd2-In ;
  wire \^axi4_send_dma_ins/send_state_FSM_FFd2-In1 ;
  wire \axi4_send_dma_ins/send_state_FSM_FFd2-In11 ;
  wire \axi4_send_dma_ins/send_state_FSM_FFd2-In21 ;
  wire [1:0]\axi4_send_dma_ins/send_state_write_d ;
  wire [15:0]\axi4_send_dma_ins/send_total_DWs ;
  wire [15:0]\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT ;
  wire [15:0]\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT ;
  wire [15:0]\axi4_send_dma_ins/send_transmitted_DWs ;
  wire \^axi4_send_dma_ins/sendbuf_accepted ;
  wire \^axi4_send_dma_ins/sendbuf_done ;
  wire [13:0]\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT ;
  wire [13:0]\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT ;
  wire \^axi4_send_dma_ins/sendbuf_rden ;
  wire [15:0]\axi4_send_dma_ins/wr_DWs_sent_to_fifo ;
  wire [15:15]\axi4_send_dma_ins/wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff ;
  wire [31:0]\axi4_send_dma_ins/wr_bufaddr ;
  wire [2:0]\axi4_send_dma_ins/wr_channel ;
  wire \^axi4_send_dma_ins/wr_clear ;
  wire \^axi4_send_dma_ins/wr_do_message ;
  wire [14:0]\axi4_send_dma_ins/wr_end_DWoffset ;
  wire [14:0]\axi4_send_dma_ins/wr_end_offset ;
  wire [10:0]\axi4_send_dma_ins/wr_first_length ;
  wire \^axi4_send_dma_ins/wr_flushanyhow ;
  wire [1:1]\axi4_send_dma_ins/wr_format ;
  wire \^axi4_send_dma_ins/wr_guard_apply ;
  wire [15:0]\axi4_send_dma_ins/wr_offset ;
  wire \axi4_send_dma_ins/wr_offset[15]_GND_9_o_equal_49_o ;
  wire [9:0]\axi4_send_dma_ins/wr_offset_guard ;
  wire [14:0]\axi4_send_dma_ins/wr_offset_minus1 ;
  wire [7:0]\axi4_send_dma_ins/wr_report_bufno ;
  wire [14:0]\axi4_send_dma_ins/wr_start_DWoffset ;
  wire [14:14]\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ;
  wire \axi4_send_dma_ins/wr_state[1]_GND_9_o_Mux_80_o ;
  wire \^axi4_send_dma_ins/wr_state_FSM_FFd1 ;
  wire \axi4_send_dma_ins/wr_state_FSM_FFd1-In ;
  wire \^axi4_send_dma_ins/wr_state_FSM_FFd2 ;
  wire \axi4_send_dma_ins/wr_state_FSM_FFd2-In ;
  wire \^axi4_send_dma_ins/wr_state_FSM_FFd2-In1 ;
  wire [15:0]\axi4_send_dma_ins/wr_total_DWs ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_0_mand1 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_1_mand1 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_2_mand1 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_3_mand1 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_4_mand1 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_5_mand1 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_6_mand1 ;
  wire [6:0]\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut ;
  wire [0:0]\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_lut ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]11 ;
  wire [0:0]\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_lut ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]11 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT10 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT12 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT14 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT16 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT4 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT6 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT8 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N102 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N103 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N109 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N110 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N1111 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N115 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N116 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N117 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N1211 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N122 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N123 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N127 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N128 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N129 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N131 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N132 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N133 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N136 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N137 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N141 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N151 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N19 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N20 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N21 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N25 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N26 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N27 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N30 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N31 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N34 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N35 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N41 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N42 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N43 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N47 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N48 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N49 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N53 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N54 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N55 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N59 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N60 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N61 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N64 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N65 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N68 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N69 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N7 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N75 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N76 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N77 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N8 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N81 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N82 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N83 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N87 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N88 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N89 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N9 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N93 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N94 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N95 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N98 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/N99 ;
  wire [7:1]\axi4_send_dma_ins/xillybus_wr_fifo/Result ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[0]2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[1]1 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[1]2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[2]1 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[2]2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[3]1 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[3]2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[4]1 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[4]2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[5]1 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[5]2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[6]1 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/Result[6]2 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/_n0189 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/_n0192 ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 ;
  wire [31:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant ;
  wire \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW_glue_set ;
  wire [3:0]\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en ;
  wire [6:0]\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer ;
  wire [3:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE ;
  wire [3:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW_glue_set ;
  wire [3:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT ;
  wire [7:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT ;
  wire [6:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer ;
  wire [6:0]\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6 ;
  wire \^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7 ;
  wire \^axi4_slave_ins/S_AXI_ARREADY ;
  wire \axi4_slave_ins/S_AXI_ARVALID_INV_213_o ;
  wire \^axi4_slave_ins/S_AXI_AWREADY ;
  wire \^axi4_slave_ins/S_AXI_BVALID ;
  wire [31:0]\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT ;
  wire \^axi4_slave_ins/S_AXI_WREADY ;
  wire \axi4_slave_ins/_n0089 ;
  wire \axi4_slave_ins/_n0096 ;
  wire \axi4_slave_ins/_n0121_inv ;
  wire \axi4_slave_ins/_n0147_inv ;
  wire \axi4_slave_ins/_n0155_inv ;
  wire [31:31]\axi4_slave_ins/endian_reg_strobe_endian_reg ;
  wire \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o ;
  wire \^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o1 ;
  wire \^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o2 ;
  wire \^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o3 ;
  wire \^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o4 ;
  wire \^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o5 ;
  wire \^axi4_slave_ins/host_is_little_endian ;
  wire \axi4_slave_ins/host_is_little_endian_INV_214_o ;
  wire \^axi4_slave_ins/rd_state_FSM_FFd1 ;
  wire \axi4_slave_ins/rd_state_FSM_FFd1-In ;
  wire \^axi4_slave_ins/rd_state_FSM_FFd2 ;
  wire \axi4_slave_ins/rd_state_FSM_FFd2-In ;
  wire [5:0]\axi4_slave_ins/reg_rd_addr ;
  wire \^axi4_slave_ins/reg_wen ;
  wire [5:0]\axi4_slave_ins/reg_wr_addr ;
  wire [31:0]\axi4_slave_ins/reg_wr_data ;
  wire \axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ;
  wire \^axi4_slave_ins/wr_state_FSM_FFd1 ;
  wire \axi4_slave_ins/wr_state_FSM_FFd1-In ;
  wire \^axi4_slave_ins/wr_state_FSM_FFd2 ;
  wire \axi4_slave_ins/wr_state_FSM_FFd2-In ;
  wire \axi4_slave_ins/wr_state_FSM_FFd2-In1 ;
  wire \bar_registers_ins/GND_15_o_wen_d_AND_142_o ;
  wire \bar_registers_ins/GND_15_o_wen_d_AND_142_o1 ;
  wire \^bar_registers_ins/GND_15_o_wen_d_AND_142_o2 ;
  wire \bar_registers_ins/GND_15_o_wen_d_AND_144_o ;
  wire \^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ;
  wire \bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ;
  wire \bar_registers_ins/GND_15_o_wen_d_AND_146_o ;
  wire \^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ;
  wire \bar_registers_ins/GND_15_o_wen_d_AND_148_o ;
  wire \^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ;
  wire \bar_registers_ins/GND_15_o_wen_d_AND_150_o ;
  wire \^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ;
  wire \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ;
  wire \bar_registers_ins/_n0172_inv ;
  wire \bar_registers_ins/_n0176_inv ;
  wire \bar_registers_ins/_n0180_inv ;
  wire [26:0]\bar_registers_ins/buf_ctrl_reg ;
  wire \^bar_registers_ins/buf_ctrl_reg_strobe ;
  wire [22:0]\bar_registers_ins/buf_offset_reg ;
  wire [31:0]\bar_registers_ins/dma_bufaddr_highaddr_reg ;
  wire [31:0]\bar_registers_ins/dma_bufaddr_lowaddr_reg ;
  wire [31:0]\bar_registers_ins/dma_bufno_reg ;
  wire \^bar_registers_ins/dma_bufno_reg_strobe ;
  wire [31:0]\bar_registers_ins/dma_control_reg ;
  wire \^bar_registers_ins/dma_control_reg_strobe ;
  wire [31:0]\bar_registers_ins/endian_reg ;
  wire \^bar_registers_ins/endian_reg_strobe ;
  wire [2:0]\bar_registers_ins/msg_ctrl_reg ;
  wire \^bar_registers_ins/msg_ctrl_reg_strobe ;
  wire [31:0]\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT ;
  wire [31:0]\bar_registers_ins/rd_data ;
  wire \^bar_registers_ins/wen_d ;
  wire bus_clk_w;
  wire bus_rst_n_w;
  wire do_packet_w;
  wire do_packet_w_inv;
  wire \idt_ins/Mcount_idt_pos_xor[3]11 ;
  wire [6:0]\idt_ins/Result ;
  wire \idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o ;
  wire \^idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o1 ;
  wire \^idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o2 ;
  wire [7:0]\idt_ins/idt_data ;
  wire [6:0]\idt_ins/idt_pos ;
  wire [7:0]\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT ;
  wire \^idt_ins/idt_req ;
  wire \^idt_ins/idt_req_glue_rst ;
  wire \idt_ins/idt_req_idt_busy_AND_2_o ;
  wire idt_ins_N10;
  wire idt_ins_N111;
  wire idt_ins_N27;
  wire idt_ins_N28;
  wire idt_ins_N29;
  wire idt_ins_N33;
  wire idt_ins_N34;
  wire idt_ins_N36;
  wire idt_ins_N37;
  wire idt_ins_N38;
  wire idt_ins_N39;
  wire idt_ins_N4;
  wire idt_ins_N40;
  wire idt_ins_N41;
  wire idt_ins_N42;
  wire idt_ins_N43;
  wire idt_ins_N5;
  wire idt_ins_N6;
  wire idt_ins_N7;
  wire idt_ins_N9;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_515_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_516_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_517_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_518_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_519_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_520_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_521_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_522_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_523_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_524_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_525_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_526_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_527_o ;
  wire \messages_ins/GND_5_o_GND_5_o_MUX_528_o ;
  wire \messages_ins/GND_5_o_GND_5_o_equal_14_o ;
  wire [26:0]\messages_ins/GND_5_o_GND_5_o_mux_88_OUT ;
  wire \messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ;
  wire [1:1]\messages_ins/GND_5_o_msg_finish ;
  wire [0:0]\messages_ins/Maccum_msg_tx_idx_lut ;
  wire [0:0]\messages_ins/Maccum_msg_writeidx_lut ;
  wire [2:2]\messages_ins/Madd_msg_writecnt[4]_GND_5_o_add_26_OUT_cy ;
  wire [2:0]\messages_ins/Madd_n0532_Madd_cy ;
  wire \messages_ins/Mcount_msg_counter ;
  wire \messages_ins/Mcount_msg_counter1 ;
  wire \messages_ins/Mcount_msg_counter2 ;
  wire \messages_ins/Mcount_msg_counter3 ;
  wire \messages_ins/Mcount_msg_roundrobin ;
  wire \messages_ins/Mcount_msg_roundrobin1 ;
  wire \messages_ins/Mcount_msg_roundrobin2 ;
  wire \messages_ins/Mcount_msg_roundrobin3 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_518_o11 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_522_o11 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT10 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT101 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT11 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT111 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT12 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT121 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT122 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT123 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT15 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT151 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT16 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1811 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18111 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT4 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT41 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT42 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT43 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT44 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT45 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT46 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT5 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT52 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT53 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT54 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT55 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT56 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT6 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT61 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT7 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT71 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT8 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT81 ;
  wire \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT9 ;
  wire \^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT91 ;
  wire \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1211 ;
  wire \messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT221 ;
  wire \messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT252 ;
  wire \messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT311 ;
  wire \messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT411 ;
  wire \messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A11 ;
  wire [3:0]\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A ;
  wire [1:1]\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_cy ;
  wire [3:1]\messages_ins/Result ;
  wire \messages_ins/Result[1]1 ;
  wire \messages_ins/Result[2]1 ;
  wire \messages_ins/_n0629 ;
  wire \messages_ins/_n0630 ;
  wire [3:0]\messages_ins/_n0641 ;
  wire \^messages_ins/_n0656_inv ;
  wire \messages_ins/_n0659_inv ;
  wire \messages_ins/_n0670_inv ;
  wire \messages_ins/_n0675_inv ;
  wire \messages_ins/_n0678_inv ;
  wire \messages_ins/_n0685_inv ;
  wire \messages_ins/_n0690_inv ;
  wire \messages_ins/_n0693_inv ;
  wire \messages_ins/_n0696 ;
  wire \messages_ins/_n0706_inv ;
  wire \messages_ins/_n0731_inv ;
  wire \messages_ins/_n0819_inv ;
  wire \^messages_ins/_n0819_inv1 ;
  wire \messages_ins/_n0819_inv11 ;
  wire \^messages_ins/_n0819_inv2 ;
  wire \messages_ins/_n0826_inv ;
  wire \^messages_ins/message_ack ;
  wire \messages_ins/message_req_GND_5_o_MUX_485_o ;
  wire \^messages_ins/msg_buf_real_wen ;
  wire [26:0]\messages_ins/msg_buf_real_word ;
  wire [26:0]\messages_ins/msg_buf_w0 ;
  wire [14:0]\messages_ins/msg_buf_w1 ;
  wire [26:0]\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_499_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_500_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_501_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_502_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_503_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_504_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_505_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_506_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_507_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_508_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_509_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_510_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_511_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_512_o ;
  wire \messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_513_o ;
  wire \^messages_ins/msg_buf_wen ;
  wire \messages_ins/msg_buf_wen_GND_5_o_MUX_529_o ;
  wire \^messages_ins/msg_buf_wen_d ;
  wire \^messages_ins/msg_buf_wen_glue_set ;
  wire \messages_ins/msg_buf_wen_msg_buf_wen_d_OR_98_o ;
  wire \^messages_ins/msg_buffer_pending ;
  wire \^messages_ins/msg_buffer_pending_glue_set ;
  wire [3:0]\messages_ins/msg_counter ;
  wire [2:2]\messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg ;
  wire [1:0]\messages_ins/msg_finish ;
  wire [1:0]\messages_ins/msg_finish[1]_GND_5_o_mux_34_OUT ;
  wire \^messages_ins/msg_holdwrite ;
  wire \messages_ins/msg_holdwrite_PWR_5_o_MUX_355_o ;
  wire \^messages_ins/msg_holdwrite_glue_set ;
  wire \messages_ins/msg_nowlast43 ;
  wire [3:0]\messages_ins/msg_readidx ;
  wire [3:0]\messages_ins/msg_readidx_real ;
  wire [3:0]\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT ;
  wire [3:0]\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT ;
  wire [3:0]\messages_ins/msg_roundrobin ;
  wire \messages_ins/msg_roundrobin[0]_mmx_out4 ;
  wire \messages_ins/msg_roundrobin[1]_mmx_out ;
  wire [2:0]\messages_ins/msg_tx_idx ;
  wire [3:0]\messages_ins/msg_vacant_entries ;
  wire [3:0]\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT ;
  wire [4:0]\messages_ins/msg_writecnt ;
  wire [4:0]\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT ;
  wire [3:0]\messages_ins/msg_writeidx ;
  wire [31:22]\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT ;
  wire \^messages_ins/quiesce ;
  wire \^messages_ins/quiesce_send_ack ;
  wire \^messages_ins/quiesce_send_msg ;
  wire \^messages_ins/quiesce_state_FSM_FFd1 ;
  wire \^messages_ins/quiesce_state_FSM_FFd1-In ;
  wire \^messages_ins/quiesce_state_FSM_FFd2 ;
  wire \^messages_ins/quiesce_state_FSM_FFd2-In ;
  wire \^messages_ins/quiesce_state_FSM_FFd3 ;
  wire \messages_ins/quiesce_state_FSM_FFd3-In ;
  wire \^messages_ins/quiesce_state_FSM_FFd3-In1 ;
  wire \^messages_ins/quiesce_state_FSM_FFd3-In2 ;
  wire [3:0]\messages_ins/quiesce_wait ;
  wire \^messages_ins/unitr_2_bufdone_ack ;
  wire \^messages_ins/unitr_4_bufdone_ack ;
  wire \^messages_ins/unitr_5_bufdone_ack ;
  wire \^messages_ins/unitr_6_bufdone_ack ;
  wire \^messages_ins/unitr_7_bufdone_ack ;
  wire \^messages_ins/unitw_1_eof_ack ;
  wire \^messages_ins/unitw_1_nonempty_ack ;
  wire \^messages_ins/unitw_3_eof_ack ;
  wire \^messages_ins/unitw_3_nonempty_ack ;
  wire \^messages_ins/unitw_5_eof_ack ;
  wire \^messages_ins/unitw_6_eof_ack ;
  wire \^messages_ins/unitw_6_nonempty_ack ;
  wire \^messages_ins/unitw_7_eof_ack ;
  wire [31:0]\messages_ins/wrbuffer_msg_data ;
  wire \^messages_ins/wrbuffer_msg_nodata ;
  wire \^messages_ins/wrbuffer_msg_rden_d ;
  wire \^messages_ins/wrbuffer_msg_req ;
  wire \^messages_ins/wrbuffer_msg_req_glue_set ;
  wire \^misc_ins/GND_7_o_GND_7_o_equal_6_o ;
  wire [25:25]\misc_ins/GND_7_o_GND_7_o_equal_6_o ;
  wire \^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]11 ;
  wire \^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]12 ;
  wire \^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]2 ;
  wire \^misc_ins/GND_7_o_GND_7_o_equal_9_o ;
  wire [25:25]\misc_ins/GND_7_o_GND_7_o_equal_9_o ;
  wire \^misc_ins/GND_7_o_GND_7_o_equal_9_o[25]1 ;
  wire \misc_ins/GPIO_LED[0]_INV_30_o ;
  wire \^misc_ins/GPIO_LED_0 ;
  wire \^misc_ins/GPIO_LED_1 ;
  wire \^misc_ins/GPIO_LED_2 ;
  wire \^misc_ins/GPIO_LED_3 ;
  wire [24:0]\misc_ins/Mcount_counter_cy ;
  wire \^misc_ins/Mcount_counter_cy[10]_rt ;
  wire \^misc_ins/Mcount_counter_cy[11]_rt ;
  wire \^misc_ins/Mcount_counter_cy[12]_rt ;
  wire \^misc_ins/Mcount_counter_cy[13]_rt ;
  wire \^misc_ins/Mcount_counter_cy[14]_rt ;
  wire \^misc_ins/Mcount_counter_cy[15]_rt ;
  wire \^misc_ins/Mcount_counter_cy[16]_rt ;
  wire \^misc_ins/Mcount_counter_cy[17]_rt ;
  wire \^misc_ins/Mcount_counter_cy[18]_rt ;
  wire \^misc_ins/Mcount_counter_cy[19]_rt ;
  wire \^misc_ins/Mcount_counter_cy[1]_rt ;
  wire \^misc_ins/Mcount_counter_cy[20]_rt ;
  wire \^misc_ins/Mcount_counter_cy[21]_rt ;
  wire \^misc_ins/Mcount_counter_cy[22]_rt ;
  wire \^misc_ins/Mcount_counter_cy[23]_rt ;
  wire \^misc_ins/Mcount_counter_cy[24]_rt ;
  wire \^misc_ins/Mcount_counter_cy[2]_rt ;
  wire \^misc_ins/Mcount_counter_cy[3]_rt ;
  wire \^misc_ins/Mcount_counter_cy[4]_rt ;
  wire \^misc_ins/Mcount_counter_cy[5]_rt ;
  wire \^misc_ins/Mcount_counter_cy[6]_rt ;
  wire \^misc_ins/Mcount_counter_cy[7]_rt ;
  wire \^misc_ins/Mcount_counter_cy[8]_rt ;
  wire \^misc_ins/Mcount_counter_cy[9]_rt ;
  wire [0:0]\misc_ins/Mcount_counter_lut ;
  wire \^misc_ins/Mcount_counter_xor[25]_rt ;
  wire [18:0]\misc_ins/Mcount_rd_busy_cnt_cy ;
  wire \^misc_ins/Mcount_rd_busy_cnt_cy[0]_rt ;
  wire [19:1]\misc_ins/Mcount_rd_busy_cnt_lut ;
  wire [18:0]\misc_ins/Mcount_rd_unbal_cnt_cy ;
  wire \^misc_ins/Mcount_rd_unbal_cnt_cy[0]_rt ;
  wire [19:1]\misc_ins/Mcount_rd_unbal_cnt_lut ;
  wire [18:0]\misc_ins/Mcount_wr_busy_cnt_cy ;
  wire \^misc_ins/Mcount_wr_busy_cnt_cy[0]_rt ;
  wire [19:1]\misc_ins/Mcount_wr_busy_cnt_lut ;
  wire [25:0]\misc_ins/Result ;
  wire \misc_ins/Result[0]1 ;
  wire \misc_ins/Result[0]3 ;
  wire \misc_ins/Result[0]4 ;
  wire \misc_ins/Result[10]1 ;
  wire \misc_ins/Result[10]3 ;
  wire \misc_ins/Result[10]4 ;
  wire \misc_ins/Result[11]1 ;
  wire \misc_ins/Result[11]3 ;
  wire \misc_ins/Result[11]4 ;
  wire \misc_ins/Result[12]1 ;
  wire \misc_ins/Result[12]3 ;
  wire \misc_ins/Result[12]4 ;
  wire \misc_ins/Result[13]1 ;
  wire \misc_ins/Result[13]3 ;
  wire \misc_ins/Result[13]4 ;
  wire \misc_ins/Result[14]1 ;
  wire \misc_ins/Result[14]3 ;
  wire \misc_ins/Result[14]4 ;
  wire \misc_ins/Result[15]1 ;
  wire \misc_ins/Result[15]3 ;
  wire \misc_ins/Result[15]4 ;
  wire \misc_ins/Result[16]1 ;
  wire \misc_ins/Result[16]3 ;
  wire \misc_ins/Result[16]4 ;
  wire \misc_ins/Result[17]1 ;
  wire \misc_ins/Result[17]3 ;
  wire \misc_ins/Result[17]4 ;
  wire \misc_ins/Result[18]1 ;
  wire \misc_ins/Result[18]3 ;
  wire \misc_ins/Result[18]4 ;
  wire \misc_ins/Result[19]1 ;
  wire \misc_ins/Result[19]3 ;
  wire \misc_ins/Result[19]4 ;
  wire \misc_ins/Result[1]1 ;
  wire \misc_ins/Result[1]3 ;
  wire \misc_ins/Result[1]4 ;
  wire \misc_ins/Result[2]1 ;
  wire \misc_ins/Result[2]3 ;
  wire \misc_ins/Result[2]4 ;
  wire \misc_ins/Result[3]1 ;
  wire \misc_ins/Result[3]3 ;
  wire \misc_ins/Result[3]4 ;
  wire \misc_ins/Result[4]1 ;
  wire \misc_ins/Result[4]3 ;
  wire \misc_ins/Result[4]4 ;
  wire \misc_ins/Result[5]1 ;
  wire \misc_ins/Result[5]3 ;
  wire \misc_ins/Result[5]4 ;
  wire \misc_ins/Result[6]1 ;
  wire \misc_ins/Result[6]3 ;
  wire \misc_ins/Result[6]4 ;
  wire \misc_ins/Result[7]1 ;
  wire \misc_ins/Result[7]3 ;
  wire \misc_ins/Result[7]4 ;
  wire \misc_ins/Result[8]1 ;
  wire \misc_ins/Result[8]3 ;
  wire \misc_ins/Result[8]4 ;
  wire \misc_ins/Result[9]1 ;
  wire \misc_ins/Result[9]3 ;
  wire \misc_ins/Result[9]4 ;
  wire [25:0]\misc_ins/counter ;
  wire \^misc_ins/n0021 ;
  wire [19:19]\misc_ins/n0021 ;
  wire \^misc_ins/n0021[19]1 ;
  wire \^misc_ins/n0021[19]2 ;
  wire \misc_ins/n0021_inv ;
  wire \^misc_ins/n0023 ;
  wire [19:19]\misc_ins/n0023 ;
  wire \^misc_ins/n0023[19]1 ;
  wire \^misc_ins/n0023[19]2 ;
  wire \misc_ins/n0023_inv ;
  wire \^misc_ins/n0025 ;
  wire [19:19]\misc_ins/n0025 ;
  wire \^misc_ins/n0025[19]1 ;
  wire \^misc_ins/n0025[19]2 ;
  wire \misc_ins/n0025_inv ;
  wire [19:0]\misc_ins/rd_busy_cnt ;
  wire [19:0]\misc_ins/rd_unbal_cnt ;
  wire \misc_ins/recv_dma_balanced_inv ;
  wire [19:0]\misc_ins/wr_busy_cnt ;
  wire mux1101;
  wire mux1112;
  wire mux12211;
  wire mux2111;
  wire mux3112;
  wire mux411;
  wire mux511;
  wire mux611;
  wire mux711;
  wire mux811;
  wire mux911;
  wire \rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_0 ;
  wire \rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_0 ;
  wire \rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_0 ;
  wire \rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_0 ;
  wire \rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_0 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o11 ;
  wire [3:3]\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_A ;
  wire [2:2]\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_B ;
  wire [1:1]\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]1 ;
  wire \^rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]11 ;
  wire [8:3]\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]1 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]1 ;
  wire \^rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]11 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT1 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT10 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT11 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT12 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT13 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT14 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT15 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT2 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT3 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT7 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT8 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT9 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT1 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT10 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT11 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT12 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT13 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT14 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT15 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT2 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT3 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT7 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT8 ;
  wire \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT9 ;
  wire \rd_arbiter_ins/_n0362 ;
  wire \^rd_arbiter_ins/_n03621 ;
  wire \^rd_arbiter_ins/_n03622 ;
  wire \rd_arbiter_ins/_n0362_inv ;
  wire \rd_arbiter_ins/_n0513_inv ;
  wire \rd_arbiter_ins/_n0516_inv ;
  wire \rd_arbiter_ins/_n0519_inv ;
  wire \rd_arbiter_ins/_n0522_inv ;
  wire \rd_arbiter_ins/_n0525_inv ;
  wire \rd_arbiter_ins/_n0528_inv ;
  wire [2:0]\rd_arbiter_ins/n0184 ;
  wire \^rd_arbiter_ins/rd_arb_busy ;
  wire \rd_arbiter_ins/rd_arb_busy_0 ;
  wire \rd_arbiter_ins/rd_arb_busy_inv ;
  wire [2:2]\rd_arbiter_ins/rd_arb_busy_rd_arb_roundrobin ;
  wire [2:0]\rd_arbiter_ins/rd_arb_roundrobin ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_40_o ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_45_o ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_46_o ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_47_o ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_48_o ;
  wire [8:0]\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[0]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[1]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[2]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[3]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[4]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_011 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_013 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0_0 ;
  wire \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[8]_0_0 ;
  wire [1:1]\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_channel[2]_wide_mux_39_OUT ;
  wire [14:0]\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT ;
  wire [1:1]\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_format[1]_wide_mux_43_OUT ;
  wire [14:0]\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT ;
  wire \^rd_arbiter_ins/rd_arb_roundrobin_1_1 ;
  wire [8:0]\rd_arbiter_ins/recvbuf_bufno ;
  wire [2:0]\rd_arbiter_ins/recvbuf_channel ;
  wire [14:0]\rd_arbiter_ins/recvbuf_end_offset ;
  wire [1:1]\rd_arbiter_ins/recvbuf_format ;
  wire \^rd_arbiter_ins/recvbuf_req_strobe ;
  wire [14:0]\rd_arbiter_ins/recvbuf_start_offset ;
  wire \^rd_arbiter_ins/unitr_2_ack ;
  wire [31:0]\rd_arbiter_ins/unitr_2_data ;
  wire \^rd_arbiter_ins/unitr_2_last_wren ;
  wire \^rd_arbiter_ins/unitr_2_wren ;
  wire \^rd_arbiter_ins/unitr_4_ack ;
  wire [7:0]\rd_arbiter_ins/unitr_4_data ;
  wire \^rd_arbiter_ins/unitr_4_last_wren ;
  wire \^rd_arbiter_ins/unitr_4_wren ;
  wire \^rd_arbiter_ins/unitr_5_ack ;
  wire [7:0]\rd_arbiter_ins/unitr_5_data ;
  wire \^rd_arbiter_ins/unitr_5_last_wren ;
  wire \^rd_arbiter_ins/unitr_5_wren ;
  wire \^rd_arbiter_ins/unitr_6_ack ;
  wire [31:0]\rd_arbiter_ins/unitr_6_data ;
  wire \^rd_arbiter_ins/unitr_6_last_wren ;
  wire \^rd_arbiter_ins/unitr_6_wren ;
  wire \^rd_arbiter_ins/unitr_7_ack ;
  wire [7:0]\rd_arbiter_ins/unitr_7_data ;
  wire \^rd_arbiter_ins/unitr_7_last_wren ;
  wire \^rd_arbiter_ins/unitr_7_wren ;
  wire [31:0]rd_data_w;
  wire recv_dma_balanced_w;
  wire \unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ;
  wire \^unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o1 ;
  wire \^unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o2 ;
  wire \unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ;
  wire [4:0]\unit_addr_5_ins/unit_5_addr ;
  wire \^unit_addr_5_ins/unit_5_addr_changed ;
  wire [3:0]\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy ;
  wire [4:0]\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut ;
  wire [6:0]\unitr_2_ins/Mcount_unitr_2_bufno_cy ;
  wire \^unitr_2_ins/Mcount_unitr_2_bufno_cy[1]_rt ;
  wire \^unitr_2_ins/Mcount_unitr_2_bufno_cy[2]_rt ;
  wire \^unitr_2_ins/Mcount_unitr_2_bufno_cy[3]_rt ;
  wire \^unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_rt ;
  wire \^unitr_2_ins/Mcount_unitr_2_bufno_cy[5]_rt ;
  wire \^unitr_2_ins/Mcount_unitr_2_bufno_cy[6]_rt ;
  wire [0:0]\unitr_2_ins/Mcount_unitr_2_bufno_lut ;
  wire \^unitr_2_ins/Mcount_unitr_2_bufno_xor[7]_rt ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset1 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset10 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset11 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset12 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset13 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset14 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset2 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset3 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset4 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset5 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset6 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset7 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset8 ;
  wire \unitr_2_ins/Mcount_unitr_2_start_offset9 ;
  wire [13:0]\unitr_2_ins/Mcount_unitr_2_start_offset_cy ;
  wire [14:0]\unitr_2_ins/Mcount_unitr_2_start_offset_lut ;
  wire \unitr_2_ins/N10 ;
  wire \unitr_2_ins/N100 ;
  wire \unitr_2_ins/N101 ;
  wire \unitr_2_ins/N105 ;
  wire \unitr_2_ins/N106 ;
  wire \unitr_2_ins/N107 ;
  wire \unitr_2_ins/N11 ;
  wire \unitr_2_ins/N111 ;
  wire \unitr_2_ins/N112 ;
  wire \unitr_2_ins/N113 ;
  wire \unitr_2_ins/N117 ;
  wire \unitr_2_ins/N118 ;
  wire \unitr_2_ins/N119 ;
  wire \unitr_2_ins/N123 ;
  wire \unitr_2_ins/N124 ;
  wire \unitr_2_ins/N125 ;
  wire \unitr_2_ins/N15 ;
  wire \unitr_2_ins/N16 ;
  wire \unitr_2_ins/N17 ;
  wire \unitr_2_ins/N21 ;
  wire \unitr_2_ins/N22 ;
  wire \unitr_2_ins/N23 ;
  wire \unitr_2_ins/N27 ;
  wire \unitr_2_ins/N28 ;
  wire \unitr_2_ins/N29 ;
  wire \unitr_2_ins/N33 ;
  wire \unitr_2_ins/N34 ;
  wire \unitr_2_ins/N35 ;
  wire \unitr_2_ins/N39 ;
  wire \unitr_2_ins/N40 ;
  wire \unitr_2_ins/N41 ;
  wire \unitr_2_ins/N45 ;
  wire \unitr_2_ins/N46 ;
  wire \unitr_2_ins/N47 ;
  wire \unitr_2_ins/N51 ;
  wire \unitr_2_ins/N52 ;
  wire \unitr_2_ins/N53 ;
  wire \unitr_2_ins/N57 ;
  wire \unitr_2_ins/N58 ;
  wire \unitr_2_ins/N59 ;
  wire \unitr_2_ins/N63 ;
  wire \unitr_2_ins/N64 ;
  wire \unitr_2_ins/N65 ;
  wire \unitr_2_ins/N69 ;
  wire \unitr_2_ins/N70 ;
  wire \unitr_2_ins/N71 ;
  wire \unitr_2_ins/N75 ;
  wire \unitr_2_ins/N76 ;
  wire \unitr_2_ins/N77 ;
  wire \unitr_2_ins/N81 ;
  wire \unitr_2_ins/N82 ;
  wire \unitr_2_ins/N83 ;
  wire \unitr_2_ins/N87 ;
  wire \unitr_2_ins/N88 ;
  wire \unitr_2_ins/N89 ;
  wire \unitr_2_ins/N9 ;
  wire \unitr_2_ins/N93 ;
  wire \unitr_2_ins/N94 ;
  wire \unitr_2_ins/N95 ;
  wire \unitr_2_ins/N99 ;
  wire [7:0]\unitr_2_ins/Result ;
  wire \unitr_2_ins/_n01361 ;
  wire \unitr_2_ins/_n01364 ;
  wire \^unitr_2_ins/_n013641 ;
  wire \unitr_2_ins/_n0136_bdd2 ;
  wire \unitr_2_ins/_n0158_inv ;
  wire \^unitr_2_ins/_n0158_inv1 ;
  wire \^unitr_2_ins/_n0158_inv2 ;
  wire \^unitr_2_ins/_n0158_inv3 ;
  wire \unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ;
  wire \unitr_2_ins/quiesce_user_w_write_32_open_OR_219_o ;
  wire \^unitr_2_ins/unitr_2_almostfull_d ;
  wire \^unitr_2_ins/unitr_2_bufdone ;
  wire [7:0]\unitr_2_ins/unitr_2_bufdone_bufno ;
  wire \^unitr_2_ins/unitr_2_bufdone_glue_set ;
  wire [7:0]\unitr_2_ins/unitr_2_bufno ;
  wire [14:0]\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT ;
  wire \^unitr_2_ins/unitr_2_close_pending ;
  wire \^unitr_2_ins/unitr_2_close_pending_glue_set ;
  wire \^unitr_2_ins/unitr_2_empty ;
  wire \^unitr_2_ins/unitr_2_empty_glue_rst ;
  wire \unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ;
  wire [14:0]\unitr_2_ins/unitr_2_end_offset ;
  wire \^unitr_2_ins/unitr_2_ignore_ack ;
  wire \^unitr_2_ins/unitr_2_insession ;
  wire \^unitr_2_ins/unitr_2_insession_glue_set ;
  wire [7:0]\unitr_2_ins/unitr_2_last_submitted ;
  wire \^unitr_2_ins/unitr_2_quiesce ;
  wire \^unitr_2_ins/unitr_2_req ;
  wire \^unitr_2_ins/unitr_2_req_glue_set ;
  wire \^unitr_2_ins/unitr_2_skip ;
  wire \^unitr_2_ins/unitr_2_skip_glue_set ;
  wire [14:0]\unitr_2_ins/unitr_2_start_offset ;
  wire [14:14]\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ;
  wire \^unitr_2_ins/user_w_write_32_open ;
  wire \^unitr_2_ins/user_w_write_32_open_glue_set ;
  wire \^unitr_2_ins/user_w_write_32_wren_d ;
  wire \unitr_2_ins/user_w_write_32_wren_d_0 ;
  wire [14:14]\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ;
  wire \unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]_inv ;
  wire \^unitr_2_ins/write_ctrl ;
  wire \^unitr_2_ins/write_ctrl1 ;
  wire \^unitr_2_ins/write_ctrl2 ;
  wire \^unitr_2_ins/write_ctrl3 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset1 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset10 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset11 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset2 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset3 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset4 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset5 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset6 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset7 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset8 ;
  wire \unitr_4_ins/Mcount_unitr_4_start_offset9 ;
  wire [10:0]\unitr_4_ins/Mcount_unitr_4_start_offset_cy ;
  wire [11:0]\unitr_4_ins/Mcount_unitr_4_start_offset_lut ;
  wire [1:0]\unitr_4_ins/Result ;
  wire \unitr_4_ins/_n0158_inv ;
  wire \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ;
  wire \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o1 ;
  wire \^unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o11 ;
  wire \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ;
  wire \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o ;
  wire \unitr_4_ins/quiesce_user_w_write_8_open_OR_250_o ;
  wire \^unitr_4_ins/unitr_4_almostfull_d ;
  wire \^unitr_4_ins/unitr_4_bufdone ;
  wire [1:0]\unitr_4_ins/unitr_4_bufdone_bufno ;
  wire \^unitr_4_ins/unitr_4_bufdone_glue_set ;
  wire [1:0]\unitr_4_ins/unitr_4_bufno ;
  wire [11:0]\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT ;
  wire \^unitr_4_ins/unitr_4_close_pending ;
  wire \^unitr_4_ins/unitr_4_close_pending_glue_set ;
  wire \^unitr_4_ins/unitr_4_empty ;
  wire \^unitr_4_ins/unitr_4_empty_glue_rst ;
  wire \unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ;
  wire [11:0]\unitr_4_ins/unitr_4_end_offset ;
  wire \^unitr_4_ins/unitr_4_ignore_ack ;
  wire \^unitr_4_ins/unitr_4_insession ;
  wire \^unitr_4_ins/unitr_4_insession_glue_set ;
  wire [1:0]\unitr_4_ins/unitr_4_last_submitted ;
  wire \^unitr_4_ins/unitr_4_quiesce ;
  wire \^unitr_4_ins/unitr_4_req ;
  wire \^unitr_4_ins/unitr_4_req_glue_set ;
  wire \^unitr_4_ins/unitr_4_skip ;
  wire \^unitr_4_ins/unitr_4_skip_glue_set ;
  wire [11:0]\unitr_4_ins/unitr_4_start_offset ;
  wire [11:11]\unitr_4_ins/unitr_4_start_offset[11]_unitr_4_end_offset ;
  wire \^unitr_4_ins/user_w_write_8_open ;
  wire \^unitr_4_ins/user_w_write_8_open_glue_set ;
  wire \^unitr_4_ins/user_w_write_8_wren_d ;
  wire \unitr_4_ins/user_w_write_8_wren_d_0 ;
  wire [11:11]\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset ;
  wire \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ;
  wire \^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ;
  wire \^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ;
  wire \^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ;
  wire \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_inv ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset1 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset10 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset11 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset2 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset3 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset4 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset5 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset6 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset7 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset8 ;
  wire \unitr_5_ins/Mcount_unitr_5_start_offset9 ;
  wire [10:0]\unitr_5_ins/Mcount_unitr_5_start_offset_cy ;
  wire [11:0]\unitr_5_ins/Mcount_unitr_5_start_offset_lut ;
  wire [1:0]\unitr_5_ins/Result ;
  wire \unitr_5_ins/_n0158_inv ;
  wire \unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ;
  wire \unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o1 ;
  wire \^unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o11 ;
  wire \unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o ;
  wire \unitr_5_ins/quiesce_user_w_mem_8_open_OR_270_o ;
  wire \^unitr_5_ins/unitr_5_almostfull_d ;
  wire \^unitr_5_ins/unitr_5_bufdone ;
  wire [1:0]\unitr_5_ins/unitr_5_bufdone_bufno ;
  wire \^unitr_5_ins/unitr_5_bufdone_glue_set ;
  wire [1:0]\unitr_5_ins/unitr_5_bufno ;
  wire [11:0]\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT ;
  wire \^unitr_5_ins/unitr_5_close_pending ;
  wire \^unitr_5_ins/unitr_5_close_pending_glue_set ;
  wire \^unitr_5_ins/unitr_5_empty ;
  wire \^unitr_5_ins/unitr_5_empty_glue_rst ;
  wire \unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ;
  wire [11:0]\unitr_5_ins/unitr_5_end_offset ;
  wire \^unitr_5_ins/unitr_5_ignore_ack ;
  wire \^unitr_5_ins/unitr_5_insession ;
  wire \^unitr_5_ins/unitr_5_insession_glue_set ;
  wire [1:0]\unitr_5_ins/unitr_5_last_submitted ;
  wire \^unitr_5_ins/unitr_5_quiesce ;
  wire \^unitr_5_ins/unitr_5_req ;
  wire \^unitr_5_ins/unitr_5_req_glue_set ;
  wire \^unitr_5_ins/unitr_5_skip ;
  wire \^unitr_5_ins/unitr_5_skip_glue_set ;
  wire [11:0]\unitr_5_ins/unitr_5_start_offset ;
  wire [11:11]\unitr_5_ins/unitr_5_start_offset[11]_unitr_5_end_offset ;
  wire \^unitr_5_ins/user_w_mem_8_open ;
  wire \^unitr_5_ins/user_w_mem_8_open_glue_set ;
  wire \^unitr_5_ins/user_w_mem_8_wren_d ;
  wire \unitr_5_ins/user_w_mem_8_wren_d_0 ;
  wire [11:11]\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset ;
  wire \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ;
  wire \^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ;
  wire \^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ;
  wire \^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ;
  wire \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_inv ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset1 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset2 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset3 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset4 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset5 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset6 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset7 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset8 ;
  wire \unitr_6_ins/Mcount_unitr_6_start_offset9 ;
  wire [8:0]\unitr_6_ins/Mcount_unitr_6_start_offset_cy ;
  wire [9:0]\unitr_6_ins/Mcount_unitr_6_start_offset_lut ;
  wire [1:0]\unitr_6_ins/Result ;
  wire \unitr_6_ins/_n0158_inv ;
  wire \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ;
  wire \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o1 ;
  wire \^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o11 ;
  wire \^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o12 ;
  wire \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ;
  wire \unitr_6_ins/quiesce_user_w_audio_open_OR_291_o ;
  wire \^unitr_6_ins/unitr_6_almostfull_d ;
  wire \^unitr_6_ins/unitr_6_bufdone ;
  wire [1:0]\unitr_6_ins/unitr_6_bufdone_bufno ;
  wire \^unitr_6_ins/unitr_6_bufdone_glue_set ;
  wire [1:0]\unitr_6_ins/unitr_6_bufno ;
  wire [9:0]\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT ;
  wire \^unitr_6_ins/unitr_6_close_pending ;
  wire \^unitr_6_ins/unitr_6_close_pending_glue_set ;
  wire \^unitr_6_ins/unitr_6_empty ;
  wire \^unitr_6_ins/unitr_6_empty_glue_rst ;
  wire \unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ;
  wire [9:0]\unitr_6_ins/unitr_6_end_offset ;
  wire \^unitr_6_ins/unitr_6_ignore_ack ;
  wire \^unitr_6_ins/unitr_6_insession ;
  wire \^unitr_6_ins/unitr_6_insession_glue_set ;
  wire [1:0]\unitr_6_ins/unitr_6_last_submitted ;
  wire \^unitr_6_ins/unitr_6_quiesce ;
  wire \^unitr_6_ins/unitr_6_req ;
  wire \^unitr_6_ins/unitr_6_req_glue_set ;
  wire \^unitr_6_ins/unitr_6_skip ;
  wire \^unitr_6_ins/unitr_6_skip_glue_set ;
  wire [9:0]\unitr_6_ins/unitr_6_start_offset ;
  wire [9:9]\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ;
  wire \^unitr_6_ins/user_w_audio_open ;
  wire \^unitr_6_ins/user_w_audio_open_glue_set ;
  wire \^unitr_6_ins/user_w_audio_wren_d ;
  wire \unitr_6_ins/user_w_audio_wren_d_0 ;
  wire [9:9]\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset ;
  wire \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o3 ;
  wire \^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o31 ;
  wire \^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o32 ;
  wire \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_inv ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset1 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset10 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset11 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset2 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset3 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset4 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset5 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset6 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset7 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset8 ;
  wire \unitr_7_ins/Mcount_unitr_7_start_offset9 ;
  wire [10:0]\unitr_7_ins/Mcount_unitr_7_start_offset_cy ;
  wire [11:0]\unitr_7_ins/Mcount_unitr_7_start_offset_lut ;
  wire [1:0]\unitr_7_ins/Result ;
  wire \unitr_7_ins/_n0158_inv ;
  wire \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ;
  wire \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o1 ;
  wire \^unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o11 ;
  wire \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o ;
  wire \unitr_7_ins/quiesce_user_w_smb_open_OR_311_o ;
  wire \^unitr_7_ins/unitr_7_almostfull_d ;
  wire \^unitr_7_ins/unitr_7_bufdone ;
  wire [1:0]\unitr_7_ins/unitr_7_bufdone_bufno ;
  wire \^unitr_7_ins/unitr_7_bufdone_glue_set ;
  wire [1:0]\unitr_7_ins/unitr_7_bufno ;
  wire [11:0]\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT ;
  wire \^unitr_7_ins/unitr_7_close_pending ;
  wire \^unitr_7_ins/unitr_7_close_pending_glue_set ;
  wire \^unitr_7_ins/unitr_7_empty ;
  wire \^unitr_7_ins/unitr_7_empty_glue_rst ;
  wire \unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ;
  wire [11:0]\unitr_7_ins/unitr_7_end_offset ;
  wire \^unitr_7_ins/unitr_7_ignore_ack ;
  wire \^unitr_7_ins/unitr_7_insession ;
  wire \^unitr_7_ins/unitr_7_insession_glue_set ;
  wire [1:0]\unitr_7_ins/unitr_7_last_submitted ;
  wire \^unitr_7_ins/unitr_7_quiesce ;
  wire \^unitr_7_ins/unitr_7_req ;
  wire \^unitr_7_ins/unitr_7_req_glue_set ;
  wire \^unitr_7_ins/unitr_7_skip ;
  wire \^unitr_7_ins/unitr_7_skip_glue_set ;
  wire [11:0]\unitr_7_ins/unitr_7_start_offset ;
  wire [11:11]\unitr_7_ins/unitr_7_start_offset[11]_unitr_7_end_offset ;
  wire \^unitr_7_ins/user_w_smb_open ;
  wire \^unitr_7_ins/user_w_smb_open_glue_set ;
  wire \^unitr_7_ins/user_w_smb_wren_d ;
  wire \unitr_7_ins/user_w_smb_wren_d_0 ;
  wire [11:11]\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset ;
  wire \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ;
  wire \^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ;
  wire \^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ;
  wire \^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ;
  wire \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_inv ;
  wire [14:0]\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT ;
  wire [7:0]\unitw_1_ins/Mcompar_n0037_cy ;
  wire [7:0]\unitw_1_ins/Mcompar_n0037_lut ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi1 ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi2 ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi3 ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi4 ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi5 ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi6 ;
  wire \^unitw_1_ins/Mcompar_n0037_lutdi7 ;
  wire [6:0]\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy ;
  wire [7:0]\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi1 ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi2 ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi3 ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi4 ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi5 ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi6 ;
  wire \^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi7 ;
  wire [3:0]\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy ;
  wire [4:0]\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut ;
  wire [6:0]\unitw_1_ins/Mcount_unitw_1_bufno_cy ;
  wire \^unitw_1_ins/Mcount_unitw_1_bufno_cy[1]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_bufno_cy[2]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_bufno_cy[3]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_bufno_cy[5]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_bufno_cy[6]_rt ;
  wire [0:0]\unitw_1_ins/Mcount_unitw_1_bufno_lut ;
  wire \^unitw_1_ins/Mcount_unitw_1_bufno_xor[7]_rt ;
  wire [13:0]\unitw_1_ins/Mcount_unitw_1_start_offset_cy ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[10]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[11]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[13]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[1]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[2]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[3]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[4]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[5]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[6]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[7]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[8]_rt ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_cy[9]_rt ;
  wire [0:0]\unitw_1_ins/Mcount_unitw_1_start_offset_lut ;
  wire \^unitw_1_ins/Mcount_unitw_1_start_offset_xor[14]_rt ;
  wire \unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o1 ;
  wire \^unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o11 ;
  wire \^unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o12 ;
  wire [13:0]\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy ;
  wire \^unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[0]_rt ;
  wire [14:1]\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut ;
  wire [5:5]\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_48_OUT[7:0]_cy ;
  wire \unitw_1_ins/Reset_OR_DriverANDClockEnable1 ;
  wire [14:0]\unitw_1_ins/Result ;
  wire \unitw_1_ins/Result[0]1 ;
  wire \unitw_1_ins/Result[1]1 ;
  wire \unitw_1_ins/Result[2]1 ;
  wire \unitw_1_ins/Result[3]1 ;
  wire \unitw_1_ins/Result[4]1 ;
  wire \unitw_1_ins/Result[5]1 ;
  wire \unitw_1_ins/Result[6]1 ;
  wire \unitw_1_ins/Result[7]1 ;
  wire \unitw_1_ins/_n0333 ;
  wire \unitw_1_ins/_n0340 ;
  wire \unitw_1_ins/_n03402 ;
  wire \^unitw_1_ins/_n03761 ;
  wire \^unitw_1_ins/_n03762 ;
  wire \^unitw_1_ins/_n03763 ;
  wire \unitw_1_ins/_n0395_inv ;
  wire \unitw_1_ins/_n0403_inv ;
  wire \unitw_1_ins/_n0408_inv ;
  wire \unitw_1_ins/_n0422_inv ;
  wire \unitw_1_ins/_n0428_inv ;
  wire \unitw_1_ins/_n0465_inv ;
  wire \unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o ;
  wire \unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o10 ;
  wire \^unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o101 ;
  wire \^unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o102 ;
  wire \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ;
  wire \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o1 ;
  wire \^unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 ;
  wire \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ;
  wire \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ;
  wire \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ;
  wire \unitw_1_ins/n0031 ;
  wire \^unitw_1_ins/n0047 ;
  wire [14:14]\unitw_1_ins/n0047 ;
  wire \^unitw_1_ins/n0047[14]1 ;
  wire \^unitw_1_ins/pre_unitw_1_nodata ;
  wire \unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o ;
  wire \unitw_1_ins/quiesce_user_r_read_32_open_OR_212_o ;
  wire \^unitw_1_ins/unitw_1_active ;
  wire \^unitw_1_ins/unitw_1_active_glue_set ;
  wire [7:0]\unitw_1_ins/unitw_1_bufno ;
  wire [7:1]\unitw_1_ins/unitw_1_bufno_minus_1 ;
  wire \^unitw_1_ins/unitw_1_close_pending ;
  wire \^unitw_1_ins/unitw_1_close_pending_glue_set ;
  wire [31:0]\unitw_1_ins/unitw_1_data ;
  wire [7:0]\unitw_1_ins/unitw_1_do_buffers ;
  wire [7:0]\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT ;
  wire \^unitw_1_ins/unitw_1_do_flush ;
  wire \unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o ;
  wire \unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_lut ;
  wire \^unitw_1_ins/unitw_1_do_flush_glue_set ;
  wire \unitw_1_ins/unitw_1_effective_rden ;
  wire [14:0]\unitw_1_ins/unitw_1_end_offset ;
  wire \^unitw_1_ins/unitw_1_end_offset_0_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_10_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_11_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_12_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_13_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_14_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_1_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_2_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_3_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_4_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_5_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_6_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_7_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_8_rstpot ;
  wire \^unitw_1_ins/unitw_1_end_offset_9_rstpot ;
  wire \^unitw_1_ins/unitw_1_eof ;
  wire \^unitw_1_ins/unitw_1_eof_glue_set ;
  wire \^unitw_1_ins/unitw_1_eof_pending ;
  wire \^unitw_1_ins/unitw_1_eof_pending_glue_set ;
  wire \^unitw_1_ins/unitw_1_eof_sent ;
  wire \^unitw_1_ins/unitw_1_eof_sent_glue_set ;
  wire \^unitw_1_ins/unitw_1_first ;
  wire \^unitw_1_ins/unitw_1_first_glue_set ;
  wire \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ;
  wire \^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o1 ;
  wire \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2 ;
  wire \^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut ;
  wire \^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut1 ;
  wire \^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut ;
  wire \^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut1 ;
  wire \^unitw_1_ins/unitw_1_flushanyhow ;
  wire \^unitw_1_ins/unitw_1_flushanyhow_rstpot ;
  wire \^unitw_1_ins/unitw_1_flushonly ;
  wire \^unitw_1_ins/unitw_1_flushonly_glue_set ;
  wire \^unitw_1_ins/unitw_1_full ;
  wire \^unitw_1_ins/unitw_1_full_glue_set ;
  wire \^unitw_1_ins/unitw_1_host_is_empty ;
  wire \unitw_1_ins/unitw_1_host_is_empty_unitw_1_host_is_empty_MUX_1137_o ;
  wire \^unitw_1_ins/unitw_1_insession ;
  wire \^unitw_1_ins/unitw_1_insession_glue_set ;
  wire [7:0]\unitw_1_ins/unitw_1_last_use_buffer ;
  wire \^unitw_1_ins/unitw_1_limitsvalid ;
  wire \unitw_1_ins/unitw_1_limitsvalid_GND_16_o_MUX_1142_o ;
  wire \^unitw_1_ins/unitw_1_nodata ;
  wire \^unitw_1_ins/unitw_1_nonempty ;
  wire [7:0]\unitw_1_ins/unitw_1_nonempty_bufno ;
  wire \^unitw_1_ins/unitw_1_nonempty_glue_set ;
  wire [14:0]\unitw_1_ins/unitw_1_offset_limit ;
  wire [14:14]\unitw_1_ins/unitw_1_offset_limit[14]_unitw_1_start_offset ;
  wire \^unitw_1_ins/unitw_1_quiesce ;
  wire \unitw_1_ins/unitw_1_rden_inv ;
  wire \unitw_1_ins/unitw_1_rden_unitw_1_effective_rden_AND_157_o_norst ;
  wire \^unitw_1_ins/unitw_1_req ;
  wire \unitw_1_ins/unitw_1_req_GND_16_o_MUX_1148_o ;
  wire \^unitw_1_ins/unitw_1_req_glue_set ;
  wire [14:0]\unitw_1_ins/unitw_1_start_offset ;
  wire [14:14]\unitw_1_ins/unitw_1_start_offset[14]_unitw_1_end_offset ;
  wire \^unitw_1_ins/unitw_1_submit_buffer ;
  wire \^unitw_1_ins/unitw_1_submitted ;
  wire \^unitw_1_ins/unitw_1_submitted_glue_set ;
  wire \^unitw_1_ins/unitw_1_synchronous ;
  wire \^unitw_1_ins/unitw_1_wr_request_condition ;
  wire \^unitw_1_ins/user_r_read_32_open ;
  wire \unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ;
  wire \^unitw_1_ins/user_r_read_32_open_glue_set ;
  wire \unitw_3_bufno_w[0]_inv ;
  wire [11:0]\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT ;
  wire [5:0]\unitw_3_ins/Mcompar_n0037_cy ;
  wire [5:0]\unitw_3_ins/Mcompar_n0037_lut ;
  wire \^unitw_3_ins/Mcompar_n0037_lutdi ;
  wire \^unitw_3_ins/Mcompar_n0037_lutdi1 ;
  wire \^unitw_3_ins/Mcompar_n0037_lutdi2 ;
  wire \^unitw_3_ins/Mcompar_n0037_lutdi3 ;
  wire \^unitw_3_ins/Mcompar_n0037_lutdi4 ;
  wire \^unitw_3_ins/Mcompar_n0037_lutdi5 ;
  wire [4:0]\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy ;
  wire [5:0]\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut ;
  wire \^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi ;
  wire \^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi1 ;
  wire \^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi2 ;
  wire \^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi3 ;
  wire \^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi4 ;
  wire \^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi5 ;
  wire [10:0]\unitw_3_ins/Mcount_unitw_3_start_offset_cy ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[10]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[1]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[2]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[3]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[4]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[5]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[6]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[7]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_rt ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_cy[9]_rt ;
  wire [0:0]\unitw_3_ins/Mcount_unitw_3_start_offset_lut ;
  wire \^unitw_3_ins/Mcount_unitw_3_start_offset_xor[11]_rt ;
  wire [10:0]\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy ;
  wire \^unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[0]_rt ;
  wire [11:1]\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut ;
  wire \unitw_3_ins/Reset_OR_DriverANDClockEnable1 ;
  wire [11:1]\unitw_3_ins/Result ;
  wire \unitw_3_ins/Result[0]1 ;
  wire \unitw_3_ins/Result[1]1 ;
  wire \unitw_3_ins/_n0333 ;
  wire \unitw_3_ins/_n0340 ;
  wire \unitw_3_ins/_n03581 ;
  wire \unitw_3_ins/_n0395_inv ;
  wire \unitw_3_ins/_n0403_inv ;
  wire \unitw_3_ins/_n0408_inv ;
  wire \unitw_3_ins/_n0422_inv ;
  wire \unitw_3_ins/_n0428_inv ;
  wire \unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o ;
  wire \^unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101 ;
  wire \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o ;
  wire \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o1 ;
  wire \^unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 ;
  wire \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o ;
  wire \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_267_o ;
  wire \^unitw_3_ins/n0047 ;
  wire [11:11]\unitw_3_ins/n0047 ;
  wire \^unitw_3_ins/n0047[11]1 ;
  wire \^unitw_3_ins/pre_unitw_3_nodata ;
  wire \unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o ;
  wire \unitw_3_ins/quiesce_user_r_read_8_open_OR_243_o ;
  wire \^unitw_3_ins/unitw_3_active ;
  wire \^unitw_3_ins/unitw_3_active_glue_set ;
  wire [1:0]\unitw_3_ins/unitw_3_bufno ;
  wire [1:1]\unitw_3_ins/unitw_3_bufno_minus_1 ;
  wire \^unitw_3_ins/unitw_3_close_pending ;
  wire \^unitw_3_ins/unitw_3_close_pending_glue_set ;
  wire [7:0]\unitw_3_ins/unitw_3_data ;
  wire [1:0]\unitw_3_ins/unitw_3_do_buffers ;
  wire [1:0]\unitw_3_ins/unitw_3_do_buffers[1]_unitw_3_do_buffers[1]_mux_49_OUT ;
  wire \^unitw_3_ins/unitw_3_do_flush ;
  wire \unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o ;
  wire \^unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut ;
  wire \unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut1 ;
  wire \^unitw_3_ins/unitw_3_do_flush_glue_set ;
  wire \unitw_3_ins/unitw_3_effective_rden ;
  wire [11:0]\unitw_3_ins/unitw_3_end_offset ;
  wire [11:0]\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT ;
  wire \^unitw_3_ins/unitw_3_eof ;
  wire \^unitw_3_ins/unitw_3_eof_glue_set ;
  wire \^unitw_3_ins/unitw_3_eof_pending ;
  wire \^unitw_3_ins/unitw_3_eof_pending_glue_set ;
  wire \^unitw_3_ins/unitw_3_eof_sent ;
  wire \^unitw_3_ins/unitw_3_eof_sent_glue_set ;
  wire \^unitw_3_ins/unitw_3_first ;
  wire \^unitw_3_ins/unitw_3_first_glue_set ;
  wire \unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ;
  wire \^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o1 ;
  wire \unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3 ;
  wire \^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut ;
  wire \^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut1 ;
  wire \^unitw_3_ins/unitw_3_flushanyhow ;
  wire \^unitw_3_ins/unitw_3_flushanyhow_rstpot ;
  wire \^unitw_3_ins/unitw_3_flushonly ;
  wire \^unitw_3_ins/unitw_3_flushonly_glue_set ;
  wire \^unitw_3_ins/unitw_3_full ;
  wire \^unitw_3_ins/unitw_3_full_glue_set ;
  wire \^unitw_3_ins/unitw_3_host_is_empty ;
  wire \unitw_3_ins/unitw_3_host_is_empty_unitw_3_host_is_empty_MUX_1240_o ;
  wire \^unitw_3_ins/unitw_3_insession ;
  wire \^unitw_3_ins/unitw_3_insession_glue_set ;
  wire [1:0]\unitw_3_ins/unitw_3_last_use_buffer ;
  wire \^unitw_3_ins/unitw_3_limitsvalid ;
  wire \unitw_3_ins/unitw_3_limitsvalid_GND_18_o_MUX_1245_o ;
  wire \^unitw_3_ins/unitw_3_nodata ;
  wire \^unitw_3_ins/unitw_3_nonempty ;
  wire [1:0]\unitw_3_ins/unitw_3_nonempty_bufno ;
  wire \^unitw_3_ins/unitw_3_nonempty_glue_set ;
  wire [11:0]\unitw_3_ins/unitw_3_offset_limit ;
  wire \^unitw_3_ins/unitw_3_quiesce ;
  wire \unitw_3_ins/unitw_3_rden_inv ;
  wire \unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o ;
  wire \unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o_norst ;
  wire \^unitw_3_ins/unitw_3_req ;
  wire \^unitw_3_ins/unitw_3_req_glue_set ;
  wire [11:0]\unitw_3_ins/unitw_3_start_offset ;
  wire \unitw_3_ins/unitw_3_submit_buffer ;
  wire \^unitw_3_ins/unitw_3_submit_buffer1 ;
  wire \^unitw_3_ins/unitw_3_submit_buffer2 ;
  wire \^unitw_3_ins/unitw_3_submit_buffer3 ;
  wire \^unitw_3_ins/unitw_3_submit_buffer4 ;
  wire \^unitw_3_ins/unitw_3_submit_buffer5 ;
  wire \^unitw_3_ins/unitw_3_submit_buffer6 ;
  wire \^unitw_3_ins/unitw_3_submitted ;
  wire \^unitw_3_ins/unitw_3_submitted_glue_set ;
  wire \^unitw_3_ins/unitw_3_synchronous ;
  wire \^unitw_3_ins/unitw_3_wr_request_condition ;
  wire \^unitw_3_ins/user_r_read_8_open ;
  wire \unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o ;
  wire \^unitw_3_ins/user_r_read_8_open_glue_set ;
  wire [11:0]\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT ;
  wire [5:0]\unitw_5_ins/Mcompar_n0037_cy ;
  wire [5:0]\unitw_5_ins/Mcompar_n0037_lut ;
  wire \^unitw_5_ins/Mcompar_n0037_lutdi ;
  wire \^unitw_5_ins/Mcompar_n0037_lutdi1 ;
  wire \^unitw_5_ins/Mcompar_n0037_lutdi2 ;
  wire \^unitw_5_ins/Mcompar_n0037_lutdi3 ;
  wire \^unitw_5_ins/Mcompar_n0037_lutdi4 ;
  wire \^unitw_5_ins/Mcompar_n0037_lutdi5 ;
  wire [4:0]\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy ;
  wire [5:0]\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut ;
  wire \^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi ;
  wire \^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi1 ;
  wire \^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi2 ;
  wire \^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi3 ;
  wire \^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi4 ;
  wire \^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi5 ;
  wire [10:0]\unitw_5_ins/Mcount_unitw_5_start_offset_cy ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[10]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[1]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[2]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[3]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[4]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[5]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[6]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[7]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_rt ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_cy[9]_rt ;
  wire [0:0]\unitw_5_ins/Mcount_unitw_5_start_offset_lut ;
  wire \^unitw_5_ins/Mcount_unitw_5_start_offset_xor[11]_rt ;
  wire \unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o1 ;
  wire \^unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o11 ;
  wire [10:0]\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy ;
  wire \^unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[0]_rt ;
  wire [11:1]\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut ;
  wire \unitw_5_ins/Reset_OR_DriverANDClockEnable1 ;
  wire [11:0]\unitw_5_ins/Result ;
  wire \unitw_5_ins/Result[0]1 ;
  wire \unitw_5_ins/Result[1]1 ;
  wire \unitw_5_ins/_n0304 ;
  wire \unitw_5_ins/_n0311 ;
  wire \unitw_5_ins/_n03271 ;
  wire \unitw_5_ins/_n0365_inv ;
  wire \unitw_5_ins/_n0373_inv ;
  wire \unitw_5_ins/_n0378_inv ;
  wire \unitw_5_ins/_n0384_inv ;
  wire \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o ;
  wire \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o1 ;
  wire \^unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 ;
  wire \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o ;
  wire \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_332_o ;
  wire \^unitw_5_ins/n0047 ;
  wire [11:11]\unitw_5_ins/n0047 ;
  wire \^unitw_5_ins/n0047[11]1 ;
  wire \^unitw_5_ins/pre_unitw_5_nodata ;
  wire \unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o ;
  wire \unitw_5_ins/quiesce_user_r_mem_8_open_OR_263_o ;
  wire \^unitw_5_ins/unitw_5_active ;
  wire \^unitw_5_ins/unitw_5_active_glue_set ;
  wire [1:0]\unitw_5_ins/unitw_5_bufno ;
  wire \^unitw_5_ins/unitw_5_close_pending ;
  wire \^unitw_5_ins/unitw_5_close_pending_glue_set ;
  wire [7:0]\unitw_5_ins/unitw_5_data ;
  wire [1:0]\unitw_5_ins/unitw_5_do_buffers ;
  wire [1:0]\unitw_5_ins/unitw_5_do_buffers[1]_unitw_5_do_buffers[1]_mux_47_OUT ;
  wire \^unitw_5_ins/unitw_5_do_flush ;
  wire \unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o ;
  wire \^unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut ;
  wire \unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut1 ;
  wire \^unitw_5_ins/unitw_5_do_flush_glue_set ;
  wire \unitw_5_ins/unitw_5_effective_rden ;
  wire [11:0]\unitw_5_ins/unitw_5_end_offset ;
  wire [11:0]\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT ;
  wire \^unitw_5_ins/unitw_5_eof ;
  wire \^unitw_5_ins/unitw_5_eof_glue_set ;
  wire \^unitw_5_ins/unitw_5_eof_pending ;
  wire \^unitw_5_ins/unitw_5_eof_pending_glue_set ;
  wire \^unitw_5_ins/unitw_5_eof_sent ;
  wire \^unitw_5_ins/unitw_5_eof_sent_glue_set ;
  wire \^unitw_5_ins/unitw_5_first ;
  wire \^unitw_5_ins/unitw_5_first_glue_set ;
  wire \unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ;
  wire \^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o1 ;
  wire \unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3 ;
  wire \^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut ;
  wire \^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut1 ;
  wire \^unitw_5_ins/unitw_5_flushanyhow ;
  wire \^unitw_5_ins/unitw_5_flushanyhow_rstpot ;
  wire \^unitw_5_ins/unitw_5_flushonly ;
  wire \^unitw_5_ins/unitw_5_flushonly_glue_set ;
  wire \^unitw_5_ins/unitw_5_full ;
  wire \^unitw_5_ins/unitw_5_full_glue_set ;
  wire \^unitw_5_ins/unitw_5_insession ;
  wire \^unitw_5_ins/unitw_5_insession_glue_set ;
  wire [1:0]\unitw_5_ins/unitw_5_last_use_buffer ;
  wire \^unitw_5_ins/unitw_5_limitsvalid ;
  wire \unitw_5_ins/unitw_5_limitsvalid_GND_20_o_MUX_1333_o ;
  wire \^unitw_5_ins/unitw_5_nodata ;
  wire [11:0]\unitw_5_ins/unitw_5_offset_limit ;
  wire \^unitw_5_ins/unitw_5_quiesce ;
  wire \unitw_5_ins/unitw_5_rden_inv ;
  wire \unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o ;
  wire \unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o_norst ;
  wire \^unitw_5_ins/unitw_5_req ;
  wire \^unitw_5_ins/unitw_5_req_glue_set ;
  wire [11:0]\unitw_5_ins/unitw_5_start_offset ;
  wire \unitw_5_ins/unitw_5_submit_buffer ;
  wire \^unitw_5_ins/unitw_5_submit_buffer1 ;
  wire \^unitw_5_ins/unitw_5_submit_buffer2 ;
  wire \^unitw_5_ins/unitw_5_submit_buffer3 ;
  wire \^unitw_5_ins/unitw_5_submit_buffer4 ;
  wire \^unitw_5_ins/unitw_5_submit_buffer5 ;
  wire \^unitw_5_ins/unitw_5_submit_buffer6 ;
  wire \^unitw_5_ins/unitw_5_submitted ;
  wire \^unitw_5_ins/unitw_5_submitted_glue_set ;
  wire \^unitw_5_ins/unitw_5_synchronous ;
  wire \^unitw_5_ins/unitw_5_wr_request_condition ;
  wire \^unitw_5_ins/user_r_mem_8_open ;
  wire \^unitw_5_ins/user_r_mem_8_open_glue_set ;
  wire \unitw_6_bufno_w[0]_inv ;
  wire [4:0]\unitw_6_ins/Mcompar_n0037_cy ;
  wire [4:0]\unitw_6_ins/Mcompar_n0037_lut ;
  wire \^unitw_6_ins/Mcompar_n0037_lutdi ;
  wire \^unitw_6_ins/Mcompar_n0037_lutdi1 ;
  wire \^unitw_6_ins/Mcompar_n0037_lutdi2 ;
  wire \^unitw_6_ins/Mcompar_n0037_lutdi3 ;
  wire \^unitw_6_ins/Mcompar_n0037_lutdi4 ;
  wire [3:0]\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy ;
  wire [4:0]\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut ;
  wire \^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi ;
  wire \^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi1 ;
  wire \^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi2 ;
  wire \^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi3 ;
  wire \^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi4 ;
  wire [8:0]\unitw_6_ins/Mcount_unitw_6_start_offset_cy ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[1]_rt ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[2]_rt ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[3]_rt ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[4]_rt ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[5]_rt ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[6]_rt ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[7]_rt ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_rt ;
  wire [0:0]\unitw_6_ins/Mcount_unitw_6_start_offset_lut ;
  wire \^unitw_6_ins/Mcount_unitw_6_start_offset_xor[9]_rt ;
  wire \^unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 ;
  wire [7:7]\unitw_6_ins/Msub_GND_23_o_GND_23_o_sub_15_OUT[9:0]_cy ;
  wire \unitw_6_ins/Reset_OR_DriverANDClockEnable ;
  wire \unitw_6_ins/Reset_OR_DriverANDClockEnable1 ;
  wire [9:1]\unitw_6_ins/Result ;
  wire \unitw_6_ins/Result[0]1 ;
  wire \unitw_6_ins/Result[1]1 ;
  wire \unitw_6_ins/_n0333 ;
  wire \unitw_6_ins/_n0340 ;
  wire \unitw_6_ins/_n03421 ;
  wire \^unitw_6_ins/_n034211 ;
  wire \unitw_6_ins/_n03583 ;
  wire \^unitw_6_ins/_n03584 ;
  wire \^unitw_6_ins/_n0378 ;
  wire \unitw_6_ins/_n0395_inv ;
  wire \unitw_6_ins/_n0399_inv ;
  wire \unitw_6_ins/_n0403_inv ;
  wire \unitw_6_ins/_n0408_inv ;
  wire \unitw_6_ins/_n0422_inv ;
  wire \unitw_6_ins/_n0422_inv1 ;
  wire \unitw_6_ins/_n0422_inv3 ;
  wire \unitw_6_ins/_n0428_inv ;
  wire \unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o ;
  wire \unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o ;
  wire \unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_404_o ;
  wire \unitw_6_ins/n0047 ;
  wire \^unitw_6_ins/pre_unitw_6_nodata ;
  wire \unitw_6_ins/quiesce_unitw_6_eof_ack_OR_285_o ;
  wire \unitw_6_ins/quiesce_user_r_audio_open_OR_284_o ;
  wire \^unitw_6_ins/unitw_6_active ;
  wire \^unitw_6_ins/unitw_6_active_glue_set ;
  wire [1:0]\unitw_6_ins/unitw_6_bufno ;
  wire [1:1]\unitw_6_ins/unitw_6_bufno_minus_1 ;
  wire \^unitw_6_ins/unitw_6_close_pending ;
  wire \^unitw_6_ins/unitw_6_close_pending_glue_set ;
  wire [31:0]\unitw_6_ins/unitw_6_data ;
  wire [1:0]\unitw_6_ins/unitw_6_do_buffers ;
  wire [1:0]\unitw_6_ins/unitw_6_do_buffers[1]_unitw_6_do_buffers[1]_mux_49_OUT ;
  wire \^unitw_6_ins/unitw_6_do_flush ;
  wire \unitw_6_ins/unitw_6_do_flush_GND_23_o_OR_281_o ;
  wire \^unitw_6_ins/unitw_6_do_flush_glue_set ;
  wire [9:0]\unitw_6_ins/unitw_6_end_offset ;
  wire [9:0]\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT ;
  wire \^unitw_6_ins/unitw_6_eof ;
  wire \^unitw_6_ins/unitw_6_eof_glue_set ;
  wire \^unitw_6_ins/unitw_6_eof_pending ;
  wire \^unitw_6_ins/unitw_6_eof_pending_glue_set ;
  wire \^unitw_6_ins/unitw_6_eof_sent ;
  wire \^unitw_6_ins/unitw_6_eof_sent_glue_set ;
  wire \^unitw_6_ins/unitw_6_first ;
  wire \^unitw_6_ins/unitw_6_first_glue_set ;
  wire \unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ;
  wire \^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o1 ;
  wire \^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o2 ;
  wire \^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o3 ;
  wire \^unitw_6_ins/unitw_6_flushanyhow ;
  wire \^unitw_6_ins/unitw_6_flushonly ;
  wire \^unitw_6_ins/unitw_6_flushonly_glue_set ;
  wire \^unitw_6_ins/unitw_6_full ;
  wire \^unitw_6_ins/unitw_6_full_glue_set ;
  wire \^unitw_6_ins/unitw_6_host_is_empty ;
  wire \unitw_6_ins/unitw_6_host_is_empty_unitw_6_host_is_empty_MUX_1419_o ;
  wire \^unitw_6_ins/unitw_6_insession ;
  wire \^unitw_6_ins/unitw_6_insession_glue_set ;
  wire [1:0]\unitw_6_ins/unitw_6_last_use_buffer ;
  wire \^unitw_6_ins/unitw_6_limitsvalid ;
  wire \unitw_6_ins/unitw_6_limitsvalid_GND_23_o_MUX_1424_o ;
  wire \^unitw_6_ins/unitw_6_nodata ;
  wire \^unitw_6_ins/unitw_6_nonempty ;
  wire [1:0]\unitw_6_ins/unitw_6_nonempty_bufno ;
  wire \^unitw_6_ins/unitw_6_nonempty_glue_set ;
  wire [9:0]\unitw_6_ins/unitw_6_offset_limit ;
  wire [9:9]\unitw_6_ins/unitw_6_offset_limit[9]_unitw_6_start_offset ;
  wire \^unitw_6_ins/unitw_6_quiesce ;
  wire \unitw_6_ins/unitw_6_rden_inv ;
  wire \unitw_6_ins/unitw_6_rden_unitw_6_effective_rden_AND_362_o_norst ;
  wire \^unitw_6_ins/unitw_6_req ;
  wire \^unitw_6_ins/unitw_6_req_glue_set ;
  wire [9:0]\unitw_6_ins/unitw_6_start_offset ;
  wire \unitw_6_ins/unitw_6_submit_buffer ;
  wire \^unitw_6_ins/unitw_6_submit_buffer1 ;
  wire \^unitw_6_ins/unitw_6_submit_buffer2 ;
  wire \^unitw_6_ins/unitw_6_submit_buffer3 ;
  wire \^unitw_6_ins/unitw_6_submit_buffer4 ;
  wire \^unitw_6_ins/unitw_6_submit_buffer5 ;
  wire \^unitw_6_ins/unitw_6_submit_buffer6 ;
  wire \^unitw_6_ins/unitw_6_submitted ;
  wire \^unitw_6_ins/unitw_6_submitted_glue_set ;
  wire \^unitw_6_ins/unitw_6_synchronous ;
  wire \^unitw_6_ins/user_r_audio_open ;
  wire \^unitw_6_ins/user_r_audio_open_glue_ce ;
  wire \^unitw_6_ins/user_r_audio_open_glue_set ;
  wire [11:0]\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT ;
  wire [5:0]\unitw_7_ins/Mcompar_n0037_cy ;
  wire [5:0]\unitw_7_ins/Mcompar_n0037_lut ;
  wire \^unitw_7_ins/Mcompar_n0037_lutdi ;
  wire \^unitw_7_ins/Mcompar_n0037_lutdi1 ;
  wire \^unitw_7_ins/Mcompar_n0037_lutdi2 ;
  wire \^unitw_7_ins/Mcompar_n0037_lutdi3 ;
  wire \^unitw_7_ins/Mcompar_n0037_lutdi4 ;
  wire \^unitw_7_ins/Mcompar_n0037_lutdi5 ;
  wire [4:0]\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy ;
  wire [5:0]\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut ;
  wire \^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi ;
  wire \^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi1 ;
  wire \^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi2 ;
  wire \^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi3 ;
  wire \^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi4 ;
  wire \^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi5 ;
  wire [10:0]\unitw_7_ins/Mcount_unitw_7_start_offset_cy ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[10]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[1]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[2]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[3]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[4]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[5]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[6]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[7]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_rt ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_cy[9]_rt ;
  wire [0:0]\unitw_7_ins/Mcount_unitw_7_start_offset_lut ;
  wire \^unitw_7_ins/Mcount_unitw_7_start_offset_xor[11]_rt ;
  wire \unitw_7_ins/Mmux_unitw_7_limitsvalid_GND_25_o_MUX_1512_o1 ;
  wire [10:0]\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy ;
  wire \^unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[0]_rt ;
  wire [11:1]\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut ;
  wire \unitw_7_ins/Reset_OR_DriverANDClockEnable1 ;
  wire [11:0]\unitw_7_ins/Result ;
  wire \unitw_7_ins/Result[0]1 ;
  wire \unitw_7_ins/Result[1]1 ;
  wire \unitw_7_ins/_n0304 ;
  wire \unitw_7_ins/_n0311 ;
  wire \unitw_7_ins/_n03112 ;
  wire \unitw_7_ins/_n0365_inv ;
  wire \unitw_7_ins/_n0373_inv ;
  wire \unitw_7_ins/_n0378_inv ;
  wire \unitw_7_ins/_n0384_inv ;
  wire \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o ;
  wire \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o1 ;
  wire \^unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 ;
  wire \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o ;
  wire \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_469_o ;
  wire \^unitw_7_ins/n0047 ;
  wire [11:11]\unitw_7_ins/n0047 ;
  wire \^unitw_7_ins/n0047[11]1 ;
  wire \^unitw_7_ins/pre_unitw_7_nodata ;
  wire \unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o ;
  wire \unitw_7_ins/quiesce_user_r_smb_open_OR_304_o ;
  wire \^unitw_7_ins/unitw_7_active ;
  wire \^unitw_7_ins/unitw_7_active_glue_set ;
  wire [1:0]\unitw_7_ins/unitw_7_bufno ;
  wire \^unitw_7_ins/unitw_7_close_pending ;
  wire \^unitw_7_ins/unitw_7_close_pending_glue_set ;
  wire [7:0]\unitw_7_ins/unitw_7_data ;
  wire [1:0]\unitw_7_ins/unitw_7_do_buffers ;
  wire [1:0]\unitw_7_ins/unitw_7_do_buffers[1]_unitw_7_do_buffers[1]_mux_47_OUT ;
  wire \^unitw_7_ins/unitw_7_do_flush ;
  wire \unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o ;
  wire \^unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut ;
  wire \unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut1 ;
  wire \^unitw_7_ins/unitw_7_do_flush_glue_set ;
  wire \unitw_7_ins/unitw_7_effective_rden ;
  wire [11:0]\unitw_7_ins/unitw_7_end_offset ;
  wire [11:0]\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT ;
  wire \^unitw_7_ins/unitw_7_eof ;
  wire \^unitw_7_ins/unitw_7_eof_glue_set ;
  wire \^unitw_7_ins/unitw_7_eof_pending ;
  wire \^unitw_7_ins/unitw_7_eof_pending_glue_set ;
  wire \^unitw_7_ins/unitw_7_eof_sent ;
  wire \^unitw_7_ins/unitw_7_eof_sent_glue_set ;
  wire \^unitw_7_ins/unitw_7_first ;
  wire \^unitw_7_ins/unitw_7_first_glue_set ;
  wire \unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ;
  wire \^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o1 ;
  wire \unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3 ;
  wire \^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut ;
  wire \^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut1 ;
  wire \^unitw_7_ins/unitw_7_flushanyhow ;
  wire \^unitw_7_ins/unitw_7_flushanyhow_rstpot ;
  wire \^unitw_7_ins/unitw_7_flushonly ;
  wire \^unitw_7_ins/unitw_7_flushonly_glue_set ;
  wire \^unitw_7_ins/unitw_7_full ;
  wire \^unitw_7_ins/unitw_7_full_glue_set ;
  wire \^unitw_7_ins/unitw_7_insession ;
  wire \^unitw_7_ins/unitw_7_insession_glue_set ;
  wire [1:0]\unitw_7_ins/unitw_7_last_use_buffer ;
  wire \^unitw_7_ins/unitw_7_limitsvalid ;
  wire \unitw_7_ins/unitw_7_limitsvalid_GND_25_o_MUX_1512_o ;
  wire \^unitw_7_ins/unitw_7_nodata ;
  wire [11:0]\unitw_7_ins/unitw_7_offset_limit ;
  wire \^unitw_7_ins/unitw_7_quiesce ;
  wire \unitw_7_ins/unitw_7_rden_inv ;
  wire \unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o ;
  wire \unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o_norst ;
  wire \^unitw_7_ins/unitw_7_req ;
  wire \^unitw_7_ins/unitw_7_req_glue_set ;
  wire [11:0]\unitw_7_ins/unitw_7_start_offset ;
  wire \unitw_7_ins/unitw_7_submit_buffer ;
  wire \^unitw_7_ins/unitw_7_submit_buffer1 ;
  wire \^unitw_7_ins/unitw_7_submit_buffer2 ;
  wire \^unitw_7_ins/unitw_7_submit_buffer3 ;
  wire \^unitw_7_ins/unitw_7_submit_buffer4 ;
  wire \^unitw_7_ins/unitw_7_submit_buffer5 ;
  wire \^unitw_7_ins/unitw_7_submit_buffer6 ;
  wire \^unitw_7_ins/unitw_7_submitted ;
  wire \^unitw_7_ins/unitw_7_submitted_glue_set ;
  wire \^unitw_7_ins/unitw_7_synchronous ;
  wire \^unitw_7_ins/unitw_7_wr_request_condition ;
  wire \^unitw_7_ins/user_r_smb_open ;
  wire \^unitw_7_ins/user_r_smb_open_glue_set ;
  wire [31:0]user_r_audio_data_w;
  wire user_r_audio_empty_w;
  wire user_r_audio_eof_w;
  wire user_r_audio_rden_w;
  wire [7:0]user_r_mem_8_data_w;
  wire user_r_mem_8_empty_w;
  wire user_r_mem_8_eof_w;
  wire user_r_mem_8_rden_w;
  wire [31:0]user_r_read_32_data_w;
  wire user_r_read_32_empty_w;
  wire user_r_read_32_eof_w;
  wire user_r_read_32_rden_w;
  wire [7:0]user_r_read_8_data_w;
  wire user_r_read_8_empty_w;
  wire user_r_read_8_eof_w;
  wire user_r_read_8_rden_w;
  wire [7:0]user_r_smb_data_w;
  wire user_r_smb_empty_w;
  wire user_r_smb_eof_w;
  wire user_r_smb_rden_w;
  wire user_w_audio_full_w;
  wire user_w_audio_wren_w;
  wire user_w_mem_8_full_w;
  wire user_w_mem_8_wren_w;
  wire user_w_smb_full_w;
  wire user_w_smb_wren_w;
  wire user_w_write_32_full_w;
  wire user_w_write_32_wren_w;
  wire user_w_write_8_full_w;
  wire user_w_write_8_wren_w;
  wire \wr_arbiter_ins/GND_2_o_GND_2_o_equal_2_o ;
  wire \wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT2 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT12 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT121 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT23 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT231 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT26 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT261 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT27 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT271 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT28 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT281 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT29 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT291 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT30 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT301 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT11 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT2 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT21 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT22 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT3 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT31 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT32 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT33 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT4 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT41 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT71 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT1 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT10 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT11 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT12 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT13 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT14 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT15 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT7 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT8 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT9 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o1 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushonly_Mux_63_o1 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT2 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT1 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT10 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT11 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT12 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT13 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT14 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT15 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT7 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT8 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT9 ;
  wire \wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o1 ;
  wire \^wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o11 ;
  wire \wr_arbiter_ins/_n0389_inv1_0 ;
  wire \wr_arbiter_ins/_n0446_inv ;
  wire \wr_arbiter_ins/_n0759_inv ;
  wire \wr_arbiter_ins/_n0774_inv ;
  wire \^wr_arbiter_ins/_n0811_inv ;
  wire \wr_arbiter_ins/_n0811_inv1 ;
  wire \wr_arbiter_ins/_n0819_inv ;
  wire \^wr_arbiter_ins/_n0819_inv1 ;
  wire \wr_arbiter_ins/_n0827_inv ;
  wire \wr_arbiter_ins/_n0830 ;
  wire \wr_arbiter_ins/_n0840_inv ;
  wire \wr_arbiter_ins/_n0882_inv ;
  wire \wr_arbiter_ins/_n0898_inv ;
  wire \wr_arbiter_ins/_n0928_inv ;
  wire \wr_arbiter_ins/_n0948_inv ;
  wire \wr_arbiter_ins/_n0982_inv ;
  wire \wr_arbiter_ins/_n1002_inv ;
  wire \wr_arbiter_ins/_n1036_inv ;
  wire \wr_arbiter_ins/_n1056_inv ;
  wire \wr_arbiter_ins/_n1090_inv ;
  wire \wr_arbiter_ins/_n1110_inv ;
  wire \^wr_arbiter_ins/idt_busy ;
  wire \^wr_arbiter_ins/idt_rden ;
  wire [8:0]\wr_arbiter_ins/sendbuf_bufno ;
  wire [2:0]\wr_arbiter_ins/sendbuf_channel ;
  wire [31:0]\wr_arbiter_ins/sendbuf_data ;
  wire [14:0]\wr_arbiter_ins/sendbuf_end_offset ;
  wire \^wr_arbiter_ins/sendbuf_flushanyhow ;
  wire \^wr_arbiter_ins/sendbuf_flushonly ;
  wire [1:1]\wr_arbiter_ins/sendbuf_format ;
  wire \^wr_arbiter_ins/sendbuf_nodata ;
  wire [7:0]\wr_arbiter_ins/sendbuf_report_bufno ;
  wire \^wr_arbiter_ins/sendbuf_req ;
  wire \^wr_arbiter_ins/sendbuf_req_glue_set ;
  wire [14:0]\wr_arbiter_ins/sendbuf_start_offset ;
  wire \^wr_arbiter_ins/unitw_1_busy ;
  wire \^wr_arbiter_ins/unitw_1_done ;
  wire \^wr_arbiter_ins/unitw_1_rden ;
  wire \^wr_arbiter_ins/unitw_3_busy ;
  wire \^wr_arbiter_ins/unitw_3_done ;
  wire \^wr_arbiter_ins/unitw_3_rden ;
  wire \^wr_arbiter_ins/unitw_5_busy ;
  wire \^wr_arbiter_ins/unitw_5_done ;
  wire \^wr_arbiter_ins/unitw_5_rden ;
  wire \^wr_arbiter_ins/unitw_6_busy ;
  wire \^wr_arbiter_ins/unitw_6_done ;
  wire \^wr_arbiter_ins/unitw_6_rden ;
  wire \^wr_arbiter_ins/unitw_7_busy ;
  wire \^wr_arbiter_ins/unitw_7_done ;
  wire \^wr_arbiter_ins/unitw_7_rden ;
  wire \^wr_arbiter_ins/wr_arb_first ;
  wire [2:0]\wr_arbiter_ins/wr_arb_granted ;
  wire \^wr_arbiter_ins/wr_arb_other_req ;
  wire [2:0]\wr_arbiter_ins/wr_arb_roundrobin ;
  wire [2:0]\wr_arbiter_ins/wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT ;
  wire \wr_arbiter_ins/wr_arb_roundrobin[2]_unitw_7_req_Mux_109_o ;
  wire [2:0]\wr_arbiter_ins/wr_arb_state ;
  wire [31:0]\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT ;
  wire [8:0]\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT ;
  wire [2:0]\wr_arbiter_ins/wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT ;
  wire [14:0]\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT ;
  wire \wr_arbiter_ins/wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o ;
  wire \wr_arbiter_ins/wr_arb_state[2]_sendbuf_flushonly_Mux_63_o ;
  wire [1:1]\wr_arbiter_ins/wr_arb_state[2]_sendbuf_format[1]_wide_mux_67_OUT ;
  wire \wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o ;
  wire [7:0]\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT ;
  wire [14:0]\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT ;
  wire \wr_arbiter_ins/wr_arb_state[2]_unitw_7_nodata_Mux_69_o ;
  wire [2:0]\wr_arbiter_ins/wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT ;
  wire \^wr_arbiter_ins/wrbuffer_msg_busy ;
  wire \^wr_arbiter_ins/wrbuffer_msg_rden ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [1:0]\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DIPADIP_UNCONNECTED ;
  wire [1:0]\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DIPBDIP_UNCONNECTED ;
  wire [1:0]\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DOPBDOP_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_axi4_send_dma_ins/Madd_n0660_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Madd_n0660_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_axi4_send_dma_ins/Madd_n0660_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Madd_n0660_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [3:1]\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [0:0]\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [1:0]\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcount_wr_offset_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mcount_wr_offset_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Mmux__n1101_rs_cy[28]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Mmux__n1101_rs_cy[28]_CARRY4_DI_UNCONNECTED ;
  wire [1:0]\NLW_axi4_send_dma_ins/Mram_dma_address_DIPADIP_UNCONNECTED ;
  wire [1:0]\NLW_axi4_send_dma_ins/Mram_dma_address_DIPBDIP_UNCONNECTED ;
  wire [1:0]\NLW_axi4_send_dma_ins/Mram_dma_address_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_axi4_send_dma_ins/Mram_dma_address_DOPBDOP_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_11_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_11_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4_DOD_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61_SPO_UNCONNECTED ;
  wire \NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62_SPO_UNCONNECTED ;
  wire [3:0]\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_misc_ins/Mcount_rd_busy_cnt_cy[16]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_misc_ins/Mcount_rd_busy_cnt_cy[16]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_misc_ins/Mcount_rd_unbal_cnt_cy[16]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_misc_ins/Mcount_rd_unbal_cnt_cy[16]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_misc_ins/Mcount_wr_busy_cnt_cy[16]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_misc_ins/Mcount_wr_busy_cnt_cy[16]_CARRY4_DI_UNCONNECTED ;
  wire [2:0]\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_S_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets1_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets10_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets11_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets12_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets13_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets14_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets15_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets16_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets17_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets18_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets19_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets2_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets20_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets3_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets4_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets5_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets6_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets7_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets8_DOD_UNCONNECTED ;
  wire \NLW_unitr_2_ins/Mram_unitr_2_offsets9_DOD_UNCONNECTED ;
  wire [3:2]\NLW_unitr_4_ins/Mcount_unitr_4_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitr_4_ins/Mcount_unitr_4_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [1:0]\NLW_unitr_4_ins/Mram_unitr_4_offsets1_DOD_UNCONNECTED ;
  wire [1:0]\NLW_unitr_4_ins/Mram_unitr_4_offsets2_DOD_UNCONNECTED ;
  wire [3:2]\NLW_unitr_5_ins/Mcount_unitr_5_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitr_5_ins/Mcount_unitr_5_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [1:0]\NLW_unitr_5_ins/Mram_unitr_5_offsets1_DOD_UNCONNECTED ;
  wire [1:0]\NLW_unitr_5_ins/Mram_unitr_5_offsets2_DOD_UNCONNECTED ;
  wire [3:0]\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [1:0]\NLW_unitr_6_ins/Mram_unitr_6_offsets1_DOD_UNCONNECTED ;
  wire \NLW_unitr_6_ins/Mram_unitr_6_offsets21_SPO_UNCONNECTED ;
  wire \NLW_unitr_6_ins/Mram_unitr_6_offsets22_SPO_UNCONNECTED ;
  wire \NLW_unitr_6_ins/Mram_unitr_6_offsets23_SPO_UNCONNECTED ;
  wire \NLW_unitr_6_ins/Mram_unitr_6_offsets24_SPO_UNCONNECTED ;
  wire [3:2]\NLW_unitr_7_ins/Mcount_unitr_7_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitr_7_ins/Mcount_unitr_7_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [1:0]\NLW_unitr_7_ins/Mram_unitr_7_offsets1_DOD_UNCONNECTED ;
  wire [1:0]\NLW_unitr_7_ins/Mram_unitr_7_offsets2_DOD_UNCONNECTED ;
  wire [2:0]\NLW_unitw_1_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_1_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_S_UNCONNECTED ;
  wire [3:1]\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_cy_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_cy_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [2:0]\NLW_unitw_5_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_5_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_5_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_5_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [2:0]\NLW_unitw_6_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_6_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_S_UNCONNECTED ;
  wire [3:0]\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [2:0]\NLW_unitw_7_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_7_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_7_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_7_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[8]_CARRY4_DI_UNCONNECTED ;

  assign GPIO_LED_w[3] = \^misc_ins/GPIO_LED_3 ;
  assign GPIO_LED_w[2] = \^misc_ins/GPIO_LED_2 ;
  assign GPIO_LED_w[1] = \^misc_ins/GPIO_LED_1 ;
  assign GPIO_LED_w[0] = \^misc_ins/GPIO_LED_0 ;
  assign M_AXI_ACP_ARADDR_w[31:3] = \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR ;
  assign M_AXI_ACP_ARADDR_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARADDR_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARADDR_w[0] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARBURST_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARBURST_w[0] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_ARCACHE_w[3] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_ARCACHE_w[2] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_ARCACHE_w[1] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_ARCACHE_w[0] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_ARLEN_w[3] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARLEN_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARLEN_w[1:0] = \axi4_acp_recv_dma_ins/M_AXI_ACP_ARLEN ;
  assign M_AXI_ACP_ARPROT_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARPROT_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARPROT_w[0] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARSIZE_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_ARSIZE_w[1] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_ARSIZE_w[0] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_ARVALID_w = \^axi4_acp_recv_dma_ins/M_AXI_ACP_ARVALID ;
  assign M_AXI_ACP_AWADDR_w[31] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_31 ;
  assign M_AXI_ACP_AWADDR_w[30] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_30 ;
  assign M_AXI_ACP_AWADDR_w[29] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_29 ;
  assign M_AXI_ACP_AWADDR_w[28] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_28 ;
  assign M_AXI_ACP_AWADDR_w[27] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_27 ;
  assign M_AXI_ACP_AWADDR_w[26] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_26 ;
  assign M_AXI_ACP_AWADDR_w[25] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_25 ;
  assign M_AXI_ACP_AWADDR_w[24] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_24 ;
  assign M_AXI_ACP_AWADDR_w[23] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_23 ;
  assign M_AXI_ACP_AWADDR_w[22] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_22 ;
  assign M_AXI_ACP_AWADDR_w[21] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_21 ;
  assign M_AXI_ACP_AWADDR_w[20] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_20 ;
  assign M_AXI_ACP_AWADDR_w[19] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_19 ;
  assign M_AXI_ACP_AWADDR_w[18] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_18 ;
  assign M_AXI_ACP_AWADDR_w[17] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_17 ;
  assign M_AXI_ACP_AWADDR_w[16] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_16 ;
  assign M_AXI_ACP_AWADDR_w[15] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_15 ;
  assign M_AXI_ACP_AWADDR_w[14] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_14 ;
  assign M_AXI_ACP_AWADDR_w[13] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_13 ;
  assign M_AXI_ACP_AWADDR_w[12] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_12 ;
  assign M_AXI_ACP_AWADDR_w[11] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_11 ;
  assign M_AXI_ACP_AWADDR_w[10] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_10 ;
  assign M_AXI_ACP_AWADDR_w[9] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_9 ;
  assign M_AXI_ACP_AWADDR_w[8] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_8 ;
  assign M_AXI_ACP_AWADDR_w[7] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_7 ;
  assign M_AXI_ACP_AWADDR_w[6] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_6 ;
  assign M_AXI_ACP_AWADDR_w[5] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_5 ;
  assign M_AXI_ACP_AWADDR_w[4] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_4 ;
  assign M_AXI_ACP_AWADDR_w[3] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_3 ;
  assign M_AXI_ACP_AWADDR_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWADDR_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWADDR_w[0] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWBURST_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWBURST_w[0] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_AWCACHE_w[3] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_AWCACHE_w[2] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_AWCACHE_w[1] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_AWCACHE_w[0] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_AWLEN_w[3] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWLEN_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWLEN_w[1:0] = \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN ;
  assign M_AXI_ACP_AWPROT_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWPROT_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWPROT_w[0] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWSIZE_w[2] = \^M_AXI_ACP_AWPROT_w [0];
  assign M_AXI_ACP_AWSIZE_w[1] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_AWSIZE_w[0] = M_AXI_ACP_BREADY_w;
  assign M_AXI_ACP_AWVALID_w = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ;
  assign M_AXI_ACP_RREADY_w = \^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ;
  assign M_AXI_ACP_WDATA_w[63:0] = \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA ;
  assign M_AXI_ACP_WLAST_w = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WLAST ;
  assign M_AXI_ACP_WSTRB_w[7] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_7 ;
  assign M_AXI_ACP_WSTRB_w[6] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_6 ;
  assign M_AXI_ACP_WSTRB_w[5] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_5 ;
  assign M_AXI_ACP_WSTRB_w[4] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_4 ;
  assign M_AXI_ACP_WSTRB_w[3] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_3 ;
  assign M_AXI_ACP_WSTRB_w[2] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_2 ;
  assign M_AXI_ACP_WSTRB_w[1] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_1 ;
  assign M_AXI_ACP_WSTRB_w[0] = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_0 ;
  assign M_AXI_ACP_WVALID_w = \^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ;
  assign S_AXI_ARREADY_w = \^axi4_slave_ins/S_AXI_ARREADY ;
  assign S_AXI_AWREADY_w = \^axi4_slave_ins/S_AXI_AWREADY ;
  assign S_AXI_BRESP_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign S_AXI_BRESP_w[0] = \^M_AXI_ACP_AWPROT_w [0];
  assign S_AXI_BVALID_w = \^axi4_slave_ins/S_AXI_BVALID ;
  assign S_AXI_RRESP_w[1] = \^M_AXI_ACP_AWPROT_w [0];
  assign S_AXI_RRESP_w[0] = \^M_AXI_ACP_AWPROT_w [0];
  assign S_AXI_RVALID_w = \^axi4_slave_ins/rd_state_FSM_FFd1 ;
  assign S_AXI_WREADY_w = \^axi4_slave_ins/S_AXI_WREADY ;
  assign host_interrupt_w = \^axi4_send_dma_ins/host_interrupt ;
  assign quiesce_w = \^messages_ins/quiesce ;
  assign user_mem_8_addr_update_w = \^unit_addr_5_ins/unit_5_addr_changed ;
  assign user_mem_8_addr_w[4:0] = \unit_addr_5_ins/unit_5_addr ;
  assign user_r_audio_open_w = \^unitw_6_ins/user_r_audio_open ;
  assign user_r_mem_8_open_w = \^unitw_5_ins/user_r_mem_8_open ;
  assign user_r_read_32_open_w = \^unitw_1_ins/user_r_read_32_open ;
  assign user_r_read_8_open_w = \^unitw_3_ins/user_r_read_8_open ;
  assign user_r_smb_open_w = \^unitw_7_ins/user_r_smb_open ;
  assign user_w_audio_data_w[31:0] = \rd_arbiter_ins/unitr_6_data ;
  assign user_w_audio_open_w = \^unitr_6_ins/user_w_audio_open ;
  assign user_w_mem_8_data_w[7:0] = \rd_arbiter_ins/unitr_5_data ;
  assign user_w_mem_8_open_w = \^unitr_5_ins/user_w_mem_8_open ;
  assign user_w_smb_data_w[7:0] = \rd_arbiter_ins/unitr_7_data ;
  assign user_w_smb_open_w = \^unitr_7_ins/user_w_smb_open ;
  assign user_w_write_32_data_w[31:0] = \rd_arbiter_ins/unitr_2_data ;
  assign user_w_write_32_open_w = \^unitr_2_ins/user_w_write_32_open ;
  assign user_w_write_8_data_w[7:0] = \rd_arbiter_ins/unitr_4_data ;
  assign user_w_write_8_open_w = \^unitr_4_ins/user_w_write_8_open ;
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEBBE4114)) 
    Eqn_011
       (.I0(\unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ),
        .I1(\unit_addr_5_ins/unit_5_addr [0]),
        .I2(user_r_mem_8_rden_w),
        .I3(user_w_mem_8_wren_w),
        .I4(\bar_registers_ins/buf_offset_reg [0]),
        .O(Eqn_01));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_02_mand1
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .O(\^Eqn_02_mand1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_03_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [0]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_03_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_0_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [0]),
        .O(\^Eqn_0_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1011
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [10]),
        .O(Eqn_101));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_102_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [10]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_102_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_10_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [10]),
        .O(\^Eqn_10_mand1 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEB41)) 
    Eqn_1101
       (.I0(\unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ),
        .I1(Eqn_411),
        .I2(\unit_addr_5_ins/unit_5_addr [1]),
        .I3(\bar_registers_ins/buf_offset_reg [1]),
        .O(Eqn_110));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1111
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [1]),
        .O(Eqn_111));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1121
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [11]),
        .O(Eqn_112));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_113_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [1]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_113_mand1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_114_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [11]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_114_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_11_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [11]),
        .O(\^Eqn_11_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1211
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [12]),
        .O(Eqn_121));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_122_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [12]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_122_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_12_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [12]),
        .O(\^Eqn_12_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1311
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [13]),
        .O(Eqn_131));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_132_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [13]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_132_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_13_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [13]),
        .O(\^Eqn_13_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1411
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [14]),
        .O(Eqn_141));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_142_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [14]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_142_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_14_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [14]),
        .O(\^Eqn_14_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1511
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [15]),
        .O(Eqn_151));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_15_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [15]),
        .O(\^Eqn_15_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_16_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [16]),
        .O(\^Eqn_16_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_17_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [17]),
        .O(\^Eqn_17_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_18_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [18]),
        .O(\^Eqn_18_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_19_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [19]),
        .O(\^Eqn_19_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_1_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [1]),
        .O(\^Eqn_1_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_20_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [20]),
        .O(\^Eqn_20_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_2101
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .O(Eqn_210));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_211_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [2]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_211_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_21_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [21]),
        .O(\^Eqn_21_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_22_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [22]),
        .O(\^Eqn_22_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_23_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [23]),
        .O(\^Eqn_23_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_24_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [24]),
        .O(\^Eqn_24_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_25_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [25]),
        .O(\^Eqn_25_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_26_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [26]),
        .O(\^Eqn_26_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_27_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [27]),
        .O(\^Eqn_27_mand1 ));
  (* PK_HLUTNM = "___XLNM___390___Eqn_291" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEBEE4144)) 
    Eqn_291
       (.I0(\unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ),
        .I1(\unit_addr_5_ins/unit_5_addr [2]),
        .I2(Eqn_411),
        .I3(\unit_addr_5_ins/unit_5_addr [1]),
        .I4(\bar_registers_ins/buf_offset_reg [2]),
        .O(Eqn_29));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_2_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [2]),
        .O(\^Eqn_2_mand1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEBEEEEEE41444444)) 
    Eqn_311
       (.I0(\unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ),
        .I1(\unit_addr_5_ins/unit_5_addr [3]),
        .I2(Eqn_411),
        .I3(\unit_addr_5_ins/unit_5_addr [1]),
        .I4(\unit_addr_5_ins/unit_5_addr [2]),
        .I5(\bar_registers_ins/buf_offset_reg [3]),
        .O(Eqn_31));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_321
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .O(Eqn_32));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_33_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [3]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_33_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_3_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [3]),
        .O(\^Eqn_3_mand1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEEBEEEE44414444)) 
    Eqn_41
       (.I0(\unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ),
        .I1(\unit_addr_5_ins/unit_5_addr [4]),
        .I2(N142),
        .I3(Eqn_411),
        .I4(\unit_addr_5_ins/unit_5_addr [3]),
        .I5(\bar_registers_ins/buf_offset_reg [4]),
        .O(\^Eqn_41 ));
  (* PK_HLUTNM = "___XLNM___271___unitr_5_ins/user_w_mem_8_wren1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5F5F5F17)) 
    Eqn_4111
       (.I0(\unit_addr_5_ins/unit_5_addr [0]),
        .I1(\^rd_arbiter_ins/unitr_5_wren ),
        .I2(user_r_mem_8_rden_w),
        .I3(\^unitr_5_ins/unitr_5_skip ),
        .I4(user_w_mem_8_full_w),
        .O(Eqn_411));
  (* PK_HLUTNM = "___XLNM___390___Eqn_291" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    Eqn_41_SW0
       (.I0(\unit_addr_5_ins/unit_5_addr [2]),
        .I1(\unit_addr_5_ins/unit_5_addr [1]),
        .O(N142));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_421
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .O(Eqn_42));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_43_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [4]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_43_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_4_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [4]),
        .O(\^Eqn_4_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_511
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .O(Eqn_51));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_52_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [5]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_52_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_5_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [5]),
        .O(\^Eqn_5_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_611
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .O(Eqn_61));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_62_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [6]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_62_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_6_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [6]),
        .O(\^Eqn_6_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_711
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .O(Eqn_71));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_72_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [7]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_72_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_7_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [7]),
        .O(\^Eqn_7_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_811
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [8]),
        .O(Eqn_81));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_82_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [8]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_82_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_8_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [8]),
        .O(\^Eqn_8_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_911
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [9]),
        .O(Eqn_91));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    Eqn_92_mand1
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [9]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\^Eqn_92_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    Eqn_9_mand1
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [9]),
        .O(\^Eqn_9_mand1 ));
  (* PK_HLUTNM = "___XLNM___552___M_AXI_AWVALID_w1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    M_AXI_AWVALID_w1
       (.I0(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I1(bus_rst_n_w),
        .O(M_AXI_AWVALID_w_0));
  (* PK_HLUTNM = "___XLNM___550___Result[0]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Result[0]11 
       (.I0(\axi4_send_dma_ins/okwait [0]),
        .I1(\^axi4_send_dma_ins/dec_okwait ),
        .I2(\^axi4_send_dma_ins/inc_okwait ),
        .O(\Result[0]1 ));
  (* PK_HLUTNM = "___XLNM___399___axi4_acp_recv_dma_ins/n0185[11]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    Sh1031
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [11]),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .O(Sh103));
  (* PK_HLUTNM = "___XLNM___397___Sh631" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    Sh631
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [1]),
        .O(Sh63));
  (* PK_HLUTNM = "___XLNM___551___axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    Sh641
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [2]),
        .O(Sh64));
  (* PK_HLUTNM = "___XLNM___397___Sh631" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    Sh651
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .O(Sh65));
  (* XSTLIB *) 
  GND XST_GND
       (.G(\^M_AXI_ACP_AWPROT_w [0]));
  (* XSTLIB *) 
  VCC XST_VCC
       (.P(M_AXI_ACP_BREADY_w));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_10 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [7]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_11 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [8]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_12 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [9]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_13 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [10]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_14 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [11]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_15 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [12]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_16 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [13]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_17 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [14]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_18 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [15]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_19 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [16]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_20 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [17]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_21 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [18]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_22 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [19]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_23 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [20]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_24 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [21]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_25 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [22]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_26 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [23]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_27 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [24]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_28 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [25]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_29 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [26]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [0]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_30 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [27]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_31 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [28]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [1]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [2]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [3]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [4]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [5]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_address [6]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARLEN_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/GND_12_o_GND_12_o_mux_36_OUT [0]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARLEN [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARLEN_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/GND_12_o_GND_12_o_mux_36_OUT [1]),
        .Q(\axi4_acp_recv_dma_ins/M_AXI_ACP_ARLEN [1]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_ARVALID 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0408_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_M_AXI_ACP_ARVALID_Mux_44_o ),
        .Q(\^axi4_acp_recv_dma_ins/M_AXI_ACP_ARVALID ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/byte_hold[1]_recvbuf_format ),
        .Q(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o1 
       (.I0(M_AXI_ACP_RVALID_w),
        .I1(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ));
  (* PK_HLUTNM = "___XLNM___154___axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o1 
       (.I0(\^axi4_acp_recv_dma_ins/drop ),
        .I1(M_AXI_ACP_RVALID_w),
        .I2(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [3:0]),
        .CYINIT(\axi4_acp_recv_dma_ins/state [0]),
        .DI({\^Eqn_3_mand1 ,\^Eqn_2_mand1 ,\^Eqn_1_mand1 ,\^Eqn_0_mand1 }),
        .O(Result[3:0]),
        .S(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_cy[12]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [11]),
        .CO(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [15:12]),
        .CYINIT(1'b0),
        .DI({\^Eqn_15_mand1 ,\^Eqn_14_mand1 ,\^Eqn_13_mand1 ,\^Eqn_12_mand1 }),
        .O(Result[15:12]),
        .S(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_cy[16]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [15]),
        .CO(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [19:16]),
        .CYINIT(1'b0),
        .DI({\^Eqn_19_mand1 ,\^Eqn_18_mand1 ,\^Eqn_17_mand1 ,\^Eqn_16_mand1 }),
        .O(Result[19:16]),
        .S(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [19:16]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_cy[20]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [19]),
        .CO(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [23:20]),
        .CYINIT(1'b0),
        .DI({\^Eqn_23_mand1 ,\^Eqn_22_mand1 ,\^Eqn_21_mand1 ,\^Eqn_20_mand1 }),
        .O(Result[23:20]),
        .S(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [23:20]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_cy[24]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [23]),
        .CO(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [27:24]),
        .CYINIT(1'b0),
        .DI({\^Eqn_27_mand1 ,\^Eqn_26_mand1 ,\^Eqn_25_mand1 ,\^Eqn_24_mand1 }),
        .O(Result[27:24]),
        .S(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [27:24]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_cy[4]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [3]),
        .CO(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^Eqn_7_mand1 ,\^Eqn_6_mand1 ,\^Eqn_5_mand1 ,\^Eqn_4_mand1 }),
        .O(Result[7:4]),
        .S(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_cy[8]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [7]),
        .CO(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^Eqn_11_mand1 ,\^Eqn_10_mand1 ,\^Eqn_9_mand1 ,\^Eqn_8_mand1 }),
        .O(Result[11:8]),
        .S(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [11:8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[0] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [1]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [0]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[10] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [11]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [10]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [10]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[11] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [12]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [11]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [11]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[12] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [13]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [12]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [12]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[13] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [14]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [13]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [13]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[14] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [15]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [14]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [14]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[15] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [16]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [15]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [15]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[16] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [17]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [16]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [16]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[17] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [18]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [17]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [17]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[18] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [19]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [18]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [18]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[19] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [20]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [19]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [19]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[1] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [2]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [1]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[20] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [21]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [20]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [20]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[21] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [22]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [21]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [21]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[22] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [23]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [22]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [22]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[23] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [24]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [23]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [23]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[24] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [25]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [24]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [24]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[25] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [26]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [25]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [25]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[26] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [27]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [26]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [26]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[27] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [28]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [27]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [27]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[28] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [29]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [28]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [28]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[2] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [3]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [2]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [2]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[3] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [4]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [3]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [3]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[4] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [5]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [4]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [4]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[5] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [6]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [5]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [5]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[6] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [7]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [6]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[7] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [8]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [7]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [7]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[8] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [9]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [8]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Maccum_loop_address_lut[9] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_start_address_DW [10]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [9]),
        .O(\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Maccum_loop_address_cy [27]),
        .CO(\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_O_UNCONNECTED [3:1],Result[28]}),
        .S({\NLW_axi4_acp_recv_dma_ins/Maccum_loop_address_xor[28]_CARRY4_S_UNCONNECTED [3:1],\axi4_acp_recv_dma_ins/Maccum_loop_address_lut [28]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI(\axi4_acp_recv_dma_ins/_n0291 [5:2]),
        .O(\axi4_acp_recv_dma_ins/n0189 [3:0]),
        .S(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[12]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [11]),
        .CO(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [15:12]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\axi4_acp_recv_dma_ins/_n0291 [16:14]}),
        .O(\axi4_acp_recv_dma_ins/n0189 [15:12]),
        .S({\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[15]_rt ,\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [14:12]}));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[15]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [17]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[15]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[16]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [15]),
        .CO(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [19:16]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_recv_dma_ins/n0189 [19:16]),
        .S({\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[19]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[18]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[17]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[16]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[16]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [18]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[16]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[17]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [19]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[17]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[18]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [20]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[18]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[19]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [21]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[19]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[20]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [19]),
        .CO(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [23:20]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_recv_dma_ins/n0189 [23:20]),
        .S({\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[23]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[22]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[21]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[20]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[20]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [22]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[20]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[21]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [23]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[21]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[22]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [24]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[22]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[23]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [25]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[23]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[24]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [23]),
        .CO(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [27:24]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_recv_dma_ins/n0189 [27:24]),
        .S({\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[27]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[26]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[25]_rt ,\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[24]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[24]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [26]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[24]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[25]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [27]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[25]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[26]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [28]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[26]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[27]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [29]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[27]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [27]),
        .CO(\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_O_UNCONNECTED [3:2],\axi4_acp_recv_dma_ins/n0189 [29:28]}),
        .S({\NLW_axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_CARRY4_S_UNCONNECTED [3:2],\axi4_acp_recv_dma_ins/_n0291 [31],\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_rt 
       (.I0(\axi4_acp_recv_dma_ins/_n0291 [30]),
        .O(\^axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[28]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[4]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [3]),
        .CO(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\axi4_acp_recv_dma_ins/_n0291 [9:6]),
        .O(\axi4_acp_recv_dma_ins/n0189 [7:4]),
        .S(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy[8]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [7]),
        .CO(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_cy [11:8]),
        .CYINIT(1'b0),
        .DI(\axi4_acp_recv_dma_ins/_n0291 [13:10]),
        .O(\axi4_acp_recv_dma_ins/n0189 [11:8]),
        .S(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [11:8]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[0] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [0]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [2]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [2]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h35CA)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[10] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [12]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [10]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [12]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [10]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h35CA)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[11] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [11]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [13]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [11]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[12] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [12]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [14]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [14]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [12]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[13] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\axi4_acp_recv_dma_ins/_n0291 [15]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [13]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[14] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [14]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\axi4_acp_recv_dma_ins/_n0291 [16]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [14]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[1] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [1]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [3]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[2] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [2]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [4]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[3] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [5]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[4] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [6]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[5] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [7]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[6] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [8]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h53AC)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[7] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [9]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h35CA)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[8] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [10]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [10]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [8]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h35CA)) 
    \axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut[9] 
       (.I0(\rd_arbiter_ins/recvbuf_start_offset [11]),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/_n0291 [11]),
        .O(\axi4_acp_recv_dma_ins/Madd_n0189_Madd_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3],\NLW_axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi1 ,\^axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi ,\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hD0FD40F4)) 
    \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy[4] 
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .O(\axi4_acp_recv_dma_ins/max_pagebound_end_offset[14]_recvbuf_end_offset ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut[0] 
       (.I0(\rd_arbiter_ins/recvbuf_end_offset [0]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [1]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [2]),
        .I3(\rd_arbiter_ins/recvbuf_end_offset [3]),
        .I4(\rd_arbiter_ins/recvbuf_end_offset [4]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut[1] 
       (.I0(\rd_arbiter_ins/recvbuf_end_offset [5]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [6]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [7]),
        .I3(\rd_arbiter_ins/recvbuf_end_offset [8]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut [1]));
  (* PK_HLUTNM = "___XLNM___0___axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut[2] 
       (.I0(M_AXI_ACP_BREADY_w),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [9]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [10]),
        .I3(\rd_arbiter_ins/recvbuf_end_offset [10]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut [2]));
  (* PK_HLUTNM = "___XLNM___1___axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut[3] 
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [11]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [11]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [12]),
        .I3(\rd_arbiter_ins/recvbuf_end_offset [12]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lut [3]));
  (* PK_HLUTNM = "___XLNM___0___axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi 
       (.I0(\rd_arbiter_ins/recvbuf_end_offset [10]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [9]),
        .I2(M_AXI_ACP_BREADY_w),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [10]),
        .O(\^axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi ));
  (* PK_HLUTNM = "___XLNM___1___axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi1 
       (.I0(\rd_arbiter_ins/recvbuf_end_offset [12]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [11]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [11]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [12]),
        .O(\^axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_lutdi1 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy [3],\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy [3]),
        .CO({\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_CO_UNCONNECTED [3:1],\axi4_acp_recv_dma_ins/rd_end_offset[14]_rd_offset }),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_cy[4]_CARRY4_S_UNCONNECTED [3:1],\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut [4]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut[0] 
       (.I0(\axi4_acp_recv_dma_ins/rd_end_offset [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [1]),
        .I3(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I4(\axi4_acp_recv_dma_ins/rd_end_offset [2]),
        .I5(\axi4_acp_recv_dma_ins/rd_offset [2]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut[1] 
       (.I0(\axi4_acp_recv_dma_ins/rd_end_offset [3]),
        .I1(\axi4_acp_recv_dma_ins/rd_offset [3]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [4]),
        .I3(\axi4_acp_recv_dma_ins/rd_offset [4]),
        .I4(\axi4_acp_recv_dma_ins/rd_end_offset [5]),
        .I5(\axi4_acp_recv_dma_ins/rd_offset [5]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut[2] 
       (.I0(\axi4_acp_recv_dma_ins/rd_end_offset [6]),
        .I1(\axi4_acp_recv_dma_ins/rd_offset [6]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [7]),
        .I3(\axi4_acp_recv_dma_ins/rd_offset [7]),
        .I4(\axi4_acp_recv_dma_ins/rd_end_offset [8]),
        .I5(\axi4_acp_recv_dma_ins/rd_offset [8]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut[3] 
       (.I0(\axi4_acp_recv_dma_ins/rd_end_offset [9]),
        .I1(\axi4_acp_recv_dma_ins/rd_offset [9]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [10]),
        .I3(\axi4_acp_recv_dma_ins/rd_offset [10]),
        .I4(\axi4_acp_recv_dma_ins/rd_end_offset [11]),
        .I5(\axi4_acp_recv_dma_ins/rd_offset [11]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut[4] 
       (.I0(\axi4_acp_recv_dma_ins/rd_end_offset [12]),
        .I1(\axi4_acp_recv_dma_ins/rd_offset [12]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [13]),
        .I3(\axi4_acp_recv_dma_ins/rd_offset [13]),
        .I4(\axi4_acp_recv_dma_ins/rd_end_offset [14]),
        .I5(\axi4_acp_recv_dma_ins/rd_offset [14]),
        .O(\axi4_acp_recv_dma_ins/Mcompar_rd_end_offset[14]_rd_offset[14]_equal_64_o_lut [4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy [3:0]),
        .CYINIT(\axi4_acp_recv_dma_ins/_n0444_inv ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_acp_recv_dma_ins/Mcount_rd_offset3 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset2 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset1 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset }),
        .S(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy [11]),
        .CO({\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_CO_UNCONNECTED [3:1],\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy [12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_DI_UNCONNECTED [3:2],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_O_UNCONNECTED [3],\axi4_acp_recv_dma_ins/Mcount_rd_offset14 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset13 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset12 }),
        .S({\NLW_axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[12]_CARRY4_S_UNCONNECTED [3],\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [14:12]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[4]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy [3]),
        .CO(\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_acp_recv_dma_ins/Mcount_rd_offset7 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset6 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset5 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset4 }),
        .S(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mcount_rd_offset_cy[8]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy [7]),
        .CO(\axi4_acp_recv_dma_ins/Mcount_rd_offset_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_acp_recv_dma_ins/Mcount_rd_offset11 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset10 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset9 ,\axi4_acp_recv_dma_ins/Mcount_rd_offset8 }),
        .S(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [11:8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[0] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [0]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[10] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [10]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [10]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [10]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[11] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [11]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [11]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [11]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[12] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [12]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [12]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [12]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[13] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [13]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [13]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [13]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[14] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [14]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [14]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [14]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[1] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [1]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[2] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [2]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [2]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[3] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [3]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[4] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [4]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[5] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [5]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[6] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [6]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[7] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [7]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[8] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [8]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_acp_recv_dma_ins/Mcount_rd_offset_lut[9] 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [9]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .O(\axi4_acp_recv_dma_ins/Mcount_rd_offset_lut [9]));
  (* PK_HLUTNM = "___XLNM___106___axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5554545C)) 
    \axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT11 
       (.I0(\axi4_acp_recv_dma_ins/loop_address [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [0]),
        .I2(\^axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111 ),
        .I3(\axi4_acp_recv_dma_ins/loop_address [1]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [1]),
        .O(\axi4_acp_recv_dma_ins/GND_12_o_GND_12_o_mux_36_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111 
       (.I0(\axi4_acp_recv_dma_ins/loop_count [2]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [3]),
        .I2(\axi4_acp_recv_dma_ins/loop_count [4]),
        .I3(\axi4_acp_recv_dma_ins/loop_count [5]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [6]),
        .I5(N2),
        .O(\^axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111_SW0 
       (.I0(\axi4_acp_recv_dma_ins/loop_count [7]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [8]),
        .O(N2));
  (* PK_HLUTNM = "___XLNM___339___axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h54)) 
    \axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT21 
       (.I0(\axi4_acp_recv_dma_ins/loop_address [1]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [1]),
        .I2(\^axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111 ),
        .O(\axi4_acp_recv_dma_ins/GND_12_o_GND_12_o_mux_36_OUT [1]));
  (* PK_HLUTNM = "___XLNM___442___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT101 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[10]),
        .I2(\axi4_acp_recv_dma_ins/upperword [10]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [18]));
  (* PK_HLUTNM = "___XLNM___453___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT11 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[24]),
        .I2(\axi4_acp_recv_dma_ins/upperword [24]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [0]));
  (* PK_HLUTNM = "___XLNM___442___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT111 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[11]),
        .I2(\axi4_acp_recv_dma_ins/upperword [11]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [19]));
  (* PK_HLUTNM = "___XLNM___443___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT131" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT121 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[25]),
        .I2(\axi4_acp_recv_dma_ins/upperword [25]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [1]));
  (* PK_HLUTNM = "___XLNM___443___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT131" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT131 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[12]),
        .I2(\axi4_acp_recv_dma_ins/upperword [12]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [20]));
  (* PK_HLUTNM = "___XLNM___444___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT151" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT141 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[13]),
        .I2(\axi4_acp_recv_dma_ins/upperword [13]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [21]));
  (* PK_HLUTNM = "___XLNM___444___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT151" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT151 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[14]),
        .I2(\axi4_acp_recv_dma_ins/upperword [14]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [22]));
  (* PK_HLUTNM = "___XLNM___445___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT171" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT161 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[15]),
        .I2(\axi4_acp_recv_dma_ins/upperword [15]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [23]));
  (* PK_HLUTNM = "___XLNM___445___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT171" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT171 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[0]),
        .I2(\axi4_acp_recv_dma_ins/upperword [0]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [24]));
  (* PK_HLUTNM = "___XLNM___446___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT181 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[1]),
        .I2(\axi4_acp_recv_dma_ins/upperword [1]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [25]));
  (* PK_HLUTNM = "___XLNM___446___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT191 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[2]),
        .I2(\axi4_acp_recv_dma_ins/upperword [2]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [26]));
  (* PK_HLUTNM = "___XLNM___447___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT201 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[3]),
        .I2(\axi4_acp_recv_dma_ins/upperword [3]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [27]));
  (* PK_HLUTNM = "___XLNM___453___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT21 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[18]),
        .I2(\axi4_acp_recv_dma_ins/upperword [18]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [10]));
  (* PK_HLUTNM = "___XLNM___447___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT211 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[4]),
        .I2(\axi4_acp_recv_dma_ins/upperword [4]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [28]));
  (* PK_HLUTNM = "___XLNM___448___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT231" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT221 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[5]),
        .I2(\axi4_acp_recv_dma_ins/upperword [5]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [29]));
  (* PK_HLUTNM = "___XLNM___448___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT231" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT231 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[26]),
        .I2(\axi4_acp_recv_dma_ins/upperword [26]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [2]));
  (* PK_HLUTNM = "___XLNM___449___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT241 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[6]),
        .I2(\axi4_acp_recv_dma_ins/upperword [6]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [30]));
  (* PK_HLUTNM = "___XLNM___449___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT251 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[7]),
        .I2(\axi4_acp_recv_dma_ins/upperword [7]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [31]));
  (* PK_HLUTNM = "___XLNM___450___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT271" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT261 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[27]),
        .I2(\axi4_acp_recv_dma_ins/upperword [27]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [3]));
  (* PK_HLUTNM = "___XLNM___450___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT271" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT271 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[28]),
        .I2(\axi4_acp_recv_dma_ins/upperword [28]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [4]));
  (* PK_HLUTNM = "___XLNM___451___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT291" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT281 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[29]),
        .I2(\axi4_acp_recv_dma_ins/upperword [29]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [5]));
  (* PK_HLUTNM = "___XLNM___451___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT291" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT291 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[30]),
        .I2(\axi4_acp_recv_dma_ins/upperword [30]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [6]));
  (* PK_HLUTNM = "___XLNM___452___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT311" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT301 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[31]),
        .I2(\axi4_acp_recv_dma_ins/upperword [31]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [7]));
  (* PK_HLUTNM = "___XLNM___454___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT31 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[19]),
        .I2(\axi4_acp_recv_dma_ins/upperword [19]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [11]));
  (* PK_HLUTNM = "___XLNM___452___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT311" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT311 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[16]),
        .I2(\axi4_acp_recv_dma_ins/upperword [16]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [8]));
  (* PK_HLUTNM = "___XLNM___457___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT321" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT321 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[17]),
        .I2(\axi4_acp_recv_dma_ins/upperword [17]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [9]));
  (* PK_HLUTNM = "___XLNM___454___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT41 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[20]),
        .I2(\axi4_acp_recv_dma_ins/upperword [20]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [12]));
  (* PK_HLUTNM = "___XLNM___455___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT51 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[21]),
        .I2(\axi4_acp_recv_dma_ins/upperword [21]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [13]));
  (* PK_HLUTNM = "___XLNM___455___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT61 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[22]),
        .I2(\axi4_acp_recv_dma_ins/upperword [22]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [14]));
  (* PK_HLUTNM = "___XLNM___456___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT71 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[23]),
        .I2(\axi4_acp_recv_dma_ins/upperword [23]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [15]));
  (* PK_HLUTNM = "___XLNM___456___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT81 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[8]),
        .I2(\axi4_acp_recv_dma_ins/upperword [8]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [16]));
  (* PK_HLUTNM = "___XLNM___457___axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT321" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_acp_recv_dma_ins/Mmux_M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT91 
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RDATA_w[9]),
        .I2(\axi4_acp_recv_dma_ins/upperword [9]),
        .O(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [17]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mmux__n0361_rs_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [3:0]),
        .O(\axi4_acp_recv_dma_ins/_n0361 [3:0]),
        .S(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mmux__n0361_rs_cy[4]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_cy [3]),
        .CO(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [7:4]),
        .O(\axi4_acp_recv_dma_ins/_n0361 [7:4]),
        .S(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [7:4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hD78282D7)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[0] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [0]),
        .I2(\axi4_acp_recv_dma_ins/loop_count [0]),
        .I3(Sh63),
        .I4(mux1112),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7DD7288228827DD7)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[1] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [0]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [1]),
        .I3(\axi4_acp_recv_dma_ins/loop_count [1]),
        .I4(Sh64),
        .I5(mux2111),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5F7D0A280A285F7D)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[2] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_address [0]),
        .I2(\axi4_acp_recv_dma_ins/loop_count [2]),
        .I3(\axi4_acp_recv_dma_ins/loop_address [1]),
        .I4(Sh65),
        .I5(mux3112),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7772272222277277)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[3] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [3]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .I5(mux411),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7772272222277277)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[4] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [4]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .I5(mux511),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7772272222277277)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[5] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [5]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .I5(mux611),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7772272222277277)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[6] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [6]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .I5(mux711),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7772272222277277)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[7] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [7]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [10]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .I5(mux811),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7772272222277277)) 
    \axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut[8] 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [8]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [11]),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .I5(mux911),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [8]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_cy [7]),
        .CO(\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_O_UNCONNECTED [3:1],\axi4_acp_recv_dma_ins/_n0361 [8]}),
        .S({\NLW_axi4_acp_recv_dma_ins/Mmux__n0361_rs_xor[8]_CARRY4_S_UNCONNECTED [3:1],\axi4_acp_recv_dma_ins/Mmux__n0361_rs_lut [8]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAA08AA08AAFFAA08)) 
    \axi4_acp_recv_dma_ins/Mmux_byte_hold[0]_GND_12_o_mux_68_OUT21 
       (.I0(\axi4_acp_recv_dma_ins/byte_hold [0]),
        .I1(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I2(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I3(\^axi4_acp_recv_dma_ins/drop ),
        .I4(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .I5(\rd_arbiter_ins/recvbuf_format ),
        .O(\axi4_acp_recv_dma_ins/byte_hold[0]_GND_12_o_mux_68_OUT ));
  (* PK_HLUTNM = "___XLNM___154___axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h11101010)) 
    \axi4_acp_recv_dma_ins/Mmux_byte_hold[0]_GND_12_o_mux_68_OUT211 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I3(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I4(M_AXI_ACP_RVALID_w),
        .O(\^axi4_acp_recv_dma_ins/Mmux_byte_hold[0]_GND_12_o_mux_68_OUT21 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8080808080D58080)) 
    \axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o11 
       (.I0(\^axi4_acp_recv_dma_ins/word_toggle ),
        .I1(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .I2(\^axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o11 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I5(\axi4_acp_recv_dma_ins/byte_hold [1]),
        .O(\axi4_acp_recv_dma_ins/byte_hold[1]_recvbuf_format ));
  (* PK_HLUTNM = "___XLNM___551___axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h4E)) 
    \axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o111 
       (.I0(\^axi4_acp_recv_dma_ins/drop ),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\axi4_acp_recv_dma_ins/byte_hold [1]),
        .O(\^axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4040404040EA4040)) 
    \axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_904_o11 
       (.I0(\^axi4_acp_recv_dma_ins/word_toggle ),
        .I1(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .I2(\^axi4_acp_recv_dma_ins/Mmux_byte_hold[1]_recvbuf_format[1]_MUX_903_o11 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I5(\axi4_acp_recv_dma_ins/byte_hold [1]),
        .O(\axi4_acp_recv_dma_ins/byte_hold[1]_recvbuf_format[1]_MUX_904_o ));
  (* PK_HLUTNM = "___XLNM___334___axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o121" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \axi4_acp_recv_dma_ins/Mmux_next_word_toggle11 
       (.I0(\^axi4_acp_recv_dma_ins/word_toggle ),
        .I1(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I2(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I3(M_AXI_ACP_RVALID_w),
        .O(\axi4_acp_recv_dma_ins/next_word_toggle ));
  (* PK_HLUTNM = "___XLNM___125___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT101" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT101 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [17]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [9]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [17]));
  (* PK_HLUTNM = "___XLNM___127___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT111" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT111 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [18]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [10]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [18]));
  (* PK_HLUTNM = "___XLNM___123___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT121" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT121 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [19]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [11]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [19]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT14 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [25]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N76),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [1]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [1]));
  (* PK_HLUTNM = "___XLNM___117___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT1461" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h40EA)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT1431 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I3(\^axi4_slave_ins/host_is_little_endian ),
        .O(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ));
  (* PK_HLUTNM = "___XLNM___117___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT1461" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h888D)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT1461 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .O(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT14_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [9]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [17]),
        .O(N76));
  (* PK_HLUTNM = "___XLNM___122___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT151" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT151 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [20]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [12]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [20]));
  (* PK_HLUTNM = "___XLNM___121___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT161" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT161 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [21]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [13]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [21]));
  (* PK_HLUTNM = "___XLNM___120___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT171" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT171 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [22]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [14]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [22]));
  (* PK_HLUTNM = "___XLNM___124___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT181" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT181 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [23]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [15]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [23]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT191 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [24]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [0]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [24]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT2 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [24]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N78),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [0]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT201 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [25]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [1]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [25]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT211 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [26]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [2]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [26]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT221 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [27]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [3]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [27]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT231 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [28]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [4]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [28]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT241 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [29]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [5]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [29]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT26 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [26]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N80),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [2]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT26_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [10]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [18]),
        .O(N80));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT271 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [30]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [6]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [30]));
  (* PK_HLUTNM = "___XLNM___509___axi4_acp_recv_dma_ins/n0185[10]1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT281 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [31]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [7]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [31]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT2_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [8]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [16]),
        .O(N78));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT30 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [27]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N82),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [3]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT30_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [11]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [19]),
        .O(N82));
  (* PK_HLUTNM = "___XLNM___127___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT111" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT31 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [10]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [18]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT32 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [28]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N84),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [4]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT32_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [12]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [20]),
        .O(N84));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT34 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [29]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N86),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [5]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT34_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [13]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [21]),
        .O(N86));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT36 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [30]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N88),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [6]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT36_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [14]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [22]),
        .O(N88));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT38 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT146 ),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [31]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(N90),
        .I4(\axi4_acp_recv_dma_ins/rd_data_BE [7]),
        .I5(\axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT143 ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA7F7)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT38_SW0 
       (.I0(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I1(\axi4_acp_recv_dma_ins/rd_data_BE [15]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [23]),
        .O(N90));
  (* PK_HLUTNM = "___XLNM___126___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT91" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT391 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [8]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [16]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [8]));
  (* PK_HLUTNM = "___XLNM___125___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT101" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT401 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [9]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [17]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [9]));
  (* PK_HLUTNM = "___XLNM___123___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT121" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT41 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [11]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [19]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [11]));
  (* PK_HLUTNM = "___XLNM___122___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT151" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT51 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [12]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [20]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [12]));
  (* PK_HLUTNM = "___XLNM___121___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT161" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT61 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [13]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [21]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [13]));
  (* PK_HLUTNM = "___XLNM___120___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT171" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT71 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [14]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [22]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [14]));
  (* PK_HLUTNM = "___XLNM___124___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT181" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT81 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [15]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [23]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [15]));
  (* PK_HLUTNM = "___XLNM___126___axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT91" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_acp_recv_dma_ins/Mmux_recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT91 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_acp_recv_dma_ins/rd_data_BE [16]),
        .I3(\axi4_acp_recv_dma_ins/rd_data_BE [8]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [16]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 
       (.I0(\axi4_acp_recv_dma_ins/dw_count [7]),
        .I1(\axi4_acp_recv_dma_ins/dw_count [8]),
        .I2(\axi4_acp_recv_dma_ins/dw_count [6]),
        .I3(\axi4_acp_recv_dma_ins/dw_count [5]),
        .I4(\axi4_acp_recv_dma_ins/dw_count [4]),
        .I5(\axi4_acp_recv_dma_ins/dw_count [3]),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o1 ));
  (* PK_HLUTNM = "___XLNM___230___axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o111 
       (.I0(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I1(M_AXI_ACP_RVALID_w),
        .I2(\^axi4_acp_recv_dma_ins/fakebeat ),
        .O(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ));
  (* PK_HLUTNM = "___XLNM___334___axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o121" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o121 
       (.I0(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I1(M_AXI_ACP_RVALID_w),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h222F2F2F22202020)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o13 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o1 ),
        .I1(N388),
        .I2(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I3(M_AXI_ACP_RVALID_w),
        .I4(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I5(\axi4_acp_recv_dma_ins/rd_start_address_DW [0]),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_MUX_905_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o13_SW0 
       (.I0(\^axi4_acp_recv_dma_ins/drop ),
        .I1(\axi4_acp_recv_dma_ins/dw_count [0]),
        .I2(\axi4_acp_recv_dma_ins/dw_count [1]),
        .I3(\axi4_acp_recv_dma_ins/dw_count [2]),
        .I4(\axi4_acp_recv_dma_ins/dw_count [9]),
        .O(N388));
  (* PK_HLUTNM = "___XLNM___249___axi4_acp_recv_dma_ins/_n0381_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_Mux_43_o11 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\^axi4_acp_recv_dma_ins/client_last ),
        .I2(\axi4_acp_recv_dma_ins/state [1]),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_Mux_43_o ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [3:0]),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [3:0]),
        .S(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[4]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy [3]),
        .CO(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [7:4]),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [7:4]),
        .S(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4 
       (.CI(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy [7]),
        .CO(\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_DI_UNCONNECTED [3:1],\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [8]}),
        .O({\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_O_UNCONNECTED [3:2],\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [9:8]}),
        .S({\NLW_axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_cy[8]_CARRY4_S_UNCONNECTED [3:2],\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [9:8]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAAA6565AA6565)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[0] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [0]),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .I3(\rd_arbiter_ins/recvbuf_format ),
        .I4(\rd_arbiter_ins/recvbuf_start_offset [2]),
        .I5(\rd_arbiter_ins/recvbuf_start_offset [0]),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[1] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [1]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [1]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[2] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [2]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [2]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[3] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [3]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[4] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [4]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[5] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [5]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[6] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [6]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[7] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [7]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA6955555)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[8] 
       (.I0(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [8]),
        .I1(\rd_arbiter_ins/recvbuf_format ),
        .I2(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .I3(\rd_arbiter_ins/recvbuf_start_offset [10]),
        .I4(mux1101),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDD8D7787DDDD7777)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut[9] 
       (.I0(mux1101),
        .I1(Sh103),
        .I2(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .I3(\^axi4_acp_recv_dma_ins/drop ),
        .I4(mux911),
        .I5(\axi4_acp_recv_dma_ins/dw_count [9]),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_lut [9]));
  (* PK_HLUTNM = "___XLNM___340___axi4_acp_recv_dma_ins/Mmux_state[2]_M_AXI_ACP_ARVALID_Mux_44_o11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_acp_recv_dma_ins/Mmux_state[2]_M_AXI_ACP_ARVALID_Mux_44_o11 
       (.I0(\axi4_acp_recv_dma_ins/state [1]),
        .I1(\axi4_acp_recv_dma_ins/state [2]),
        .O(\axi4_acp_recv_dma_ins/state[2]_M_AXI_ACP_ARVALID_Mux_44_o ));
  (* BUS_INFO = "4:INPUT:WEA[3:0]" *) 
  (* EN_PWRGATE = "NONE" *) 
  (* EN_SDBITERR_INIT_V6 = "FALSE" *) 
  (* SAVEDATA = "FALSE" *) 
  (* XSTLIB *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \axi4_acp_recv_dma_ins/Mram_rd_dma_address 
       (.ADDRARDADDR({\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[8]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[4]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[3]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[2]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[1]_0_0 ,\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[0]_0_0 ,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .ADDRBWRADDR({\bar_registers_ins/dma_bufno_reg [8:0],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .CLKARDCLK(bus_clk_w),
        .CLKBWRCLK(bus_clk_w),
        .DIADI(\bar_registers_ins/dma_bufaddr_lowaddr_reg [15:0]),
        .DIBDI(\bar_registers_ins/dma_bufaddr_lowaddr_reg [31:16]),
        .DIPADIP(\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DIPADIP_UNCONNECTED [1:0]),
        .DIPBDIP(\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DIPBDIP_UNCONNECTED [1:0]),
        .DOADO({\axi4_acp_recv_dma_ins/_n0291 [15:2],\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DOADO_UNCONNECTED [1:0]}),
        .DOBDO(\axi4_acp_recv_dma_ins/_n0291 [31:16]),
        .DOPADOP(\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_axi4_acp_recv_dma_ins/Mram_rd_dma_address_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(M_AXI_ACP_BREADY_w),
        .ENBWREN(M_AXI_ACP_BREADY_w),
        .REGCEAREGCE(M_AXI_ACP_BREADY_w),
        .REGCEB(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTRAMARSTRAM(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTRAMB(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTREGARSTREG(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTREGB(\^M_AXI_ACP_AWPROT_w [0]),
        .WEA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .WEBWE({\axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ,\axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ,\axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ,\axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg }));
  (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
  (* XSTLIB *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_0 
       (.A0(\^M_AXI_ACP_AWPROT_w [0]),
        .A1(\^M_AXI_ACP_AWPROT_w [0]),
        .A2(\^M_AXI_ACP_AWPROT_w [0]),
        .A3(\^M_AXI_ACP_AWPROT_w [0]),
        .CE(M_AXI_ACP_BREADY_w),
        .CLK(bus_clk_w),
        .D(\rd_arbiter_ins/recvbuf_channel [0]),
        .Q(\^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_0 ));
  (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
  (* XSTLIB *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_1 
       (.A0(\^M_AXI_ACP_AWPROT_w [0]),
        .A1(\^M_AXI_ACP_AWPROT_w [0]),
        .A2(\^M_AXI_ACP_AWPROT_w [0]),
        .A3(\^M_AXI_ACP_AWPROT_w [0]),
        .CE(M_AXI_ACP_BREADY_w),
        .CLK(bus_clk_w),
        .D(\rd_arbiter_ins/recvbuf_channel [1]),
        .Q(\^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_1 ));
  (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
  (* XSTLIB *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_2 
       (.A0(\^M_AXI_ACP_AWPROT_w [0]),
        .A1(\^M_AXI_ACP_AWPROT_w [0]),
        .A2(\^M_AXI_ACP_AWPROT_w [0]),
        .A3(\^M_AXI_ACP_AWPROT_w [0]),
        .CE(M_AXI_ACP_BREADY_w),
        .CLK(bus_clk_w),
        .D(\rd_arbiter_ins/recvbuf_channel [2]),
        .Q(\^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_2 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22202222)) 
    \axi4_acp_recv_dma_ins/_n0360_inv 
       (.I0(\axi4_acp_recv_dma_ins/state [1]),
        .I1(\axi4_acp_recv_dma_ins/state [2]),
        .I2(N108),
        .I3(\^axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111 ),
        .I4(\axi4_acp_recv_dma_ins/state [0]),
        .O(\^axi4_acp_recv_dma_ins/_n0360_inv ));
  (* PK_HLUTNM = "___XLNM___339___axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT21" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \axi4_acp_recv_dma_ins/_n0360_inv_SW0 
       (.I0(\axi4_acp_recv_dma_ins/loop_address [0]),
        .I1(\axi4_acp_recv_dma_ins/loop_count [0]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [1]),
        .I3(\axi4_acp_recv_dma_ins/loop_count [1]),
        .O(N108));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFF8F8)) 
    \axi4_acp_recv_dma_ins/_n0374_inv1 
       (.I0(M_AXI_ACP_RVALID_w),
        .I1(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I2(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I3(\axi4_acp_recv_dma_ins/state [0]),
        .I4(\axi4_acp_recv_dma_ins/state [1]),
        .I5(\axi4_acp_recv_dma_ins/state [2]),
        .O(\axi4_acp_recv_dma_ins/_n0374_inv ));
  (* PK_HLUTNM = "___XLNM___340___axi4_acp_recv_dma_ins/Mmux_state[2]_M_AXI_ACP_ARVALID_Mux_44_o11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22222F22)) 
    \axi4_acp_recv_dma_ins/_n0377_inv1 
       (.I0(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/state [2]),
        .I3(\axi4_acp_recv_dma_ins/state [1]),
        .I4(\axi4_acp_recv_dma_ins/state [0]),
        .O(\axi4_acp_recv_dma_ins/_n0377_inv ));
  (* PK_HLUTNM = "___XLNM___249___axi4_acp_recv_dma_ins/_n0381_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \axi4_acp_recv_dma_ins/_n0381_inv1 
       (.I0(\axi4_acp_recv_dma_ins/state [1]),
        .I1(\axi4_acp_recv_dma_ins/state [0]),
        .I2(\axi4_acp_recv_dma_ins/state [2]),
        .I3(\^axi4_acp_recv_dma_ins/rd_valid ),
        .O(\axi4_acp_recv_dma_ins/_n0381_inv ));
  (* PK_HLUTNM = "___XLNM___155___axi4_acp_recv_dma_ins/_n0408_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h1099)) 
    \axi4_acp_recv_dma_ins/_n0408_inv1 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(M_AXI_ACP_ARREADY_w),
        .I3(\axi4_acp_recv_dma_ins/state [2]),
        .O(\axi4_acp_recv_dma_ins/_n0408_inv ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \axi4_acp_recv_dma_ins/_n0444_inv1 
       (.I0(\axi4_acp_recv_dma_ins/state [1]),
        .I1(\axi4_acp_recv_dma_ins/state [0]),
        .I2(\axi4_acp_recv_dma_ins/state [2]),
        .O(\axi4_acp_recv_dma_ins/_n0444_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/byte_hold_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/Mmux_byte_hold[0]_GND_12_o_mux_68_OUT21 ),
        .Q(\axi4_acp_recv_dma_ins/byte_hold [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/byte_hold_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/byte_hold[0]_GND_12_o_mux_68_OUT ),
        .Q(\axi4_acp_recv_dma_ins/byte_hold [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_last 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/rd_end_offset[14]_rd_offset ),
        .Q(\^axi4_acp_recv_dma_ins/client_last ),
        .R(\axi4_acp_recv_dma_ins/rd_valid_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_0 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [0]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_1 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [1]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_10 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [10]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_11 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [11]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_12 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [12]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_13 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [13]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_14 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [14]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_15 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [15]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_16 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [16]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_17 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [17]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_18 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [18]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_19 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [19]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_2 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [2]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_20 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [20]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_21 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [21]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_22 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [22]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_23 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [23]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_24 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [24]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_25 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [25]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_26 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [26]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_27 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [27]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_28 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [28]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_29 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [29]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_3 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [3]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_30 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [30]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_31 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [31]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_4 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [4]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_5 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [5]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_6 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [6]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_7 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [7]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_8 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [8]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_data_9 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/rd_valid ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_format[1]_rd_data_BE[31]_wide_mux_77_OUT [9]),
        .Q(\axi4_acp_recv_dma_ins/client_wr_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/client_wr_en 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/rd_valid ),
        .Q(\^axi4_acp_recv_dma_ins/client_wr_en ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___389___axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg[31]_AND_90_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg[31]_AND_90_o1 
       (.I0(\^bar_registers_ins/dma_bufno_reg_strobe ),
        .I1(\bar_registers_ins/dma_bufno_reg [31]),
        .O(\axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/drop 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0374_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_MUX_905_o ),
        .Q(\^axi4_acp_recv_dma_ins/drop ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [0]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [1]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [2]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [3]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [4]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [5]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [6]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [7]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [8]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/dw_count_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0377_inv ),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_mux_69_OUT [9]),
        .Q(\axi4_acp_recv_dma_ins/dw_count [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/fakebeat 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/byte_hold[1]_recvbuf_format[1]_MUX_904_o ),
        .Q(\^axi4_acp_recv_dma_ins/fakebeat ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_0 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[0]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_1 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[1]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_10 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[10]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_11 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[11]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_12 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[12]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_13 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[13]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_14 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[14]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_15 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[15]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_16 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[16]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_17 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[17]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_18 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[18]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_19 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[19]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_2 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[2]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_20 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[20]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_21 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[21]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_22 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[22]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_23 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[23]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_24 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[24]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_25 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[25]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_26 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[26]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_27 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[27]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_28 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[28]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_3 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[3]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_4 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[4]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_5 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[5]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_6 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[6]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_7 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[7]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_8 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[8]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_address_9 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(Result[9]),
        .Q(\axi4_acp_recv_dma_ins/loop_address [9]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___106___axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h01151515)) 
    \axi4_acp_recv_dma_ins/loop_count[8]_GND_12_o_LessThan_32_o11 
       (.I0(\^axi4_acp_recv_dma_ins/Mmux_GND_12_o_GND_12_o_mux_36_OUT111 ),
        .I1(\axi4_acp_recv_dma_ins/loop_count [1]),
        .I2(\axi4_acp_recv_dma_ins/loop_address [1]),
        .I3(\axi4_acp_recv_dma_ins/loop_count [0]),
        .I4(\axi4_acp_recv_dma_ins/loop_address [0]),
        .O(\axi4_acp_recv_dma_ins/loop_count[8]_GND_12_o_LessThan_32_o ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_0 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [0]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_1 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [1]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_2 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [2]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_3 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [3]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_4 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [4]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_5 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [5]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_6 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [6]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_7 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [7]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_count_8 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_recv_dma_ins/_n0360_inv ),
        .D(\axi4_acp_recv_dma_ins/_n0361 [8]),
        .Q(\axi4_acp_recv_dma_ins/loop_count [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/loop_last 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ),
        .D(\axi4_acp_recv_dma_ins/loop_count[8]_GND_12_o_LessThan_32_o ),
        .Q(\^axi4_acp_recv_dma_ins/loop_last ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/max_pagebound_end_offset_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0185 [10]),
        .Q(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/max_pagebound_end_offset_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0185 [11]),
        .Q(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/max_pagebound_end_offset_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/recvbuf_start_offset [12]),
        .Q(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/max_pagebound_end_offset_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/recvbuf_start_offset [13]),
        .Q(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/max_pagebound_end_offset_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/recvbuf_start_offset [14]),
        .Q(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___509___axi4_acp_recv_dma_ins/n0185[10]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_acp_recv_dma_ins/n0185[10]1 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [10]),
        .O(\axi4_acp_recv_dma_ins/n0185 [10]));
  (* PK_HLUTNM = "___XLNM___399___axi4_acp_recv_dma_ins/n0185[11]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_acp_recv_dma_ins/n0185[11]1 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\rd_arbiter_ins/recvbuf_start_offset [11]),
        .O(\axi4_acp_recv_dma_ins/n0185 [11]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [0]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [1]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_10 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [10]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_11 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [11]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_12 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [12]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_13 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [13]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_14 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [14]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_15 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [15]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_16 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [16]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_17 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [17]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_18 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [18]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_19 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [19]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [2]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_20 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [20]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_21 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [21]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_22 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [22]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_23 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [23]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_24 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [24]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_25 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [25]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_26 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [26]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_27 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [27]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_28 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [28]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_29 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [29]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [3]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_30 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [30]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_31 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [31]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [4]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [5]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [6]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [7]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [8]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_data_BE_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o ),
        .D(\axi4_acp_recv_dma_ins/M_AXI_ACP_RDATA[7]_upperword[7]_mux_59_OUT [9]),
        .Q(\axi4_acp_recv_dma_ins/rd_data_BE [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [0]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [1]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [10]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [11]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [12]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [13]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [14]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [2]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [3]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [4]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [5]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [6]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [7]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [8]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_end_offset_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [9]),
        .Q(\axi4_acp_recv_dma_ins/rd_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset1 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_10 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset10 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_11 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset11 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_12 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset12 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_13 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset13 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_14 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset14 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset2 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset3 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset4 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset5 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset6 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset7 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset8 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_offset_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/_n0381_inv ),
        .D(\axi4_acp_recv_dma_ins/Mcount_rd_offset9 ),
        .Q(\axi4_acp_recv_dma_ins/rd_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [0]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [1]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [10]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [11]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [12]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [13]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [14]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_15 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [15]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_16 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [16]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_17 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [17]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_18 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [18]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_19 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [19]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [2]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_20 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [20]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_21 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [21]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_22 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [22]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_23 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [23]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_24 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [24]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_25 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [25]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_26 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [26]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_27 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [27]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_28 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [28]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_29 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [29]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [3]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [4]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [5]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [6]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [7]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [8]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_start_address_DW_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/n0189 [9]),
        .Q(\axi4_acp_recv_dma_ins/rd_start_address_DW [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/rd_valid 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/rd_valid_glue_set ),
        .Q(\^axi4_acp_recv_dma_ins/rd_valid ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___549___axi4_acp_recv_dma_ins/rd_valid11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi4_acp_recv_dma_ins/rd_valid11 
       (.I0(\^axi4_acp_recv_dma_ins/rd_valid ),
        .I1(bus_rst_n_w),
        .O(\axi4_acp_recv_dma_ins/rd_valid_0 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5540FFFF55405540)) 
    \axi4_acp_recv_dma_ins/rd_valid_glue_set 
       (.I0(\^axi4_acp_recv_dma_ins/drop ),
        .I1(M_AXI_ACP_RVALID_w),
        .I2(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/recvbuf_format[1]_GND_12_o_OR_152_o ),
        .I5(\^axi4_acp_recv_dma_ins/rd_valid ),
        .O(\^axi4_acp_recv_dma_ins/rd_valid_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_accepted 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_Mux_43_o ),
        .Q(\^axi4_acp_recv_dma_ins/recvbuf_accepted ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [0]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [1]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [10]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [11]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [12]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [13]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [14]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_15 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [15]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_16 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [16]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_17 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [17]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_18 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [18]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_19 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [19]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [2]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_20 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [20]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_21 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [21]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_22 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [22]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_23 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [23]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_24 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [24]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_25 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [25]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_26 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [26]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_27 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [27]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_28 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [28]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_29 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [29]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [3]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_30 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [30]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_31 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [31]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [4]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [5]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [6]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [7]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [8]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_data_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/client_wr_data [9]),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_data [9]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \axi4_acp_recv_dma_ins/recvbuf_format[1]_GND_12_o_OR_152_o1 
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_offset [0]),
        .I2(\axi4_acp_recv_dma_ins/rd_offset [1]),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset[14]_rd_offset ),
        .O(\axi4_acp_recv_dma_ins/recvbuf_format[1]_GND_12_o_OR_152_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_last_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/client_last ),
        .Q(\^axi4_acp_recv_dma_ins/recvbuf_last_wren ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/client_wr_en ),
        .Q(\^axi4_acp_recv_dma_ins/recvbuf_wren ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_wren_channel_0 
       (.C(bus_clk_w),
        .CE(M_AXI_ACP_BREADY_w),
        .D(\^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_0 ),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_wren_channel_1 
       (.C(bus_clk_w),
        .CE(M_AXI_ACP_BREADY_w),
        .D(\^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_1 ),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/recvbuf_wren_channel_2 
       (.C(bus_clk_w),
        .CE(M_AXI_ACP_BREADY_w),
        .D(\^axi4_acp_recv_dma_ins/Mshreg_recvbuf_wren_channel_2 ),
        .Q(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h151411101D1C1918)) 
    \axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]1 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/state [2]),
        .I2(\axi4_acp_recv_dma_ins/state [1]),
        .I3(\^rd_arbiter_ins/recvbuf_req_strobe ),
        .I4(M_AXI_ACP_ARREADY_w),
        .I5(\^axi4_acp_recv_dma_ins/client_last ),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT [0]));
  (* PK_HLUTNM = "___XLNM___224___axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]21 
       (.I0(\axi4_acp_recv_dma_ins/state [1]),
        .I1(\axi4_acp_recv_dma_ins/state [0]),
        .I2(\axi4_acp_recv_dma_ins/state [2]),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* PK_HLUTNM = "___XLNM___155___axi4_acp_recv_dma_ins/_n0408_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h06160606)) 
    \axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[1]1 
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [2]),
        .I3(\^axi4_acp_recv_dma_ins/loop_last ),
        .I4(M_AXI_ACP_ARREADY_w),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2420242464606464)) 
    \axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]1 
       (.I0(\axi4_acp_recv_dma_ins/state [1]),
        .I1(\axi4_acp_recv_dma_ins/state [2]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .I3(\^axi4_acp_recv_dma_ins/loop_last ),
        .I4(M_AXI_ACP_ARREADY_w),
        .I5(\^axi4_acp_recv_dma_ins/client_last ),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT [2]));
  (* PK_HLUTNM = "___XLNM___224___axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]31 
       (.I0(\axi4_acp_recv_dma_ins/state [2]),
        .I1(\axi4_acp_recv_dma_ins/state [1]),
        .I2(\axi4_acp_recv_dma_ins/state [0]),
        .O(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/state_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT [0]),
        .Q(\axi4_acp_recv_dma_ins/state [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/state_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT [1]),
        .Q(\axi4_acp_recv_dma_ins/state [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/state_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT [2]),
        .Q(\axi4_acp_recv_dma_ins/state [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[32]),
        .Q(\axi4_acp_recv_dma_ins/upperword [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[33]),
        .Q(\axi4_acp_recv_dma_ins/upperword [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_10 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[42]),
        .Q(\axi4_acp_recv_dma_ins/upperword [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_11 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[43]),
        .Q(\axi4_acp_recv_dma_ins/upperword [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_12 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[44]),
        .Q(\axi4_acp_recv_dma_ins/upperword [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_13 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[45]),
        .Q(\axi4_acp_recv_dma_ins/upperword [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_14 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[46]),
        .Q(\axi4_acp_recv_dma_ins/upperword [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_15 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[47]),
        .Q(\axi4_acp_recv_dma_ins/upperword [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_16 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[48]),
        .Q(\axi4_acp_recv_dma_ins/upperword [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_17 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[49]),
        .Q(\axi4_acp_recv_dma_ins/upperword [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_18 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[50]),
        .Q(\axi4_acp_recv_dma_ins/upperword [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_19 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[51]),
        .Q(\axi4_acp_recv_dma_ins/upperword [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[34]),
        .Q(\axi4_acp_recv_dma_ins/upperword [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_20 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[52]),
        .Q(\axi4_acp_recv_dma_ins/upperword [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_21 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[53]),
        .Q(\axi4_acp_recv_dma_ins/upperword [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_22 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[54]),
        .Q(\axi4_acp_recv_dma_ins/upperword [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_23 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[55]),
        .Q(\axi4_acp_recv_dma_ins/upperword [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_24 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[56]),
        .Q(\axi4_acp_recv_dma_ins/upperword [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_25 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[57]),
        .Q(\axi4_acp_recv_dma_ins/upperword [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_26 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[58]),
        .Q(\axi4_acp_recv_dma_ins/upperword [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_27 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[59]),
        .Q(\axi4_acp_recv_dma_ins/upperword [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_28 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[60]),
        .Q(\axi4_acp_recv_dma_ins/upperword [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_29 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[61]),
        .Q(\axi4_acp_recv_dma_ins/upperword [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[35]),
        .Q(\axi4_acp_recv_dma_ins/upperword [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_30 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[62]),
        .Q(\axi4_acp_recv_dma_ins/upperword [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_31 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[63]),
        .Q(\axi4_acp_recv_dma_ins/upperword [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[36]),
        .Q(\axi4_acp_recv_dma_ins/upperword [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[37]),
        .Q(\axi4_acp_recv_dma_ins/upperword [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[38]),
        .Q(\axi4_acp_recv_dma_ins/upperword [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[39]),
        .Q(\axi4_acp_recv_dma_ins/upperword [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[40]),
        .Q(\axi4_acp_recv_dma_ins/upperword [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/upperword_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o ),
        .D(M_AXI_ACP_RDATA_w[41]),
        .Q(\axi4_acp_recv_dma_ins/upperword [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_recv_dma_ins/word_toggle 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_recv_dma_ins/next_word_toggle ),
        .Q(\^axi4_acp_recv_dma_ins/word_toggle ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_OR_165_o1 
       (.I0(\^axi4_acp_tx_bridge_ins/extra_last ),
        .I1(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o ),
        .I2(\axi4_acp_tx_bridge_ins/laster [1]),
        .I3(\axi4_acp_tx_bridge_ins/laster [0]),
        .O(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_OR_165_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o[9] 
       (.I0(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [1]),
        .I1(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [0]),
        .I2(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [2]),
        .I3(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [7]),
        .I4(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [6]),
        .I5(N200),
        .O(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o[9]_SW0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [3]),
        .I1(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [8]),
        .I2(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [4]),
        .I3(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [9]),
        .I4(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [5]),
        .O(N200));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o[9] 
       (.I0(\axi4_acp_tx_bridge_ins/beats_left_1 [1]),
        .I1(\axi4_acp_tx_bridge_ins/beats_left_1 [0]),
        .I2(\axi4_acp_tx_bridge_ins/beats_left_1 [2]),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [7]),
        .I4(\axi4_acp_tx_bridge_ins/beats_left_1 [6]),
        .I5(N202),
        .O(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o[9]_SW0 
       (.I0(\axi4_acp_tx_bridge_ins/beats_left_1 [3]),
        .I1(\axi4_acp_tx_bridge_ins/beats_left_1 [8]),
        .I2(\axi4_acp_tx_bridge_ins/beats_left_1 [4]),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [5]),
        .I4(\axi4_acp_tx_bridge_ins/beats_left_1 [9]),
        .O(N202));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBD)) 
    \axi4_acp_tx_bridge_ins/GND_14_o_total_len[9]1 
       (.I0(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .I3(\axi4_acp_tx_bridge_ins/total_len [4]),
        .I4(\axi4_acp_tx_bridge_ins/total_len [3]),
        .I5(N408),
        .O(\axi4_acp_tx_bridge_ins/GND_14_o_total_len ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF82)) 
    \axi4_acp_tx_bridge_ins/GND_14_o_total_len[9]1_SW1 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [1]),
        .I1(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I3(\axi4_acp_tx_bridge_ins/total_len [5]),
        .I4(\axi4_acp_tx_bridge_ins/total_len [6]),
        .I5(\axi4_acp_tx_bridge_ins/total_len [9]),
        .O(N408));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_10 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_982_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_10 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_11 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_981_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_11 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_12 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_980_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_12 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_13 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_979_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_13 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_14 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_978_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_14 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_15 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_977_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_15 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_16 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_976_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_16 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_17 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_975_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_17 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_18 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_974_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_18 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_19 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_973_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_19 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_20 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_972_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_20 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_21 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_971_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_21 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_22 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_970_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_22 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_23 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_969_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_23 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_24 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_968_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_24 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_25 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_967_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_25 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_26 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_966_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_26 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_27 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_965_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_27 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_28 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_964_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_28 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_29 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_963_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_29 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_989_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_30 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_962_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_30 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_31 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_961_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_31 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_988_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_987_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_986_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_6 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_985_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_7 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_984_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_8 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_983_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_9 ),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0664_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT [0]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [0]),
        .R(\axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o11 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0664_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT [1]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [1]),
        .R(\axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o11 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID_glue_set ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___243___axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22F22222)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID_glue_set 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I1(\axi4_acp_tx_bridge_ins/aw_acp_beat_acp_beats_left_1 ),
        .I2(\^axi4_acp_tx_bridge_ins/ready ),
        .I3(\^axi4_acp_tx_bridge_ins/active ),
        .I4(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .O(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [0]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [1]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_10 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [10]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_11 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [11]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_12 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [12]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_13 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [13]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_14 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [14]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_15 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [15]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_16 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [16]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_17 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [17]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_18 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [18]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_19 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [19]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [2]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_20 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [20]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_21 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [21]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_22 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [22]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_23 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [23]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_24 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [24]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_25 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [25]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_26 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [26]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_27 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [27]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_28 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [28]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_29 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [29]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [3]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_30 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [30]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_31 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [31]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_32 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [0]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [32]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_33 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [1]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [33]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_34 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [2]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [34]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_35 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [3]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [35]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_36 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [4]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [36]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_37 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [5]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [37]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_38 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [6]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [38]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_39 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [7]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [39]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [4]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_40 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [8]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [40]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_41 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [9]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [41]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_42 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [10]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [42]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_43 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [11]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [43]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_44 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [12]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [44]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_45 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [13]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [45]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_46 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [14]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [46]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_47 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [15]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [47]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_48 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [16]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [48]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_49 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [17]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [49]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [5]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_50 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [18]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [50]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_51 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [19]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [51]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_52 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [20]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [52]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_53 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [21]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [53]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_54 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [22]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [54]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_55 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [23]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [55]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_56 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [24]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [56]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_57 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [25]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [57]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_58 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [26]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [58]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_59 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [27]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [59]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [6]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_60 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [28]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [60]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_61 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [29]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [61]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_62 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [30]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [62]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_63 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [31]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [63]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [7]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [8]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/halfword [9]),
        .Q(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WDATA [9]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WLAST 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_OR_165_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WLAST ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [0]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_0 ),
        .R(\axi4_acp_tx_bridge_ins/_n0425 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [1]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_1 ),
        .R(\axi4_acp_tx_bridge_ins/_n0425 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [2]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_2 ),
        .R(\axi4_acp_tx_bridge_ins/_n0425 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [3]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_3 ),
        .R(\axi4_acp_tx_bridge_ins/_n0425 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [0]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [1]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [2]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_6 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ),
        .D(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [3]),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WSTRB_7 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_glue_set ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_M_AXI_ACP_WREADY_AND_118_o_inv1 
       (.I0(M_AXI_ACP_WREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_M_AXI_ACP_WREADY_AND_118_o_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h55554000FFFFEAAA)) 
    \axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_glue_set 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\^axi4_acp_tx_bridge_ins/upperword ),
        .I4(\^axi4_acp_tx_bridge_ins/fallthru ),
        .I5(M_AXI_ACP_WREADY_w),
        .O(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_glue_set ));
  (* PK_HLUTNM = "___XLNM___337___axi4_acp_tx_bridge_ins/M_AXI_AWREADY1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_acp_tx_bridge_ins/M_AXI_AWREADY1 
       (.I0(\^axi4_acp_tx_bridge_ins/ready ),
        .I1(\^axi4_acp_tx_bridge_ins/active ),
        .O(M_AXI_AWREADY_w));
  (* PK_HLUTNM = "___XLNM___243___axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o1 
       (.I0(\^axi4_acp_tx_bridge_ins/active ),
        .I1(\^axi4_acp_tx_bridge_ins/ready ),
        .I2(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_BVALID 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_BVALID_glue_set ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_BVALID ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/M_AXI_WREADY 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_tx_bridge_ins/_n0634_inv ),
        .D(\axi4_acp_tx_bridge_ins/M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o ),
        .Q(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_6 ,\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_5 ,\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_4 ,\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_3 }),
        .O(\axi4_acp_tx_bridge_ins/n0270 [3:0]),
        .S({\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[3]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[2]_rt ,\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[10]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_13 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[10]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[11]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_14 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[11]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[12]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [11]),
        .CO(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [15:12]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_tx_bridge_ins/n0270 [15:12]),
        .S({\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[15]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[14]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[13]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[12]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[12]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_15 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[12]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[13]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_16 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[13]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[14]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_17 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[14]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[15]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_18 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[15]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[16]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [15]),
        .CO(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [19:16]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_tx_bridge_ins/n0270 [19:16]),
        .S({\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[19]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[18]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[17]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[16]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[16]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_19 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[16]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[17]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_20 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[17]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[18]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_21 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[18]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[19]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_22 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[19]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[20]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [19]),
        .CO(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [23:20]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_tx_bridge_ins/n0270 [23:20]),
        .S({\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[23]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[22]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[21]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[20]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[20]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_23 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[20]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[21]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_24 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[21]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[22]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_25 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[22]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[23]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_26 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[23]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[24]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [23]),
        .CO(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [27:24]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_tx_bridge_ins/n0270 [27:24]),
        .S({\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[27]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[26]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[25]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[24]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[24]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_27 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[24]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[25]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_28 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[25]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[26]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_29 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[26]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[27]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_30 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[27]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[2]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_5 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[3]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_6 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[4]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [3]),
        .CO(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_tx_bridge_ins/n0270 [7:4]),
        .S({\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[7]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[6]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[5]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[4]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_7 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[5]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_8 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[6]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_9 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[7]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_10 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[8]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [7]),
        .CO(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_acp_tx_bridge_ins/n0270 [11:8]),
        .S({\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[11]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[10]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[9]_rt ,\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[8]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_11 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[8]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[9]_rt 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_12 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy[9]_rt ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_lut[0] 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_3 ),
        .I1(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [0]),
        .O(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_lut[1] 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_4 ),
        .I1(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [1]),
        .O(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_lut [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_cy [27]),
        .CO(\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_O_UNCONNECTED [3:1],\axi4_acp_tx_bridge_ins/n0270 [28]}),
        .S({\NLW_axi4_acp_tx_bridge_ins/Madd_n0270_Madd_Madd_xor[28]_CARRY4_S_UNCONNECTED [3:1],\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR_31 }));
  (* PK_HLUTNM = "___XLNM___290___axi4_acp_tx_bridge_ins/Madd_total_len_lut[0]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_lut[0]1 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .O(\axi4_acp_tx_bridge_ins/Madd_total_len_lut ));
  (* PK_HLUTNM = "___XLNM___290___axi4_acp_tx_bridge_ins/Madd_total_len_lut[0]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[1]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I2(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .O(\axi4_acp_tx_bridge_ins/total_len [1]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]111 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .O(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ));
  (* PK_HLUTNM = "___XLNM___97___axi4_acp_tx_bridge_ins/Madd_total_len_xor[3]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]12 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .O(\axi4_acp_tx_bridge_ins/total_len [2]));
  (* PK_HLUTNM = "___XLNM___97___axi4_acp_tx_bridge_ins/Madd_total_len_xor[3]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[3]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I2(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I4(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .O(\axi4_acp_tx_bridge_ins/total_len [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[4]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [4]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I2(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I4(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I5(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .O(\axi4_acp_tx_bridge_ins/total_len [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[5]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [5]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [4]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I4(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .O(\axi4_acp_tx_bridge_ins/total_len [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[6]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [6]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [5]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [4]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I4(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I5(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .O(\axi4_acp_tx_bridge_ins/total_len [6]));
  (* PK_HLUTNM = "___XLNM___296___axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I1(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .O(\axi4_acp_tx_bridge_ins/total_len [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]111 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [6]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [5]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [4]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I4(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I5(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .O(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ));
  (* PK_HLUTNM = "___XLNM___185___axi4_acp_tx_bridge_ins/Madd_total_len_xor[8]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[8]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I2(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .O(\axi4_acp_tx_bridge_ins/total_len [8]));
  (* PK_HLUTNM = "___XLNM___185___axi4_acp_tx_bridge_ins/Madd_total_len_xor[8]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \axi4_acp_tx_bridge_ins/Madd_total_len_xor[9]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [9]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I3(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .O(\axi4_acp_tx_bridge_ins/total_len [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy [3:0]),
        .CYINIT(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_M_AXI_ACP_WREADY_AND_118_o_inv ),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_13 ,\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_12 ,\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_11 ,\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1 }),
        .S(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[4]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy [3]),
        .CO(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_17 ,\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_16 ,\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_15 ,\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_14 }),
        .S(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy [7]),
        .CO(\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_DI_UNCONNECTED [3:1],M_AXI_ACP_BREADY_w}),
        .O({\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_O_UNCONNECTED [3:2],\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_19 ,\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_18 }),
        .S({\NLW_axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_cy[8]_CARRY4_S_UNCONNECTED [3:2],\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [9:8]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2111A555EDDDA555)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[0] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I1(M_AXI_ACP_WREADY_w),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I3(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I5(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [0]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h087F7F08)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[1] 
       (.I0(M_AXI_ACP_WREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [1]),
        .I3(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .I4(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h112155A5DDED55A5)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[2] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I1(M_AXI_ACP_WREADY_w),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I3(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I5(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [2]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h222282227777D777)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[3] 
       (.I0(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_M_AXI_ACP_WREADY_AND_118_o_inv ),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [4]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I4(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .I5(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [3]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[4] 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [5]),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(M_AXI_ACP_WREADY_w),
        .I3(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [4]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[5] 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [6]),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(M_AXI_ACP_WREADY_w),
        .I3(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [5]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h087F7F08)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[6] 
       (.I0(M_AXI_ACP_WREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [6]),
        .I3(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .I4(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h112155A5DDED55A5)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[7] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .I1(M_AXI_ACP_WREADY_w),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I3(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I5(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [7]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h222282227777D777)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[8] 
       (.I0(\axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID_M_AXI_ACP_WREADY_AND_118_o_inv ),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [9]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .I4(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .I5(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [8]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut[9] 
       (.I0(M_AXI_ACP_WREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [9]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy [3:0]),
        .CYINIT(\axi4_acp_tx_bridge_ins/beat_inv ),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\axi4_acp_tx_bridge_ins/Mcount_beats_left_13 ,\axi4_acp_tx_bridge_ins/Mcount_beats_left_12 ,\axi4_acp_tx_bridge_ins/Mcount_beats_left_11 ,\axi4_acp_tx_bridge_ins/Mcount_beats_left_1 }),
        .S(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[4]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy [3]),
        .CO(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\axi4_acp_tx_bridge_ins/Mcount_beats_left_17 ,\axi4_acp_tx_bridge_ins/Mcount_beats_left_16 ,\axi4_acp_tx_bridge_ins/Mcount_beats_left_15 ,\axi4_acp_tx_bridge_ins/Mcount_beats_left_14 }),
        .S(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy [7]),
        .CO(\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_DI_UNCONNECTED [3:1],M_AXI_ACP_BREADY_w}),
        .O({\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_O_UNCONNECTED [3:2],\axi4_acp_tx_bridge_ins/Mcount_beats_left_19 ,\axi4_acp_tx_bridge_ins/Mcount_beats_left_18 }),
        .S({\NLW_axi4_acp_tx_bridge_ins/Mcount_beats_left_1_cy[8]_CARRY4_S_UNCONNECTED [3:2],\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [9:8]}));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[0] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [0]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[1] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [1]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[2] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [2]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[3] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [3]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[4] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [4]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [4]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[5] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [5]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [5]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[6] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [6]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [6]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[7] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [7]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[8] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [8]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [8]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut[9] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [9]),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\axi4_acp_tx_bridge_ins/beats_left_1 [9]),
        .O(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy [3:0]),
        .CYINIT(\axi4_acp_tx_bridge_ins/aw_acp_beat_bresp_acp_beat_AND_125_o_inv ),
        .DI(\axi4_acp_tx_bridge_ins/bresp_left [3:0]),
        .O(\axi4_acp_tx_bridge_ins/Result [3:0]),
        .S(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy[4]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy [3]),
        .CO({\NLW_axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy[4]_CARRY4_CO_UNCONNECTED [3:2],\axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy [5:4]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_tx_bridge_ins/Mcount_bresp_left_cy[4]_CARRY4_DI_UNCONNECTED [3],\axi4_acp_tx_bridge_ins/bresp_left [6:4]}),
        .O(\axi4_acp_tx_bridge_ins/Result [7:4]),
        .S(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [7:4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[0] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [0]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[1] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [1]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[2] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [2]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[3] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [3]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[4] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [4]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[5] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [5]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[6] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [6]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut[7] 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [7]),
        .I1(M_AXI_ACP_BVALID_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/Mcount_bresp_left_lut [7]));
  (* PK_HLUTNM = "___XLNM___338___axi4_acp_tx_bridge_ins/_n0638_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_961_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [31]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [28]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_961_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_962_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [30]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [27]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_962_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_963_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [29]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [26]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_963_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_964_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [28]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [25]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_964_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_965_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [27]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [24]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_965_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_966_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [26]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [23]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_966_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_967_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [25]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [22]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_967_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_968_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [24]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [21]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_968_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_969_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [23]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [20]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_969_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_970_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [22]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [19]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_970_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_971_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [21]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [18]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_971_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_972_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [20]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [17]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_972_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_973_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [19]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [16]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_973_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_974_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [18]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [15]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_974_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_975_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [17]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [14]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_975_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_976_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [16]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [13]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_976_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_977_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [15]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [12]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_977_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_978_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [14]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [11]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_978_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_979_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [13]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [10]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_979_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_980_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [12]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [9]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_980_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_981_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [11]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [8]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_981_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_982_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [10]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [7]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_982_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_983_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [9]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [6]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_983_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_984_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [8]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [5]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_984_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_985_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [7]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [4]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_985_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_986_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [6]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [3]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_986_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_987_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [5]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [2]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_987_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_988_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [1]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_988_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_989_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/n0270 [0]),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWADDR[31]_BUS_0003_MUX_989_o ));
  (* XSTLIB *) 
  MUXF7 \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT12 
       (.I0(N424),
        .I1(N425),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT [0]),
        .S(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0BBBBBBB)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT12_F 
       (.I0(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [0]),
        .I1(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1[9]_GND_14_o_LessThan_16_o ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .I4(\^axi4_acp_tx_bridge_ins/extra_req ),
        .O(N424));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hB11BB1B1)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT12_G 
       (.I0(\axi4_acp_tx_bridge_ins/total_len[9]_GND_14_o_LessThan_12_o ),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I3(\axi4_acp_tx_bridge_ins/Madd_total_len_lut ),
        .I4(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .O(N425));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hD55DF77F8008A22A)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT2 
       (.I0(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .I1(\axi4_acp_tx_bridge_ins/total_len[9]_GND_14_o_LessThan_12_o ),
        .I2(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .I3(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I4(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .I5(N390),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF80FFFF)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_ACP_AWLEN[3]_GND_14_o_mux_27_OUT2_SW1 
       (.I0(M_AXI_ACP_AWREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/extra_req ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [1]),
        .I4(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1[9]_GND_14_o_LessThan_16_o ),
        .O(N390));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAE00AEAEAFAFAFAF)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o11 
       (.I0(\axi4_acp_tx_bridge_ins/beat_inv ),
        .I1(\^axi4_acp_tx_bridge_ins/upperword ),
        .I2(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o ),
        .I3(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o ),
        .I4(M_AXI_ACP_WREADY_w),
        .I5(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .O(\axi4_acp_tx_bridge_ins/Mmux_M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF44444544)) 
    \axi4_acp_tx_bridge_ins/Mmux_M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o12 
       (.I0(\^axi4_acp_tx_bridge_ins/beats_done ),
        .I1(\axi4_acp_tx_bridge_ins/beat_inv ),
        .I2(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o ),
        .I3(M_AXI_ACP_WREADY_w),
        .I4(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o ),
        .I5(\axi4_acp_tx_bridge_ins/Mmux_M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o1 ),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_WREADY_M_AXI_WREADY_MUX_1082_o ));
  (* PK_HLUTNM = "___XLNM___483___axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[0]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[0]11 
       (.I0(\^axi4_acp_tx_bridge_ins/first ),
        .I1(\axi4_send_dma_ins/M_AXI_WSTRB [0]),
        .O(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [0]));
  (* PK_HLUTNM = "___XLNM___483___axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[0]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[1]11 
       (.I0(\^axi4_acp_tx_bridge_ins/first ),
        .I1(\axi4_send_dma_ins/M_AXI_WSTRB [1]),
        .O(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [1]));
  (* PK_HLUTNM = "___XLNM___482___axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[2]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[2]11 
       (.I0(\^axi4_acp_tx_bridge_ins/first ),
        .I1(\axi4_send_dma_ins/M_AXI_WSTRB [2]),
        .O(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [2]));
  (* PK_HLUTNM = "___XLNM___482___axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[2]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_acp_tx_bridge_ins/Mmux_PWR_26_o_GND_14_o_mux_33_OUT[3]11 
       (.I0(\^axi4_acp_tx_bridge_ins/first ),
        .I1(\axi4_send_dma_ins/M_AXI_WSTRB [3]),
        .O(\axi4_acp_tx_bridge_ins/PWR_26_o_GND_14_o_mux_33_OUT [3]));
  (* PK_HLUTNM = "___XLNM___306___axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT101 
       (.I0(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [9]),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I2(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .I1(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .I2(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .I3(M_AXI_ACP_AWREADY_w),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I5(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [0]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF9990999)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT21 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I1(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .I2(M_AXI_ACP_AWREADY_w),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I4(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [1]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFF9A9A9A009A9A9A)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT31 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .I1(\axi4_acp_tx_bridge_ins/Madd_total_len_xor[2]11 ),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .I3(M_AXI_ACP_AWREADY_w),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I5(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [2]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT41 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [4]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [3]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT51 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [5]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [4]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT61 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [6]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [5]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [5]));
  (* PK_HLUTNM = "___XLNM___296___axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF9990999)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT71 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I1(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .I2(M_AXI_ACP_AWREADY_w),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I4(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [6]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFF9A9A9A009A9A9A)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT81 
       (.I0(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .I1(\^axi4_acp_tx_bridge_ins/Madd_total_len_xor[7]11 ),
        .I2(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .I3(M_AXI_ACP_AWREADY_w),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I5(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [7]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [7]));
  (* PK_HLUTNM = "___XLNM___306___axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT91" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_acp_tx_bridge_ins/Mmux_acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT91 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [9]),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [8]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o111 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .I1(\^axi4_acp_tx_bridge_ins/active ),
        .I2(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .I3(\^axi4_acp_tx_bridge_ins/ready ),
        .I4(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I5(\axi4_acp_tx_bridge_ins/GND_14_o_total_len ),
        .O(\axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o11 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o12 
       (.I0(\^axi4_acp_tx_bridge_ins/extra_req ),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .I2(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .I3(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .I4(\axi4_acp_tx_bridge_ins/GND_14_o_total_len ),
        .O(\axi4_acp_tx_bridge_ins/extra_req_needs_extra_MUX_956_o ));
  (* PK_HLUTNM = "___XLNM___246___axi4_acp_tx_bridge_ins/Mmux_fallthru_fallthru_MUX_1084_o11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \axi4_acp_tx_bridge_ins/Mmux_fallthru_fallthru_MUX_1084_o11 
       (.I0(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/upperword ),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .O(\axi4_acp_tx_bridge_ins/fallthru_fallthru_MUX_1084_o ));
  (* PK_HLUTNM = "___XLNM___336___axi4_acp_tx_bridge_ins/_n04501" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \axi4_acp_tx_bridge_ins/Mmux_laster[1]_GND_14_o_mux_41_OUT_rs_xor[0]11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(M_AXI_ACP_WREADY_w),
        .I3(\axi4_acp_tx_bridge_ins/laster [0]),
        .O(\axi4_acp_tx_bridge_ins/laster[1]_GND_14_o_mux_41_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8008F77F)) 
    \axi4_acp_tx_bridge_ins/Mmux_laster[1]_GND_14_o_mux_41_OUT_rs_xor[1]11 
       (.I0(M_AXI_ACP_WREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(\axi4_acp_tx_bridge_ins/laster [1]),
        .I3(\axi4_acp_tx_bridge_ins/laster [0]),
        .I4(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .O(\axi4_acp_tx_bridge_ins/laster[1]_GND_14_o_mux_41_OUT [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h2AEA)) 
    \axi4_acp_tx_bridge_ins/Mmux_upperword_upperword_MUX_1086_o11 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I2(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I3(\^axi4_acp_tx_bridge_ins/upperword ),
        .O(\axi4_acp_tx_bridge_ins/upperword_upperword_MUX_1086_o ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [3:0]),
        .O(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [3:0]),
        .S(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[4]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy [3]),
        .CO(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [7:4]),
        .S(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4 
       (.CI(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy [7]),
        .CO(\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_DI_UNCONNECTED [3:1],M_AXI_ACP_BREADY_w}),
        .O({\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_O_UNCONNECTED [3:2],\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [9:8]}),
        .S({\NLW_axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_cy[8]_CARRY4_S_UNCONNECTED [3:2],\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [9:8]}));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[0] 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [0]),
        .I1(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [0]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[1] 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [1]),
        .I1(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [1]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[2]1_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [2]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[3]1_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [3]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[4]_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [4]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[5]_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [5]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[6]_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [6]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[7]_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [7]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[8]_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [8]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut[9]_INV_0 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [9]),
        .O(\axi4_acp_tx_bridge_ins/Msub_next_acp_beats_left_1_Madd_lut [9]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \axi4_acp_tx_bridge_ins/Reset_OR_DriverANDClockEnable1 
       (.I0(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .I2(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .I3(M_AXI_ACP_WREADY_w),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .O(\axi4_acp_tx_bridge_ins/Reset_OR_DriverANDClockEnable ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4040004040404040)) 
    \axi4_acp_tx_bridge_ins/_n04251 
       (.I0(\^axi4_acp_tx_bridge_ins/active ),
        .I1(\^axi4_acp_tx_bridge_ins/ready ),
        .I2(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I4(\^axi4_acp_tx_bridge_ins/upperword ),
        .I5(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .O(\axi4_acp_tx_bridge_ins/_n0425 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4000004000400040)) 
    \axi4_acp_tx_bridge_ins/_n04371 
       (.I0(\^axi4_acp_tx_bridge_ins/active ),
        .I1(\^axi4_acp_tx_bridge_ins/ready ),
        .I2(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I3(M_AXI_ACP_BVALID_w),
        .I4(M_AXI_ACP_AWREADY_w),
        .I5(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .O(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    \axi4_acp_tx_bridge_ins/_n04411 
       (.I0(M_AXI_ACP_AWREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/extra_req ),
        .I2(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I4(\^axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o101 ),
        .I5(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o10 ),
        .O(\axi4_acp_tx_bridge_ins/_n0441 ));
  (* PK_HLUTNM = "___XLNM___336___axi4_acp_tx_bridge_ins/_n04501" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi4_acp_tx_bridge_ins/_n04501 
       (.I0(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o ),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(M_AXI_ACP_WREADY_w),
        .O(\axi4_acp_tx_bridge_ins/_n0450 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \axi4_acp_tx_bridge_ins/_n04571 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_BVALID ),
        .I1(\axi4_acp_tx_bridge_ins/bresp_left [7]),
        .I2(\^axi4_acp_tx_bridge_ins/acp_beats_done ),
        .I3(\^axi4_acp_tx_bridge_ins/active ),
        .I4(\axi4_acp_tx_bridge_ins/bresp_left [0]),
        .I5(M_AXI_ACP_BVALID_w),
        .O(\^axi4_acp_tx_bridge_ins/_n04571 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_acp_tx_bridge_ins/_n04572 
       (.I0(\axi4_acp_tx_bridge_ins/bresp_left [5]),
        .I1(\axi4_acp_tx_bridge_ins/bresp_left [6]),
        .I2(\axi4_acp_tx_bridge_ins/bresp_left [4]),
        .I3(\axi4_acp_tx_bridge_ins/bresp_left [3]),
        .I4(\axi4_acp_tx_bridge_ins/bresp_left [2]),
        .I5(\axi4_acp_tx_bridge_ins/bresp_left [1]),
        .O(\^axi4_acp_tx_bridge_ins/_n04572 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_acp_tx_bridge_ins/_n04573 
       (.I0(\^axi4_acp_tx_bridge_ins/_n04571 ),
        .I1(\^axi4_acp_tx_bridge_ins/_n04572 ),
        .O(\axi4_acp_tx_bridge_ins/M_AXI_BVALID_glue_set ));
  (* PK_HLUTNM = "___XLNM___337___axi4_acp_tx_bridge_ins/M_AXI_AWREADY1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \axi4_acp_tx_bridge_ins/_n0460_inv301 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/active ),
        .I3(\^axi4_acp_tx_bridge_ins/ready ),
        .I4(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .O(\axi4_acp_tx_bridge_ins/_n0460_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \axi4_acp_tx_bridge_ins/_n0548_inv1 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/active ),
        .I3(\^axi4_acp_tx_bridge_ins/ready ),
        .I4(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .O(\axi4_acp_tx_bridge_ins/_n0548_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \axi4_acp_tx_bridge_ins/_n0557_inv1 
       (.I0(M_AXI_ACP_WREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/active ),
        .I3(\^axi4_acp_tx_bridge_ins/ready ),
        .I4(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .O(\axi4_acp_tx_bridge_ins/_n0557_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A88)) 
    \axi4_acp_tx_bridge_ins/_n0634_inv 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I1(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .I2(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_35_o ),
        .I3(M_AXI_ACP_WREADY_w),
        .I4(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .I5(\axi4_acp_tx_bridge_ins/_n0634_inv3 ),
        .O(\^axi4_acp_tx_bridge_ins/_n0634_inv ));
  (* PK_HLUTNM = "___XLNM___246___axi4_acp_tx_bridge_ins/Mmux_fallthru_fallthru_MUX_1084_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi4_acp_tx_bridge_ins/_n0634_inv31 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o ),
        .O(\axi4_acp_tx_bridge_ins/_n0634_inv3 ));
  (* PK_HLUTNM = "___XLNM___338___axi4_acp_tx_bridge_ins/_n0638_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \axi4_acp_tx_bridge_ins/_n0638_inv1 
       (.I0(M_AXI_ACP_BVALID_w),
        .I1(M_AXI_ACP_AWREADY_w),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .O(\axi4_acp_tx_bridge_ins/_n0638_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8880)) 
    \axi4_acp_tx_bridge_ins/_n0654_inv 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\axi4_acp_tx_bridge_ins/GND_14_o_GND_14_o_equal_43_o ),
        .I3(\^axi4_acp_tx_bridge_ins/upperword ),
        .I4(N190),
        .I5(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .O(\^axi4_acp_tx_bridge_ins/_n0654_inv ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_acp_tx_bridge_ins/_n0654_inv_SW0 
       (.I0(\^axi4_acp_tx_bridge_ins/fallthru ),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .O(N190));
  (* PK_HLUTNM = "___XLNM___151___axi4_acp_tx_bridge_ins/aw_acp_beat_acp_beats_left_1[9]_AND_113_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    \axi4_acp_tx_bridge_ins/_n0664_inv1 
       (.I0(M_AXI_ACP_AWREADY_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I2(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o10 ),
        .I3(\^axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o101 ),
        .I4(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .O(\axi4_acp_tx_bridge_ins/_n0664_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \axi4_acp_tx_bridge_ins/acp_beats_done 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .D(\^M_AXI_ACP_AWPROT_w [0]),
        .Q(\^axi4_acp_tx_bridge_ins/acp_beats_done ),
        .S(\axi4_acp_tx_bridge_ins/_n0450 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o101 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [1]),
        .I1(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [1]),
        .I2(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [0]),
        .I3(\axi4_acp_tx_bridge_ins/M_AXI_ACP_AWLEN [0]),
        .I4(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [9]),
        .I5(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [8]),
        .O(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o10 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o102 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [6]),
        .I1(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [7]),
        .I2(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [5]),
        .I3(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [4]),
        .I4(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [3]),
        .I5(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [2]),
        .O(\^axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o101 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [0]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [1]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [2]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [3]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [4]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [5]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [6]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [7]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [8]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_beats_left_1_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0460_inv ),
        .D(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_next_acp_beats_left_1[9]_mux_30_OUT [9]),
        .Q(\axi4_acp_tx_bridge_ins/acp_beats_left_1 [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_1 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_11 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_12 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_13 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_14 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_15 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_16 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_17 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_18 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/acp_w_beats_left_1_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_acp_w_beats_left_19 ),
        .Q(\axi4_acp_tx_bridge_ins/acp_w_beats_left_1 [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/active 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_tx_bridge_ins/active_glue_set ),
        .Q(\^axi4_acp_tx_bridge_ins/active ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___247___axi4_acp_tx_bridge_ins/first_glue_set" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi4_acp_tx_bridge_ins/active_glue_set 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_BVALID ),
        .I1(\^axi4_acp_tx_bridge_ins/ready ),
        .I2(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I3(\^axi4_acp_tx_bridge_ins/active ),
        .O(\^axi4_acp_tx_bridge_ins/active_glue_set ));
  (* PK_HLUTNM = "___XLNM___151___axi4_acp_tx_bridge_ins/aw_acp_beat_acp_beats_left_1[9]_AND_113_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axi4_acp_tx_bridge_ins/aw_acp_beat_acp_beats_left_1[9]_AND_113_o1 
       (.I0(\axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o10 ),
        .I1(\^axi4_acp_tx_bridge_ins/acp_beats_left_1[9]_GND_14_o_equal_15_o101 ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I3(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/aw_acp_beat_acp_beats_left_1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \axi4_acp_tx_bridge_ins/aw_acp_beat_bresp_acp_beat_AND_125_o_inv2 
       (.I0(M_AXI_ACP_BVALID_w),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_AWVALID ),
        .I2(M_AXI_ACP_AWREADY_w),
        .O(\axi4_acp_tx_bridge_ins/aw_acp_beat_bresp_acp_beat_AND_125_o_inv ));
  (* PK_HLUTNM = "___XLNM___245___axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF2222222)) 
    \axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o1 
       (.I0(\^axi4_acp_tx_bridge_ins/fallthru ),
        .I1(\^axi4_acp_tx_bridge_ins/M_AXI_ACP_WVALID ),
        .I2(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I3(\^axi4_acp_tx_bridge_ins/upperword ),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .O(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi4_acp_tx_bridge_ins/beat_inv1 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .O(\axi4_acp_tx_bridge_ins/beat_inv ));
  (* PK_HLUTNM = "___XLNM___245___axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o1 
       (.I0(\^axi4_acp_tx_bridge_ins/upperword ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .O(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \axi4_acp_tx_bridge_ins/beats_done 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .D(\^M_AXI_ACP_AWPROT_w [0]),
        .Q(\^axi4_acp_tx_bridge_ins/beats_done ),
        .S(\axi4_acp_tx_bridge_ins/_n0634_inv3 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_1 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_11 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_12 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_13 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_14 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_15 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_16 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_17 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_18 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/beats_left_1_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/Mcount_beats_left_19 ),
        .Q(\axi4_acp_tx_bridge_ins/beats_left_1 [9]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [0]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [0]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [1]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [1]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [2]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [2]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [3]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [3]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [4]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [4]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [5]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [5]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [6]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [6]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/bresp_left_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0638_inv ),
        .D(\axi4_acp_tx_bridge_ins/Result [7]),
        .Q(\axi4_acp_tx_bridge_ins/bresp_left [7]),
        .R(\axi4_acp_tx_bridge_ins/_n0437 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/extra_last 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o ),
        .D(\axi4_acp_tx_bridge_ins/GND_14_o_total_len ),
        .Q(\^axi4_acp_tx_bridge_ins/extra_last ),
        .R(\axi4_acp_tx_bridge_ins/Reset_OR_DriverANDClockEnable ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/extra_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_acp_tx_bridge_ins/extra_req_needs_extra_MUX_956_o ),
        .Q(\^axi4_acp_tx_bridge_ins/extra_req ),
        .R(\axi4_acp_tx_bridge_ins/_n0441 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/fallthru 
       (.C(bus_clk_w),
        .CE(\^axi4_acp_tx_bridge_ins/_n0654_inv ),
        .D(\axi4_acp_tx_bridge_ins/fallthru_fallthru_MUX_1084_o ),
        .Q(\^axi4_acp_tx_bridge_ins/fallthru ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/first 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_tx_bridge_ins/first_glue_set ),
        .Q(\^axi4_acp_tx_bridge_ins/first ),
        .R(\axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o ));
  (* PK_HLUTNM = "___XLNM___247___axi4_acp_tx_bridge_ins/first_glue_set" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \axi4_acp_tx_bridge_ins/first_glue_set 
       (.I0(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I1(\^axi4_acp_tx_bridge_ins/ready ),
        .I2(\^axi4_acp_tx_bridge_ins/active ),
        .I3(\^axi4_acp_tx_bridge_ins/first ),
        .O(\^axi4_acp_tx_bridge_ins/first_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [0]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [1]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_10 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [10]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_11 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [11]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_12 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [12]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_13 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [13]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_14 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [14]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_15 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [15]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_16 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [16]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_17 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [17]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_18 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [18]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_19 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [19]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_2 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [2]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_20 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [20]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_21 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [21]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_22 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [22]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_23 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [23]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_24 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [24]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_25 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [25]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_26 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [26]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_27 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [27]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_28 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [28]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_29 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [29]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_3 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [3]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_30 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [30]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_31 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [31]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_4 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [4]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_5 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [5]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_6 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [6]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_7 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [7]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_8 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [8]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/halfword_9 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [9]),
        .Q(\axi4_acp_tx_bridge_ins/halfword [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/laster_0 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/laster[1]_GND_14_o_mux_41_OUT [0]),
        .Q(\axi4_acp_tx_bridge_ins/laster [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/laster_1 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0557_inv ),
        .D(\axi4_acp_tx_bridge_ins/laster[1]_GND_14_o_mux_41_OUT [1]),
        .Q(\axi4_acp_tx_bridge_ins/laster [1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_acp_tx_bridge_ins/next_acp_beats_left_1[9]_GND_14_o_LessThan_16_o1 
       (.I0(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [9]),
        .I1(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [8]),
        .I2(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [7]),
        .I3(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [6]),
        .I4(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [5]),
        .I5(N194),
        .O(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1[9]_GND_14_o_LessThan_16_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \axi4_acp_tx_bridge_ins/next_acp_beats_left_1[9]_GND_14_o_LessThan_16_o1_SW0 
       (.I0(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [0]),
        .I1(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [1]),
        .I2(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [2]),
        .I3(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [3]),
        .I4(\axi4_acp_tx_bridge_ins/next_acp_beats_left_1 [4]),
        .O(N194));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/ready 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(bus_rst_n_w),
        .Q(\^axi4_acp_tx_bridge_ins/ready ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_acp_tx_bridge_ins/total_len[9]_GND_14_o_LessThan_12_o1 
       (.I0(\axi4_acp_tx_bridge_ins/total_len [5]),
        .I1(N196),
        .I2(\axi4_acp_tx_bridge_ins/total_len [6]),
        .I3(\axi4_acp_tx_bridge_ins/total_len [7]),
        .I4(\axi4_acp_tx_bridge_ins/total_len [8]),
        .I5(\axi4_acp_tx_bridge_ins/total_len [9]),
        .O(\axi4_acp_tx_bridge_ins/total_len[9]_GND_14_o_LessThan_12_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEC8)) 
    \axi4_acp_tx_bridge_ins/total_len[9]_GND_14_o_LessThan_12_o1_SW0 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .I2(\axi4_acp_tx_bridge_ins/total_len [1]),
        .I3(\axi4_acp_tx_bridge_ins/total_len [2]),
        .I4(\axi4_acp_tx_bridge_ins/total_len [3]),
        .I5(\axi4_acp_tx_bridge_ins/total_len [4]),
        .O(N196));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_acp_tx_bridge_ins/upperword 
       (.C(bus_clk_w),
        .CE(\axi4_acp_tx_bridge_ins/_n0548_inv ),
        .D(\axi4_acp_tx_bridge_ins/upperword_upperword_MUX_1086_o ),
        .Q(\^axi4_acp_tx_bridge_ins/upperword ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___549___axi4_acp_recv_dma_ins/rd_valid11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \axi4_send_dma_ins/GND_9_o_GND_9_o_equal_16_o1 
       (.I0(\axi4_send_dma_ins/message_channel [0]),
        .I1(\axi4_send_dma_ins/message_channel [2]),
        .I2(\axi4_send_dma_ins/message_channel [1]),
        .I3(bus_rst_n_w),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_equal_16_o_0 ));
  (* PK_HLUTNM = "___XLNM___335___axi4_send_dma_ins/GND_9_o_GND_9_o_equal_19_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi4_send_dma_ins/GND_9_o_GND_9_o_equal_19_o1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_equal_19_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555500010000)) 
    \axi4_send_dma_ins/GND_9_o_piping_AND_77_o 
       (.I0(N160),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I5(\^axi4_send_dma_ins/piping ),
        .O(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ));
  (* PK_HLUTNM = "___XLNM___161___axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \axi4_send_dma_ins/GND_9_o_piping_AND_77_o_SW0 
       (.I0(\axi4_send_dma_ins/rden_d [3]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .O(N160));
  (* PK_HLUTNM = "___XLNM___335___axi4_send_dma_ins/GND_9_o_GND_9_o_equal_19_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axi4_send_dma_ins/GND_9_o_queue_valid_AND_33_o1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/GND_9_o_queue_valid_AND_33_o ));
  (* PK_HLUTNM = "___XLNM___259___axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_AND_81_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_AND_81_o1 
       (.I0(\^axi4_send_dma_ins/piping ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o1 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [9]),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [15]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .I4(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o2 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [8]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [13]),
        .I4(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [12]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [11]),
        .O(\^axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55755555)) 
    \axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o3 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [10]),
        .I2(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [14]),
        .I4(\^axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o1 ),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [0]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [1]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [10]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [11]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [12]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [13]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [14]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [15]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_16 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [16]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_17 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [17]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_18 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [18]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_19 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [19]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [2]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_20 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [20]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_21 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [21]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_22 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [22]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_23 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [23]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_24 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [24]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_25 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [25]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_26 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [26]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_27 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [27]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_28 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [28]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_29 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [29]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [3]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_30 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [30]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_31 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [31]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [4]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [5]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [6]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [7]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [8]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1101 [9]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_0 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [0]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_1 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [1]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_10 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [10]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_11 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [11]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_12 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [12]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_13 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [13]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_14 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [14]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_15 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [15]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_16 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [16]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_17 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [17]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_18 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [18]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_19 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [19]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_2 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [2]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_20 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [20]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_21 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [21]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_22 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [22]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_23 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [23]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_24 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [24]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_25 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [25]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_26 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [26]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_27 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [27]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_28 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [28]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_29 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [29]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_3 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [3]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_30 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [30]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_31 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [31]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_4 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [4]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_5 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [5]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_6 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [6]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_7 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [7]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_8 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [8]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWADDR_last_write_9 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/M_AXI_AWADDR [9]),
        .Q(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [0]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [1]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [2]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [3]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [4]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [5]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [6]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [7]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [8]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWLEN_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1111 [9]),
        .Q(\axi4_send_dma_ins/M_AXI_AWLEN [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_AWVALID 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_M_AXI_AWVALID_Mux_204_o ),
        .Q(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_0 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [0]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_1 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [1]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_10 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [10]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_2 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [2]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_3 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [3]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_4 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [4]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_5 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [5]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_6 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [6]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_7 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [7]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_8 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [8]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_DWs_last_write_9 
       (.C(bus_clk_w),
        .CE(do_packet_w),
        .D(\axi4_send_dma_ins/send_length [9]),
        .Q(\axi4_send_dma_ins/M_AXI_DWs_last_write [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_WSTRB_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .D(\axi4_send_dma_ins/send_BE [0]),
        .Q(\axi4_send_dma_ins/M_AXI_WSTRB [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_WSTRB_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .D(\axi4_send_dma_ins/send_BE [1]),
        .Q(\axi4_send_dma_ins/M_AXI_WSTRB [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_WSTRB_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .D(\axi4_send_dma_ins/send_BE [2]),
        .Q(\axi4_send_dma_ins/M_AXI_WSTRB [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_WSTRB_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .D(\axi4_send_dma_ins/send_BE [3]),
        .Q(\axi4_send_dma_ins/M_AXI_WSTRB [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/M_AXI_WVALID 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/M_AXI_WVALID_glue_set ),
        .Q(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .R(\axi4_send_dma_ins/_n0856 ));
  (* PK_HLUTNM = "___XLNM___255___axi4_send_dma_ins/Mmux__n1111123" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \axi4_send_dma_ins/M_AXI_WVALID_glue_set 
       (.I0(\^axi4_send_dma_ins/do_stream ),
        .I1(\^axi4_send_dma_ins/send_hold ),
        .I2(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .O(\^axi4_send_dma_ins/M_AXI_WVALID_glue_set ));
  (* PK_HLUTNM = "___XLNM___141___axi4_send_dma_ins/Maccum_okwait_xor[2]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \axi4_send_dma_ins/Maccum_okwait_xor[1]11 
       (.I0(\^axi4_send_dma_ins/inc_okwait ),
        .I1(\^axi4_send_dma_ins/dec_okwait ),
        .I2(\axi4_send_dma_ins/okwait [1]),
        .I3(\axi4_send_dma_ins/okwait [0]),
        .O(\Result[1]1 ));
  (* PK_HLUTNM = "___XLNM___141___axi4_send_dma_ins/Maccum_okwait_xor[2]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \axi4_send_dma_ins/Maccum_okwait_xor[2]11 
       (.I0(\axi4_send_dma_ins/okwait [2]),
        .I1(\^axi4_send_dma_ins/dec_okwait ),
        .I2(\^axi4_send_dma_ins/inc_okwait ),
        .I3(\axi4_send_dma_ins/okwait [0]),
        .I4(\axi4_send_dma_ins/okwait [1]),
        .O(\Result[2]1 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^Eqn_33_mand1 ,\^Eqn_211_mand1 ,\^Eqn_113_mand1 ,\^Eqn_03_mand1 }),
        .O({\Result[3]3 ,\Result[2]4 ,\Result[1]4 ,\Result[0]4 }),
        .S(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy [11]),
        .CO({\NLW_axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[12]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy [13:12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[12]_CARRY4_DI_UNCONNECTED [3],\^Eqn_142_mand1 ,\^Eqn_132_mand1 ,\^Eqn_122_mand1 }),
        .O({\Result[15]2 ,\Result[14]2 ,\Result[13]2 ,\Result[12]2 }),
        .S(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy [3]),
        .CO(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^Eqn_72_mand1 ,\^Eqn_62_mand1 ,\^Eqn_52_mand1 ,\^Eqn_43_mand1 }),
        .O({\Result[7]2 ,\Result[6]2 ,\Result[5]2 ,\Result[4]3 }),
        .S(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy [7]),
        .CO(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^Eqn_114_mand1 ,\^Eqn_102_mand1 ,\^Eqn_92_mand1 ,\^Eqn_82_mand1 }),
        .O({\Result[11]2 ,\Result[10]2 ,\Result[9]2 ,\Result[8]2 }),
        .S(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [11:8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[0] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [0]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [0]),
        .I4(\axi4_send_dma_ins/send_next_length [0]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[10] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [10]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [10]),
        .I4(\axi4_send_dma_ins/send_next_length [10]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [10]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[11] 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [11]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [11]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[12] 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [12]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [12]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[13] 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [13]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [13]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[14] 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [14]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [14]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[15] 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [15]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [15]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[1] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [1]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [1]),
        .I4(\axi4_send_dma_ins/send_next_length [1]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[2] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [2]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [2]),
        .I4(\axi4_send_dma_ins/send_next_length [2]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[3] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [3]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [3]),
        .I4(\axi4_send_dma_ins/send_next_length [3]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[4] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [4]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [4]),
        .I4(\axi4_send_dma_ins/send_next_length [4]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[5] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [5]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [5]),
        .I4(\axi4_send_dma_ins/send_next_length [5]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[6] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [6]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [6]),
        .I4(\axi4_send_dma_ins/send_next_length [6]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[7] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [7]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [7]),
        .I4(\axi4_send_dma_ins/send_next_length [7]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[8] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [8]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [8]),
        .I4(\axi4_send_dma_ins/send_next_length [8]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9F06F960)) 
    \axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[9] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [9]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [9]),
        .I4(\axi4_send_dma_ins/send_next_length [9]),
        .O(\axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^Eqn_02_mand1 }),
        .O({\Result[3]2 ,\Result[2]3 ,\Result[1]3 ,\Result[0]3 }),
        .S({Eqn_32,Eqn_210,Eqn_111,\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_lut }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy [11]),
        .CO({\NLW_axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[12]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy [13:12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[12]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\Result[15]1 ,\Result[14]1 ,\Result[13]1 ,\Result[12]1 }),
        .S({Eqn_151,Eqn_141,Eqn_131,Eqn_121}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy [3]),
        .CO(\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\Result[7]1 ,\Result[6]1 ,\Result[5]1 ,\Result[4]2 }),
        .S({Eqn_71,Eqn_61,Eqn_51,Eqn_42}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy [7]),
        .CO(\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\Result[11]1 ,\Result[10]1 ,\Result[9]1 ,\Result[8]1 }),
        .S({Eqn_112,Eqn_101,Eqn_91,Eqn_81}));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h88828888)) 
    \axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_lut[0] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .I2(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .I4(\axi4_send_dma_ins/rden_d [3]),
        .O(\axi4_send_dma_ins/Maccum_wr_DWs_sent_to_fifo_lut ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Madd_n0545_Madd_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Madd_n0545_Madd_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [5:2]),
        .O(\axi4_send_dma_ins/n0545 [3:0]),
        .S(\axi4_send_dma_ins/Madd_n0545_Madd_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Madd_n0545_Madd_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Madd_n0545_Madd_cy [3]),
        .CO(\axi4_send_dma_ins/Madd_n0545_Madd_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [9:6]),
        .O(\axi4_send_dma_ins/n0545 [7:4]),
        .S(\axi4_send_dma_ins/Madd_n0545_Madd_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Madd_n0545_Madd_cy [7]),
        .CO(\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_DI_UNCONNECTED [3:1],\axi4_send_dma_ins/M_AXI_AWADDR_last_write [10]}),
        .O({\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_O_UNCONNECTED [3:2],\axi4_send_dma_ins/n0545 [9:8]}),
        .S({\NLW_axi4_send_dma_ins/Madd_n0545_Madd_cy[8]_CARRY4_S_UNCONNECTED [3:2],\axi4_send_dma_ins/Madd_n0545_Madd_lut [9:8]}));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[0] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [2]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [0]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[1] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [3]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [1]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [1]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[2] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [4]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [2]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [2]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[3] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [5]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [3]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [3]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[4] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [6]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [4]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[5] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [7]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [5]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [5]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[6] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [8]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [6]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [6]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[7] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [9]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [7]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[8] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [10]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [8]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0545_Madd_lut[9] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [11]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [9]),
        .O(\axi4_send_dma_ins/Madd_n0545_Madd_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Madd_n0660_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Madd_n0660_cy [3],\NLW_axi4_send_dma_ins/Madd_n0660_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI(\axi4_send_dma_ins/send_next_length_unbounded [3:0]),
        .O(\NLW_axi4_send_dma_ins/Madd_n0660_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_send_dma_ins/Madd_n0660_lut [3:0]));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi4_send_dma_ins/Madd_n0660_cy[10]_rt 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [10]),
        .O(\^axi4_send_dma_ins/Madd_n0660_cy[10]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Madd_n0660_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Madd_n0660_cy [3]),
        .CO({\axi4_send_dma_ins/Madd_n0660_cy [7],\NLW_axi4_send_dma_ins/Madd_n0660_cy[4]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/send_next_length_unbounded [7:4]),
        .O(\NLW_axi4_send_dma_ins/Madd_n0660_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_send_dma_ins/Madd_n0660_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Madd_n0660_cy [7]),
        .CO({\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_CO_UNCONNECTED [3],\axi4_send_dma_ins/Madd_n0660_cy [10:9],\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\axi4_send_dma_ins/send_next_length_unbounded [9:8]}),
        .O({\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_O_UNCONNECTED [3],\axi4_send_dma_ins/n0660 ,\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_O_UNCONNECTED [1:0]}),
        .S({\NLW_axi4_send_dma_ins/Madd_n0660_cy[8]_CARRY4_S_UNCONNECTED [3],\^axi4_send_dma_ins/Madd_n0660_cy[10]_rt ,\axi4_send_dma_ins/Madd_n0660_lut [9:8]}));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[0] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [0]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[1] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [1]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [1]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [1]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[2] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [2]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [2]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [2]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[3] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [3]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [3]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [3]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[4] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [4]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [4]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[5] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [5]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [5]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [5]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[6] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [6]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [6]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [6]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[7] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [7]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [7]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[8] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [8]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [8]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/Madd_n0660_lut[9] 
       (.I0(\axi4_send_dma_ins/send_next_length_unbounded [9]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [9]),
        .O(\axi4_send_dma_ins/Madd_n0660_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_n0176_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Mcompar_n0176_cy [3],\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^axi4_send_dma_ins/Mcompar_n0176_lutdi3 ,\^axi4_send_dma_ins/Mcompar_n0176_lutdi2 ,\^axi4_send_dma_ins/Mcompar_n0176_lutdi1 ,\^axi4_send_dma_ins/Mcompar_n0176_lutdi }),
        .O(\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_send_dma_ins/Mcompar_n0176_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcompar_n0176_cy [3]),
        .CO({\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_CO_UNCONNECTED [3],\axi4_send_dma_ins/Mcompar_n0176_cy [6],\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_DI_UNCONNECTED [3],\^axi4_send_dma_ins/Mcompar_n0176_lutdi6 ,\^axi4_send_dma_ins/Mcompar_n0176_lutdi5 ,\^axi4_send_dma_ins/Mcompar_n0176_lutdi4 }),
        .O(\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_axi4_send_dma_ins/Mcompar_n0176_cy[4]_CARRY4_S_UNCONNECTED [3],\axi4_send_dma_ins/Mcompar_n0176_lut [6:4]}));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hD0FD40F4)) 
    \axi4_send_dma_ins/Mcompar_n0176_cy[7] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [14]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [14]),
        .I2(\axi4_send_dma_ins/send_transmitted_DWs [15]),
        .I3(\axi4_send_dma_ins/send_total_DWs [15]),
        .I4(\axi4_send_dma_ins/Mcompar_n0176_cy [6]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_cy [7]));
  (* PK_HLUTNM = "___XLNM___3___axi4_send_dma_ins/Mcompar_n0176_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_n0176_lut[0] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [0]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [0]),
        .I2(\axi4_send_dma_ins/send_total_DWs [1]),
        .I3(\axi4_send_dma_ins/send_transmitted_DWs [1]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_lut [0]));
  (* PK_HLUTNM = "___XLNM___4___axi4_send_dma_ins/Mcompar_n0176_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_n0176_lut[1] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [2]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [2]),
        .I2(\axi4_send_dma_ins/send_total_DWs [3]),
        .I3(\axi4_send_dma_ins/send_transmitted_DWs [3]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_lut [1]));
  (* PK_HLUTNM = "___XLNM___5___axi4_send_dma_ins/Mcompar_n0176_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_n0176_lut[2] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [4]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [4]),
        .I2(\axi4_send_dma_ins/send_total_DWs [5]),
        .I3(\axi4_send_dma_ins/send_transmitted_DWs [5]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_lut [2]));
  (* PK_HLUTNM = "___XLNM___6___axi4_send_dma_ins/Mcompar_n0176_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_n0176_lut[3] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [6]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [6]),
        .I2(\axi4_send_dma_ins/send_total_DWs [7]),
        .I3(\axi4_send_dma_ins/send_transmitted_DWs [7]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_lut [3]));
  (* PK_HLUTNM = "___XLNM___7___axi4_send_dma_ins/Mcompar_n0176_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_n0176_lut[4] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [8]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [8]),
        .I2(\axi4_send_dma_ins/send_total_DWs [9]),
        .I3(\axi4_send_dma_ins/send_transmitted_DWs [9]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_lut [4]));
  (* PK_HLUTNM = "___XLNM___8___axi4_send_dma_ins/Mcompar_n0176_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_n0176_lut[5] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [10]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [10]),
        .I2(\axi4_send_dma_ins/send_total_DWs [11]),
        .I3(\axi4_send_dma_ins/send_transmitted_DWs [11]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_lut [5]));
  (* PK_HLUTNM = "___XLNM___9___axi4_send_dma_ins/Mcompar_n0176_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_n0176_lut[6] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [12]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [12]),
        .I2(\axi4_send_dma_ins/send_total_DWs [13]),
        .I3(\axi4_send_dma_ins/send_transmitted_DWs [13]),
        .O(\axi4_send_dma_ins/Mcompar_n0176_lut [6]));
  (* PK_HLUTNM = "___XLNM___3___axi4_send_dma_ins/Mcompar_n0176_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_n0176_lutdi 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [1]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [0]),
        .I2(\axi4_send_dma_ins/send_total_DWs [0]),
        .I3(\axi4_send_dma_ins/send_total_DWs [1]),
        .O(\^axi4_send_dma_ins/Mcompar_n0176_lutdi ));
  (* PK_HLUTNM = "___XLNM___4___axi4_send_dma_ins/Mcompar_n0176_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_n0176_lutdi1 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [3]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [2]),
        .I2(\axi4_send_dma_ins/send_total_DWs [2]),
        .I3(\axi4_send_dma_ins/send_total_DWs [3]),
        .O(\^axi4_send_dma_ins/Mcompar_n0176_lutdi1 ));
  (* PK_HLUTNM = "___XLNM___5___axi4_send_dma_ins/Mcompar_n0176_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_n0176_lutdi2 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [5]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [4]),
        .I2(\axi4_send_dma_ins/send_total_DWs [4]),
        .I3(\axi4_send_dma_ins/send_total_DWs [5]),
        .O(\^axi4_send_dma_ins/Mcompar_n0176_lutdi2 ));
  (* PK_HLUTNM = "___XLNM___6___axi4_send_dma_ins/Mcompar_n0176_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_n0176_lutdi3 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [7]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [6]),
        .I2(\axi4_send_dma_ins/send_total_DWs [6]),
        .I3(\axi4_send_dma_ins/send_total_DWs [7]),
        .O(\^axi4_send_dma_ins/Mcompar_n0176_lutdi3 ));
  (* PK_HLUTNM = "___XLNM___7___axi4_send_dma_ins/Mcompar_n0176_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_n0176_lutdi4 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [9]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [8]),
        .I2(\axi4_send_dma_ins/send_total_DWs [8]),
        .I3(\axi4_send_dma_ins/send_total_DWs [9]),
        .O(\^axi4_send_dma_ins/Mcompar_n0176_lutdi4 ));
  (* PK_HLUTNM = "___XLNM___8___axi4_send_dma_ins/Mcompar_n0176_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_n0176_lutdi5 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [11]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [10]),
        .I2(\axi4_send_dma_ins/send_total_DWs [10]),
        .I3(\axi4_send_dma_ins/send_total_DWs [11]),
        .O(\^axi4_send_dma_ins/Mcompar_n0176_lutdi5 ));
  (* PK_HLUTNM = "___XLNM___9___axi4_send_dma_ins/Mcompar_n0176_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_n0176_lutdi6 
       (.I0(\axi4_send_dma_ins/send_transmitted_DWs [13]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [12]),
        .I2(\axi4_send_dma_ins/send_total_DWs [12]),
        .I3(\axi4_send_dma_ins/send_total_DWs [13]),
        .O(\^axi4_send_dma_ins/Mcompar_n0176_lutdi6 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy [3],\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi3 ,\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi2 ,\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi1 ,\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi }),
        .O(\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy [3]),
        .CO({\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_CO_UNCONNECTED [3],\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy [6],\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_DI_UNCONNECTED [3],\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi6 ,\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi5 ,\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi4 }),
        .O(\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[4]_CARRY4_S_UNCONNECTED [3],\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [6:4]}));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy[7] 
       (.I0(\axi4_send_dma_ins/rden_offset [14]),
        .I1(\axi4_send_dma_ins/wr_end_offset [14]),
        .I2(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_cy [6]),
        .O(\axi4_send_dma_ins/rden_offset[14]_wr_end_offset ));
  (* PK_HLUTNM = "___XLNM___19___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut[0] 
       (.I0(\axi4_send_dma_ins/rden_offset [0]),
        .I1(\axi4_send_dma_ins/wr_end_offset [0]),
        .I2(\axi4_send_dma_ins/rden_offset [1]),
        .I3(\axi4_send_dma_ins/wr_end_offset [1]),
        .O(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [0]));
  (* PK_HLUTNM = "___XLNM___20___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut[1] 
       (.I0(\axi4_send_dma_ins/rden_offset [2]),
        .I1(\axi4_send_dma_ins/wr_end_offset [2]),
        .I2(\axi4_send_dma_ins/rden_offset [3]),
        .I3(\axi4_send_dma_ins/wr_end_offset [3]),
        .O(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [1]));
  (* PK_HLUTNM = "___XLNM___21___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut[2] 
       (.I0(\axi4_send_dma_ins/rden_offset [4]),
        .I1(\axi4_send_dma_ins/wr_end_offset [4]),
        .I2(\axi4_send_dma_ins/rden_offset [5]),
        .I3(\axi4_send_dma_ins/wr_end_offset [5]),
        .O(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [2]));
  (* PK_HLUTNM = "___XLNM___22___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut[3] 
       (.I0(\axi4_send_dma_ins/rden_offset [6]),
        .I1(\axi4_send_dma_ins/wr_end_offset [6]),
        .I2(\axi4_send_dma_ins/rden_offset [7]),
        .I3(\axi4_send_dma_ins/wr_end_offset [7]),
        .O(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [3]));
  (* PK_HLUTNM = "___XLNM___23___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut[4] 
       (.I0(\axi4_send_dma_ins/rden_offset [8]),
        .I1(\axi4_send_dma_ins/wr_end_offset [8]),
        .I2(\axi4_send_dma_ins/rden_offset [9]),
        .I3(\axi4_send_dma_ins/wr_end_offset [9]),
        .O(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [4]));
  (* PK_HLUTNM = "___XLNM___24___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut[5] 
       (.I0(\axi4_send_dma_ins/rden_offset [10]),
        .I1(\axi4_send_dma_ins/wr_end_offset [10]),
        .I2(\axi4_send_dma_ins/rden_offset [11]),
        .I3(\axi4_send_dma_ins/wr_end_offset [11]),
        .O(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [5]));
  (* PK_HLUTNM = "___XLNM___25___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut[6] 
       (.I0(\axi4_send_dma_ins/rden_offset [12]),
        .I1(\axi4_send_dma_ins/wr_end_offset [12]),
        .I2(\axi4_send_dma_ins/rden_offset [13]),
        .I3(\axi4_send_dma_ins/wr_end_offset [13]),
        .O(\axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lut [6]));
  (* PK_HLUTNM = "___XLNM___19___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi 
       (.I0(\axi4_send_dma_ins/wr_end_offset [1]),
        .I1(\axi4_send_dma_ins/wr_end_offset [0]),
        .I2(\axi4_send_dma_ins/rden_offset [0]),
        .I3(\axi4_send_dma_ins/rden_offset [1]),
        .O(\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi ));
  (* PK_HLUTNM = "___XLNM___20___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi1 
       (.I0(\axi4_send_dma_ins/wr_end_offset [3]),
        .I1(\axi4_send_dma_ins/wr_end_offset [2]),
        .I2(\axi4_send_dma_ins/rden_offset [2]),
        .I3(\axi4_send_dma_ins/rden_offset [3]),
        .O(\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi1 ));
  (* PK_HLUTNM = "___XLNM___21___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi2 
       (.I0(\axi4_send_dma_ins/wr_end_offset [5]),
        .I1(\axi4_send_dma_ins/wr_end_offset [4]),
        .I2(\axi4_send_dma_ins/rden_offset [4]),
        .I3(\axi4_send_dma_ins/rden_offset [5]),
        .O(\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi2 ));
  (* PK_HLUTNM = "___XLNM___22___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi3 
       (.I0(\axi4_send_dma_ins/wr_end_offset [7]),
        .I1(\axi4_send_dma_ins/wr_end_offset [6]),
        .I2(\axi4_send_dma_ins/rden_offset [6]),
        .I3(\axi4_send_dma_ins/rden_offset [7]),
        .O(\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi3 ));
  (* PK_HLUTNM = "___XLNM___23___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi4 
       (.I0(\axi4_send_dma_ins/wr_end_offset [9]),
        .I1(\axi4_send_dma_ins/wr_end_offset [8]),
        .I2(\axi4_send_dma_ins/rden_offset [8]),
        .I3(\axi4_send_dma_ins/rden_offset [9]),
        .O(\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi4 ));
  (* PK_HLUTNM = "___XLNM___24___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi5 
       (.I0(\axi4_send_dma_ins/wr_end_offset [11]),
        .I1(\axi4_send_dma_ins/wr_end_offset [10]),
        .I2(\axi4_send_dma_ins/rden_offset [10]),
        .I3(\axi4_send_dma_ins/rden_offset [11]),
        .O(\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi5 ));
  (* PK_HLUTNM = "___XLNM___25___axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi6 
       (.I0(\axi4_send_dma_ins/wr_end_offset [13]),
        .I1(\axi4_send_dma_ins/wr_end_offset [12]),
        .I2(\axi4_send_dma_ins/rden_offset [12]),
        .I3(\axi4_send_dma_ins/rden_offset [13]),
        .O(\^axi4_send_dma_ins/Mcompar_rden_offset[14]_wr_end_offset[14]_LessThan_59_o_lutdi6 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy [3],\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy [3]),
        .CO({\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/send_read_from_fifo[15]_send_total_DWs ,\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_DI_UNCONNECTED [3:2],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_cy[4]_CARRY4_S_UNCONNECTED [3:2],\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [5:4]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut[0] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [0]),
        .I1(\axi4_send_dma_ins/send_total_DWs [0]),
        .I2(\axi4_send_dma_ins/send_read_from_fifo_backoff [1]),
        .I3(\axi4_send_dma_ins/send_total_DWs [1]),
        .I4(\axi4_send_dma_ins/send_read_from_fifo [2]),
        .I5(\axi4_send_dma_ins/send_total_DWs [2]),
        .O(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut[1] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [3]),
        .I1(\axi4_send_dma_ins/send_total_DWs [3]),
        .I2(\axi4_send_dma_ins/send_read_from_fifo [4]),
        .I3(\axi4_send_dma_ins/send_total_DWs [4]),
        .I4(\axi4_send_dma_ins/send_read_from_fifo [5]),
        .I5(\axi4_send_dma_ins/send_total_DWs [5]),
        .O(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut[2] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [6]),
        .I1(\axi4_send_dma_ins/send_total_DWs [6]),
        .I2(\axi4_send_dma_ins/send_read_from_fifo [7]),
        .I3(\axi4_send_dma_ins/send_total_DWs [7]),
        .I4(\axi4_send_dma_ins/send_read_from_fifo [8]),
        .I5(\axi4_send_dma_ins/send_total_DWs [8]),
        .O(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut[3] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [9]),
        .I1(\axi4_send_dma_ins/send_total_DWs [9]),
        .I2(\axi4_send_dma_ins/send_read_from_fifo [10]),
        .I3(\axi4_send_dma_ins/send_total_DWs [10]),
        .I4(\axi4_send_dma_ins/send_read_from_fifo [11]),
        .I5(\axi4_send_dma_ins/send_total_DWs [11]),
        .O(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut[4] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [12]),
        .I1(\axi4_send_dma_ins/send_total_DWs [12]),
        .I2(\axi4_send_dma_ins/send_read_from_fifo [13]),
        .I3(\axi4_send_dma_ins/send_total_DWs [13]),
        .I4(\axi4_send_dma_ins/send_read_from_fifo [14]),
        .I5(\axi4_send_dma_ins/send_total_DWs [14]),
        .O(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut[5] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [15]),
        .I1(\axi4_send_dma_ins/send_total_DWs [15]),
        .O(\axi4_send_dma_ins/Mcompar_send_read_from_fifo[15]_send_total_DWs[15]_equal_183_o_lut [5]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy [3],\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi3 ,\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi2 ,\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi1 ,\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi }),
        .O(\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy [3]),
        .CO({\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_CO_UNCONNECTED [3],\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy [6],\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_DI_UNCONNECTED [3],\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi6 ,\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi5 ,\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi4 }),
        .O(\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[4]_CARRY4_S_UNCONNECTED [3],\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [6:4]}));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hD0FD40F4)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy[7] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [14]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [14]),
        .I2(\axi4_send_dma_ins/send_read_from_fifo_backoff [15]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [15]),
        .I4(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_cy [6]),
        .O(\axi4_send_dma_ins/wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff ));
  (* PK_HLUTNM = "___XLNM___11___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut[0] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [0]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [1]),
        .I3(\axi4_send_dma_ins/send_read_from_fifo_backoff [1]),
        .O(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [0]));
  (* PK_HLUTNM = "___XLNM___12___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut[1] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [2]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .I3(\axi4_send_dma_ins/send_read_from_fifo_backoff [3]),
        .O(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [1]));
  (* PK_HLUTNM = "___XLNM___13___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut[2] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [4]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .I3(\axi4_send_dma_ins/send_read_from_fifo_backoff [5]),
        .O(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [2]));
  (* PK_HLUTNM = "___XLNM___14___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut[3] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [6]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .I3(\axi4_send_dma_ins/send_read_from_fifo_backoff [7]),
        .O(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [3]));
  (* PK_HLUTNM = "___XLNM___15___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut[4] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [8]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [8]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [9]),
        .I3(\axi4_send_dma_ins/send_read_from_fifo_backoff [9]),
        .O(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [4]));
  (* PK_HLUTNM = "___XLNM___16___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut[5] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [10]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [10]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [11]),
        .I3(\axi4_send_dma_ins/send_read_from_fifo_backoff [11]),
        .O(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [5]));
  (* PK_HLUTNM = "___XLNM___17___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut[6] 
       (.I0(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [12]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [12]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [13]),
        .I3(\axi4_send_dma_ins/send_read_from_fifo_backoff [13]),
        .O(\axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lut [6]));
  (* PK_HLUTNM = "___XLNM___11___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [1]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [0]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [1]),
        .O(\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi ));
  (* PK_HLUTNM = "___XLNM___12___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi1 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [3]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [2]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .O(\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi1 ));
  (* PK_HLUTNM = "___XLNM___13___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi2 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [5]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [4]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .O(\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi2 ));
  (* PK_HLUTNM = "___XLNM___14___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi3 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [7]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [6]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .O(\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi3 ));
  (* PK_HLUTNM = "___XLNM___15___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi4 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [9]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [8]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [8]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [9]),
        .O(\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi4 ));
  (* PK_HLUTNM = "___XLNM___16___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi5 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [11]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [10]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [10]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [11]),
        .O(\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi5 ));
  (* PK_HLUTNM = "___XLNM___17___axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi6 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [13]),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [12]),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [12]),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [13]),
        .O(\^axi4_send_dma_ins/Mcompar_wr_DWs_sent_to_fifo[15]_send_read_from_fifo_backoff[15]_LessThan_137_o_lutdi6 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy [3],\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy [3]),
        .CO({\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/wr_offset[15]_GND_9_o_equal_49_o ,\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_DI_UNCONNECTED [3:2],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_cy[4]_CARRY4_S_UNCONNECTED [3:2],\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [5:4]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut[0] 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_end_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\axi4_send_dma_ins/wr_end_offset [1]),
        .I4(\axi4_send_dma_ins/wr_offset [2]),
        .I5(\axi4_send_dma_ins/wr_end_offset [2]),
        .O(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut[1] 
       (.I0(\axi4_send_dma_ins/wr_offset [3]),
        .I1(\axi4_send_dma_ins/wr_end_offset [3]),
        .I2(\axi4_send_dma_ins/wr_offset [4]),
        .I3(\axi4_send_dma_ins/wr_end_offset [4]),
        .I4(\axi4_send_dma_ins/wr_offset [5]),
        .I5(\axi4_send_dma_ins/wr_end_offset [5]),
        .O(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut[2] 
       (.I0(\axi4_send_dma_ins/wr_offset [6]),
        .I1(\axi4_send_dma_ins/wr_end_offset [6]),
        .I2(\axi4_send_dma_ins/wr_offset [7]),
        .I3(\axi4_send_dma_ins/wr_end_offset [7]),
        .I4(\axi4_send_dma_ins/wr_offset [8]),
        .I5(\axi4_send_dma_ins/wr_end_offset [8]),
        .O(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut[3] 
       (.I0(\axi4_send_dma_ins/wr_offset [9]),
        .I1(\axi4_send_dma_ins/wr_end_offset [9]),
        .I2(\axi4_send_dma_ins/wr_offset [10]),
        .I3(\axi4_send_dma_ins/wr_end_offset [10]),
        .I4(\axi4_send_dma_ins/wr_offset [11]),
        .I5(\axi4_send_dma_ins/wr_end_offset [11]),
        .O(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut[4] 
       (.I0(\axi4_send_dma_ins/wr_offset [12]),
        .I1(\axi4_send_dma_ins/wr_end_offset [12]),
        .I2(\axi4_send_dma_ins/wr_offset [13]),
        .I3(\axi4_send_dma_ins/wr_end_offset [13]),
        .I4(\axi4_send_dma_ins/wr_offset [14]),
        .I5(\axi4_send_dma_ins/wr_end_offset [14]),
        .O(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut[5]_INV_0 
       (.I0(\axi4_send_dma_ins/wr_offset [15]),
        .O(\axi4_send_dma_ins/Mcompar_wr_offset[15]_GND_9_o_equal_49_o_lut [5]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_rden_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Mcount_rden_offset_cy [3:0]),
        .CYINIT(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_rden_offset3 ,\axi4_send_dma_ins/Mcount_rden_offset2 ,\axi4_send_dma_ins/Mcount_rden_offset1 ,\axi4_send_dma_ins/Mcount_rden_offset }),
        .S(\axi4_send_dma_ins/Mcount_rden_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_rden_offset_cy [11]),
        .CO({\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_CO_UNCONNECTED [3:1],\axi4_send_dma_ins/Mcount_rden_offset_cy [12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_DI_UNCONNECTED [3:2],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_O_UNCONNECTED [3],\axi4_send_dma_ins/Mcount_rden_offset14 ,\axi4_send_dma_ins/Mcount_rden_offset13 ,\axi4_send_dma_ins/Mcount_rden_offset12 }),
        .S({\NLW_axi4_send_dma_ins/Mcount_rden_offset_cy[12]_CARRY4_S_UNCONNECTED [3],\axi4_send_dma_ins/Mcount_rden_offset_lut [14:12]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_rden_offset_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_rden_offset_cy [3]),
        .CO(\axi4_send_dma_ins/Mcount_rden_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_rden_offset7 ,\axi4_send_dma_ins/Mcount_rden_offset6 ,\axi4_send_dma_ins/Mcount_rden_offset5 ,\axi4_send_dma_ins/Mcount_rden_offset4 }),
        .S(\axi4_send_dma_ins/Mcount_rden_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_rden_offset_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_rden_offset_cy [7]),
        .CO(\axi4_send_dma_ins/Mcount_rden_offset_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_rden_offset11 ,\axi4_send_dma_ins/Mcount_rden_offset10 ,\axi4_send_dma_ins/Mcount_rden_offset9 ,\axi4_send_dma_ins/Mcount_rden_offset8 }),
        .S(\axi4_send_dma_ins/Mcount_rden_offset_lut [11:8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[0] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [0]),
        .I2(\axi4_send_dma_ins/rden_offset [0]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [0]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[10] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [10]),
        .I2(\axi4_send_dma_ins/rden_offset [10]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [10]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[11] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [11]),
        .I2(\axi4_send_dma_ins/rden_offset [11]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [11]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[12] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [12]),
        .I2(\axi4_send_dma_ins/rden_offset [12]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [12]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[13] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [13]),
        .I2(\axi4_send_dma_ins/rden_offset [13]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [13]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[14] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [14]),
        .I2(\axi4_send_dma_ins/rden_offset [14]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [14]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[1] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [1]),
        .I2(\axi4_send_dma_ins/rden_offset [1]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [1]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[2] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [2]),
        .I2(\axi4_send_dma_ins/rden_offset [2]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [2]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[3] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [3]),
        .I2(\axi4_send_dma_ins/rden_offset [3]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [3]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[4] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [4]),
        .I2(\axi4_send_dma_ins/rden_offset [4]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [4]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[5] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [5]),
        .I2(\axi4_send_dma_ins/rden_offset [5]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [5]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[6] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [6]),
        .I2(\axi4_send_dma_ins/rden_offset [6]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[7] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [7]),
        .I2(\axi4_send_dma_ins/rden_offset [7]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [7]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[8] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [8]),
        .I2(\axi4_send_dma_ins/rden_offset [8]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_rden_offset_lut[9] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [9]),
        .I2(\axi4_send_dma_ins/rden_offset [9]),
        .O(\axi4_send_dma_ins/Mcount_rden_offset_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy [3:0]),
        .CYINIT(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff3 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff2 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff1 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff }),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy [11]),
        .CO({\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[12]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy [13:12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[12]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff15 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff14 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff13 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff12 }),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy [3]),
        .CO(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff7 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff6 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff5 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff4 }),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy [7]),
        .CO(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff11 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff10 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff9 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff8 }),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [11:8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[0] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [0]),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[10] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [10]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [10]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[11] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [11]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [11]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[12] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [12]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [12]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[13] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [13]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [13]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[14] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [14]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [14]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[15] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [15]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [15]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[1] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [1]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [1]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[2] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [2]),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [2]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[3] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [3]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [3]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[4] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [4]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[5] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [5]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [5]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[6] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [6]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [6]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[7] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [7]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[8] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [8]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut[9] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [9]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy [3:1],\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[0]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo3 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo2 ,\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[0]_CARRY4_O_UNCONNECTED [1:0]}),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy [11]),
        .CO({\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[12]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy [13:12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[12]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo15 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo14 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo13 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo12 }),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy [3]),
        .CO(\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo7 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo6 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo5 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo4 }),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_send_read_from_fifo_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy [7]),
        .CO(\axi4_send_dma_ins/Mcount_send_read_from_fifo_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_send_read_from_fifo11 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo10 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo9 ,\axi4_send_dma_ins/Mcount_send_read_from_fifo8 }),
        .S(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [11:8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[0] 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/send_read_from_fifo_backoff [0]),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[10] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [10]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [10]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[11] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [11]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [11]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[12] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [12]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [12]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[13] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [13]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [13]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[14] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [14]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [14]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[15] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [15]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [15]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[1] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo_backoff [1]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [1]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[2] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [2]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [2]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[3] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [3]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [3]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[4] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [4]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[5] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [5]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [5]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[6] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [6]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [6]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[7] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [7]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[8] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [8]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_send_read_from_fifo_lut[9] 
       (.I0(\axi4_send_dma_ins/send_read_from_fifo [9]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_send_read_from_fifo_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_first_length_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Mcount_wr_first_length_cy [3:0]),
        .CYINIT(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_first_length3 ,\axi4_send_dma_ins/Mcount_wr_first_length2 ,\axi4_send_dma_ins/Mcount_wr_first_length1 ,\axi4_send_dma_ins/Mcount_wr_first_length }),
        .S(\axi4_send_dma_ins/Mcount_wr_first_length_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_first_length_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_wr_first_length_cy [3]),
        .CO(\axi4_send_dma_ins/Mcount_wr_first_length_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_first_length7 ,\axi4_send_dma_ins/Mcount_wr_first_length6 ,\axi4_send_dma_ins/Mcount_wr_first_length5 ,\axi4_send_dma_ins/Mcount_wr_first_length4 }),
        .S(\axi4_send_dma_ins/Mcount_wr_first_length_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_wr_first_length_cy [7]),
        .CO({\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_CO_UNCONNECTED [3:1],\axi4_send_dma_ins/Mcount_wr_first_length_cy [8]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_DI_UNCONNECTED [3:2],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_O_UNCONNECTED [3],\axi4_send_dma_ins/Mcount_wr_first_length10 ,\axi4_send_dma_ins/Mcount_wr_first_length9 ,\axi4_send_dma_ins/Mcount_wr_first_length8 }),
        .S({\NLW_axi4_send_dma_ins/Mcount_wr_first_length_cy[8]_CARRY4_S_UNCONNECTED [3],\axi4_send_dma_ins/Mcount_wr_first_length_lut [10:8]}));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[0] 
       (.I0(\axi4_send_dma_ins/wr_first_length [0]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[10] 
       (.I0(\axi4_send_dma_ins/wr_first_length [10]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [10]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[1] 
       (.I0(\axi4_send_dma_ins/wr_first_length [1]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [1]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[2] 
       (.I0(\axi4_send_dma_ins/wr_first_length [2]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [2]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[3] 
       (.I0(\axi4_send_dma_ins/wr_first_length [3]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [3]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[4] 
       (.I0(\axi4_send_dma_ins/wr_first_length [4]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[5] 
       (.I0(\axi4_send_dma_ins/wr_first_length [5]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [5]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[6] 
       (.I0(\axi4_send_dma_ins/wr_first_length [6]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [6]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[7] 
       (.I0(\axi4_send_dma_ins/wr_first_length [7]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[8] 
       (.I0(\axi4_send_dma_ins/wr_first_length [8]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_first_length_lut[9] 
       (.I0(\axi4_send_dma_ins/wr_first_length [9]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_first_length_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Mcount_wr_offset_cy [3:0]),
        .CYINIT(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_offset3 ,\axi4_send_dma_ins/Mcount_wr_offset2 ,\axi4_send_dma_ins/Mcount_wr_offset1 ,\axi4_send_dma_ins/Mcount_wr_offset }),
        .S(\axi4_send_dma_ins/Mcount_wr_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_offset_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_wr_offset_cy [11]),
        .CO({\NLW_axi4_send_dma_ins/Mcount_wr_offset_cy[12]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Mcount_wr_offset_cy [13:12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcount_wr_offset_cy[12]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_offset15 ,\axi4_send_dma_ins/Mcount_wr_offset14 ,\axi4_send_dma_ins/Mcount_wr_offset13 ,\axi4_send_dma_ins/Mcount_wr_offset12 }),
        .S(\axi4_send_dma_ins/Mcount_wr_offset_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_offset_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_wr_offset_cy [3]),
        .CO(\axi4_send_dma_ins/Mcount_wr_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_offset7 ,\axi4_send_dma_ins/Mcount_wr_offset6 ,\axi4_send_dma_ins/Mcount_wr_offset5 ,\axi4_send_dma_ins/Mcount_wr_offset4 }),
        .S(\axi4_send_dma_ins/Mcount_wr_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_offset_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_wr_offset_cy [7]),
        .CO(\axi4_send_dma_ins/Mcount_wr_offset_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_offset11 ,\axi4_send_dma_ins/Mcount_wr_offset10 ,\axi4_send_dma_ins/Mcount_wr_offset9 ,\axi4_send_dma_ins/Mcount_wr_offset8 }),
        .S(\axi4_send_dma_ins/Mcount_wr_offset_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_offset_guard_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Mcount_wr_offset_guard_cy [3:0]),
        .CYINIT(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_offset_guard3 ,\axi4_send_dma_ins/Mcount_wr_offset_guard2 ,\axi4_send_dma_ins/Mcount_wr_offset_guard1 ,\axi4_send_dma_ins/Mcount_wr_offset_guard }),
        .S(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_offset_guard_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_wr_offset_guard_cy [3]),
        .CO(\axi4_send_dma_ins/Mcount_wr_offset_guard_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\axi4_send_dma_ins/Mcount_wr_offset_guard7 ,\axi4_send_dma_ins/Mcount_wr_offset_guard6 ,\axi4_send_dma_ins/Mcount_wr_offset_guard5 ,\axi4_send_dma_ins/Mcount_wr_offset_guard4 }),
        .S(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mcount_wr_offset_guard_cy [7]),
        .CO(\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_O_UNCONNECTED [3:2],\axi4_send_dma_ins/Mcount_wr_offset_guard9 ,\axi4_send_dma_ins/Mcount_wr_offset_guard8 }),
        .S({\NLW_axi4_send_dma_ins/Mcount_wr_offset_guard_cy[8]_CARRY4_S_UNCONNECTED [3:2],\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [9:8]}));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[0] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [2]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [0]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [0]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[1] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [3]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [1]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [1]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[2] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [4]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [2]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [2]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[3] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [5]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [3]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [3]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[4] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [6]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [4]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [4]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[5] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [7]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [5]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [5]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[6] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [8]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [6]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [6]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[7] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [9]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [7]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [7]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[8] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [10]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [8]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [8]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \axi4_send_dma_ins/Mcount_wr_offset_guard_lut[9] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [11]),
        .I2(\wr_arbiter_ins/sendbuf_format ),
        .I3(\wr_arbiter_ins/sendbuf_start_offset [9]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [9]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_guard_lut [9]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[0] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [0]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[10] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [10]),
        .I2(\axi4_send_dma_ins/wr_offset [10]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [10]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[11] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [11]),
        .I2(\axi4_send_dma_ins/wr_offset [11]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [11]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[12] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [12]),
        .I2(\axi4_send_dma_ins/wr_offset [12]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [12]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[13] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [13]),
        .I2(\axi4_send_dma_ins/wr_offset [13]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [13]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[14] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [14]),
        .I2(\axi4_send_dma_ins/wr_offset [14]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [14]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[15] 
       (.I0(\axi4_send_dma_ins/wr_offset [15]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [15]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[1] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [1]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[2] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [2]),
        .I2(\axi4_send_dma_ins/wr_offset [2]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [2]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[3] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [3]),
        .I2(\axi4_send_dma_ins/wr_offset [3]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [3]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[4] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [4]),
        .I2(\axi4_send_dma_ins/wr_offset [4]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [4]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[5] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [5]),
        .I2(\axi4_send_dma_ins/wr_offset [5]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [5]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[6] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [6]),
        .I2(\axi4_send_dma_ins/wr_offset [6]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[7] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [7]),
        .I2(\axi4_send_dma_ins/wr_offset [7]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [7]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[8] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [8]),
        .I2(\axi4_send_dma_ins/wr_offset [8]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/Mcount_wr_offset_lut[9] 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [9]),
        .I2(\axi4_send_dma_ins/wr_offset [9]),
        .O(\axi4_send_dma_ins/Mcount_wr_offset_lut [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6F66606660666F66)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT5 
       (.I0(\axi4_send_dma_ins/wr_first_length [4]),
        .I1(N100),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT52 ),
        .I5(\axi4_send_dma_ins/piping_first_length [4]),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_149_OUT [4]));
  (* PK_HLUTNM = "___XLNM___153___axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT521" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT521 
       (.I0(\axi4_send_dma_ins/piping_first_length [2]),
        .I1(\axi4_send_dma_ins/piping_first_length [0]),
        .I2(\axi4_send_dma_ins/piping_first_length [1]),
        .I3(\axi4_send_dma_ins/piping_first_length [3]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT52 ));
  (* PK_HLUTNM = "___XLNM___152___axi4_send_dma_ins/Mmux__n1111451" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT5_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [2]),
        .I1(\axi4_send_dma_ins/wr_first_length [3]),
        .I2(\axi4_send_dma_ins/wr_first_length [0]),
        .I3(\axi4_send_dma_ins/wr_first_length [1]),
        .O(N100));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFBBF40404004)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT6 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/piping_first_length [5]),
        .I3(\axi4_send_dma_ins/piping_first_length [4]),
        .I4(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT52 ),
        .I5(N102),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_149_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT6_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [5]),
        .I1(\axi4_send_dma_ins/wr_first_length [2]),
        .I2(\axi4_send_dma_ins/wr_first_length [3]),
        .I3(\axi4_send_dma_ins/wr_first_length [4]),
        .I4(\axi4_send_dma_ins/wr_first_length [0]),
        .I5(\axi4_send_dma_ins/wr_first_length [1]),
        .O(N102));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A11 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [0]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A21 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [1]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A31 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [2]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A41 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [3]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A51 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [4]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A61 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [5]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A71 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [6]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A81 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [7]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_A91 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [8]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [8]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [3:0]),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [3:0]),
        .S(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy [3]),
        .CO(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [7:4]),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [7:4]),
        .S(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy [7]),
        .CO(\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_DI_UNCONNECTED [3:1],\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_A [8]}),
        .O({\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_O_UNCONNECTED [3:2],\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [9:8]}),
        .S({\NLW_axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_cy[8]_CARRY4_S_UNCONNECTED [3:2],\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [9:8]}));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[0] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [0]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [0]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [0]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[1] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [1]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [1]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [1]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[2] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [2]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [2]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [2]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[3] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [3]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [3]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [3]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[4] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [4]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [4]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [4]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[5] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [5]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [5]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [5]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[6] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [6]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [6]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[7] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [7]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [7]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [7]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[8] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [8]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [8]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut[9] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [9]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [9]),
        .O(\axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_74_OUT_rs_lut [9]));
  (* PK_HLUTNM = "___XLNM___161___axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT11 
       (.I0(\^axi4_send_dma_ins/sendbuf_rden ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\axi4_send_dma_ins/rden_d [3]),
        .I4(\^wr_arbiter_ins/sendbuf_nodata ),
        .O(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [0]));
  (* PK_HLUTNM = "___XLNM___162___axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT21" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT21 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/rden_d [0]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\axi4_send_dma_ins/rden_d [3]),
        .I4(\^wr_arbiter_ins/sendbuf_nodata ),
        .O(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT31 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/rden_d [1]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\axi4_send_dma_ins/rden_d [3]),
        .I4(\^wr_arbiter_ins/sendbuf_nodata ),
        .O(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT41 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/rden_d [2]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\axi4_send_dma_ins/rden_d [3]),
        .I4(\^wr_arbiter_ins/sendbuf_nodata ),
        .O(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT101 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [3]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT11 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [0]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT111 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [4]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT121 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [5]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT131 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [6]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT141 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [7]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT151 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [8]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [8]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [8]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT161 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [9]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [9]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [9]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT21 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [10]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [10]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [10]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT31 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [11]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [11]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [11]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT41 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [12]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [12]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [12]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT51 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [13]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [13]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [13]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT61 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [14]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [14]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [14]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT71 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [15]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [15]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [15]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT81 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [1]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [1]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \axi4_send_dma_ins/Mmux_GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT91 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [2]),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .O(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [2]));
  (* PK_HLUTNM = "___XLNM___260___axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1251 
       (.I0(\axi4_send_dma_ins/wr_channel [0]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_channel [0]),
        .O(\axi4_send_dma_ins/message_channel[10]_queue_channel[10]_mux_176_OUT [0]));
  (* PK_HLUTNM = "___XLNM___351___axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1271" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1271 
       (.I0(\axi4_send_dma_ins/wr_channel [1]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_channel [1]),
        .O(\axi4_send_dma_ins/message_channel[10]_queue_channel[10]_mux_176_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1281 
       (.I0(\axi4_send_dma_ins/wr_channel [2]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_channel [2]),
        .O(\axi4_send_dma_ins/message_channel[10]_queue_channel[10]_mux_176_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1361 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [0]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [0]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1371 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [1]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [1]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1381 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [2]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [2]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1391 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [3]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [3]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1401 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [4]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [4]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1411 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [5]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [5]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1421 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [6]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [6]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1431 
       (.I0(\axi4_send_dma_ins/wr_report_bufno [7]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/queue_report_bufno [7]),
        .O(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1451 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [0]),
        .I3(\axi4_send_dma_ins/wr_end_offset [0]),
        .I4(\axi4_send_dma_ins/queue_end_offset [0]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1461 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [10]),
        .I3(\axi4_send_dma_ins/wr_end_offset [10]),
        .I4(\axi4_send_dma_ins/queue_end_offset [10]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [10]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1471 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [11]),
        .I3(\axi4_send_dma_ins/wr_end_offset [11]),
        .I4(\axi4_send_dma_ins/queue_end_offset [11]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [11]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1481 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [12]),
        .I3(\axi4_send_dma_ins/wr_end_offset [12]),
        .I4(\axi4_send_dma_ins/queue_end_offset [12]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [12]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1491 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [13]),
        .I3(\axi4_send_dma_ins/wr_end_offset [13]),
        .I4(\axi4_send_dma_ins/queue_end_offset [13]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [13]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1501 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [14]),
        .I3(\axi4_send_dma_ins/wr_end_offset [14]),
        .I4(\axi4_send_dma_ins/queue_end_offset [14]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [14]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1511 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [1]),
        .I3(\axi4_send_dma_ins/wr_end_offset [1]),
        .I4(\axi4_send_dma_ins/queue_end_offset [1]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1521 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [2]),
        .I3(\axi4_send_dma_ins/wr_end_offset [2]),
        .I4(\axi4_send_dma_ins/queue_end_offset [2]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1531 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [3]),
        .I3(\axi4_send_dma_ins/wr_end_offset [3]),
        .I4(\axi4_send_dma_ins/queue_end_offset [3]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1541 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [4]),
        .I3(\axi4_send_dma_ins/wr_end_offset [4]),
        .I4(\axi4_send_dma_ins/queue_end_offset [4]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1551 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [5]),
        .I3(\axi4_send_dma_ins/wr_end_offset [5]),
        .I4(\axi4_send_dma_ins/queue_end_offset [5]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1561 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [6]),
        .I3(\axi4_send_dma_ins/wr_end_offset [6]),
        .I4(\axi4_send_dma_ins/queue_end_offset [6]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1571 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [7]),
        .I3(\axi4_send_dma_ins/wr_end_offset [7]),
        .I4(\axi4_send_dma_ins/queue_end_offset [7]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1581 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [8]),
        .I3(\axi4_send_dma_ins/wr_end_offset [8]),
        .I4(\axi4_send_dma_ins/queue_end_offset [8]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1591 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [9]),
        .I3(\axi4_send_dma_ins/wr_end_offset [9]),
        .I4(\axi4_send_dma_ins/queue_end_offset [9]),
        .O(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFE555455545554)) 
    \axi4_send_dma_ins/Mmux__n087111 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_channel [0]),
        .I2(\wr_arbiter_ins/sendbuf_channel [1]),
        .I3(\wr_arbiter_ins/sendbuf_channel [2]),
        .I4(\^axi4_send_dma_ins/wr_flushanyhow ),
        .I5(\^axi4_send_dma_ins/wr_do_message ),
        .O(\axi4_send_dma_ins/_n0871 ));
  (* PK_HLUTNM = "___XLNM___505___axi4_send_dma_ins/Mmux__n0954101" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n0954101 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [9]),
        .O(\axi4_send_dma_ins/_n0954 [9]));
  (* PK_HLUTNM = "___XLNM___501___axi4_send_dma_ins/Mmux__n095421" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095411 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [0]),
        .O(\axi4_send_dma_ins/_n0954 [0]));
  (* PK_HLUTNM = "___XLNM___501___axi4_send_dma_ins/Mmux__n095421" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095421 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [1]),
        .O(\axi4_send_dma_ins/_n0954 [1]));
  (* PK_HLUTNM = "___XLNM___502___axi4_send_dma_ins/Mmux__n095441" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095431 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [2]),
        .O(\axi4_send_dma_ins/_n0954 [2]));
  (* PK_HLUTNM = "___XLNM___502___axi4_send_dma_ins/Mmux__n095441" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095441 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [3]),
        .O(\axi4_send_dma_ins/_n0954 [3]));
  (* PK_HLUTNM = "___XLNM___503___axi4_send_dma_ins/Mmux__n095461" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095451 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [4]),
        .O(\axi4_send_dma_ins/_n0954 [4]));
  (* PK_HLUTNM = "___XLNM___503___axi4_send_dma_ins/Mmux__n095461" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095461 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [5]),
        .O(\axi4_send_dma_ins/_n0954 [5]));
  (* PK_HLUTNM = "___XLNM___504___axi4_send_dma_ins/Mmux__n095481" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095471 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [6]),
        .O(\axi4_send_dma_ins/_n0954 [6]));
  (* PK_HLUTNM = "___XLNM___504___axi4_send_dma_ins/Mmux__n095481" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095481 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [7]),
        .O(\axi4_send_dma_ins/_n0954 [7]));
  (* PK_HLUTNM = "___XLNM___505___axi4_send_dma_ins/Mmux__n0954101" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/Mmux__n095491 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_74_OUT [8]),
        .O(\axi4_send_dma_ins/_n0954 [8]));
  (* PK_HLUTNM = "___XLNM___147___axi4_send_dma_ins/Mmux__n0962101" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hD5888088)) 
    \axi4_send_dma_ins/Mmux__n0962101 
       (.I0(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [8]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/Mmux__n096291 ),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [7]),
        .I4(\axi4_send_dma_ins/Mmux__n096292 ),
        .O(\axi4_send_dma_ins/_n0962 [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hD588888880888888)) 
    \axi4_send_dma_ins/Mmux__n0962111 
       (.I0(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [9]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/Mmux__n096291 ),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [8]),
        .I4(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [7]),
        .I5(\axi4_send_dma_ins/Mmux__n096292 ),
        .O(\axi4_send_dma_ins/_n0962 [9]));
  (* PK_HLUTNM = "___XLNM___507___axi4_send_dma_ins/Mmux__n096212" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi4_send_dma_ins/Mmux__n096212 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [0]),
        .O(\axi4_send_dma_ins/_n0962 [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axi4_send_dma_ins/Mmux__n096221 
       (.I0(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [8]),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [9]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [7]),
        .I3(\axi4_send_dma_ins/Mmux__n096292 ),
        .O(\axi4_send_dma_ins/_n0962 [10]));
  (* PK_HLUTNM = "___XLNM___331___axi4_send_dma_ins/Mmux__n0962511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h28)) 
    \axi4_send_dma_ins/Mmux__n096231 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [0]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [1]),
        .O(\axi4_send_dma_ins/_n0962 [1]));
  (* PK_HLUTNM = "___XLNM___148___axi4_send_dma_ins/Mmux__n096241" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \axi4_send_dma_ins/Mmux__n096241 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [2]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [0]),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [1]),
        .O(\axi4_send_dma_ins/_n0962 [2]));
  (* PK_HLUTNM = "___XLNM___148___axi4_send_dma_ins/Mmux__n096241" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \axi4_send_dma_ins/Mmux__n096251 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [3]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [0]),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [1]),
        .I4(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [2]),
        .O(\axi4_send_dma_ins/_n0962 [3]));
  (* PK_HLUTNM = "___XLNM___331___axi4_send_dma_ins/Mmux__n0962511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axi4_send_dma_ins/Mmux__n0962511 
       (.I0(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [0]),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [1]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [2]),
        .O(\^axi4_send_dma_ins/Mmux__n096251 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \axi4_send_dma_ins/Mmux__n096261 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [4]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [3]),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [0]),
        .I4(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [1]),
        .I5(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [2]),
        .O(\axi4_send_dma_ins/_n0962 [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h88882888)) 
    \axi4_send_dma_ins/Mmux__n096271 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [5]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [4]),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [3]),
        .I4(\^axi4_send_dma_ins/Mmux__n096251 ),
        .O(\axi4_send_dma_ins/_n0962 [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8888888828888888)) 
    \axi4_send_dma_ins/Mmux__n096281 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [6]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [5]),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [3]),
        .I4(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [4]),
        .I5(\^axi4_send_dma_ins/Mmux__n096251 ),
        .O(\axi4_send_dma_ins/_n0962 [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \axi4_send_dma_ins/Mmux__n0962911 
       (.I0(\^axi4_send_dma_ins/Mmux__n096251 ),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [6]),
        .I2(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [3]),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [4]),
        .I4(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [5]),
        .O(\axi4_send_dma_ins/Mmux__n096291 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \axi4_send_dma_ins/Mmux__n0962921 
       (.I0(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [5]),
        .I1(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [6]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [3]),
        .I4(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [4]),
        .I5(\^axi4_send_dma_ins/Mmux__n096251 ),
        .O(\axi4_send_dma_ins/Mmux__n096292 ));
  (* PK_HLUTNM = "___XLNM___147___axi4_send_dma_ins/Mmux__n0962101" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD580)) 
    \axi4_send_dma_ins/Mmux__n096293 
       (.I0(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [7]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/Mmux__n096291 ),
        .I3(\axi4_send_dma_ins/Mmux__n096292 ),
        .O(\axi4_send_dma_ins/_n0962 [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B101 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [18]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [18]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [18]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [18]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1011 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [18]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [18]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [18]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B101 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBFABBEAABEAABEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B110 
       (.I0(N396),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/send_next_length [0]),
        .I4(\axi4_send_dma_ins/queue_first_length [0]),
        .I5(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/_n1121 [0]));
  (* PK_HLUTNM = "___XLNM___150___axi4_send_dma_ins/Mmux__n1101_B110_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \axi4_send_dma_ins/Mmux__n1101_B110_SW1 
       (.I0(\axi4_send_dma_ins/Mmux__n111141 ),
        .I1(\axi4_send_dma_ins/wr_first_length [0]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [0]),
        .O(N396));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B111 
       (.I0(N112),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [10]),
        .I4(\axi4_send_dma_ins/queue_first_length [10]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1110 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [19]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [19]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [19]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [19]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B11101 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [19]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [19]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [19]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B1110 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B111_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [10]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [10]),
        .O(N112));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B112 
       (.I0(N114),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [1]),
        .I4(\axi4_send_dma_ins/queue_first_length [1]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B112_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [1]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [1]),
        .O(N114));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B113 
       (.I0(N116),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [2]),
        .I4(\axi4_send_dma_ins/queue_first_length [2]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B113_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [2]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [2]),
        .O(N116));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B114 
       (.I0(N118),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [3]),
        .I4(\axi4_send_dma_ins/queue_first_length [3]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B114_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [3]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [3]),
        .O(N118));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B115 
       (.I0(N120),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [4]),
        .I4(\axi4_send_dma_ins/queue_first_length [4]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B115_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [4]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [4]),
        .O(N120));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B116 
       (.I0(N122),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [5]),
        .I4(\axi4_send_dma_ins/queue_first_length [5]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B116_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [5]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [5]),
        .O(N122));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B117 
       (.I0(N124),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [6]),
        .I4(\axi4_send_dma_ins/queue_first_length [6]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B117_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [6]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [6]),
        .O(N124));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B118 
       (.I0(N126),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [7]),
        .I4(\axi4_send_dma_ins/queue_first_length [7]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B118_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [7]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [7]),
        .O(N126));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B119 
       (.I0(N128),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [8]),
        .I4(\axi4_send_dma_ins/queue_first_length [8]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [8]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B119_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [8]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [8]),
        .O(N128));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B120 
       (.I0(N130),
        .I1(\axi4_send_dma_ins/Mmux__n111141 ),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_next_length [9]),
        .I4(\axi4_send_dma_ins/queue_first_length [9]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1121 [9]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n1101_B120_SW0 
       (.I0(\axi4_send_dma_ins/wr_first_length [9]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [9]),
        .O(N130));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B121 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [0]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [0]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [0]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1211 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [0]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [0]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [0]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B122 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [1]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [1]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [1]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1221 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [1]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [1]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [1]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B131 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [20]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [20]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [20]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [20]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1311 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [20]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [20]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [20]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B131 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B141 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [21]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [21]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [21]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [21]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1411 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [21]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [21]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [21]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B141 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B151 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [22]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [22]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [22]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [22]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1511 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [22]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [22]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [22]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B151 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B161 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [23]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [23]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [23]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [23]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1611 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [23]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [23]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [23]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B161 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B171 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [24]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [24]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [24]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [24]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1711 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [24]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [24]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [24]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B171 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B181 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [25]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [25]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [25]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [25]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1811 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [25]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [25]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [25]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B181 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B191 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [26]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [26]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [26]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [26]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B1911 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [26]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [26]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [26]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B191 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B201 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [27]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [27]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [27]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [27]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B2011 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [27]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [27]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [27]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B201 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B210 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [10]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [10]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [10]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [10]));
  (* PK_HLUTNM = "___XLNM___238___axi4_send_dma_ins/Mmux__n1101_B291_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B210_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [10]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N302));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B211 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [28]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [28]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [28]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [28]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B2111 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [28]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [28]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [28]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B211 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B221 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [29]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [29]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [29]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [29]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B2211 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [29]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [29]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [29]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B221 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B231 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [2]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [2]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [2]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [2]));
  (* PK_HLUTNM = "___XLNM___241___axi4_send_dma_ins/Mmux__n1101_B231_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B231_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [2]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N286));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B241 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [30]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [30]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [30]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [30]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B2411 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [30]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [30]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [30]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B241 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n1101_B251 
       (.I0(\axi4_send_dma_ins/Mmux__n111141 ),
        .I1(\axi4_send_dma_ins/wr_bufaddr [31]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [31]),
        .I4(\axi4_send_dma_ins/queue_bufaddr [31]),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [31]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B261 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [3]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [3]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [3]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [3]));
  (* PK_HLUTNM = "___XLNM___241___axi4_send_dma_ins/Mmux__n1101_B231_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B261_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [3]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N288));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B271 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [4]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [4]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [4]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [4]));
  (* PK_HLUTNM = "___XLNM___240___axi4_send_dma_ins/Mmux__n1101_B271_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B271_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [4]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N290));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B281 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [5]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [5]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [5]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [5]));
  (* PK_HLUTNM = "___XLNM___240___axi4_send_dma_ins/Mmux__n1101_B271_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B281_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [5]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N292));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B291 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [6]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [6]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [6]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [6]));
  (* PK_HLUTNM = "___XLNM___238___axi4_send_dma_ins/Mmux__n1101_B291_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B291_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [6]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N294));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B301 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [7]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [7]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [7]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [7]));
  (* PK_HLUTNM = "___XLNM___239___axi4_send_dma_ins/Mmux__n1101_B301_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B301_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [7]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N296));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B311 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [8]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [8]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [8]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [8]));
  (* PK_HLUTNM = "___XLNM___239___axi4_send_dma_ins/Mmux__n1101_B301_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B311_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [8]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N298));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B321 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [9]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [9]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [9]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [9]));
  (* PK_HLUTNM = "___XLNM___237___axi4_send_dma_ins/Mmux__n1101_B321_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B321_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [9]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N300));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B33 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [11]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [11]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [11]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [11]));
  (* PK_HLUTNM = "___XLNM___237___axi4_send_dma_ins/Mmux__n1101_B321_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B33_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [11]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N304));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B341 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [8]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [8]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [8]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B351 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [9]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [9]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [9]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B361 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [10]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [10]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [10]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [12]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B41 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [12]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [12]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [12]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [12]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/Mmux__n1101_B41_SW0 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [12]),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N306));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFA0ECA0ECA0EC)) 
    \axi4_send_dma_ins/Mmux__n1101_B51 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [13]),
        .I1(\axi4_send_dma_ins/queue_bufaddr [13]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [13]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [13]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7F6F6E6F6E6F7F6F)) 
    \axi4_send_dma_ins/Mmux__n1101_B51_SW0 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_bufaddr [13]),
        .I5(\axi4_send_dma_ins/queue_start_DWoffset [11]),
        .O(N308));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h99891000)) 
    \axi4_send_dma_ins/Mmux__n1101_B51_SW1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/queue_start_DWoffset [11]),
        .I4(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .O(N309));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF7F6E6F6E6F6F7F6)) 
    \axi4_send_dma_ins/Mmux__n1101_B51_SW2 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_start_DWoffset [11]),
        .I5(\axi4_send_dma_ins/queue_bufaddr [13]),
        .O(N310));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B551 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [0]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [0]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [0]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B581 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [1]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [1]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [1]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B591 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [2]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [2]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [2]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B601 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [3]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [3]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [3]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B611 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [4]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [4]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [4]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B621 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [5]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [5]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [5]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B631 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [6]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [6]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [6]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFCF0FEFACC00EEAA)) 
    \axi4_send_dma_ins/Mmux__n1101_B641 
       (.I0(\axi4_send_dma_ins/queue_start_DWoffset [7]),
        .I1(\axi4_send_dma_ins/M_AXI_DWs_last_write [7]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [7]),
        .I3(\axi4_send_dma_ins/send_state ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_B [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFA0ECA0ECA0EC)) 
    \axi4_send_dma_ins/Mmux__n1101_B65 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [14]),
        .I1(\axi4_send_dma_ins/queue_bufaddr [14]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [14]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7F6F6E6F6E6F7F6F)) 
    \axi4_send_dma_ins/Mmux__n1101_B65_SW0 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_bufaddr [14]),
        .I5(\axi4_send_dma_ins/queue_start_DWoffset [12]),
        .O(N312));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h99891000)) 
    \axi4_send_dma_ins/Mmux__n1101_B65_SW1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/queue_start_DWoffset [12]),
        .I4(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .O(N313));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF7F6E6F6E6F6F7F6)) 
    \axi4_send_dma_ins/Mmux__n1101_B65_SW2 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_start_DWoffset [12]),
        .I5(\axi4_send_dma_ins/queue_bufaddr [14]),
        .O(N314));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFA0ECA0ECA0EC)) 
    \axi4_send_dma_ins/Mmux__n1101_B71 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [15]),
        .I1(\axi4_send_dma_ins/queue_bufaddr [15]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [15]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [15]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7F6F6E6F6E6F7F6F)) 
    \axi4_send_dma_ins/Mmux__n1101_B71_SW0 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_bufaddr [15]),
        .I5(\axi4_send_dma_ins/queue_start_DWoffset [13]),
        .O(N316));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h99891000)) 
    \axi4_send_dma_ins/Mmux__n1101_B71_SW1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/queue_start_DWoffset [13]),
        .I4(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .O(N317));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF7F6E6F6E6F6F7F6)) 
    \axi4_send_dma_ins/Mmux__n1101_B71_SW2 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_start_DWoffset [13]),
        .I5(\axi4_send_dma_ins/queue_bufaddr [15]),
        .O(N318));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFA0ECA0ECA0EC)) 
    \axi4_send_dma_ins/Mmux__n1101_B81 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [16]),
        .I1(\axi4_send_dma_ins/queue_bufaddr [16]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [16]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_A [16]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7F6F6E6F6E6F7F6F)) 
    \axi4_send_dma_ins/Mmux__n1101_B81_SW0 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_bufaddr [16]),
        .I5(\axi4_send_dma_ins/queue_start_DWoffset [14]),
        .O(N320));
  (* PK_HLUTNM = "___XLNM___332___axi4_send_dma_ins/send_state_send_state[0]1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h99891000)) 
    \axi4_send_dma_ins/Mmux__n1101_B81_SW1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/queue_start_DWoffset [14]),
        .I4(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .O(N321));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF7F6E6F6E6F6F7F6)) 
    \axi4_send_dma_ins/Mmux__n1101_B81_SW2 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/queue_start_DWoffset [14]),
        .I5(\axi4_send_dma_ins/queue_bufaddr [16]),
        .O(N322));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B91 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [17]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [17]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [17]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [17]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFC0EAC0EAC0EA)) 
    \axi4_send_dma_ins/Mmux__n1101_B911 
       (.I0(\axi4_send_dma_ins/queue_bufaddr [17]),
        .I1(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [17]),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111141 ),
        .I5(\axi4_send_dma_ins/wr_bufaddr [17]),
        .O(\^axi4_send_dma_ins/Mmux__n1101_B91 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Mmux__n1101_rs_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\axi4_send_dma_ins/Mmux__n1101_rs_A [3:2],\axi4_send_dma_ins/Mmux__n1101_rs_lut [1:0]}),
        .O(\axi4_send_dma_ins/_n1101 [3:0]),
        .S({\axi4_send_dma_ins/Mmux__n1101_rs_lut [3:2],\^axi4_send_dma_ins/Mmux__n1101_B122 ,\^axi4_send_dma_ins/Mmux__n1101_B121 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux__n1101_rs_cy [11]),
        .CO(\axi4_send_dma_ins/Mmux__n1101_rs_cy [15:12]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/Mmux__n1101_rs_A [15:12]),
        .O(\axi4_send_dma_ins/_n1101 [15:12]),
        .S(\axi4_send_dma_ins/Mmux__n1101_rs_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[16]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux__n1101_rs_cy [15]),
        .CO(\axi4_send_dma_ins/Mmux__n1101_rs_cy [19:16]),
        .CYINIT(1'b0),
        .DI({\axi4_send_dma_ins/Mmux__n1101_rs_lut [19:17],\axi4_send_dma_ins/Mmux__n1101_rs_A [16]}),
        .O(\axi4_send_dma_ins/_n1101 [19:16]),
        .S({\^axi4_send_dma_ins/Mmux__n1101_B1110 ,\^axi4_send_dma_ins/Mmux__n1101_B101 ,\^axi4_send_dma_ins/Mmux__n1101_B91 ,\axi4_send_dma_ins/Mmux__n1101_rs_lut [16]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[20]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux__n1101_rs_cy [19]),
        .CO(\axi4_send_dma_ins/Mmux__n1101_rs_cy [23:20]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/Mmux__n1101_rs_lut [23:20]),
        .O(\axi4_send_dma_ins/_n1101 [23:20]),
        .S({\^axi4_send_dma_ins/Mmux__n1101_B161 ,\^axi4_send_dma_ins/Mmux__n1101_B151 ,\^axi4_send_dma_ins/Mmux__n1101_B141 ,\^axi4_send_dma_ins/Mmux__n1101_B131 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[24]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux__n1101_rs_cy [23]),
        .CO(\axi4_send_dma_ins/Mmux__n1101_rs_cy [27:24]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/Mmux__n1101_rs_lut [27:24]),
        .O(\axi4_send_dma_ins/_n1101 [27:24]),
        .S({\^axi4_send_dma_ins/Mmux__n1101_B201 ,\^axi4_send_dma_ins/Mmux__n1101_B191 ,\^axi4_send_dma_ins/Mmux__n1101_B181 ,\^axi4_send_dma_ins/Mmux__n1101_B171 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[28]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux__n1101_rs_cy [27]),
        .CO({\NLW_axi4_send_dma_ins/Mmux__n1101_rs_cy[28]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Mmux__n1101_rs_cy [29:28]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Mmux__n1101_rs_cy[28]_CARRY4_DI_UNCONNECTED [3],\axi4_send_dma_ins/Mmux__n1101_rs_lut [30:28]}),
        .O(\axi4_send_dma_ins/_n1101 [31:28]),
        .S({\axi4_send_dma_ins/Mmux__n1101_rs_lut [31],\^axi4_send_dma_ins/Mmux__n1101_B241 ,\^axi4_send_dma_ins/Mmux__n1101_B221 ,\^axi4_send_dma_ins/Mmux__n1101_B211 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux__n1101_rs_cy [3]),
        .CO(\axi4_send_dma_ins/Mmux__n1101_rs_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/Mmux__n1101_rs_A [7:4]),
        .O(\axi4_send_dma_ins/_n1101 [7:4]),
        .S(\axi4_send_dma_ins/Mmux__n1101_rs_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Mmux__n1101_rs_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Mmux__n1101_rs_cy [7]),
        .CO(\axi4_send_dma_ins/Mmux__n1101_rs_cy [11:8]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/Mmux__n1101_rs_A [11:8]),
        .O(\axi4_send_dma_ins/_n1101 [11:8]),
        .S(\axi4_send_dma_ins/Mmux__n1101_rs_lut [11:8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[10] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [10]),
        .I1(N302),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [10]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [10]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[11] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [11]),
        .I1(N304),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [11]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [11]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[12] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [12]),
        .I1(N306),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [12]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [12]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [12]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h08087F7F087F087F)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[13] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [13]),
        .I1(\axi4_send_dma_ins/send_state ),
        .I2(N309),
        .I3(N308),
        .I4(N310),
        .I5(\axi4_send_dma_ins/wr_bufaddr [13]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [13]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h08087F7F087F087F)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[14] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [14]),
        .I1(\axi4_send_dma_ins/send_state ),
        .I2(N313),
        .I3(N312),
        .I4(N314),
        .I5(\axi4_send_dma_ins/wr_bufaddr [14]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h08087F7F087F087F)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[15] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [15]),
        .I1(\axi4_send_dma_ins/send_state ),
        .I2(N317),
        .I3(N316),
        .I4(N318),
        .I5(\axi4_send_dma_ins/wr_bufaddr [15]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [15]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h08087F7F087F087F)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[16] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [16]),
        .I1(\axi4_send_dma_ins/send_state ),
        .I2(N321),
        .I3(N320),
        .I4(N322),
        .I5(\axi4_send_dma_ins/wr_bufaddr [16]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [16]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[2] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [2]),
        .I1(N286),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [2]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [2]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[3] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [3]),
        .I1(N288),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [3]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [3]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[4] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [4]),
        .I1(N290),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [4]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [4]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[5] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [5]),
        .I1(N292),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [5]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [5]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[6] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [6]),
        .I1(N294),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [6]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [6]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[7] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [7]),
        .I1(N296),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [7]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [7]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[8] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [8]),
        .I1(N298),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [8]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [8]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0013FFEC1313ECEC)) 
    \axi4_send_dma_ins/Mmux__n1101_rs_lut[9] 
       (.I0(\axi4_send_dma_ins/M_AXI_AWADDR_last_write [9]),
        .I1(N300),
        .I2(\axi4_send_dma_ins/send_state ),
        .I3(\axi4_send_dma_ins/Mmux__n111141 ),
        .I4(\axi4_send_dma_ins/Mmux__n1101_rs_B [9]),
        .I5(\axi4_send_dma_ins/wr_bufaddr [9]),
        .O(\axi4_send_dma_ins/Mmux__n1101_rs_lut [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h001089996676EFFF)) 
    \axi4_send_dma_ins/Mmux__n11111 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/queue_first_length [0]),
        .I4(N406),
        .I5(\axi4_send_dma_ins/send_next_length [0]),
        .O(\axi4_send_dma_ins/_n1111 [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBFABBEAABEAABEAA)) 
    \axi4_send_dma_ins/Mmux__n111110 
       (.I0(N156),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/Mmux__n1111101 ),
        .I4(\axi4_send_dma_ins/Mmux__n1111103 ),
        .I5(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/_n1111 [9]));
  (* PK_HLUTNM = "___XLNM___159___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[8]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axi4_send_dma_ins/Mmux__n11111011 
       (.I0(\axi4_send_dma_ins/send_next_length [9]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/send_next_length [6]),
        .I3(\axi4_send_dma_ins/send_next_length [7]),
        .I4(\axi4_send_dma_ins/send_next_length [8]),
        .O(\axi4_send_dma_ins/Mmux__n1111101 ));
  (* PK_HLUTNM = "___XLNM___146___axi4_send_dma_ins/Mmux__n1111911" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axi4_send_dma_ins/Mmux__n11111021 
       (.I0(\axi4_send_dma_ins/piping_first_length [9]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/piping_first_length [6]),
        .I3(\axi4_send_dma_ins/piping_first_length [7]),
        .I4(\axi4_send_dma_ins/piping_first_length [8]),
        .O(\axi4_send_dma_ins/Mmux__n1111102 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axi4_send_dma_ins/Mmux__n11111031 
       (.I0(\axi4_send_dma_ins/queue_first_length [9]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ),
        .I2(\axi4_send_dma_ins/queue_first_length [5]),
        .I3(\axi4_send_dma_ins/queue_first_length [6]),
        .I4(\axi4_send_dma_ins/queue_first_length [7]),
        .I5(\axi4_send_dma_ins/queue_first_length [8]),
        .O(\axi4_send_dma_ins/Mmux__n1111103 ));
  (* PK_HLUTNM = "___XLNM___145___axi4_send_dma_ins/Mmux__n1111931" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axi4_send_dma_ins/Mmux__n11111041 
       (.I0(\axi4_send_dma_ins/wr_first_length [9]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/wr_first_length [6]),
        .I3(\axi4_send_dma_ins/wr_first_length [7]),
        .I4(\axi4_send_dma_ins/wr_first_length [8]),
        .O(\axi4_send_dma_ins/Mmux__n1111104 ));
  (* PK_HLUTNM = "___XLNM___352___axi4_send_dma_ins/_n07701" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \axi4_send_dma_ins/Mmux__n111110_SW0 
       (.I0(\axi4_send_dma_ins/Mmux__n111141 ),
        .I1(\axi4_send_dma_ins/Mmux__n1111104 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/Mmux__n1111102 ),
        .O(N156));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2220202002000000)) 
    \axi4_send_dma_ins/Mmux__n11111101 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\axi4_send_dma_ins/Mmux__n111191 ),
        .I5(\axi4_send_dma_ins/Mmux__n111193 ),
        .O(\axi4_send_dma_ins/Mmux__n1111110 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF01010111)) 
    \axi4_send_dma_ins/Mmux__n111111011 
       (.I0(\^axi4_send_dma_ins/queue_valid ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I5(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\^axi4_send_dma_ins/Mmux__n11111101 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555544411111000)) 
    \axi4_send_dma_ins/Mmux__n11111102 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/Mmux__n111192 ),
        .I4(\axi4_send_dma_ins/Mmux__n1111110 ),
        .I5(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [8]),
        .O(\^axi4_send_dma_ins/Mmux__n11111102 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF8A828880)) 
    \axi4_send_dma_ins/Mmux__n11111103 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [8]),
        .I2(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_132_OUT[9:0]_cy ),
        .I3(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .I5(\^axi4_send_dma_ins/Mmux__n11111102 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h888A888288888880)) 
    \axi4_send_dma_ins/Mmux__n11111111 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [9]),
        .I2(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_132_OUT[9:0]_cy ),
        .I3(\axi4_send_dma_ins/burst_left [8]),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ),
        .I5(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .O(\axi4_send_dma_ins/Mmux__n1111111 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \axi4_send_dma_ins/Mmux__n11111112 
       (.I0(\^axi4_send_dma_ins/Mmux__n1111122 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/Mmux__n1111102 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\axi4_send_dma_ins/Mmux__n1111104 ),
        .O(\^axi4_send_dma_ins/Mmux__n11111111 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5551554055405540)) 
    \axi4_send_dma_ins/Mmux__n11111113 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/Mmux__n1111101 ),
        .I3(\^axi4_send_dma_ins/Mmux__n11111111 ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .I5(\axi4_send_dma_ins/Mmux__n1111103 ),
        .O(\^axi4_send_dma_ins/Mmux__n11111112 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi4_send_dma_ins/Mmux__n11111114 
       (.I0(\axi4_send_dma_ins/Mmux__n1111111 ),
        .I1(\^axi4_send_dma_ins/Mmux__n11111112 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [9]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    \axi4_send_dma_ins/Mmux__n11111121 
       (.I0(\^axi4_send_dma_ins/do_stream ),
        .I1(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .I2(\^axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o1 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/send_state_FSM_FFd1-In1 ),
        .O(\axi4_send_dma_ins/send_state[1]_do_stream_Mux_206_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    \axi4_send_dma_ins/Mmux__n1111113 
       (.I0(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I1(\^axi4_acp_tx_bridge_ins/active ),
        .I2(\^axi4_acp_tx_bridge_ins/ready ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/send_state_FSM_FFd1-In1 ),
        .O(\axi4_send_dma_ins/send_state[1]_M_AXI_AWVALID_Mux_204_o ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h10BA)) 
    \axi4_send_dma_ins/Mmux__n1111121 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\axi4_send_dma_ins/piping_first_length [0]),
        .I2(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I3(\axi4_send_dma_ins/wr_first_length [0]),
        .O(\axi4_send_dma_ins/Mmux__n111112 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000100044445444)) 
    \axi4_send_dma_ins/Mmux__n1111122 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/Mmux__n111112 ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .I5(\axi4_send_dma_ins/send_next_length [0]),
        .O(\^axi4_send_dma_ins/Mmux__n1111123 ));
  (* PK_HLUTNM = "___XLNM___262___axi4_send_dma_ins/Mmux__n11111221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \axi4_send_dma_ins/Mmux__n11111221 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .O(\^axi4_send_dma_ins/Mmux__n1111122 ));
  (* PK_HLUTNM = "___XLNM___255___axi4_send_dma_ins/Mmux__n1111123" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h99A9AAAA)) 
    \axi4_send_dma_ins/Mmux__n1111123 
       (.I0(\axi4_send_dma_ins/burst_left [0]),
        .I1(\^axi4_send_dma_ins/send_hold ),
        .I2(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I4(\^axi4_send_dma_ins/do_stream ),
        .O(\^axi4_send_dma_ins/Mmux__n1111124 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF888F)) 
    \axi4_send_dma_ins/Mmux__n1111124 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\^axi4_send_dma_ins/Mmux__n1111124 ),
        .I2(\axi4_send_dma_ins/queue_first_length [0]),
        .I3(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I4(\^axi4_send_dma_ins/Mmux__n1111123 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8A828880)) 
    \axi4_send_dma_ins/Mmux__n1111131 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [1]),
        .I2(\axi4_send_dma_ins/burst_left [0]),
        .I3(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .O(\axi4_send_dma_ins/Mmux__n111113 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hD78282828282D782)) 
    \axi4_send_dma_ins/Mmux__n1111132 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [0]),
        .I2(\axi4_send_dma_ins/wr_first_length [1]),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\axi4_send_dma_ins/piping_first_length [0]),
        .I5(\axi4_send_dma_ins/piping_first_length [1]),
        .O(\^axi4_send_dma_ins/Mmux__n1111131 ));
  (* PK_HLUTNM = "___XLNM___329___axi4_send_dma_ins/Mmux__n111113211" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Mmux__n111113211 
       (.I0(\axi4_send_dma_ins/piping_first_length [0]),
        .I1(\axi4_send_dma_ins/piping_first_length [1]),
        .O(\axi4_send_dma_ins/Mmux__n11111321 ));
  (* PK_HLUTNM = "___XLNM___330___axi4_send_dma_ins/Mmux__n111113221" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Mmux__n111113221 
       (.I0(\axi4_send_dma_ins/queue_first_length [0]),
        .I1(\axi4_send_dma_ins/queue_first_length [1]),
        .O(\axi4_send_dma_ins/Mmux__n11111322 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEAEAEA45404040)) 
    \axi4_send_dma_ins/Mmux__n1111133 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\axi4_send_dma_ins/Mmux__n11111322 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/Mmux__n1111131 ),
        .I4(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I5(\^axi4_send_dma_ins/Mmux__n111121 ),
        .O(\^axi4_send_dma_ins/Mmux__n1111132 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \axi4_send_dma_ins/Mmux__n1111134 
       (.I0(\^axi4_send_dma_ins/Mmux__n1111132 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/Mmux__n111113 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h888A888288888880)) 
    \axi4_send_dma_ins/Mmux__n1111141 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [2]),
        .I2(\axi4_send_dma_ins/burst_left [1]),
        .I3(\axi4_send_dma_ins/burst_left [0]),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ),
        .I5(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .O(\axi4_send_dma_ins/Mmux__n111114 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \axi4_send_dma_ins/Mmux__n1111142 
       (.I0(\^axi4_send_dma_ins/Mmux__n1111122 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/Mmux__n111131 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\axi4_send_dma_ins/Mmux__n111133 ),
        .O(\^axi4_send_dma_ins/Mmux__n1111141 ));
  (* PK_HLUTNM = "___XLNM___242___axi4_send_dma_ins/Mmux__n1111441" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \axi4_send_dma_ins/Mmux__n1111143 
       (.I0(\^axi4_send_dma_ins/queue_valid ),
        .I1(\axi4_send_dma_ins/queue_first_length [2]),
        .I2(\axi4_send_dma_ins/queue_first_length [0]),
        .I3(\axi4_send_dma_ins/queue_first_length [1]),
        .O(\^axi4_send_dma_ins/Mmux__n1111142 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55455540)) 
    \axi4_send_dma_ins/Mmux__n1111144 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/Mmux__n111134 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/Mmux__n1111141 ),
        .I4(\^axi4_send_dma_ins/Mmux__n1111142 ),
        .I5(\axi4_send_dma_ins/Mmux__n111114 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2220202002000000)) 
    \axi4_send_dma_ins/Mmux__n1111151 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\axi4_send_dma_ins/Mmux__n111143 ),
        .I5(\axi4_send_dma_ins/Mmux__n111145 ),
        .O(\axi4_send_dma_ins/Mmux__n111115 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555544411111000)) 
    \axi4_send_dma_ins/Mmux__n1111152 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/Mmux__n111144 ),
        .I4(\axi4_send_dma_ins/Mmux__n111115 ),
        .I5(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [3]),
        .O(\^axi4_send_dma_ins/Mmux__n1111151 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF8A828880)) 
    \axi4_send_dma_ins/Mmux__n1111153 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [3]),
        .I2(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31 ),
        .I3(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .I5(\^axi4_send_dma_ins/Mmux__n1111151 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [3]));
  (* PK_HLUTNM = "___XLNM___261___axi4_send_dma_ins/send_state_FSM_FFd2-In1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axi4_send_dma_ins/Mmux__n1111161 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/Mmux__n111116 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4454444400100000)) 
    \axi4_send_dma_ins/Mmux__n1111162 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_149_OUT [4]),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\axi4_send_dma_ins/Mmux__n111116 ),
        .I5(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [4]),
        .O(\^axi4_send_dma_ins/Mmux__n1111161 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \axi4_send_dma_ins/Mmux__n1111163 
       (.I0(\axi4_send_dma_ins/burst_left [4]),
        .I1(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ),
        .I2(\axi4_send_dma_ins/burst_left [0]),
        .I3(\axi4_send_dma_ins/burst_left [1]),
        .I4(\axi4_send_dma_ins/burst_left [2]),
        .I5(\axi4_send_dma_ins/burst_left [3]),
        .O(\^axi4_send_dma_ins/Mmux__n1111162 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFA8A8FFA8)) 
    \axi4_send_dma_ins/Mmux__n1111164 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT52 ),
        .I2(\^axi4_send_dma_ins/Mmux__n1111162 ),
        .I3(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_142_OUT ),
        .I4(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I5(\^axi4_send_dma_ins/Mmux__n1111161 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [4]));
  (* XSTLIB *) 
  MUXF7 \axi4_send_dma_ins/Mmux__n1111172 
       (.I0(N416),
        .I1(N417),
        .O(\axi4_send_dma_ins/Mmux__n1111171 ),
        .S(\^axi4_send_dma_ins/send_state_FSM_FFd1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h20202000)) 
    \axi4_send_dma_ins/Mmux__n1111172_F 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_149_OUT [5]),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .O(N416));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111172_G 
       (.I0(\axi4_send_dma_ins/send_next_length [5]),
        .I1(\axi4_send_dma_ins/send_next_length [0]),
        .I2(\axi4_send_dma_ins/send_next_length [1]),
        .I3(\axi4_send_dma_ins/send_next_length [2]),
        .I4(\axi4_send_dma_ins/send_next_length [3]),
        .I5(\axi4_send_dma_ins/send_next_length [4]),
        .O(N417));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \axi4_send_dma_ins/Mmux__n1111173 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [5]),
        .I2(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT52 ),
        .I3(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT62 ),
        .O(\^axi4_send_dma_ins/Mmux__n1111172 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFF41FF41FFFFFF41)) 
    \axi4_send_dma_ins/Mmux__n1111174 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/queue_first_length [5]),
        .I2(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ),
        .I3(\^axi4_send_dma_ins/Mmux__n1111172 ),
        .I4(\axi4_send_dma_ins/Mmux__n1111171 ),
        .I5(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0200020002000002)) 
    \axi4_send_dma_ins/Mmux__n1111181 
       (.I0(\^axi4_send_dma_ins/queue_valid ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/queue_first_length [6]),
        .I4(\axi4_send_dma_ins/queue_first_length [5]),
        .I5(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ),
        .O(\axi4_send_dma_ins/Mmux__n111118 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF8A828880)) 
    \axi4_send_dma_ins/Mmux__n1111182 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [6]),
        .I2(\axi4_send_dma_ins/burst_left [5]),
        .I3(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT62 ),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT52 ),
        .I5(\axi4_send_dma_ins/Mmux__n111118 ),
        .O(\^axi4_send_dma_ins/Mmux__n1111181 ));
  (* XSTLIB *) 
  MUXF7 \axi4_send_dma_ins/Mmux__n1111184 
       (.I0(N426),
        .I1(N427),
        .O(\axi4_send_dma_ins/Mmux__n1111183 ),
        .S(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0200000000000200)) 
    \axi4_send_dma_ins/Mmux__n1111184_F 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy ),
        .I5(\axi4_send_dma_ins/piping_first_length [6]),
        .O(N426));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h02000002)) 
    \axi4_send_dma_ins/Mmux__n1111184_G 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy ),
        .I4(\axi4_send_dma_ins/wr_first_length [6]),
        .O(N427));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55554004)) 
    \axi4_send_dma_ins/Mmux__n1111185 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_next_length [6]),
        .I3(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ),
        .I4(\axi4_send_dma_ins/Mmux__n1111183 ),
        .I5(\^axi4_send_dma_ins/Mmux__n1111181 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h888A888288888880)) 
    \axi4_send_dma_ins/Mmux__n1111191 
       (.I0(\^axi4_send_dma_ins/Mmux__n11111101 ),
        .I1(\axi4_send_dma_ins/burst_left [7]),
        .I2(\axi4_send_dma_ins/burst_left [5]),
        .I3(\axi4_send_dma_ins/burst_left [6]),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT62 ),
        .I5(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT52 ),
        .O(\axi4_send_dma_ins/Mmux__n111119 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \axi4_send_dma_ins/Mmux__n1111192 
       (.I0(\^axi4_send_dma_ins/Mmux__n1111122 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/Mmux__n111181 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\axi4_send_dma_ins/Mmux__n111183 ),
        .O(\^axi4_send_dma_ins/Mmux__n1111191 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5551554055405540)) 
    \axi4_send_dma_ins/Mmux__n1111193 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/Mmux__n111184 ),
        .I3(\^axi4_send_dma_ins/Mmux__n1111191 ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .I5(\axi4_send_dma_ins/Mmux__n111182 ),
        .O(\^axi4_send_dma_ins/Mmux__n1111192 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi4_send_dma_ins/Mmux__n1111194 
       (.I0(\axi4_send_dma_ins/Mmux__n111119 ),
        .I1(\^axi4_send_dma_ins/Mmux__n1111192 ),
        .O(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [7]));
  (* PK_HLUTNM = "___XLNM___150___axi4_send_dma_ins/Mmux__n1101_B110_SW1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n11111_SW1 
       (.I0(\axi4_send_dma_ins/wr_first_length [0]),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/piping_first_length [0]),
        .O(N406));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAA2020AA8A00008A)) 
    \axi4_send_dma_ins/Mmux__n111121 
       (.I0(\axi4_send_dma_ins/Mmux__n111141 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/wr_first_length [0]),
        .I4(\axi4_send_dma_ins/wr_first_length [1]),
        .I5(\axi4_send_dma_ins/Mmux__n11111321 ),
        .O(\axi4_send_dma_ins/Mmux__n11112 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Mmux__n1111211 
       (.I0(\axi4_send_dma_ins/send_next_length [0]),
        .I1(\axi4_send_dma_ins/send_next_length [1]),
        .O(\^axi4_send_dma_ins/Mmux__n111121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBFABBEAABEAABEAA)) 
    \axi4_send_dma_ins/Mmux__n111122 
       (.I0(\axi4_send_dma_ins/Mmux__n11112 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/Mmux__n111121 ),
        .I4(\axi4_send_dma_ins/Mmux__n11111322 ),
        .I5(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/_n1111 [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF8A888088)) 
    \axi4_send_dma_ins/Mmux__n11113 
       (.I0(\axi4_send_dma_ins/Mmux__n111141 ),
        .I1(\axi4_send_dma_ins/Mmux__n111133 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/Mmux__n111131 ),
        .I5(N154),
        .O(\axi4_send_dma_ins/_n1111 [2]));
  (* PK_HLUTNM = "___XLNM___329___axi4_send_dma_ins/Mmux__n111113211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux__n1111311 
       (.I0(\axi4_send_dma_ins/piping_first_length [2]),
        .I1(\axi4_send_dma_ins/piping_first_length [0]),
        .I2(\axi4_send_dma_ins/piping_first_length [1]),
        .O(\axi4_send_dma_ins/Mmux__n111131 ));
  (* PK_HLUTNM = "___XLNM___330___axi4_send_dma_ins/Mmux__n111113221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux__n1111321 
       (.I0(\axi4_send_dma_ins/queue_first_length [2]),
        .I1(\axi4_send_dma_ins/queue_first_length [0]),
        .I2(\axi4_send_dma_ins/queue_first_length [1]),
        .O(\axi4_send_dma_ins/Mmux__n111132 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux__n1111331 
       (.I0(\axi4_send_dma_ins/wr_first_length [2]),
        .I1(\axi4_send_dma_ins/wr_first_length [0]),
        .I2(\axi4_send_dma_ins/wr_first_length [1]),
        .O(\axi4_send_dma_ins/Mmux__n111133 ));
  (* PK_HLUTNM = "___XLNM___254___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux__n1111341 
       (.I0(\axi4_send_dma_ins/send_next_length [2]),
        .I1(\axi4_send_dma_ins/send_next_length [0]),
        .I2(\axi4_send_dma_ins/send_next_length [1]),
        .O(\axi4_send_dma_ins/Mmux__n111134 ));
  (* PK_HLUTNM = "___XLNM___232___axi4_send_dma_ins/Mmux__n1111411" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h71606060)) 
    \axi4_send_dma_ins/Mmux__n11113_SW0 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/Mmux__n111134 ),
        .I3(\axi4_send_dma_ins/Mmux__n111132 ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .O(N154));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBFABBEAABEAABEAA)) 
    \axi4_send_dma_ins/Mmux__n11114 
       (.I0(N150),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [3]),
        .I4(\axi4_send_dma_ins/Mmux__n111144 ),
        .I5(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/_n1111 [3]));
  (* PK_HLUTNM = "___XLNM___232___axi4_send_dma_ins/Mmux__n1111411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h89)) 
    \axi4_send_dma_ins/Mmux__n1111411 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/Mmux__n111141 ));
  (* PK_HLUTNM = "___XLNM___153___axi4_send_dma_ins/Mmux_GND_9_o_GND_9_o_mux_149_OUT521" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111431 
       (.I0(\axi4_send_dma_ins/piping_first_length [3]),
        .I1(\axi4_send_dma_ins/piping_first_length [0]),
        .I2(\axi4_send_dma_ins/piping_first_length [1]),
        .I3(\axi4_send_dma_ins/piping_first_length [2]),
        .O(\axi4_send_dma_ins/Mmux__n111143 ));
  (* PK_HLUTNM = "___XLNM___242___axi4_send_dma_ins/Mmux__n1111441" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111441 
       (.I0(\axi4_send_dma_ins/queue_first_length [3]),
        .I1(\axi4_send_dma_ins/queue_first_length [0]),
        .I2(\axi4_send_dma_ins/queue_first_length [1]),
        .I3(\axi4_send_dma_ins/queue_first_length [2]),
        .O(\axi4_send_dma_ins/Mmux__n111144 ));
  (* PK_HLUTNM = "___XLNM___152___axi4_send_dma_ins/Mmux__n1111451" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111451 
       (.I0(\axi4_send_dma_ins/wr_first_length [3]),
        .I1(\axi4_send_dma_ins/wr_first_length [0]),
        .I2(\axi4_send_dma_ins/wr_first_length [1]),
        .I3(\axi4_send_dma_ins/wr_first_length [2]),
        .O(\axi4_send_dma_ins/Mmux__n111145 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \axi4_send_dma_ins/Mmux__n11114_SW0 
       (.I0(\axi4_send_dma_ins/Mmux__n111141 ),
        .I1(\axi4_send_dma_ins/Mmux__n111145 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/Mmux__n111143 ),
        .O(N150));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \axi4_send_dma_ins/Mmux__n111151 
       (.I0(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [4]),
        .I1(\axi4_send_dma_ins/send_state ),
        .I2(\axi4_send_dma_ins/Mmux__n111141 ),
        .I3(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_149_OUT [4]),
        .I4(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_142_OUT ),
        .I5(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .O(\axi4_send_dma_ins/_n1111 [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFF41FF41FF41)) 
    \axi4_send_dma_ins/Mmux__n11116 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ),
        .I2(\axi4_send_dma_ins/queue_first_length [5]),
        .I3(N140),
        .I4(\axi4_send_dma_ins/GND_9_o_GND_9_o_mux_149_OUT [5]),
        .I5(\axi4_send_dma_ins/Mmux__n111141 ),
        .O(\axi4_send_dma_ins/_n1111 [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6060606060606006)) 
    \axi4_send_dma_ins/Mmux__n11116_SW0 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/send_next_length [5]),
        .I3(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]11 ),
        .I4(\axi4_send_dma_ins/send_next_length [3]),
        .I5(\axi4_send_dma_ins/send_next_length [4]),
        .O(N140));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF44FB00BB00BF44F)) 
    \axi4_send_dma_ins/Mmux__n111171 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy ),
        .I3(\axi4_send_dma_ins/wr_first_length [6]),
        .I4(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy ),
        .I5(\axi4_send_dma_ins/piping_first_length [6]),
        .O(\axi4_send_dma_ins/Mmux__n11117 ));
  (* XSTLIB *) 
  MUXF7 \axi4_send_dma_ins/Mmux__n111174 
       (.I0(N420),
        .I1(N421),
        .O(\axi4_send_dma_ins/_n1111 [6]),
        .S(\axi4_send_dma_ins/Mmux__n11117 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0990)) 
    \axi4_send_dma_ins/Mmux__n111174_F 
       (.I0(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ),
        .I1(\axi4_send_dma_ins/send_next_length [6]),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I4(\axi4_send_dma_ins/Mmux__n111118 ),
        .O(N420));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFF990F99F)) 
    \axi4_send_dma_ins/Mmux__n111174_G 
       (.I0(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ),
        .I1(\axi4_send_dma_ins/send_next_length [6]),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .I5(\axi4_send_dma_ins/Mmux__n111118 ),
        .O(N421));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBFABBEAABEAABEAA)) 
    \axi4_send_dma_ins/Mmux__n11118 
       (.I0(N152),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/Mmux__n111184 ),
        .I4(\axi4_send_dma_ins/Mmux__n111182 ),
        .I5(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/_n1111 [7]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux__n1111811 
       (.I0(\axi4_send_dma_ins/piping_first_length [7]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/piping_first_length [6]),
        .O(\axi4_send_dma_ins/Mmux__n111181 ));
  (* PK_HLUTNM = "___XLNM___144___axi4_send_dma_ins/Mmux__n1111821" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111821 
       (.I0(\axi4_send_dma_ins/queue_first_length [7]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ),
        .I2(\axi4_send_dma_ins/queue_first_length [5]),
        .I3(\axi4_send_dma_ins/queue_first_length [6]),
        .O(\axi4_send_dma_ins/Mmux__n111182 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux__n1111831 
       (.I0(\axi4_send_dma_ins/wr_first_length [7]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/wr_first_length [6]),
        .O(\axi4_send_dma_ins/Mmux__n111183 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axi4_send_dma_ins/Mmux__n1111841 
       (.I0(\axi4_send_dma_ins/send_next_length [7]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/send_next_length [6]),
        .O(\axi4_send_dma_ins/Mmux__n111184 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \axi4_send_dma_ins/Mmux__n11118_SW0 
       (.I0(\axi4_send_dma_ins/Mmux__n111141 ),
        .I1(\axi4_send_dma_ins/Mmux__n111183 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/Mmux__n111181 ),
        .O(N152));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEF766699891000)) 
    \axi4_send_dma_ins/Mmux__n11119 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\axi4_send_dma_ins/Mmux__n111192 ),
        .I4(N410),
        .I5(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [8]),
        .O(\axi4_send_dma_ins/_n1111 [8]));
  (* PK_HLUTNM = "___XLNM___146___axi4_send_dma_ins/Mmux__n1111911" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111911 
       (.I0(\axi4_send_dma_ins/piping_first_length [8]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/piping_first_length [6]),
        .I3(\axi4_send_dma_ins/piping_first_length [7]),
        .O(\axi4_send_dma_ins/Mmux__n111191 ));
  (* PK_HLUTNM = "___XLNM___144___axi4_send_dma_ins/Mmux__n1111821" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111921 
       (.I0(\axi4_send_dma_ins/queue_first_length [8]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ),
        .I2(\axi4_send_dma_ins/queue_first_length [5]),
        .I3(\axi4_send_dma_ins/queue_first_length [6]),
        .I4(\axi4_send_dma_ins/queue_first_length [7]),
        .O(\axi4_send_dma_ins/Mmux__n111192 ));
  (* PK_HLUTNM = "___XLNM___145___axi4_send_dma_ins/Mmux__n1111931" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Mmux__n1111931 
       (.I0(\axi4_send_dma_ins/wr_first_length [8]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/wr_first_length [6]),
        .I3(\axi4_send_dma_ins/wr_first_length [7]),
        .O(\axi4_send_dma_ins/Mmux__n111193 ));
  (* PK_HLUTNM = "___XLNM___507___axi4_send_dma_ins/Mmux__n096212" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/Mmux__n11119_SW1 
       (.I0(\axi4_send_dma_ins/Mmux__n111193 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\axi4_send_dma_ins/Mmux__n111191 ),
        .O(N410));
  (* PK_HLUTNM = "___XLNM___119___axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT111" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h2202)) 
    \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT1011 
       (.I0(\^axi4_send_dma_ins/do_stream ),
        .I1(\^axi4_send_dma_ins/send_hold ),
        .I2(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .O(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ));
  (* PK_HLUTNM = "___XLNM___119___axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT111" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBFBB)) 
    \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT111 
       (.I0(\^axi4_send_dma_ins/send_hold ),
        .I1(\^axi4_send_dma_ins/do_stream ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .O(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT311 
       (.I0(\axi4_send_dma_ins/burst_left [0]),
        .I1(\axi4_send_dma_ins/burst_left [1]),
        .I2(\axi4_send_dma_ins/burst_left [2]),
        .O(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT521 
       (.I0(\axi4_send_dma_ins/burst_left [4]),
        .I1(\axi4_send_dma_ins/burst_left [3]),
        .I2(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .I3(\axi4_send_dma_ins/burst_left [0]),
        .I4(\axi4_send_dma_ins/burst_left [1]),
        .I5(\axi4_send_dma_ins/burst_left [2]),
        .O(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT52 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT621 
       (.I0(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT11 ),
        .I1(\axi4_send_dma_ins/burst_left [3]),
        .I2(\axi4_send_dma_ins/burst_left [0]),
        .I3(\axi4_send_dma_ins/burst_left [1]),
        .I4(\axi4_send_dma_ins/burst_left [2]),
        .I5(\axi4_send_dma_ins/burst_left [4]),
        .O(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT62 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0008000800088080)) 
    \axi4_send_dma_ins/Mmux_queue_from_wr11 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/piping ),
        .I4(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I5(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/queue_from_wr ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hD5DD8088)) 
    \axi4_send_dma_ins/Mmux_send_do_message_queue_do_message_MUX_714_o11 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/wr_do_message ),
        .I2(\^axi4_send_dma_ins/wr_flushanyhow ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\^axi4_send_dma_ins/queue_do_message ),
        .O(\axi4_send_dma_ins/send_do_message_queue_do_message_MUX_714_o ));
  (* PK_HLUTNM = "___XLNM___433___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT111" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT101 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [8]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [8]));
  (* PK_HLUTNM = "___XLNM___434___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT31" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT11 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [0]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [0]));
  (* PK_HLUTNM = "___XLNM___433___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT111" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT111 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [9]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT21 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [12]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed [11]),
        .I2(\axi4_send_dma_ins/send_next_length_unmaxed [13]),
        .I3(\axi4_send_dma_ins/send_next_length_unmaxed [10]),
        .I4(\axi4_send_dma_ins/send_next_length_unmaxed [14]),
        .I5(\axi4_send_dma_ins/send_next_length_unmaxed [15]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]));
  (* PK_HLUTNM = "___XLNM___434___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT31" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT31 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [1]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [1]));
  (* PK_HLUTNM = "___XLNM___435___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT61" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT41 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [2]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [2]));
  (* PK_HLUTNM = "___XLNM___436___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT51" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT51 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [3]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [3]));
  (* PK_HLUTNM = "___XLNM___435___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT61" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT61 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [4]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [4]));
  (* PK_HLUTNM = "___XLNM___436___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT51" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT71 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [5]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [5]));
  (* PK_HLUTNM = "___XLNM___437___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT91" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT81 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [6]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [6]));
  (* PK_HLUTNM = "___XLNM___437___axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT91" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT91 
       (.I0(\axi4_send_dma_ins/send_next_length_unmaxed [7]),
        .I1(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .O(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFBEA)) 
    \axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT11 
       (.I0(\axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT12 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\axi4_send_dma_ins/queue_BE [0]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [0]),
        .O(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1115)) 
    \axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT121 
       (.I0(\^axi4_send_dma_ins/queue_valid ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I4(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I5(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT12 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFBEA)) 
    \axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT21 
       (.I0(\axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT12 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\axi4_send_dma_ins/queue_BE [1]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [1]),
        .O(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFBEA)) 
    \axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT31 
       (.I0(\axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT12 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\axi4_send_dma_ins/queue_BE [2]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [2]),
        .O(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFBEA)) 
    \axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT41 
       (.I0(\axi4_send_dma_ins/Mmux_send_state[1]_send_BE[3]_wide_mux_213_OUT12 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\axi4_send_dma_ins/queue_BE [3]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [3]),
        .O(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT101 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [3]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [3]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT11 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [0]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [0]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT111 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [4]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [4]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT121 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [5]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [5]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT131 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [6]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [6]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT141 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [7]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [7]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT151 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [8]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [8]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT161 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [9]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [9]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT21 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [10]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [10]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT31 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [11]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [11]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT41 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [12]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [12]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [12]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT51 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [13]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [13]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [13]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT61 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [14]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [14]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT71 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I4(\axi4_send_dma_ins/wr_total_DWs [15]),
        .I5(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [15]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [15]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT81 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [1]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [1]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [1]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/Mmux_send_total_DWs[15]_GND_9_o_mux_112_OUT91 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\^axi4_send_dma_ins/GND_9_o_piping_AND_77_o ),
        .I2(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .I3(\axi4_send_dma_ins/wr_total_DWs [2]),
        .I4(\axi4_send_dma_ins/queue_DWs_in_fifo [2]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4444444400000004)) 
    \axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I5(\^axi4_send_dma_ins/sendbuf_done ),
        .O(\axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA8880)) 
    \axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o13 
       (.I0(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\axi4_send_dma_ins/wr_offset[15]_GND_9_o_equal_49_o ),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .I4(\^axi4_send_dma_ins/sendbuf_done ),
        .I5(\axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o1 ),
        .O(\axi4_send_dma_ins/wr_state[1]_GND_9_o_Mux_80_o ));
  (* BUS_INFO = "4:INPUT:WEA[3:0]" *) 
  (* EN_PWRGATE = "NONE" *) 
  (* EN_SDBITERR_INIT_V6 = "FALSE" *) 
  (* SAVEDATA = "FALSE" *) 
  (* XSTLIB *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \axi4_send_dma_ins/Mram_dma_address 
       (.ADDRARDADDR({\wr_arbiter_ins/sendbuf_bufno ,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .ADDRBWRADDR({\bar_registers_ins/dma_bufno_reg [8:0],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .CLKARDCLK(bus_clk_w),
        .CLKBWRCLK(bus_clk_w),
        .DIADI(\bar_registers_ins/dma_bufaddr_lowaddr_reg [15:0]),
        .DIBDI(\bar_registers_ins/dma_bufaddr_lowaddr_reg [31:16]),
        .DIPADIP(\NLW_axi4_send_dma_ins/Mram_dma_address_DIPADIP_UNCONNECTED [1:0]),
        .DIPBDIP(\NLW_axi4_send_dma_ins/Mram_dma_address_DIPBDIP_UNCONNECTED [1:0]),
        .DOADO(\axi4_send_dma_ins/wr_bufaddr [15:0]),
        .DOBDO(\axi4_send_dma_ins/wr_bufaddr [31:16]),
        .DOPADOP(\NLW_axi4_send_dma_ins/Mram_dma_address_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_axi4_send_dma_ins/Mram_dma_address_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\axi4_send_dma_ins/_n0973_inv ),
        .ENBWREN(M_AXI_ACP_BREADY_w),
        .REGCEAREGCE(M_AXI_ACP_BREADY_w),
        .REGCEB(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTRAMARSTRAM(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTRAMB(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTREGARSTREG(\^M_AXI_ACP_AWPROT_w [0]),
        .RSTREGB(\^M_AXI_ACP_AWPROT_w [0]),
        .WEA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .WEBWE({\axi4_send_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ,\axi4_send_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ,\axi4_send_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ,\axi4_send_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg }));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy[5]11 
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [4]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [5]),
        .I2(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .I3(\axi4_send_dma_ins/send_next_Address_DWlsbs [1]),
        .I4(\axi4_send_dma_ins/send_next_Address_DWlsbs [2]),
        .I5(\axi4_send_dma_ins/send_next_Address_DWlsbs [3]),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_132_OUT[9:0]_cy[7]11 
       (.I0(\axi4_send_dma_ins/burst_left [6]),
        .I1(\axi4_send_dma_ins/burst_left [7]),
        .I2(\axi4_send_dma_ins/burst_left [4]),
        .I3(\axi4_send_dma_ins/burst_left [3]),
        .I4(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31 ),
        .I5(\axi4_send_dma_ins/burst_left [5]),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_132_OUT[9:0]_cy ));
  (* PK_HLUTNM = "___XLNM___102___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]111" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[4]11 
       (.I0(\axi4_send_dma_ins/queue_first_length [4]),
        .I1(\axi4_send_dma_ins/queue_first_length [3]),
        .I2(\axi4_send_dma_ins/queue_first_length [0]),
        .I3(\axi4_send_dma_ins/queue_first_length [1]),
        .I4(\axi4_send_dma_ins/queue_first_length [2]),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_142_OUT ));
  (* PK_HLUTNM = "___XLNM___102___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]111" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]111 
       (.I0(\axi4_send_dma_ins/queue_first_length [4]),
        .I1(\axi4_send_dma_ins/queue_first_length [0]),
        .I2(\axi4_send_dma_ins/queue_first_length [1]),
        .I3(\axi4_send_dma_ins/queue_first_length [2]),
        .I4(\axi4_send_dma_ins/queue_first_length [3]),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_142_OUT[9:0]_xor[5]11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy[5]11 
       (.I0(\axi4_send_dma_ins/piping_first_length [5]),
        .I1(\axi4_send_dma_ins/piping_first_length [2]),
        .I2(\axi4_send_dma_ins/piping_first_length [0]),
        .I3(\axi4_send_dma_ins/piping_first_length [1]),
        .I4(\axi4_send_dma_ins/piping_first_length [3]),
        .I5(\axi4_send_dma_ins/piping_first_length [4]),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_146_OUT[9:0]_cy ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy[5]11 
       (.I0(\axi4_send_dma_ins/wr_first_length [2]),
        .I1(\axi4_send_dma_ins/wr_first_length [3]),
        .I2(\axi4_send_dma_ins/wr_first_length [4]),
        .I3(\axi4_send_dma_ins/wr_first_length [0]),
        .I4(\axi4_send_dma_ins/wr_first_length [1]),
        .I5(\axi4_send_dma_ins/wr_first_length [5]),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_148_OUT[9:0]_cy ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy[5]11 
       (.I0(\axi4_send_dma_ins/send_next_length [0]),
        .I1(\axi4_send_dma_ins/send_next_length [2]),
        .I2(\axi4_send_dma_ins/send_next_length [3]),
        .I3(\axi4_send_dma_ins/send_next_length [4]),
        .I4(\axi4_send_dma_ins/send_next_length [5]),
        .I5(\axi4_send_dma_ins/send_next_length [1]),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ));
  (* PK_HLUTNM = "___XLNM___133___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]11 
       (.I0(\axi4_send_dma_ins/send_next_length [3]),
        .I1(\axi4_send_dma_ins/send_next_length [0]),
        .I2(\axi4_send_dma_ins/send_next_length [1]),
        .I3(\axi4_send_dma_ins/send_next_length [2]),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [3]));
  (* PK_HLUTNM = "___XLNM___254___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]111 
       (.I0(\axi4_send_dma_ins/send_next_length [0]),
        .I1(\axi4_send_dma_ins/send_next_length [1]),
        .I2(\axi4_send_dma_ins/send_next_length [2]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]11 ));
  (* PK_HLUTNM = "___XLNM___133___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[3]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[4]11 
       (.I0(\axi4_send_dma_ins/send_next_length [4]),
        .I1(\axi4_send_dma_ins/send_next_length [0]),
        .I2(\axi4_send_dma_ins/send_next_length [1]),
        .I3(\axi4_send_dma_ins/send_next_length [2]),
        .I4(\axi4_send_dma_ins/send_next_length [3]),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [4]));
  (* PK_HLUTNM = "___XLNM___159___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[8]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_xor[8]11 
       (.I0(\axi4_send_dma_ins/send_next_length [8]),
        .I1(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_181_OUT[9:0]_cy ),
        .I2(\axi4_send_dma_ins/send_next_length [6]),
        .I3(\axi4_send_dma_ins/send_next_length [7]),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0] 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [0]),
        .I1(\axi4_send_dma_ins/wr_end_DWoffset [0]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0] ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]1 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [1]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [1]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]1 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_9" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]10 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [10]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [10]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]10 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_10" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]11 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [11]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]11 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]12 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [12]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]12 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_12" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]13 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]13 ));
  (* PK_HLUTNM = "___XLNM___349___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]14" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]14 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]14 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]2 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [2]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [2]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]2 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_2" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]3 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [3]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [3]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]3 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_3" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]4 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [4]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [4]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]4 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_4" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]5 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [5]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [5]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]5 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_5" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]6 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [6]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [6]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]6 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_6" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]7 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [7]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [7]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]7 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_7" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]8 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [8]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [8]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]8 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_8" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]9 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [9]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [9]),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]9 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_11_CARRY4 
       (.CI(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]11 ),
        .CO({\NLW_axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_11_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]13 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]12 }),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_11_CARRY4_DI_UNCONNECTED [3],\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]13 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]12 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]11 }),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [15:12]),
        .S({\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]15 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]14 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]13 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]12 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_3_CARRY4 
       (.CI(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]3 ),
        .CO({\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]7 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]6 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]5 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]4 }),
        .CYINIT(1'b0),
        .DI({\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]6 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]5 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]4 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]3 }),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [7:4]),
        .S({\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]7 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]6 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]5 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]4 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_7_CARRY4 
       (.CI(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]7 ),
        .CO({\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]11 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]10 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]9 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]8 }),
        .CYINIT(1'b0),
        .DI({\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]10 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]9 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]8 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]7 }),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [11:8]),
        .S({\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]11 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]10 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]9 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]8 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]3 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]2 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy[0]1 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_cy }),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]2 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]1 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0] ,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_sub_54_OUT [3:0]),
        .S({\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]3 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]2 ,\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]1 ,\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut }));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h96)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0] 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [0]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [0]),
        .I2(\^M_AXI_ACP_AWPROT_w [0]),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]1 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [1]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [1]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0] ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]1 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_9" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]10 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [10]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [10]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]9 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]10 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_10" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]11 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [11]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]10 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]11 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]12 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [12]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]11 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]12 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_12" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]13 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]12 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]13 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]14 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]13 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]14 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]15_INV_0 
       (.I0(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]14 ),
        .O(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]15 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]2 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [2]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [2]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]1 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]2 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_2" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]3 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [3]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [3]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]2 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]3 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_3" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]4 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [4]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [4]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]3 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]4 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_4" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]5 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [5]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [5]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]4 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]5 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_5" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]6 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [6]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [6]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]5 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]6 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]7 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [7]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [7]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]6 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]7 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_7" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]8 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [8]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [8]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]7 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]8 ));
  (* PK_HLUTNM = "_XLNM_ADDER_TREE_8" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h69)) 
    \axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]9 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [9]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [9]),
        .I2(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]8 ),
        .O(\^axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]_lut[0]9 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI(\axi4_send_dma_ins/send_total_DWs [3:0]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [3:0]),
        .S(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[12]_CARRY4 
       (.CI(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy [11]),
        .CO({\NLW_axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[12]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy [13:12]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[12]_CARRY4_DI_UNCONNECTED [3],\axi4_send_dma_ins/send_total_DWs [14:12]}),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [15:12]),
        .S(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy [3]),
        .CO(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/send_total_DWs [7:4]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [7:4]),
        .S(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy[8]_CARRY4 
       (.CI(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy [7]),
        .CO(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_cy [11:8]),
        .CYINIT(1'b0),
        .DI(\axi4_send_dma_ins/send_total_DWs [11:8]),
        .O(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [11:8]),
        .S(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [11:8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[0] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [0]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [0]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[10] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [10]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [10]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [10]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[11] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [11]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [11]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [11]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[12] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [12]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [12]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [12]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[13] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [13]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [13]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [13]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[14] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [14]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [14]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [14]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[15] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [15]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [15]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [15]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[1] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [1]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [1]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [1]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[2] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [2]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [2]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [2]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[3] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [3]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [3]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [3]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[4] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [4]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [4]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[5] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [5]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [5]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [5]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[6] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [6]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [6]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [6]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[7] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [7]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [7]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[8] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [8]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [8]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut[9] 
       (.I0(\axi4_send_dma_ins/send_total_DWs [9]),
        .I1(\axi4_send_dma_ins/send_transmitted_DWs [9]),
        .O(\axi4_send_dma_ins/Msub_send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT_lut [9]));
  (* PK_HLUTNM = "___XLNM___352___axi4_send_dma_ins/_n07701" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/_n07701 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .O(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ));
  (* PK_HLUTNM = "___XLNM___156___axi4_send_dma_ins/_n08561" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \axi4_send_dma_ins/_n08561 
       (.I0(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I1(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I2(\^axi4_send_dma_ins/do_stream ),
        .I3(\^axi4_send_dma_ins/send_hold ),
        .O(\axi4_send_dma_ins/_n0856 ));
  (* PK_HLUTNM = "___XLNM___107___axi4_send_dma_ins/_n0870_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h51114000)) 
    \axi4_send_dma_ins/_n0870_inv1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/rden_d [3]),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .I4(\^wr_arbiter_ins/sendbuf_req ),
        .O(\axi4_send_dma_ins/_n0870_inv ));
  (* PK_HLUTNM = "___XLNM___162___axi4_send_dma_ins/Mmux_GND_9_o_rden_d[2]_mux_14_OUT21" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/_n0887_inv1 
       (.I0(\axi4_send_dma_ins/rden_d [3]),
        .I1(\^wr_arbiter_ins/sendbuf_nodata ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/_n0887_inv ));
  (* PK_HLUTNM = "___XLNM___107___axi4_send_dma_ins/_n0870_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h11510040)) 
    \axi4_send_dma_ins/_n0898_inv1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/rden_d [3]),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .I4(\^wr_arbiter_ins/sendbuf_req ),
        .O(\axi4_send_dma_ins/_n0898_inv ));
  (* PK_HLUTNM = "___XLNM___251___axi4_send_dma_ins/_n0973_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \axi4_send_dma_ins/_n0909_inv1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^wr_arbiter_ins/sendbuf_req ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\axi4_send_dma_ins/_n0909_inv4 ),
        .O(\axi4_send_dma_ins/_n0909_inv ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/_n0909_inv41 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [1]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [2]),
        .O(\^axi4_send_dma_ins/_n0909_inv41 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi4_send_dma_ins/_n0909_inv42 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [7]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [3]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [4]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [5]),
        .I5(\^axi4_send_dma_ins/_n0909_inv41 ),
        .O(\^axi4_send_dma_ins/_n0909_inv42 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0700000000000000)) 
    \axi4_send_dma_ins/_n0909_inv43 
       (.I0(\axi4_send_dma_ins/rden_d [3]),
        .I1(\^wr_arbiter_ins/sendbuf_nodata ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\^axi4_send_dma_ins/_n0909_inv42 ),
        .I5(\axi4_send_dma_ins/rden_offset[14]_wr_end_offset ),
        .O(\axi4_send_dma_ins/_n0909_inv4 ));
  (* PK_HLUTNM = "___XLNM___253___axi4_send_dma_ins/_n1158_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h54)) 
    \axi4_send_dma_ins/_n0917_inv1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\^wr_arbiter_ins/sendbuf_req ),
        .O(\axi4_send_dma_ins/_n0917_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi4_send_dma_ins/_n0931_inv1 
       (.I0(\axi4_send_dma_ins/wr_offset_guard [5]),
        .I1(\axi4_send_dma_ins/wr_offset_guard [6]),
        .I2(\axi4_send_dma_ins/wr_offset_guard [3]),
        .I3(\axi4_send_dma_ins/wr_offset_guard [4]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [1]),
        .I5(\axi4_send_dma_ins/wr_offset_guard [2]),
        .O(\^axi4_send_dma_ins/_n0931_inv1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \axi4_send_dma_ins/_n0931_inv2 
       (.I0(\^axi4_send_dma_ins/wr_guard_apply ),
        .I1(\axi4_send_dma_ins/wr_first_length [10]),
        .I2(\axi4_send_dma_ins/wr_offset_guard [7]),
        .I3(\axi4_send_dma_ins/wr_offset_guard [8]),
        .I4(\axi4_send_dma_ins/wr_offset_guard [9]),
        .I5(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\^axi4_send_dma_ins/_n0931_inv2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4000400055554000)) 
    \axi4_send_dma_ins/_n0931_inv3 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(N412),
        .I2(\^axi4_send_dma_ins/_n0931_inv2 ),
        .I3(\^axi4_send_dma_ins/_n0931_inv1 ),
        .I4(\^wr_arbiter_ins/sendbuf_req ),
        .I5(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/_n0931_inv ));
  (* PK_HLUTNM = "___XLNM___258___axi4_send_dma_ins/xillybus_wr_fifo/fifo_newDW1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_send_dma_ins/_n0931_inv3_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset_guard [0]),
        .I1(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ),
        .I2(\axi4_send_dma_ins/rden_d [3]),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .O(N412));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111115100000040)) 
    \axi4_send_dma_ins/_n0942_inv1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\axi4_send_dma_ins/fifo_newDW ),
        .I3(\axi4_send_dma_ins/wr_first_length [10]),
        .I4(\^axi4_send_dma_ins/wr_guard_apply ),
        .I5(\^wr_arbiter_ins/sendbuf_req ),
        .O(\axi4_send_dma_ins/_n0942_inv ));
  (* PK_HLUTNM = "___XLNM___251___axi4_send_dma_ins/_n0973_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \axi4_send_dma_ins/_n0973_inv1 
       (.I0(\^wr_arbiter_ins/sendbuf_req ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/_n0973_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \axi4_send_dma_ins/_n1002_inv1 
       (.I0(\axi4_send_dma_ins/rden_d [3]),
        .I1(\^wr_arbiter_ins/sendbuf_nodata ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/piping ),
        .I4(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I5(\axi4_send_dma_ins/_n1002_inv2 ),
        .O(\axi4_send_dma_ins/_n1002_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111111111101010)) 
    \axi4_send_dma_ins/_n1002_inv21 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I5(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/_n1002_inv2 ));
  (* PK_HLUTNM = "___XLNM___156___axi4_send_dma_ins/_n08561" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF2022)) 
    \axi4_send_dma_ins/_n1033_inv1 
       (.I0(\^axi4_send_dma_ins/do_stream ),
        .I1(\^axi4_send_dma_ins/send_hold ),
        .I2(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I3(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I4(\axi4_send_dma_ins/send_state_FSM_FFd2-In21 ),
        .O(\axi4_send_dma_ins/_n1033_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \axi4_send_dma_ins/_n1055_inv1 
       (.I0(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .I1(\axi4_send_dma_ins/send_read_from_fifo[15]_send_total_DWs ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I4(\^axi4_send_dma_ins/piping ),
        .I5(\axi4_send_dma_ins/send_state_FSM_FFd2-In21 ),
        .O(\axi4_send_dma_ins/_n1055_inv ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \axi4_send_dma_ins/_n1072_inv1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101 ),
        .I3(\axi4_send_dma_ins/send_state_FSM_FFd2-In21 ),
        .O(\axi4_send_dma_ins/_n1072_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555555554440)) 
    \axi4_send_dma_ins/_n1100_inv1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .I5(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/_n1100_inv ));
  (* PK_HLUTNM = "___XLNM___253___axi4_send_dma_ins/_n1158_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h76)) 
    \axi4_send_dma_ins/_n1158_inv1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^wr_arbiter_ins/sendbuf_req ),
        .O(\axi4_send_dma_ins/_n1158_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9199919991999999)) 
    \axi4_send_dma_ins/_n1173_inv1 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/piping ),
        .I3(\^axi4_send_dma_ins/queue_valid ),
        .I4(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I5(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/_n1173_inv ));
  (* PK_HLUTNM = "___XLNM___514___axi4_send_dma_ins/_n1201[14]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/_n1190[14]1 
       (.I0(\wr_arbiter_ins/sendbuf_start_offset [14]),
        .I1(\wr_arbiter_ins/sendbuf_format ),
        .O(\axi4_send_dma_ins/_n1190 ));
  (* PK_HLUTNM = "___XLNM___514___axi4_send_dma_ins/_n1201[14]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/_n1201[14]1 
       (.I0(\wr_arbiter_ins/sendbuf_end_offset [14]),
        .I1(\wr_arbiter_ins/sendbuf_format ),
        .O(\axi4_send_dma_ins/_n1201 ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [0]),
        .Q(\axi4_send_dma_ins/burst_left [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [1]),
        .Q(\axi4_send_dma_ins/burst_left [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [2]),
        .Q(\axi4_send_dma_ins/burst_left [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [3]),
        .Q(\axi4_send_dma_ins/burst_left [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [4]),
        .Q(\axi4_send_dma_ins/burst_left [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [5]),
        .Q(\axi4_send_dma_ins/burst_left [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [6]),
        .Q(\axi4_send_dma_ins/burst_left [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [7]),
        .Q(\axi4_send_dma_ins/burst_left [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [8]),
        .Q(\axi4_send_dma_ins/burst_left [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/burst_left_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_burst_left[9]_wide_mux_209_OUT [9]),
        .Q(\axi4_send_dma_ins/burst_left [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/dec_okwait 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_tx_bridge_ins/M_AXI_BVALID ),
        .Q(\^axi4_send_dma_ins/dec_okwait ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___389___axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg[31]_AND_90_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg[31]_AND_31_o1 
       (.I0(\^bar_registers_ins/dma_bufno_reg_strobe ),
        .I1(\bar_registers_ins/dma_bufno_reg [31]),
        .O(\axi4_send_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/do_stream 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state[1]_do_stream_Mux_206_o ),
        .Q(\^axi4_send_dma_ins/do_stream ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    \axi4_send_dma_ins/fifo_rd1 
       (.I0(\^axi4_send_dma_ins/send_hold ),
        .I1(\^axi4_send_dma_ins/do_stream ),
        .I2(\^axi4_send_dma_ins/send_read_no_more ),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I4(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .O(\axi4_send_dma_ins/fifo_rd ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axi4_send_dma_ins/fifo_vacant[7]_GND_9_o_LessThan_22_o1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [7]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [6]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [5]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [4]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [3]),
        .O(\axi4_send_dma_ins/fifo_vacant[7]_GND_9_o_LessThan_22_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/fifo_wants_piping 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/fifo_vacant[7]_GND_9_o_LessThan_22_o ),
        .Q(\^axi4_send_dma_ins/fifo_wants_piping ),
        .R(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/host_interrupt 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/GND_9_o_GND_9_o_equal_17_o ),
        .Q(\^axi4_send_dma_ins/host_interrupt ),
        .R(\axi4_send_dma_ins/GND_9_o_GND_9_o_equal_16_o_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/inc_okwait 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(M_AXI_AWREADY_w),
        .Q(\^axi4_send_dma_ins/inc_okwait ),
        .R(M_AXI_AWVALID_w_0));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_send_dma_ins/message_ack_INV_173_o1_INV_0 
       (.I0(\^messages_ins/message_ack ),
        .O(\axi4_send_dma_ins/message_ack_INV_173_o ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_channel_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_channel[10]_queue_channel[10]_mux_176_OUT [0]),
        .Q(\axi4_send_dma_ins/message_channel [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_channel_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_channel[10]_queue_channel[10]_mux_176_OUT [1]),
        .Q(\axi4_send_dma_ins/message_channel [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_channel_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_channel[10]_queue_channel[10]_mux_176_OUT [2]),
        .Q(\axi4_send_dma_ins/message_channel [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [0]),
        .Q(\axi4_send_dma_ins/message_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [1]),
        .Q(\axi4_send_dma_ins/message_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [10]),
        .Q(\axi4_send_dma_ins/message_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [11]),
        .Q(\axi4_send_dma_ins/message_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [12]),
        .Q(\axi4_send_dma_ins/message_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [13]),
        .Q(\axi4_send_dma_ins/message_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [14]),
        .Q(\axi4_send_dma_ins/message_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [2]),
        .Q(\axi4_send_dma_ins/message_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [3]),
        .Q(\axi4_send_dma_ins/message_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [4]),
        .Q(\axi4_send_dma_ins/message_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [5]),
        .Q(\axi4_send_dma_ins/message_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [6]),
        .Q(\axi4_send_dma_ins/message_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [7]),
        .Q(\axi4_send_dma_ins/message_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [8]),
        .Q(\axi4_send_dma_ins/message_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_end_offset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/send_end_offset [9]),
        .Q(\axi4_send_dma_ins/message_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [0]),
        .Q(\axi4_send_dma_ins/message_report_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [1]),
        .Q(\axi4_send_dma_ins/message_report_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [2]),
        .Q(\axi4_send_dma_ins/message_report_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [3]),
        .Q(\axi4_send_dma_ins/message_report_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [4]),
        .Q(\axi4_send_dma_ins/message_report_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [5]),
        .Q(\axi4_send_dma_ins/message_report_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [6]),
        .Q(\axi4_send_dma_ins/message_report_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_report_bufno_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv2 ),
        .D(\axi4_send_dma_ins/message_report_bufno[8]_queue_report_bufno[8]_mux_175_OUT [7]),
        .Q(\axi4_send_dma_ins/message_report_bufno [7]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/message_req 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1036_inv ),
        .D(\axi4_send_dma_ins/message_ack_INV_173_o ),
        .Q(\^axi4_send_dma_ins/message_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/okwait_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\Result[0]1 ),
        .Q(\axi4_send_dma_ins/okwait [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/okwait_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\Result[1]1 ),
        .Q(\axi4_send_dma_ins/okwait [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/okwait_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\Result[2]1 ),
        .Q(\axi4_send_dma_ins/okwait [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/piping_glue_set ),
        .Q(\^axi4_send_dma_ins/piping ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [0]),
        .Q(\axi4_send_dma_ins/piping_first_length [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [1]),
        .Q(\axi4_send_dma_ins/piping_first_length [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [10]),
        .Q(\axi4_send_dma_ins/piping_first_length [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [2]),
        .Q(\axi4_send_dma_ins/piping_first_length [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [3]),
        .Q(\axi4_send_dma_ins/piping_first_length [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [4]),
        .Q(\axi4_send_dma_ins/piping_first_length [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [5]),
        .Q(\axi4_send_dma_ins/piping_first_length [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [6]),
        .Q(\axi4_send_dma_ins/piping_first_length [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [7]),
        .Q(\axi4_send_dma_ins/piping_first_length [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [8]),
        .Q(\axi4_send_dma_ins/piping_first_length [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0962 [9]),
        .Q(\axi4_send_dma_ins/piping_first_length [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [0]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [1]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [2]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [3]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [4]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [5]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [6]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [7]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [8]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/piping_first_length_unmaxed_minus1_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\axi4_send_dma_ins/_n0954 [9]),
        .Q(\axi4_send_dma_ins/piping_first_length_unmaxed_minus1 [9]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4C4C4C4C4C4C5C4C)) 
    \axi4_send_dma_ins/piping_glue_set 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/piping ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .I5(N402),
        .O(\^axi4_send_dma_ins/piping_glue_set ));
  (* PK_HLUTNM = "___XLNM___351___axi4_send_dma_ins/Mmux_M_AXI_AWADDR[31]_queue_bufaddr[31]_mux_169_OUT_A1271" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi4_send_dma_ins/piping_glue_set_SW1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(N402));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o1 
       (.I0(\axi4_send_dma_ins/burst_left [7]),
        .I1(\axi4_send_dma_ins/burst_left [6]),
        .I2(\axi4_send_dma_ins/burst_left [5]),
        .I3(\axi4_send_dma_ins/burst_left [3]),
        .I4(N4),
        .I5(\axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31 ),
        .O(\^axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o1_SW0 
       (.I0(\axi4_send_dma_ins/burst_left [9]),
        .I1(\axi4_send_dma_ins/burst_left [8]),
        .I2(\axi4_send_dma_ins/burst_left [4]),
        .O(N4));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h77373333)) 
    \axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o2 
       (.I0(\^axi4_send_dma_ins/send_hold ),
        .I1(\^axi4_send_dma_ins/do_stream ),
        .I2(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I3(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I4(\^axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o1 ),
        .O(\axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_BE_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [0]),
        .Q(\axi4_send_dma_ins/queue_BE [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_BE_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [1]),
        .Q(\axi4_send_dma_ins/queue_BE [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_BE_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [2]),
        .Q(\axi4_send_dma_ins/queue_BE [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_BE_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [3]),
        .Q(\axi4_send_dma_ins/queue_BE [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [1]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_DWs_in_fifo_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .Q(\axi4_send_dma_ins/queue_DWs_in_fifo [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [0]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [1]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [10]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [11]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [12]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [13]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [14]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [15]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_16 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [16]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_17 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [17]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_18 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [18]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_19 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [19]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [2]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_20 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [20]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_21 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [21]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_22 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [22]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_23 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [23]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_24 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [24]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_25 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [25]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_26 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [26]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_27 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [27]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_28 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [28]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_29 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [29]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [3]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_30 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [30]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_31 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [31]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [4]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [5]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [6]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [7]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [8]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_bufaddr_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_bufaddr [9]),
        .Q(\axi4_send_dma_ins/queue_bufaddr [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_channel_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_channel [0]),
        .Q(\axi4_send_dma_ins/queue_channel [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_channel_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_channel [1]),
        .Q(\axi4_send_dma_ins/queue_channel [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_channel_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_channel [2]),
        .Q(\axi4_send_dma_ins/queue_channel [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_do_message 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\^axi4_send_dma_ins/wr_do_message ),
        .Q(\^axi4_send_dma_ins/queue_do_message ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [0]),
        .Q(\axi4_send_dma_ins/queue_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [1]),
        .Q(\axi4_send_dma_ins/queue_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [10]),
        .Q(\axi4_send_dma_ins/queue_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [11]),
        .Q(\axi4_send_dma_ins/queue_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [12]),
        .Q(\axi4_send_dma_ins/queue_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [13]),
        .Q(\axi4_send_dma_ins/queue_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [14]),
        .Q(\axi4_send_dma_ins/queue_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [2]),
        .Q(\axi4_send_dma_ins/queue_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [3]),
        .Q(\axi4_send_dma_ins/queue_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [4]),
        .Q(\axi4_send_dma_ins/queue_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [5]),
        .Q(\axi4_send_dma_ins/queue_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [6]),
        .Q(\axi4_send_dma_ins/queue_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [7]),
        .Q(\axi4_send_dma_ins/queue_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [8]),
        .Q(\axi4_send_dma_ins/queue_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_end_offset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_end_offset [9]),
        .Q(\axi4_send_dma_ins/queue_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [0]),
        .Q(\axi4_send_dma_ins/queue_first_length [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [1]),
        .Q(\axi4_send_dma_ins/queue_first_length [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [10]),
        .Q(\axi4_send_dma_ins/queue_first_length [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [2]),
        .Q(\axi4_send_dma_ins/queue_first_length [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [3]),
        .Q(\axi4_send_dma_ins/queue_first_length [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [4]),
        .Q(\axi4_send_dma_ins/queue_first_length [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [5]),
        .Q(\axi4_send_dma_ins/queue_first_length [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [6]),
        .Q(\axi4_send_dma_ins/queue_first_length [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [7]),
        .Q(\axi4_send_dma_ins/queue_first_length [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [8]),
        .Q(\axi4_send_dma_ins/queue_first_length [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_first_length_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_first_length [9]),
        .Q(\axi4_send_dma_ins/queue_first_length [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [0]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [1]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [2]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [3]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [4]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [5]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [6]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_report_bufno_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_report_bufno [7]),
        .Q(\axi4_send_dma_ins/queue_report_bufno [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [0]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [1]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [10]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [2]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [3]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [4]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [5]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [6]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [7]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [8]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_start_DWoffset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/queue_from_wr ),
        .D(\axi4_send_dma_ins/wr_start_DWoffset [9]),
        .Q(\axi4_send_dma_ins/queue_start_DWoffset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/queue_valid 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/queue_valid_glue_set ),
        .Q(\^axi4_send_dma_ins/queue_valid ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAA888FAAAE888)) 
    \axi4_send_dma_ins/queue_valid_glue_set 
       (.I0(\^axi4_send_dma_ins/queue_valid ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I4(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I5(\^axi4_send_dma_ins/piping ),
        .O(\^axi4_send_dma_ins/queue_valid_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_d_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [0]),
        .Q(\axi4_send_dma_ins/rden_d [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_d_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [1]),
        .Q(\axi4_send_dma_ins/rden_d [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_d_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [2]),
        .Q(\axi4_send_dma_ins/rden_d [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_d_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/GND_9_o_rden_d[2]_mux_14_OUT [3]),
        .Q(\axi4_send_dma_ins/rden_d [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset ),
        .Q(\axi4_send_dma_ins/rden_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset1 ),
        .Q(\axi4_send_dma_ins/rden_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset10 ),
        .Q(\axi4_send_dma_ins/rden_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset11 ),
        .Q(\axi4_send_dma_ins/rden_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset12 ),
        .Q(\axi4_send_dma_ins/rden_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset13 ),
        .Q(\axi4_send_dma_ins/rden_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset14 ),
        .Q(\axi4_send_dma_ins/rden_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset2 ),
        .Q(\axi4_send_dma_ins/rden_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset3 ),
        .Q(\axi4_send_dma_ins/rden_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset4 ),
        .Q(\axi4_send_dma_ins/rden_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset5 ),
        .Q(\axi4_send_dma_ins/rden_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset6 ),
        .Q(\axi4_send_dma_ins/rden_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset7 ),
        .Q(\axi4_send_dma_ins/rden_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset8 ),
        .Q(\axi4_send_dma_ins/rden_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/rden_offset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0909_inv ),
        .D(\axi4_send_dma_ins/Mcount_rden_offset9 ),
        .Q(\axi4_send_dma_ins/rden_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_send_dma_ins/reset1_INV_0 
       (.I0(bus_rst_n_w),
        .O(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_BE_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1033_inv ),
        .D(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [0]),
        .Q(\axi4_send_dma_ins/send_BE [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_BE_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1033_inv ),
        .D(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [1]),
        .Q(\axi4_send_dma_ins/send_BE [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_BE_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1033_inv ),
        .D(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [2]),
        .Q(\axi4_send_dma_ins/send_BE [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_BE_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1033_inv ),
        .D(\axi4_send_dma_ins/send_state[1]_send_BE[3]_wide_mux_213_OUT [3]),
        .Q(\axi4_send_dma_ins/send_BE [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_dma_idle 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/GND_9_o_queue_valid_AND_33_o ),
        .Q(\^axi4_send_dma_ins/send_dma_idle ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_do_continue 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/send_do_continue_glue_set ),
        .Q(\^axi4_send_dma_ins/send_do_continue ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \axi4_send_dma_ins/send_do_continue_glue_set 
       (.I0(\^axi4_send_dma_ins/send_do_continue ),
        .I1(\axi4_send_dma_ins/Mcompar_n0176_cy [7]),
        .I2(\axi4_send_dma_ins/send_state_FSM_FFd2-In21 ),
        .O(\^axi4_send_dma_ins/send_do_continue_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_do_message 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_do_message_queue_do_message_MUX_714_o ),
        .Q(\^axi4_send_dma_ins/send_do_message ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [0]),
        .Q(\axi4_send_dma_ins/send_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [1]),
        .Q(\axi4_send_dma_ins/send_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [10]),
        .Q(\axi4_send_dma_ins/send_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [11]),
        .Q(\axi4_send_dma_ins/send_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [12]),
        .Q(\axi4_send_dma_ins/send_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [13]),
        .Q(\axi4_send_dma_ins/send_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [14]),
        .Q(\axi4_send_dma_ins/send_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [2]),
        .Q(\axi4_send_dma_ins/send_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [3]),
        .Q(\axi4_send_dma_ins/send_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [4]),
        .Q(\axi4_send_dma_ins/send_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [5]),
        .Q(\axi4_send_dma_ins/send_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [6]),
        .Q(\axi4_send_dma_ins/send_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [7]),
        .Q(\axi4_send_dma_ins/send_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [8]),
        .Q(\axi4_send_dma_ins/send_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_end_offset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_end_offset[14]_queue_end_offset[14]_mux_111_OUT [9]),
        .Q(\axi4_send_dma_ins/send_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_hold 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo ),
        .Q(\^axi4_send_dma_ins/send_hold ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___260___axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]2 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [0]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [0]),
        .I5(\axi4_send_dma_ins/queue_first_length [0]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[10]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [10]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [10]),
        .I5(\axi4_send_dma_ins/queue_first_length [10]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[1]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [1]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [1]),
        .I5(\axi4_send_dma_ins/queue_first_length [1]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[2]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [2]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [2]),
        .I5(\axi4_send_dma_ins/queue_first_length [2]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[3]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [3]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [3]),
        .I5(\axi4_send_dma_ins/queue_first_length [3]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[4]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [4]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [4]),
        .I5(\axi4_send_dma_ins/queue_first_length [4]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[5]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [5]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [5]),
        .I5(\axi4_send_dma_ins/queue_first_length [5]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[6]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [6]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [6]),
        .I5(\axi4_send_dma_ins/queue_first_length [6]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[7]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [7]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [7]),
        .I5(\axi4_send_dma_ins/queue_first_length [7]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[8]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [8]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [8]),
        .I5(\axi4_send_dma_ins/queue_first_length [8]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFDDD5DD8A888088)) 
    \axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[9]1 
       (.I0(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1 ),
        .I1(\axi4_send_dma_ins/wr_first_length [9]),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I4(\axi4_send_dma_ins/piping_first_length [9]),
        .I5(\axi4_send_dma_ins/queue_first_length [9]),
        .O(\axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT [9]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [0]),
        .Q(\axi4_send_dma_ins/send_length [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [1]),
        .Q(\axi4_send_dma_ins/send_length [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [10]),
        .Q(\axi4_send_dma_ins/send_length [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [2]),
        .Q(\axi4_send_dma_ins/send_length [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [3]),
        .Q(\axi4_send_dma_ins/send_length [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [4]),
        .Q(\axi4_send_dma_ins/send_length [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [5]),
        .Q(\axi4_send_dma_ins/send_length [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [6]),
        .Q(\axi4_send_dma_ins/send_length [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [7]),
        .Q(\axi4_send_dma_ins/send_length [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [8]),
        .Q(\axi4_send_dma_ins/send_length [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_length_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\axi4_send_dma_ins/_n1121 [9]),
        .Q(\axi4_send_dma_ins/send_length [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [0]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [1]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [2]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [3]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [4]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [5]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [6]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [7]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [8]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_Address_DWlsbs_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/n0545 [9]),
        .Q(\axi4_send_dma_ins/send_next_Address_DWlsbs [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [0]),
        .Q(\axi4_send_dma_ins/send_next_length [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [1]),
        .Q(\axi4_send_dma_ins/send_next_length [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [10]),
        .Q(\axi4_send_dma_ins/send_next_length [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [2]),
        .Q(\axi4_send_dma_ins/send_next_length [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [3]),
        .Q(\axi4_send_dma_ins/send_next_length [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [4]),
        .Q(\axi4_send_dma_ins/send_next_length [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [5]),
        .Q(\axi4_send_dma_ins/send_next_length [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [6]),
        .Q(\axi4_send_dma_ins/send_next_length [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [7]),
        .Q(\axi4_send_dma_ins/send_next_length [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [8]),
        .Q(\axi4_send_dma_ins/send_next_length [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [9]),
        .Q(\axi4_send_dma_ins/send_next_length [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [0]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [1]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [10]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [2]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [3]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [4]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [5]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [6]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [7]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [8]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unbounded_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT [9]),
        .Q(\axi4_send_dma_ins/send_next_length_unbounded [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [0]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [1]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [10]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [11]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [12]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [13]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [14]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_15 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [15]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [2]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [3]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [4]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [5]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [6]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [7]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [8]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_next_length_unmaxed_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_send_transmitted_DWs[15]_sub_115_OUT [9]),
        .Q(\axi4_send_dma_ins/send_next_length_unmaxed [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo10 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo11 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo12 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo13 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo14 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo15 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo2 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo3 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo4 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo5 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo6 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo7 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo8 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo9 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff1 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff10 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff11 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff12 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff13 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff14 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff15 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff2 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff3 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff4 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff5 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff6 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff7 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff8 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_from_fifo_backoff_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1072_inv ),
        .D(\axi4_send_dma_ins/Mcount_send_read_from_fifo_backoff9 ),
        .Q(\axi4_send_dma_ins/send_read_from_fifo_backoff [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_read_no_more 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1055_inv ),
        .D(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .Q(\^axi4_send_dma_ins/send_read_no_more ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_state_FSM_FFd1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/send_state_FSM_FFd1-In ),
        .Q(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAA80AA80FFFFAA80)) 
    \axi4_send_dma_ins/send_state_FSM_FFd1-In 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_do_continue ),
        .I2(\axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o ),
        .I3(N6),
        .I4(\axi4_send_dma_ins/send_state_FSM_FFd1-In1 ),
        .I5(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\^axi4_send_dma_ins/send_state_FSM_FFd1-In ));
  (* PK_HLUTNM = "___XLNM___262___axi4_send_dma_ins/Mmux__n11111221" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \axi4_send_dma_ins/send_state_FSM_FFd1-In11 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I4(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/send_state_FSM_FFd1-In1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \axi4_send_dma_ins/send_state_FSM_FFd1-In_SW0 
       (.I0(\axi4_send_dma_ins/okwait [2]),
        .I1(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I2(\^axi4_send_dma_ins/inc_okwait ),
        .I3(\axi4_send_dma_ins/send_state_write_d [1]),
        .I4(\axi4_send_dma_ins/okwait [1]),
        .I5(\axi4_send_dma_ins/okwait [0]),
        .O(N6));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_state_FSM_FFd2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state_FSM_FFd2-In ),
        .Q(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___261___axi4_send_dma_ins/send_state_FSM_FFd2-In1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55545454)) 
    \axi4_send_dma_ins/send_state_FSM_FFd2-In1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/queue_valid ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .O(\^axi4_send_dma_ins/send_state_FSM_FFd2-In1 ));
  (* PK_HLUTNM = "___XLNM___550___Result[0]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \axi4_send_dma_ins/send_state_FSM_FFd2-In111 
       (.I0(\^axi4_send_dma_ins/M_AXI_AWVALID ),
        .I1(\axi4_send_dma_ins/send_state_write_d [1]),
        .I2(\^axi4_send_dma_ins/inc_okwait ),
        .O(\axi4_send_dma_ins/send_state_FSM_FFd2-In11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111111110101000)) 
    \axi4_send_dma_ins/send_state_FSM_FFd2-In211 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/fifo_wants_piping ),
        .I4(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I5(\^axi4_send_dma_ins/queue_valid ),
        .O(\axi4_send_dma_ins/send_state_FSM_FFd2-In21 ));
  (* PK_HLUTNM = "___XLNM___333___axi4_send_dma_ins/send_state_GND_9_o_GND_9_o_equal_17_o1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_send_dma_ins/send_state_FSM_FFd2-In22 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_do_message ),
        .O(\axi4_send_dma_ins/_n1036_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFF4F0FFFF04F0)) 
    \axi4_send_dma_ins/send_state_FSM_FFd2-In3 
       (.I0(\^messages_ins/message_ack ),
        .I1(\^axi4_send_dma_ins/send_do_message ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I4(\^axi4_send_dma_ins/send_state_FSM_FFd2-In1 ),
        .I5(N394),
        .O(\axi4_send_dma_ins/send_state_FSM_FFd2-In ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD555FFFFFFFF)) 
    \axi4_send_dma_ins/send_state_FSM_FFd2-In3_SW0 
       (.I0(\^axi4_send_dma_ins/send_do_continue ),
        .I1(\axi4_send_dma_ins/okwait [2]),
        .I2(\axi4_send_dma_ins/okwait [1]),
        .I3(\axi4_send_dma_ins/okwait [0]),
        .I4(\axi4_send_dma_ins/send_state_FSM_FFd2-In11 ),
        .I5(\axi4_send_dma_ins/pseudo_fifo_rd_do_stream_OR_133_o ),
        .O(N394));
  (* PK_HLUTNM = "___XLNM___333___axi4_send_dma_ins/send_state_GND_9_o_GND_9_o_equal_17_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/send_state_GND_9_o_GND_9_o_equal_17_o1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/GND_9_o_GND_9_o_equal_17_o ));
  (* PK_HLUTNM = "___XLNM___332___axi4_send_dma_ins/send_state_send_state[0]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi4_send_dma_ins/send_state_send_state[0]1 
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(\axi4_send_dma_ins/send_state ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_state_write_d_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(M_AXI_ACP_BREADY_w),
        .Q(\axi4_send_dma_ins/send_state_write_d [0]),
        .R(do_packet_w_inv));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_state_write_d_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/send_state_write_d [0]),
        .Q(\axi4_send_dma_ins/send_state_write_d [1]),
        .R(do_packet_w_inv));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [0]),
        .Q(\axi4_send_dma_ins/send_total_DWs [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [1]),
        .Q(\axi4_send_dma_ins/send_total_DWs [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [10]),
        .Q(\axi4_send_dma_ins/send_total_DWs [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [11]),
        .Q(\axi4_send_dma_ins/send_total_DWs [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [12]),
        .Q(\axi4_send_dma_ins/send_total_DWs [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [13]),
        .Q(\axi4_send_dma_ins/send_total_DWs [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [14]),
        .Q(\axi4_send_dma_ins/send_total_DWs [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [15]),
        .Q(\axi4_send_dma_ins/send_total_DWs [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [2]),
        .Q(\axi4_send_dma_ins/send_total_DWs [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [3]),
        .Q(\axi4_send_dma_ins/send_total_DWs [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [4]),
        .Q(\axi4_send_dma_ins/send_total_DWs [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [5]),
        .Q(\axi4_send_dma_ins/send_total_DWs [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [6]),
        .Q(\axi4_send_dma_ins/send_total_DWs [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [7]),
        .Q(\axi4_send_dma_ins/send_total_DWs [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [8]),
        .Q(\axi4_send_dma_ins/send_total_DWs [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_total_DWs_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1002_inv ),
        .D(\axi4_send_dma_ins/send_total_DWs[15]_GND_9_o_mux_112_OUT [9]),
        .Q(\axi4_send_dma_ins/send_total_DWs [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[0]4 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[1]4 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[10]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[11]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[12]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[13]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[14]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[15]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[2]4 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[3]3 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[4]3 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[5]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[6]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[7]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[8]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/send_transmitted_DWs_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1100_inv ),
        .D(\Result[9]2 ),
        .Q(\axi4_send_dma_ins/send_transmitted_DWs [9]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/sendbuf_accepted 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1158_inv ),
        .D(\axi4_send_dma_ins/GND_9_o_GND_9_o_equal_19_o ),
        .Q(\^axi4_send_dma_ins/sendbuf_accepted ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/sendbuf_done 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/wr_state[1]_GND_9_o_Mux_80_o ),
        .Q(\^axi4_send_dma_ins/sendbuf_done ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___480___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[0]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[0]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [2]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [0]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [0]));
  (* PK_HLUTNM = "___XLNM___311___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[10]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[10]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [12]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [10]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [10]));
  (* PK_HLUTNM = "___XLNM___312___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[13]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[11]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [13]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [11]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [11]));
  (* PK_HLUTNM = "___XLNM___311___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[10]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[12]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [14]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [12]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [12]));
  (* PK_HLUTNM = "___XLNM___312___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[13]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[13]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [13]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [13]));
  (* PK_HLUTNM = "___XLNM___480___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[0]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[1]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [3]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [1]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [1]));
  (* PK_HLUTNM = "___XLNM___318___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[2]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[2]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [4]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [2]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [2]));
  (* PK_HLUTNM = "___XLNM___317___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[3]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[3]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [5]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [3]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [3]));
  (* PK_HLUTNM = "___XLNM___318___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[2]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[4]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [6]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [4]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [4]));
  (* PK_HLUTNM = "___XLNM___317___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[3]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[5]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [7]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [5]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [5]));
  (* PK_HLUTNM = "___XLNM___316___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[6]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[6]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [8]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [6]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [6]));
  (* PK_HLUTNM = "___XLNM___315___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[7]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[7]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [9]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [7]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [7]));
  (* PK_HLUTNM = "___XLNM___316___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[6]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[8]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [10]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [8]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [8]));
  (* PK_HLUTNM = "___XLNM___315___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[7]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[9]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_start_offset [11]),
        .I2(\wr_arbiter_ins/sendbuf_start_offset [9]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [9]));
  (* PK_HLUTNM = "___XLNM___313___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[12]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[10]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [6]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [4]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [4]));
  (* PK_HLUTNM = "___XLNM___314___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[13]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[11]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [5]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [3]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [3]));
  (* PK_HLUTNM = "___XLNM___313___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[12]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[12]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [4]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [2]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [2]));
  (* PK_HLUTNM = "___XLNM___314___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[13]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[13]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [3]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [1]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [1]));
  (* PK_HLUTNM = "___XLNM___481___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[14]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[14]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [2]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [0]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [0]));
  (* PK_HLUTNM = "___XLNM___319___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[1]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[1]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [13]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [13]));
  (* PK_HLUTNM = "___XLNM___320___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[4]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[2]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [14]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [12]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [12]));
  (* PK_HLUTNM = "___XLNM___319___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[1]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[3]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [13]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [11]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [11]));
  (* PK_HLUTNM = "___XLNM___320___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[4]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[4]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [12]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [10]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [10]));
  (* PK_HLUTNM = "___XLNM___321___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[7]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[5]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [11]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [9]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [9]));
  (* PK_HLUTNM = "___XLNM___322___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[8]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[6]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [10]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [8]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [8]));
  (* PK_HLUTNM = "___XLNM___321___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[7]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[7]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [9]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [7]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [7]));
  (* PK_HLUTNM = "___XLNM___322___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[8]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[8]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [8]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [6]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [6]));
  (* PK_HLUTNM = "___XLNM___481___axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[14]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[9]1 
       (.I0(\wr_arbiter_ins/sendbuf_format ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [7]),
        .I2(\wr_arbiter_ins/sendbuf_end_offset [5]),
        .O(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [5]));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/sendbuf_rden 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/_n0909_inv4 ),
        .Q(\^axi4_send_dma_ins/sendbuf_rden ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[0]3 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[1]3 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[10]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[11]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[12]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[13]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[14]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[15]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[2]3 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[3]2 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[4]2 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[5]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[6]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[7]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[8]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_DWs_sent_to_fifo_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0917_inv ),
        .D(\Result[9]1 ),
        .Q(\axi4_send_dma_ins/wr_DWs_sent_to_fifo [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_channel_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_channel [0]),
        .Q(\axi4_send_dma_ins/wr_channel [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_channel_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_channel [1]),
        .Q(\axi4_send_dma_ins/wr_channel [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_channel_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_channel [2]),
        .Q(\axi4_send_dma_ins/wr_channel [2]),
        .R(1'b0));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \axi4_send_dma_ins/wr_clear 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n1173_inv ),
        .D(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .Q(\^axi4_send_dma_ins/wr_clear ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_do_message 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0871 ),
        .Q(\^axi4_send_dma_ins/wr_do_message ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [0]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [1]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [10]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [11]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [12]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [13]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/_n1201 ),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [2]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [3]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [4]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [5]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [6]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [7]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [8]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_DWoffset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT [9]),
        .Q(\axi4_send_dma_ins/wr_end_DWoffset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [0]),
        .Q(\axi4_send_dma_ins/wr_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [1]),
        .Q(\axi4_send_dma_ins/wr_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [10]),
        .Q(\axi4_send_dma_ins/wr_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [11]),
        .Q(\axi4_send_dma_ins/wr_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [12]),
        .Q(\axi4_send_dma_ins/wr_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [13]),
        .Q(\axi4_send_dma_ins/wr_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [14]),
        .Q(\axi4_send_dma_ins/wr_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [2]),
        .Q(\axi4_send_dma_ins/wr_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [3]),
        .Q(\axi4_send_dma_ins/wr_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [4]),
        .Q(\axi4_send_dma_ins/wr_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [5]),
        .Q(\axi4_send_dma_ins/wr_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [6]),
        .Q(\axi4_send_dma_ins/wr_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [7]),
        .Q(\axi4_send_dma_ins/wr_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [8]),
        .Q(\axi4_send_dma_ins/wr_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_end_offset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0870_inv ),
        .D(\axi4_send_dma_ins/_n0860 [9]),
        .Q(\axi4_send_dma_ins/wr_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length ),
        .Q(\axi4_send_dma_ins/wr_first_length [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length1 ),
        .Q(\axi4_send_dma_ins/wr_first_length [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length10 ),
        .Q(\axi4_send_dma_ins/wr_first_length [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length2 ),
        .Q(\axi4_send_dma_ins/wr_first_length [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length3 ),
        .Q(\axi4_send_dma_ins/wr_first_length [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length4 ),
        .Q(\axi4_send_dma_ins/wr_first_length [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length5 ),
        .Q(\axi4_send_dma_ins/wr_first_length [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length6 ),
        .Q(\axi4_send_dma_ins/wr_first_length [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length7 ),
        .Q(\axi4_send_dma_ins/wr_first_length [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length8 ),
        .Q(\axi4_send_dma_ins/wr_first_length [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_first_length_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_first_length9 ),
        .Q(\axi4_send_dma_ins/wr_first_length [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_flushanyhow 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\^wr_arbiter_ins/sendbuf_flushanyhow ),
        .Q(\^axi4_send_dma_ins/wr_flushanyhow ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_format_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_format ),
        .Q(\axi4_send_dma_ins/wr_format ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_guard_apply 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0931_inv ),
        .D(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .Q(\^axi4_send_dma_ins/wr_guard_apply ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset ),
        .Q(\axi4_send_dma_ins/wr_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset1 ),
        .Q(\axi4_send_dma_ins/wr_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset10 ),
        .Q(\axi4_send_dma_ins/wr_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset11 ),
        .Q(\axi4_send_dma_ins/wr_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset12 ),
        .Q(\axi4_send_dma_ins/wr_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset13 ),
        .Q(\axi4_send_dma_ins/wr_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset14 ),
        .Q(\axi4_send_dma_ins/wr_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset15 ),
        .Q(\axi4_send_dma_ins/wr_offset [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset2 ),
        .Q(\axi4_send_dma_ins/wr_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset3 ),
        .Q(\axi4_send_dma_ins/wr_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset4 ),
        .Q(\axi4_send_dma_ins/wr_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset5 ),
        .Q(\axi4_send_dma_ins/wr_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset6 ),
        .Q(\axi4_send_dma_ins/wr_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset7 ),
        .Q(\axi4_send_dma_ins/wr_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset8 ),
        .Q(\axi4_send_dma_ins/wr_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0898_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset9 ),
        .Q(\axi4_send_dma_ins/wr_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard1 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard2 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard3 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard4 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard5 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard6 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard7 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard8 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_guard_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0942_inv ),
        .D(\axi4_send_dma_ins/Mcount_wr_offset_guard9 ),
        .Q(\axi4_send_dma_ins/wr_offset_guard [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [0]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [1]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [10]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [11]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [12]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [13]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [14]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [2]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [3]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [4]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [5]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [6]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [7]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [8]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_offset_minus1_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0887_inv ),
        .D(\axi4_send_dma_ins/wr_offset [9]),
        .Q(\axi4_send_dma_ins/wr_offset_minus1 [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [0]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [1]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [2]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [3]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [4]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [5]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [6]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_report_bufno_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\wr_arbiter_ins/sendbuf_report_bufno [7]),
        .Q(\axi4_send_dma_ins/wr_report_bufno [7]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___349___axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[15:0]14" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset[14] 
       (.I0(\axi4_send_dma_ins/wr_end_DWoffset [13]),
        .I1(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .I2(\axi4_send_dma_ins/wr_end_DWoffset [14]),
        .I3(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .I4(N0),
        .O(\axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axi4_send_dma_ins/wr_start_DWoffset[14]_wr_end_DWoffset[14]_SW0 
       (.I0(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .I1(\axi4_send_dma_ins/wr_end_DWoffset [11]),
        .I2(\axi4_send_dma_ins/wr_start_DWoffset [10]),
        .I3(\axi4_send_dma_ins/wr_end_DWoffset [10]),
        .I4(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .I5(\axi4_send_dma_ins/wr_end_DWoffset [12]),
        .O(N0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [0]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [1]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [10]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [11]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [12]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [13]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/_n1190 ),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [2]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [3]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [4]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [5]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [6]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [7]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [8]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_start_DWoffset_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/_n0973_inv ),
        .D(\axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT [9]),
        .Q(\axi4_send_dma_ins/wr_start_DWoffset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_state_FSM_FFd1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/wr_state_FSM_FFd1-In ),
        .Q(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  MUXF7 \axi4_send_dma_ins/wr_state_FSM_FFd1-In3 
       (.I0(N428),
        .I1(N429),
        .O(\axi4_send_dma_ins/wr_state_FSM_FFd1-In ),
        .S(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDDD5888088808880)) 
    \axi4_send_dma_ins/wr_state_FSM_FFd1-In3_F 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\axi4_send_dma_ins/wr_offset[15]_GND_9_o_equal_49_o ),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .I4(\^wr_arbiter_ins/sendbuf_flushonly ),
        .I5(\^wr_arbiter_ins/sendbuf_req ),
        .O(N428));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h3332BBB2)) 
    \axi4_send_dma_ins/wr_state_FSM_FFd1-In3_G 
       (.I0(\^axi4_send_dma_ins/queue_valid ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I4(\^axi4_send_dma_ins/piping ),
        .O(N429));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_state_FSM_FFd2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/wr_state_FSM_FFd2-In ),
        .Q(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___259___axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_AND_81_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \axi4_send_dma_ins/wr_state_FSM_FFd2-In1 
       (.I0(\^axi4_send_dma_ins/piping ),
        .I1(\^axi4_send_dma_ins/queue_valid ),
        .I2(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I3(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(\^axi4_send_dma_ins/wr_state_FSM_FFd2-In1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA2A2B3A2)) 
    \axi4_send_dma_ins/wr_state_FSM_FFd2-In2 
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/wr_state_FSM_FFd1 ),
        .I2(\^axi4_send_dma_ins/wr_state_FSM_FFd2-In1 ),
        .I3(\^wr_arbiter_ins/sendbuf_req ),
        .I4(\^wr_arbiter_ins/sendbuf_flushonly ),
        .O(\axi4_send_dma_ins/wr_state_FSM_FFd2-In ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_0 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [0]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_1 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [1]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_10 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [10]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_11 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [11]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_12 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [12]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_13 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [13]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_14 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [14]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_15 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [15]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_2 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [2]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_3 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [3]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_4 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [4]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_5 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [5]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_6 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [6]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_7 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [7]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_8 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [8]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/wr_total_DWs_9 
       (.C(bus_clk_w),
        .CE(\^axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11 ),
        .D(\axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_mux_54_OUT [9]),
        .Q(\axi4_send_dma_ins/wr_total_DWs [9]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Eqn_0_mand1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [0]),
        .I1(bus_rst_n_w),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_0_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Eqn_1_mand1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [1]),
        .I1(bus_rst_n_w),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_1_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Eqn_2_mand1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [2]),
        .I1(bus_rst_n_w),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_2_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Eqn_3_mand1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [3]),
        .I1(bus_rst_n_w),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_3_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Eqn_4_mand1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [4]),
        .I1(bus_rst_n_w),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_4_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Eqn_5_mand1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [5]),
        .I1(bus_rst_n_w),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_5_mand1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Eqn_6_mand1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [6]),
        .I1(bus_rst_n_w),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_6_mand1 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_3_mand1 ,\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_2_mand1 ,\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_1_mand1 ,\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_0_mand1 }),
        .O({\axi4_send_dma_ins/xillybus_wr_fifo/Result[3]2 ,\axi4_send_dma_ins/xillybus_wr_fifo/Result[2]2 ,\axi4_send_dma_ins/xillybus_wr_fifo/Result[1]2 ,\axi4_send_dma_ins/xillybus_wr_fifo/Result[0]2 }),
        .S(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy[4]_CARRY4 
       (.CI(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy [3]),
        .CO({\NLW_axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy[4]_CARRY4_CO_UNCONNECTED [3:2],\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy [5:4]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_cy[4]_CARRY4_DI_UNCONNECTED [3],\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_6_mand1 ,\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_5_mand1 ,\^axi4_send_dma_ins/xillybus_wr_fifo/Eqn_4_mand1 }),
        .O({\axi4_send_dma_ins/xillybus_wr_fifo/Result [7],\axi4_send_dma_ins/xillybus_wr_fifo/Result[6]2 ,\axi4_send_dma_ins/xillybus_wr_fifo/Result[5]2 ,\axi4_send_dma_ins/xillybus_wr_fifo/Result[4]2 }),
        .S(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [7:4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[0] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/fifo_rd ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [0]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8828)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[1] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/fifo_rd ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8828)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[2] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [2]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/fifo_rd ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8828)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[3] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [3]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/fifo_rd ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8828)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[4] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [4]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/fifo_rd ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8828)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[5] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [5]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/fifo_rd ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8828)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[6] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [6]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/fifo_rd ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD7DD)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut[7] 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [7]),
        .I2(\axi4_send_dma_ins/fifo_rd ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_fifo_vacant_lut [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAA9AAAAAAA9AAA9A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_lut[0]1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .I1(\^axi4_send_dma_ins/send_hold ),
        .I2(\^axi4_send_dma_ins/do_stream ),
        .I3(\^axi4_send_dma_ins/send_read_no_more ),
        .I4(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .I5(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_lut ));
  (* PK_HLUTNM = "___XLNM___222___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[1]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .I2(\axi4_send_dma_ins/fifo_rd ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result[1]1 ));
  (* PK_HLUTNM = "___XLNM___222___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .I1(\axi4_send_dma_ins/fifo_rd ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]11 ));
  (* PK_HLUTNM = "___XLNM___134___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[3]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]12 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .I2(\axi4_send_dma_ins/fifo_rd ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result[2]1 ));
  (* PK_HLUTNM = "___XLNM___134___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[3]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[3]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .I2(\axi4_send_dma_ins/fifo_rd ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result[3]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[4]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .I2(\axi4_send_dma_ins/fifo_rd ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result[4]1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[5]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]11 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result[5]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[6]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_xor[2]11 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result[6]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6A556A6A6A6A6A6A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_lut[0]1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .I1(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ),
        .I2(\^axi4_send_dma_ins/wr_clear ),
        .I3(\^wr_arbiter_ins/sendbuf_nodata ),
        .I4(\axi4_send_dma_ins/rden_d [3]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [3]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_lut ));
  (* PK_HLUTNM = "___XLNM___223___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[1]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [1]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result [1]));
  (* PK_HLUTNM = "___XLNM___223___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]11 ));
  (* PK_HLUTNM = "___XLNM___135___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[3]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]12 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [2]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result [2]));
  (* PK_HLUTNM = "___XLNM___135___axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[3]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[3]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [3]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [1]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[4]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [4]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [1]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [3]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[5]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [5]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]11 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [3]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [4]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[6]11 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_xor[2]11 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [3]),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [4]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [5]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Result [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555540404044)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_BE[3]_GND_10_o_mux_46_OUT21 
       (.I0(\^axi4_send_dma_ins/wr_clear ),
        .I1(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW ),
        .I2(\axi4_send_dma_ins/wr_format ),
        .I3(\axi4_send_dma_ins/wr_offset [0]),
        .I4(\axi4_send_dma_ins/wr_offset [1]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [0]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555540404440)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_BE[3]_GND_10_o_mux_46_OUT41 
       (.I0(\^axi4_send_dma_ins/wr_clear ),
        .I1(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW ),
        .I2(\axi4_send_dma_ins/wr_format ),
        .I3(\axi4_send_dma_ins/wr_offset [0]),
        .I4(\axi4_send_dma_ins/wr_offset [1]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555540404440)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_BE[3]_GND_10_o_mux_46_OUT61 
       (.I0(\^axi4_send_dma_ins/wr_clear ),
        .I1(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW ),
        .I2(\axi4_send_dma_ins/wr_format ),
        .I3(\axi4_send_dma_ins/wr_offset [1]),
        .I4(\axi4_send_dma_ins/wr_offset [0]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555544404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_BE[3]_GND_10_o_mux_46_OUT81 
       (.I0(\^axi4_send_dma_ins/wr_clear ),
        .I1(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW ),
        .I2(\axi4_send_dma_ins/wr_format ),
        .I3(\axi4_send_dma_ins/wr_offset [0]),
        .I4(\axi4_send_dma_ins/wr_offset [1]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [3]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [3]));
  (* PK_HLUTNM = "___XLNM___191___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_PWR_13_o_wide_mux_38_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_PWR_13_o_wide_mux_38_OUT11 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_format ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [0]));
  (* PK_HLUTNM = "___XLNM___191___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_PWR_13_o_wide_mux_38_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_PWR_13_o_wide_mux_38_OUT21 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_format ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [1]));
  (* PK_HLUTNM = "___XLNM___236___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_PWR_13_o_wide_mux_38_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_PWR_13_o_wide_mux_38_OUT31 
       (.I0(\axi4_send_dma_ins/wr_offset [1]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_format ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [2]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT101 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [4]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [4]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT10 ));
  (* PK_HLUTNM = "___XLNM___198___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT10_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT102 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [20]),
        .I3(\wr_arbiter_ins/sendbuf_data [12]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT10 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [4]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT121 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [5]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [5]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT12 ));
  (* PK_HLUTNM = "___XLNM___199___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT122 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [21]),
        .I3(\wr_arbiter_ins/sendbuf_data [13]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT12 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [5]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT141 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [6]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [6]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT14 ));
  (* PK_HLUTNM = "___XLNM___200___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT14_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT142 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [22]),
        .I3(\wr_arbiter_ins/sendbuf_data [14]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT14 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [6]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT161 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [7]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [7]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT16 ));
  (* PK_HLUTNM = "___XLNM___201___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT162 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [23]),
        .I3(\wr_arbiter_ins/sendbuf_data [15]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT16 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT21 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [0]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [0]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT2 ));
  (* PK_HLUTNM = "___XLNM___202___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT2_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT22 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [16]),
        .I3(\wr_arbiter_ins/sendbuf_data [8]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT2 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [0]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT41 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [1]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT4 ));
  (* PK_HLUTNM = "___XLNM___203___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT42 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [17]),
        .I3(\wr_arbiter_ins/sendbuf_data [9]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT4 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT61 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [2]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT6 ));
  (* PK_HLUTNM = "___XLNM___204___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT6_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT62 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [18]),
        .I3(\wr_arbiter_ins/sendbuf_data [10]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT6 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [2]));
  (* PK_HLUTNM = "___XLNM___197___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT81" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT81 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [3]),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\wr_arbiter_ins/sendbuf_data [3]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT8 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT82 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [19]),
        .I3(\wr_arbiter_ins/sendbuf_data [11]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT8 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEAEAEA55404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT10 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\wr_arbiter_ins/sendbuf_data [4]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [4]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ),
        .I5(N282),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [4]));
  (* PK_HLUTNM = "___XLNM___298___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT1041" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT1031 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ));
  (* PK_HLUTNM = "___XLNM___298___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT1041" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT1041 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ));
  (* PK_HLUTNM = "___XLNM___198___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT10_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT10_SW0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\wr_arbiter_ins/sendbuf_data [20]),
        .I2(\wr_arbiter_ins/sendbuf_data [12]),
        .O(N282));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEAEAEA55404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT12 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\wr_arbiter_ins/sendbuf_data [5]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [5]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ),
        .I5(N280),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [5]));
  (* PK_HLUTNM = "___XLNM___199___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT12_SW0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\wr_arbiter_ins/sendbuf_data [21]),
        .I2(\wr_arbiter_ins/sendbuf_data [13]),
        .O(N280));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEAEAEA55404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT14 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\wr_arbiter_ins/sendbuf_data [6]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [6]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ),
        .I5(N278),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [6]));
  (* PK_HLUTNM = "___XLNM___200___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT14_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT14_SW0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\wr_arbiter_ins/sendbuf_data [22]),
        .I2(\wr_arbiter_ins/sendbuf_data [14]),
        .O(N278));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEAEAEA55404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT16 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\wr_arbiter_ins/sendbuf_data [7]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [7]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ),
        .I5(N276),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [7]));
  (* PK_HLUTNM = "___XLNM___201___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT16_SW0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\wr_arbiter_ins/sendbuf_data [23]),
        .I2(\wr_arbiter_ins/sendbuf_data [15]),
        .O(N276));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEAEAEA55404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT2 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\wr_arbiter_ins/sendbuf_data [0]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [0]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ),
        .I5(N274),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [0]));
  (* PK_HLUTNM = "___XLNM___202___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT2_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT2_SW0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\wr_arbiter_ins/sendbuf_data [16]),
        .I2(\wr_arbiter_ins/sendbuf_data [8]),
        .O(N274));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEAEAEA55404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT4 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\wr_arbiter_ins/sendbuf_data [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [1]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ),
        .I5(N272),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [1]));
  (* PK_HLUTNM = "___XLNM___203___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT4_SW0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\wr_arbiter_ins/sendbuf_data [17]),
        .I2(\wr_arbiter_ins/sendbuf_data [9]),
        .O(N272));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFEAEAEA55404040)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT6 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\wr_arbiter_ins/sendbuf_data [2]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT104 ),
        .I3(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [2]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT103 ),
        .I5(N270),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [2]));
  (* PK_HLUTNM = "___XLNM___204___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT6_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT6_SW0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\wr_arbiter_ins/sendbuf_data [18]),
        .I2(\wr_arbiter_ins/sendbuf_data [10]),
        .O(N270));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT8 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [11]),
        .I3(\wr_arbiter_ins/sendbuf_data [19]),
        .I4(N398),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [3]));
  (* PK_HLUTNM = "___XLNM___197___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT81" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT8_SW1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [3]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .I3(\wr_arbiter_ins/sendbuf_data [3]),
        .O(N398));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT10 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [28]),
        .I3(N250),
        .I4(\wr_arbiter_ins/sendbuf_data [4]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [4]));
  (* PK_HLUTNM = "___XLNM___131___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT1011" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h888D)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT1011 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .I3(\axi4_send_dma_ins/wr_offset [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ));
  (* PK_HLUTNM = "___XLNM___300___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT10_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [4]),
        .O(N250));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT12 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [29]),
        .I3(N248),
        .I4(\wr_arbiter_ins/sendbuf_data [5]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [5]));
  (* PK_HLUTNM = "___XLNM___300___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT12_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [5]),
        .O(N248));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT14 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [30]),
        .I3(N246),
        .I4(\wr_arbiter_ins/sendbuf_data [6]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [6]));
  (* PK_HLUTNM = "___XLNM___301___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT14_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [6]),
        .O(N246));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT16 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [31]),
        .I3(N244),
        .I4(\wr_arbiter_ins/sendbuf_data [7]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [7]));
  (* PK_HLUTNM = "___XLNM___301___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT16_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [7]),
        .O(N244));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT2 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [24]),
        .I3(N242),
        .I4(\wr_arbiter_ins/sendbuf_data [0]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [0]));
  (* PK_HLUTNM = "___XLNM___304___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT2_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [0]),
        .O(N242));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT4 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [25]),
        .I3(N240),
        .I4(\wr_arbiter_ins/sendbuf_data [1]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [1]));
  (* PK_HLUTNM = "___XLNM___304___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT4_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [1]),
        .O(N240));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT6 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [26]),
        .I3(N238),
        .I4(\wr_arbiter_ins/sendbuf_data [2]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [2]));
  (* PK_HLUTNM = "___XLNM___305___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT8_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT6_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [2]),
        .O(N238));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF207520752075)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT8 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [27]),
        .I3(N236),
        .I4(\wr_arbiter_ins/sendbuf_data [3]),
        .I5(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT101 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [3]));
  (* PK_HLUTNM = "___XLNM___305___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT8_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT8_SW0 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [3]),
        .O(N236));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT10 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [28]),
        .I3(N262),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [4]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [4]));
  (* PK_HLUTNM = "___XLNM___131___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT1011" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h40EA)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT1011 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\axi4_send_dma_ins/wr_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset [1]),
        .I3(\^axi4_slave_ins/host_is_little_endian ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ));
  (* PK_HLUTNM = "___XLNM___303___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT10_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [4]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N262));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT12 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [29]),
        .I3(N264),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [5]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [5]));
  (* PK_HLUTNM = "___XLNM___302___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT12_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [5]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N264));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT14 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [30]),
        .I3(N266),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [6]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [6]));
  (* PK_HLUTNM = "___XLNM___302___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT14_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [6]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N266));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT16 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [31]),
        .I3(N260),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [7]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [7]));
  (* PK_HLUTNM = "___XLNM___303___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT16_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [7]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N260));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT2 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [24]),
        .I3(N258),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [0]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [0]));
  (* PK_HLUTNM = "___XLNM___307___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT2_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N258));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT4 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [25]),
        .I3(N256),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [1]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [1]));
  (* PK_HLUTNM = "___XLNM___307___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT4_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [1]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N256));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT6 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [26]),
        .I3(N254),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [2]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [2]));
  (* PK_HLUTNM = "___XLNM___308___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT8_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT6_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [2]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N254));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT8 
       (.I0(\axi4_send_dma_ins/wr_format ),
        .I1(\^axi4_slave_ins/host_is_little_endian ),
        .I2(\wr_arbiter_ins/sendbuf_data [27]),
        .I3(N252),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT101 ),
        .I5(\wr_arbiter_ins/sendbuf_data [3]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [3]));
  (* PK_HLUTNM = "___XLNM___308___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT8_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT8_SW0 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [3]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset [0]),
        .O(N252));
  (* PK_HLUTNM = "___XLNM___231___axi4_send_dma_ins/xillybus_wr_fifo/_n01921" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/_n01891 
       (.I0(\^wr_arbiter_ins/sendbuf_nodata ),
        .I1(\^axi4_send_dma_ins/wr_clear ),
        .I2(bus_rst_n_w),
        .I3(\axi4_send_dma_ins/rden_d [3]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [3]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/_n0189 ));
  (* PK_HLUTNM = "___XLNM___231___axi4_send_dma_ins/xillybus_wr_fifo/_n01921" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/_n01921 
       (.I0(bus_rst_n_w),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/_n0192 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv1 
       (.I0(\^axi4_send_dma_ins/send_hold ),
        .I1(\^axi4_send_dma_ins/send_read_no_more ),
        .I2(\^axi4_send_dma_ins/do_stream ),
        .I3(bus_rst_n_w),
        .I4(\^axi4_send_dma_ins/M_AXI_WVALID ),
        .I5(\^axi4_acp_tx_bridge_ins/M_AXI_WREADY ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ));
  (* PK_HLUTNM = "___XLNM___328___axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv1 
       (.I0(\^wr_arbiter_ins/sendbuf_nodata ),
        .I1(\axi4_send_dma_ins/rden_d [3]),
        .I2(bus_rst_n_w),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ));
  (* PK_HLUTNM = "___XLNM___328___axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv1 
       (.I0(\axi4_send_dma_ins/rden_d [3]),
        .I1(\^wr_arbiter_ins/sendbuf_nodata ),
        .I2(\^axi4_send_dma_ins/wr_clear ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[31]_wide_mux_37_OUT [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[23]_wide_mux_36_OUT [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[7]_wide_mux_34_OUT [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [7]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___258___axi4_send_dma_ins/xillybus_wr_fifo/fifo_newDW1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_newDW1 
       (.I0(\axi4_send_dma_ins/rden_d [3]),
        .I1(\^wr_arbiter_ins/sendbuf_nodata ),
        .I2(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ),
        .O(\axi4_send_dma_ins/fifo_newDW ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_10 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_11 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_12 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_13 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_14 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_15 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_16 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_17 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_18 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_19 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_20 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_21 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_22 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_23 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_24 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_25 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_26 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_27 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_28 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_29 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_30 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_31 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_4 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_5 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_6 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_7 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_8 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data_9 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_rd_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[0]2 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[1]2 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[2]2 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[3]2 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[4]2 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[5]2 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[6]2 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result [7]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_vacant [7]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___103___axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance1 
       (.I0(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ),
        .I1(\^axi4_send_dma_ins/wr_clear ),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/rden_d [3]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [3]),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW_glue_set ),
        .Q(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___103___axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_advance1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h20222722)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW_glue_set 
       (.I0(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW ),
        .I1(\^axi4_send_dma_ins/wr_clear ),
        .I2(\^wr_arbiter_ins/sendbuf_nodata ),
        .I3(\axi4_send_dma_ins/rden_d [3]),
        .I4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [3]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_dirtyDW_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en_0 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [0]),
        .R(\axi4_send_dma_ins/xillybus_wr_fifo/_n0192 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en_1 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [1]),
        .R(\axi4_send_dma_ins/xillybus_wr_fifo/_n0192 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en_2 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [2]),
        .R(\axi4_send_dma_ins/xillybus_wr_fifo/_n0192 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en_3 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [3]),
        .R(\axi4_send_dma_ins/xillybus_wr_fifo/_n0192 ));
  (* PK_HLUTNM = "___XLNM___488___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX11111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1011 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N43 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N49 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [2]));
  (* PK_HLUTNM = "___XLNM___485___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1101 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N7 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N131 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [0]));
  (* PK_HLUTNM = "___XLNM___485___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N8 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N141 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [1]));
  (* PK_HLUTNM = "___XLNM___488___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX11111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX11111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N53 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N59 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [3]));
  (* PK_HLUTNM = "___XLNM___489___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1311" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1211 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N54 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N60 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [4]));
  (* PK_HLUTNM = "___XLNM___489___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1311" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1311 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N55 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N61 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [5]));
  (* PK_HLUTNM = "___XLNM___490___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1411 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N64 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N68 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [6]));
  (* PK_HLUTNM = "___XLNM___490___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1511 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N65 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N69 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [7]));
  (* PK_HLUTNM = "___XLNM___491___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1611" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1611 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N75 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N81 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [0]));
  (* PK_HLUTNM = "___XLNM___492___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1911" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1711 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N76 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N82 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [1]));
  (* PK_HLUTNM = "___XLNM___491___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1611" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1811 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N77 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N83 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [2]));
  (* PK_HLUTNM = "___XLNM___492___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1911" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX1911 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N87 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N93 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [3]));
  (* PK_HLUTNM = "___XLNM___493___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2011 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N88 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N94 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [4]));
  (* PK_HLUTNM = "___XLNM___487___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX21111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N9 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N151 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [2]));
  (* PK_HLUTNM = "___XLNM___487___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX21111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX21111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N89 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N95 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [5]));
  (* PK_HLUTNM = "___XLNM___493___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2211 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N98 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N102 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [6]));
  (* PK_HLUTNM = "___XLNM___494___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2311 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N99 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N103 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram1 [7]));
  (* PK_HLUTNM = "___XLNM___494___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2411 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N109 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N115 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [0]));
  (* PK_HLUTNM = "___XLNM___495___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2611" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2511 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N110 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N116 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [1]));
  (* PK_HLUTNM = "___XLNM___495___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2611" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2611 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N1111 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N117 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [2]));
  (* PK_HLUTNM = "___XLNM___496___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2811" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2711 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N1211 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N127 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [3]));
  (* PK_HLUTNM = "___XLNM___496___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2811" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2811 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N122 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N128 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [4]));
  (* PK_HLUTNM = "___XLNM___500___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX3011" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX2911 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N123 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N129 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [5]));
  (* PK_HLUTNM = "___XLNM___500___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX3011" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX3011 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N132 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N136 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [6]));
  (* PK_HLUTNM = "___XLNM___486___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX31111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX3111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N19 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N25 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [3]));
  (* PK_HLUTNM = "___XLNM___486___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX31111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX31111 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N133 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N137 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram0 [7]));
  (* PK_HLUTNM = "___XLNM___497___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX411 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N20 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N26 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [4]));
  (* PK_HLUTNM = "___XLNM___497___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX511 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N21 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N27 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [5]));
  (* PK_HLUTNM = "___XLNM___498___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX711" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX611 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N30 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N34 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [6]));
  (* PK_HLUTNM = "___XLNM___498___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX711" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX711 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N31 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N35 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram3 [7]));
  (* PK_HLUTNM = "___XLNM___499___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX911" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX811 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N41 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N47 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [0]));
  (* PK_HLUTNM = "___XLNM___499___axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX911" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/inst_LPM_MUX911 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/N42 ),
        .I2(\axi4_send_dma_ins/xillybus_wr_fifo/N48 ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_drd_ram2 [1]));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N109 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N110 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N1111 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N115 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N116 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N117 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N1211 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N122 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N123 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N127 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N128 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N129 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N132 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N133 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N136 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram0 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N137 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N75 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N76 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N77 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N81 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N82 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N83 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N87 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N88 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N89 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N93 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N94 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N95 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N98 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N99 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N102 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram1 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N103 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N41 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N42 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N43 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N47 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N48 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N49 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N53 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N54 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N55 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N59 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N60 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N61 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N64 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N65 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N68 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N69 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N7 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N8 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N9 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [0]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [1]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N131 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N141 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N151 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N19 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N20 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N21 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4 
       (.ADDRA(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRB(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRC(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5:0]),
        .ADDRD(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5:0]),
        .DIA(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [3]),
        .DIB(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [4]),
        .DIC(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\axi4_send_dma_ins/xillybus_wr_fifo/N25 ),
        .DOB(\axi4_send_dma_ins/xillybus_wr_fifo/N26 ),
        .DOC(\axi4_send_dma_ins/xillybus_wr_fifo/N27 ),
        .DOD(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N30 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N31 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [6]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N34 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1 ));
  (* XSTLIB *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62 
       (.A0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .A1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .A2(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .A3(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .A4(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .A5(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram3 [7]),
        .DPO(\axi4_send_dma_ins/xillybus_wr_fifo/N35 ),
        .DPRA0(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .DPRA1(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .DPRA2(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .DPRA3(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .DPRA4(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .DPRA5(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .SPO(\NLW_axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_rd_pointer_lut ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[1]1 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[2]1 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[3]1 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[4]1 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[5]1 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result[6]1 ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/rd_pointer [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_BE_0 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_BE_1 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_BE_2 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_BE_3 
       (.C(bus_clk_w),
        .CE(\axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv ),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE[3]_GND_10_o_mux_46_OUT [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_BE [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW_glue_set ),
        .Q(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW ),
        .R(\axi4_send_dma_ins/xillybus_wr_fifo/_n0189 ));
  (* PK_HLUTNM = "___XLNM___552___M_AXI_AWVALID_w1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW_glue_set 
       (.I0(\^axi4_send_dma_ins/wr_clear ),
        .I1(bus_rst_n_w),
        .I2(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW ),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/wr_firstDW_glue_set ));
  (* PK_HLUTNM = "___XLNM___236___axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_PWR_13_o_wide_mux_38_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT[3]1 
       (.I0(\axi4_send_dma_ins/wr_offset [0]),
        .I1(\axi4_send_dma_ins/wr_offset [1]),
        .I2(\axi4_send_dma_ins/wr_format ),
        .O(\axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_PWR_13_o_wide_mux_38_OUT [3]));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Maccum_wr_pointer_lut ),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/Result [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [0]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_1 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [1]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_2 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [2]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [3]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [4]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_5 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [5]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_6 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer [6]),
        .Q(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___326___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [3]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl ));
  (* PK_HLUTNM = "___XLNM___326___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [3]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1 ));
  (* PK_HLUTNM = "___XLNM___323___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [2]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2 ));
  (* PK_HLUTNM = "___XLNM___323___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [2]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3 ));
  (* PK_HLUTNM = "___XLNM___324___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [1]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4 ));
  (* PK_HLUTNM = "___XLNM___324___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [1]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5 ));
  (* PK_HLUTNM = "___XLNM___325___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [0]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6 ));
  (* PK_HLUTNM = "___XLNM___325___axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7 
       (.I0(\axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d [6]),
        .I1(\axi4_send_dma_ins/xillybus_wr_fifo/fifo_wr_en [0]),
        .O(\^axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7 ));
  (* PK_HLUTNM = "___XLNM___287___axi4_slave_ins/Mmux_S_AXI_RDATA210" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA101 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [10]),
        .I2(\bar_registers_ins/rd_data [18]),
        .O(S_AXI_RDATA_w[18]));
  (* PK_HLUTNM = "___XLNM___277___axi4_slave_ins/Mmux_S_AXI_RDATA110" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA110 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [24]),
        .I2(\bar_registers_ins/rd_data [0]),
        .O(S_AXI_RDATA_w[0]));
  (* PK_HLUTNM = "___XLNM___286___axi4_slave_ins/Mmux_S_AXI_RDATA33" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA111 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [11]),
        .I2(\bar_registers_ins/rd_data [19]),
        .O(S_AXI_RDATA_w[19]));
  (* PK_HLUTNM = "___XLNM___276___axi4_slave_ins/Mmux_S_AXI_RDATA121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA121 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [25]),
        .I2(\bar_registers_ins/rd_data [1]),
        .O(S_AXI_RDATA_w[1]));
  (* PK_HLUTNM = "___XLNM___285___axi4_slave_ins/Mmux_S_AXI_RDATA41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA131 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [12]),
        .I2(\bar_registers_ins/rd_data [20]),
        .O(S_AXI_RDATA_w[20]));
  (* PK_HLUTNM = "___XLNM___284___axi4_slave_ins/Mmux_S_AXI_RDATA51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA141 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [13]),
        .I2(\bar_registers_ins/rd_data [21]),
        .O(S_AXI_RDATA_w[21]));
  (* PK_HLUTNM = "___XLNM___283___axi4_slave_ins/Mmux_S_AXI_RDATA61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA151 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [14]),
        .I2(\bar_registers_ins/rd_data [22]),
        .O(S_AXI_RDATA_w[22]));
  (* PK_HLUTNM = "___XLNM___282___axi4_slave_ins/Mmux_S_AXI_RDATA71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA161 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [15]),
        .I2(\bar_registers_ins/rd_data [23]),
        .O(S_AXI_RDATA_w[23]));
  (* PK_HLUTNM = "___XLNM___277___axi4_slave_ins/Mmux_S_AXI_RDATA110" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA171 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [0]),
        .I2(\bar_registers_ins/rd_data [24]),
        .O(S_AXI_RDATA_w[24]));
  (* PK_HLUTNM = "___XLNM___276___axi4_slave_ins/Mmux_S_AXI_RDATA121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA181 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [1]),
        .I2(\bar_registers_ins/rd_data [25]),
        .O(S_AXI_RDATA_w[25]));
  (* PK_HLUTNM = "___XLNM___281___axi4_slave_ins/Mmux_S_AXI_RDATA191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA191 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [2]),
        .I2(\bar_registers_ins/rd_data [26]),
        .O(S_AXI_RDATA_w[26]));
  (* PK_HLUTNM = "___XLNM___275___axi4_slave_ins/Mmux_S_AXI_RDATA201" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA201 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [3]),
        .I2(\bar_registers_ins/rd_data [27]),
        .O(S_AXI_RDATA_w[27]));
  (* PK_HLUTNM = "___XLNM___287___axi4_slave_ins/Mmux_S_AXI_RDATA210" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA210 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [18]),
        .I2(\bar_registers_ins/rd_data [10]),
        .O(S_AXI_RDATA_w[10]));
  (* PK_HLUTNM = "___XLNM___274___axi4_slave_ins/Mmux_S_AXI_RDATA211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA211 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [4]),
        .I2(\bar_registers_ins/rd_data [28]),
        .O(S_AXI_RDATA_w[28]));
  (* PK_HLUTNM = "___XLNM___273___axi4_slave_ins/Mmux_S_AXI_RDATA221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA221 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [5]),
        .I2(\bar_registers_ins/rd_data [29]),
        .O(S_AXI_RDATA_w[29]));
  (* PK_HLUTNM = "___XLNM___281___axi4_slave_ins/Mmux_S_AXI_RDATA191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA231 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [26]),
        .I2(\bar_registers_ins/rd_data [2]),
        .O(S_AXI_RDATA_w[2]));
  (* PK_HLUTNM = "___XLNM___272___axi4_slave_ins/Mmux_S_AXI_RDATA241" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA241 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [6]),
        .I2(\bar_registers_ins/rd_data [30]),
        .O(S_AXI_RDATA_w[30]));
  (* PK_HLUTNM = "___XLNM___280___axi4_slave_ins/Mmux_S_AXI_RDATA251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA251 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [7]),
        .I2(\bar_registers_ins/rd_data [31]),
        .O(S_AXI_RDATA_w[31]));
  (* PK_HLUTNM = "___XLNM___275___axi4_slave_ins/Mmux_S_AXI_RDATA201" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA261 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [27]),
        .I2(\bar_registers_ins/rd_data [3]),
        .O(S_AXI_RDATA_w[3]));
  (* PK_HLUTNM = "___XLNM___274___axi4_slave_ins/Mmux_S_AXI_RDATA211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA271 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [28]),
        .I2(\bar_registers_ins/rd_data [4]),
        .O(S_AXI_RDATA_w[4]));
  (* PK_HLUTNM = "___XLNM___273___axi4_slave_ins/Mmux_S_AXI_RDATA221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA281 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [29]),
        .I2(\bar_registers_ins/rd_data [5]),
        .O(S_AXI_RDATA_w[5]));
  (* PK_HLUTNM = "___XLNM___272___axi4_slave_ins/Mmux_S_AXI_RDATA241" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA291 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [30]),
        .I2(\bar_registers_ins/rd_data [6]),
        .O(S_AXI_RDATA_w[6]));
  (* PK_HLUTNM = "___XLNM___280___axi4_slave_ins/Mmux_S_AXI_RDATA251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA301 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [31]),
        .I2(\bar_registers_ins/rd_data [7]),
        .O(S_AXI_RDATA_w[7]));
  (* PK_HLUTNM = "___XLNM___279___axi4_slave_ins/Mmux_S_AXI_RDATA81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA311 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [16]),
        .I2(\bar_registers_ins/rd_data [8]),
        .O(S_AXI_RDATA_w[8]));
  (* PK_HLUTNM = "___XLNM___278___axi4_slave_ins/Mmux_S_AXI_RDATA91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA321 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [17]),
        .I2(\bar_registers_ins/rd_data [9]),
        .O(S_AXI_RDATA_w[9]));
  (* PK_HLUTNM = "___XLNM___286___axi4_slave_ins/Mmux_S_AXI_RDATA33" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA33 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [19]),
        .I2(\bar_registers_ins/rd_data [11]),
        .O(S_AXI_RDATA_w[11]));
  (* PK_HLUTNM = "___XLNM___285___axi4_slave_ins/Mmux_S_AXI_RDATA41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA41 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [20]),
        .I2(\bar_registers_ins/rd_data [12]),
        .O(S_AXI_RDATA_w[12]));
  (* PK_HLUTNM = "___XLNM___284___axi4_slave_ins/Mmux_S_AXI_RDATA51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA51 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [21]),
        .I2(\bar_registers_ins/rd_data [13]),
        .O(S_AXI_RDATA_w[13]));
  (* PK_HLUTNM = "___XLNM___283___axi4_slave_ins/Mmux_S_AXI_RDATA61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA61 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [22]),
        .I2(\bar_registers_ins/rd_data [14]),
        .O(S_AXI_RDATA_w[14]));
  (* PK_HLUTNM = "___XLNM___282___axi4_slave_ins/Mmux_S_AXI_RDATA71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA71 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [23]),
        .I2(\bar_registers_ins/rd_data [15]),
        .O(S_AXI_RDATA_w[15]));
  (* PK_HLUTNM = "___XLNM___279___axi4_slave_ins/Mmux_S_AXI_RDATA81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA81 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [8]),
        .I2(\bar_registers_ins/rd_data [16]),
        .O(S_AXI_RDATA_w[16]));
  (* PK_HLUTNM = "___XLNM___278___axi4_slave_ins/Mmux_S_AXI_RDATA91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_RDATA91 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(\bar_registers_ins/rd_data [9]),
        .I2(\bar_registers_ins/rd_data [17]),
        .O(S_AXI_RDATA_w[17]));
  (* PK_HLUTNM = "___XLNM___220___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT210" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT101 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[10]),
        .I2(S_AXI_WDATA_w[18]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [18]));
  (* PK_HLUTNM = "___XLNM___210___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT110" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT110 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[24]),
        .I2(S_AXI_WDATA_w[0]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [0]));
  (* PK_HLUTNM = "___XLNM___219___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT33" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT111 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[11]),
        .I2(S_AXI_WDATA_w[19]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [19]));
  (* PK_HLUTNM = "___XLNM___209___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT121 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[25]),
        .I2(S_AXI_WDATA_w[1]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [1]));
  (* PK_HLUTNM = "___XLNM___218___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT131 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[12]),
        .I2(S_AXI_WDATA_w[20]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [20]));
  (* PK_HLUTNM = "___XLNM___217___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT141 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[13]),
        .I2(S_AXI_WDATA_w[21]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [21]));
  (* PK_HLUTNM = "___XLNM___216___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT151 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[14]),
        .I2(S_AXI_WDATA_w[22]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [22]));
  (* PK_HLUTNM = "___XLNM___215___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT161 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[15]),
        .I2(S_AXI_WDATA_w[23]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [23]));
  (* PK_HLUTNM = "___XLNM___210___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT110" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT171 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[0]),
        .I2(S_AXI_WDATA_w[24]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [24]));
  (* PK_HLUTNM = "___XLNM___209___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT181 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[1]),
        .I2(S_AXI_WDATA_w[25]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [25]));
  (* PK_HLUTNM = "___XLNM___214___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT191 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[2]),
        .I2(S_AXI_WDATA_w[26]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [26]));
  (* PK_HLUTNM = "___XLNM___208___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT201" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT201 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[3]),
        .I2(S_AXI_WDATA_w[27]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [27]));
  (* PK_HLUTNM = "___XLNM___220___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT210" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT210 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[18]),
        .I2(S_AXI_WDATA_w[10]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [10]));
  (* PK_HLUTNM = "___XLNM___207___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT211 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[4]),
        .I2(S_AXI_WDATA_w[28]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [28]));
  (* PK_HLUTNM = "___XLNM___206___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT221 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[5]),
        .I2(S_AXI_WDATA_w[29]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [29]));
  (* PK_HLUTNM = "___XLNM___214___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT231 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[26]),
        .I2(S_AXI_WDATA_w[2]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [2]));
  (* PK_HLUTNM = "___XLNM___205___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT241" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT241 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[6]),
        .I2(S_AXI_WDATA_w[30]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [30]));
  (* PK_HLUTNM = "___XLNM___213___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT251 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[7]),
        .I2(S_AXI_WDATA_w[31]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [31]));
  (* PK_HLUTNM = "___XLNM___208___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT201" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT261 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[27]),
        .I2(S_AXI_WDATA_w[3]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [3]));
  (* PK_HLUTNM = "___XLNM___207___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT271 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[28]),
        .I2(S_AXI_WDATA_w[4]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [4]));
  (* PK_HLUTNM = "___XLNM___206___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT281 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[29]),
        .I2(S_AXI_WDATA_w[5]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [5]));
  (* PK_HLUTNM = "___XLNM___205___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT241" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT291 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[30]),
        .I2(S_AXI_WDATA_w[6]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [6]));
  (* PK_HLUTNM = "___XLNM___213___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT301 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[31]),
        .I2(S_AXI_WDATA_w[7]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [7]));
  (* PK_HLUTNM = "___XLNM___212___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT311 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[16]),
        .I2(S_AXI_WDATA_w[8]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [8]));
  (* PK_HLUTNM = "___XLNM___211___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT321 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[17]),
        .I2(S_AXI_WDATA_w[9]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [9]));
  (* PK_HLUTNM = "___XLNM___219___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT33" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT33 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[19]),
        .I2(S_AXI_WDATA_w[11]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [11]));
  (* PK_HLUTNM = "___XLNM___218___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT41 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[20]),
        .I2(S_AXI_WDATA_w[12]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [12]));
  (* PK_HLUTNM = "___XLNM___217___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT51 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[21]),
        .I2(S_AXI_WDATA_w[13]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [13]));
  (* PK_HLUTNM = "___XLNM___216___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT61 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[22]),
        .I2(S_AXI_WDATA_w[14]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [14]));
  (* PK_HLUTNM = "___XLNM___215___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT71 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[23]),
        .I2(S_AXI_WDATA_w[15]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [15]));
  (* PK_HLUTNM = "___XLNM___212___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT81 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[8]),
        .I2(S_AXI_WDATA_w[16]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [16]));
  (* PK_HLUTNM = "___XLNM___211___axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi4_slave_ins/Mmux_S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT91 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .I1(S_AXI_WDATA_w[9]),
        .I2(S_AXI_WDATA_w[17]),
        .O(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [17]));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/S_AXI_ARREADY 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0089 ),
        .D(\axi4_slave_ins/S_AXI_ARVALID_INV_213_o ),
        .Q(\^axi4_slave_ins/S_AXI_ARREADY ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi4_slave_ins/S_AXI_ARVALID_INV_213_o1 
       (.I0(S_AXI_ARVALID_w),
        .I1(\^axi4_slave_ins/S_AXI_ARREADY ),
        .O(\axi4_slave_ins/S_AXI_ARVALID_INV_213_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/S_AXI_AWREADY 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0096 ),
        .D(recv_dma_balanced_w),
        .Q(\^axi4_slave_ins/S_AXI_AWREADY ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/S_AXI_BVALID 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0147_inv ),
        .D(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .Q(\^axi4_slave_ins/S_AXI_BVALID ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/S_AXI_WREADY 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0155_inv ),
        .D(\axi4_slave_ins/wr_state_FSM_FFd2-In1 ),
        .Q(\^axi4_slave_ins/S_AXI_WREADY ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___350___axi4_slave_ins/_n0112_inv11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi4_slave_ins/_n0089[1]1 
       (.I0(\^axi4_slave_ins/rd_state_FSM_FFd1 ),
        .I1(\^axi4_slave_ins/rd_state_FSM_FFd2 ),
        .O(\axi4_slave_ins/_n0089 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi4_slave_ins/_n0096[1]1 
       (.I0(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_slave_ins/_n0096 ));
  (* PK_HLUTNM = "___XLNM___350___axi4_slave_ins/_n0112_inv11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_slave_ins/_n0112_inv11 
       (.I0(S_AXI_ARVALID_w),
        .I1(\^axi4_slave_ins/rd_state_FSM_FFd2 ),
        .I2(\^axi4_slave_ins/S_AXI_ARREADY ),
        .I3(\^axi4_slave_ins/rd_state_FSM_FFd1 ),
        .O(\axi4_slave_ins/rd_state_FSM_FFd2-In ));
  (* PK_HLUTNM = "___XLNM___355___axi4_slave_ins/wr_state_FSM_FFd2-In111" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi4_slave_ins/_n01171 
       (.I0(S_AXI_AWVALID_w),
        .I1(\^axi4_slave_ins/S_AXI_AWREADY ),
        .O(recv_dma_balanced_w));
  (* PK_HLUTNM = "___XLNM___166___axi4_slave_ins/wr_state_FSM_FFd2-In21" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi4_slave_ins/_n0121_inv11 
       (.I0(\^axi4_slave_ins/S_AXI_AWREADY ),
        .I1(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .I2(S_AXI_AWVALID_w),
        .I3(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_slave_ins/_n0121_inv ));
  (* PK_HLUTNM = "___XLNM___165___axi4_slave_ins/_n0147_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h7351)) 
    \axi4_slave_ins/_n0147_inv1 
       (.I0(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .I2(S_AXI_BREADY_w),
        .I3(S_AXI_WVALID_w),
        .O(\axi4_slave_ins/_n0147_inv ));
  (* PK_HLUTNM = "___XLNM___267___axi4_slave_ins/_n0155_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h51)) 
    \axi4_slave_ins/_n0155_inv1 
       (.I0(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .I2(S_AXI_WVALID_w),
        .O(\axi4_slave_ins/_n0155_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o1 
       (.I0(\^bar_registers_ins/endian_reg_strobe ),
        .I1(\bar_registers_ins/endian_reg [24]),
        .I2(\bar_registers_ins/endian_reg [0]),
        .I3(\bar_registers_ins/endian_reg [1]),
        .I4(\bar_registers_ins/endian_reg [2]),
        .I5(\bar_registers_ins/endian_reg [3]),
        .O(\axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o2 
       (.I0(\bar_registers_ins/endian_reg [5]),
        .I1(\bar_registers_ins/endian_reg [4]),
        .I2(\bar_registers_ins/endian_reg [6]),
        .I3(\bar_registers_ins/endian_reg [7]),
        .I4(\bar_registers_ins/endian_reg [8]),
        .I5(\bar_registers_ins/endian_reg [9]),
        .O(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o3 
       (.I0(\bar_registers_ins/endian_reg [11]),
        .I1(\bar_registers_ins/endian_reg [10]),
        .I2(\bar_registers_ins/endian_reg [12]),
        .I3(\bar_registers_ins/endian_reg [13]),
        .I4(\bar_registers_ins/endian_reg [14]),
        .I5(\bar_registers_ins/endian_reg [15]),
        .O(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o4 
       (.I0(\bar_registers_ins/endian_reg [17]),
        .I1(\bar_registers_ins/endian_reg [16]),
        .I2(\bar_registers_ins/endian_reg [18]),
        .I3(\bar_registers_ins/endian_reg [19]),
        .I4(\bar_registers_ins/endian_reg [20]),
        .I5(\bar_registers_ins/endian_reg [21]),
        .O(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o5 
       (.I0(\bar_registers_ins/endian_reg [23]),
        .I1(\bar_registers_ins/endian_reg [22]),
        .I2(\bar_registers_ins/endian_reg [25]),
        .I3(\bar_registers_ins/endian_reg [26]),
        .I4(\bar_registers_ins/endian_reg [27]),
        .I5(\bar_registers_ins/endian_reg [28]),
        .O(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o4 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o6 
       (.I0(\bar_registers_ins/endian_reg [30]),
        .I1(\bar_registers_ins/endian_reg [29]),
        .I2(\bar_registers_ins/endian_reg [31]),
        .O(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o5 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o7 
       (.I0(\axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o ),
        .I1(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o1 ),
        .I2(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o2 ),
        .I3(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o3 ),
        .I4(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o4 ),
        .I5(\^axi4_slave_ins/endian_reg_strobe_endian_reg[31]_AND_105_o5 ),
        .O(\axi4_slave_ins/endian_reg_strobe_endian_reg ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/host_is_little_endian 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/endian_reg_strobe_endian_reg ),
        .D(\axi4_slave_ins/host_is_little_endian_INV_214_o ),
        .Q(\^axi4_slave_ins/host_is_little_endian ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi4_slave_ins/host_is_little_endian_INV_214_o1_INV_0 
       (.I0(\^axi4_slave_ins/host_is_little_endian ),
        .O(\axi4_slave_ins/host_is_little_endian_INV_214_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/rd_state_FSM_FFd1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_slave_ins/rd_state_FSM_FFd1-In ),
        .Q(\^axi4_slave_ins/rd_state_FSM_FFd1 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \axi4_slave_ins/rd_state_FSM_FFd1-In1 
       (.I0(\^axi4_slave_ins/rd_state_FSM_FFd1 ),
        .I1(S_AXI_RREADY_w),
        .I2(\^axi4_slave_ins/rd_state_FSM_FFd2 ),
        .O(\axi4_slave_ins/rd_state_FSM_FFd1-In ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/rd_state_FSM_FFd2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_slave_ins/rd_state_FSM_FFd2-In ),
        .Q(\^axi4_slave_ins/rd_state_FSM_FFd2 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_rd_addr_0 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR_w[2]),
        .Q(\axi4_slave_ins/reg_rd_addr [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_rd_addr_1 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR_w[3]),
        .Q(\axi4_slave_ins/reg_rd_addr [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_rd_addr_2 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR_w[4]),
        .Q(\axi4_slave_ins/reg_rd_addr [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_rd_addr_3 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR_w[5]),
        .Q(\axi4_slave_ins/reg_rd_addr [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_rd_addr_4 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR_w[6]),
        .Q(\axi4_slave_ins/reg_rd_addr [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_rd_addr_5 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR_w[7]),
        .Q(\axi4_slave_ins/reg_rd_addr [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wen 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .Q(\^axi4_slave_ins/reg_wen ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_addr_0 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0121_inv ),
        .D(S_AXI_AWADDR_w[2]),
        .Q(\axi4_slave_ins/reg_wr_addr [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_addr_1 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0121_inv ),
        .D(S_AXI_AWADDR_w[3]),
        .Q(\axi4_slave_ins/reg_wr_addr [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_addr_2 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0121_inv ),
        .D(S_AXI_AWADDR_w[4]),
        .Q(\axi4_slave_ins/reg_wr_addr [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_addr_3 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0121_inv ),
        .D(S_AXI_AWADDR_w[5]),
        .Q(\axi4_slave_ins/reg_wr_addr [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_addr_4 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0121_inv ),
        .D(S_AXI_AWADDR_w[6]),
        .Q(\axi4_slave_ins/reg_wr_addr [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_addr_5 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/_n0121_inv ),
        .D(S_AXI_AWADDR_w[7]),
        .Q(\axi4_slave_ins/reg_wr_addr [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_0 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [0]),
        .Q(\axi4_slave_ins/reg_wr_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_1 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [1]),
        .Q(\axi4_slave_ins/reg_wr_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_10 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [10]),
        .Q(\axi4_slave_ins/reg_wr_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_11 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [11]),
        .Q(\axi4_slave_ins/reg_wr_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_12 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [12]),
        .Q(\axi4_slave_ins/reg_wr_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_13 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [13]),
        .Q(\axi4_slave_ins/reg_wr_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_14 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [14]),
        .Q(\axi4_slave_ins/reg_wr_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_15 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [15]),
        .Q(\axi4_slave_ins/reg_wr_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_16 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [16]),
        .Q(\axi4_slave_ins/reg_wr_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_17 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [17]),
        .Q(\axi4_slave_ins/reg_wr_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_18 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [18]),
        .Q(\axi4_slave_ins/reg_wr_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_19 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [19]),
        .Q(\axi4_slave_ins/reg_wr_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_2 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [2]),
        .Q(\axi4_slave_ins/reg_wr_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_20 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [20]),
        .Q(\axi4_slave_ins/reg_wr_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_21 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [21]),
        .Q(\axi4_slave_ins/reg_wr_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_22 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [22]),
        .Q(\axi4_slave_ins/reg_wr_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_23 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [23]),
        .Q(\axi4_slave_ins/reg_wr_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_24 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [24]),
        .Q(\axi4_slave_ins/reg_wr_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_25 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [25]),
        .Q(\axi4_slave_ins/reg_wr_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_26 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [26]),
        .Q(\axi4_slave_ins/reg_wr_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_27 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [27]),
        .Q(\axi4_slave_ins/reg_wr_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_28 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [28]),
        .Q(\axi4_slave_ins/reg_wr_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_29 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [29]),
        .Q(\axi4_slave_ins/reg_wr_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_3 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [3]),
        .Q(\axi4_slave_ins/reg_wr_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_30 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [30]),
        .Q(\axi4_slave_ins/reg_wr_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_31 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [31]),
        .Q(\axi4_slave_ins/reg_wr_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_4 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [4]),
        .Q(\axi4_slave_ins/reg_wr_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_5 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [5]),
        .Q(\axi4_slave_ins/reg_wr_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_6 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [6]),
        .Q(\axi4_slave_ins/reg_wr_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_7 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [7]),
        .Q(\axi4_slave_ins/reg_wr_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_8 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [8]),
        .Q(\axi4_slave_ins/reg_wr_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/reg_wr_data_9 
       (.C(bus_clk_w),
        .CE(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ),
        .D(\axi4_slave_ins/S_AXI_WDATA[31]_S_AXI_WDATA[7]_mux_14_OUT [9]),
        .Q(\axi4_slave_ins/reg_wr_data [9]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___267___axi4_slave_ins/_n0155_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o1 
       (.I0(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .I1(S_AXI_WVALID_w),
        .I2(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/wr_state_FSM_FFd1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_slave_ins/wr_state_FSM_FFd1-In ),
        .Q(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___165___axi4_slave_ins/_n0147_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \axi4_slave_ins/wr_state_FSM_FFd1-In1 
       (.I0(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .I1(S_AXI_BREADY_w),
        .I2(S_AXI_WVALID_w),
        .I3(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .O(\axi4_slave_ins/wr_state_FSM_FFd1-In ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi4_slave_ins/wr_state_FSM_FFd2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\axi4_slave_ins/wr_state_FSM_FFd2-In ),
        .Q(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___355___axi4_slave_ins/wr_state_FSM_FFd2-In111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi4_slave_ins/wr_state_FSM_FFd2-In111 
       (.I0(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .I1(S_AXI_AWVALID_w),
        .I2(\^axi4_slave_ins/S_AXI_AWREADY ),
        .O(\axi4_slave_ins/wr_state_FSM_FFd2-In1 ));
  (* PK_HLUTNM = "___XLNM___166___axi4_slave_ins/wr_state_FSM_FFd2-In21" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h27222222)) 
    \axi4_slave_ins/wr_state_FSM_FFd2-In21 
       (.I0(\^axi4_slave_ins/wr_state_FSM_FFd2 ),
        .I1(S_AXI_WVALID_w),
        .I2(\^axi4_slave_ins/wr_state_FSM_FFd1 ),
        .I3(S_AXI_AWVALID_w),
        .I4(\^axi4_slave_ins/S_AXI_AWREADY ),
        .O(\axi4_slave_ins/wr_state_FSM_FFd2-In ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_142_o11 
       (.I0(\axi4_slave_ins/reg_wr_addr [1]),
        .I1(\axi4_slave_ins/reg_wr_addr [4]),
        .I2(\axi4_slave_ins/reg_wr_addr [2]),
        .I3(\^axi4_slave_ins/reg_wen ),
        .I4(\axi4_slave_ins/reg_wr_addr [5]),
        .O(\bar_registers_ins/GND_15_o_wen_d_AND_142_o1 ));
  (* PK_HLUTNM = "___XLNM___228___bar_registers_ins/GND_15_o_wen_d_AND_142_o21" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_142_o2 
       (.I0(\axi4_slave_ins/reg_wr_addr [0]),
        .I1(\bar_registers_ins/GND_15_o_wen_d_AND_142_o1 ),
        .I2(\axi4_slave_ins/reg_wr_addr [3]),
        .I3(\^bar_registers_ins/wen_d ),
        .O(\bar_registers_ins/GND_15_o_wen_d_AND_142_o ));
  (* PK_HLUTNM = "___XLNM___228___bar_registers_ins/GND_15_o_wen_d_AND_142_o21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_142_o21 
       (.I0(\bar_registers_ins/GND_15_o_wen_d_AND_142_o1 ),
        .I1(\axi4_slave_ins/reg_wr_addr [0]),
        .I2(\axi4_slave_ins/reg_wr_addr [3]),
        .O(\^bar_registers_ins/GND_15_o_wen_d_AND_142_o2 ));
  (* PK_HLUTNM = "___XLNM___138___bar_registers_ins/GND_15_o_wen_d_AND_148_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_144_o1 
       (.I0(\axi4_slave_ins/reg_wr_addr [0]),
        .I1(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ),
        .I2(\axi4_slave_ins/reg_wr_addr [2]),
        .I3(\^bar_registers_ins/wen_d ),
        .O(\bar_registers_ins/GND_15_o_wen_d_AND_144_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_144_o11 
       (.I0(\^axi4_slave_ins/reg_wen ),
        .I1(\axi4_slave_ins/reg_wr_addr [4]),
        .I2(\axi4_slave_ins/reg_wr_addr [5]),
        .I3(\axi4_slave_ins/reg_wr_addr [3]),
        .I4(\axi4_slave_ins/reg_wr_addr [1]),
        .O(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ));
  (* PK_HLUTNM = "___XLNM___233___bar_registers_ins/GND_15_o_wen_d_AND_148_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_144_o21 
       (.I0(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ),
        .I1(\axi4_slave_ins/reg_wr_addr [0]),
        .I2(\axi4_slave_ins/reg_wr_addr [2]),
        .O(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ));
  (* PK_HLUTNM = "___XLNM___229___bar_registers_ins/GND_15_o_wen_d_AND_146_o11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_146_o1 
       (.I0(\axi4_slave_ins/reg_wr_addr [0]),
        .I1(\axi4_slave_ins/reg_wr_addr [2]),
        .I2(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ),
        .I3(\^bar_registers_ins/wen_d ),
        .O(\bar_registers_ins/GND_15_o_wen_d_AND_146_o ));
  (* PK_HLUTNM = "___XLNM___229___bar_registers_ins/GND_15_o_wen_d_AND_146_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_146_o11 
       (.I0(\axi4_slave_ins/reg_wr_addr [2]),
        .I1(\axi4_slave_ins/reg_wr_addr [0]),
        .I2(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ),
        .O(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ));
  (* PK_HLUTNM = "___XLNM___138___bar_registers_ins/GND_15_o_wen_d_AND_148_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_148_o1 
       (.I0(\axi4_slave_ins/reg_wr_addr [2]),
        .I1(\axi4_slave_ins/reg_wr_addr [0]),
        .I2(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ),
        .I3(\^bar_registers_ins/wen_d ),
        .O(\bar_registers_ins/GND_15_o_wen_d_AND_148_o ));
  (* PK_HLUTNM = "___XLNM___233___bar_registers_ins/GND_15_o_wen_d_AND_148_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_148_o11 
       (.I0(\axi4_slave_ins/reg_wr_addr [0]),
        .I1(\axi4_slave_ins/reg_wr_addr [2]),
        .I2(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ),
        .O(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_150_o1 
       (.I0(\axi4_slave_ins/reg_wr_addr [4]),
        .I1(\^axi4_slave_ins/reg_wen ),
        .I2(\axi4_slave_ins/reg_wr_addr [5]),
        .I3(\axi4_slave_ins/reg_wr_addr [1]),
        .I4(\axi4_slave_ins/reg_wr_addr [2]),
        .I5(N106),
        .O(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ));
  (* PK_HLUTNM = "___XLNM___518___bar_registers_ins/_n0172_inv1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_150_o1_SW0 
       (.I0(\axi4_slave_ins/reg_wr_addr [3]),
        .I1(\axi4_slave_ins/reg_wr_addr [0]),
        .O(N106));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bar_registers_ins/GND_15_o_wen_d_AND_150_o2 
       (.I0(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .I1(\^bar_registers_ins/wen_d ),
        .O(\bar_registers_ins/GND_15_o_wen_d_AND_150_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT1 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [0]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [0]),
        .I5(N70),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT10 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [18]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [18]),
        .I5(N52),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [18]));
  (* PK_HLUTNM = "___XLNM___460___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT10_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT10_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [18]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [18]),
        .O(N52));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT11 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [19]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [19]),
        .I5(N50),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [19]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT1121 
       (.I0(\axi4_slave_ins/reg_rd_addr [5]),
        .I1(\axi4_slave_ins/reg_rd_addr [3]),
        .I2(\axi4_slave_ins/reg_rd_addr [4]),
        .I3(\axi4_slave_ins/reg_rd_addr [2]),
        .O(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ));
  (* PK_HLUTNM = "___XLNM___463___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT11_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [19]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [19]),
        .O(N50));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT12 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [1]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [1]),
        .I5(N48),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [1]));
  (* PK_HLUTNM = "___XLNM___463___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT12_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT12_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [1]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [1]),
        .O(N48));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT13 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [20]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [20]),
        .I5(N46),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [20]));
  (* PK_HLUTNM = "___XLNM___464___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT14_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT13_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [20]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [20]),
        .O(N46));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT14 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [21]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [21]),
        .I5(N44),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [21]));
  (* PK_HLUTNM = "___XLNM___464___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT14_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT14_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [21]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [21]),
        .O(N44));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT15 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [22]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [22]),
        .I5(N42),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [22]));
  (* PK_HLUTNM = "___XLNM___465___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT15_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [22]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [22]),
        .O(N42));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT16 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [23]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [23]),
        .I5(N40),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [23]));
  (* PK_HLUTNM = "___XLNM___465___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT16_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT16_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [23]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [23]),
        .O(N40));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT17 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [24]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [24]),
        .I5(N38),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [24]));
  (* PK_HLUTNM = "___XLNM___466___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT18_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT17_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [24]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [24]),
        .O(N38));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT18 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [25]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [25]),
        .I5(N36),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [25]));
  (* PK_HLUTNM = "___XLNM___466___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT18_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT18_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [25]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [25]),
        .O(N36));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT19 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [26]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [26]),
        .I5(N34),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [26]));
  (* PK_HLUTNM = "___XLNM___475___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT29_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT19_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [26]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [26]),
        .O(N34));
  (* PK_HLUTNM = "___XLNM___460___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT10_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT1_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [0]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [0]),
        .O(N70));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT2 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [10]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [10]),
        .I5(N68),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT20 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [27]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [27]),
        .I5(N32),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [27]));
  (* PK_HLUTNM = "___XLNM___461___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT20_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT20_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [27]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [27]),
        .O(N32));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT21 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [28]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [28]),
        .I5(N30),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [28]));
  (* PK_HLUTNM = "___XLNM___467___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT22_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT21_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [28]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [28]),
        .O(N30));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT22 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [29]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [29]),
        .I5(N28),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [29]));
  (* PK_HLUTNM = "___XLNM___467___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT22_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT22_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [29]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [29]),
        .O(N28));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT23 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [2]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [2]),
        .I5(N26),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [2]));
  (* PK_HLUTNM = "___XLNM___468___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT24_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT23_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [2]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [2]),
        .O(N26));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT24 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [30]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [30]),
        .I5(N24),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [30]));
  (* PK_HLUTNM = "___XLNM___468___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT24_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT24_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [30]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [30]),
        .O(N24));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT25 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [31]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [31]),
        .I5(N22),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [31]));
  (* PK_HLUTNM = "___XLNM___469___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT26_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT25_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [31]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [31]),
        .O(N22));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT26 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [3]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [3]),
        .I5(N20),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [3]));
  (* PK_HLUTNM = "___XLNM___469___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT26_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT26_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [3]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [3]),
        .O(N20));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT27 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [4]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [4]),
        .I5(N18),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [4]));
  (* PK_HLUTNM = "___XLNM___470___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT28_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT27_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [4]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [4]),
        .O(N18));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT28 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [5]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [5]),
        .I5(N16),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [5]));
  (* PK_HLUTNM = "___XLNM___470___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT28_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT28_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [5]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [5]),
        .O(N16));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT29 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [6]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [6]),
        .I5(N14),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [6]));
  (* PK_HLUTNM = "___XLNM___475___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT29_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT29_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [6]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [6]),
        .O(N14));
  (* PK_HLUTNM = "___XLNM___461___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT20_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT2_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [10]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [10]),
        .O(N68));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT3 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [11]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [11]),
        .I5(N66),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT30 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [7]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [7]),
        .I5(N12),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [7]));
  (* PK_HLUTNM = "___XLNM___462___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT30_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT30_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [7]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [7]),
        .O(N12));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT31 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [8]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [8]),
        .I5(N10),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [8]));
  (* PK_HLUTNM = "___XLNM___471___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT32_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT31_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [8]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [8]),
        .O(N10));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT32 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [9]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [9]),
        .I5(N8),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [9]));
  (* PK_HLUTNM = "___XLNM___471___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT32_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT32_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [9]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [9]),
        .O(N8));
  (* PK_HLUTNM = "___XLNM___462___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT30_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT3_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [11]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [11]),
        .O(N66));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT4 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [12]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [12]),
        .I5(N64),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [12]));
  (* PK_HLUTNM = "___XLNM___472___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT5_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT4_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [12]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [12]),
        .O(N64));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT5 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [13]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [13]),
        .I5(N62),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [13]));
  (* PK_HLUTNM = "___XLNM___472___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT5_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT5_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [13]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [13]),
        .O(N62));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT6 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [14]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [14]),
        .I5(N60),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [14]));
  (* PK_HLUTNM = "___XLNM___473___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT7_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT6_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [14]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [14]),
        .O(N60));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT7 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [15]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [15]),
        .I5(N58),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [15]));
  (* PK_HLUTNM = "___XLNM___473___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT7_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT7_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [15]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [15]),
        .O(N58));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT8 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [16]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [16]),
        .I5(N56),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [16]));
  (* PK_HLUTNM = "___XLNM___474___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT9_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT8_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [16]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [16]),
        .O(N56));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8AAA88820222000)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT9 
       (.I0(\bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT112 ),
        .I1(\axi4_slave_ins/reg_rd_addr [1]),
        .I2(\bar_registers_ins/dma_bufno_reg [17]),
        .I3(\axi4_slave_ins/reg_rd_addr [0]),
        .I4(\bar_registers_ins/dma_control_reg [17]),
        .I5(N54),
        .O(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [17]));
  (* PK_HLUTNM = "___XLNM___474___bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT9_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT9_SW0 
       (.I0(\axi4_slave_ins/reg_rd_addr [0]),
        .I1(\bar_registers_ins/dma_bufaddr_lowaddr_reg [17]),
        .I2(\bar_registers_ins/dma_bufaddr_highaddr_reg [17]),
        .O(N54));
  (* PK_HLUTNM = "___XLNM___518___bar_registers_ins/_n0172_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bar_registers_ins/_n0172_inv1 
       (.I0(\axi4_slave_ins/reg_wr_addr [0]),
        .I1(\axi4_slave_ins/reg_wr_addr [2]),
        .I2(\^bar_registers_ins/GND_15_o_wen_d_AND_144_o1 ),
        .O(\bar_registers_ins/_n0172_inv ));
  (* PK_HLUTNM = "___XLNM___250___bar_registers_ins/_n0180_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bar_registers_ins/_n0176_inv1 
       (.I0(\axi4_slave_ins/reg_wr_addr [0]),
        .I1(\axi4_slave_ins/reg_wr_addr [3]),
        .I2(\bar_registers_ins/GND_15_o_wen_d_AND_142_o1 ),
        .O(\bar_registers_ins/_n0176_inv ));
  (* PK_HLUTNM = "___XLNM___250___bar_registers_ins/_n0180_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bar_registers_ins/_n0180_inv1 
       (.I0(\axi4_slave_ins/reg_wr_addr [0]),
        .I1(\axi4_slave_ins/reg_wr_addr [3]),
        .I2(\bar_registers_ins/GND_15_o_wen_d_AND_142_o1 ),
        .O(\bar_registers_ins/_n0180_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_0 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/buf_ctrl_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_1 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/buf_ctrl_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_10 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [10]),
        .Q(\bar_registers_ins/buf_ctrl_reg [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_11 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [11]),
        .Q(\bar_registers_ins/buf_ctrl_reg [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_12 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [12]),
        .Q(\bar_registers_ins/buf_ctrl_reg [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_13 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [13]),
        .Q(\bar_registers_ins/buf_ctrl_reg [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_14 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [14]),
        .Q(\bar_registers_ins/buf_ctrl_reg [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_15 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [15]),
        .Q(\bar_registers_ins/buf_ctrl_reg [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_16 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [16]),
        .Q(\bar_registers_ins/buf_ctrl_reg [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_17 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [17]),
        .Q(\bar_registers_ins/buf_ctrl_reg [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_18 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [18]),
        .Q(\bar_registers_ins/buf_ctrl_reg [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_19 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [19]),
        .Q(\bar_registers_ins/buf_ctrl_reg [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_2 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/buf_ctrl_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_20 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [20]),
        .Q(\bar_registers_ins/buf_ctrl_reg [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_21 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [21]),
        .Q(\bar_registers_ins/buf_ctrl_reg [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_23 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [23]),
        .Q(\bar_registers_ins/buf_ctrl_reg [23]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_24 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [24]),
        .Q(\bar_registers_ins/buf_ctrl_reg [24]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_25 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [25]),
        .Q(\bar_registers_ins/buf_ctrl_reg [25]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_26 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [26]),
        .Q(\bar_registers_ins/buf_ctrl_reg [26]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_3 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [3]),
        .Q(\bar_registers_ins/buf_ctrl_reg [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_4 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [4]),
        .Q(\bar_registers_ins/buf_ctrl_reg [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_5 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [5]),
        .Q(\bar_registers_ins/buf_ctrl_reg [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_6 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [6]),
        .Q(\bar_registers_ins/buf_ctrl_reg [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_7 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [7]),
        .Q(\bar_registers_ins/buf_ctrl_reg [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_8 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [8]),
        .Q(\bar_registers_ins/buf_ctrl_reg [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_9 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_148_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [9]),
        .Q(\bar_registers_ins/buf_ctrl_reg [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_ctrl_reg_strobe 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/GND_15_o_wen_d_AND_148_o ),
        .Q(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_0 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/buf_offset_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_1 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/buf_offset_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_10 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [10]),
        .Q(\bar_registers_ins/buf_offset_reg [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_11 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [11]),
        .Q(\bar_registers_ins/buf_offset_reg [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_12 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [12]),
        .Q(\bar_registers_ins/buf_offset_reg [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_13 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [13]),
        .Q(\bar_registers_ins/buf_offset_reg [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_14 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [14]),
        .Q(\bar_registers_ins/buf_offset_reg [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_15 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [15]),
        .Q(\bar_registers_ins/buf_offset_reg [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_16 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [16]),
        .Q(\bar_registers_ins/buf_offset_reg [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_17 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [17]),
        .Q(\bar_registers_ins/buf_offset_reg [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_18 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [18]),
        .Q(\bar_registers_ins/buf_offset_reg [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_19 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [19]),
        .Q(\bar_registers_ins/buf_offset_reg [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_2 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/buf_offset_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_20 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [20]),
        .Q(\bar_registers_ins/buf_offset_reg [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_21 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [21]),
        .Q(\bar_registers_ins/buf_offset_reg [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_22 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [22]),
        .Q(\bar_registers_ins/buf_offset_reg [22]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_3 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [3]),
        .Q(\bar_registers_ins/buf_offset_reg [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_4 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [4]),
        .Q(\bar_registers_ins/buf_offset_reg [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_5 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [5]),
        .Q(\bar_registers_ins/buf_offset_reg [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_6 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [6]),
        .Q(\bar_registers_ins/buf_offset_reg [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_7 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [7]),
        .Q(\bar_registers_ins/buf_offset_reg [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_8 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [8]),
        .Q(\bar_registers_ins/buf_offset_reg [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/buf_offset_reg_9 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0172_inv ),
        .D(\axi4_slave_ins/reg_wr_data [9]),
        .Q(\bar_registers_ins/buf_offset_reg [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_0 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_1 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_10 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [10]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_11 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [11]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_12 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [12]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_13 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [13]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_14 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [14]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_15 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [15]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_16 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [16]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_17 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [17]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_18 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [18]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_19 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [19]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_2 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_20 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [20]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_21 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [21]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_22 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [22]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [22]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_23 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [23]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [23]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_24 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [24]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [24]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_25 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [25]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [25]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_26 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [26]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [26]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_27 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [27]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [27]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_28 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [28]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [28]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_29 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [29]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [29]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_3 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [3]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_30 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [30]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [30]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_31 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [31]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [31]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_4 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [4]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_5 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [5]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_6 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [6]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_7 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [7]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_8 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [8]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_highaddr_reg_9 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0176_inv ),
        .D(\axi4_slave_ins/reg_wr_data [9]),
        .Q(\bar_registers_ins/dma_bufaddr_highaddr_reg [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_0 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_1 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_10 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [10]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_11 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [11]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_12 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [12]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_13 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [13]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_14 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [14]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_15 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [15]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_16 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [16]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_17 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [17]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_18 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [18]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_19 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [19]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_2 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_20 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [20]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_21 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [21]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_22 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [22]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [22]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_23 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [23]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [23]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_24 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [24]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [24]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_25 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [25]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [25]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_26 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [26]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [26]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_27 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [27]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [27]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_28 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [28]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [28]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_29 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [29]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [29]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_3 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [3]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_30 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [30]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [30]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_31 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [31]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [31]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_4 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [4]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_5 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [5]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_6 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [6]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_7 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [7]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_8 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [8]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufaddr_lowaddr_reg_9 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/_n0180_inv ),
        .D(\axi4_slave_ins/reg_wr_data [9]),
        .Q(\bar_registers_ins/dma_bufaddr_lowaddr_reg [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_0 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/dma_bufno_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_1 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/dma_bufno_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_10 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [10]),
        .Q(\bar_registers_ins/dma_bufno_reg [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_11 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [11]),
        .Q(\bar_registers_ins/dma_bufno_reg [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_12 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [12]),
        .Q(\bar_registers_ins/dma_bufno_reg [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_13 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [13]),
        .Q(\bar_registers_ins/dma_bufno_reg [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_14 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [14]),
        .Q(\bar_registers_ins/dma_bufno_reg [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_15 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [15]),
        .Q(\bar_registers_ins/dma_bufno_reg [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_16 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [16]),
        .Q(\bar_registers_ins/dma_bufno_reg [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_17 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [17]),
        .Q(\bar_registers_ins/dma_bufno_reg [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_18 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [18]),
        .Q(\bar_registers_ins/dma_bufno_reg [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_19 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [19]),
        .Q(\bar_registers_ins/dma_bufno_reg [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_2 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/dma_bufno_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_20 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [20]),
        .Q(\bar_registers_ins/dma_bufno_reg [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_21 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [21]),
        .Q(\bar_registers_ins/dma_bufno_reg [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_22 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [22]),
        .Q(\bar_registers_ins/dma_bufno_reg [22]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_23 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [23]),
        .Q(\bar_registers_ins/dma_bufno_reg [23]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_24 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [24]),
        .Q(\bar_registers_ins/dma_bufno_reg [24]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_25 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [25]),
        .Q(\bar_registers_ins/dma_bufno_reg [25]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_26 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [26]),
        .Q(\bar_registers_ins/dma_bufno_reg [26]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_27 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [27]),
        .Q(\bar_registers_ins/dma_bufno_reg [27]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_28 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [28]),
        .Q(\bar_registers_ins/dma_bufno_reg [28]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_29 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [29]),
        .Q(\bar_registers_ins/dma_bufno_reg [29]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_3 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [3]),
        .Q(\bar_registers_ins/dma_bufno_reg [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_30 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [30]),
        .Q(\bar_registers_ins/dma_bufno_reg [30]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_31 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [31]),
        .Q(\bar_registers_ins/dma_bufno_reg [31]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_4 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [4]),
        .Q(\bar_registers_ins/dma_bufno_reg [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_5 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [5]),
        .Q(\bar_registers_ins/dma_bufno_reg [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_6 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [6]),
        .Q(\bar_registers_ins/dma_bufno_reg [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_7 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [7]),
        .Q(\bar_registers_ins/dma_bufno_reg [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_8 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [8]),
        .Q(\bar_registers_ins/dma_bufno_reg [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_9 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_146_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [9]),
        .Q(\bar_registers_ins/dma_bufno_reg [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_bufno_reg_strobe 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/GND_15_o_wen_d_AND_146_o ),
        .Q(\^bar_registers_ins/dma_bufno_reg_strobe ),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_0 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/dma_control_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_1 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/dma_control_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_10 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [10]),
        .Q(\bar_registers_ins/dma_control_reg [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_11 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [11]),
        .Q(\bar_registers_ins/dma_control_reg [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_12 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [12]),
        .Q(\bar_registers_ins/dma_control_reg [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_13 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [13]),
        .Q(\bar_registers_ins/dma_control_reg [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_14 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [14]),
        .Q(\bar_registers_ins/dma_control_reg [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_15 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [15]),
        .Q(\bar_registers_ins/dma_control_reg [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_16 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [16]),
        .Q(\bar_registers_ins/dma_control_reg [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_17 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [17]),
        .Q(\bar_registers_ins/dma_control_reg [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_18 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [18]),
        .Q(\bar_registers_ins/dma_control_reg [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_19 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [19]),
        .Q(\bar_registers_ins/dma_control_reg [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_2 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/dma_control_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_20 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [20]),
        .Q(\bar_registers_ins/dma_control_reg [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_21 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [21]),
        .Q(\bar_registers_ins/dma_control_reg [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_22 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [22]),
        .Q(\bar_registers_ins/dma_control_reg [22]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_23 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [23]),
        .Q(\bar_registers_ins/dma_control_reg [23]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_24 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [24]),
        .Q(\bar_registers_ins/dma_control_reg [24]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_25 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [25]),
        .Q(\bar_registers_ins/dma_control_reg [25]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_26 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [26]),
        .Q(\bar_registers_ins/dma_control_reg [26]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_27 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [27]),
        .Q(\bar_registers_ins/dma_control_reg [27]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_28 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [28]),
        .Q(\bar_registers_ins/dma_control_reg [28]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_29 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [29]),
        .Q(\bar_registers_ins/dma_control_reg [29]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_3 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [3]),
        .Q(\bar_registers_ins/dma_control_reg [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_30 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [30]),
        .Q(\bar_registers_ins/dma_control_reg [30]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_31 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [31]),
        .Q(\bar_registers_ins/dma_control_reg [31]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_4 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [4]),
        .Q(\bar_registers_ins/dma_control_reg [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_5 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [5]),
        .Q(\bar_registers_ins/dma_control_reg [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_6 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [6]),
        .Q(\bar_registers_ins/dma_control_reg [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_7 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [7]),
        .Q(\bar_registers_ins/dma_control_reg [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_8 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [8]),
        .Q(\bar_registers_ins/dma_control_reg [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_9 
       (.C(bus_clk_w),
        .CE(\bar_registers_ins/GND_15_o_wen_d_AND_144_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [9]),
        .Q(\bar_registers_ins/dma_control_reg [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/dma_control_reg_strobe 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/GND_15_o_wen_d_AND_144_o ),
        .Q(\^bar_registers_ins/dma_control_reg_strobe ),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_0 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/endian_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_1 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/endian_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_10 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [10]),
        .Q(\bar_registers_ins/endian_reg [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_11 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [11]),
        .Q(\bar_registers_ins/endian_reg [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_12 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [12]),
        .Q(\bar_registers_ins/endian_reg [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_13 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [13]),
        .Q(\bar_registers_ins/endian_reg [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_14 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [14]),
        .Q(\bar_registers_ins/endian_reg [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_15 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [15]),
        .Q(\bar_registers_ins/endian_reg [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_16 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [16]),
        .Q(\bar_registers_ins/endian_reg [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_17 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [17]),
        .Q(\bar_registers_ins/endian_reg [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_18 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [18]),
        .Q(\bar_registers_ins/endian_reg [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_19 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [19]),
        .Q(\bar_registers_ins/endian_reg [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_2 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/endian_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_20 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [20]),
        .Q(\bar_registers_ins/endian_reg [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_21 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [21]),
        .Q(\bar_registers_ins/endian_reg [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_22 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [22]),
        .Q(\bar_registers_ins/endian_reg [22]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_23 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [23]),
        .Q(\bar_registers_ins/endian_reg [23]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_24 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [24]),
        .Q(\bar_registers_ins/endian_reg [24]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_25 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [25]),
        .Q(\bar_registers_ins/endian_reg [25]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_26 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [26]),
        .Q(\bar_registers_ins/endian_reg [26]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_27 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [27]),
        .Q(\bar_registers_ins/endian_reg [27]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_28 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [28]),
        .Q(\bar_registers_ins/endian_reg [28]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_29 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [29]),
        .Q(\bar_registers_ins/endian_reg [29]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_3 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [3]),
        .Q(\bar_registers_ins/endian_reg [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_30 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [30]),
        .Q(\bar_registers_ins/endian_reg [30]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_31 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [31]),
        .Q(\bar_registers_ins/endian_reg [31]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_4 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [4]),
        .Q(\bar_registers_ins/endian_reg [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_5 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [5]),
        .Q(\bar_registers_ins/endian_reg [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_6 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [6]),
        .Q(\bar_registers_ins/endian_reg [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_7 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [7]),
        .Q(\bar_registers_ins/endian_reg [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_8 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [8]),
        .Q(\bar_registers_ins/endian_reg [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_9 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_150_o1 ),
        .D(\axi4_slave_ins/reg_wr_data [9]),
        .Q(\bar_registers_ins/endian_reg [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/endian_reg_strobe 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/GND_15_o_wen_d_AND_150_o ),
        .Q(\^bar_registers_ins/endian_reg_strobe ),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/msg_ctrl_reg_0 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_142_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [0]),
        .Q(\bar_registers_ins/msg_ctrl_reg [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/msg_ctrl_reg_1 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_142_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [1]),
        .Q(\bar_registers_ins/msg_ctrl_reg [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/msg_ctrl_reg_2 
       (.C(bus_clk_w),
        .CE(\^bar_registers_ins/GND_15_o_wen_d_AND_142_o2 ),
        .D(\axi4_slave_ins/reg_wr_data [2]),
        .Q(\bar_registers_ins/msg_ctrl_reg [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/msg_ctrl_reg_strobe 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/GND_15_o_wen_d_AND_142_o ),
        .Q(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [0]),
        .Q(\bar_registers_ins/rd_data [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [1]),
        .Q(\bar_registers_ins/rd_data [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [10]),
        .Q(\bar_registers_ins/rd_data [10]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [11]),
        .Q(\bar_registers_ins/rd_data [11]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [12]),
        .Q(\bar_registers_ins/rd_data [12]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [13]),
        .Q(\bar_registers_ins/rd_data [13]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [14]),
        .Q(\bar_registers_ins/rd_data [14]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_15 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [15]),
        .Q(\bar_registers_ins/rd_data [15]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_16 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [16]),
        .Q(\bar_registers_ins/rd_data [16]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_17 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [17]),
        .Q(\bar_registers_ins/rd_data [17]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_18 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [18]),
        .Q(\bar_registers_ins/rd_data [18]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_19 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [19]),
        .Q(\bar_registers_ins/rd_data [19]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [2]),
        .Q(\bar_registers_ins/rd_data [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_20 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [20]),
        .Q(\bar_registers_ins/rd_data [20]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_21 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [21]),
        .Q(\bar_registers_ins/rd_data [21]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_22 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [22]),
        .Q(\bar_registers_ins/rd_data [22]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_23 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [23]),
        .Q(\bar_registers_ins/rd_data [23]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_24 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [24]),
        .Q(\bar_registers_ins/rd_data [24]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_25 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [25]),
        .Q(\bar_registers_ins/rd_data [25]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_26 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [26]),
        .Q(\bar_registers_ins/rd_data [26]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_27 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [27]),
        .Q(\bar_registers_ins/rd_data [27]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_28 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [28]),
        .Q(\bar_registers_ins/rd_data [28]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_29 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [29]),
        .Q(\bar_registers_ins/rd_data [29]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [3]),
        .Q(\bar_registers_ins/rd_data [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_30 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [30]),
        .Q(\bar_registers_ins/rd_data [30]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_31 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [31]),
        .Q(\bar_registers_ins/rd_data [31]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [4]),
        .Q(\bar_registers_ins/rd_data [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [5]),
        .Q(\bar_registers_ins/rd_data [5]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [6]),
        .Q(\bar_registers_ins/rd_data [6]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [7]),
        .Q(\bar_registers_ins/rd_data [7]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [8]),
        .Q(\bar_registers_ins/rd_data [8]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/rd_data_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT [9]),
        .Q(\bar_registers_ins/rd_data [9]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \bar_registers_ins/wen_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_slave_ins/reg_wen ),
        .Q(\^bar_registers_ins/wen_d ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___383___do_packet_w1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    do_packet_w1
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .O(do_packet_w));
  (* PK_HLUTNM = "___XLNM___383___do_packet_w1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    do_packet_w_inv1
       (.I0(\^axi4_send_dma_ins/send_state_FSM_FFd1 ),
        .I1(\^axi4_send_dma_ins/send_state_FSM_FFd2 ),
        .O(do_packet_w_inv));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idt_ins/Mcount_idt_pos_xor[0]11_INV_0 
       (.I0(\idt_ins/idt_pos [0]),
        .O(\idt_ins/Result [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idt_ins/Mcount_idt_pos_xor[1]11 
       (.I0(\idt_ins/idt_pos [1]),
        .I1(\idt_ins/idt_pos [0]),
        .O(\idt_ins/Result [1]));
  (* PK_HLUTNM = "___XLNM___244___idt_ins/Mcount_idt_pos_xor[2]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idt_ins/Mcount_idt_pos_xor[2]11 
       (.I0(\idt_ins/idt_pos [2]),
        .I1(\idt_ins/idt_pos [0]),
        .I2(\idt_ins/idt_pos [1]),
        .O(\idt_ins/Result [2]));
  (* PK_HLUTNM = "___XLNM___244___idt_ins/Mcount_idt_pos_xor[2]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \idt_ins/Mcount_idt_pos_xor[3]111 
       (.I0(\idt_ins/idt_pos [2]),
        .I1(\idt_ins/idt_pos [0]),
        .I2(\idt_ins/idt_pos [1]),
        .O(\idt_ins/Mcount_idt_pos_xor[3]11 ));
  (* PK_HLUTNM = "___XLNM___149___idt_ins/Mcount_idt_pos_xor[4]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idt_ins/Mcount_idt_pos_xor[3]12 
       (.I0(\idt_ins/idt_pos [3]),
        .I1(\idt_ins/idt_pos [2]),
        .I2(\idt_ins/idt_pos [0]),
        .I3(\idt_ins/idt_pos [1]),
        .O(\idt_ins/Result [3]));
  (* PK_HLUTNM = "___XLNM___149___idt_ins/Mcount_idt_pos_xor[4]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idt_ins/Mcount_idt_pos_xor[4]11 
       (.I0(\idt_ins/idt_pos [4]),
        .I1(\idt_ins/idt_pos [2]),
        .I2(\idt_ins/idt_pos [0]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [3]),
        .O(\idt_ins/Result [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idt_ins/Mcount_idt_pos_xor[5]11 
       (.I0(\idt_ins/idt_pos [5]),
        .I1(\idt_ins/idt_pos [2]),
        .I2(\idt_ins/idt_pos [0]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [4]),
        .I5(\idt_ins/idt_pos [3]),
        .O(\idt_ins/Result [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \idt_ins/Mcount_idt_pos_xor[6]11 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/Mcount_idt_pos_xor[3]11 ),
        .I2(\idt_ins/idt_pos [4]),
        .I3(\idt_ins/idt_pos [5]),
        .I4(\idt_ins/idt_pos [3]),
        .O(\idt_ins/Result [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [1]),
        .I1(\bar_registers_ins/buf_ctrl_reg [2]),
        .I2(\bar_registers_ins/buf_ctrl_reg [0]),
        .I3(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\bar_registers_ins/buf_ctrl_reg [24]),
        .O(\^idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [4]),
        .I1(\bar_registers_ins/buf_ctrl_reg [3]),
        .I2(\bar_registers_ins/buf_ctrl_reg [5]),
        .I3(\bar_registers_ins/buf_ctrl_reg [6]),
        .I4(\bar_registers_ins/buf_ctrl_reg [7]),
        .I5(\bar_registers_ins/buf_ctrl_reg [8]),
        .O(\^idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o3 
       (.I0(\^idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o1 ),
        .I1(\^idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o2 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [10]),
        .I3(\bar_registers_ins/buf_ctrl_reg [9]),
        .I4(\bar_registers_ins/buf_ctrl_reg [11]),
        .I5(\bar_registers_ins/buf_ctrl_reg [26]),
        .O(\idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [0]),
        .Q(\idt_ins/idt_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [1]),
        .Q(\idt_ins/idt_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [2]),
        .Q(\idt_ins/idt_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [3]),
        .Q(\idt_ins/idt_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [4]),
        .Q(\idt_ins/idt_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [5]),
        .Q(\idt_ins/idt_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [6]),
        .Q(\idt_ins/idt_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \idt_ins/idt_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [7]),
        .Q(\idt_ins/idt_data [7]),
        .R(1'b0));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_pos_0 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/idt_rden ),
        .D(\idt_ins/Result [0]),
        .Q(\idt_ins/idt_pos [0]),
        .S(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_pos_1 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/idt_rden ),
        .D(\idt_ins/Result [1]),
        .Q(\idt_ins/idt_pos [1]),
        .S(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_pos_2 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/idt_rden ),
        .D(\idt_ins/Result [2]),
        .Q(\idt_ins/idt_pos [2]),
        .S(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_pos_3 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/idt_rden ),
        .D(\idt_ins/Result [3]),
        .Q(\idt_ins/idt_pos [3]),
        .S(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_pos_4 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/idt_rden ),
        .D(\idt_ins/Result [4]),
        .Q(\idt_ins/idt_pos [4]),
        .S(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_pos_5 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/idt_rden ),
        .D(\idt_ins/Result [5]),
        .Q(\idt_ins/idt_pos [5]),
        .S(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_pos_6 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/idt_rden ),
        .D(\idt_ins/Result [6]),
        .Q(\idt_ins/idt_pos [6]),
        .S(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \idt_ins/idt_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^idt_ins/idt_req_glue_rst ),
        .Q(\^idt_ins/idt_req ),
        .S(\idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o ));
  (* PK_HLUTNM = "___XLNM___353___idt_ins/idt_req_idt_busy_AND_2_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \idt_ins/idt_req_glue_rst 
       (.I0(\^idt_ins/idt_req ),
        .I1(\^wr_arbiter_ins/idt_busy ),
        .I2(\^messages_ins/quiesce ),
        .I3(\idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o ),
        .O(\^idt_ins/idt_req_glue_rst ));
  (* PK_HLUTNM = "___XLNM___353___idt_ins/idt_req_idt_busy_AND_2_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idt_ins/idt_req_idt_busy_AND_2_o1 
       (.I0(\^idt_ins/idt_req ),
        .I1(\^wr_arbiter_ins/idt_busy ),
        .O(\idt_ins/idt_req_idt_busy_AND_2_o ));
  (* XSTLIB *) 
  MUXF7 \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT1 
       (.I0(idt_ins_N38),
        .I1(idt_ins_N39),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [0]),
        .S(\idt_ins/idt_pos [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h028A139B46CE57DF)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [5]),
        .I2(idt_ins_N6),
        .I3(idt_ins_N7),
        .I4(idt_ins_N4),
        .I5(idt_ins_N5),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [1]));
  (* PK_HLUTNM = "idt_ins/___XLNM___93___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE3F26346)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW0 
       (.I0(\idt_ins/idt_pos [2]),
        .I1(\idt_ins/idt_pos [1]),
        .I2(\idt_ins/idt_pos [0]),
        .I3(\idt_ins/idt_pos [3]),
        .I4(\idt_ins/idt_pos [4]),
        .O(idt_ins_N4));
  (* PK_HLUTNM = "idt_ins/___XLNM___89___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hDF1FA9FD)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW1 
       (.I0(\idt_ins/idt_pos [2]),
        .I1(\idt_ins/idt_pos [1]),
        .I2(\idt_ins/idt_pos [3]),
        .I3(\idt_ins/idt_pos [4]),
        .I4(\idt_ins/idt_pos [0]),
        .O(idt_ins_N5));
  (* PK_HLUTNM = "idt_ins/___XLNM___89___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h7AFA8D0B)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW2 
       (.I0(\idt_ins/idt_pos [3]),
        .I1(\idt_ins/idt_pos [4]),
        .I2(\idt_ins/idt_pos [0]),
        .I3(\idt_ins/idt_pos [2]),
        .I4(\idt_ins/idt_pos [1]),
        .O(idt_ins_N6));
  (* PK_HLUTNM = "idt_ins/___XLNM___93___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT11_SW3 
       (.I0(\idt_ins/idt_pos [4]),
        .I1(\idt_ins/idt_pos [3]),
        .I2(\idt_ins/idt_pos [2]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [0]),
        .O(idt_ins_N7));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h151155046CCD0040)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT1_F 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [2]),
        .I2(\idt_ins/idt_pos [4]),
        .I3(\idt_ins/idt_pos [3]),
        .I4(\idt_ins/idt_pos [1]),
        .I5(\idt_ins/idt_pos [0]),
        .O(idt_ins_N38));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0110151510050510)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT1_G 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [4]),
        .I2(\idt_ins/idt_pos [0]),
        .I3(\idt_ins/idt_pos [3]),
        .I4(\idt_ins/idt_pos [2]),
        .I5(\idt_ins/idt_pos [1]),
        .O(idt_ins_N39));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h028A139B46CE57DF)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [5]),
        .I2(idt_ins_N111),
        .I3(idt_ins_N7),
        .I4(idt_ins_N9),
        .I5(idt_ins_N10),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [2]));
  (* PK_HLUTNM = "idt_ins/___XLNM___94___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE157F165)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2_SW0 
       (.I0(\idt_ins/idt_pos [2]),
        .I1(\idt_ins/idt_pos [3]),
        .I2(\idt_ins/idt_pos [1]),
        .I3(\idt_ins/idt_pos [0]),
        .I4(\idt_ins/idt_pos [4]),
        .O(idt_ins_N9));
  (* PK_HLUTNM = "idt_ins/___XLNM___92___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFAFA9643)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2_SW1 
       (.I0(\idt_ins/idt_pos [4]),
        .I1(\idt_ins/idt_pos [3]),
        .I2(\idt_ins/idt_pos [2]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [0]),
        .O(idt_ins_N10));
  (* PK_HLUTNM = "idt_ins/___XLNM___92___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF2542)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2_SW2 
       (.I0(\idt_ins/idt_pos [4]),
        .I1(\idt_ins/idt_pos [2]),
        .I2(\idt_ins/idt_pos [3]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [0]),
        .O(idt_ins_N111));
  (* XSTLIB *) 
  MUXF7 \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT3 
       (.I0(idt_ins_N36),
        .I1(idt_ins_N37),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [3]),
        .S(\idt_ins/idt_pos [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5C2A44883E0020E8)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT3_F 
       (.I0(\idt_ins/idt_pos [5]),
        .I1(\idt_ins/idt_pos [2]),
        .I2(\idt_ins/idt_pos [0]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [3]),
        .I5(\idt_ins/idt_pos [4]),
        .O(idt_ins_N36));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4111011101111119)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT3_G 
       (.I0(\idt_ins/idt_pos [5]),
        .I1(\idt_ins/idt_pos [0]),
        .I2(\idt_ins/idt_pos [4]),
        .I3(\idt_ins/idt_pos [3]),
        .I4(\idt_ins/idt_pos [2]),
        .I5(\idt_ins/idt_pos [1]),
        .O(idt_ins_N37));
  (* XSTLIB *) 
  MUXF7 \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT4 
       (.I0(idt_ins_N40),
        .I1(idt_ins_N41),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [4]),
        .S(\idt_ins/idt_pos [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7510114155141044)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT4_F 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [0]),
        .I2(\idt_ins/idt_pos [3]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [2]),
        .I5(\idt_ins/idt_pos [4]),
        .O(idt_ins_N40));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100010000010100)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT4_G 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [1]),
        .I2(\idt_ins/idt_pos [4]),
        .I3(\idt_ins/idt_pos [2]),
        .I4(\idt_ins/idt_pos [3]),
        .I5(\idt_ins/idt_pos [0]),
        .O(idt_ins_N41));
  (* XSTLIB *) 
  MUXF7 \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT5 
       (.I0(idt_ins_N42),
        .I1(idt_ins_N43),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [5]),
        .S(\idt_ins/idt_pos [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5D54DD4514171454)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT5_F 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [1]),
        .I2(\idt_ins/idt_pos [2]),
        .I3(\idt_ins/idt_pos [3]),
        .I4(\idt_ins/idt_pos [4]),
        .I5(\idt_ins/idt_pos [0]),
        .O(idt_ins_N42));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111551111410140)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT5_G 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [4]),
        .I2(\idt_ins/idt_pos [2]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [3]),
        .I5(\idt_ins/idt_pos [0]),
        .O(idt_ins_N43));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h57DF46CE139B028A)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT6 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [5]),
        .I2(idt_ins_N29),
        .I3(idt_ins_N7),
        .I4(idt_ins_N27),
        .I5(idt_ins_N28),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [6]));
  (* PK_HLUTNM = "idt_ins/___XLNM___94___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT2_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h7775EEAE)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT6_SW0 
       (.I0(\idt_ins/idt_pos [1]),
        .I1(\idt_ins/idt_pos [0]),
        .I2(\idt_ins/idt_pos [4]),
        .I3(\idt_ins/idt_pos [3]),
        .I4(\idt_ins/idt_pos [2]),
        .O(idt_ins_N27));
  (* PK_HLUTNM = "idt_ins/___XLNM___91___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT6_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF454514)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT6_SW1 
       (.I0(\idt_ins/idt_pos [4]),
        .I1(\idt_ins/idt_pos [3]),
        .I2(\idt_ins/idt_pos [2]),
        .I3(\idt_ins/idt_pos [1]),
        .I4(\idt_ins/idt_pos [0]),
        .O(idt_ins_N28));
  (* PK_HLUTNM = "idt_ins/___XLNM___91___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT6_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5757FEEF)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT6_SW2 
       (.I0(\idt_ins/idt_pos [1]),
        .I1(\idt_ins/idt_pos [4]),
        .I2(\idt_ins/idt_pos [3]),
        .I3(\idt_ins/idt_pos [2]),
        .I4(\idt_ins/idt_pos [0]),
        .O(idt_ins_N29));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h092B4D6F)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT7 
       (.I0(\idt_ins/idt_pos [6]),
        .I1(\idt_ins/idt_pos [5]),
        .I2(idt_ins_N7),
        .I3(idt_ins_N34),
        .I4(idt_ins_N33),
        .O(\idt_ins/idt_pos[6]_GND_4_o_wide_mux_9_OUT [7]));
  (* PK_HLUTNM = "idt_ins/___XLNM___90___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT7_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEEEFFFFF)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT7_SW1 
       (.I0(\idt_ins/idt_pos [1]),
        .I1(\idt_ins/idt_pos [0]),
        .I2(\idt_ins/idt_pos [2]),
        .I3(\idt_ins/idt_pos [3]),
        .I4(\idt_ins/idt_pos [4]),
        .O(idt_ins_N33));
  (* PK_HLUTNM = "idt_ins/___XLNM___90___Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT7_SW1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hDD5DAAAA)) 
    \idt_ins_Mram_idt_pos[6]_GND_4_o_wide_mux_9_OUT7_SW2 
       (.I0(\idt_ins/idt_pos [1]),
        .I1(\idt_ins/idt_pos [3]),
        .I2(\idt_ins/idt_pos [4]),
        .I3(\idt_ins/idt_pos [2]),
        .I4(\idt_ins/idt_pos [0]),
        .O(idt_ins_N34));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \messages_ins/GND_5_o_GND_5_o_equal_14_o[3]1 
       (.I0(\messages_ins/msg_vacant_entries [2]),
        .I1(\messages_ins/msg_vacant_entries [3]),
        .I2(\messages_ins/msg_vacant_entries [1]),
        .I3(\messages_ins/msg_vacant_entries [0]),
        .O(\messages_ins/GND_5_o_GND_5_o_equal_14_o ));
  (* PK_HLUTNM = "___XLNM___310___messages_ins/GND_5_o_msg_buffer_pending_AND_10_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h04005555)) 
    \messages_ins/GND_5_o_msg_buffer_pending_AND_10_o1 
       (.I0(\messages_ins/GND_5_o_GND_5_o_equal_14_o ),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [1]),
        .I3(\bar_registers_ins/msg_ctrl_reg [0]),
        .I4(\^messages_ins/msg_buffer_pending ),
        .O(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ));
  (* PK_HLUTNM = "___XLNM___524___messages_ins/Madd_n0532_Madd_cy[0]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \messages_ins/Maccum_msg_tx_idx_lut[0]1 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/msg_tx_idx [0]),
        .I3(\messages_ins/msg_writecnt [1]),
        .O(\messages_ins/Maccum_msg_tx_idx_lut ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7007007707707700)) 
    \messages_ins/Maccum_msg_tx_idx_xor[1]11 
       (.I0(\bar_registers_ins/msg_ctrl_reg [2]),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\messages_ins/msg_tx_idx [0]),
        .I3(\messages_ins/msg_tx_idx [1]),
        .I4(\messages_ins/msg_writecnt [1]),
        .I5(\messages_ins/msg_writecnt [2]),
        .O(\messages_ins/Result [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h07707007)) 
    \messages_ins/Maccum_msg_tx_idx_xor[2]11 
       (.I0(\bar_registers_ins/msg_ctrl_reg [2]),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\messages_ins/msg_tx_idx [2]),
        .I3(\messages_ins/msg_writecnt [3]),
        .I4(N386),
        .O(\messages_ins/Result [2]));
  (* PK_HLUTNM = "___XLNM___354___messages_ins/Madd_msg_writecnt[4]_GND_5_o_add_26_OUT_cy[2]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h175F)) 
    \messages_ins/Maccum_msg_tx_idx_xor[2]11_SW0 
       (.I0(\messages_ins/msg_tx_idx [1]),
        .I1(\messages_ins/msg_tx_idx [0]),
        .I2(\messages_ins/msg_writecnt [2]),
        .I3(\messages_ins/msg_writecnt [1]),
        .O(N386));
  (* PK_HLUTNM = "___XLNM___143___messages_ins/Maccum_msg_writeidx_lut[0]1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \messages_ins/Maccum_msg_writeidx_lut[0]1 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/msg_writeidx [0]),
        .I3(\^messages_ins/msg_buf_real_wen ),
        .O(\messages_ins/Maccum_msg_writeidx_lut ));
  (* PK_HLUTNM = "___XLNM___143___messages_ins/Maccum_msg_writeidx_lut[0]1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00787878)) 
    \messages_ins/Maccum_msg_writeidx_xor[1]11 
       (.I0(\messages_ins/msg_writeidx [0]),
        .I1(\^messages_ins/msg_buf_real_wen ),
        .I2(\messages_ins/msg_writeidx [1]),
        .I3(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I4(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/Result[1]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \messages_ins/Maccum_msg_writeidx_xor[2]11 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/msg_writeidx [2]),
        .I3(\messages_ins/msg_writeidx [1]),
        .I4(\messages_ins/msg_writeidx [0]),
        .I5(\^messages_ins/msg_buf_real_wen ),
        .O(\messages_ins/Result[2]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1444444444444444)) 
    \messages_ins/Maccum_msg_writeidx_xor[3]11 
       (.I0(\messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg ),
        .I1(\messages_ins/msg_writeidx [3]),
        .I2(\messages_ins/msg_writeidx [1]),
        .I3(\messages_ins/msg_writeidx [2]),
        .I4(\messages_ins/msg_writeidx [0]),
        .I5(\^messages_ins/msg_buf_real_wen ),
        .O(\messages_ins/Result [3]));
  (* PK_HLUTNM = "___XLNM___354___messages_ins/Madd_msg_writecnt[4]_GND_5_o_add_26_OUT_cy[2]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \messages_ins/Madd_msg_writecnt[4]_GND_5_o_add_26_OUT_cy[2]11 
       (.I0(\messages_ins/msg_writecnt [2]),
        .I1(\messages_ins/msg_writecnt [1]),
        .I2(\messages_ins/msg_writecnt [0]),
        .O(\messages_ins/Madd_msg_writecnt[4]_GND_5_o_add_26_OUT_cy ));
  (* PK_HLUTNM = "___XLNM___524___messages_ins/Madd_n0532_Madd_cy[0]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/Madd_n0532_Madd_cy[0]11 
       (.I0(\messages_ins/msg_vacant_entries [0]),
        .I1(\messages_ins/msg_writecnt [1]),
        .O(\messages_ins/Madd_n0532_Madd_cy [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFEEEECCCC8888000)) 
    \messages_ins/Madd_n0532_Madd_cy[2]11 
       (.I0(\messages_ins/msg_vacant_entries [1]),
        .I1(\messages_ins/msg_vacant_entries [2]),
        .I2(\messages_ins/msg_vacant_entries [0]),
        .I3(\messages_ins/msg_writecnt [1]),
        .I4(\messages_ins/msg_writecnt [2]),
        .I5(\messages_ins/msg_writecnt [3]),
        .O(\messages_ins/Madd_n0532_Madd_cy [2]));
  (* PK_HLUTNM = "___XLNM___342___messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg[2]_AND_14_o1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \messages_ins/Mcount_msg_counter_xor[0]11 
       (.I0(\bar_registers_ins/msg_ctrl_reg [2]),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\messages_ins/msg_counter [0]),
        .O(\messages_ins/Mcount_msg_counter ));
  (* PK_HLUTNM = "___XLNM___142___messages_ins/Mcount_msg_counter_xor[2]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hF666)) 
    \messages_ins/Mcount_msg_counter_xor[1]11 
       (.I0(\messages_ins/msg_counter [0]),
        .I1(\messages_ins/msg_counter [1]),
        .I2(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I3(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/Mcount_msg_counter1 ));
  (* PK_HLUTNM = "___XLNM___142___messages_ins/Mcount_msg_counter_xor[2]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00787878)) 
    \messages_ins/Mcount_msg_counter_xor[2]11 
       (.I0(\messages_ins/msg_counter [0]),
        .I1(\messages_ins/msg_counter [1]),
        .I2(\messages_ins/msg_counter [2]),
        .I3(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I4(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/Mcount_msg_counter2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF6AAA6AAA6AAA)) 
    \messages_ins/Mcount_msg_counter_xor[3]11 
       (.I0(\messages_ins/msg_counter [3]),
        .I1(\messages_ins/msg_counter [0]),
        .I2(\messages_ins/msg_counter [1]),
        .I3(\messages_ins/msg_counter [2]),
        .I4(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I5(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/Mcount_msg_counter3 ));
  (* PK_HLUTNM = "___XLNM___137___messages_ins/Mcount_msg_roundrobin_xor[2]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \messages_ins/Mcount_msg_roundrobin_xor[0]11 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [2]),
        .I3(\messages_ins/msg_roundrobin [3]),
        .O(\messages_ins/Mcount_msg_roundrobin ));
  (* PK_HLUTNM = "___XLNM___359___messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT112" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \messages_ins/Mcount_msg_roundrobin_xor[1]11 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .O(\messages_ins/Mcount_msg_roundrobin1 ));
  (* PK_HLUTNM = "___XLNM___137___messages_ins/Mcount_msg_roundrobin_xor[2]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h686A)) 
    \messages_ins/Mcount_msg_roundrobin_xor[2]11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\messages_ins/msg_roundrobin [3]),
        .O(\messages_ins/Mcount_msg_roundrobin2 ));
  (* PK_HLUTNM = "___XLNM___270___messages_ins/_n0819_inv311" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h68AA)) 
    \messages_ins/Mcount_msg_roundrobin_xor[3]11 
       (.I0(\messages_ins/msg_roundrobin [3]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\messages_ins/msg_roundrobin [2]),
        .O(\messages_ins/Mcount_msg_roundrobin3 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^unitr_7_ins/unitr_7_bufdone ),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I3(\messages_ins/msg_roundrobin [3]),
        .I4(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT221 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_515_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_516_o1 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\^unitw_7_ins/unitw_7_eof ),
        .I3(\messages_ins/msg_roundrobin [0]),
        .I4(\messages_ins/msg_roundrobin [3]),
        .I5(N228),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_516_o ));
  (* PK_HLUTNM = "___XLNM___532___messages_ins/msg_buf_wen_msg_buf_wen_d_OR_98_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_516_o1_SW0 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(N228));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [3]),
        .I3(\^unitr_6_ins/unitr_6_bufdone ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_517_o ));
  (* PK_HLUTNM = "___XLNM___104___messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o111" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o111 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^messages_ins/msg_holdwrite ),
        .I3(\^messages_ins/msg_buf_wen ),
        .I4(\messages_ins/msg_roundrobin [0]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 ));
  (* PK_HLUTNM = "___XLNM___104___messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o111" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_518_o111 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\^messages_ins/msg_buf_wen ),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\^messages_ins/quiesce_send_msg ),
        .I4(\^messages_ins/msg_holdwrite ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_MUX_518_o11 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_518_o12 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\^unitw_6_ins/unitw_6_nonempty ),
        .I3(\messages_ins/msg_roundrobin [3]),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_MUX_518_o11 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_518_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_519_o11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\^unitw_6_ins/unitw_6_eof ),
        .I3(\messages_ins/msg_roundrobin [3]),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_519_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_520_o11 
       (.I0(\messages_ins/msg_roundrobin [3]),
        .I1(\messages_ins/Mmux_GND_5_o_GND_5_o_MUX_518_o11 ),
        .I2(\messages_ins/msg_roundrobin [2]),
        .I3(\^unitr_5_ins/unitr_5_bufdone ),
        .I4(\messages_ins/msg_roundrobin [1]),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_520_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_521_o11 
       (.I0(\messages_ins/msg_roundrobin [3]),
        .I1(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 ),
        .I2(\messages_ins/msg_roundrobin [2]),
        .I3(\^unitw_5_ins/unitw_5_eof ),
        .I4(\messages_ins/msg_roundrobin [1]),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_521_o ));
  (* PK_HLUTNM = "___XLNM___327___messages_ins/Mmux_GND_5_o_GND_5_o_MUX_526_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_522_o11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\^unitr_4_ins/unitr_4_bufdone ),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_522_o11 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_522_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_522_o111 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\^messages_ins/msg_buf_wen ),
        .I2(\messages_ins/msg_roundrobin [3]),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I4(\messages_ins/msg_roundrobin [1]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_522_o11 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_523_o11 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I3(\^unitw_3_ins/unitw_3_nonempty ),
        .I4(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT221 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_523_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_524_o11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/msg_roundrobin [1]),
        .I3(\^unitw_3_ins/unitw_3_eof ),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_MUX_518_o11 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_524_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_525_o11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/msg_roundrobin [1]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_525_o ));
  (* PK_HLUTNM = "___XLNM___327___messages_ins/Mmux_GND_5_o_GND_5_o_MUX_526_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_526_o11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\^unitw_1_ins/unitw_1_nonempty ),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_522_o11 ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_526_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_527_o11 
       (.I0(\^unitw_1_ins/unitw_1_eof ),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [2]),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_517_o11 ),
        .I4(\messages_ins/msg_roundrobin [3]),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_527_o ));
  (* PK_HLUTNM = "___XLNM___105___messages_ins/_n0819_inv2" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h15150015)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_MUX_528_o11 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .I3(\^messages_ins/msg_holdwrite ),
        .I4(\^messages_ins/quiesce_send_msg ),
        .O(\messages_ins/GND_5_o_GND_5_o_MUX_528_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT101 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [6]),
        .I2(\^unitw_1_ins/unitw_1_eof ),
        .I3(\^unitw_1_ins/unitw_1_nonempty ),
        .I4(\unitw_1_ins/unitw_1_nonempty_bufno [6]),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT10 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h75552000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT102 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\unitr_2_ins/unitr_2_bufdone_bufno [6]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT10 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT101 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT103 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT101 ),
        .I3(\messages_ins/msg_roundrobin [2]),
        .I4(\axi4_send_dma_ins/message_report_bufno [6]),
        .I5(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [18]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4642060244400400)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT11 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\^unitw_6_ins/unitw_6_eof ),
        .I4(\^unitw_6_ins/unitw_6_nonempty ),
        .I5(\^unitw_3_ins/unitw_3_nonempty ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT111 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [7]),
        .I2(\^unitw_1_ins/unitw_1_eof ),
        .I3(\^unitw_1_ins/unitw_1_nonempty ),
        .I4(\unitw_1_ins/unitw_1_nonempty_bufno [7]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT11 ));
  (* PK_HLUTNM = "___XLNM___359___messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT112" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h75552000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT112 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\unitr_2_ins/unitr_2_bufdone_bufno [7]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT11 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT111 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT113 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT111 ),
        .I3(\messages_ins/msg_roundrobin [2]),
        .I4(\axi4_send_dma_ins/message_report_bufno [7]),
        .I5(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [19]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT121 
       (.I0(\messages_ins/msg_roundrobin [3]),
        .I1(\^unitw_3_ins/unitw_3_nonempty ),
        .I2(\^unitr_7_ins/unitr_7_bufdone ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0200020057550200)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT122 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT121 ),
        .I4(\messages_ins/msg_roundrobin[1]_mmx_out ),
        .I5(\messages_ins/msg_roundrobin [3]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2820202008000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT123 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/msg_roundrobin [2]),
        .I3(\messages_ins/msg_roundrobin [0]),
        .I4(\^unitw_7_ins/unitw_7_eof ),
        .I5(\messages_ins/msg_roundrobin[0]_mmx_out4 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT123 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hABABABAA01010100)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT124 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^messages_ins/msg_holdwrite ),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT122 ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT123 ),
        .I5(\axi4_send_dma_ins/message_channel [0]),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFF0202FF0202)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT13 
       (.I0(\messages_ins/msg_roundrobin[1]_mmx_out ),
        .I1(\messages_ins/msg_roundrobin [2]),
        .I2(\messages_ins/msg_roundrobin [3]),
        .I3(\messages_ins/msg_roundrobin [1]),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1 ),
        .I5(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT252 ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT12 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT14 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT12 ),
        .I3(\^messages_ins/msg_holdwrite ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF10101110)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT141 
       (.I0(\^messages_ins/msg_holdwrite ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1811 ),
        .I3(\^messages_ins/_n0819_inv1 ),
        .I4(\messages_ins/msg_roundrobin [3]),
        .I5(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [24]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2008000820000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT151 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [2]),
        .I2(\messages_ins/msg_roundrobin [3]),
        .I3(\messages_ins/msg_roundrobin [0]),
        .I4(\^unitw_7_ins/unitw_7_eof ),
        .I5(\^unitw_5_ins/unitw_5_eof ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT15 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1191009111800080)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT152 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\^unitw_3_ins/unitw_3_eof ),
        .I3(\messages_ins/msg_roundrobin [3]),
        .I4(\^unitw_6_ins/unitw_6_eof ),
        .I5(\^unitw_1_ins/unitw_1_eof ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT151 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555510101110)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT153 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/msg_holdwrite ),
        .I2(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT15 ),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT151 ),
        .I4(\messages_ins/msg_roundrobin [2]),
        .I5(\^messages_ins/quiesce_send_msg ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [25]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1010100000100000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT161 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\messages_ins/msg_roundrobin [3]),
        .I4(\^unitw_1_ins/unitw_1_nonempty ),
        .I5(\^unitw_6_ins/unitw_6_nonempty ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT16 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8A888888)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT162 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT16 ),
        .I2(\messages_ins/msg_roundrobin [3]),
        .I3(\^unitw_3_ins/unitw_3_nonempty ),
        .I4(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT221 ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [26]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF8A888A888A88)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT17 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1811 ),
        .I2(\messages_ins/msg_roundrobin [3]),
        .I3(N226),
        .I4(\^axi4_send_dma_ins/message_req ),
        .I5(\axi4_send_dma_ins/message_channel [1]),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4642060244400400)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT17_SW0 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\^unitw_3_ins/unitw_3_eof ),
        .I5(\^unitw_3_ins/unitw_3_nonempty ),
        .O(N226));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2220202002000000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT181 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/msg_roundrobin [1]),
        .I3(\^unitr_4_ins/unitr_4_bufdone ),
        .I4(\messages_ins/msg_roundrobin [0]),
        .I5(\messages_ins/msg_roundrobin[0]_mmx_out4 ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18111 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\^unitw_7_ins/unitw_7_eof ),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\^unitr_6_ins/unitr_6_bufdone ),
        .I4(\^unitw_6_ins/unitw_6_eof ),
        .I5(\^unitw_6_ins/unitw_6_nonempty ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18111 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h222A222200080000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18112 
       (.I0(\messages_ins/msg_roundrobin [3]),
        .I1(\messages_ins/msg_roundrobin [2]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\messages_ins/msg_roundrobin [1]),
        .I4(\^unitr_7_ins/unitr_7_bufdone ),
        .I5(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18111 ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1811 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hABABABAA01010100)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT182 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^messages_ins/msg_holdwrite ),
        .I3(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1811 ),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT18 ),
        .I5(\axi4_send_dma_ins/message_channel [2]),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT41 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\^unitw_3_ins/unitw_3_nonempty ),
        .I2(\unitw_3_ins/unitw_3_nonempty_bufno [0]),
        .I3(\unitw_5_ins/unitw_5_bufno [0]),
        .I4(\^unitw_5_ins/unitw_5_eof ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT4 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7757755522022000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT42 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT311 ),
        .I2(\messages_ins/msg_roundrobin [1]),
        .I3(\unitr_5_ins/unitr_5_bufdone_bufno [0]),
        .I4(\unitr_4_ins/unitr_4_bufdone_bufno [0]),
        .I5(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT4 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT41 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hD555800080008000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT43 
       (.I0(\messages_ins/msg_roundrobin [3]),
        .I1(\^unitr_7_ins/unitr_7_bufdone ),
        .I2(\unitr_7_ins/unitr_7_bufdone_bufno [0]),
        .I3(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT221 ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT41 ),
        .I5(\messages_ins/msg_roundrobin [2]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT42 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT44 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\unitw_6_ins/unitw_6_bufno [0]),
        .I2(\^unitw_6_ins/unitw_6_eof ),
        .I3(\^unitr_6_ins/unitr_6_bufdone ),
        .I4(\unitr_6_ins/unitr_6_bufdone_bufno [0]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT43 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7757755522022000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT45 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT411 ),
        .I2(\messages_ins/msg_roundrobin [1]),
        .I3(\unitw_7_ins/unitw_7_bufno [0]),
        .I4(\unitw_6_ins/unitw_6_nonempty_bufno [0]),
        .I5(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT43 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT44 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT46 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\unitw_3_ins/unitw_3_bufno [0]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\unitr_2_ins/unitr_2_bufdone_bufno [0]),
        .I4(\unitw_1_ins/unitw_1_bufno [0]),
        .I5(\unitw_1_ins/unitw_1_nonempty_bufno [0]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT45 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h54441000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT47 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/_n0819_inv11 ),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT45 ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT44 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT46 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hABABABAA01010100)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT48 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^messages_ins/msg_holdwrite ),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT42 ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT46 ),
        .I5(\axi4_send_dma_ins/message_report_bufno [0]),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [12]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT51 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\^unitw_3_ins/unitw_3_nonempty ),
        .I2(\unitw_3_ins/unitw_3_nonempty_bufno [1]),
        .I3(\unitw_5_ins/unitw_5_bufno [1]),
        .I4(\^unitw_5_ins/unitw_5_eof ),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT5 ));
  (* XSTLIB *) 
  MUXF7 \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT53 
       (.I0(N418),
        .I1(N419),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT52 ),
        .S(\messages_ins/msg_roundrobin [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h20202020A8202020)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT53_F 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT5 ),
        .I3(\^unitr_7_ins/unitr_7_bufdone ),
        .I4(\unitr_7_ins/unitr_7_bufdone_bufno [1]),
        .I5(\messages_ins/msg_roundrobin [1]),
        .O(N418));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1010100000100000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT53_G 
       (.I0(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT311 ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/msg_roundrobin [2]),
        .I3(\messages_ins/msg_roundrobin [1]),
        .I4(\unitr_4_ins/unitr_4_bufdone_bufno [1]),
        .I5(\unitr_5_ins/unitr_5_bufdone_bufno [1]),
        .O(N419));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT54 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\unitw_6_ins/unitw_6_bufno [1]),
        .I2(\^unitw_6_ins/unitw_6_eof ),
        .I3(\^unitr_6_ins/unitr_6_bufdone ),
        .I4(\unitr_6_ins/unitr_6_bufdone_bufno [1]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT53 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7757755522022000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT55 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT411 ),
        .I2(\messages_ins/msg_roundrobin [1]),
        .I3(\unitw_7_ins/unitw_7_bufno [1]),
        .I4(\unitw_6_ins/unitw_6_nonempty_bufno [1]),
        .I5(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT53 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT54 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT56 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\unitw_3_ins/unitw_3_bufno [1]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\unitr_2_ins/unitr_2_bufdone_bufno [1]),
        .I4(\unitw_1_ins/unitw_1_bufno [1]),
        .I5(\unitw_1_ins/unitw_1_nonempty_bufno [1]),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT55 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h54441000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT57 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/_n0819_inv11 ),
        .I3(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT55 ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT54 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT56 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hABABABAA01010100)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT58 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^messages_ins/msg_holdwrite ),
        .I3(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT52 ),
        .I4(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT56 ),
        .I5(\axi4_send_dma_ins/message_report_bufno [1]),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [13]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT61 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [2]),
        .I2(\^unitw_1_ins/unitw_1_eof ),
        .I3(\^unitw_1_ins/unitw_1_nonempty ),
        .I4(\unitw_1_ins/unitw_1_nonempty_bufno [2]),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT6 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h75552000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT62 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\unitr_2_ins/unitr_2_bufdone_bufno [2]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT6 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT61 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT63 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT61 ),
        .I3(\messages_ins/msg_roundrobin [2]),
        .I4(\axi4_send_dma_ins/message_report_bufno [2]),
        .I5(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [14]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT71 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [3]),
        .I2(\^unitw_1_ins/unitw_1_eof ),
        .I3(\^unitw_1_ins/unitw_1_nonempty ),
        .I4(\unitw_1_ins/unitw_1_nonempty_bufno [3]),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT7 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h75552000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT72 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\unitr_2_ins/unitr_2_bufdone_bufno [3]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT7 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT71 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT73 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT71 ),
        .I3(\messages_ins/msg_roundrobin [2]),
        .I4(\axi4_send_dma_ins/message_report_bufno [3]),
        .I5(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [15]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT81 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [4]),
        .I2(\^unitw_1_ins/unitw_1_eof ),
        .I3(\^unitw_1_ins/unitw_1_nonempty ),
        .I4(\unitw_1_ins/unitw_1_nonempty_bufno [4]),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT8 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h75552000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT82 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\unitr_2_ins/unitr_2_bufdone_bufno [4]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT8 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT81 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT83 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT81 ),
        .I3(\messages_ins/msg_roundrobin [2]),
        .I4(\axi4_send_dma_ins/message_report_bufno [4]),
        .I5(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [16]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT91 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [5]),
        .I2(\^unitw_1_ins/unitw_1_eof ),
        .I3(\^unitw_1_ins/unitw_1_nonempty ),
        .I4(\unitw_1_ins/unitw_1_nonempty_bufno [5]),
        .O(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT9 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h75552000)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT92 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\unitr_2_ins/unitr_2_bufdone_bufno [5]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT9 ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT91 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT93 
       (.I0(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\^messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT91 ),
        .I3(\messages_ins/msg_roundrobin [2]),
        .I4(\axi4_send_dma_ins/message_report_bufno [5]),
        .I5(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [17]));
  (* PK_HLUTNM = "___XLNM___531___messages_ins/Mmux_GND_5_o_msg_finish[1]_MUX_345_o11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/Mmux_GND_5_o_msg_finish[1]_MUX_345_o11 
       (.I0(\^messages_ins/wrbuffer_msg_rden_d ),
        .I1(\messages_ins/msg_finish [1]),
        .O(\messages_ins/GND_5_o_msg_finish ));
  (* PK_HLUTNM = "___XLNM___508___messages_ins/Mmux__n064111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \messages_ins/Mmux__n064111 
       (.I0(\messages_ins/quiesce_wait [0]),
        .I1(\^axi4_send_dma_ins/send_dma_idle ),
        .I2(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .O(\messages_ins/_n0641 [0]));
  (* PK_HLUTNM = "___XLNM___168___messages_ins/_n0641[2]1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \messages_ins/Mmux__n064121 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_dma_idle ),
        .I2(\messages_ins/quiesce_wait [0]),
        .I3(\messages_ins/quiesce_wait [1]),
        .O(\messages_ins/_n0641 [1]));
  (* PK_HLUTNM = "___XLNM___508___messages_ins/Mmux__n064111" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/Mmux__n069611 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I1(\^messages_ins/quiesce_send_ack ),
        .O(\messages_ins/_n0696 ));
  (* PK_HLUTNM = "___XLNM___348___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1221" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/Mmux_message_req_GND_5_o_MUX_485_o11 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/message_req_GND_5_o_MUX_485_o ));
  (* PK_HLUTNM = "___XLNM___370___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1131" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1131 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [14]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [14]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_499_o ));
  (* PK_HLUTNM = "___XLNM___368___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1141" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1141 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [13]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [13]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_500_o ));
  (* PK_HLUTNM = "___XLNM___369___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1151" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1151 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [12]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [12]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_501_o ));
  (* PK_HLUTNM = "___XLNM___375___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1161" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1161 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [11]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [11]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_502_o ));
  (* PK_HLUTNM = "___XLNM___374___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1171" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1171 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [10]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [10]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_503_o ));
  (* PK_HLUTNM = "___XLNM___379___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1181" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1181 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [9]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [9]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_504_o ));
  (* PK_HLUTNM = "___XLNM___378___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1191" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1191 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [8]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [8]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_505_o ));
  (* PK_HLUTNM = "___XLNM___377___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1201" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1201 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [7]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [7]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_506_o ));
  (* PK_HLUTNM = "___XLNM___221___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1271" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o12111 
       (.I0(\^messages_ins/quiesce_send_msg ),
        .I1(\^messages_ins/msg_buf_wen ),
        .I2(\^axi4_send_dma_ins/message_req ),
        .O(\messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1211 ));
  (* PK_HLUTNM = "___XLNM___367___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1212" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1212 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [6]),
        .I4(\messages_ins/msg_buf_w1 [6]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_507_o ));
  (* PK_HLUTNM = "___XLNM___348___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1221" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1221 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [5]),
        .I4(\messages_ins/msg_buf_w1 [5]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_508_o ));
  (* PK_HLUTNM = "___XLNM___376___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1231" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1231 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [4]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [4]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_509_o ));
  (* PK_HLUTNM = "___XLNM___373___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1241" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1241 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [3]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [3]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_510_o ));
  (* PK_HLUTNM = "___XLNM___372___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1251" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1251 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [2]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [2]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_511_o ));
  (* PK_HLUTNM = "___XLNM___371___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1261" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD888)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1261 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [1]),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [1]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_512_o ));
  (* PK_HLUTNM = "___XLNM___221___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1271" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1271 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^axi4_send_dma_ins/message_req ),
        .I3(\axi4_send_dma_ins/message_end_offset [0]),
        .I4(\messages_ins/msg_buf_w1 [0]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_513_o ));
  (* PK_HLUTNM = "___XLNM___341___messages_ins/Mmux_msg_buf_wen_GND_5_o_MUX_529_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \messages_ins/Mmux_msg_buf_wen_GND_5_o_MUX_529_o11 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/msg_buf_wen_GND_5_o_MUX_529_o ));
  (* PK_HLUTNM = "___XLNM___484___messages_ins/Mmux_msg_finish[1]_GND_5_o_mux_34_OUT11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \messages_ins/Mmux_msg_finish[1]_GND_5_o_mux_34_OUT11 
       (.I0(\messages_ins/msg_nowlast43 ),
        .I1(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I2(\messages_ins/msg_readidx [0]),
        .O(\messages_ins/msg_finish[1]_GND_5_o_mux_34_OUT [0]));
  (* PK_HLUTNM = "___XLNM___484___messages_ins/Mmux_msg_finish[1]_GND_5_o_mux_34_OUT11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h54)) 
    \messages_ins/Mmux_msg_finish[1]_GND_5_o_mux_34_OUT21 
       (.I0(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I1(\messages_ins/msg_finish [0]),
        .I2(\messages_ins/msg_finish [1]),
        .O(\messages_ins/msg_finish[1]_GND_5_o_mux_34_OUT [1]));
  (* PK_HLUTNM = "___XLNM___341___messages_ins/Mmux_msg_buf_wen_GND_5_o_MUX_529_o11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_93_OUT11 
       (.I0(\messages_ins/msg_readidx_real [0]),
        .I1(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .I3(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h77700700)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_93_OUT21 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I3(\messages_ins/msg_readidx_real [1]),
        .I4(\messages_ins/msg_tx_idx [0]),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h77700700)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_93_OUT31 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I3(\messages_ins/msg_readidx_real [2]),
        .I4(\messages_ins/msg_tx_idx [1]),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h77700700)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_93_OUT41 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I3(\messages_ins/msg_readidx_real [3]),
        .I4(\messages_ins/msg_tx_idx [2]),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [3]));
  (* PK_HLUTNM = "___XLNM___189___messages_ins/_n0675_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_94_OUT11 
       (.I0(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I1(\messages_ins/msg_readidx_real [0]),
        .I2(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I3(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7077777000070700)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_94_OUT21 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I3(\messages_ins/msg_readidx_real [0]),
        .I4(\messages_ins/msg_readidx_real [1]),
        .I5(\messages_ins/msg_tx_idx [0]),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4554545401101010)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_94_OUT31 
       (.I0(\messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg ),
        .I1(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I2(\messages_ins/msg_readidx_real [2]),
        .I3(\messages_ins/msg_readidx_real [0]),
        .I4(\messages_ins/msg_readidx_real [1]),
        .I5(\messages_ins/msg_tx_idx [1]),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [2]));
  (* XSTLIB *) 
  MUXF7 \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_94_OUT4 
       (.I0(N422),
        .I1(N423),
        .O(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [3]),
        .S(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_94_OUT4_F 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\messages_ins/msg_readidx_real [3]),
        .I3(\messages_ins/msg_readidx_real [1]),
        .I4(\messages_ins/msg_readidx_real [0]),
        .I5(\messages_ins/msg_readidx_real [2]),
        .O(N422));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \messages_ins/Mmux_msg_readidx_real[3]_GND_5_o_mux_94_OUT4_G 
       (.I0(\messages_ins/msg_tx_idx [2]),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(N423));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h42400200)) 
    \messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT2521 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [3]),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\^unitw_5_ins/unitw_5_eof ),
        .I4(\^unitw_7_ins/unitw_7_eof ),
        .O(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT252 ));
  (* PK_HLUTNM = "___XLNM___478___messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT4111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT3111 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\^unitr_4_ins/unitr_4_bufdone ),
        .I2(\^unitr_5_ins/unitr_5_bufdone ),
        .O(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT311 ));
  (* PK_HLUTNM = "___XLNM___478___messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT4111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT4111 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\^unitw_6_ins/unitw_6_nonempty ),
        .I2(\^unitw_7_ins/unitw_7_eof ),
        .O(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT411 ));
  (* PK_HLUTNM = "___XLNM___190___messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A111 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [0]),
        .I2(\bar_registers_ins/msg_ctrl_reg [1]),
        .O(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A11 ));
  (* PK_HLUTNM = "___XLNM___190___messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A111" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A12 
       (.I0(\messages_ins/msg_vacant_entries [0]),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [0]),
        .I3(\bar_registers_ins/msg_ctrl_reg [1]),
        .I4(\messages_ins/msg_writecnt [1]),
        .O(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hC9C9C99CC99C9C9C)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A31 
       (.I0(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A11 ),
        .I1(\messages_ins/msg_vacant_entries [2]),
        .I2(\messages_ins/msg_writecnt [3]),
        .I3(\messages_ins/Madd_n0532_Madd_cy [0]),
        .I4(\messages_ins/msg_vacant_entries [1]),
        .I5(\messages_ins/msg_writecnt [2]),
        .O(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFF007F807F80FF00)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A41 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [0]),
        .I2(\bar_registers_ins/msg_ctrl_reg [1]),
        .I3(\messages_ins/msg_vacant_entries [3]),
        .I4(\messages_ins/msg_writecnt [4]),
        .I5(\messages_ins/Madd_n0532_Madd_cy [2]),
        .O(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFAA96FFFFFFFF)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_cy[1]11 
       (.I0(\messages_ins/msg_vacant_entries [1]),
        .I1(\messages_ins/msg_writecnt [2]),
        .I2(\messages_ins/Madd_n0532_Madd_cy [0]),
        .I3(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A11 ),
        .I4(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [0]),
        .I5(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_cy ));
  (* PK_HLUTNM = "___XLNM___380___messages_ins/_n06301" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h002A2A00)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_PWR_5_o_mux_103_OUT11 
       (.I0(bus_rst_n_w),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .I3(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [0]),
        .I4(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2002200202202002)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_PWR_5_o_mux_103_OUT2 
       (.I0(bus_rst_n_w),
        .I1(\messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg ),
        .I2(\messages_ins/msg_vacant_entries [1]),
        .I3(N382),
        .I4(\^messages_ins/msg_buf_wen ),
        .I5(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [0]),
        .O(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h95FFFFFFFFFFFFFF)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_PWR_5_o_mux_103_OUT2_SW1 
       (.I0(\messages_ins/msg_writecnt [2]),
        .I1(\messages_ins/msg_writecnt [1]),
        .I2(\messages_ins/msg_vacant_entries [0]),
        .I3(\bar_registers_ins/msg_ctrl_reg [0]),
        .I4(\bar_registers_ins/msg_ctrl_reg [1]),
        .I5(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .O(N382));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2A00002A)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_PWR_5_o_mux_103_OUT31 
       (.I0(bus_rst_n_w),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .I3(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [2]),
        .I4(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_cy ),
        .O(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFA9FFA9FFA9FF)) 
    \messages_ins/Mmux_msg_vacant_entries[3]_PWR_5_o_mux_103_OUT41 
       (.I0(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [3]),
        .I1(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_cy ),
        .I2(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A [2]),
        .I3(bus_rst_n_w),
        .I4(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I5(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0455555504444444)) 
    \messages_ins/Mmux_msg_writecnt[4]_GND_5_o_mux_46_OUT11 
       (.I0(\messages_ins/msg_writecnt [0]),
        .I1(\messages_ins/GND_5_o_GND_5_o_equal_14_o ),
        .I2(\bar_registers_ins/msg_ctrl_reg [1]),
        .I3(\bar_registers_ins/msg_ctrl_reg [0]),
        .I4(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I5(\^messages_ins/msg_buffer_pending ),
        .O(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000155515550000)) 
    \messages_ins/Mmux_msg_writecnt[4]_GND_5_o_mux_46_OUT21 
       (.I0(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I1(\bar_registers_ins/msg_ctrl_reg [0]),
        .I2(\bar_registers_ins/msg_ctrl_reg [1]),
        .I3(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I4(\messages_ins/msg_writecnt [0]),
        .I5(\messages_ins/msg_writecnt [1]),
        .O(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0014141400444444)) 
    \messages_ins/Mmux_msg_writecnt[4]_GND_5_o_mux_46_OUT3 
       (.I0(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I1(\messages_ins/msg_writecnt [2]),
        .I2(\messages_ins/msg_writecnt [0]),
        .I3(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I4(N220),
        .I5(\messages_ins/msg_writecnt [1]),
        .O(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [2]));
  (* PK_HLUTNM = "___XLNM___310___messages_ins/GND_5_o_msg_buffer_pending_AND_10_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/Mmux_msg_writecnt[4]_GND_5_o_mux_46_OUT3_SW0 
       (.I0(\bar_registers_ins/msg_ctrl_reg [1]),
        .I1(\bar_registers_ins/msg_ctrl_reg [0]),
        .O(N220));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000155515550000)) 
    \messages_ins/Mmux_msg_writecnt[4]_GND_5_o_mux_46_OUT41 
       (.I0(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I1(\bar_registers_ins/msg_ctrl_reg [0]),
        .I2(\bar_registers_ins/msg_ctrl_reg [1]),
        .I3(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I4(\messages_ins/Madd_msg_writecnt[4]_GND_5_o_add_26_OUT_cy ),
        .I5(\messages_ins/msg_writecnt [3]),
        .O(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h04404040)) 
    \messages_ins/Mmux_msg_writecnt[4]_GND_5_o_mux_46_OUT51 
       (.I0(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .I1(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A11 ),
        .I2(\messages_ins/msg_writecnt [4]),
        .I3(\messages_ins/Madd_msg_writecnt[4]_GND_5_o_add_26_OUT_cy ),
        .I4(\messages_ins/msg_writecnt [3]),
        .O(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [4]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT151 
       (.I0(\messages_ins/msg_nowlast43 ),
        .I1(\messages_ins/msg_readidx [0]),
        .I2(rd_data_w[22]),
        .O(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [22]));
  (* PK_HLUTNM = "___XLNM___441___messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT211 
       (.I0(\messages_ins/msg_readidx [0]),
        .I1(\messages_ins/msg_counter [0]),
        .I2(rd_data_w[28]),
        .O(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [28]));
  (* PK_HLUTNM = "___XLNM___441___messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT221 
       (.I0(\messages_ins/msg_readidx [0]),
        .I1(\messages_ins/msg_counter [1]),
        .I2(rd_data_w[29]),
        .O(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [29]));
  (* PK_HLUTNM = "___XLNM___440___messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT241" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT241 
       (.I0(\messages_ins/msg_readidx [0]),
        .I1(\messages_ins/msg_counter [2]),
        .I2(rd_data_w[30]),
        .O(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [30]));
  (* PK_HLUTNM = "___XLNM___440___messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT241" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \messages_ins/Mmux_msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT251 
       (.I0(\messages_ins/msg_readidx [0]),
        .I1(\messages_ins/msg_counter [3]),
        .I2(rd_data_w[31]),
        .O(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [31]));
  (* PK_HLUTNM = "___XLNM___269___messages_ins/_n06291" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \messages_ins/_n06291 
       (.I0(\^bar_registers_ins/dma_control_reg_strobe ),
        .I1(\bar_registers_ins/dma_control_reg [1]),
        .I2(bus_rst_n_w),
        .O(\messages_ins/_n0629 ));
  (* PK_HLUTNM = "___XLNM___380___messages_ins/_n06301" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/_n06301 
       (.I0(bus_rst_n_w),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/_n0630 ));
  (* PK_HLUTNM = "___XLNM___168___messages_ins/_n0641[2]1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h08808080)) 
    \messages_ins/_n0641[2]1 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_dma_idle ),
        .I2(\messages_ins/quiesce_wait [2]),
        .I3(\messages_ins/quiesce_wait [0]),
        .I4(\messages_ins/quiesce_wait [1]),
        .O(\messages_ins/_n0641 [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0880880088008800)) 
    \messages_ins/_n0641[3]1 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I1(\^axi4_send_dma_ins/send_dma_idle ),
        .I2(\messages_ins/quiesce_wait [2]),
        .I3(\messages_ins/quiesce_wait [3]),
        .I4(\messages_ins/quiesce_wait [0]),
        .I5(\messages_ins/quiesce_wait [1]),
        .O(\messages_ins/_n0641 [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0400044004400440)) 
    \messages_ins/_n0656_inv 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .I1(bus_rst_n_w),
        .I2(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I3(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I4(\^axi4_send_dma_ins/send_dma_idle ),
        .I5(N224),
        .O(\^messages_ins/_n0656_inv ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \messages_ins/_n0656_inv_SW0 
       (.I0(\messages_ins/quiesce_wait [3]),
        .I1(\messages_ins/quiesce_wait [2]),
        .I2(\messages_ins/quiesce_wait [1]),
        .I3(\messages_ins/quiesce_wait [0]),
        .O(N224));
  (* PK_HLUTNM = "___XLNM___531___messages_ins/Mmux_GND_5_o_msg_finish[1]_MUX_345_o11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/_n0659_inv1 
       (.I0(bus_rst_n_w),
        .I1(\^messages_ins/wrbuffer_msg_rden_d ),
        .O(\messages_ins/_n0659_inv ));
  (* PK_HLUTNM = "___XLNM___248___messages_ins/_n0670_inv11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \messages_ins/_n0670_inv1 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^messages_ins/msg_holdwrite ),
        .I3(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/_n0670_inv ));
  (* PK_HLUTNM = "___XLNM___248___messages_ins/_n0670_inv11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h01)) 
    \messages_ins/_n0670_inv11 
       (.I0(\^axi4_send_dma_ins/message_req ),
        .I1(\^messages_ins/quiesce_send_msg ),
        .I2(\^messages_ins/msg_holdwrite ),
        .O(\^messages_ins/Mmux_GND_5_o_GND_5_o_MUX_515_o11 ));
  (* PK_HLUTNM = "___XLNM___189___messages_ins/_n0675_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \messages_ins/_n0675_inv1 
       (.I0(\^wr_arbiter_ins/wrbuffer_msg_rden ),
        .I1(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .I3(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .O(\messages_ins/_n0675_inv ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \messages_ins/_n0678_inv1 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .I2(\bar_registers_ins/msg_ctrl_reg [0]),
        .I3(\bar_registers_ins/msg_ctrl_reg [1]),
        .O(\messages_ins/_n0678_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \messages_ins/_n0685_inv1 
       (.I0(\messages_ins/msg_finish [1]),
        .I1(\^messages_ins/wrbuffer_msg_rden_d ),
        .I2(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I3(\bar_registers_ins/msg_ctrl_reg [0]),
        .I4(\bar_registers_ins/msg_ctrl_reg [1]),
        .I5(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .O(\messages_ins/_n0685_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    \messages_ins/_n0690_inv1 
       (.I0(\messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_A11 ),
        .I1(\messages_ins/msg_writecnt [1]),
        .I2(\messages_ins/msg_writecnt [2]),
        .I3(\messages_ins/msg_writecnt [3]),
        .I4(\messages_ins/msg_writecnt [4]),
        .I5(\messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg ),
        .O(\messages_ins/_n0690_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF11511111)) 
    \messages_ins/_n0693_inv1 
       (.I0(\messages_ins/GND_5_o_GND_5_o_equal_14_o ),
        .I1(\^messages_ins/msg_buffer_pending ),
        .I2(\bar_registers_ins/msg_ctrl_reg [0]),
        .I3(\bar_registers_ins/msg_ctrl_reg [1]),
        .I4(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I5(\^messages_ins/wrbuffer_msg_rden_d ),
        .O(\messages_ins/_n0693_inv ));
  (* PK_HLUTNM = "___XLNM___264___messages_ins/_n0731_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h41)) 
    \messages_ins/_n0706_inv1 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .I1(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I2(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .O(\messages_ins/_n0706_inv ));
  (* PK_HLUTNM = "___XLNM___264___messages_ins/_n0731_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9811)) 
    \messages_ins/_n0731_inv1 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I1(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I2(\messages_ins/GND_5_o_GND_5_o_equal_14_o ),
        .I3(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .O(\messages_ins/_n0731_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \messages_ins/_n0819_inv1 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [1]),
        .I2(\messages_ins/msg_roundrobin[0]_mmx_out4 ),
        .I3(N230),
        .I4(\messages_ins/_n0819_inv11 ),
        .O(\^messages_ins/_n0819_inv1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \messages_ins/_n0819_inv111 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\^unitw_3_ins/unitw_3_eof ),
        .I2(\messages_ins/msg_roundrobin [0]),
        .I3(\^unitr_2_ins/unitr_2_bufdone ),
        .I4(\^unitw_1_ins/unitw_1_eof ),
        .I5(\^unitw_1_ins/unitw_1_nonempty ),
        .O(\messages_ins/_n0819_inv11 ));
  (* PK_HLUTNM = "___XLNM___432___messages_ins/msg_roundrobin[0]41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/_n0819_inv1_SW0 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\^unitw_3_ins/unitw_3_nonempty ),
        .I2(\^unitr_4_ins/unitr_4_bufdone ),
        .O(N230));
  (* PK_HLUTNM = "___XLNM___105___messages_ins/_n0819_inv2" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \messages_ins/_n0819_inv2 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^messages_ins/msg_holdwrite ),
        .I2(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I3(\bar_registers_ins/msg_ctrl_reg [2]),
        .I4(\^messages_ins/quiesce_send_msg ),
        .O(\^messages_ins/_n0819_inv2 ));
  (* PK_HLUTNM = "___XLNM___270___messages_ins/_n0819_inv311" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \messages_ins/_n0819_inv311 
       (.I0(\messages_ins/msg_roundrobin [2]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\messages_ins/msg_roundrobin [1]),
        .O(\messages_ins/Mmux_msg_roundrobin[3]_GND_5_o_wide_mux_71_OUT221 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \messages_ins/_n0819_inv5 
       (.I0(\^messages_ins/_n0819_inv2 ),
        .I1(\messages_ins/Mmux_GND_5_o_GND_5_o_mux_88_OUT1811 ),
        .I2(\^messages_ins/_n0819_inv1 ),
        .I3(\messages_ins/msg_roundrobin [3]),
        .O(\messages_ins/_n0819_inv ));
  (* PK_HLUTNM = "___XLNM___118___messages_ins/_n0826_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \messages_ins/_n0826_inv1 
       (.I0(\messages_ins/msg_vacant_entries [2]),
        .I1(\messages_ins/msg_vacant_entries [0]),
        .I2(\messages_ins/msg_vacant_entries [1]),
        .I3(\messages_ins/msg_vacant_entries [3]),
        .I4(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/_n0826_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/message_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/message_req_GND_5_o_MUX_485_o ),
        .Q(\^messages_ins/message_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_wen 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_wen_msg_buf_wen_d_OR_98_o ),
        .Q(\^messages_ins/msg_buf_real_wen ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_0 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [0]),
        .Q(\messages_ins/msg_buf_real_word [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_1 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [1]),
        .Q(\messages_ins/msg_buf_real_word [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_10 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [10]),
        .Q(\messages_ins/msg_buf_real_word [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_11 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [11]),
        .Q(\messages_ins/msg_buf_real_word [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_12 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [12]),
        .Q(\messages_ins/msg_buf_real_word [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_13 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [13]),
        .Q(\messages_ins/msg_buf_real_word [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_14 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [14]),
        .Q(\messages_ins/msg_buf_real_word [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_15 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [15]),
        .Q(\messages_ins/msg_buf_real_word [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_16 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [16]),
        .Q(\messages_ins/msg_buf_real_word [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_17 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [17]),
        .Q(\messages_ins/msg_buf_real_word [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_18 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [18]),
        .Q(\messages_ins/msg_buf_real_word [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_19 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [19]),
        .Q(\messages_ins/msg_buf_real_word [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_2 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [2]),
        .Q(\messages_ins/msg_buf_real_word [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_24 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [24]),
        .Q(\messages_ins/msg_buf_real_word [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_25 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [25]),
        .Q(\messages_ins/msg_buf_real_word [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_26 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [26]),
        .Q(\messages_ins/msg_buf_real_word [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_3 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [3]),
        .Q(\messages_ins/msg_buf_real_word [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_4 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [4]),
        .Q(\messages_ins/msg_buf_real_word [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_5 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [5]),
        .Q(\messages_ins/msg_buf_real_word [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_6 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [6]),
        .Q(\messages_ins/msg_buf_real_word [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_7 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [7]),
        .Q(\messages_ins/msg_buf_real_word [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_8 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [8]),
        .Q(\messages_ins/msg_buf_real_word [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_real_word_9 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [9]),
        .Q(\messages_ins/msg_buf_real_word [9]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_0 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [0]),
        .Q(\messages_ins/msg_buf_w0 [0]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_1 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [1]),
        .Q(\messages_ins/msg_buf_w0 [1]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_12 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [12]),
        .Q(\messages_ins/msg_buf_w0 [12]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_13 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [13]),
        .Q(\messages_ins/msg_buf_w0 [13]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_14 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [14]),
        .Q(\messages_ins/msg_buf_w0 [14]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_15 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [15]),
        .Q(\messages_ins/msg_buf_w0 [15]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_16 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [16]),
        .Q(\messages_ins/msg_buf_w0 [16]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_17 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [17]),
        .Q(\messages_ins/msg_buf_w0 [17]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_18 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [18]),
        .Q(\messages_ins/msg_buf_w0 [18]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_19 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [19]),
        .Q(\messages_ins/msg_buf_w0 [19]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_2 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [2]),
        .Q(\messages_ins/msg_buf_w0 [2]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_24 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [24]),
        .Q(\messages_ins/msg_buf_w0 [24]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_25 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [25]),
        .Q(\messages_ins/msg_buf_w0 [25]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_26 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [26]),
        .Q(\messages_ins/msg_buf_w0 [26]),
        .R(\messages_ins/_n0630 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w0_3 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/GND_5_o_GND_5_o_mux_88_OUT [3]),
        .Q(\messages_ins/msg_buf_w0 [3]),
        .R(\messages_ins/_n0630 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_0 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_513_o ),
        .Q(\messages_ins/msg_buf_w1 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_1 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_512_o ),
        .Q(\messages_ins/msg_buf_w1 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_10 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_503_o ),
        .Q(\messages_ins/msg_buf_w1 [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_11 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_502_o ),
        .Q(\messages_ins/msg_buf_w1 [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_12 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_501_o ),
        .Q(\messages_ins/msg_buf_w1 [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_13 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_500_o ),
        .Q(\messages_ins/msg_buf_w1 [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_14 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_499_o ),
        .Q(\messages_ins/msg_buf_w1 [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_2 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_511_o ),
        .Q(\messages_ins/msg_buf_w1 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_3 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_510_o ),
        .Q(\messages_ins/msg_buf_w1 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_4 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_509_o ),
        .Q(\messages_ins/msg_buf_w1 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_5 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_508_o ),
        .Q(\messages_ins/msg_buf_w1 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_6 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_507_o ),
        .Q(\messages_ins/msg_buf_w1 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_7 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_506_o ),
        .Q(\messages_ins/msg_buf_w1 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_8 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_505_o ),
        .Q(\messages_ins/msg_buf_w1 [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_w1_9 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\messages_ins/msg_buf_w1[31]_msg_buf_w1[31]_MUX_504_o ),
        .Q(\messages_ins/msg_buf_w1 [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_wen 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^messages_ins/msg_buf_wen_glue_set ),
        .Q(\^messages_ins/msg_buf_wen ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buf_wen_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_buf_wen_GND_5_o_MUX_529_o ),
        .Q(\^messages_ins/msg_buf_wen_d ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFAEEE0444AEEE)) 
    \messages_ins/msg_buf_wen_glue_set 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^axi4_send_dma_ins/message_req ),
        .I2(\bar_registers_ins/msg_ctrl_reg [2]),
        .I3(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I4(\messages_ins/_n0819_inv ),
        .I5(\messages_ins/GND_5_o_GND_5_o_MUX_528_o ),
        .O(\^messages_ins/msg_buf_wen_glue_set ));
  (* PK_HLUTNM = "___XLNM___532___messages_ins/msg_buf_wen_msg_buf_wen_d_OR_98_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \messages_ins/msg_buf_wen_msg_buf_wen_d_OR_98_o1 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\^messages_ins/msg_buf_wen_d ),
        .O(\messages_ins/msg_buf_wen_msg_buf_wen_d_OR_98_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_buffer_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^messages_ins/msg_buffer_pending_glue_set ),
        .Q(\^messages_ins/msg_buffer_pending ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h04440555CCCCFFFF)) 
    \messages_ins/msg_buffer_pending_glue_set 
       (.I0(\bar_registers_ins/msg_ctrl_reg [2]),
        .I1(\^messages_ins/msg_buffer_pending ),
        .I2(\bar_registers_ins/msg_ctrl_reg [0]),
        .I3(\bar_registers_ins/msg_ctrl_reg [1]),
        .I4(\messages_ins/GND_5_o_GND_5_o_equal_14_o ),
        .I5(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .O(\^messages_ins/msg_buffer_pending_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_counter_0 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0690_inv ),
        .D(\messages_ins/Mcount_msg_counter ),
        .Q(\messages_ins/msg_counter [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_counter_1 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0690_inv ),
        .D(\messages_ins/Mcount_msg_counter1 ),
        .Q(\messages_ins/msg_counter [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_counter_2 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0690_inv ),
        .D(\messages_ins/Mcount_msg_counter2 ),
        .Q(\messages_ins/msg_counter [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_counter_3 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0690_inv ),
        .D(\messages_ins/Mcount_msg_counter3 ),
        .Q(\messages_ins/msg_counter [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___342___messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg[2]_AND_14_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg[2]_AND_14_o1 
       (.I0(\^bar_registers_ins/msg_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/msg_ctrl_reg [2]),
        .O(\messages_ins/msg_ctrl_reg_strobe_msg_ctrl_reg ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_finish_0 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0693_inv ),
        .D(\messages_ins/msg_finish[1]_GND_5_o_mux_34_OUT [0]),
        .Q(\messages_ins/msg_finish [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_finish_1 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0693_inv ),
        .D(\messages_ins/msg_finish[1]_GND_5_o_mux_34_OUT [1]),
        .Q(\messages_ins/msg_finish [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_holdwrite 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^messages_ins/msg_holdwrite_glue_set ),
        .Q(\^messages_ins/msg_holdwrite ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___118___messages_ins/_n0826_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \messages_ins/msg_holdwrite_PWR_5_o_MUX_355_o1 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_vacant_entries [3]),
        .I2(\messages_ins/msg_vacant_entries [1]),
        .I3(\messages_ins/msg_vacant_entries [2]),
        .O(\messages_ins/msg_holdwrite_PWR_5_o_MUX_355_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFFFEFE)) 
    \messages_ins/msg_holdwrite_glue_set 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I1(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I2(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .I3(\messages_ins/_n0826_inv ),
        .I4(\^messages_ins/msg_holdwrite ),
        .I5(\messages_ins/msg_holdwrite_PWR_5_o_MUX_355_o ),
        .O(\^messages_ins/msg_holdwrite_glue_set ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4004200202204004)) 
    \messages_ins/msg_nowlast431 
       (.I0(\messages_ins/msg_readidx [1]),
        .I1(\messages_ins/msg_writeidx [1]),
        .I2(\messages_ins/msg_readidx [3]),
        .I3(\messages_ins/msg_writeidx [3]),
        .I4(\messages_ins/msg_readidx [2]),
        .I5(\messages_ins/msg_writeidx [2]),
        .O(\messages_ins/msg_nowlast43 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [0]),
        .Q(\messages_ins/msg_readidx [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [1]),
        .Q(\messages_ins/msg_readidx [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [2]),
        .Q(\messages_ins/msg_readidx [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_93_OUT [3]),
        .Q(\messages_ins/msg_readidx [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_real_0 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0675_inv ),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [0]),
        .Q(\messages_ins/msg_readidx_real [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_real_1 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0675_inv ),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [1]),
        .Q(\messages_ins/msg_readidx_real [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_real_2 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0675_inv ),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [2]),
        .Q(\messages_ins/msg_readidx_real [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_readidx_real_3 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0675_inv ),
        .D(\messages_ins/msg_readidx_real[3]_GND_5_o_mux_94_OUT [3]),
        .Q(\messages_ins/msg_readidx_real [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___432___messages_ins/msg_roundrobin[0]41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/msg_roundrobin[0]41 
       (.I0(\messages_ins/msg_roundrobin [0]),
        .I1(\^unitw_5_ins/unitw_5_eof ),
        .I2(\^unitr_5_ins/unitr_5_bufdone ),
        .O(\messages_ins/msg_roundrobin[0]_mmx_out4 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hD9C85140)) 
    \messages_ins/msg_roundrobin[1]1 
       (.I0(\messages_ins/msg_roundrobin [1]),
        .I1(\messages_ins/msg_roundrobin [0]),
        .I2(\^unitw_1_ins/unitw_1_nonempty ),
        .I3(\^unitw_1_ins/unitw_1_eof ),
        .I4(\^unitw_3_ins/unitw_3_eof ),
        .O(\messages_ins/msg_roundrobin[1]_mmx_out ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_roundrobin_0 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0670_inv ),
        .D(\messages_ins/Mcount_msg_roundrobin ),
        .Q(\messages_ins/msg_roundrobin [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_roundrobin_1 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0670_inv ),
        .D(\messages_ins/Mcount_msg_roundrobin1 ),
        .Q(\messages_ins/msg_roundrobin [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_roundrobin_2 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0670_inv ),
        .D(\messages_ins/Mcount_msg_roundrobin2 ),
        .Q(\messages_ins/msg_roundrobin [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_roundrobin_3 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0670_inv ),
        .D(\messages_ins/Mcount_msg_roundrobin3 ),
        .Q(\messages_ins/msg_roundrobin [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_tx_idx_0 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0678_inv ),
        .D(\messages_ins/Maccum_msg_tx_idx_lut ),
        .Q(\messages_ins/msg_tx_idx [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_tx_idx_1 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0678_inv ),
        .D(\messages_ins/Result [1]),
        .Q(\messages_ins/msg_tx_idx [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_tx_idx_2 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0678_inv ),
        .D(\messages_ins/Result [2]),
        .Q(\messages_ins/msg_tx_idx [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_vacant_entries_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [0]),
        .Q(\messages_ins/msg_vacant_entries [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_vacant_entries_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [1]),
        .Q(\messages_ins/msg_vacant_entries [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_vacant_entries_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [2]),
        .Q(\messages_ins/msg_vacant_entries [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_vacant_entries_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/msg_vacant_entries[3]_PWR_5_o_mux_103_OUT [3]),
        .Q(\messages_ins/msg_vacant_entries [3]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writecnt_0 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0685_inv ),
        .D(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [0]),
        .Q(\messages_ins/msg_writecnt [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writecnt_1 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0685_inv ),
        .D(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [1]),
        .Q(\messages_ins/msg_writecnt [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writecnt_2 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0685_inv ),
        .D(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [2]),
        .Q(\messages_ins/msg_writecnt [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writecnt_3 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0685_inv ),
        .D(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [3]),
        .Q(\messages_ins/msg_writecnt [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writecnt_4 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0685_inv ),
        .D(\messages_ins/msg_writecnt[4]_GND_5_o_mux_46_OUT [4]),
        .Q(\messages_ins/msg_writecnt [4]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writeidx_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/Maccum_msg_writeidx_lut ),
        .Q(\messages_ins/msg_writeidx [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writeidx_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/Result[1]1 ),
        .Q(\messages_ins/msg_writeidx [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writeidx_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/Result[2]1 ),
        .Q(\messages_ins/msg_writeidx [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/msg_writeidx_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/Result [3]),
        .Q(\messages_ins/msg_writeidx [3]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___519___messages_ins/mux1011" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux1011 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [19]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [19]));
  (* PK_HLUTNM = "___XLNM___519___messages_ins/mux1011" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/mux1101 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [0]),
        .I2(\messages_ins/msg_buf_w0 [0]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [0]));
  (* PK_HLUTNM = "___XLNM___374___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1171" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux1111 
       (.I0(\messages_ins/msg_buf_w1 [10]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [10]));
  (* PK_HLUTNM = "___XLNM___371___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1261" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/mux11111 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [1]),
        .I2(\messages_ins/msg_buf_w0 [1]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [1]));
  (* PK_HLUTNM = "___XLNM___520___messages_ins/mux1711" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux1611 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [24]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [24]));
  (* PK_HLUTNM = "___XLNM___520___messages_ins/mux1711" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux1711 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [25]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [25]));
  (* PK_HLUTNM = "___XLNM___523___messages_ins/mux2711" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux1811 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [26]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [26]));
  (* PK_HLUTNM = "___XLNM___375___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1161" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux2111 
       (.I0(\messages_ins/msg_buf_w1 [11]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [11]));
  (* PK_HLUTNM = "___XLNM___372___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/mux2211 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [2]),
        .I2(\messages_ins/msg_buf_w0 [2]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [2]));
  (* PK_HLUTNM = "___XLNM___373___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1241" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/mux2511 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [3]),
        .I2(\messages_ins/msg_buf_w0 [3]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [3]));
  (* PK_HLUTNM = "___XLNM___376___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1231" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux2611 
       (.I0(\messages_ins/msg_buf_w1 [4]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [4]));
  (* PK_HLUTNM = "___XLNM___523___messages_ins/mux2711" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux2711 
       (.I0(\messages_ins/msg_buf_w1 [5]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [5]));
  (* PK_HLUTNM = "___XLNM___367___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1212" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux2811 
       (.I0(\messages_ins/msg_buf_w1 [6]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [6]));
  (* PK_HLUTNM = "___XLNM___377___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1201" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux2911 
       (.I0(\messages_ins/msg_buf_w1 [7]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [7]));
  (* PK_HLUTNM = "___XLNM___378___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1191" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux3011 
       (.I0(\messages_ins/msg_buf_w1 [8]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [8]));
  (* PK_HLUTNM = "___XLNM___369___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1151" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/mux3111 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [12]),
        .I2(\messages_ins/msg_buf_w0 [12]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [12]));
  (* PK_HLUTNM = "___XLNM___379___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1181" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \messages_ins/mux31111 
       (.I0(\messages_ins/msg_buf_w1 [9]),
        .I1(\^messages_ins/msg_buf_wen ),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [9]));
  (* PK_HLUTNM = "___XLNM___368___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1141" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/mux411 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [13]),
        .I2(\messages_ins/msg_buf_w0 [13]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [13]));
  (* PK_HLUTNM = "___XLNM___370___messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1131" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \messages_ins/mux511 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w1 [14]),
        .I2(\messages_ins/msg_buf_w0 [14]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [14]));
  (* PK_HLUTNM = "___XLNM___521___messages_ins/mux711" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux611 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [15]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [15]));
  (* PK_HLUTNM = "___XLNM___521___messages_ins/mux711" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux711 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [16]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [16]));
  (* PK_HLUTNM = "___XLNM___522___messages_ins/mux911" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux811 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [17]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [17]));
  (* PK_HLUTNM = "___XLNM___522___messages_ins/mux911" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \messages_ins/mux911 
       (.I0(\^messages_ins/msg_buf_wen ),
        .I1(\messages_ins/msg_buf_w0 [18]),
        .O(\messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT [18]));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \messages_ins/quiesce 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0731_inv ),
        .D(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .Q(\^messages_ins/quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_send_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/Mmux_msg_buf_w1[31]_msg_buf_w1[31]_MUX_486_o1211 ),
        .Q(\^messages_ins/quiesce_send_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_send_msg 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0706_inv ),
        .D(\messages_ins/_n0696 ),
        .Q(\^messages_ins/quiesce_send_msg ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_state_FSM_FFd1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^messages_ins/quiesce_state_FSM_FFd1-In ),
        .Q(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .R(\messages_ins/_n0629 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA8888888FFFFFFFF)) 
    \messages_ins/quiesce_state_FSM_FFd1-In 
       (.I0(N232),
        .I1(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .I2(\^messages_ins/quiesce_send_ack ),
        .I3(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I4(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I5(bus_rst_n_w),
        .O(\^messages_ins/quiesce_state_FSM_FFd1-In ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \messages_ins/quiesce_state_FSM_FFd1-In_SW0 
       (.I0(\^bar_registers_ins/dma_control_reg_strobe ),
        .I1(\bar_registers_ins/dma_control_reg [1]),
        .O(N232));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_state_FSM_FFd2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^messages_ins/quiesce_state_FSM_FFd2-In ),
        .Q(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .R(\messages_ins/_n0629 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAA882A88FFFFFFFF)) 
    \messages_ins/quiesce_state_FSM_FFd2-In 
       (.I0(N232),
        .I1(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I2(\^messages_ins/quiesce_send_ack ),
        .I3(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I4(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .I5(bus_rst_n_w),
        .O(\^messages_ins/quiesce_state_FSM_FFd2-In ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_state_FSM_FFd3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/quiesce_state_FSM_FFd3-In ),
        .Q(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .R(\messages_ins/_n0629 ));
  (* PK_HLUTNM = "___XLNM___269___messages_ins/_n06291" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \messages_ins/quiesce_state_FSM_FFd3-In1 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I1(\^messages_ins/quiesce_state_FSM_FFd1 ),
        .I2(bus_rst_n_w),
        .I3(\^bar_registers_ins/dma_control_reg_strobe ),
        .I4(\bar_registers_ins/dma_control_reg [1]),
        .O(\^messages_ins/quiesce_state_FSM_FFd3-In1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h40000000EAAAAAAA)) 
    \messages_ins/quiesce_state_FSM_FFd3-In2 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd3 ),
        .I1(\messages_ins/quiesce_wait [1]),
        .I2(\messages_ins/quiesce_wait [2]),
        .I3(\messages_ins/quiesce_wait [3]),
        .I4(\messages_ins/quiesce_wait [0]),
        .I5(\^messages_ins/quiesce_send_ack ),
        .O(\^messages_ins/quiesce_state_FSM_FFd3-In2 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \messages_ins/quiesce_state_FSM_FFd3-In3 
       (.I0(\^messages_ins/quiesce_state_FSM_FFd2 ),
        .I1(\^messages_ins/quiesce_state_FSM_FFd3-In2 ),
        .I2(\^messages_ins/quiesce_state_FSM_FFd3-In1 ),
        .O(\messages_ins/quiesce_state_FSM_FFd3-In ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_wait_0 
       (.C(bus_clk_w),
        .CE(\^messages_ins/_n0656_inv ),
        .D(\messages_ins/_n0641 [0]),
        .Q(\messages_ins/quiesce_wait [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_wait_1 
       (.C(bus_clk_w),
        .CE(\^messages_ins/_n0656_inv ),
        .D(\messages_ins/_n0641 [1]),
        .Q(\messages_ins/quiesce_wait [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_wait_2 
       (.C(bus_clk_w),
        .CE(\^messages_ins/_n0656_inv ),
        .D(\messages_ins/_n0641 [2]),
        .Q(\messages_ins/quiesce_wait [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/quiesce_wait_3 
       (.C(bus_clk_w),
        .CE(\^messages_ins/_n0656_inv ),
        .D(\messages_ins/_n0641 [3]),
        .Q(\messages_ins/quiesce_wait [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitr_2_bufdone_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_525_o ),
        .Q(\^messages_ins/unitr_2_bufdone_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitr_4_bufdone_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_522_o ),
        .Q(\^messages_ins/unitr_4_bufdone_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitr_5_bufdone_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_520_o ),
        .Q(\^messages_ins/unitr_5_bufdone_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitr_6_bufdone_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_517_o ),
        .Q(\^messages_ins/unitr_6_bufdone_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitr_7_bufdone_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_515_o ),
        .Q(\^messages_ins/unitr_7_bufdone_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_1_eof_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_527_o ),
        .Q(\^messages_ins/unitw_1_eof_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_1_nonempty_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_526_o ),
        .Q(\^messages_ins/unitw_1_nonempty_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_3_eof_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_524_o ),
        .Q(\^messages_ins/unitw_3_eof_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_3_nonempty_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_523_o ),
        .Q(\^messages_ins/unitw_3_nonempty_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_5_eof_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_521_o ),
        .Q(\^messages_ins/unitw_5_eof_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_6_eof_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_519_o ),
        .Q(\^messages_ins/unitw_6_eof_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_6_nonempty_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_518_o ),
        .Q(\^messages_ins/unitw_6_nonempty_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/unitw_7_eof_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_GND_5_o_MUX_516_o ),
        .Q(\^messages_ins/unitw_7_eof_ack ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_0 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[0]),
        .Q(\messages_ins/wrbuffer_msg_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_1 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[1]),
        .Q(\messages_ins/wrbuffer_msg_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_10 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[10]),
        .Q(\messages_ins/wrbuffer_msg_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_11 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[11]),
        .Q(\messages_ins/wrbuffer_msg_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_12 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[12]),
        .Q(\messages_ins/wrbuffer_msg_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_13 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[13]),
        .Q(\messages_ins/wrbuffer_msg_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_14 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[14]),
        .Q(\messages_ins/wrbuffer_msg_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_15 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[15]),
        .Q(\messages_ins/wrbuffer_msg_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_16 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[16]),
        .Q(\messages_ins/wrbuffer_msg_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_17 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[17]),
        .Q(\messages_ins/wrbuffer_msg_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_18 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[18]),
        .Q(\messages_ins/wrbuffer_msg_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_19 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[19]),
        .Q(\messages_ins/wrbuffer_msg_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_2 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[2]),
        .Q(\messages_ins/wrbuffer_msg_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_20 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[20]),
        .Q(\messages_ins/wrbuffer_msg_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_21 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[21]),
        .Q(\messages_ins/wrbuffer_msg_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_22 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [22]),
        .Q(\messages_ins/wrbuffer_msg_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_23 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[23]),
        .Q(\messages_ins/wrbuffer_msg_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_24 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[24]),
        .Q(\messages_ins/wrbuffer_msg_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_25 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[25]),
        .Q(\messages_ins/wrbuffer_msg_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_26 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[26]),
        .Q(\messages_ins/wrbuffer_msg_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_27 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[27]),
        .Q(\messages_ins/wrbuffer_msg_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_28 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [28]),
        .Q(\messages_ins/wrbuffer_msg_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_29 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [29]),
        .Q(\messages_ins/wrbuffer_msg_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_3 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[3]),
        .Q(\messages_ins/wrbuffer_msg_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_30 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [30]),
        .Q(\messages_ins/wrbuffer_msg_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_31 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(\messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT [31]),
        .Q(\messages_ins/wrbuffer_msg_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_4 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[4]),
        .Q(\messages_ins/wrbuffer_msg_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_5 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[5]),
        .Q(\messages_ins/wrbuffer_msg_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_6 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[6]),
        .Q(\messages_ins/wrbuffer_msg_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_7 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[7]),
        .Q(\messages_ins/wrbuffer_msg_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_8 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[8]),
        .Q(\messages_ins/wrbuffer_msg_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_data_9 
       (.C(bus_clk_w),
        .CE(\messages_ins/_n0659_inv ),
        .D(rd_data_w[9]),
        .Q(\messages_ins/wrbuffer_msg_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\messages_ins/GND_5_o_msg_finish ),
        .Q(\^messages_ins/wrbuffer_msg_nodata ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_rden_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^wr_arbiter_ins/wrbuffer_msg_rden ),
        .Q(\^messages_ins/wrbuffer_msg_rden_d ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \messages_ins/wrbuffer_msg_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^messages_ins/wrbuffer_msg_req_glue_set ),
        .Q(\^messages_ins/wrbuffer_msg_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \messages_ins/wrbuffer_msg_req_glue_set 
       (.I0(\^messages_ins/wrbuffer_msg_req ),
        .I1(\^wr_arbiter_ins/wrbuffer_msg_busy ),
        .I2(\messages_ins/GND_5_o_msg_buffer_pending_AND_10_o ),
        .O(\^messages_ins/wrbuffer_msg_req_glue_set ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/GND_7_o_GND_7_o_equal_6_o[25]11 
       (.I0(\misc_ins/counter [1]),
        .I1(\misc_ins/counter [0]),
        .I2(\misc_ins/counter [3]),
        .I3(\misc_ins/counter [2]),
        .I4(\misc_ins/counter [4]),
        .I5(\misc_ins/counter [5]),
        .O(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/GND_7_o_GND_7_o_equal_6_o[25]12 
       (.I0(\misc_ins/counter [8]),
        .I1(\misc_ins/counter [6]),
        .I2(\misc_ins/counter [9]),
        .I3(\misc_ins/counter [11]),
        .I4(\misc_ins/counter [10]),
        .I5(\misc_ins/counter [16]),
        .O(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \misc_ins/GND_7_o_GND_7_o_equal_6_o[25]2 
       (.I0(\misc_ins/counter [17]),
        .I1(\misc_ins/counter [19]),
        .I2(\misc_ins/counter [14]),
        .I3(\misc_ins/counter [15]),
        .I4(\misc_ins/counter [12]),
        .I5(\misc_ins/counter [13]),
        .O(\misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \misc_ins/GND_7_o_GND_7_o_equal_6_o[25]3 
       (.I0(\misc_ins/counter [25]),
        .I1(\misc_ins/counter [7]),
        .I2(\misc_ins/counter [22]),
        .I3(\misc_ins/counter [23]),
        .I4(\misc_ins/counter [20]),
        .I5(\misc_ins/counter [21]),
        .O(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \misc_ins/GND_7_o_GND_7_o_equal_6_o[25]4 
       (.I0(\misc_ins/counter [24]),
        .I1(\misc_ins/counter [18]),
        .I2(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]12 ),
        .I3(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]11 ),
        .I4(\misc_ins/GND_7_o_GND_7_o_equal_6_o ),
        .I5(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]2 ),
        .O(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/GND_7_o_GND_7_o_equal_9_o[25]1 
       (.I0(\misc_ins/counter [25]),
        .I1(\misc_ins/counter [7]),
        .I2(\misc_ins/counter [23]),
        .I3(\misc_ins/counter [22]),
        .I4(\misc_ins/counter [21]),
        .I5(\misc_ins/counter [20]),
        .O(\misc_ins/GND_7_o_GND_7_o_equal_9_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/GND_7_o_GND_7_o_equal_9_o[25]2 
       (.I0(\misc_ins/counter [17]),
        .I1(\misc_ins/counter [19]),
        .I2(\misc_ins/counter [15]),
        .I3(\misc_ins/counter [14]),
        .I4(\misc_ins/counter [13]),
        .I5(\misc_ins/counter [12]),
        .O(\^misc_ins/GND_7_o_GND_7_o_equal_9_o[25]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \misc_ins/GND_7_o_GND_7_o_equal_9_o[25]3 
       (.I0(\misc_ins/counter [24]),
        .I1(\misc_ins/counter [18]),
        .I2(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]12 ),
        .I3(\^misc_ins/GND_7_o_GND_7_o_equal_6_o[25]11 ),
        .I4(\misc_ins/GND_7_o_GND_7_o_equal_9_o ),
        .I5(\^misc_ins/GND_7_o_GND_7_o_equal_9_o[25]1 ),
        .O(\^misc_ins/GND_7_o_GND_7_o_equal_9_o ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/GPIO_LED[0]_INV_30_o1_INV_0 
       (.I0(\^misc_ins/GPIO_LED_0 ),
        .O(\misc_ins/GPIO_LED[0]_INV_30_o ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/GPIO_LED_0 
       (.C(bus_clk_w),
        .CE(\^misc_ins/GND_7_o_GND_7_o_equal_9_o ),
        .D(\misc_ins/GPIO_LED[0]_INV_30_o ),
        .Q(\^misc_ins/GPIO_LED_0 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/GPIO_LED_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(M_AXI_ACP_BREADY_w),
        .Q(\^misc_ins/GPIO_LED_1 ),
        .R(\^misc_ins/n0025 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/GPIO_LED_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(M_AXI_ACP_BREADY_w),
        .Q(\^misc_ins/GPIO_LED_2 ),
        .R(\^misc_ins/n0023 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/GPIO_LED_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(M_AXI_ACP_BREADY_w),
        .Q(\^misc_ins/GPIO_LED_3 ),
        .R(\^misc_ins/n0021 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_counter_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\misc_ins/Mcount_counter_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[3]1 ,\misc_ins/Result[2]1 ,\misc_ins/Result[1]1 ,\misc_ins/Result[0]1 }),
        .S({\^misc_ins/Mcount_counter_cy[3]_rt ,\^misc_ins/Mcount_counter_cy[2]_rt ,\^misc_ins/Mcount_counter_cy[1]_rt ,\misc_ins/Mcount_counter_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[10]_rt 
       (.I0(\misc_ins/counter [10]),
        .O(\^misc_ins/Mcount_counter_cy[10]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[11]_rt 
       (.I0(\misc_ins/counter [11]),
        .O(\^misc_ins/Mcount_counter_cy[11]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_counter_cy[12]_CARRY4 
       (.CI(\misc_ins/Mcount_counter_cy [11]),
        .CO(\misc_ins/Mcount_counter_cy [15:12]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\misc_ins/Result[15]1 ,\misc_ins/Result[14]1 ,\misc_ins/Result[13]1 ,\misc_ins/Result[12]1 }),
        .S({\^misc_ins/Mcount_counter_cy[15]_rt ,\^misc_ins/Mcount_counter_cy[14]_rt ,\^misc_ins/Mcount_counter_cy[13]_rt ,\^misc_ins/Mcount_counter_cy[12]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[12]_rt 
       (.I0(\misc_ins/counter [12]),
        .O(\^misc_ins/Mcount_counter_cy[12]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[13]_rt 
       (.I0(\misc_ins/counter [13]),
        .O(\^misc_ins/Mcount_counter_cy[13]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[14]_rt 
       (.I0(\misc_ins/counter [14]),
        .O(\^misc_ins/Mcount_counter_cy[14]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[15]_rt 
       (.I0(\misc_ins/counter [15]),
        .O(\^misc_ins/Mcount_counter_cy[15]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_counter_cy[16]_CARRY4 
       (.CI(\misc_ins/Mcount_counter_cy [15]),
        .CO(\misc_ins/Mcount_counter_cy [19:16]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\misc_ins/Result[19]1 ,\misc_ins/Result[18]1 ,\misc_ins/Result[17]1 ,\misc_ins/Result[16]1 }),
        .S({\^misc_ins/Mcount_counter_cy[19]_rt ,\^misc_ins/Mcount_counter_cy[18]_rt ,\^misc_ins/Mcount_counter_cy[17]_rt ,\^misc_ins/Mcount_counter_cy[16]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[16]_rt 
       (.I0(\misc_ins/counter [16]),
        .O(\^misc_ins/Mcount_counter_cy[16]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[17]_rt 
       (.I0(\misc_ins/counter [17]),
        .O(\^misc_ins/Mcount_counter_cy[17]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[18]_rt 
       (.I0(\misc_ins/counter [18]),
        .O(\^misc_ins/Mcount_counter_cy[18]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[19]_rt 
       (.I0(\misc_ins/counter [19]),
        .O(\^misc_ins/Mcount_counter_cy[19]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[1]_rt 
       (.I0(\misc_ins/counter [1]),
        .O(\^misc_ins/Mcount_counter_cy[1]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_counter_cy[20]_CARRY4 
       (.CI(\misc_ins/Mcount_counter_cy [19]),
        .CO(\misc_ins/Mcount_counter_cy [23:20]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\misc_ins/Result [23:20]),
        .S({\^misc_ins/Mcount_counter_cy[23]_rt ,\^misc_ins/Mcount_counter_cy[22]_rt ,\^misc_ins/Mcount_counter_cy[21]_rt ,\^misc_ins/Mcount_counter_cy[20]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[20]_rt 
       (.I0(\misc_ins/counter [20]),
        .O(\^misc_ins/Mcount_counter_cy[20]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[21]_rt 
       (.I0(\misc_ins/counter [21]),
        .O(\^misc_ins/Mcount_counter_cy[21]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[22]_rt 
       (.I0(\misc_ins/counter [22]),
        .O(\^misc_ins/Mcount_counter_cy[22]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[23]_rt 
       (.I0(\misc_ins/counter [23]),
        .O(\^misc_ins/Mcount_counter_cy[23]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_counter_cy[24]_CARRY4 
       (.CI(\misc_ins/Mcount_counter_cy [23]),
        .CO(\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_O_UNCONNECTED [3:2],\misc_ins/Result [25:24]}),
        .S({\NLW_misc_ins/Mcount_counter_cy[24]_CARRY4_S_UNCONNECTED [3:2],\^misc_ins/Mcount_counter_xor[25]_rt ,\^misc_ins/Mcount_counter_cy[24]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[24]_rt 
       (.I0(\misc_ins/counter [24]),
        .O(\^misc_ins/Mcount_counter_cy[24]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[2]_rt 
       (.I0(\misc_ins/counter [2]),
        .O(\^misc_ins/Mcount_counter_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[3]_rt 
       (.I0(\misc_ins/counter [3]),
        .O(\^misc_ins/Mcount_counter_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_counter_cy[4]_CARRY4 
       (.CI(\misc_ins/Mcount_counter_cy [3]),
        .CO(\misc_ins/Mcount_counter_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\misc_ins/Result[7]1 ,\misc_ins/Result[6]1 ,\misc_ins/Result[5]1 ,\misc_ins/Result[4]1 }),
        .S({\^misc_ins/Mcount_counter_cy[7]_rt ,\^misc_ins/Mcount_counter_cy[6]_rt ,\^misc_ins/Mcount_counter_cy[5]_rt ,\^misc_ins/Mcount_counter_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[4]_rt 
       (.I0(\misc_ins/counter [4]),
        .O(\^misc_ins/Mcount_counter_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[5]_rt 
       (.I0(\misc_ins/counter [5]),
        .O(\^misc_ins/Mcount_counter_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[6]_rt 
       (.I0(\misc_ins/counter [6]),
        .O(\^misc_ins/Mcount_counter_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[7]_rt 
       (.I0(\misc_ins/counter [7]),
        .O(\^misc_ins/Mcount_counter_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_counter_cy[8]_CARRY4 
       (.CI(\misc_ins/Mcount_counter_cy [7]),
        .CO(\misc_ins/Mcount_counter_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\misc_ins/Result[11]1 ,\misc_ins/Result[10]1 ,\misc_ins/Result[9]1 ,\misc_ins/Result[8]1 }),
        .S({\^misc_ins/Mcount_counter_cy[11]_rt ,\^misc_ins/Mcount_counter_cy[10]_rt ,\^misc_ins/Mcount_counter_cy[9]_rt ,\^misc_ins/Mcount_counter_cy[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[8]_rt 
       (.I0(\misc_ins/counter [8]),
        .O(\^misc_ins/Mcount_counter_cy[8]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_cy[9]_rt 
       (.I0(\misc_ins/counter [9]),
        .O(\^misc_ins/Mcount_counter_cy[9]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_counter_lut[0]_INV_0 
       (.I0(\misc_ins/counter [0]),
        .O(\misc_ins/Mcount_counter_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_counter_xor[25]_rt 
       (.I0(\misc_ins/counter [25]),
        .O(\^misc_ins/Mcount_counter_xor[25]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_busy_cnt_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\misc_ins/Mcount_rd_busy_cnt_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\misc_ins/Result[3]3 ,\misc_ins/Result[2]3 ,\misc_ins/Result[1]3 ,\misc_ins/Result[0]3 }),
        .S({\misc_ins/Mcount_rd_busy_cnt_lut [3:1],\^misc_ins/Mcount_rd_busy_cnt_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_rd_busy_cnt_cy[0]_rt 
       (.I0(\misc_ins/rd_busy_cnt [0]),
        .O(\^misc_ins/Mcount_rd_busy_cnt_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_busy_cnt_cy[12]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_busy_cnt_cy [11]),
        .CO(\misc_ins/Mcount_rd_busy_cnt_cy [15:12]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[15]3 ,\misc_ins/Result[14]3 ,\misc_ins/Result[13]3 ,\misc_ins/Result[12]3 }),
        .S(\misc_ins/Mcount_rd_busy_cnt_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_busy_cnt_cy[16]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_busy_cnt_cy [15]),
        .CO({\NLW_misc_ins/Mcount_rd_busy_cnt_cy[16]_CARRY4_CO_UNCONNECTED [3:2],\misc_ins/Mcount_rd_busy_cnt_cy [17:16]}),
        .CYINIT(1'b0),
        .DI({\NLW_misc_ins/Mcount_rd_busy_cnt_cy[16]_CARRY4_DI_UNCONNECTED [3],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[19]3 ,\misc_ins/Result[18]3 ,\misc_ins/Result[17]3 ,\misc_ins/Result[16]3 }),
        .S(\misc_ins/Mcount_rd_busy_cnt_lut [19:16]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_busy_cnt_cy[4]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_busy_cnt_cy [3]),
        .CO(\misc_ins/Mcount_rd_busy_cnt_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[7]3 ,\misc_ins/Result[6]3 ,\misc_ins/Result[5]3 ,\misc_ins/Result[4]3 }),
        .S(\misc_ins/Mcount_rd_busy_cnt_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_busy_cnt_cy[8]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_busy_cnt_cy [7]),
        .CO(\misc_ins/Mcount_rd_busy_cnt_cy [11:8]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[11]3 ,\misc_ins/Result[10]3 ,\misc_ins/Result[9]3 ,\misc_ins/Result[8]3 }),
        .S(\misc_ins/Mcount_rd_busy_cnt_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[10]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [10]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[11]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [11]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[12]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [12]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [12]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[13]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [13]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [13]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[14]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [14]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [14]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[15]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [15]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [15]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[16]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [16]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [16]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[17]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [17]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [17]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[18]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [18]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [18]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[19]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [19]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [19]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[1]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [1]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[2]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [2]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[3]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [3]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[4]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [4]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[5]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [5]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[6]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [6]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[7]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [7]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[8]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [8]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_busy_cnt_lut[9]_INV_0 
       (.I0(\misc_ins/rd_busy_cnt [9]),
        .O(\misc_ins/Mcount_rd_busy_cnt_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_unbal_cnt_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\misc_ins/Mcount_rd_unbal_cnt_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\misc_ins/Result [3:0]),
        .S({\misc_ins/Mcount_rd_unbal_cnt_lut [3:1],\^misc_ins/Mcount_rd_unbal_cnt_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_rd_unbal_cnt_cy[0]_rt 
       (.I0(\misc_ins/rd_unbal_cnt [0]),
        .O(\^misc_ins/Mcount_rd_unbal_cnt_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_unbal_cnt_cy[12]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_unbal_cnt_cy [11]),
        .CO(\misc_ins/Mcount_rd_unbal_cnt_cy [15:12]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\misc_ins/Result [15:12]),
        .S(\misc_ins/Mcount_rd_unbal_cnt_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_unbal_cnt_cy[16]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_unbal_cnt_cy [15]),
        .CO({\NLW_misc_ins/Mcount_rd_unbal_cnt_cy[16]_CARRY4_CO_UNCONNECTED [3:2],\misc_ins/Mcount_rd_unbal_cnt_cy [17:16]}),
        .CYINIT(1'b0),
        .DI({\NLW_misc_ins/Mcount_rd_unbal_cnt_cy[16]_CARRY4_DI_UNCONNECTED [3],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\misc_ins/Result [19:16]),
        .S(\misc_ins/Mcount_rd_unbal_cnt_lut [19:16]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_unbal_cnt_cy[4]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_unbal_cnt_cy [3]),
        .CO(\misc_ins/Mcount_rd_unbal_cnt_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\misc_ins/Result [7:4]),
        .S(\misc_ins/Mcount_rd_unbal_cnt_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_rd_unbal_cnt_cy[8]_CARRY4 
       (.CI(\misc_ins/Mcount_rd_unbal_cnt_cy [7]),
        .CO(\misc_ins/Mcount_rd_unbal_cnt_cy [11:8]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\misc_ins/Result [11:8]),
        .S(\misc_ins/Mcount_rd_unbal_cnt_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[10]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [10]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[11]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [11]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[12]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [12]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [12]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[13]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [13]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [13]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[14]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [14]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [14]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[15]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [15]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [15]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[16]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [16]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [16]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[17]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [17]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [17]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[18]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [18]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [18]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[19]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [19]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [19]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[1]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [1]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[2]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [2]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[3]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [3]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[4]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [4]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[5]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [5]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[6]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [6]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[7]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [7]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[8]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [8]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_rd_unbal_cnt_lut[9]_INV_0 
       (.I0(\misc_ins/rd_unbal_cnt [9]),
        .O(\misc_ins/Mcount_rd_unbal_cnt_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_wr_busy_cnt_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\misc_ins/Mcount_wr_busy_cnt_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\misc_ins/Result[3]4 ,\misc_ins/Result[2]4 ,\misc_ins/Result[1]4 ,\misc_ins/Result[0]4 }),
        .S({\misc_ins/Mcount_wr_busy_cnt_lut [3:1],\^misc_ins/Mcount_wr_busy_cnt_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \misc_ins/Mcount_wr_busy_cnt_cy[0]_rt 
       (.I0(\misc_ins/wr_busy_cnt [0]),
        .O(\^misc_ins/Mcount_wr_busy_cnt_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_wr_busy_cnt_cy[12]_CARRY4 
       (.CI(\misc_ins/Mcount_wr_busy_cnt_cy [11]),
        .CO(\misc_ins/Mcount_wr_busy_cnt_cy [15:12]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[15]4 ,\misc_ins/Result[14]4 ,\misc_ins/Result[13]4 ,\misc_ins/Result[12]4 }),
        .S(\misc_ins/Mcount_wr_busy_cnt_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_wr_busy_cnt_cy[16]_CARRY4 
       (.CI(\misc_ins/Mcount_wr_busy_cnt_cy [15]),
        .CO({\NLW_misc_ins/Mcount_wr_busy_cnt_cy[16]_CARRY4_CO_UNCONNECTED [3:2],\misc_ins/Mcount_wr_busy_cnt_cy [17:16]}),
        .CYINIT(1'b0),
        .DI({\NLW_misc_ins/Mcount_wr_busy_cnt_cy[16]_CARRY4_DI_UNCONNECTED [3],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[19]4 ,\misc_ins/Result[18]4 ,\misc_ins/Result[17]4 ,\misc_ins/Result[16]4 }),
        .S(\misc_ins/Mcount_wr_busy_cnt_lut [19:16]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_wr_busy_cnt_cy[4]_CARRY4 
       (.CI(\misc_ins/Mcount_wr_busy_cnt_cy [3]),
        .CO(\misc_ins/Mcount_wr_busy_cnt_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[7]4 ,\misc_ins/Result[6]4 ,\misc_ins/Result[5]4 ,\misc_ins/Result[4]4 }),
        .S(\misc_ins/Mcount_wr_busy_cnt_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \misc_ins/Mcount_wr_busy_cnt_cy[8]_CARRY4 
       (.CI(\misc_ins/Mcount_wr_busy_cnt_cy [7]),
        .CO(\misc_ins/Mcount_wr_busy_cnt_cy [11:8]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\misc_ins/Result[11]4 ,\misc_ins/Result[10]4 ,\misc_ins/Result[9]4 ,\misc_ins/Result[8]4 }),
        .S(\misc_ins/Mcount_wr_busy_cnt_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[10]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [10]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[11]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [11]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[12]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [12]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [12]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[13]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [13]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [13]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[14]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [14]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [14]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[15]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [15]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [15]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[16]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [16]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [16]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[17]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [17]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [17]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[18]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [18]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [18]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[19]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [19]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [19]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[1]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [1]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[2]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [2]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[3]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [3]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[4]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [4]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[5]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [5]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[6]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [6]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[7]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [7]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[8]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [8]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \misc_ins/Mcount_wr_busy_cnt_lut[9]_INV_0 
       (.I0(\misc_ins/wr_busy_cnt [9]),
        .O(\misc_ins/Mcount_wr_busy_cnt_lut [9]));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[0]1 ),
        .Q(\misc_ins/counter [0]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[1]1 ),
        .Q(\misc_ins/counter [1]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[10]1 ),
        .Q(\misc_ins/counter [10]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[11]1 ),
        .Q(\misc_ins/counter [11]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[12]1 ),
        .Q(\misc_ins/counter [12]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[13]1 ),
        .Q(\misc_ins/counter [13]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[14]1 ),
        .Q(\misc_ins/counter [14]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_15 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[15]1 ),
        .Q(\misc_ins/counter [15]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_16 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[16]1 ),
        .Q(\misc_ins/counter [16]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_17 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[17]1 ),
        .Q(\misc_ins/counter [17]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_18 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[18]1 ),
        .Q(\misc_ins/counter [18]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_19 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[19]1 ),
        .Q(\misc_ins/counter [19]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[2]1 ),
        .Q(\misc_ins/counter [2]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_20 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result [20]),
        .Q(\misc_ins/counter [20]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_21 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result [21]),
        .Q(\misc_ins/counter [21]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_22 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result [22]),
        .Q(\misc_ins/counter [22]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_23 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result [23]),
        .Q(\misc_ins/counter [23]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_24 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result [24]),
        .Q(\misc_ins/counter [24]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_25 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result [25]),
        .Q(\misc_ins/counter [25]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[3]1 ),
        .Q(\misc_ins/counter [3]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[4]1 ),
        .Q(\misc_ins/counter [4]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[5]1 ),
        .Q(\misc_ins/counter [5]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[6]1 ),
        .Q(\misc_ins/counter [6]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[7]1 ),
        .Q(\misc_ins/counter [7]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[8]1 ),
        .Q(\misc_ins/counter [8]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \misc_ins/counter_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\misc_ins/Result[9]1 ),
        .Q(\misc_ins/counter [9]),
        .R(\^misc_ins/GND_7_o_GND_7_o_equal_6_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0021[19]1 
       (.I0(\misc_ins/rd_unbal_cnt [1]),
        .I1(\misc_ins/rd_unbal_cnt [0]),
        .I2(\misc_ins/rd_unbal_cnt [2]),
        .I3(\misc_ins/rd_unbal_cnt [3]),
        .I4(\misc_ins/rd_unbal_cnt [4]),
        .I5(\misc_ins/rd_unbal_cnt [5]),
        .O(\misc_ins/n0021 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0021[19]2 
       (.I0(\misc_ins/rd_unbal_cnt [7]),
        .I1(\misc_ins/rd_unbal_cnt [6]),
        .I2(\misc_ins/rd_unbal_cnt [8]),
        .I3(\misc_ins/rd_unbal_cnt [9]),
        .I4(\misc_ins/rd_unbal_cnt [10]),
        .I5(\misc_ins/rd_unbal_cnt [11]),
        .O(\^misc_ins/n0021[19]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0021[19]3 
       (.I0(\misc_ins/rd_unbal_cnt [13]),
        .I1(\misc_ins/rd_unbal_cnt [12]),
        .I2(\misc_ins/rd_unbal_cnt [14]),
        .I3(\misc_ins/rd_unbal_cnt [15]),
        .I4(\misc_ins/rd_unbal_cnt [16]),
        .I5(\misc_ins/rd_unbal_cnt [17]),
        .O(\^misc_ins/n0021[19]2 ));
  (* PK_HLUTNM = "___XLNM___108___misc_ins/n0021[19]4" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \misc_ins/n0021[19]4 
       (.I0(\misc_ins/rd_unbal_cnt [19]),
        .I1(\misc_ins/rd_unbal_cnt [18]),
        .I2(\^misc_ins/n0021[19]2 ),
        .I3(\misc_ins/n0021 ),
        .I4(\^misc_ins/n0021[19]1 ),
        .O(\^misc_ins/n0021 ));
  (* PK_HLUTNM = "___XLNM___108___misc_ins/n0021[19]4" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \misc_ins/n0021_inv1 
       (.I0(\misc_ins/rd_unbal_cnt [18]),
        .I1(\^misc_ins/n0021[19]2 ),
        .I2(\misc_ins/n0021 ),
        .I3(\^misc_ins/n0021[19]1 ),
        .I4(\misc_ins/rd_unbal_cnt [19]),
        .O(\misc_ins/n0021_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0023[19]1 
       (.I0(\misc_ins/rd_busy_cnt [1]),
        .I1(\misc_ins/rd_busy_cnt [0]),
        .I2(\misc_ins/rd_busy_cnt [2]),
        .I3(\misc_ins/rd_busy_cnt [3]),
        .I4(\misc_ins/rd_busy_cnt [4]),
        .I5(\misc_ins/rd_busy_cnt [5]),
        .O(\misc_ins/n0023 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0023[19]2 
       (.I0(\misc_ins/rd_busy_cnt [7]),
        .I1(\misc_ins/rd_busy_cnt [6]),
        .I2(\misc_ins/rd_busy_cnt [8]),
        .I3(\misc_ins/rd_busy_cnt [9]),
        .I4(\misc_ins/rd_busy_cnt [10]),
        .I5(\misc_ins/rd_busy_cnt [11]),
        .O(\^misc_ins/n0023[19]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0023[19]3 
       (.I0(\misc_ins/rd_busy_cnt [13]),
        .I1(\misc_ins/rd_busy_cnt [12]),
        .I2(\misc_ins/rd_busy_cnt [14]),
        .I3(\misc_ins/rd_busy_cnt [15]),
        .I4(\misc_ins/rd_busy_cnt [16]),
        .I5(\misc_ins/rd_busy_cnt [17]),
        .O(\^misc_ins/n0023[19]2 ));
  (* PK_HLUTNM = "___XLNM___109___misc_ins/n0023[19]4" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \misc_ins/n0023[19]4 
       (.I0(\misc_ins/rd_busy_cnt [19]),
        .I1(\misc_ins/rd_busy_cnt [18]),
        .I2(\^misc_ins/n0023[19]2 ),
        .I3(\misc_ins/n0023 ),
        .I4(\^misc_ins/n0023[19]1 ),
        .O(\^misc_ins/n0023 ));
  (* PK_HLUTNM = "___XLNM___109___misc_ins/n0023[19]4" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \misc_ins/n0023_inv1 
       (.I0(\misc_ins/rd_busy_cnt [18]),
        .I1(\^misc_ins/n0023[19]2 ),
        .I2(\misc_ins/n0023 ),
        .I3(\^misc_ins/n0023[19]1 ),
        .I4(\misc_ins/rd_busy_cnt [19]),
        .O(\misc_ins/n0023_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0025[19]1 
       (.I0(\misc_ins/wr_busy_cnt [1]),
        .I1(\misc_ins/wr_busy_cnt [0]),
        .I2(\misc_ins/wr_busy_cnt [2]),
        .I3(\misc_ins/wr_busy_cnt [3]),
        .I4(\misc_ins/wr_busy_cnt [4]),
        .I5(\misc_ins/wr_busy_cnt [5]),
        .O(\misc_ins/n0025 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0025[19]2 
       (.I0(\misc_ins/wr_busy_cnt [7]),
        .I1(\misc_ins/wr_busy_cnt [6]),
        .I2(\misc_ins/wr_busy_cnt [8]),
        .I3(\misc_ins/wr_busy_cnt [9]),
        .I4(\misc_ins/wr_busy_cnt [10]),
        .I5(\misc_ins/wr_busy_cnt [11]),
        .O(\^misc_ins/n0025[19]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \misc_ins/n0025[19]3 
       (.I0(\misc_ins/wr_busy_cnt [13]),
        .I1(\misc_ins/wr_busy_cnt [12]),
        .I2(\misc_ins/wr_busy_cnt [14]),
        .I3(\misc_ins/wr_busy_cnt [15]),
        .I4(\misc_ins/wr_busy_cnt [16]),
        .I5(\misc_ins/wr_busy_cnt [17]),
        .O(\^misc_ins/n0025[19]2 ));
  (* PK_HLUTNM = "___XLNM___110___misc_ins/n0025[19]4" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \misc_ins/n0025[19]4 
       (.I0(\misc_ins/wr_busy_cnt [19]),
        .I1(\misc_ins/wr_busy_cnt [18]),
        .I2(\^misc_ins/n0025[19]2 ),
        .I3(\misc_ins/n0025 ),
        .I4(\^misc_ins/n0025[19]1 ),
        .O(\^misc_ins/n0025 ));
  (* PK_HLUTNM = "___XLNM___110___misc_ins/n0025[19]4" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \misc_ins/n0025_inv1 
       (.I0(\misc_ins/wr_busy_cnt [18]),
        .I1(\^misc_ins/n0025[19]2 ),
        .I2(\misc_ins/n0025 ),
        .I3(\^misc_ins/n0025[19]1 ),
        .I4(\misc_ins/wr_busy_cnt [19]),
        .O(\misc_ins/n0025_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_0 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[0]3 ),
        .Q(\misc_ins/rd_busy_cnt [0]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_1 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[1]3 ),
        .Q(\misc_ins/rd_busy_cnt [1]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_10 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[10]3 ),
        .Q(\misc_ins/rd_busy_cnt [10]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_11 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[11]3 ),
        .Q(\misc_ins/rd_busy_cnt [11]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_12 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[12]3 ),
        .Q(\misc_ins/rd_busy_cnt [12]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_13 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[13]3 ),
        .Q(\misc_ins/rd_busy_cnt [13]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_14 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[14]3 ),
        .Q(\misc_ins/rd_busy_cnt [14]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_15 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[15]3 ),
        .Q(\misc_ins/rd_busy_cnt [15]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_16 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[16]3 ),
        .Q(\misc_ins/rd_busy_cnt [16]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_17 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[17]3 ),
        .Q(\misc_ins/rd_busy_cnt [17]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_18 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[18]3 ),
        .Q(\misc_ins/rd_busy_cnt [18]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_19 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[19]3 ),
        .Q(\misc_ins/rd_busy_cnt [19]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_2 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[2]3 ),
        .Q(\misc_ins/rd_busy_cnt [2]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_3 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[3]3 ),
        .Q(\misc_ins/rd_busy_cnt [3]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_4 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[4]3 ),
        .Q(\misc_ins/rd_busy_cnt [4]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_5 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[5]3 ),
        .Q(\misc_ins/rd_busy_cnt [5]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_6 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[6]3 ),
        .Q(\misc_ins/rd_busy_cnt [6]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_7 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[7]3 ),
        .Q(\misc_ins/rd_busy_cnt [7]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_8 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[8]3 ),
        .Q(\misc_ins/rd_busy_cnt [8]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_busy_cnt_9 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0023_inv ),
        .D(\misc_ins/Result[9]3 ),
        .Q(\misc_ins/rd_busy_cnt [9]),
        .S(\axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_0 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [0]),
        .Q(\misc_ins/rd_unbal_cnt [0]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_1 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [1]),
        .Q(\misc_ins/rd_unbal_cnt [1]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_10 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [10]),
        .Q(\misc_ins/rd_unbal_cnt [10]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_11 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [11]),
        .Q(\misc_ins/rd_unbal_cnt [11]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_12 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [12]),
        .Q(\misc_ins/rd_unbal_cnt [12]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_13 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [13]),
        .Q(\misc_ins/rd_unbal_cnt [13]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_14 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [14]),
        .Q(\misc_ins/rd_unbal_cnt [14]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_15 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [15]),
        .Q(\misc_ins/rd_unbal_cnt [15]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_16 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [16]),
        .Q(\misc_ins/rd_unbal_cnt [16]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_17 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [17]),
        .Q(\misc_ins/rd_unbal_cnt [17]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_18 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [18]),
        .Q(\misc_ins/rd_unbal_cnt [18]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_19 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [19]),
        .Q(\misc_ins/rd_unbal_cnt [19]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_2 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [2]),
        .Q(\misc_ins/rd_unbal_cnt [2]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_3 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [3]),
        .Q(\misc_ins/rd_unbal_cnt [3]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_4 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [4]),
        .Q(\misc_ins/rd_unbal_cnt [4]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_5 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [5]),
        .Q(\misc_ins/rd_unbal_cnt [5]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_6 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [6]),
        .Q(\misc_ins/rd_unbal_cnt [6]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_7 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [7]),
        .Q(\misc_ins/rd_unbal_cnt [7]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_8 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [8]),
        .Q(\misc_ins/rd_unbal_cnt [8]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/rd_unbal_cnt_9 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0021_inv ),
        .D(\misc_ins/Result [9]),
        .Q(\misc_ins/rd_unbal_cnt [9]),
        .S(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \misc_ins/recv_dma_balanced_inv1 
       (.I0(S_AXI_AWVALID_w),
        .I1(\^axi4_slave_ins/S_AXI_AWREADY ),
        .O(\misc_ins/recv_dma_balanced_inv ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_0 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[0]4 ),
        .Q(\misc_ins/wr_busy_cnt [0]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_1 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[1]4 ),
        .Q(\misc_ins/wr_busy_cnt [1]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_10 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[10]4 ),
        .Q(\misc_ins/wr_busy_cnt [10]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_11 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[11]4 ),
        .Q(\misc_ins/wr_busy_cnt [11]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_12 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[12]4 ),
        .Q(\misc_ins/wr_busy_cnt [12]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_13 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[13]4 ),
        .Q(\misc_ins/wr_busy_cnt [13]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_14 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[14]4 ),
        .Q(\misc_ins/wr_busy_cnt [14]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_15 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[15]4 ),
        .Q(\misc_ins/wr_busy_cnt [15]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_16 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[16]4 ),
        .Q(\misc_ins/wr_busy_cnt [16]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_17 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[17]4 ),
        .Q(\misc_ins/wr_busy_cnt [17]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_18 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[18]4 ),
        .Q(\misc_ins/wr_busy_cnt [18]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_19 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[19]4 ),
        .Q(\misc_ins/wr_busy_cnt [19]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_2 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[2]4 ),
        .Q(\misc_ins/wr_busy_cnt [2]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_3 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[3]4 ),
        .Q(\misc_ins/wr_busy_cnt [3]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_4 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[4]4 ),
        .Q(\misc_ins/wr_busy_cnt [4]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_5 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[5]4 ),
        .Q(\misc_ins/wr_busy_cnt [5]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_6 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[6]4 ),
        .Q(\misc_ins/wr_busy_cnt [6]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_7 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[7]4 ),
        .Q(\misc_ins/wr_busy_cnt [7]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_8 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[8]4 ),
        .Q(\misc_ins/wr_busy_cnt [8]),
        .S(do_packet_w));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \misc_ins/wr_busy_cnt_9 
       (.C(bus_clk_w),
        .CE(\misc_ins/n0025_inv ),
        .D(\misc_ins/Result[9]4 ),
        .Q(\misc_ins/wr_busy_cnt [9]),
        .S(do_packet_w));
  (* BUS_INFO = "32:OUTPUT:rd_data[31:0]" *) 
  (* KEEP_HIERARCHY = "TRUE" *) 
  (* NLW_MACRO_ALIAS = "msg_buf_msg_buf_ins" *) 
  (* NLW_MACRO_TAG = "1" *) 
  (* NLW_UNIQUE_ID = "0" *) 
  msg_buf msg_buf_ins
       (.clk(bus_clk_w),
        .rd_addr(\messages_ins/msg_readidx_real ),
        .rd_data(rd_data_w),
        .wr_addr(\messages_ins/msg_writeidx ),
        .wr_data({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\messages_ins/msg_buf_real_word [26:24],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\messages_ins/msg_buf_real_word [19:0]}),
        .wr_en(\^messages_ins/msg_buf_real_wen ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux1011
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [3]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [1]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [0]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h55FF550455045504)) 
    mux110
       (.I0(N384),
        .I1(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I2(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I3(\^axi4_acp_recv_dma_ins/drop ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [0]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [0]));
  (* PK_HLUTNM = "___XLNM___230___axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o111" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFF15)) 
    mux11011
       (.I0(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I1(M_AXI_ACP_RVALID_w),
        .I2(\^axi4_acp_recv_dma_ins/M_AXI_ACP_RREADY ),
        .I3(\^axi4_acp_recv_dma_ins/drop ),
        .O(mux1101));
  (* PK_HLUTNM = "___XLNM___537___mux11121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1B)) 
    mux110_SW1
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [2]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [0]),
        .O(N384));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux11111
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [4]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [2]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [1]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [1]));
  (* PK_HLUTNM = "___XLNM___537___mux11121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux11121
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [3]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [1]),
        .O(mux1112));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux1113
       (.I0(mux1112),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [1]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [1]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    mux11711
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .I1(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I2(\axi4_send_dma_ins/n0660 ),
        .I3(\axi4_send_dma_ins/send_next_length_unbounded [0]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h020202FF02020200)) 
    mux1181
       (.I0(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy ),
        .I1(N138),
        .I2(\axi4_send_dma_ins/send_next_Address_DWlsbs [6]),
        .I3(\axi4_send_dma_ins/n0660 ),
        .I4(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I5(\axi4_send_dma_ins/send_next_length_unbounded [10]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [10]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mux1181_SW0
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [7]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [8]),
        .I2(\axi4_send_dma_ins/send_next_Address_DWlsbs [9]),
        .O(N138));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10FEFE10)) 
    mux11911
       (.I0(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I1(\axi4_send_dma_ins/n0660 ),
        .I2(\axi4_send_dma_ins/send_next_length_unbounded [1]),
        .I3(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .I4(\axi4_send_dma_ins/send_next_Address_DWlsbs [1]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h101010FEFEFEFE10)) 
    mux12011
       (.I0(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I1(\axi4_send_dma_ins/n0660 ),
        .I2(\axi4_send_dma_ins/send_next_length_unbounded [2]),
        .I3(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .I4(\axi4_send_dma_ins/send_next_Address_DWlsbs [1]),
        .I5(\axi4_send_dma_ins/send_next_Address_DWlsbs [2]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1010FE10FEFE10FE)) 
    mux12111
       (.I0(\axi4_send_dma_ins/n0660 ),
        .I1(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I2(\axi4_send_dma_ins/send_next_length_unbounded [3]),
        .I3(N104),
        .I4(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .I5(\axi4_send_dma_ins/send_next_Address_DWlsbs [3]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [3]));
  (* PK_HLUTNM = "___XLNM___385___mux122111" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    mux12111_SW0
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [1]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [2]),
        .O(N104));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux12112
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [5]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [3]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [2]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [2]));
  (* PK_HLUTNM = "___XLNM___385___mux122111" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mux122111
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [0]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [1]),
        .I2(\axi4_send_dma_ins/send_next_Address_DWlsbs [2]),
        .I3(\axi4_send_dma_ins/send_next_Address_DWlsbs [3]),
        .O(mux12211));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h10FEFE10)) 
    mux12212
       (.I0(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I1(\axi4_send_dma_ins/n0660 ),
        .I2(\axi4_send_dma_ins/send_next_length_unbounded [4]),
        .I3(\axi4_send_dma_ins/send_next_Address_DWlsbs [4]),
        .I4(mux12211),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h101010FEFEFEFE10)) 
    mux12311
       (.I0(\axi4_send_dma_ins/n0660 ),
        .I1(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I2(\axi4_send_dma_ins/send_next_length_unbounded [5]),
        .I3(mux12211),
        .I4(\axi4_send_dma_ins/send_next_Address_DWlsbs [4]),
        .I5(\axi4_send_dma_ins/send_next_Address_DWlsbs [5]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFE1010FE)) 
    mux12411
       (.I0(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I1(\axi4_send_dma_ins/n0660 ),
        .I2(\axi4_send_dma_ins/send_next_length_unbounded [6]),
        .I3(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy ),
        .I4(\axi4_send_dma_ins/send_next_Address_DWlsbs [6]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1010FE10FEFE10FE)) 
    mux12511
       (.I0(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I1(\axi4_send_dma_ins/n0660 ),
        .I2(\axi4_send_dma_ins/send_next_length_unbounded [7]),
        .I3(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy ),
        .I4(\axi4_send_dma_ins/send_next_Address_DWlsbs [6]),
        .I5(\axi4_send_dma_ins/send_next_Address_DWlsbs [7]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA555B777A5558444)) 
    mux1261
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [8]),
        .I1(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I2(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy ),
        .I3(N134),
        .I4(\axi4_send_dma_ins/n0660 ),
        .I5(\axi4_send_dma_ins/send_next_length_unbounded [8]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [8]));
  (* PK_HLUTNM = "___XLNM___391___mux1261_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    mux1261_SW0
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [6]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [7]),
        .O(N134));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA555B777A5558444)) 
    mux1271
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [9]),
        .I1(\axi4_send_dma_ins/Madd_n0660_cy [10]),
        .I2(\axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_121_OUT[10:0]_cy ),
        .I3(N136),
        .I4(\axi4_send_dma_ins/n0660 ),
        .I5(\axi4_send_dma_ins/send_next_length_unbounded [9]),
        .O(\axi4_send_dma_ins/send_next_length_unbounded[10]_GND_9_o_mux_121_OUT [9]));
  (* PK_HLUTNM = "___XLNM___391___mux1261_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h01)) 
    mux1271_SW0
       (.I0(\axi4_send_dma_ins/send_next_Address_DWlsbs [6]),
        .I1(\axi4_send_dma_ins/send_next_Address_DWlsbs [7]),
        .I2(\axi4_send_dma_ins/send_next_Address_DWlsbs [8]),
        .O(N136));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux1311
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [6]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [4]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [3]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux1411
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [7]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [5]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [4]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [4]));
  (* PK_HLUTNM = "___XLNM___541___mux14811" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux14811
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [0]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [0]),
        .O(\axi4_send_dma_ins/_n0860 [0]));
  (* PK_HLUTNM = "___XLNM___541___mux14811" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux14911
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [10]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [10]),
        .O(\axi4_send_dma_ins/_n0860 [10]));
  (* PK_HLUTNM = "___XLNM___546___mux151111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15011
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [11]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [11]),
        .O(\axi4_send_dma_ins/_n0860 [11]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux15111
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [8]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [6]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [5]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [5]));
  (* PK_HLUTNM = "___XLNM___546___mux151111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux151111
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [12]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [12]),
        .O(\axi4_send_dma_ins/_n0860 [12]));
  (* PK_HLUTNM = "___XLNM___545___mux15211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15211
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [13]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [13]),
        .O(\axi4_send_dma_ins/_n0860 [13]));
  (* PK_HLUTNM = "___XLNM___545___mux15211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15311
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [14]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [14]),
        .O(\axi4_send_dma_ins/_n0860 [14]));
  (* PK_HLUTNM = "___XLNM___540___mux15411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15411
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [1]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [1]),
        .O(\axi4_send_dma_ins/_n0860 [1]));
  (* PK_HLUTNM = "___XLNM___544___mux15511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15511
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [2]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [2]),
        .O(\axi4_send_dma_ins/_n0860 [2]));
  (* PK_HLUTNM = "___XLNM___543___mux15611" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15611
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [3]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [3]),
        .O(\axi4_send_dma_ins/_n0860 [3]));
  (* PK_HLUTNM = "___XLNM___543___mux15611" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15711
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [4]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [4]),
        .O(\axi4_send_dma_ins/_n0860 [4]));
  (* PK_HLUTNM = "___XLNM___544___mux15511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15811
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [5]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [5]),
        .O(\axi4_send_dma_ins/_n0860 [5]));
  (* PK_HLUTNM = "___XLNM___540___mux15411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux15911
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [6]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [6]),
        .O(\axi4_send_dma_ins/_n0860 [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux16011
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [7]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [7]),
        .O(\axi4_send_dma_ins/_n0860 [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux16111
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [9]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [7]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [6]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [6]));
  (* PK_HLUTNM = "___XLNM___542___mux161111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux161111
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [8]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [8]),
        .O(\axi4_send_dma_ins/_n0860 [8]));
  (* PK_HLUTNM = "___XLNM___542___mux161111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux16211
       (.I0(\^axi4_send_dma_ins/wr_state_FSM_FFd2 ),
        .I1(\wr_arbiter_ins/sendbuf_end_offset [9]),
        .I2(\axi4_send_dma_ins/wr_offset_minus1 [9]),
        .O(\axi4_send_dma_ins/_n0860 [9]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    mux17111
       (.I0(\axi4_acp_recv_dma_ins/state [0]),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [10]),
        .I2(\rd_arbiter_ins/recvbuf_format ),
        .I3(\axi4_acp_recv_dma_ins/rd_end_offset [8]),
        .I4(\axi4_acp_recv_dma_ins/loop_count [7]),
        .O(\axi4_acp_recv_dma_ins/Mmux__n0361_rs_A [7]));
  (* PK_HLUTNM = "___XLNM___396___mux4111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux21111
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [4]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [2]),
        .O(mux2111));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux2112
       (.I0(mux2111),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [2]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux2211
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [0]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [0]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux2311
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset[14]_recvbuf_end_offset ),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [10]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [10]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [10]));
  (* PK_HLUTNM = "___XLNM___548___mux2411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux2411
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset[14]_recvbuf_end_offset ),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [11]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [11]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [11]));
  (* PK_HLUTNM = "___XLNM___547___mux2511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux2511
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset[14]_recvbuf_end_offset ),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [12]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [12]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [12]));
  (* PK_HLUTNM = "___XLNM___547___mux2511" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux2611
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset[14]_recvbuf_end_offset ),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [13]));
  (* PK_HLUTNM = "___XLNM___548___mux2411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux2711
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset[14]_recvbuf_end_offset ),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I2(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux2811
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [1]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux2911
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [2]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux3011
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [3]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux3111
       (.I0(mux3112),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [3]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux31111
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [4]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [4]));
  (* PK_HLUTNM = "___XLNM___395___mux31121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux31121
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [5]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [3]),
        .O(mux3112));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux3211
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [5]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux3311
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [6]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux3411
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [7]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux3511
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [8]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFD0FD40F4)) 
    mux3611
       (.I0(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [13]),
        .I1(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .I2(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .I3(\axi4_acp_recv_dma_ins/max_pagebound_end_offset [14]),
        .I4(\axi4_acp_recv_dma_ins/Mcompar_max_pagebound_end_offset[14]_recvbuf_end_offset[14]_LessThan_20_o_cy [3]),
        .I5(\rd_arbiter_ins/recvbuf_end_offset [9]),
        .O(\axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT [9]));
  (* PK_HLUTNM = "___XLNM___396___mux4111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux4111
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [6]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [4]),
        .O(mux411));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux412
       (.I0(mux411),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [4]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [4]));
  (* PK_HLUTNM = "___XLNM___395___mux31121" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux5111
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [7]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [5]),
        .O(mux511));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux512
       (.I0(mux511),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [5]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [5]));
  (* PK_HLUTNM = "___XLNM___394___mux8111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux6111
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [8]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [6]),
        .O(mux611));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux612
       (.I0(mux611),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [6]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [6]));
  (* PK_HLUTNM = "___XLNM___393___mux7111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux7111
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [9]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [7]),
        .O(mux711));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux712
       (.I0(mux711),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [7]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [7]));
  (* PK_HLUTNM = "___XLNM___394___mux8111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux8111
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [10]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [8]),
        .O(mux811));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBBBB88A888A888A8)) 
    mux812
       (.I0(mux811),
        .I1(\^axi4_acp_recv_dma_ins/drop ),
        .I2(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o12 ),
        .I3(\^axi4_acp_recv_dma_ins/fakebeat ),
        .I4(\axi4_acp_recv_dma_ins/dw_count [8]),
        .I5(\^axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_MUX_905_o11 ),
        .O(\axi4_acp_recv_dma_ins/Mmux_state[2]_GND_12_o_mux_69_OUT_rs_A [8]));
  (* PK_HLUTNM = "___XLNM___393___mux7111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    mux9111
       (.I0(\rd_arbiter_ins/recvbuf_format ),
        .I1(\axi4_acp_recv_dma_ins/rd_end_offset [11]),
        .I2(\axi4_acp_recv_dma_ins/rd_end_offset [9]),
        .O(mux911));
  (* PK_HLUTNM = "___XLNM___139___rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_01" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_01 
       (.I0(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I1(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .I2(bus_rst_n_w),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .O(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_0 ));
  (* PK_HLUTNM = "___XLNM___139___rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_01" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_01 
       (.I0(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .I1(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .I2(bus_rst_n_w),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .O(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_0 ));
  (* PK_HLUTNM = "___XLNM___167___rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_01" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_01 
       (.I0(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .I1(bus_rst_n_w),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .O(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_0 ));
  (* PK_HLUTNM = "___XLNM___140___rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_01" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_01 
       (.I0(bus_rst_n_w),
        .I1(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .O(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_0 ));
  (* PK_HLUTNM = "___XLNM___140___rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_01" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_01 
       (.I0(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .I1(bus_rst_n_w),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .O(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_0 ));
  (* PK_HLUTNM = "___XLNM___182___rd_arbiter_ins/Mmux_n018411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h51)) 
    \rd_arbiter_ins/Mmux_n018411 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .O(\rd_arbiter_ins/n0184 [0]));
  (* PK_HLUTNM = "___XLNM___297___rd_arbiter_ins/Mmux_n018421" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_arbiter_ins/Mmux_n018421 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .O(\rd_arbiter_ins/n0184 [1]));
  (* PK_HLUTNM = "___XLNM___182___rd_arbiter_ins/Mmux_n018411" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h68)) 
    \rd_arbiter_ins/Mmux_n018431 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/n0184 [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0101010101014501)) 
    \rd_arbiter_ins/Mmux_rd_arb_busy_rd_arb_roundrobin[2]_MUX_157_o21 
       (.I0(\^rd_arbiter_ins/rd_arb_busy ),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I2(N72),
        .I3(\^unitr_7_ins/unitr_7_req ),
        .I4(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .O(\rd_arbiter_ins/rd_arb_busy_rd_arb_roundrobin ));
  (* PK_HLUTNM = "___XLNM___112___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o111" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0008555D)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o1 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\^unitr_7_ins/unitr_7_req ),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I4(N72),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_40_o ));
  (* PK_HLUTNM = "___XLNM___112___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o111" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o111 
       (.I0(\^unitr_7_ins/unitr_7_req ),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h028A139B46CE57DF)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o1_SW0 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\^unitr_5_ins/unitr_5_req ),
        .I3(\^unitr_6_ins/unitr_6_req ),
        .I4(\^unitr_2_ins/unitr_2_req ),
        .I5(\^unitr_4_ins/unitr_4_req ),
        .O(N72));
  (* PK_HLUTNM = "___XLNM___178___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_47_o11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_45_o11 
       (.I0(\^unitr_6_ins/unitr_6_req ),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_45_o ));
  (* PK_HLUTNM = "___XLNM___181___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_B[2]1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_46_o11 
       (.I0(\^unitr_5_ins/unitr_5_req ),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_46_o ));
  (* PK_HLUTNM = "___XLNM___178___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_47_o11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_47_o11 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\^unitr_4_ins/unitr_4_req ),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_47_o ));
  (* PK_HLUTNM = "___XLNM___113___rd_arbiter_ins/_n03621" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_48_o11 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\^unitr_2_ins/unitr_2_req ),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_48_o ));
  (* PK_HLUTNM = "___XLNM___111___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut[3]1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_A41 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_2_ins/unitr_2_bufno [3]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_A ));
  (* PK_HLUTNM = "___XLNM___181___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_B[2]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_B[2]1 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_B ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE4A04400)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]11 
       (.I0(\^rd_arbiter_ins/rd_arb_roundrobin_1_1 ),
        .I1(\unitr_4_ins/unitr_4_bufno [1]),
        .I2(\unitr_6_ins/unitr_6_bufno [1]),
        .I3(\unitr_4_ins/unitr_4_bufno [0]),
        .I4(\unitr_6_ins/unitr_6_bufno [0]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEA404040)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]12 
       (.I0(\^rd_arbiter_ins/rd_arb_roundrobin_1_1 ),
        .I1(\unitr_2_ins/unitr_2_bufno [1]),
        .I2(\unitr_2_ins/unitr_2_bufno [0]),
        .I3(\unitr_5_ins/unitr_5_bufno [1]),
        .I4(\unitr_5_ins/unitr_5_bufno [0]),
        .O(\^rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h88FF88F0880F8800)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]13 
       (.I0(\unitr_7_ins/unitr_7_bufno [1]),
        .I1(\unitr_7_ins/unitr_7_bufno [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I4(\^rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]11 ),
        .I5(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy[1]1 ),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy ));
  (* PK_HLUTNM = "___XLNM___111___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut[3]1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFCCE)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut[3]1 
       (.I0(\unitr_2_ins/unitr_2_bufno [3]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]));
  (* PK_HLUTNM = "___XLNM___177___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut[8]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut[8]1 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h028A139B46CE57DF)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]11 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\unitr_4_ins/unitr_4_bufno [0]),
        .I3(\unitr_6_ins/unitr_6_bufno [0]),
        .I4(\unitr_2_ins/unitr_2_bufno [0]),
        .I5(\unitr_5_ins/unitr_5_bufno [0]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]1 ));
  (* PK_HLUTNM = "___XLNM___183___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]12" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h4E)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]12 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]1 ),
        .I2(\unitr_7_ins/unitr_7_bufno [0]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [0]));
  (* PK_HLUTNM = "___XLNM___295___unitr_6_ins/Mcount_unitr_6_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h287D7D28)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]11 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_6_ins/unitr_6_bufno [0]),
        .I2(\unitr_6_ins/unitr_6_bufno [1]),
        .I3(\unitr_4_ins/unitr_4_bufno [0]),
        .I4(\unitr_4_ins/unitr_4_bufno [1]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]1 ));
  (* PK_HLUTNM = "___XLNM___294___unitr_5_ins/Mcount_unitr_5_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h287D7D28)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]12 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_5_ins/unitr_5_bufno [0]),
        .I2(\unitr_5_ins/unitr_5_bufno [1]),
        .I3(\unitr_2_ins/unitr_2_bufno [0]),
        .I4(\unitr_2_ins/unitr_2_bufno [1]),
        .O(\^rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7D7D287D7D282828)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]13 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\unitr_7_ins/unitr_7_bufno [0]),
        .I2(\unitr_7_ins/unitr_7_bufno [1]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I4(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]1 ),
        .I5(\^rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[1]11 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [1]));
  (* PK_HLUTNM = "___XLNM___177___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut[8]1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00ABFF54)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[2]11 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\unitr_2_ins/unitr_2_bufno [2]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I4(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4E4B4E5A4E5B4E4A)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[3]11 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy ),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I4(\unitr_2_ins/unitr_2_bufno [3]),
        .I5(\unitr_2_ins/unitr_2_bufno [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22D2DDD2)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[4]11 
       (.I0(\unitr_2_ins/unitr_2_bufno [4]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I2(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_A ),
        .I3(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]),
        .I4(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4111441444444444)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[5]11 
       (.I0(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I1(\unitr_2_ins/unitr_2_bufno [5]),
        .I2(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .I4(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_A ),
        .I5(\unitr_2_ins/unitr_2_bufno [4]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h51554044)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[6]11 
       (.I0(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I1(\unitr_2_ins/unitr_2_bufno [6]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_011 ),
        .I3(\unitr_2_ins/unitr_2_bufno [5]),
        .I4(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_013 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5544154444440444)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[7]11 
       (.I0(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I1(\unitr_2_ins/unitr_2_bufno [7]),
        .I2(\unitr_2_ins/unitr_2_bufno [5]),
        .I3(\unitr_2_ins/unitr_2_bufno [6]),
        .I4(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_011 ),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_013 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[8]11 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\unitr_2_ins/unitr_2_bufno [6]),
        .I4(\unitr_2_ins/unitr_2_bufno [7]),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_013 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [8]));
  (* PK_HLUTNM = "___XLNM___180___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_channel[2]_wide_mux_39_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_channel[2]_wide_mux_39_OUT21 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_channel[2]_wide_mux_39_OUT ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT101 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [4]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [4]),
        .I4(\unitr_2_ins/unitr_2_end_offset [4]),
        .I5(\unitr_5_ins/unitr_5_end_offset [4]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT10 ));
  (* PK_HLUTNM = "___XLNM___408___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT102" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT102 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT10 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [4]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT111 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [5]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [5]),
        .I4(\unitr_2_ins/unitr_2_end_offset [5]),
        .I5(\unitr_5_ins/unitr_5_end_offset [5]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT11 ));
  (* PK_HLUTNM = "___XLNM___408___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT102" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT112 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT11 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [5]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT121 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [6]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [6]),
        .I4(\unitr_2_ins/unitr_2_end_offset [6]),
        .I5(\unitr_5_ins/unitr_5_end_offset [6]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT12 ));
  (* PK_HLUTNM = "___XLNM___407___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT122" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT122 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT12 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [6]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT131 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [7]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [7]),
        .I4(\unitr_2_ins/unitr_2_end_offset [7]),
        .I5(\unitr_5_ins/unitr_5_end_offset [7]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT13 ));
  (* PK_HLUTNM = "___XLNM___407___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT122" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT132 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT13 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [7]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT141 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [8]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [8]),
        .I4(\unitr_2_ins/unitr_2_end_offset [8]),
        .I5(\unitr_5_ins/unitr_5_end_offset [8]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT14 ));
  (* PK_HLUTNM = "___XLNM___406___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT142" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT142 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT14 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [8]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT151 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [9]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [9]),
        .I4(\unitr_2_ins/unitr_2_end_offset [9]),
        .I5(\unitr_5_ins/unitr_5_end_offset [9]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT15 ));
  (* PK_HLUTNM = "___XLNM___406___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT142" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT152 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT15 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [9]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT16 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [0]),
        .I4(\unitr_2_ins/unitr_2_end_offset [0]),
        .I5(\unitr_5_ins/unitr_5_end_offset [0]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT1 ));
  (* PK_HLUTNM = "___XLNM___411___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT17" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT17 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT1 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [0]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5E0E5404)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT21 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_2_ins/unitr_2_end_offset [10]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_5_ins/unitr_5_end_offset [10]),
        .I4(\unitr_4_ins/unitr_4_end_offset [10]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT2 ));
  (* PK_HLUTNM = "___XLNM___409___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT22" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT22 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT2 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [10]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [10]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5E0E5404)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT31 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_2_ins/unitr_2_end_offset [11]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_5_ins/unitr_5_end_offset [11]),
        .I4(\unitr_4_ins/unitr_4_end_offset [11]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT3 ));
  (* PK_HLUTNM = "___XLNM___409___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT22" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT32 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT3 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [11]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [11]));
  (* PK_HLUTNM = "___XLNM___176___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT41 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_2_ins/unitr_2_end_offset [12]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [12]));
  (* PK_HLUTNM = "___XLNM___176___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT51 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_2_ins/unitr_2_end_offset [13]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [13]));
  (* PK_HLUTNM = "___XLNM___179___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT61" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT61 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_2_ins/unitr_2_end_offset [14]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT71 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [1]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [1]),
        .I4(\unitr_2_ins/unitr_2_end_offset [1]),
        .I5(\unitr_5_ins/unitr_5_end_offset [1]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT7 ));
  (* PK_HLUTNM = "___XLNM___411___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT17" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT72 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT7 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [1]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT81 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [2]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [2]),
        .I4(\unitr_2_ins/unitr_2_end_offset [2]),
        .I5(\unitr_5_ins/unitr_5_end_offset [2]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT8 ));
  (* PK_HLUTNM = "___XLNM___410___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT82" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT82 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT8 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT91 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_end_offset [3]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_end_offset [3]),
        .I4(\unitr_2_ins/unitr_2_end_offset [3]),
        .I5(\unitr_5_ins/unitr_5_end_offset [3]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT9 ));
  (* PK_HLUTNM = "___XLNM___410___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT82" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT92 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT9 ),
        .I2(\unitr_7_ins/unitr_7_end_offset [3]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [3]));
  (* PK_HLUTNM = "___XLNM___180___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_channel[2]_wide_mux_39_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h41)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_format[1]_wide_mux_43_OUT21 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_format[1]_wide_mux_43_OUT ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT101 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [4]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [4]),
        .I4(\unitr_2_ins/unitr_2_start_offset [4]),
        .I5(\unitr_5_ins/unitr_5_start_offset [4]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT10 ));
  (* PK_HLUTNM = "___XLNM___402___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT102" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT102 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT10 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [4]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT111 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [5]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [5]),
        .I4(\unitr_2_ins/unitr_2_start_offset [5]),
        .I5(\unitr_5_ins/unitr_5_start_offset [5]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT11 ));
  (* PK_HLUTNM = "___XLNM___402___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT102" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT112 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT11 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [5]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT121 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [6]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [6]),
        .I4(\unitr_2_ins/unitr_2_start_offset [6]),
        .I5(\unitr_5_ins/unitr_5_start_offset [6]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT12 ));
  (* PK_HLUTNM = "___XLNM___401___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT122" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT122 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT12 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [6]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT131 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [7]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [7]),
        .I4(\unitr_2_ins/unitr_2_start_offset [7]),
        .I5(\unitr_5_ins/unitr_5_start_offset [7]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT13 ));
  (* PK_HLUTNM = "___XLNM___401___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT122" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT132 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT13 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [7]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT141 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [8]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [8]),
        .I4(\unitr_2_ins/unitr_2_start_offset [8]),
        .I5(\unitr_5_ins/unitr_5_start_offset [8]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT14 ));
  (* PK_HLUTNM = "___XLNM___400___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT142" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT142 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT14 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [8]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT151 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [9]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [9]),
        .I4(\unitr_2_ins/unitr_2_start_offset [9]),
        .I5(\unitr_5_ins/unitr_5_start_offset [9]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT15 ));
  (* PK_HLUTNM = "___XLNM___400___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT142" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT152 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT15 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [9]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT16 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [0]),
        .I4(\unitr_2_ins/unitr_2_start_offset [0]),
        .I5(\unitr_5_ins/unitr_5_start_offset [0]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT1 ));
  (* PK_HLUTNM = "___XLNM___405___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT17" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT17 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT1 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [0]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5E0E5404)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT21 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_2_ins/unitr_2_start_offset [10]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_5_ins/unitr_5_start_offset [10]),
        .I4(\unitr_4_ins/unitr_4_start_offset [10]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT2 ));
  (* PK_HLUTNM = "___XLNM___403___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT22" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT22 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT2 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [10]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [10]));
  (* PK_HLUTNM = "___XLNM___297___rd_arbiter_ins/Mmux_n018421" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5E0E5404)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT31 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_2_ins/unitr_2_start_offset [11]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_5_ins/unitr_5_start_offset [11]),
        .I4(\unitr_4_ins/unitr_4_start_offset [11]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT3 ));
  (* PK_HLUTNM = "___XLNM___403___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT22" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT32 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT3 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [11]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [11]));
  (* PK_HLUTNM = "___XLNM___175___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT41 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_2_ins/unitr_2_start_offset [12]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [12]));
  (* PK_HLUTNM = "___XLNM___175___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT51 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_2_ins/unitr_2_start_offset [13]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [13]));
  (* PK_HLUTNM = "___XLNM___179___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT61" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT61 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I1(\unitr_2_ins/unitr_2_start_offset [14]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT71 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [1]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [1]),
        .I4(\unitr_2_ins/unitr_2_start_offset [1]),
        .I5(\unitr_5_ins/unitr_5_start_offset [1]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT7 ));
  (* PK_HLUTNM = "___XLNM___405___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT17" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT72 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT7 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [1]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT81 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [2]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [2]),
        .I4(\unitr_2_ins/unitr_2_start_offset [2]),
        .I5(\unitr_5_ins/unitr_5_start_offset [2]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT8 ));
  (* PK_HLUTNM = "___XLNM___404___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT82" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT82 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT8 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [2]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT91 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\unitr_6_ins/unitr_6_start_offset [3]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [3]),
        .I4(\unitr_2_ins/unitr_2_start_offset [3]),
        .I5(\unitr_5_ins/unitr_5_start_offset [3]),
        .O(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT9 ));
  (* PK_HLUTNM = "___XLNM___404___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT82" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT92 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT9 ),
        .I2(\unitr_7_ins/unitr_7_start_offset [3]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [3]));
  (* PK_HLUTNM = "___XLNM___113___rd_arbiter_ins/_n03621" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00550003)) 
    \rd_arbiter_ins/_n03621 
       (.I0(\^unitr_5_ins/unitr_5_req ),
        .I1(\^unitr_2_ins/unitr_2_req ),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I4(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .O(\^rd_arbiter_ins/_n03621 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8AFFFF)) 
    \rd_arbiter_ins/_n03622 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\^unitr_7_ins/unitr_7_req ),
        .I3(\^rd_arbiter_ins/rd_arb_busy ),
        .I4(bus_rst_n_w),
        .I5(\^rd_arbiter_ins/_n03621 ),
        .O(\^rd_arbiter_ins/_n03622 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFAA08AA2A)) 
    \rd_arbiter_ins/_n03623 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I2(\^unitr_6_ins/unitr_6_req ),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I4(\^unitr_4_ins/unitr_4_req ),
        .I5(\^rd_arbiter_ins/_n03622 ),
        .O(\rd_arbiter_ins/_n0362 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1101100055555555)) 
    \rd_arbiter_ins/_n0362_inv1 
       (.I0(\^rd_arbiter_ins/_n03622 ),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\^unitr_6_ins/unitr_6_req ),
        .I4(\^unitr_4_ins/unitr_4_req ),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .O(\rd_arbiter_ins/_n0362_inv ));
  (* PK_HLUTNM = "___XLNM___167___rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_01" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \rd_arbiter_ins/_n0513_inv1 
       (.I0(bus_rst_n_w),
        .I1(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .O(\rd_arbiter_ins/_n0513_inv ));
  (* PK_HLUTNM = "___XLNM___158___rd_arbiter_ins/_n0516_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \rd_arbiter_ins/_n0516_inv1 
       (.I0(bus_rst_n_w),
        .I1(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .O(\rd_arbiter_ins/_n0516_inv ));
  (* PK_HLUTNM = "___XLNM___158___rd_arbiter_ins/_n0516_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rd_arbiter_ins/_n0519_inv1 
       (.I0(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I1(bus_rst_n_w),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .O(\rd_arbiter_ins/_n0519_inv ));
  (* PK_HLUTNM = "___XLNM___157___rd_arbiter_ins/_n0522_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rd_arbiter_ins/_n0522_inv1 
       (.I0(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I1(bus_rst_n_w),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .O(\rd_arbiter_ins/_n0522_inv ));
  (* PK_HLUTNM = "___XLNM___157___rd_arbiter_ins/_n0522_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rd_arbiter_ins/_n0525_inv1 
       (.I0(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [1]),
        .I1(bus_rst_n_w),
        .I2(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [2]),
        .I3(\axi4_acp_recv_dma_ins/recvbuf_wren_channel [0]),
        .O(\rd_arbiter_ins/_n0525_inv ));
  (* PK_HLUTNM = "___XLNM___525___rd_arbiter_ins/rd_arb_busy_01" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \rd_arbiter_ins/_n0528_inv1 
       (.I0(\^rd_arbiter_ins/rd_arb_busy ),
        .I1(\^axi4_acp_recv_dma_ins/recvbuf_accepted ),
        .O(\rd_arbiter_ins/_n0528_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/rd_arb_busy 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0528_inv ),
        .D(\rd_arbiter_ins/rd_arb_busy_rd_arb_roundrobin ),
        .Q(\^rd_arbiter_ins/rd_arb_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___525___rd_arbiter_ins/rd_arb_busy_01" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \rd_arbiter_ins/rd_arb_busy_01 
       (.I0(bus_rst_n_w),
        .I1(\^rd_arbiter_ins/rd_arb_busy ),
        .O(\rd_arbiter_ins/rd_arb_busy_0 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_arbiter_ins/rd_arb_busy_inv1_INV_0 
       (.I0(\^rd_arbiter_ins/rd_arb_busy ),
        .O(\rd_arbiter_ins/rd_arb_busy_inv ));
  (* PK_HLUTNM = "___XLNM___183___rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]12" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAA3F30)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[0]_01 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [0]),
        .I1(\unitr_7_ins/unitr_7_bufno [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_xor[0]1 ),
        .I4(\rd_arbiter_ins/_n0362 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[0]_0_0 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[1]_01 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [1]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [1]),
        .I2(\rd_arbiter_ins/_n0362 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[1]_0_0 ));
  (* PK_HLUTNM = "___XLNM___458___rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[4]_01" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[2]_01 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [2]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [2]),
        .I2(\rd_arbiter_ins/_n0362 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[2]_0_0 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAC3)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[3]_01 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [3]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .I3(\rd_arbiter_ins/_n0362 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[3]_0_0 ));
  (* PK_HLUTNM = "___XLNM___458___rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[4]_01" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[4]_01 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [4]),
        .I1(\rd_arbiter_ins/_n0362 ),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [4]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[4]_0_0 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9AAA56AA)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_01 
       (.I0(\unitr_2_ins/unitr_2_bufno [5]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]),
        .I2(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_A ),
        .I3(\unitr_2_ins/unitr_2_bufno [4]),
        .I4(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_0 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFB51FFFF)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_0111 
       (.I0(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]),
        .I1(\unitr_2_ins/unitr_2_bufno [3]),
        .I2(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .I4(\unitr_2_ins/unitr_2_bufno [4]),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_011 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAA0003AAAA0000)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_02 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [5]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I4(\rd_arbiter_ins/_n0362 ),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_0 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[5]_0_0 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF0F078F0787878F0)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_01 
       (.I0(\unitr_2_ins/unitr_2_bufno [5]),
        .I1(\unitr_2_ins/unitr_2_bufno [4]),
        .I2(\unitr_2_ins/unitr_2_bufno [6]),
        .I3(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_A ),
        .I4(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_0 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAA0003AAAA0000)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_02 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [6]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I4(\rd_arbiter_ins/_n0362 ),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_0 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[6]_0_0 ));
  (* XSTLIB *) 
  MUXF7 \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_01 
       (.I0(N430),
        .I1(N431),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0 ),
        .S(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5501FFFF)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0111 
       (.I0(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I1(\unitr_2_ins/unitr_2_bufno [2]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I4(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_cy ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000080080808880)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0131 
       (.I0(\unitr_2_ins/unitr_2_bufno [4]),
        .I1(\unitr_2_ins/unitr_2_bufno [5]),
        .I2(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [3]),
        .I3(\unitr_2_ins/unitr_2_bufno [3]),
        .I4(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_013 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_01_F 
       (.I0(\unitr_2_ins/unitr_2_bufno [7]),
        .I1(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I2(\unitr_2_ins/unitr_2_bufno [6]),
        .I3(\unitr_2_ins/unitr_2_bufno [3]),
        .I4(\unitr_2_ins/unitr_2_bufno [5]),
        .I5(\unitr_2_ins/unitr_2_bufno [4]),
        .O(N430));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_01_G 
       (.I0(\unitr_2_ins/unitr_2_bufno [7]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_011 ),
        .I2(\unitr_2_ins/unitr_2_bufno [6]),
        .I3(\unitr_2_ins/unitr_2_bufno [5]),
        .I4(\unitr_2_ins/unitr_2_bufno [4]),
        .O(N431));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAA0003AAAA0000)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_02 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [7]),
        .I1(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .I2(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .I3(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .I4(\rd_arbiter_ins/_n0362 ),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_0_0 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAAFF00)) 
    \rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[8]_01 
       (.I0(\rd_arbiter_ins/recvbuf_bufno [8]),
        .I1(\unitr_2_ins/unitr_2_bufno [7]),
        .I2(\unitr_2_ins/unitr_2_bufno [6]),
        .I3(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .I4(\rd_arbiter_ins/_n0362 ),
        .I5(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[7]_013 ),
        .O(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT[8]_0_0 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/rd_arb_roundrobin_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/rd_arb_busy_inv ),
        .D(\rd_arbiter_ins/n0184 [0]),
        .Q(\rd_arbiter_ins/rd_arb_roundrobin [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/rd_arb_roundrobin_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/rd_arb_busy_inv ),
        .D(\rd_arbiter_ins/n0184 [1]),
        .Q(\rd_arbiter_ins/rd_arb_roundrobin [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/rd_arb_roundrobin_1_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/rd_arb_busy_inv ),
        .D(\rd_arbiter_ins/n0184 [1]),
        .Q(\^rd_arbiter_ins/rd_arb_roundrobin_1_1 ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/rd_arb_roundrobin_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/rd_arb_busy_inv ),
        .D(\rd_arbiter_ins/n0184 [2]),
        .Q(\rd_arbiter_ins/rd_arb_roundrobin [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [0]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [1]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [2]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [3]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [4]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [5]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [6]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [7]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_bufno_8 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT [8]),
        .Q(\rd_arbiter_ins/recvbuf_bufno [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_channel_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_B ),
        .Q(\rd_arbiter_ins/recvbuf_channel [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_channel_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_channel[2]_wide_mux_39_OUT ),
        .Q(\rd_arbiter_ins/recvbuf_channel [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_channel_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_lut [8]),
        .Q(\rd_arbiter_ins/recvbuf_channel [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [0]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [1]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_10 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [10]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_11 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [11]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_12 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [12]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_13 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [13]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_14 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [14]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [2]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [3]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [4]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [5]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [6]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [7]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_8 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [8]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_end_offset_9 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_end_offset[14]_wide_mux_42_OUT [9]),
        .Q(\rd_arbiter_ins/recvbuf_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_format_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_format[1]_wide_mux_43_OUT ),
        .Q(\rd_arbiter_ins/recvbuf_format ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_req_strobe 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_40_o ),
        .Q(\^rd_arbiter_ins/recvbuf_req_strobe ),
        .R(\rd_arbiter_ins/rd_arb_busy_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [0]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [1]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_10 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [10]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_11 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [11]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_12 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [12]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_13 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [13]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_14 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [14]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [2]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [3]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [4]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [5]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [6]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [7]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_8 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [8]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/recvbuf_start_offset_9 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0362_inv ),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_start_offset[14]_wide_mux_41_OUT [9]),
        .Q(\rd_arbiter_ins/recvbuf_start_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_48_o ),
        .Q(\^rd_arbiter_ins/unitr_2_ack ),
        .R(\rd_arbiter_ins/rd_arb_busy_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [0]),
        .Q(\rd_arbiter_ins/unitr_2_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [1]),
        .Q(\rd_arbiter_ins/unitr_2_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_10 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [10]),
        .Q(\rd_arbiter_ins/unitr_2_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_11 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [11]),
        .Q(\rd_arbiter_ins/unitr_2_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_12 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [12]),
        .Q(\rd_arbiter_ins/unitr_2_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_13 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [13]),
        .Q(\rd_arbiter_ins/unitr_2_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_14 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [14]),
        .Q(\rd_arbiter_ins/unitr_2_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_15 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [15]),
        .Q(\rd_arbiter_ins/unitr_2_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_16 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [16]),
        .Q(\rd_arbiter_ins/unitr_2_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_17 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [17]),
        .Q(\rd_arbiter_ins/unitr_2_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_18 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [18]),
        .Q(\rd_arbiter_ins/unitr_2_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_19 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [19]),
        .Q(\rd_arbiter_ins/unitr_2_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [2]),
        .Q(\rd_arbiter_ins/unitr_2_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_20 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [20]),
        .Q(\rd_arbiter_ins/unitr_2_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_21 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [21]),
        .Q(\rd_arbiter_ins/unitr_2_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_22 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [22]),
        .Q(\rd_arbiter_ins/unitr_2_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_23 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [23]),
        .Q(\rd_arbiter_ins/unitr_2_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_24 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [24]),
        .Q(\rd_arbiter_ins/unitr_2_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_25 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [25]),
        .Q(\rd_arbiter_ins/unitr_2_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_26 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [26]),
        .Q(\rd_arbiter_ins/unitr_2_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_27 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [27]),
        .Q(\rd_arbiter_ins/unitr_2_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_28 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [28]),
        .Q(\rd_arbiter_ins/unitr_2_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_29 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [29]),
        .Q(\rd_arbiter_ins/unitr_2_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [3]),
        .Q(\rd_arbiter_ins/unitr_2_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_30 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [30]),
        .Q(\rd_arbiter_ins/unitr_2_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_31 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [31]),
        .Q(\rd_arbiter_ins/unitr_2_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [4]),
        .Q(\rd_arbiter_ins/unitr_2_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [5]),
        .Q(\rd_arbiter_ins/unitr_2_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [6]),
        .Q(\rd_arbiter_ins/unitr_2_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [7]),
        .Q(\rd_arbiter_ins/unitr_2_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_8 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [8]),
        .Q(\rd_arbiter_ins/unitr_2_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_data_9 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0513_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [9]),
        .Q(\rd_arbiter_ins/unitr_2_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_last_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_last_wren ),
        .Q(\^rd_arbiter_ins/unitr_2_last_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_2_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_wren ),
        .Q(\^rd_arbiter_ins/unitr_2_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_47_o ),
        .Q(\^rd_arbiter_ins/unitr_4_ack ),
        .R(\rd_arbiter_ins/rd_arb_busy_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [0]),
        .Q(\rd_arbiter_ins/unitr_4_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [1]),
        .Q(\rd_arbiter_ins/unitr_4_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [2]),
        .Q(\rd_arbiter_ins/unitr_4_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [3]),
        .Q(\rd_arbiter_ins/unitr_4_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [4]),
        .Q(\rd_arbiter_ins/unitr_4_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [5]),
        .Q(\rd_arbiter_ins/unitr_4_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [6]),
        .Q(\rd_arbiter_ins/unitr_4_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_data_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0516_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [7]),
        .Q(\rd_arbiter_ins/unitr_4_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_last_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_last_wren ),
        .Q(\^rd_arbiter_ins/unitr_4_last_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_4_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_wren ),
        .Q(\^rd_arbiter_ins/unitr_4_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_46_o ),
        .Q(\^rd_arbiter_ins/unitr_5_ack ),
        .R(\rd_arbiter_ins/rd_arb_busy_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [0]),
        .Q(\rd_arbiter_ins/unitr_5_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [1]),
        .Q(\rd_arbiter_ins/unitr_5_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [2]),
        .Q(\rd_arbiter_ins/unitr_5_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [3]),
        .Q(\rd_arbiter_ins/unitr_5_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [4]),
        .Q(\rd_arbiter_ins/unitr_5_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [5]),
        .Q(\rd_arbiter_ins/unitr_5_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [6]),
        .Q(\rd_arbiter_ins/unitr_5_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_data_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0519_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [7]),
        .Q(\rd_arbiter_ins/unitr_5_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_last_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_last_wren ),
        .Q(\^rd_arbiter_ins/unitr_5_last_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_5_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_wren ),
        .Q(\^rd_arbiter_ins/unitr_5_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/rd_arb_roundrobin[2]_GND_3_o_Mux_45_o ),
        .Q(\^rd_arbiter_ins/unitr_6_ack ),
        .R(\rd_arbiter_ins/rd_arb_busy_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [0]),
        .Q(\rd_arbiter_ins/unitr_6_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [1]),
        .Q(\rd_arbiter_ins/unitr_6_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_10 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [10]),
        .Q(\rd_arbiter_ins/unitr_6_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_11 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [11]),
        .Q(\rd_arbiter_ins/unitr_6_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_12 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [12]),
        .Q(\rd_arbiter_ins/unitr_6_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_13 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [13]),
        .Q(\rd_arbiter_ins/unitr_6_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_14 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [14]),
        .Q(\rd_arbiter_ins/unitr_6_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_15 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [15]),
        .Q(\rd_arbiter_ins/unitr_6_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_16 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [16]),
        .Q(\rd_arbiter_ins/unitr_6_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_17 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [17]),
        .Q(\rd_arbiter_ins/unitr_6_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_18 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [18]),
        .Q(\rd_arbiter_ins/unitr_6_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_19 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [19]),
        .Q(\rd_arbiter_ins/unitr_6_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [2]),
        .Q(\rd_arbiter_ins/unitr_6_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_20 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [20]),
        .Q(\rd_arbiter_ins/unitr_6_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_21 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [21]),
        .Q(\rd_arbiter_ins/unitr_6_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_22 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [22]),
        .Q(\rd_arbiter_ins/unitr_6_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_23 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [23]),
        .Q(\rd_arbiter_ins/unitr_6_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_24 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [24]),
        .Q(\rd_arbiter_ins/unitr_6_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_25 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [25]),
        .Q(\rd_arbiter_ins/unitr_6_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_26 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [26]),
        .Q(\rd_arbiter_ins/unitr_6_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_27 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [27]),
        .Q(\rd_arbiter_ins/unitr_6_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_28 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [28]),
        .Q(\rd_arbiter_ins/unitr_6_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_29 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [29]),
        .Q(\rd_arbiter_ins/unitr_6_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [3]),
        .Q(\rd_arbiter_ins/unitr_6_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_30 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [30]),
        .Q(\rd_arbiter_ins/unitr_6_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_31 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [31]),
        .Q(\rd_arbiter_ins/unitr_6_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [4]),
        .Q(\rd_arbiter_ins/unitr_6_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [5]),
        .Q(\rd_arbiter_ins/unitr_6_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [6]),
        .Q(\rd_arbiter_ins/unitr_6_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [7]),
        .Q(\rd_arbiter_ins/unitr_6_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_8 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [8]),
        .Q(\rd_arbiter_ins/unitr_6_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_data_9 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0522_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [9]),
        .Q(\rd_arbiter_ins/unitr_6_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_last_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_last_wren ),
        .Q(\^rd_arbiter_ins/unitr_6_last_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_6_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_wren ),
        .Q(\^rd_arbiter_ins/unitr_6_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_GND_3_o_Mux_40_o11 ),
        .Q(\^rd_arbiter_ins/unitr_7_ack ),
        .R(\rd_arbiter_ins/rd_arb_busy_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_0 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [0]),
        .Q(\rd_arbiter_ins/unitr_7_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_1 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [1]),
        .Q(\rd_arbiter_ins/unitr_7_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_2 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [2]),
        .Q(\rd_arbiter_ins/unitr_7_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_3 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [3]),
        .Q(\rd_arbiter_ins/unitr_7_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_4 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [4]),
        .Q(\rd_arbiter_ins/unitr_7_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_5 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [5]),
        .Q(\rd_arbiter_ins/unitr_7_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_6 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [6]),
        .Q(\rd_arbiter_ins/unitr_7_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_data_7 
       (.C(bus_clk_w),
        .CE(\rd_arbiter_ins/_n0525_inv ),
        .D(\axi4_acp_recv_dma_ins/recvbuf_data [7]),
        .Q(\rd_arbiter_ins/unitr_7_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_last_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_last_wren ),
        .Q(\^rd_arbiter_ins/unitr_7_last_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_arbiter_ins/unitr_7_wren 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_acp_recv_dma_ins/recvbuf_wren ),
        .Q(\^rd_arbiter_ins/unitr_7_wren ),
        .R(\rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_0 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [3]),
        .I1(\bar_registers_ins/buf_ctrl_reg [1]),
        .I2(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I3(\bar_registers_ins/buf_ctrl_reg [26]),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\bar_registers_ins/buf_ctrl_reg [2]),
        .O(\^unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [5]),
        .I1(\bar_registers_ins/buf_ctrl_reg [4]),
        .I2(\bar_registers_ins/buf_ctrl_reg [6]),
        .I3(\bar_registers_ins/buf_ctrl_reg [7]),
        .I4(\bar_registers_ins/buf_ctrl_reg [8]),
        .I5(\bar_registers_ins/buf_ctrl_reg [9]),
        .O(\^unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o3 
       (.I0(\^unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o1 ),
        .I1(\^unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o2 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [11]),
        .I3(\bar_registers_ins/buf_ctrl_reg [10]),
        .I4(\bar_registers_ins/buf_ctrl_reg [24]),
        .I5(\bar_registers_ins/buf_ctrl_reg [0]),
        .O(\unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ));
  (* PK_HLUTNM = "___XLNM___392___unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o1 
       (.I0(\^unitr_5_ins/user_w_mem_8_open ),
        .I1(\^unitw_5_ins/user_r_mem_8_open ),
        .I2(\^messages_ins/quiesce ),
        .O(\unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unit_addr_5_ins/unit_5_addr_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(Eqn_01),
        .Q(\unit_addr_5_ins/unit_5_addr [0]),
        .R(\unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unit_addr_5_ins/unit_5_addr_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(Eqn_110),
        .Q(\unit_addr_5_ins/unit_5_addr [1]),
        .R(\unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unit_addr_5_ins/unit_5_addr_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(Eqn_29),
        .Q(\unit_addr_5_ins/unit_5_addr [2]),
        .R(\unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unit_addr_5_ins/unit_5_addr_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(Eqn_31),
        .Q(\unit_addr_5_ins/unit_5_addr [3]),
        .R(\unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unit_addr_5_ins/unit_5_addr_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^Eqn_41 ),
        .Q(\unit_addr_5_ins/unit_5_addr [4]),
        .R(\unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unit_addr_5_ins/unit_5_addr_changed 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unit_addr_5_ins/buf_ctrl_reg_strobe_GND_22_o_AND_355_o ),
        .Q(\^unit_addr_5_ins/unit_5_addr_changed ),
        .R(\unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy [3],\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4 
       (.CI(\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy [3]),
        .CO({\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_CO_UNCONNECTED [3:1],\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset }),
        .CYINIT(1'b0),
        .DI({\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_cy[4]_CARRY4_S_UNCONNECTED [3:1],\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut [4]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut[0] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [0]),
        .I1(\unitr_2_ins/unitr_2_end_offset [0]),
        .I2(\unitr_2_ins/unitr_2_start_offset [1]),
        .I3(\unitr_2_ins/unitr_2_end_offset [1]),
        .I4(\unitr_2_ins/unitr_2_start_offset [2]),
        .I5(\unitr_2_ins/unitr_2_end_offset [2]),
        .O(\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut[1] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [3]),
        .I1(\unitr_2_ins/unitr_2_end_offset [3]),
        .I2(\unitr_2_ins/unitr_2_start_offset [4]),
        .I3(\unitr_2_ins/unitr_2_end_offset [4]),
        .I4(\unitr_2_ins/unitr_2_start_offset [5]),
        .I5(\unitr_2_ins/unitr_2_end_offset [5]),
        .O(\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut[2] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [6]),
        .I1(\unitr_2_ins/unitr_2_end_offset [6]),
        .I2(\unitr_2_ins/unitr_2_start_offset [7]),
        .I3(\unitr_2_ins/unitr_2_end_offset [7]),
        .I4(\unitr_2_ins/unitr_2_start_offset [8]),
        .I5(\unitr_2_ins/unitr_2_end_offset [8]),
        .O(\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut[3] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [9]),
        .I1(\unitr_2_ins/unitr_2_end_offset [9]),
        .I2(\unitr_2_ins/unitr_2_start_offset [10]),
        .I3(\unitr_2_ins/unitr_2_end_offset [10]),
        .I4(\unitr_2_ins/unitr_2_start_offset [11]),
        .I5(\unitr_2_ins/unitr_2_end_offset [11]),
        .O(\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut[4] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [12]),
        .I1(\unitr_2_ins/unitr_2_end_offset [12]),
        .I2(\unitr_2_ins/unitr_2_start_offset [13]),
        .I3(\unitr_2_ins/unitr_2_end_offset [13]),
        .I4(\unitr_2_ins/unitr_2_start_offset [14]),
        .I5(\unitr_2_ins/unitr_2_end_offset [14]),
        .O(\unitr_2_ins/Mcompar_unitr_2_start_offset[14]_unitr_2_end_offset[14]_equal_6_o_lut [4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcount_unitr_2_bufno_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitr_2_ins/Mcount_unitr_2_bufno_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O(\unitr_2_ins/Result [3:0]),
        .S({\^unitr_2_ins/Mcount_unitr_2_bufno_cy[3]_rt ,\^unitr_2_ins/Mcount_unitr_2_bufno_cy[2]_rt ,\^unitr_2_ins/Mcount_unitr_2_bufno_cy[1]_rt ,\unitr_2_ins/Mcount_unitr_2_bufno_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_cy[1]_rt 
       (.I0(\unitr_2_ins/unitr_2_bufno [1]),
        .O(\^unitr_2_ins/Mcount_unitr_2_bufno_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_cy[2]_rt 
       (.I0(\unitr_2_ins/unitr_2_bufno [2]),
        .O(\^unitr_2_ins/Mcount_unitr_2_bufno_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_cy[3]_rt 
       (.I0(\unitr_2_ins/unitr_2_bufno [3]),
        .O(\^unitr_2_ins/Mcount_unitr_2_bufno_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_CARRY4 
       (.CI(\unitr_2_ins/Mcount_unitr_2_bufno_cy [3]),
        .CO({\NLW_unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_CARRY4_CO_UNCONNECTED [3:2],\unitr_2_ins/Mcount_unitr_2_bufno_cy [5:4]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitr_2_ins/Result [7:4]),
        .S({\^unitr_2_ins/Mcount_unitr_2_bufno_xor[7]_rt ,\^unitr_2_ins/Mcount_unitr_2_bufno_cy[6]_rt ,\^unitr_2_ins/Mcount_unitr_2_bufno_cy[5]_rt ,\^unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_rt 
       (.I0(\unitr_2_ins/unitr_2_bufno [4]),
        .O(\^unitr_2_ins/Mcount_unitr_2_bufno_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_cy[5]_rt 
       (.I0(\unitr_2_ins/unitr_2_bufno [5]),
        .O(\^unitr_2_ins/Mcount_unitr_2_bufno_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_cy[6]_rt 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .O(\^unitr_2_ins/Mcount_unitr_2_bufno_cy[6]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_lut[0]_INV_0 
       (.I0(\unitr_2_ins/unitr_2_bufno [0]),
        .O(\unitr_2_ins/Mcount_unitr_2_bufno_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitr_2_ins/Mcount_unitr_2_bufno_xor[7]_rt 
       (.I0(\unitr_2_ins/unitr_2_bufno [7]),
        .O(\^unitr_2_ins/Mcount_unitr_2_bufno_xor[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcount_unitr_2_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitr_2_ins/Mcount_unitr_2_start_offset_cy [3:0]),
        .CYINIT(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]_inv ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_2_ins/Mcount_unitr_2_start_offset3 ,\unitr_2_ins/Mcount_unitr_2_start_offset2 ,\unitr_2_ins/Mcount_unitr_2_start_offset1 ,\unitr_2_ins/Mcount_unitr_2_start_offset }),
        .S(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4 
       (.CI(\unitr_2_ins/Mcount_unitr_2_start_offset_cy [11]),
        .CO({\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_CO_UNCONNECTED [3:1],\unitr_2_ins/Mcount_unitr_2_start_offset_cy [12]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_DI_UNCONNECTED [3:2],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_O_UNCONNECTED [3],\unitr_2_ins/Mcount_unitr_2_start_offset14 ,\unitr_2_ins/Mcount_unitr_2_start_offset13 ,\unitr_2_ins/Mcount_unitr_2_start_offset12 }),
        .S({\NLW_unitr_2_ins/Mcount_unitr_2_start_offset_cy[12]_CARRY4_S_UNCONNECTED [3],\unitr_2_ins/Mcount_unitr_2_start_offset_lut [14:12]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcount_unitr_2_start_offset_cy[4]_CARRY4 
       (.CI(\unitr_2_ins/Mcount_unitr_2_start_offset_cy [3]),
        .CO(\unitr_2_ins/Mcount_unitr_2_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_2_ins/Mcount_unitr_2_start_offset7 ,\unitr_2_ins/Mcount_unitr_2_start_offset6 ,\unitr_2_ins/Mcount_unitr_2_start_offset5 ,\unitr_2_ins/Mcount_unitr_2_start_offset4 }),
        .S(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_2_ins/Mcount_unitr_2_start_offset_cy[8]_CARRY4 
       (.CI(\unitr_2_ins/Mcount_unitr_2_start_offset_cy [7]),
        .CO(\unitr_2_ins/Mcount_unitr_2_start_offset_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_2_ins/Mcount_unitr_2_start_offset11 ,\unitr_2_ins/Mcount_unitr_2_start_offset10 ,\unitr_2_ins/Mcount_unitr_2_start_offset9 ,\unitr_2_ins/Mcount_unitr_2_start_offset8 }),
        .S(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [11:8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[0] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [0]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [0]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[10] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [10]),
        .I1(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I2(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [10]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[11] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [11]),
        .I1(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I2(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [11]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[12] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [12]),
        .I1(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I2(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [12]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[13] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [13]),
        .I1(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I2(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [13]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[14] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [14]),
        .I1(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I2(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [14]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[1] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [1]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [1]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[2] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [2]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [2]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[3] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [3]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [3]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[4] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [4]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [4]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[5] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [5]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [5]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[6] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [6]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[7] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [7]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [7]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[8] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [8]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_2_ins/Mcount_unitr_2_start_offset_lut[9] 
       (.I0(\unitr_2_ins/unitr_2_start_offset [9]),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/Mcount_unitr_2_start_offset_lut [9]));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets1 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [0]),
        .DIB(\bar_registers_ins/buf_offset_reg [1]),
        .DIC(\bar_registers_ins/buf_offset_reg [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N9 ),
        .DOB(\unitr_2_ins/N10 ),
        .DOC(\unitr_2_ins/N11 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets1_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets10 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [6]),
        .DIB(\bar_registers_ins/buf_offset_reg [7]),
        .DIC(\bar_registers_ins/buf_offset_reg [8]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N63 ),
        .DOB(\unitr_2_ins/N64 ),
        .DOC(\unitr_2_ins/N65 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets10_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl1 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets11 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [6]),
        .DIB(\bar_registers_ins/buf_offset_reg [7]),
        .DIC(\bar_registers_ins/buf_offset_reg [8]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N69 ),
        .DOB(\unitr_2_ins/N70 ),
        .DOC(\unitr_2_ins/N71 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets11_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl2 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets12 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [6]),
        .DIB(\bar_registers_ins/buf_offset_reg [7]),
        .DIC(\bar_registers_ins/buf_offset_reg [8]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N75 ),
        .DOB(\unitr_2_ins/N76 ),
        .DOC(\unitr_2_ins/N77 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets12_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl3 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets13 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [9]),
        .DIB(\bar_registers_ins/buf_offset_reg [10]),
        .DIC(\bar_registers_ins/buf_offset_reg [11]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N81 ),
        .DOB(\unitr_2_ins/N82 ),
        .DOC(\unitr_2_ins/N83 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets13_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets14 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [9]),
        .DIB(\bar_registers_ins/buf_offset_reg [10]),
        .DIC(\bar_registers_ins/buf_offset_reg [11]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N87 ),
        .DOB(\unitr_2_ins/N88 ),
        .DOC(\unitr_2_ins/N89 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets14_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl1 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets15 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [9]),
        .DIB(\bar_registers_ins/buf_offset_reg [10]),
        .DIC(\bar_registers_ins/buf_offset_reg [11]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N93 ),
        .DOB(\unitr_2_ins/N94 ),
        .DOC(\unitr_2_ins/N95 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets15_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl2 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets16 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [9]),
        .DIB(\bar_registers_ins/buf_offset_reg [10]),
        .DIC(\bar_registers_ins/buf_offset_reg [11]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N99 ),
        .DOB(\unitr_2_ins/N100 ),
        .DOC(\unitr_2_ins/N101 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets16_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl3 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets17 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [12]),
        .DIB(\bar_registers_ins/buf_offset_reg [13]),
        .DIC(\bar_registers_ins/buf_offset_reg [14]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N105 ),
        .DOB(\unitr_2_ins/N106 ),
        .DOC(\unitr_2_ins/N107 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets17_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets18 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [12]),
        .DIB(\bar_registers_ins/buf_offset_reg [13]),
        .DIC(\bar_registers_ins/buf_offset_reg [14]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N111 ),
        .DOB(\unitr_2_ins/N112 ),
        .DOC(\unitr_2_ins/N113 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets18_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl1 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets19 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [12]),
        .DIB(\bar_registers_ins/buf_offset_reg [13]),
        .DIC(\bar_registers_ins/buf_offset_reg [14]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N117 ),
        .DOB(\unitr_2_ins/N118 ),
        .DOC(\unitr_2_ins/N119 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets19_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl2 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets2 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [0]),
        .DIB(\bar_registers_ins/buf_offset_reg [1]),
        .DIC(\bar_registers_ins/buf_offset_reg [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N15 ),
        .DOB(\unitr_2_ins/N16 ),
        .DOC(\unitr_2_ins/N17 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets2_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl1 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets20 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [12]),
        .DIB(\bar_registers_ins/buf_offset_reg [13]),
        .DIC(\bar_registers_ins/buf_offset_reg [14]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N123 ),
        .DOB(\unitr_2_ins/N124 ),
        .DOC(\unitr_2_ins/N125 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets20_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl3 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets3 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [0]),
        .DIB(\bar_registers_ins/buf_offset_reg [1]),
        .DIC(\bar_registers_ins/buf_offset_reg [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N21 ),
        .DOB(\unitr_2_ins/N22 ),
        .DOC(\unitr_2_ins/N23 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets3_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl2 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets4 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [0]),
        .DIB(\bar_registers_ins/buf_offset_reg [1]),
        .DIC(\bar_registers_ins/buf_offset_reg [2]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N27 ),
        .DOB(\unitr_2_ins/N28 ),
        .DOC(\unitr_2_ins/N29 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets4_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl3 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets5 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [3]),
        .DIB(\bar_registers_ins/buf_offset_reg [4]),
        .DIC(\bar_registers_ins/buf_offset_reg [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N33 ),
        .DOB(\unitr_2_ins/N34 ),
        .DOC(\unitr_2_ins/N35 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets5_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets6 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [3]),
        .DIB(\bar_registers_ins/buf_offset_reg [4]),
        .DIC(\bar_registers_ins/buf_offset_reg [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N39 ),
        .DOB(\unitr_2_ins/N40 ),
        .DOC(\unitr_2_ins/N41 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets6_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl1 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets7 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [3]),
        .DIB(\bar_registers_ins/buf_offset_reg [4]),
        .DIC(\bar_registers_ins/buf_offset_reg [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N45 ),
        .DOB(\unitr_2_ins/N46 ),
        .DOC(\unitr_2_ins/N47 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets7_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl2 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets8 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [3]),
        .DIB(\bar_registers_ins/buf_offset_reg [4]),
        .DIC(\bar_registers_ins/buf_offset_reg [5]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N51 ),
        .DOB(\unitr_2_ins/N52 ),
        .DOC(\unitr_2_ins/N53 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets8_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl3 ));
  (* BUS_INFO = "6:INPUT:ADDRD[5:0]" *) 
  (* XSTLIB *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_2_ins/Mram_unitr_2_offsets9 
       (.ADDRA(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRB(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRC(\unitr_2_ins/unitr_2_bufno [5:0]),
        .ADDRD(\bar_registers_ins/buf_ctrl_reg [17:12]),
        .DIA(\bar_registers_ins/buf_offset_reg [6]),
        .DIB(\bar_registers_ins/buf_offset_reg [7]),
        .DIC(\bar_registers_ins/buf_offset_reg [8]),
        .DID(\^M_AXI_ACP_AWPROT_w [0]),
        .DOA(\unitr_2_ins/N57 ),
        .DOB(\unitr_2_ins/N58 ),
        .DOC(\unitr_2_ins/N59 ),
        .DOD(\NLW_unitr_2_ins/Mram_unitr_2_offsets9_DOD_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\^unitr_2_ins/write_ctrl ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \unitr_2_ins/_n0136111 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [25]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitr_2_ins/_n0136_bdd2 ),
        .O(\unitr_2_ins/_n01361 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \unitr_2_ins/_n013641 
       (.I0(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I1(\bar_registers_ins/buf_ctrl_reg [9]),
        .I2(\bar_registers_ins/buf_ctrl_reg [6]),
        .I3(\bar_registers_ins/buf_ctrl_reg [7]),
        .I4(\bar_registers_ins/buf_ctrl_reg [8]),
        .I5(\bar_registers_ins/buf_ctrl_reg [2]),
        .O(\unitr_2_ins/_n01364 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unitr_2_ins/_n013642 
       (.I0(\bar_registers_ins/buf_ctrl_reg [1]),
        .I1(\bar_registers_ins/buf_ctrl_reg [3]),
        .I2(\bar_registers_ins/buf_ctrl_reg [10]),
        .I3(\bar_registers_ins/buf_ctrl_reg [0]),
        .I4(\bar_registers_ins/buf_ctrl_reg [11]),
        .O(\^unitr_2_ins/_n013641 ));
  (* PK_HLUTNM = "___XLNM___173___unitr_2_ins/_n013643" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \unitr_2_ins/_n013643 
       (.I0(\bar_registers_ins/buf_ctrl_reg [4]),
        .I1(\bar_registers_ins/buf_ctrl_reg [5]),
        .I2(\^unitr_2_ins/_n013641 ),
        .I3(\unitr_2_ins/_n01364 ),
        .O(\unitr_2_ins/_n0136_bdd2 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \unitr_2_ins/_n0158_inv1 
       (.I0(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I1(\unitr_2_ins/unitr_2_bufno [7]),
        .I2(\unitr_2_ins/unitr_2_last_submitted [7]),
        .I3(\unitr_2_ins/unitr_2_bufno [6]),
        .I4(\unitr_2_ins/unitr_2_last_submitted [6]),
        .O(\^unitr_2_ins/_n0158_inv1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9099000000009099)) 
    \unitr_2_ins/_n0158_inv2 
       (.I0(\unitr_2_ins/unitr_2_bufno [1]),
        .I1(\unitr_2_ins/unitr_2_last_submitted [1]),
        .I2(\unitr_2_ins/unitr_2_bufno [4]),
        .I3(\unitr_2_ins/unitr_2_last_submitted [4]),
        .I4(\unitr_2_ins/unitr_2_bufno [0]),
        .I5(\unitr_2_ins/unitr_2_last_submitted [0]),
        .O(\^unitr_2_ins/_n0158_inv2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_2_ins/_n0158_inv3 
       (.I0(\unitr_2_ins/unitr_2_bufno [3]),
        .I1(\unitr_2_ins/unitr_2_last_submitted [3]),
        .I2(\unitr_2_ins/unitr_2_bufno [2]),
        .I3(\unitr_2_ins/unitr_2_last_submitted [2]),
        .I4(\unitr_2_ins/unitr_2_bufno [5]),
        .I5(\unitr_2_ins/unitr_2_last_submitted [5]),
        .O(\^unitr_2_ins/_n0158_inv3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \unitr_2_ins/_n0158_inv4 
       (.I0(\^unitr_2_ins/_n0158_inv2 ),
        .I1(\^unitr_2_ins/_n0158_inv3 ),
        .I2(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I3(\^unitr_2_ins/_n0158_inv1 ),
        .I4(\unitr_2_ins/unitr_2_bufno [4]),
        .I5(\unitr_2_ins/unitr_2_last_submitted [4]),
        .O(\unitr_2_ins/_n0158_inv ));
  (* PK_HLUTNM = "___XLNM___174___unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_2_ins/_n0136_bdd2 ),
        .O(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX1011 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N100 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N88 ),
        .I4(\unitr_2_ins/N82 ),
        .I5(\unitr_2_ins/N94 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX1111 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N28 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N16 ),
        .I4(\unitr_2_ins/N10 ),
        .I5(\unitr_2_ins/N22 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX11111 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N101 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N89 ),
        .I4(\unitr_2_ins/N83 ),
        .I5(\unitr_2_ins/N95 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX1211 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N123 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N111 ),
        .I4(\unitr_2_ins/N105 ),
        .I5(\unitr_2_ins/N117 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [12]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX1311 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N124 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N112 ),
        .I4(\unitr_2_ins/N106 ),
        .I5(\unitr_2_ins/N118 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [13]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX1411 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N125 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N113 ),
        .I4(\unitr_2_ins/N107 ),
        .I5(\unitr_2_ins/N119 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX151 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N27 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N15 ),
        .I4(\unitr_2_ins/N9 ),
        .I5(\unitr_2_ins/N21 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX211 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N29 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N17 ),
        .I4(\unitr_2_ins/N11 ),
        .I5(\unitr_2_ins/N23 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX311 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N51 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N39 ),
        .I4(\unitr_2_ins/N33 ),
        .I5(\unitr_2_ins/N45 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX411 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N52 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N40 ),
        .I4(\unitr_2_ins/N34 ),
        .I5(\unitr_2_ins/N46 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX511 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N53 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N41 ),
        .I4(\unitr_2_ins/N35 ),
        .I5(\unitr_2_ins/N47 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX611 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N75 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N63 ),
        .I4(\unitr_2_ins/N57 ),
        .I5(\unitr_2_ins/N69 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX711 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N76 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N64 ),
        .I4(\unitr_2_ins/N58 ),
        .I5(\unitr_2_ins/N70 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX811 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N77 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N65 ),
        .I4(\unitr_2_ins/N59 ),
        .I5(\unitr_2_ins/N71 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \unitr_2_ins/inst_LPM_MUX911 
       (.I0(\unitr_2_ins/unitr_2_bufno [6]),
        .I1(\unitr_2_ins/N99 ),
        .I2(\unitr_2_ins/unitr_2_bufno [7]),
        .I3(\unitr_2_ins/N87 ),
        .I4(\unitr_2_ins/N81 ),
        .I5(\unitr_2_ins/N93 ),
        .O(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [9]));
  (* PK_HLUTNM = "___XLNM___539___unitr_7_ins/quiesce_user_w_smb_open_OR_311_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_2_ins/quiesce_user_w_write_32_open_OR_219_o1 
       (.I0(\^unitr_2_ins/user_w_write_32_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitr_2_ins/quiesce_user_w_write_32_open_OR_219_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_almostfull_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_write_32_full_w),
        .Q(\^unitr_2_ins/unitr_2_almostfull_d ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_2_ins/unitr_2_bufdone_glue_set ),
        .Q(\^unitr_2_ins/unitr_2_bufdone ),
        .R(\^unitr_2_ins/unitr_2_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [0]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [1]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_2 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [2]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_3 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [3]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_4 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [4]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_5 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [5]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_6 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [6]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufdone_bufno_7 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/unitr_2_bufno [7]),
        .Q(\unitr_2_ins/unitr_2_bufdone_bufno [7]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___364___unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]_AND_208_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \unitr_2_ins/unitr_2_bufdone_glue_set 
       (.I0(\^unitr_2_ins/unitr_2_bufdone ),
        .I1(\^unitr_2_ins/unitr_2_ignore_ack ),
        .I2(\^messages_ins/unitr_2_bufdone_ack ),
        .I3(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I4(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(\^unitr_2_ins/unitr_2_bufdone_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [0]),
        .Q(\unitr_2_ins/unitr_2_bufno [0]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [1]),
        .Q(\unitr_2_ins/unitr_2_bufno [1]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_2 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [2]),
        .Q(\unitr_2_ins/unitr_2_bufno [2]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_3 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [3]),
        .Q(\unitr_2_ins/unitr_2_bufno [3]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_4 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [4]),
        .Q(\unitr_2_ins/unitr_2_bufno [4]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_5 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [5]),
        .Q(\unitr_2_ins/unitr_2_bufno [5]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_6 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [6]),
        .Q(\unitr_2_ins/unitr_2_bufno [6]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_bufno_7 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ),
        .D(\unitr_2_ins/Result [7]),
        .Q(\unitr_2_ins/unitr_2_bufno [7]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_2_ins/unitr_2_close_pending_glue_set ),
        .Q(\^unitr_2_ins/unitr_2_close_pending ),
        .R(\^unitr_2_ins/unitr_2_quiesce ));
  (* PK_HLUTNM = "___XLNM___174___unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \unitr_2_ins/unitr_2_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [25]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitr_2_ins/_n0136_bdd2 ),
        .I4(\^unitr_2_ins/unitr_2_close_pending ),
        .O(\^unitr_2_ins/unitr_2_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_2_ins/unitr_2_empty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_2_ins/unitr_2_empty_glue_rst ),
        .Q(\^unitr_2_ins/unitr_2_empty ),
        .S(\^unitr_2_ins/unitr_2_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    \unitr_2_ins/unitr_2_empty_glue_rst 
       (.I0(\unitr_2_ins/_n0158_inv ),
        .I1(\bar_registers_ins/buf_ctrl_reg [25]),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [26]),
        .I4(N358),
        .I5(\^unitr_2_ins/unitr_2_empty ),
        .O(\^unitr_2_ins/unitr_2_empty_glue_rst ));
  (* PK_HLUTNM = "___XLNM___173___unitr_2_ins/_n013643" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unitr_2_ins/unitr_2_empty_glue_rst_SW0 
       (.I0(\bar_registers_ins/buf_ctrl_reg [4]),
        .I1(\bar_registers_ins/buf_ctrl_reg [5]),
        .I2(\^unitr_2_ins/_n013641 ),
        .I3(\unitr_2_ins/_n01364 ),
        .I4(\^unitr_2_ins/unitr_2_quiesce ),
        .O(N358));
  (* PK_HLUTNM = "___XLNM___252___unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv1 
       (.I0(\^unitr_2_ins/unitr_2_almostfull_d ),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I2(\^unitr_2_ins/unitr_2_close_pending ),
        .I3(\^unitr_2_ins/unitr_2_insession ),
        .I4(\^unitr_2_ins/unitr_2_empty ),
        .O(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [0]),
        .Q(\unitr_2_ins/unitr_2_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [1]),
        .Q(\unitr_2_ins/unitr_2_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_10 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [10]),
        .Q(\unitr_2_ins/unitr_2_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_11 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [11]),
        .Q(\unitr_2_ins/unitr_2_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_12 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [12]),
        .Q(\unitr_2_ins/unitr_2_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_13 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [13]),
        .Q(\unitr_2_ins/unitr_2_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_14 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [14]),
        .Q(\unitr_2_ins/unitr_2_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [2]),
        .Q(\unitr_2_ins/unitr_2_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [3]),
        .Q(\unitr_2_ins/unitr_2_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [4]),
        .Q(\unitr_2_ins/unitr_2_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [5]),
        .Q(\unitr_2_ins/unitr_2_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [6]),
        .Q(\unitr_2_ins/unitr_2_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [7]),
        .Q(\unitr_2_ins/unitr_2_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [8]),
        .Q(\unitr_2_ins/unitr_2_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv ),
        .D(\unitr_2_ins/unitr_2_bufno[7]_read_port_3_OUT [9]),
        .Q(\unitr_2_ins/unitr_2_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_ignore_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .Q(\^unitr_2_ins/unitr_2_ignore_ack ),
        .R(\unitr_2_ins/user_w_write_32_wren_d_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_2_ins/unitr_2_insession_glue_set ),
        .Q(\^unitr_2_ins/unitr_2_insession ),
        .R(\^unitr_2_ins/unitr_2_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000001AAAAAAAB)) 
    \unitr_2_ins/unitr_2_insession_glue_set 
       (.I0(\^unitr_2_ins/unitr_2_insession ),
        .I1(\^unitr_2_ins/unitr_2_empty ),
        .I2(\^unitr_2_ins/unitr_2_almostfull_d ),
        .I3(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I4(\^unitr_2_ins/unitr_2_close_pending ),
        .I5(\^rd_arbiter_ins/unitr_2_last_wren ),
        .O(\^unitr_2_ins/unitr_2_insession_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_0 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_1 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_2 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [14]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_3 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [15]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_4 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [16]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_5 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [17]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_6 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [18]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_last_submitted_7 
       (.C(bus_clk_w),
        .CE(\unitr_2_ins/_n01361 ),
        .D(\bar_registers_ins/buf_ctrl_reg [19]),
        .Q(\unitr_2_ins/unitr_2_last_submitted [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_2_ins/unitr_2_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_2_ins/quiesce_user_w_write_32_open_OR_219_o ),
        .Q(\^unitr_2_ins/unitr_2_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_2_ins/unitr_2_req_glue_set ),
        .Q(\^unitr_2_ins/unitr_2_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1010105510101010)) 
    \unitr_2_ins/unitr_2_req_glue_set 
       (.I0(\^unitr_2_ins/unitr_2_quiesce ),
        .I1(\^rd_arbiter_ins/unitr_2_ack ),
        .I2(\^unitr_2_ins/unitr_2_req ),
        .I3(\^unitr_2_ins/unitr_2_almostfull_d ),
        .I4(\^unitr_2_ins/unitr_2_close_pending ),
        .I5(N404),
        .O(\^unitr_2_ins/unitr_2_req_glue_set ));
  (* PK_HLUTNM = "___XLNM___252___unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h01)) 
    \unitr_2_ins/unitr_2_req_glue_set_SW1 
       (.I0(\^unitr_2_ins/unitr_2_empty ),
        .I1(\^unitr_2_ins/unitr_2_insession ),
        .I2(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(N404));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_skip 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_2_ins/unitr_2_skip_glue_set ),
        .Q(\^unitr_2_ins/unitr_2_skip ),
        .R(\^unitr_2_ins/unitr_2_quiesce ));
  (* PK_HLUTNM = "___XLNM___363___unitr_2_ins/user_w_write_32_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \unitr_2_ins/unitr_2_skip_glue_set 
       (.I0(\^unitr_2_ins/unitr_2_insession ),
        .I1(\^unitr_2_ins/unitr_2_skip ),
        .I2(user_w_write_32_full_w),
        .O(\^unitr_2_ins/unitr_2_skip_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_0 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset ),
        .Q(\unitr_2_ins/unitr_2_start_offset [0]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_1 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset1 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [1]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_10 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset10 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [10]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_11 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset11 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [11]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_12 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset12 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [12]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_13 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset13 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [13]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_14 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset14 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [14]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_2 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset2 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [2]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_3 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset3 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [3]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_4 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset4 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [4]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_5 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset5 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [5]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_6 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset6 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [6]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_7 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset7 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [7]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_8 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset8 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [8]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/unitr_2_start_offset_9 
       (.C(bus_clk_w),
        .CE(\^unitr_2_ins/user_w_write_32_wren_d ),
        .D(\unitr_2_ins/Mcount_unitr_2_start_offset9 ),
        .Q(\unitr_2_ins/unitr_2_start_offset [9]),
        .R(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/user_w_write_32_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_2_ins/user_w_write_32_open_glue_set ),
        .Q(\^unitr_2_ins/user_w_write_32_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0D0D0D00)) 
    \unitr_2_ins/user_w_write_32_open_glue_set 
       (.I0(\^unitr_2_ins/unitr_2_close_pending ),
        .I1(\^unitr_2_ins/unitr_2_insession ),
        .I2(\^messages_ins/quiesce ),
        .I3(\^unitr_2_ins/user_w_write_32_open ),
        .I4(\unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o ),
        .O(\^unitr_2_ins/user_w_write_32_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___363___unitr_2_ins/user_w_write_32_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitr_2_ins/user_w_write_32_wren1 
       (.I0(\^rd_arbiter_ins/unitr_2_wren ),
        .I1(\^unitr_2_ins/unitr_2_skip ),
        .I2(user_w_write_32_full_w),
        .O(user_w_write_32_wren_w));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_2_ins/user_w_write_32_wren_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_write_32_wren_w),
        .Q(\^unitr_2_ins/user_w_write_32_wren_d ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_2_ins/user_w_write_32_wren_d11 
       (.I0(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I1(\^unitr_2_ins/unitr_2_quiesce ),
        .O(\unitr_2_ins/user_w_write_32_wren_d_0 ));
  (* PK_HLUTNM = "___XLNM___364___unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]_AND_208_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]_AND_208_o1 
       (.I0(\^unitr_2_ins/user_w_write_32_wren_d ),
        .I1(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .O(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]_inv1 
       (.I0(\unitr_2_ins/unitr_2_start_offset[14]_unitr_2_end_offset ),
        .I1(\^unitr_2_ins/user_w_write_32_wren_d ),
        .O(\unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \unitr_2_ins/write_ctrl 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_2_ins/_n0136_bdd2 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [18]),
        .I5(\bar_registers_ins/buf_ctrl_reg [19]),
        .O(\^unitr_2_ins/write_ctrl ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unitr_2_ins/write_ctrl1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [18]),
        .I1(\bar_registers_ins/buf_ctrl_reg [25]),
        .I2(\bar_registers_ins/buf_ctrl_reg [19]),
        .I3(\bar_registers_ins/buf_ctrl_reg [24]),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\unitr_2_ins/_n0136_bdd2 ),
        .O(\^unitr_2_ins/write_ctrl1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unitr_2_ins/write_ctrl2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [19]),
        .I1(\bar_registers_ins/buf_ctrl_reg [25]),
        .I2(\bar_registers_ins/buf_ctrl_reg [18]),
        .I3(\bar_registers_ins/buf_ctrl_reg [24]),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\unitr_2_ins/_n0136_bdd2 ),
        .O(\^unitr_2_ins/write_ctrl2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_2_ins/write_ctrl3 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\unitr_2_ins/_n0136_bdd2 ),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\bar_registers_ins/buf_ctrl_reg [19]),
        .I5(\bar_registers_ins/buf_ctrl_reg [18]),
        .O(\^unitr_2_ins/write_ctrl3 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitr_4_ins/Mcount_unitr_4_bufno_xor[0]11_INV_0 
       (.I0(\unitr_4_ins/unitr_4_bufno [0]),
        .O(\unitr_4_ins/Result [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitr_4_ins/Mcount_unitr_4_bufno_xor[1]11 
       (.I0(\unitr_4_ins/unitr_4_bufno [1]),
        .I1(\unitr_4_ins/unitr_4_bufno [0]),
        .O(\unitr_4_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_4_ins/Mcount_unitr_4_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitr_4_ins/Mcount_unitr_4_start_offset_cy [3:0]),
        .CYINIT(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_inv ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_4_ins/Mcount_unitr_4_start_offset3 ,\unitr_4_ins/Mcount_unitr_4_start_offset2 ,\unitr_4_ins/Mcount_unitr_4_start_offset1 ,\unitr_4_ins/Mcount_unitr_4_start_offset }),
        .S(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_4_ins/Mcount_unitr_4_start_offset_cy[4]_CARRY4 
       (.CI(\unitr_4_ins/Mcount_unitr_4_start_offset_cy [3]),
        .CO(\unitr_4_ins/Mcount_unitr_4_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_4_ins/Mcount_unitr_4_start_offset7 ,\unitr_4_ins/Mcount_unitr_4_start_offset6 ,\unitr_4_ins/Mcount_unitr_4_start_offset5 ,\unitr_4_ins/Mcount_unitr_4_start_offset4 }),
        .S(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_4_ins/Mcount_unitr_4_start_offset_cy[8]_CARRY4 
       (.CI(\unitr_4_ins/Mcount_unitr_4_start_offset_cy [7]),
        .CO({\NLW_unitr_4_ins/Mcount_unitr_4_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitr_4_ins/Mcount_unitr_4_start_offset_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitr_4_ins/Mcount_unitr_4_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_4_ins/Mcount_unitr_4_start_offset11 ,\unitr_4_ins/Mcount_unitr_4_start_offset10 ,\unitr_4_ins/Mcount_unitr_4_start_offset9 ,\unitr_4_ins/Mcount_unitr_4_start_offset8 }),
        .S(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [11:8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[0] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [0]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[10] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [10]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[11] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [11]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[1] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [1]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[2] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [2]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[3] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [3]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[4] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [4]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[5] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [5]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[6] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [6]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[7] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [7]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[8] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [8]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_4_ins/Mcount_unitr_4_start_offset_lut[9] 
       (.I0(\unitr_4_ins/unitr_4_start_offset [9]),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .I5(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\unitr_4_ins/Mcount_unitr_4_start_offset_lut [9]));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_4_ins/Mram_unitr_4_offsets1 
       (.ADDRA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_4_ins/unitr_4_bufno }),
        .ADDRB({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_4_ins/unitr_4_bufno }),
        .ADDRC({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_4_ins/unitr_4_bufno }),
        .ADDRD({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\bar_registers_ins/buf_ctrl_reg [13:12]}),
        .DIA(\bar_registers_ins/buf_offset_reg [1:0]),
        .DIB(\bar_registers_ins/buf_offset_reg [3:2]),
        .DIC(\bar_registers_ins/buf_offset_reg [5:4]),
        .DID({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .DOA(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [1:0]),
        .DOB(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [3:2]),
        .DOC(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [5:4]),
        .DOD(\NLW_unitr_4_ins/Mram_unitr_4_offsets1_DOD_UNCONNECTED [1:0]),
        .WCLK(bus_clk_w),
        .WE(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o ));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_4_ins/Mram_unitr_4_offsets2 
       (.ADDRA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_4_ins/unitr_4_bufno }),
        .ADDRB({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_4_ins/unitr_4_bufno }),
        .ADDRC({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_4_ins/unitr_4_bufno }),
        .ADDRD({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\bar_registers_ins/buf_ctrl_reg [13:12]}),
        .DIA(\bar_registers_ins/buf_offset_reg [7:6]),
        .DIB(\bar_registers_ins/buf_offset_reg [9:8]),
        .DIC(\bar_registers_ins/buf_offset_reg [11:10]),
        .DID({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .DOA(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [7:6]),
        .DOB(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [9:8]),
        .DOC(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [11:10]),
        .DOD(\NLW_unitr_4_ins/Mram_unitr_4_offsets2_DOD_UNCONNECTED [1:0]),
        .WCLK(bus_clk_w),
        .WE(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \unitr_4_ins/_n013811 
       (.I0(\^unitr_4_ins/user_w_write_8_wren_d ),
        .I1(\^unitr_4_ins/unitr_4_insession ),
        .I2(\^unitr_4_ins/unitr_4_close_pending ),
        .I3(\^unitr_4_ins/unitr_4_almostfull_d ),
        .I4(\^unitr_4_ins/unitr_4_empty ),
        .O(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \unitr_4_ins/_n0158_inv1 
       (.I0(\^unitr_4_ins/user_w_write_8_wren_d ),
        .I1(\unitr_4_ins/unitr_4_start_offset[11]_unitr_4_end_offset ),
        .I2(\unitr_4_ins/unitr_4_bufno [1]),
        .I3(\unitr_4_ins/unitr_4_last_submitted [1]),
        .I4(\unitr_4_ins/unitr_4_bufno [0]),
        .I5(\unitr_4_ins/unitr_4_last_submitted [0]),
        .O(\unitr_4_ins/_n0158_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [3]),
        .I1(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I2(\bar_registers_ins/buf_ctrl_reg [1]),
        .I3(\bar_registers_ins/buf_ctrl_reg [2]),
        .I4(\bar_registers_ins/buf_ctrl_reg [5]),
        .I5(\bar_registers_ins/buf_ctrl_reg [4]),
        .O(\^unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o11 ));
  (* PK_HLUTNM = "___XLNM___386___unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I2(\^unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o11 ),
        .O(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o11 ),
        .O(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o11 ),
        .O(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o ));
  (* PK_HLUTNM = "___XLNM___538___unitr_4_ins/quiesce_user_w_write_8_open_OR_250_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_4_ins/quiesce_user_w_write_8_open_OR_250_o1 
       (.I0(\^unitr_4_ins/user_w_write_8_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitr_4_ins/quiesce_user_w_write_8_open_OR_250_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_almostfull_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_write_8_full_w),
        .Q(\^unitr_4_ins/unitr_4_almostfull_d ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_bufdone 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_4_ins/unitr_4_bufdone_glue_set ),
        .Q(\^unitr_4_ins/unitr_4_bufdone ),
        .R(\^unitr_4_ins/unitr_4_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_bufdone_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset ),
        .D(\unitr_4_ins/unitr_4_bufno [0]),
        .Q(\unitr_4_ins/unitr_4_bufdone_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_bufdone_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset ),
        .D(\unitr_4_ins/unitr_4_bufno [1]),
        .Q(\unitr_4_ins/unitr_4_bufdone_bufno [1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \unitr_4_ins/unitr_4_bufdone_glue_set 
       (.I0(\^unitr_4_ins/unitr_4_bufdone ),
        .I1(\^unitr_4_ins/unitr_4_ignore_ack ),
        .I2(\^messages_ins/unitr_4_bufdone_ack ),
        .I3(\unitr_4_ins/unitr_4_start_offset[11]_unitr_4_end_offset ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d ),
        .O(\^unitr_4_ins/unitr_4_bufdone_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset ),
        .D(\unitr_4_ins/Result [0]),
        .Q(\unitr_4_ins/unitr_4_bufno [0]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset ),
        .D(\unitr_4_ins/Result [1]),
        .Q(\unitr_4_ins/unitr_4_bufno [1]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_4_ins/unitr_4_close_pending_glue_set ),
        .Q(\^unitr_4_ins/unitr_4_close_pending ),
        .R(\^unitr_4_ins/unitr_4_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitr_4_ins/unitr_4_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o1 ),
        .I4(\^unitr_4_ins/unitr_4_close_pending ),
        .O(\^unitr_4_ins/unitr_4_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_4_ins/unitr_4_empty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_4_ins/unitr_4_empty_glue_rst ),
        .Q(\^unitr_4_ins/unitr_4_empty ),
        .S(\^unitr_4_ins/unitr_4_quiesce ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hCF8A)) 
    \unitr_4_ins/unitr_4_empty_glue_rst 
       (.I0(\unitr_4_ins/_n0158_inv ),
        .I1(\^unitr_4_ins/unitr_4_quiesce ),
        .I2(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o ),
        .I3(\^unitr_4_ins/unitr_4_empty ),
        .O(\^unitr_4_ins/unitr_4_empty_glue_rst ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [0]),
        .Q(\unitr_4_ins/unitr_4_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [1]),
        .Q(\unitr_4_ins/unitr_4_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_10 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [10]),
        .Q(\unitr_4_ins/unitr_4_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_11 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [11]),
        .Q(\unitr_4_ins/unitr_4_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [2]),
        .Q(\unitr_4_ins/unitr_4_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [3]),
        .Q(\unitr_4_ins/unitr_4_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [4]),
        .Q(\unitr_4_ins/unitr_4_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [5]),
        .Q(\unitr_4_ins/unitr_4_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [6]),
        .Q(\unitr_4_ins/unitr_4_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [7]),
        .Q(\unitr_4_ins/unitr_4_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [8]),
        .Q(\unitr_4_ins/unitr_4_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .D(\unitr_4_ins/unitr_4_bufno[1]_read_port_3_OUT [9]),
        .Q(\unitr_4_ins/unitr_4_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_ignore_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_4_ins/unitr_4_start_offset[11]_unitr_4_end_offset ),
        .Q(\^unitr_4_ins/unitr_4_ignore_ack ),
        .R(\unitr_4_ins/user_w_write_8_wren_d_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_4_ins/unitr_4_insession_glue_set ),
        .Q(\^unitr_4_ins/unitr_4_insession ),
        .R(\^unitr_4_ins/unitr_4_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000001AAAAAAAB)) 
    \unitr_4_ins/unitr_4_insession_glue_set 
       (.I0(\^unitr_4_ins/unitr_4_insession ),
        .I1(\^unitr_4_ins/unitr_4_empty ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d ),
        .I3(\^unitr_4_ins/unitr_4_close_pending ),
        .I4(\^unitr_4_ins/unitr_4_almostfull_d ),
        .I5(\^rd_arbiter_ins/unitr_4_last_wren ),
        .O(\^unitr_4_ins/unitr_4_insession_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_last_submitted_0 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitr_4_ins/unitr_4_last_submitted [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_last_submitted_1 
       (.C(bus_clk_w),
        .CE(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitr_4_ins/unitr_4_last_submitted [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_4_ins/unitr_4_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_4_ins/quiesce_user_w_write_8_open_OR_250_o ),
        .Q(\^unitr_4_ins/unitr_4_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_4_ins/unitr_4_req_glue_set ),
        .Q(\^unitr_4_ins/unitr_4_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___529___unitr_4_ins/user_w_write_8_wren_d11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \unitr_4_ins/unitr_4_req_glue_set 
       (.I0(\^unitr_4_ins/unitr_4_quiesce ),
        .I1(\unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv ),
        .I2(\^rd_arbiter_ins/unitr_4_ack ),
        .I3(\^unitr_4_ins/unitr_4_req ),
        .O(\^unitr_4_ins/unitr_4_req_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_skip 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_4_ins/unitr_4_skip_glue_set ),
        .Q(\^unitr_4_ins/unitr_4_skip ),
        .R(\^unitr_4_ins/unitr_4_quiesce ));
  (* PK_HLUTNM = "___XLNM___361___unitr_4_ins/user_w_write_8_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \unitr_4_ins/unitr_4_skip_glue_set 
       (.I0(\^unitr_4_ins/unitr_4_insession ),
        .I1(\^unitr_4_ins/unitr_4_skip ),
        .I2(user_w_write_8_full_w),
        .O(\^unitr_4_ins/unitr_4_skip_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_0 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset ),
        .Q(\unitr_4_ins/unitr_4_start_offset [0]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_1 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset1 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [1]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_10 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset10 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [10]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_11 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset11 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [11]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_2 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset2 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [2]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_3 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset3 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [3]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_4 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset4 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [4]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_5 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset5 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [5]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_6 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset6 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [6]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_7 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset7 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [7]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_8 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset8 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [8]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/unitr_4_start_offset_9 
       (.C(bus_clk_w),
        .CE(\^unitr_4_ins/user_w_write_8_wren_d ),
        .D(\unitr_4_ins/Mcount_unitr_4_start_offset9 ),
        .Q(\unitr_4_ins/unitr_4_start_offset [9]),
        .R(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/user_w_write_8_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_4_ins/user_w_write_8_open_glue_set ),
        .Q(\^unitr_4_ins/user_w_write_8_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0D0D0D00)) 
    \unitr_4_ins/user_w_write_8_open_glue_set 
       (.I0(\^unitr_4_ins/unitr_4_close_pending ),
        .I1(\^unitr_4_ins/unitr_4_insession ),
        .I2(\^messages_ins/quiesce ),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o ),
        .I4(\^unitr_4_ins/user_w_write_8_open ),
        .O(\^unitr_4_ins/user_w_write_8_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___361___unitr_4_ins/user_w_write_8_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitr_4_ins/user_w_write_8_wren1 
       (.I0(\^rd_arbiter_ins/unitr_4_wren ),
        .I1(\^unitr_4_ins/unitr_4_skip ),
        .I2(user_w_write_8_full_w),
        .O(user_w_write_8_wren_w));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_4_ins/user_w_write_8_wren_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_write_8_wren_w),
        .Q(\^unitr_4_ins/user_w_write_8_wren_d ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___529___unitr_4_ins/user_w_write_8_wren_d11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_4_ins/user_w_write_8_wren_d11 
       (.I0(\^unitr_4_ins/user_w_write_8_wren_d ),
        .I1(\^unitr_4_ins/unitr_4_quiesce ),
        .O(\unitr_4_ins/user_w_write_8_wren_d_0 ));
  (* PK_HLUTNM = "___XLNM___129___unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o35" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o1 
       (.I0(\^unitr_4_ins/user_w_write_8_wren_d ),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .O(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 
       (.I0(\unitr_4_ins/unitr_4_end_offset [7]),
        .I1(\unitr_4_ins/unitr_4_start_offset [7]),
        .I2(\unitr_4_ins/unitr_4_end_offset [6]),
        .I3(\unitr_4_ins/unitr_4_start_offset [6]),
        .I4(\unitr_4_ins/unitr_4_end_offset [5]),
        .I5(\unitr_4_ins/unitr_4_start_offset [5]),
        .O(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 
       (.I0(\unitr_4_ins/unitr_4_end_offset [11]),
        .I1(\unitr_4_ins/unitr_4_start_offset [11]),
        .I2(\unitr_4_ins/unitr_4_end_offset [10]),
        .I3(\unitr_4_ins/unitr_4_start_offset [10]),
        .I4(\unitr_4_ins/unitr_4_end_offset [0]),
        .I5(\unitr_4_ins/unitr_4_start_offset [0]),
        .O(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 
       (.I0(\unitr_4_ins/unitr_4_end_offset [2]),
        .I1(\unitr_4_ins/unitr_4_start_offset [2]),
        .I2(\unitr_4_ins/unitr_4_end_offset [9]),
        .I3(\unitr_4_ins/unitr_4_start_offset [9]),
        .I4(\unitr_4_ins/unitr_4_end_offset [8]),
        .I5(\unitr_4_ins/unitr_4_start_offset [8]),
        .O(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o34 
       (.I0(\unitr_4_ins/unitr_4_end_offset [4]),
        .I1(\unitr_4_ins/unitr_4_start_offset [4]),
        .I2(\unitr_4_ins/unitr_4_end_offset [1]),
        .I3(\unitr_4_ins/unitr_4_start_offset [1]),
        .I4(\unitr_4_ins/unitr_4_end_offset [3]),
        .I5(\unitr_4_ins/unitr_4_start_offset [3]),
        .O(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ));
  (* PK_HLUTNM = "___XLNM___129___unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o35" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o35 
       (.I0(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I1(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .O(\unitr_4_ins/unitr_4_start_offset[11]_unitr_4_end_offset ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_inv1 
       (.I0(\^unitr_4_ins/user_w_write_8_wren_d ),
        .I1(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o3 ),
        .I2(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o31 ),
        .I3(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o32 ),
        .I4(\^unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_AND_276_o33 ),
        .O(\unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitr_5_ins/Mcount_unitr_5_bufno_xor[0]11_INV_0 
       (.I0(\unitr_5_ins/unitr_5_bufno [0]),
        .O(\unitr_5_ins/Result [0]));
  (* PK_HLUTNM = "___XLNM___294___unitr_5_ins/Mcount_unitr_5_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitr_5_ins/Mcount_unitr_5_bufno_xor[1]11 
       (.I0(\unitr_5_ins/unitr_5_bufno [1]),
        .I1(\unitr_5_ins/unitr_5_bufno [0]),
        .O(\unitr_5_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_5_ins/Mcount_unitr_5_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitr_5_ins/Mcount_unitr_5_start_offset_cy [3:0]),
        .CYINIT(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_inv ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_5_ins/Mcount_unitr_5_start_offset3 ,\unitr_5_ins/Mcount_unitr_5_start_offset2 ,\unitr_5_ins/Mcount_unitr_5_start_offset1 ,\unitr_5_ins/Mcount_unitr_5_start_offset }),
        .S(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_5_ins/Mcount_unitr_5_start_offset_cy[4]_CARRY4 
       (.CI(\unitr_5_ins/Mcount_unitr_5_start_offset_cy [3]),
        .CO(\unitr_5_ins/Mcount_unitr_5_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_5_ins/Mcount_unitr_5_start_offset7 ,\unitr_5_ins/Mcount_unitr_5_start_offset6 ,\unitr_5_ins/Mcount_unitr_5_start_offset5 ,\unitr_5_ins/Mcount_unitr_5_start_offset4 }),
        .S(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_5_ins/Mcount_unitr_5_start_offset_cy[8]_CARRY4 
       (.CI(\unitr_5_ins/Mcount_unitr_5_start_offset_cy [7]),
        .CO({\NLW_unitr_5_ins/Mcount_unitr_5_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitr_5_ins/Mcount_unitr_5_start_offset_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitr_5_ins/Mcount_unitr_5_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_5_ins/Mcount_unitr_5_start_offset11 ,\unitr_5_ins/Mcount_unitr_5_start_offset10 ,\unitr_5_ins/Mcount_unitr_5_start_offset9 ,\unitr_5_ins/Mcount_unitr_5_start_offset8 }),
        .S(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [11:8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[0] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [0]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[10] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [10]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[11] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [11]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[1] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [1]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[2] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [2]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[3] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [3]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[4] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [4]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[5] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [5]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[6] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [6]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[7] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [7]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[8] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [8]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_5_ins/Mcount_unitr_5_start_offset_lut[9] 
       (.I0(\unitr_5_ins/unitr_5_start_offset [9]),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .I5(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\unitr_5_ins/Mcount_unitr_5_start_offset_lut [9]));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_5_ins/Mram_unitr_5_offsets1 
       (.ADDRA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_5_ins/unitr_5_bufno }),
        .ADDRB({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_5_ins/unitr_5_bufno }),
        .ADDRC({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_5_ins/unitr_5_bufno }),
        .ADDRD({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\bar_registers_ins/buf_ctrl_reg [13:12]}),
        .DIA(\bar_registers_ins/buf_offset_reg [1:0]),
        .DIB(\bar_registers_ins/buf_offset_reg [3:2]),
        .DIC(\bar_registers_ins/buf_offset_reg [5:4]),
        .DID({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .DOA(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [1:0]),
        .DOB(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [3:2]),
        .DOC(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [5:4]),
        .DOD(\NLW_unitr_5_ins/Mram_unitr_5_offsets1_DOD_UNCONNECTED [1:0]),
        .WCLK(bus_clk_w),
        .WE(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o ));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_5_ins/Mram_unitr_5_offsets2 
       (.ADDRA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_5_ins/unitr_5_bufno }),
        .ADDRB({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_5_ins/unitr_5_bufno }),
        .ADDRC({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_5_ins/unitr_5_bufno }),
        .ADDRD({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\bar_registers_ins/buf_ctrl_reg [13:12]}),
        .DIA(\bar_registers_ins/buf_offset_reg [7:6]),
        .DIB(\bar_registers_ins/buf_offset_reg [9:8]),
        .DIC(\bar_registers_ins/buf_offset_reg [11:10]),
        .DID({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .DOA(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [7:6]),
        .DOB(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [9:8]),
        .DOC(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [11:10]),
        .DOD(\NLW_unitr_5_ins/Mram_unitr_5_offsets2_DOD_UNCONNECTED [1:0]),
        .WCLK(bus_clk_w),
        .WE(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \unitr_5_ins/_n013811 
       (.I0(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .I1(\^unitr_5_ins/unitr_5_insession ),
        .I2(\^unitr_5_ins/unitr_5_close_pending ),
        .I3(\^unitr_5_ins/unitr_5_almostfull_d ),
        .I4(\^unitr_5_ins/unitr_5_empty ),
        .O(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \unitr_5_ins/_n0158_inv1 
       (.I0(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .I1(\unitr_5_ins/unitr_5_start_offset[11]_unitr_5_end_offset ),
        .I2(\unitr_5_ins/unitr_5_bufno [1]),
        .I3(\unitr_5_ins/unitr_5_last_submitted [1]),
        .I4(\unitr_5_ins/unitr_5_bufno [0]),
        .I5(\unitr_5_ins/unitr_5_last_submitted [0]),
        .O(\unitr_5_ins/_n0158_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [2]),
        .I1(\bar_registers_ins/buf_ctrl_reg [5]),
        .I2(\bar_registers_ins/buf_ctrl_reg [4]),
        .I3(\bar_registers_ins/buf_ctrl_reg [3]),
        .I4(\bar_registers_ins/buf_ctrl_reg [1]),
        .I5(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .O(\^unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o11 ));
  (* PK_HLUTNM = "___XLNM___386___unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I2(\^unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o11 ),
        .O(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o11 ),
        .O(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o11 ),
        .O(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o ));
  (* PK_HLUTNM = "___XLNM___392___unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_5_ins/quiesce_user_w_mem_8_open_OR_270_o1 
       (.I0(\^unitr_5_ins/user_w_mem_8_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitr_5_ins/quiesce_user_w_mem_8_open_OR_270_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_almostfull_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_mem_8_full_w),
        .Q(\^unitr_5_ins/unitr_5_almostfull_d ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_bufdone 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_5_ins/unitr_5_bufdone_glue_set ),
        .Q(\^unitr_5_ins/unitr_5_bufdone ),
        .R(\^unitr_5_ins/unitr_5_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_bufdone_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset ),
        .D(\unitr_5_ins/unitr_5_bufno [0]),
        .Q(\unitr_5_ins/unitr_5_bufdone_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_bufdone_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset ),
        .D(\unitr_5_ins/unitr_5_bufno [1]),
        .Q(\unitr_5_ins/unitr_5_bufdone_bufno [1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \unitr_5_ins/unitr_5_bufdone_glue_set 
       (.I0(\^unitr_5_ins/unitr_5_bufdone ),
        .I1(\^unitr_5_ins/unitr_5_ignore_ack ),
        .I2(\^messages_ins/unitr_5_bufdone_ack ),
        .I3(\unitr_5_ins/unitr_5_start_offset[11]_unitr_5_end_offset ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .O(\^unitr_5_ins/unitr_5_bufdone_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset ),
        .D(\unitr_5_ins/Result [0]),
        .Q(\unitr_5_ins/unitr_5_bufno [0]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset ),
        .D(\unitr_5_ins/Result [1]),
        .Q(\unitr_5_ins/unitr_5_bufno [1]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_5_ins/unitr_5_close_pending_glue_set ),
        .Q(\^unitr_5_ins/unitr_5_close_pending ),
        .R(\^unitr_5_ins/unitr_5_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitr_5_ins/unitr_5_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o1 ),
        .I4(\^unitr_5_ins/unitr_5_close_pending ),
        .O(\^unitr_5_ins/unitr_5_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_5_ins/unitr_5_empty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_5_ins/unitr_5_empty_glue_rst ),
        .Q(\^unitr_5_ins/unitr_5_empty ),
        .S(\^unitr_5_ins/unitr_5_quiesce ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hCF8A)) 
    \unitr_5_ins/unitr_5_empty_glue_rst 
       (.I0(\unitr_5_ins/_n0158_inv ),
        .I1(\^unitr_5_ins/unitr_5_quiesce ),
        .I2(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o ),
        .I3(\^unitr_5_ins/unitr_5_empty ),
        .O(\^unitr_5_ins/unitr_5_empty_glue_rst ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [0]),
        .Q(\unitr_5_ins/unitr_5_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [1]),
        .Q(\unitr_5_ins/unitr_5_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_10 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [10]),
        .Q(\unitr_5_ins/unitr_5_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_11 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [11]),
        .Q(\unitr_5_ins/unitr_5_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [2]),
        .Q(\unitr_5_ins/unitr_5_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [3]),
        .Q(\unitr_5_ins/unitr_5_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [4]),
        .Q(\unitr_5_ins/unitr_5_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [5]),
        .Q(\unitr_5_ins/unitr_5_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [6]),
        .Q(\unitr_5_ins/unitr_5_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [7]),
        .Q(\unitr_5_ins/unitr_5_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [8]),
        .Q(\unitr_5_ins/unitr_5_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .D(\unitr_5_ins/unitr_5_bufno[1]_read_port_3_OUT [9]),
        .Q(\unitr_5_ins/unitr_5_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_ignore_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_5_ins/unitr_5_start_offset[11]_unitr_5_end_offset ),
        .Q(\^unitr_5_ins/unitr_5_ignore_ack ),
        .R(\unitr_5_ins/user_w_mem_8_wren_d_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_5_ins/unitr_5_insession_glue_set ),
        .Q(\^unitr_5_ins/unitr_5_insession ),
        .R(\^unitr_5_ins/unitr_5_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000001AAAAAAAB)) 
    \unitr_5_ins/unitr_5_insession_glue_set 
       (.I0(\^unitr_5_ins/unitr_5_insession ),
        .I1(\^unitr_5_ins/unitr_5_empty ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .I3(\^unitr_5_ins/unitr_5_close_pending ),
        .I4(\^unitr_5_ins/unitr_5_almostfull_d ),
        .I5(\^rd_arbiter_ins/unitr_5_last_wren ),
        .O(\^unitr_5_ins/unitr_5_insession_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_last_submitted_0 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitr_5_ins/unitr_5_last_submitted [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_last_submitted_1 
       (.C(bus_clk_w),
        .CE(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitr_5_ins/unitr_5_last_submitted [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_5_ins/unitr_5_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_5_ins/quiesce_user_w_mem_8_open_OR_270_o ),
        .Q(\^unitr_5_ins/unitr_5_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_5_ins/unitr_5_req_glue_set ),
        .Q(\^unitr_5_ins/unitr_5_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___528___unitr_5_ins/user_w_mem_8_wren_d11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \unitr_5_ins/unitr_5_req_glue_set 
       (.I0(\^unitr_5_ins/unitr_5_quiesce ),
        .I1(\unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv ),
        .I2(\^rd_arbiter_ins/unitr_5_ack ),
        .I3(\^unitr_5_ins/unitr_5_req ),
        .O(\^unitr_5_ins/unitr_5_req_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_skip 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_5_ins/unitr_5_skip_glue_set ),
        .Q(\^unitr_5_ins/unitr_5_skip ),
        .R(\^unitr_5_ins/unitr_5_quiesce ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \unitr_5_ins/unitr_5_skip_glue_set 
       (.I0(\^unitr_5_ins/unitr_5_insession ),
        .I1(\^unitr_5_ins/unitr_5_skip ),
        .I2(user_w_mem_8_full_w),
        .O(\^unitr_5_ins/unitr_5_skip_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_0 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset ),
        .Q(\unitr_5_ins/unitr_5_start_offset [0]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_1 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset1 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [1]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_10 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset10 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [10]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_11 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset11 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [11]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_2 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset2 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [2]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_3 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset3 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [3]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_4 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset4 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [4]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_5 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset5 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [5]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_6 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset6 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [6]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_7 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset7 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [7]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_8 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset8 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [8]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/unitr_5_start_offset_9 
       (.C(bus_clk_w),
        .CE(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .D(\unitr_5_ins/Mcount_unitr_5_start_offset9 ),
        .Q(\unitr_5_ins/unitr_5_start_offset [9]),
        .R(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/user_w_mem_8_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_5_ins/user_w_mem_8_open_glue_set ),
        .Q(\^unitr_5_ins/user_w_mem_8_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0D0D0D00)) 
    \unitr_5_ins/user_w_mem_8_open_glue_set 
       (.I0(\^unitr_5_ins/unitr_5_close_pending ),
        .I1(\^unitr_5_ins/unitr_5_insession ),
        .I2(\^messages_ins/quiesce ),
        .I3(\unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o ),
        .I4(\^unitr_5_ins/user_w_mem_8_open ),
        .O(\^unitr_5_ins/user_w_mem_8_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___271___unitr_5_ins/user_w_mem_8_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitr_5_ins/user_w_mem_8_wren1 
       (.I0(\^rd_arbiter_ins/unitr_5_wren ),
        .I1(\^unitr_5_ins/unitr_5_skip ),
        .I2(user_w_mem_8_full_w),
        .O(user_w_mem_8_wren_w));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_5_ins/user_w_mem_8_wren_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_mem_8_wren_w),
        .Q(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___528___unitr_5_ins/user_w_mem_8_wren_d11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_5_ins/user_w_mem_8_wren_d11 
       (.I0(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .I1(\^unitr_5_ins/unitr_5_quiesce ),
        .O(\unitr_5_ins/user_w_mem_8_wren_d_0 ));
  (* PK_HLUTNM = "___XLNM___130___unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o35" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o1 
       (.I0(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .O(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 
       (.I0(\unitr_5_ins/unitr_5_end_offset [7]),
        .I1(\unitr_5_ins/unitr_5_start_offset [7]),
        .I2(\unitr_5_ins/unitr_5_end_offset [6]),
        .I3(\unitr_5_ins/unitr_5_start_offset [6]),
        .I4(\unitr_5_ins/unitr_5_end_offset [5]),
        .I5(\unitr_5_ins/unitr_5_start_offset [5]),
        .O(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 
       (.I0(\unitr_5_ins/unitr_5_end_offset [11]),
        .I1(\unitr_5_ins/unitr_5_start_offset [11]),
        .I2(\unitr_5_ins/unitr_5_end_offset [10]),
        .I3(\unitr_5_ins/unitr_5_start_offset [10]),
        .I4(\unitr_5_ins/unitr_5_end_offset [0]),
        .I5(\unitr_5_ins/unitr_5_start_offset [0]),
        .O(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 
       (.I0(\unitr_5_ins/unitr_5_end_offset [2]),
        .I1(\unitr_5_ins/unitr_5_start_offset [2]),
        .I2(\unitr_5_ins/unitr_5_end_offset [9]),
        .I3(\unitr_5_ins/unitr_5_start_offset [9]),
        .I4(\unitr_5_ins/unitr_5_end_offset [8]),
        .I5(\unitr_5_ins/unitr_5_start_offset [8]),
        .O(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o34 
       (.I0(\unitr_5_ins/unitr_5_end_offset [4]),
        .I1(\unitr_5_ins/unitr_5_start_offset [4]),
        .I2(\unitr_5_ins/unitr_5_end_offset [1]),
        .I3(\unitr_5_ins/unitr_5_start_offset [1]),
        .I4(\unitr_5_ins/unitr_5_end_offset [3]),
        .I5(\unitr_5_ins/unitr_5_start_offset [3]),
        .O(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ));
  (* PK_HLUTNM = "___XLNM___130___unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o35" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o35 
       (.I0(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I1(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .O(\unitr_5_ins/unitr_5_start_offset[11]_unitr_5_end_offset ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_inv1 
       (.I0(\^unitr_5_ins/user_w_mem_8_wren_d ),
        .I1(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o3 ),
        .I2(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o31 ),
        .I3(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o32 ),
        .I4(\^unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_AND_341_o33 ),
        .O(\unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitr_6_ins/Mcount_unitr_6_bufno_xor[0]11_INV_0 
       (.I0(\unitr_6_ins/unitr_6_bufno [0]),
        .O(\unitr_6_ins/Result [0]));
  (* PK_HLUTNM = "___XLNM___295___unitr_6_ins/Mcount_unitr_6_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitr_6_ins/Mcount_unitr_6_bufno_xor[1]11 
       (.I0(\unitr_6_ins/unitr_6_bufno [1]),
        .I1(\unitr_6_ins/unitr_6_bufno [0]),
        .O(\unitr_6_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_6_ins/Mcount_unitr_6_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitr_6_ins/Mcount_unitr_6_start_offset_cy [3:0]),
        .CYINIT(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_inv ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_6_ins/Mcount_unitr_6_start_offset3 ,\unitr_6_ins/Mcount_unitr_6_start_offset2 ,\unitr_6_ins/Mcount_unitr_6_start_offset1 ,\unitr_6_ins/Mcount_unitr_6_start_offset }),
        .S(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_6_ins/Mcount_unitr_6_start_offset_cy[4]_CARRY4 
       (.CI(\unitr_6_ins/Mcount_unitr_6_start_offset_cy [3]),
        .CO(\unitr_6_ins/Mcount_unitr_6_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_6_ins/Mcount_unitr_6_start_offset7 ,\unitr_6_ins/Mcount_unitr_6_start_offset6 ,\unitr_6_ins/Mcount_unitr_6_start_offset5 ,\unitr_6_ins/Mcount_unitr_6_start_offset4 }),
        .S(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4 
       (.CI(\unitr_6_ins/Mcount_unitr_6_start_offset_cy [7]),
        .CO(\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_O_UNCONNECTED [3:2],\unitr_6_ins/Mcount_unitr_6_start_offset9 ,\unitr_6_ins/Mcount_unitr_6_start_offset8 }),
        .S({\NLW_unitr_6_ins/Mcount_unitr_6_start_offset_cy[8]_CARRY4_S_UNCONNECTED [3:2],\unitr_6_ins/Mcount_unitr_6_start_offset_lut [9:8]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[0] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [0]),
        .I1(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o31 ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o32 ),
        .I3(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o3 ),
        .I4(\unitr_6_ins/unitr_6_end_offset [0]),
        .I5(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [0]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[1] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [1]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [1]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[2] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [2]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [2]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[3] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [3]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [3]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[4] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [4]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [4]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[5] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [5]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [5]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[6] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [6]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[7] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [7]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [7]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[8] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [8]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [8]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \unitr_6_ins/Mcount_unitr_6_start_offset_lut[9] 
       (.I0(\unitr_6_ins/unitr_6_start_offset [9]),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\unitr_6_ins/Mcount_unitr_6_start_offset_lut [9]));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_6_ins/Mram_unitr_6_offsets1 
       (.ADDRA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_6_ins/unitr_6_bufno }),
        .ADDRB({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_6_ins/unitr_6_bufno }),
        .ADDRC({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_6_ins/unitr_6_bufno }),
        .ADDRD({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\bar_registers_ins/buf_ctrl_reg [13:12]}),
        .DIA(\bar_registers_ins/buf_offset_reg [1:0]),
        .DIB(\bar_registers_ins/buf_offset_reg [3:2]),
        .DIC(\bar_registers_ins/buf_offset_reg [5:4]),
        .DID({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .DOA(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [1:0]),
        .DOB(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [3:2]),
        .DOC(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [5:4]),
        .DOD(\NLW_unitr_6_ins/Mram_unitr_6_offsets1_DOD_UNCONNECTED [1:0]),
        .WCLK(bus_clk_w),
        .WE(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ));
  (* XSTLIB *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \unitr_6_ins/Mram_unitr_6_offsets21 
       (.A0(\bar_registers_ins/buf_ctrl_reg [12]),
        .A1(\bar_registers_ins/buf_ctrl_reg [13]),
        .A2(\^M_AXI_ACP_AWPROT_w [0]),
        .A3(\^M_AXI_ACP_AWPROT_w [0]),
        .A4(\^M_AXI_ACP_AWPROT_w [0]),
        .D(\bar_registers_ins/buf_offset_reg [6]),
        .DPO(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [6]),
        .DPRA0(\unitr_6_ins/unitr_6_bufno [0]),
        .DPRA1(\unitr_6_ins/unitr_6_bufno [1]),
        .DPRA2(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA3(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA4(\^M_AXI_ACP_AWPROT_w [0]),
        .SPO(\NLW_unitr_6_ins/Mram_unitr_6_offsets21_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ));
  (* XSTLIB *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \unitr_6_ins/Mram_unitr_6_offsets22 
       (.A0(\bar_registers_ins/buf_ctrl_reg [12]),
        .A1(\bar_registers_ins/buf_ctrl_reg [13]),
        .A2(\^M_AXI_ACP_AWPROT_w [0]),
        .A3(\^M_AXI_ACP_AWPROT_w [0]),
        .A4(\^M_AXI_ACP_AWPROT_w [0]),
        .D(\bar_registers_ins/buf_offset_reg [7]),
        .DPO(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [7]),
        .DPRA0(\unitr_6_ins/unitr_6_bufno [0]),
        .DPRA1(\unitr_6_ins/unitr_6_bufno [1]),
        .DPRA2(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA3(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA4(\^M_AXI_ACP_AWPROT_w [0]),
        .SPO(\NLW_unitr_6_ins/Mram_unitr_6_offsets22_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ));
  (* XSTLIB *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \unitr_6_ins/Mram_unitr_6_offsets23 
       (.A0(\bar_registers_ins/buf_ctrl_reg [12]),
        .A1(\bar_registers_ins/buf_ctrl_reg [13]),
        .A2(\^M_AXI_ACP_AWPROT_w [0]),
        .A3(\^M_AXI_ACP_AWPROT_w [0]),
        .A4(\^M_AXI_ACP_AWPROT_w [0]),
        .D(\bar_registers_ins/buf_offset_reg [8]),
        .DPO(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [8]),
        .DPRA0(\unitr_6_ins/unitr_6_bufno [0]),
        .DPRA1(\unitr_6_ins/unitr_6_bufno [1]),
        .DPRA2(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA3(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA4(\^M_AXI_ACP_AWPROT_w [0]),
        .SPO(\NLW_unitr_6_ins/Mram_unitr_6_offsets23_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ));
  (* XSTLIB *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \unitr_6_ins/Mram_unitr_6_offsets24 
       (.A0(\bar_registers_ins/buf_ctrl_reg [12]),
        .A1(\bar_registers_ins/buf_ctrl_reg [13]),
        .A2(\^M_AXI_ACP_AWPROT_w [0]),
        .A3(\^M_AXI_ACP_AWPROT_w [0]),
        .A4(\^M_AXI_ACP_AWPROT_w [0]),
        .D(\bar_registers_ins/buf_offset_reg [9]),
        .DPO(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [9]),
        .DPRA0(\unitr_6_ins/unitr_6_bufno [0]),
        .DPRA1(\unitr_6_ins/unitr_6_bufno [1]),
        .DPRA2(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA3(\^M_AXI_ACP_AWPROT_w [0]),
        .DPRA4(\^M_AXI_ACP_AWPROT_w [0]),
        .SPO(\NLW_unitr_6_ins/Mram_unitr_6_offsets24_SPO_UNCONNECTED ),
        .WCLK(bus_clk_w),
        .WE(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \unitr_6_ins/_n013811 
       (.I0(\^unitr_6_ins/user_w_audio_wren_d ),
        .I1(\^unitr_6_ins/unitr_6_insession ),
        .I2(\^unitr_6_ins/unitr_6_close_pending ),
        .I3(\^unitr_6_ins/unitr_6_almostfull_d ),
        .I4(\^unitr_6_ins/unitr_6_empty ),
        .O(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \unitr_6_ins/_n0158_inv1 
       (.I0(\^unitr_6_ins/user_w_audio_wren_d ),
        .I1(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I2(\unitr_6_ins/unitr_6_bufno [1]),
        .I3(\unitr_6_ins/unitr_6_last_submitted [1]),
        .I4(\unitr_6_ins/unitr_6_bufno [0]),
        .I5(\unitr_6_ins/unitr_6_last_submitted [0]),
        .O(\unitr_6_ins/_n0158_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [1]),
        .I1(\bar_registers_ins/buf_ctrl_reg [4]),
        .I2(\bar_registers_ins/buf_ctrl_reg [6]),
        .I3(\bar_registers_ins/buf_ctrl_reg [3]),
        .I4(\bar_registers_ins/buf_ctrl_reg [2]),
        .I5(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .O(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o12 
       (.I0(\bar_registers_ins/buf_ctrl_reg [7]),
        .I1(\bar_registers_ins/buf_ctrl_reg [5]),
        .I2(\bar_registers_ins/buf_ctrl_reg [8]),
        .I3(\bar_registers_ins/buf_ctrl_reg [9]),
        .I4(\bar_registers_ins/buf_ctrl_reg [10]),
        .I5(\bar_registers_ins/buf_ctrl_reg [11]),
        .O(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o12 ));
  (* PK_HLUTNM = "___XLNM___536___unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o12 ),
        .I2(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o11 ),
        .O(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o11 ),
        .O(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o11 ),
        .O(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ));
  (* PK_HLUTNM = "___XLNM___538___unitr_4_ins/quiesce_user_w_write_8_open_OR_250_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_6_ins/quiesce_user_w_audio_open_OR_291_o1 
       (.I0(\^unitr_6_ins/user_w_audio_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitr_6_ins/quiesce_user_w_audio_open_OR_291_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_almostfull_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_audio_full_w),
        .Q(\^unitr_6_ins/unitr_6_almostfull_d ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_bufdone 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_6_ins/unitr_6_bufdone_glue_set ),
        .Q(\^unitr_6_ins/unitr_6_bufdone ),
        .R(\^unitr_6_ins/unitr_6_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_bufdone_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset ),
        .D(\unitr_6_ins/unitr_6_bufno [0]),
        .Q(\unitr_6_ins/unitr_6_bufdone_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_bufdone_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset ),
        .D(\unitr_6_ins/unitr_6_bufno [1]),
        .Q(\unitr_6_ins/unitr_6_bufdone_bufno [1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \unitr_6_ins/unitr_6_bufdone_glue_set 
       (.I0(\^unitr_6_ins/unitr_6_bufdone ),
        .I1(\^unitr_6_ins/unitr_6_ignore_ack ),
        .I2(\^messages_ins/unitr_6_bufdone_ack ),
        .I3(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .I4(\^unitr_6_ins/user_w_audio_wren_d ),
        .O(\^unitr_6_ins/unitr_6_bufdone_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset ),
        .D(\unitr_6_ins/Result [0]),
        .Q(\unitr_6_ins/unitr_6_bufno [0]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset ),
        .D(\unitr_6_ins/Result [1]),
        .Q(\unitr_6_ins/unitr_6_bufno [1]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_6_ins/unitr_6_close_pending_glue_set ),
        .Q(\^unitr_6_ins/unitr_6_close_pending ),
        .R(\^unitr_6_ins/unitr_6_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitr_6_ins/unitr_6_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o1 ),
        .I4(\^unitr_6_ins/unitr_6_close_pending ),
        .O(\^unitr_6_ins/unitr_6_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_6_ins/unitr_6_empty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_6_ins/unitr_6_empty_glue_rst ),
        .Q(\^unitr_6_ins/unitr_6_empty ),
        .S(\^unitr_6_ins/unitr_6_quiesce ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hCF8A)) 
    \unitr_6_ins/unitr_6_empty_glue_rst 
       (.I0(\unitr_6_ins/_n0158_inv ),
        .I1(\^unitr_6_ins/unitr_6_quiesce ),
        .I2(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ),
        .I3(\^unitr_6_ins/unitr_6_empty ),
        .O(\^unitr_6_ins/unitr_6_empty_glue_rst ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [0]),
        .Q(\unitr_6_ins/unitr_6_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [1]),
        .Q(\unitr_6_ins/unitr_6_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [2]),
        .Q(\unitr_6_ins/unitr_6_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [3]),
        .Q(\unitr_6_ins/unitr_6_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [4]),
        .Q(\unitr_6_ins/unitr_6_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [5]),
        .Q(\unitr_6_ins/unitr_6_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [6]),
        .Q(\unitr_6_ins/unitr_6_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [7]),
        .Q(\unitr_6_ins/unitr_6_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [8]),
        .Q(\unitr_6_ins/unitr_6_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .D(\unitr_6_ins/unitr_6_bufno[1]_read_port_3_OUT [9]),
        .Q(\unitr_6_ins/unitr_6_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_ignore_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ),
        .Q(\^unitr_6_ins/unitr_6_ignore_ack ),
        .R(\unitr_6_ins/user_w_audio_wren_d_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_6_ins/unitr_6_insession_glue_set ),
        .Q(\^unitr_6_ins/unitr_6_insession ),
        .R(\^unitr_6_ins/unitr_6_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000001AAAAAAAB)) 
    \unitr_6_ins/unitr_6_insession_glue_set 
       (.I0(\^unitr_6_ins/unitr_6_insession ),
        .I1(\^unitr_6_ins/unitr_6_empty ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d ),
        .I3(\^unitr_6_ins/unitr_6_close_pending ),
        .I4(\^unitr_6_ins/unitr_6_almostfull_d ),
        .I5(\^rd_arbiter_ins/unitr_6_last_wren ),
        .O(\^unitr_6_ins/unitr_6_insession_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_last_submitted_0 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitr_6_ins/unitr_6_last_submitted [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_last_submitted_1 
       (.C(bus_clk_w),
        .CE(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitr_6_ins/unitr_6_last_submitted [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_6_ins/unitr_6_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_6_ins/quiesce_user_w_audio_open_OR_291_o ),
        .Q(\^unitr_6_ins/unitr_6_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_6_ins/unitr_6_req_glue_set ),
        .Q(\^unitr_6_ins/unitr_6_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___527___unitr_6_ins/user_w_audio_wren_d11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \unitr_6_ins/unitr_6_req_glue_set 
       (.I0(\^unitr_6_ins/unitr_6_quiesce ),
        .I1(\unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv ),
        .I2(\^rd_arbiter_ins/unitr_6_ack ),
        .I3(\^unitr_6_ins/unitr_6_req ),
        .O(\^unitr_6_ins/unitr_6_req_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_skip 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_6_ins/unitr_6_skip_glue_set ),
        .Q(\^unitr_6_ins/unitr_6_skip ),
        .R(\^unitr_6_ins/unitr_6_quiesce ));
  (* PK_HLUTNM = "___XLNM___360___unitr_6_ins/user_w_audio_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \unitr_6_ins/unitr_6_skip_glue_set 
       (.I0(\^unitr_6_ins/unitr_6_insession ),
        .I1(\^unitr_6_ins/unitr_6_skip ),
        .I2(user_w_audio_full_w),
        .O(\^unitr_6_ins/unitr_6_skip_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_0 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset ),
        .Q(\unitr_6_ins/unitr_6_start_offset [0]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_1 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset1 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [1]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_2 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset2 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [2]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_3 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset3 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [3]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_4 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset4 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [4]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_5 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset5 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [5]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_6 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset6 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [6]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_7 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset7 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [7]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_8 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset8 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [8]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/unitr_6_start_offset_9 
       (.C(bus_clk_w),
        .CE(\^unitr_6_ins/user_w_audio_wren_d ),
        .D(\unitr_6_ins/Mcount_unitr_6_start_offset9 ),
        .Q(\unitr_6_ins/unitr_6_start_offset [9]),
        .R(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/user_w_audio_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_6_ins/user_w_audio_open_glue_set ),
        .Q(\^unitr_6_ins/user_w_audio_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0D0D0D00)) 
    \unitr_6_ins/user_w_audio_open_glue_set 
       (.I0(\^unitr_6_ins/unitr_6_close_pending ),
        .I1(\^unitr_6_ins/unitr_6_insession ),
        .I2(\^messages_ins/quiesce ),
        .I3(\unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o ),
        .I4(\^unitr_6_ins/user_w_audio_open ),
        .O(\^unitr_6_ins/user_w_audio_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___360___unitr_6_ins/user_w_audio_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitr_6_ins/user_w_audio_wren1 
       (.I0(\^rd_arbiter_ins/unitr_6_wren ),
        .I1(\^unitr_6_ins/unitr_6_skip ),
        .I2(user_w_audio_full_w),
        .O(user_w_audio_wren_w));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_6_ins/user_w_audio_wren_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_audio_wren_w),
        .Q(\^unitr_6_ins/user_w_audio_wren_d ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___527___unitr_6_ins/user_w_audio_wren_d11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_6_ins/user_w_audio_wren_d11 
       (.I0(\^unitr_6_ins/user_w_audio_wren_d ),
        .I1(\^unitr_6_ins/unitr_6_quiesce ),
        .O(\unitr_6_ins/user_w_audio_wren_d_0 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000008000)) 
    \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o1 
       (.I0(\^unitr_6_ins/user_w_audio_wren_d ),
        .I1(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o31 ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o32 ),
        .I3(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o3 ),
        .I4(\unitr_6_ins/unitr_6_end_offset [0]),
        .I5(\unitr_6_ins/unitr_6_start_offset [0]),
        .O(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o31 
       (.I0(\unitr_6_ins/unitr_6_end_offset [1]),
        .I1(\unitr_6_ins/unitr_6_start_offset [1]),
        .I2(\unitr_6_ins/unitr_6_end_offset [3]),
        .I3(\unitr_6_ins/unitr_6_start_offset [3]),
        .I4(\unitr_6_ins/unitr_6_end_offset [2]),
        .I5(\unitr_6_ins/unitr_6_start_offset [2]),
        .O(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o32 
       (.I0(\unitr_6_ins/unitr_6_end_offset [4]),
        .I1(\unitr_6_ins/unitr_6_start_offset [4]),
        .I2(\unitr_6_ins/unitr_6_end_offset [9]),
        .I3(\unitr_6_ins/unitr_6_start_offset [9]),
        .I4(\unitr_6_ins/unitr_6_end_offset [8]),
        .I5(\unitr_6_ins/unitr_6_start_offset [8]),
        .O(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o31 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o33 
       (.I0(\unitr_6_ins/unitr_6_end_offset [7]),
        .I1(\unitr_6_ins/unitr_6_start_offset [7]),
        .I2(\unitr_6_ins/unitr_6_end_offset [6]),
        .I3(\unitr_6_ins/unitr_6_start_offset [6]),
        .I4(\unitr_6_ins/unitr_6_end_offset [5]),
        .I5(\unitr_6_ins/unitr_6_start_offset [5]),
        .O(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o32 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o34 
       (.I0(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o31 ),
        .I1(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o32 ),
        .I2(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o3 ),
        .I3(\unitr_6_ins/unitr_6_end_offset [0]),
        .I4(\unitr_6_ins/unitr_6_start_offset [0]),
        .O(\unitr_6_ins/unitr_6_start_offset[9]_unitr_6_end_offset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7FFFFF7FFFFFFFFF)) 
    \unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_inv1 
       (.I0(\^unitr_6_ins/user_w_audio_wren_d ),
        .I1(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o31 ),
        .I2(\^unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o32 ),
        .I3(\unitr_6_ins/unitr_6_start_offset [0]),
        .I4(\unitr_6_ins/unitr_6_end_offset [0]),
        .I5(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_AND_413_o3 ),
        .O(\unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitr_7_ins/Mcount_unitr_7_bufno_xor[0]11_INV_0 
       (.I0(\unitr_7_ins/unitr_7_bufno [0]),
        .O(\unitr_7_ins/Result [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitr_7_ins/Mcount_unitr_7_bufno_xor[1]11 
       (.I0(\unitr_7_ins/unitr_7_bufno [1]),
        .I1(\unitr_7_ins/unitr_7_bufno [0]),
        .O(\unitr_7_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_7_ins/Mcount_unitr_7_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitr_7_ins/Mcount_unitr_7_start_offset_cy [3:0]),
        .CYINIT(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_inv ),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_7_ins/Mcount_unitr_7_start_offset3 ,\unitr_7_ins/Mcount_unitr_7_start_offset2 ,\unitr_7_ins/Mcount_unitr_7_start_offset1 ,\unitr_7_ins/Mcount_unitr_7_start_offset }),
        .S(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_7_ins/Mcount_unitr_7_start_offset_cy[4]_CARRY4 
       (.CI(\unitr_7_ins/Mcount_unitr_7_start_offset_cy [3]),
        .CO(\unitr_7_ins/Mcount_unitr_7_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_7_ins/Mcount_unitr_7_start_offset7 ,\unitr_7_ins/Mcount_unitr_7_start_offset6 ,\unitr_7_ins/Mcount_unitr_7_start_offset5 ,\unitr_7_ins/Mcount_unitr_7_start_offset4 }),
        .S(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitr_7_ins/Mcount_unitr_7_start_offset_cy[8]_CARRY4 
       (.CI(\unitr_7_ins/Mcount_unitr_7_start_offset_cy [7]),
        .CO({\NLW_unitr_7_ins/Mcount_unitr_7_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitr_7_ins/Mcount_unitr_7_start_offset_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitr_7_ins/Mcount_unitr_7_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitr_7_ins/Mcount_unitr_7_start_offset11 ,\unitr_7_ins/Mcount_unitr_7_start_offset10 ,\unitr_7_ins/Mcount_unitr_7_start_offset9 ,\unitr_7_ins/Mcount_unitr_7_start_offset8 }),
        .S(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [11:8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[0] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [0]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[10] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [10]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[11] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [11]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[1] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [1]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[2] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [2]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[3] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [3]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[4] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [4]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[5] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [5]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[6] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [6]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[7] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [7]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[8] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [8]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \unitr_7_ins/Mcount_unitr_7_start_offset_lut[9] 
       (.I0(\unitr_7_ins/unitr_7_start_offset [9]),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .I5(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\unitr_7_ins/Mcount_unitr_7_start_offset_lut [9]));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_7_ins/Mram_unitr_7_offsets1 
       (.ADDRA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_7_ins/unitr_7_bufno }),
        .ADDRB({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_7_ins/unitr_7_bufno }),
        .ADDRC({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_7_ins/unitr_7_bufno }),
        .ADDRD({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\bar_registers_ins/buf_ctrl_reg [13:12]}),
        .DIA(\bar_registers_ins/buf_offset_reg [1:0]),
        .DIB(\bar_registers_ins/buf_offset_reg [3:2]),
        .DIC(\bar_registers_ins/buf_offset_reg [5:4]),
        .DID({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .DOA(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [1:0]),
        .DOB(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [3:2]),
        .DOC(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [5:4]),
        .DOD(\NLW_unitr_7_ins/Mram_unitr_7_offsets1_DOD_UNCONNECTED [1:0]),
        .WCLK(bus_clk_w),
        .WE(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o ));
  (* BUS_INFO = "2:OUTPUT:DOD[1:0]" *) 
  (* XSTLIB *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \unitr_7_ins/Mram_unitr_7_offsets2 
       (.ADDRA({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_7_ins/unitr_7_bufno }),
        .ADDRB({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_7_ins/unitr_7_bufno }),
        .ADDRC({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\unitr_7_ins/unitr_7_bufno }),
        .ADDRD({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\bar_registers_ins/buf_ctrl_reg [13:12]}),
        .DIA(\bar_registers_ins/buf_offset_reg [7:6]),
        .DIB(\bar_registers_ins/buf_offset_reg [9:8]),
        .DIC(\bar_registers_ins/buf_offset_reg [11:10]),
        .DID({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .DOA(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [7:6]),
        .DOB(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [9:8]),
        .DOC(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [11:10]),
        .DOD(\NLW_unitr_7_ins/Mram_unitr_7_offsets2_DOD_UNCONNECTED [1:0]),
        .WCLK(bus_clk_w),
        .WE(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \unitr_7_ins/_n013811 
       (.I0(\^unitr_7_ins/user_w_smb_wren_d ),
        .I1(\^unitr_7_ins/unitr_7_insession ),
        .I2(\^unitr_7_ins/unitr_7_close_pending ),
        .I3(\^unitr_7_ins/unitr_7_almostfull_d ),
        .I4(\^unitr_7_ins/unitr_7_empty ),
        .O(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \unitr_7_ins/_n0158_inv1 
       (.I0(\^unitr_7_ins/user_w_smb_wren_d ),
        .I1(\unitr_7_ins/unitr_7_start_offset[11]_unitr_7_end_offset ),
        .I2(\unitr_7_ins/unitr_7_bufno [1]),
        .I3(\unitr_7_ins/unitr_7_last_submitted [1]),
        .I4(\unitr_7_ins/unitr_7_bufno [0]),
        .I5(\unitr_7_ins/unitr_7_last_submitted [0]),
        .O(\unitr_7_ins/_n0158_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [5]),
        .I1(\bar_registers_ins/buf_ctrl_reg [4]),
        .I2(\bar_registers_ins/buf_ctrl_reg [3]),
        .I3(\bar_registers_ins/buf_ctrl_reg [2]),
        .I4(\bar_registers_ins/buf_ctrl_reg [1]),
        .I5(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .O(\^unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o12 
       (.I0(\bar_registers_ins/buf_ctrl_reg [7]),
        .I1(\bar_registers_ins/buf_ctrl_reg [6]),
        .I2(\bar_registers_ins/buf_ctrl_reg [8]),
        .I3(\bar_registers_ins/buf_ctrl_reg [10]),
        .I4(\bar_registers_ins/buf_ctrl_reg [9]),
        .I5(\bar_registers_ins/buf_ctrl_reg [11]),
        .O(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ));
  (* PK_HLUTNM = "___XLNM___536___unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I2(\^unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o11 ),
        .O(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o11 ),
        .O(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [0]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o11 ),
        .O(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o ));
  (* PK_HLUTNM = "___XLNM___539___unitr_7_ins/quiesce_user_w_smb_open_OR_311_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_7_ins/quiesce_user_w_smb_open_OR_311_o1 
       (.I0(\^unitr_7_ins/user_w_smb_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitr_7_ins/quiesce_user_w_smb_open_OR_311_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_almostfull_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_smb_full_w),
        .Q(\^unitr_7_ins/unitr_7_almostfull_d ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_bufdone 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_7_ins/unitr_7_bufdone_glue_set ),
        .Q(\^unitr_7_ins/unitr_7_bufdone ),
        .R(\^unitr_7_ins/unitr_7_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_bufdone_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset ),
        .D(\unitr_7_ins/unitr_7_bufno [0]),
        .Q(\unitr_7_ins/unitr_7_bufdone_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_bufdone_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset ),
        .D(\unitr_7_ins/unitr_7_bufno [1]),
        .Q(\unitr_7_ins/unitr_7_bufdone_bufno [1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \unitr_7_ins/unitr_7_bufdone_glue_set 
       (.I0(\^unitr_7_ins/unitr_7_bufdone ),
        .I1(\^unitr_7_ins/unitr_7_ignore_ack ),
        .I2(\^messages_ins/unitr_7_bufdone_ack ),
        .I3(\unitr_7_ins/unitr_7_start_offset[11]_unitr_7_end_offset ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d ),
        .O(\^unitr_7_ins/unitr_7_bufdone_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset ),
        .D(\unitr_7_ins/Result [0]),
        .Q(\unitr_7_ins/unitr_7_bufno [0]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset ),
        .D(\unitr_7_ins/Result [1]),
        .Q(\unitr_7_ins/unitr_7_bufno [1]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_7_ins/unitr_7_close_pending_glue_set ),
        .Q(\^unitr_7_ins/unitr_7_close_pending ),
        .R(\^unitr_7_ins/unitr_7_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitr_7_ins/unitr_7_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o1 ),
        .I4(\^unitr_7_ins/unitr_7_close_pending ),
        .O(\^unitr_7_ins/unitr_7_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_7_ins/unitr_7_empty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_7_ins/unitr_7_empty_glue_rst ),
        .Q(\^unitr_7_ins/unitr_7_empty ),
        .S(\^unitr_7_ins/unitr_7_quiesce ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hCF8A)) 
    \unitr_7_ins/unitr_7_empty_glue_rst 
       (.I0(\unitr_7_ins/_n0158_inv ),
        .I1(\^unitr_7_ins/unitr_7_quiesce ),
        .I2(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o ),
        .I3(\^unitr_7_ins/unitr_7_empty ),
        .O(\^unitr_7_ins/unitr_7_empty_glue_rst ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [0]),
        .Q(\unitr_7_ins/unitr_7_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [1]),
        .Q(\unitr_7_ins/unitr_7_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_10 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [10]),
        .Q(\unitr_7_ins/unitr_7_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_11 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [11]),
        .Q(\unitr_7_ins/unitr_7_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [2]),
        .Q(\unitr_7_ins/unitr_7_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [3]),
        .Q(\unitr_7_ins/unitr_7_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [4]),
        .Q(\unitr_7_ins/unitr_7_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [5]),
        .Q(\unitr_7_ins/unitr_7_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [6]),
        .Q(\unitr_7_ins/unitr_7_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [7]),
        .Q(\unitr_7_ins/unitr_7_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [8]),
        .Q(\unitr_7_ins/unitr_7_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .D(\unitr_7_ins/unitr_7_bufno[1]_read_port_3_OUT [9]),
        .Q(\unitr_7_ins/unitr_7_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_ignore_ack 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_7_ins/unitr_7_start_offset[11]_unitr_7_end_offset ),
        .Q(\^unitr_7_ins/unitr_7_ignore_ack ),
        .R(\unitr_7_ins/user_w_smb_wren_d_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_7_ins/unitr_7_insession_glue_set ),
        .Q(\^unitr_7_ins/unitr_7_insession ),
        .R(\^unitr_7_ins/unitr_7_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000001AAAAAAAB)) 
    \unitr_7_ins/unitr_7_insession_glue_set 
       (.I0(\^unitr_7_ins/unitr_7_insession ),
        .I1(\^unitr_7_ins/unitr_7_empty ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d ),
        .I3(\^unitr_7_ins/unitr_7_close_pending ),
        .I4(\^unitr_7_ins/unitr_7_almostfull_d ),
        .I5(\^rd_arbiter_ins/unitr_7_last_wren ),
        .O(\^unitr_7_ins/unitr_7_insession_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_last_submitted_0 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitr_7_ins/unitr_7_last_submitted [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_last_submitted_1 
       (.C(bus_clk_w),
        .CE(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitr_7_ins/unitr_7_last_submitted [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitr_7_ins/unitr_7_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitr_7_ins/quiesce_user_w_smb_open_OR_311_o ),
        .Q(\^unitr_7_ins/unitr_7_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_7_ins/unitr_7_req_glue_set ),
        .Q(\^unitr_7_ins/unitr_7_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___530___unitr_7_ins/user_w_smb_wren_d11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \unitr_7_ins/unitr_7_req_glue_set 
       (.I0(\^unitr_7_ins/unitr_7_quiesce ),
        .I1(\unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv ),
        .I2(\^rd_arbiter_ins/unitr_7_ack ),
        .I3(\^unitr_7_ins/unitr_7_req ),
        .O(\^unitr_7_ins/unitr_7_req_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_skip 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_7_ins/unitr_7_skip_glue_set ),
        .Q(\^unitr_7_ins/unitr_7_skip ),
        .R(\^unitr_7_ins/unitr_7_quiesce ));
  (* PK_HLUTNM = "___XLNM___362___unitr_7_ins/user_w_smb_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \unitr_7_ins/unitr_7_skip_glue_set 
       (.I0(\^unitr_7_ins/unitr_7_insession ),
        .I1(\^unitr_7_ins/unitr_7_skip ),
        .I2(user_w_smb_full_w),
        .O(\^unitr_7_ins/unitr_7_skip_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_0 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset ),
        .Q(\unitr_7_ins/unitr_7_start_offset [0]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_1 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset1 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [1]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_10 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset10 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [10]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_11 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset11 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [11]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_2 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset2 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [2]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_3 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset3 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [3]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_4 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset4 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [4]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_5 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset5 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [5]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_6 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset6 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [6]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_7 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset7 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [7]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_8 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset8 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [8]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/unitr_7_start_offset_9 
       (.C(bus_clk_w),
        .CE(\^unitr_7_ins/user_w_smb_wren_d ),
        .D(\unitr_7_ins/Mcount_unitr_7_start_offset9 ),
        .Q(\unitr_7_ins/unitr_7_start_offset [9]),
        .R(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/user_w_smb_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitr_7_ins/user_w_smb_open_glue_set ),
        .Q(\^unitr_7_ins/user_w_smb_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0D0D0D00)) 
    \unitr_7_ins/user_w_smb_open_glue_set 
       (.I0(\^unitr_7_ins/unitr_7_close_pending ),
        .I1(\^unitr_7_ins/unitr_7_insession ),
        .I2(\^messages_ins/quiesce ),
        .I3(\unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o ),
        .I4(\^unitr_7_ins/user_w_smb_open ),
        .O(\^unitr_7_ins/user_w_smb_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___362___unitr_7_ins/user_w_smb_wren1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitr_7_ins/user_w_smb_wren1 
       (.I0(\^rd_arbiter_ins/unitr_7_wren ),
        .I1(\^unitr_7_ins/unitr_7_skip ),
        .I2(user_w_smb_full_w),
        .O(user_w_smb_wren_w));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitr_7_ins/user_w_smb_wren_d 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_w_smb_wren_w),
        .Q(\^unitr_7_ins/user_w_smb_wren_d ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___530___unitr_7_ins/user_w_smb_wren_d11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitr_7_ins/user_w_smb_wren_d11 
       (.I0(\^unitr_7_ins/user_w_smb_wren_d ),
        .I1(\^unitr_7_ins/unitr_7_quiesce ),
        .O(\unitr_7_ins/user_w_smb_wren_d_0 ));
  (* PK_HLUTNM = "___XLNM___132___unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o35" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o1 
       (.I0(\^unitr_7_ins/user_w_smb_wren_d ),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .O(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 
       (.I0(\unitr_7_ins/unitr_7_end_offset [7]),
        .I1(\unitr_7_ins/unitr_7_start_offset [7]),
        .I2(\unitr_7_ins/unitr_7_end_offset [6]),
        .I3(\unitr_7_ins/unitr_7_start_offset [6]),
        .I4(\unitr_7_ins/unitr_7_end_offset [5]),
        .I5(\unitr_7_ins/unitr_7_start_offset [5]),
        .O(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 
       (.I0(\unitr_7_ins/unitr_7_end_offset [11]),
        .I1(\unitr_7_ins/unitr_7_start_offset [11]),
        .I2(\unitr_7_ins/unitr_7_end_offset [10]),
        .I3(\unitr_7_ins/unitr_7_start_offset [10]),
        .I4(\unitr_7_ins/unitr_7_end_offset [0]),
        .I5(\unitr_7_ins/unitr_7_start_offset [0]),
        .O(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 
       (.I0(\unitr_7_ins/unitr_7_end_offset [2]),
        .I1(\unitr_7_ins/unitr_7_start_offset [2]),
        .I2(\unitr_7_ins/unitr_7_end_offset [9]),
        .I3(\unitr_7_ins/unitr_7_start_offset [9]),
        .I4(\unitr_7_ins/unitr_7_end_offset [8]),
        .I5(\unitr_7_ins/unitr_7_start_offset [8]),
        .O(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o34 
       (.I0(\unitr_7_ins/unitr_7_end_offset [4]),
        .I1(\unitr_7_ins/unitr_7_start_offset [4]),
        .I2(\unitr_7_ins/unitr_7_end_offset [1]),
        .I3(\unitr_7_ins/unitr_7_start_offset [1]),
        .I4(\unitr_7_ins/unitr_7_end_offset [3]),
        .I5(\unitr_7_ins/unitr_7_start_offset [3]),
        .O(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ));
  (* PK_HLUTNM = "___XLNM___132___unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o35" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o35 
       (.I0(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I1(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .O(\unitr_7_ins/unitr_7_start_offset[11]_unitr_7_end_offset ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_inv1 
       (.I0(\^unitr_7_ins/user_w_smb_wren_d ),
        .I1(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o3 ),
        .I2(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o31 ),
        .I3(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o32 ),
        .I4(\^unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_AND_478_o33 ),
        .O(\unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]_inv ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcompar_n0037_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_1_ins/Mcompar_n0037_cy [3],\NLW_unitw_1_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^unitw_1_ins/Mcompar_n0037_lutdi3 ,\^unitw_1_ins/Mcompar_n0037_lutdi2 ,\^unitw_1_ins/Mcompar_n0037_lutdi1 ,\^unitw_1_ins/Mcompar_n0037_lutdi }),
        .O(\NLW_unitw_1_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_1_ins/Mcompar_n0037_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcompar_n0037_cy[4]_CARRY4 
       (.CI(\unitw_1_ins/Mcompar_n0037_cy [3]),
        .CO({\unitw_1_ins/Mcompar_n0037_cy [7],\NLW_unitw_1_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\^unitw_1_ins/Mcompar_n0037_lutdi7 ,\^unitw_1_ins/Mcompar_n0037_lutdi6 ,\^unitw_1_ins/Mcompar_n0037_lutdi5 ,\^unitw_1_ins/Mcompar_n0037_lutdi4 }),
        .O(\NLW_unitw_1_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_1_ins/Mcompar_n0037_lut [7:4]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___39___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_n0037_lut[0] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [0]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [0]),
        .I2(\unitw_1_ins/unitw_1_start_offset [1]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [1]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [0]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___40___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_n0037_lut[1] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [2]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [2]),
        .I2(\unitw_1_ins/unitw_1_start_offset [3]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [3]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [1]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___41___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_n0037_lut[2] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [4]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [4]),
        .I2(\unitw_1_ins/unitw_1_start_offset [5]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [5]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [2]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___42___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_n0037_lut[3] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [6]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [6]),
        .I2(\unitw_1_ins/unitw_1_start_offset [7]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [7]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [3]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___43___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_n0037_lut[4] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [8]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [8]),
        .I2(\unitw_1_ins/unitw_1_start_offset [9]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [9]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [4]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___44___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_n0037_lut[5] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [10]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [10]),
        .I2(\unitw_1_ins/unitw_1_start_offset [11]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [11]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [5]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___45___Mcompar_n0037_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_n0037_lut[6] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [12]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [12]),
        .I2(\unitw_1_ins/unitw_1_start_offset [13]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [13]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [6]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___46___Mcompar_n0037_lutdi7" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \unitw_1_ins/Mcompar_n0037_lut[7] 
       (.I0(\unitw_1_ins/unitw_1_start_offset [14]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [14]),
        .O(\unitw_1_ins/Mcompar_n0037_lut [7]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___39___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_1_ins/Mcompar_n0037_lutdi 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [1]),
        .I1(\unitw_1_ins/unitw_1_start_offset [0]),
        .I2(\unitw_1_ins/unitw_1_start_offset [1]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [0]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___40___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_1_ins/Mcompar_n0037_lutdi1 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [3]),
        .I1(\unitw_1_ins/unitw_1_start_offset [2]),
        .I2(\unitw_1_ins/unitw_1_start_offset [3]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [2]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi1 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___41___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_1_ins/Mcompar_n0037_lutdi2 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [5]),
        .I1(\unitw_1_ins/unitw_1_start_offset [4]),
        .I2(\unitw_1_ins/unitw_1_start_offset [5]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [4]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi2 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___42___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_1_ins/Mcompar_n0037_lutdi3 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [7]),
        .I1(\unitw_1_ins/unitw_1_start_offset [6]),
        .I2(\unitw_1_ins/unitw_1_start_offset [7]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [6]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi3 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___43___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_1_ins/Mcompar_n0037_lutdi4 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [9]),
        .I1(\unitw_1_ins/unitw_1_start_offset [8]),
        .I2(\unitw_1_ins/unitw_1_start_offset [9]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [8]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi4 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___44___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_1_ins/Mcompar_n0037_lutdi5 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [11]),
        .I1(\unitw_1_ins/unitw_1_start_offset [10]),
        .I2(\unitw_1_ins/unitw_1_start_offset [11]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [10]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi5 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___45___Mcompar_n0037_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_1_ins/Mcompar_n0037_lutdi6 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [13]),
        .I1(\unitw_1_ins/unitw_1_start_offset [12]),
        .I2(\unitw_1_ins/unitw_1_start_offset [13]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [12]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi6 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___46___Mcompar_n0037_lutdi7" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitw_1_ins/Mcompar_n0037_lutdi7 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [14]),
        .I1(\unitw_1_ins/unitw_1_start_offset [14]),
        .O(\^unitw_1_ins/Mcompar_n0037_lutdi7 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy [3],\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi3 ,\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi2 ,\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi1 ,\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi }),
        .O(\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[4]_CARRY4 
       (.CI(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy [3]),
        .CO({\unitw_1_ins/unitw_1_offset_limit[14]_unitw_1_start_offset ,\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi7 ,\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi6 ,\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi5 ,\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi4 }),
        .O(\NLW_unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [7:4]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___47___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[0] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [0]),
        .I1(\unitw_1_ins/unitw_1_start_offset [0]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [1]),
        .I3(\unitw_1_ins/unitw_1_start_offset [1]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [0]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___48___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[1] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [2]),
        .I1(\unitw_1_ins/unitw_1_start_offset [2]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [3]),
        .I3(\unitw_1_ins/unitw_1_start_offset [3]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [1]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___49___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[2] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [4]),
        .I1(\unitw_1_ins/unitw_1_start_offset [4]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [5]),
        .I3(\unitw_1_ins/unitw_1_start_offset [5]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [2]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___50___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[3] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [6]),
        .I1(\unitw_1_ins/unitw_1_start_offset [6]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [7]),
        .I3(\unitw_1_ins/unitw_1_start_offset [7]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [3]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___51___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[4] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [8]),
        .I1(\unitw_1_ins/unitw_1_start_offset [8]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [9]),
        .I3(\unitw_1_ins/unitw_1_start_offset [9]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [4]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___52___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[5] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [10]),
        .I1(\unitw_1_ins/unitw_1_start_offset [10]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [11]),
        .I3(\unitw_1_ins/unitw_1_start_offset [11]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [5]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___53___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[6] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [12]),
        .I1(\unitw_1_ins/unitw_1_start_offset [12]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [13]),
        .I3(\unitw_1_ins/unitw_1_start_offset [13]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [6]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___54___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi7" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut[7] 
       (.I0(\unitw_1_ins/unitw_1_offset_limit [14]),
        .I1(\unitw_1_ins/unitw_1_start_offset [14]),
        .O(\unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lut [7]));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___47___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi 
       (.I0(\unitw_1_ins/unitw_1_start_offset [1]),
        .I1(\unitw_1_ins/unitw_1_start_offset [0]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [0]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [1]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___48___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi1 
       (.I0(\unitw_1_ins/unitw_1_start_offset [3]),
        .I1(\unitw_1_ins/unitw_1_start_offset [2]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [2]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [3]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi1 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___49___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi2 
       (.I0(\unitw_1_ins/unitw_1_start_offset [5]),
        .I1(\unitw_1_ins/unitw_1_start_offset [4]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [4]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [5]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi2 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___50___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi3 
       (.I0(\unitw_1_ins/unitw_1_start_offset [7]),
        .I1(\unitw_1_ins/unitw_1_start_offset [6]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [6]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [7]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi3 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___51___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi4 
       (.I0(\unitw_1_ins/unitw_1_start_offset [9]),
        .I1(\unitw_1_ins/unitw_1_start_offset [8]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [8]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [9]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi4 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___52___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi5 
       (.I0(\unitw_1_ins/unitw_1_start_offset [11]),
        .I1(\unitw_1_ins/unitw_1_start_offset [10]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [10]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [11]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi5 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___53___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi6" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi6 
       (.I0(\unitw_1_ins/unitw_1_start_offset [13]),
        .I1(\unitw_1_ins/unitw_1_start_offset [12]),
        .I2(\unitw_1_ins/unitw_1_offset_limit [12]),
        .I3(\unitw_1_ins/unitw_1_offset_limit [13]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi6 ));
  (* PK_HLUTNM = "unitw_1_ins/___XLNM___54___Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi7" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi7 
       (.I0(\unitw_1_ins/unitw_1_start_offset [14]),
        .I1(\unitw_1_ins/unitw_1_offset_limit [14]),
        .O(\^unitw_1_ins/Mcompar_unitw_1_offset_limit[14]_unitw_1_start_offset[14]_LessThan_7_o_lutdi7 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy [3],\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4 
       (.CI(\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy [3]),
        .CO({\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_CO_UNCONNECTED [3:1],\unitw_1_ins/unitw_1_start_offset[14]_unitw_1_end_offset }),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_cy[4]_CARRY4_S_UNCONNECTED [3:1],\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut [4]}));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut[0] 
       (.I0(\unitw_1_ins/unitw_1_end_offset [2]),
        .I1(\unitw_1_ins/unitw_1_end_offset [1]),
        .I2(\unitw_1_ins/unitw_1_end_offset [0]),
        .I3(\unitw_1_ins/unitw_1_start_offset [2]),
        .I4(\unitw_1_ins/unitw_1_start_offset [1]),
        .I5(\unitw_1_ins/unitw_1_start_offset [0]),
        .O(\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut[1] 
       (.I0(\unitw_1_ins/unitw_1_end_offset [5]),
        .I1(\unitw_1_ins/unitw_1_end_offset [4]),
        .I2(\unitw_1_ins/unitw_1_end_offset [3]),
        .I3(\unitw_1_ins/unitw_1_start_offset [5]),
        .I4(\unitw_1_ins/unitw_1_start_offset [4]),
        .I5(\unitw_1_ins/unitw_1_start_offset [3]),
        .O(\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut[2] 
       (.I0(\unitw_1_ins/unitw_1_end_offset [8]),
        .I1(\unitw_1_ins/unitw_1_end_offset [7]),
        .I2(\unitw_1_ins/unitw_1_end_offset [6]),
        .I3(\unitw_1_ins/unitw_1_start_offset [8]),
        .I4(\unitw_1_ins/unitw_1_start_offset [7]),
        .I5(\unitw_1_ins/unitw_1_start_offset [6]),
        .O(\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut[3] 
       (.I0(\unitw_1_ins/unitw_1_end_offset [11]),
        .I1(\unitw_1_ins/unitw_1_end_offset [10]),
        .I2(\unitw_1_ins/unitw_1_end_offset [9]),
        .I3(\unitw_1_ins/unitw_1_start_offset [11]),
        .I4(\unitw_1_ins/unitw_1_start_offset [10]),
        .I5(\unitw_1_ins/unitw_1_start_offset [9]),
        .O(\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut[4] 
       (.I0(\unitw_1_ins/unitw_1_end_offset [14]),
        .I1(\unitw_1_ins/unitw_1_end_offset [13]),
        .I2(\unitw_1_ins/unitw_1_end_offset [12]),
        .I3(\unitw_1_ins/unitw_1_start_offset [14]),
        .I4(\unitw_1_ins/unitw_1_start_offset [13]),
        .I5(\unitw_1_ins/unitw_1_start_offset [12]),
        .O(\unitw_1_ins/Mcompar_unitw_1_start_offset[14]_unitw_1_end_offset[14]_equal_2_o_lut [4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcount_unitw_1_bufno_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_1_ins/Mcount_unitw_1_bufno_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O(\unitw_1_ins/Result [3:0]),
        .S({\^unitw_1_ins/Mcount_unitw_1_bufno_cy[3]_rt ,\^unitw_1_ins/Mcount_unitw_1_bufno_cy[2]_rt ,\^unitw_1_ins/Mcount_unitw_1_bufno_cy[1]_rt ,\unitw_1_ins/Mcount_unitw_1_bufno_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_cy[1]_rt 
       (.I0(\unitw_1_ins/unitw_1_bufno [1]),
        .O(\^unitw_1_ins/Mcount_unitw_1_bufno_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_cy[2]_rt 
       (.I0(\unitw_1_ins/unitw_1_bufno [2]),
        .O(\^unitw_1_ins/Mcount_unitw_1_bufno_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_cy[3]_rt 
       (.I0(\unitw_1_ins/unitw_1_bufno [3]),
        .O(\^unitw_1_ins/Mcount_unitw_1_bufno_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_CARRY4 
       (.CI(\unitw_1_ins/Mcount_unitw_1_bufno_cy [3]),
        .CO({\NLW_unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_CARRY4_CO_UNCONNECTED [3:2],\unitw_1_ins/Mcount_unitw_1_bufno_cy [5:4]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_1_ins/Result [7:4]),
        .S({\^unitw_1_ins/Mcount_unitw_1_bufno_xor[7]_rt ,\^unitw_1_ins/Mcount_unitw_1_bufno_cy[6]_rt ,\^unitw_1_ins/Mcount_unitw_1_bufno_cy[5]_rt ,\^unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_rt 
       (.I0(\unitw_1_ins/unitw_1_bufno [4]),
        .O(\^unitw_1_ins/Mcount_unitw_1_bufno_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_cy[5]_rt 
       (.I0(\unitw_1_ins/unitw_1_bufno [5]),
        .O(\^unitw_1_ins/Mcount_unitw_1_bufno_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_cy[6]_rt 
       (.I0(\unitw_1_ins/unitw_1_bufno [6]),
        .O(\^unitw_1_ins/Mcount_unitw_1_bufno_cy[6]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_lut[0]1_INV_0 
       (.I0(\unitw_1_ins/unitw_1_bufno [0]),
        .O(\unitw_1_ins/Mcount_unitw_1_bufno_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_bufno_xor[7]_rt 
       (.I0(\unitw_1_ins/unitw_1_bufno [7]),
        .O(\^unitw_1_ins/Mcount_unitw_1_bufno_xor[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcount_unitw_1_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_1_ins/Mcount_unitw_1_start_offset_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O({\unitw_1_ins/Result[3]1 ,\unitw_1_ins/Result[2]1 ,\unitw_1_ins/Result[1]1 ,\unitw_1_ins/Result[0]1 }),
        .S({\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[3]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[2]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[1]_rt ,\unitw_1_ins/Mcount_unitw_1_start_offset_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[10]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [10]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[10]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[11]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [11]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[11]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4 
       (.CI(\unitw_1_ins/Mcount_unitw_1_start_offset_cy [11]),
        .CO({\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_CO_UNCONNECTED [3:1],\unitw_1_ins/Mcount_unitw_1_start_offset_cy [12]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_DI_UNCONNECTED [3:2],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_O_UNCONNECTED [3],\unitw_1_ins/Result [14:12]}),
        .S({\NLW_unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_CARRY4_S_UNCONNECTED [3],\^unitw_1_ins/Mcount_unitw_1_start_offset_xor[14]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[13]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [12]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[12]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[13]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [13]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[13]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[1]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [1]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[2]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [2]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[3]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [3]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcount_unitw_1_start_offset_cy[4]_CARRY4 
       (.CI(\unitw_1_ins/Mcount_unitw_1_start_offset_cy [3]),
        .CO(\unitw_1_ins/Mcount_unitw_1_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\unitw_1_ins/Result[7]1 ,\unitw_1_ins/Result[6]1 ,\unitw_1_ins/Result[5]1 ,\unitw_1_ins/Result[4]1 }),
        .S({\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[7]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[6]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[5]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[4]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [4]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[5]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [5]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[6]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [6]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[7]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [7]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Mcount_unitw_1_start_offset_cy[8]_CARRY4 
       (.CI(\unitw_1_ins/Mcount_unitw_1_start_offset_cy [7]),
        .CO(\unitw_1_ins/Mcount_unitw_1_start_offset_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_1_ins/Result [11:8]),
        .S({\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[11]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[10]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[9]_rt ,\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[8]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [8]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[8]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_cy[9]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [9]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_cy[9]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_lut[0]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [0]),
        .O(\unitw_1_ins/Mcount_unitw_1_start_offset_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Mcount_unitw_1_start_offset_xor[14]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [14]),
        .O(\^unitw_1_ins/Mcount_unitw_1_start_offset_xor[14]_rt ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h40444F44)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT11 
       (.I0(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I1(\bar_registers_ins/buf_offset_reg [15]),
        .I2(\unitw_1_ins/n0031 ),
        .I3(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I4(\unitw_1_ins/unitw_1_do_buffers [0]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4004FBBF40044004)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT21 
       (.I0(\unitw_1_ins/n0031 ),
        .I1(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I2(\unitw_1_ins/unitw_1_do_buffers [0]),
        .I3(\unitw_1_ins/unitw_1_do_buffers [1]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I5(\bar_registers_ins/buf_offset_reg [16]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0220DFFD02200220)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT3 
       (.I0(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I1(\unitw_1_ins/n0031 ),
        .I2(N170),
        .I3(\unitw_1_ins/unitw_1_do_buffers [2]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I5(\bar_registers_ins/buf_offset_reg [17]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [2]));
  (* PK_HLUTNM = "___XLNM___288___unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT3_SW0 
       (.I0(\unitw_1_ins/unitw_1_do_buffers [1]),
        .I1(\unitw_1_ins/unitw_1_do_buffers [0]),
        .O(N170));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0220DFFD02200220)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT4 
       (.I0(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I1(\unitw_1_ins/n0031 ),
        .I2(N168),
        .I3(\unitw_1_ins/unitw_1_do_buffers [3]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I5(\bar_registers_ins/buf_offset_reg [18]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [3]));
  (* PK_HLUTNM = "___XLNM___288___unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h01)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT4_SW0 
       (.I0(\unitw_1_ins/unitw_1_do_buffers [1]),
        .I1(\unitw_1_ins/unitw_1_do_buffers [0]),
        .I2(\unitw_1_ins/unitw_1_do_buffers [2]),
        .O(N168));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0220DFFD02200220)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT5 
       (.I0(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I1(\unitw_1_ins/n0031 ),
        .I2(N166),
        .I3(\unitw_1_ins/unitw_1_do_buffers [4]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I5(\bar_registers_ins/buf_offset_reg [19]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [4]));
  (* PK_HLUTNM = "___XLNM___95___unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT6_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT5_SW0 
       (.I0(\unitw_1_ins/unitw_1_do_buffers [1]),
        .I1(\unitw_1_ins/unitw_1_do_buffers [0]),
        .I2(\unitw_1_ins/unitw_1_do_buffers [2]),
        .I3(\unitw_1_ins/unitw_1_do_buffers [3]),
        .O(N166));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0220DFFD02200220)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT6 
       (.I0(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I1(\unitw_1_ins/n0031 ),
        .I2(N164),
        .I3(\unitw_1_ins/unitw_1_do_buffers [5]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I5(\bar_registers_ins/buf_offset_reg [20]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [5]));
  (* PK_HLUTNM = "___XLNM___95___unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT6_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT6_SW0 
       (.I0(\unitw_1_ins/unitw_1_do_buffers [1]),
        .I1(\unitw_1_ins/unitw_1_do_buffers [0]),
        .I2(\unitw_1_ins/unitw_1_do_buffers [2]),
        .I3(\unitw_1_ins/unitw_1_do_buffers [3]),
        .I4(\unitw_1_ins/unitw_1_do_buffers [4]),
        .O(N164));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4004FBBF40044004)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT71 
       (.I0(\unitw_1_ins/n0031 ),
        .I1(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I2(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_48_OUT[7:0]_cy ),
        .I3(\unitw_1_ins/unitw_1_do_buffers [6]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I5(\bar_registers_ins/buf_offset_reg [21]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0220DFFD02200220)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT8 
       (.I0(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I1(\unitw_1_ins/n0031 ),
        .I2(N172),
        .I3(\unitw_1_ins/unitw_1_do_buffers [7]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .I5(\bar_registers_ins/buf_offset_reg [22]),
        .O(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_1_ins/Mmux_unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT8_SW0 
       (.I0(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_48_OUT[7:0]_cy ),
        .I1(\unitw_1_ins/unitw_1_do_buffers [6]),
        .O(N172));
  (* PK_HLUTNM = "___XLNM___188___unitw_1_ins/_n0422_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitw_1_ins/Mmux_unitw_1_host_is_empty_unitw_1_host_is_empty_MUX_1137_o11 
       (.I0(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I1(\unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o ),
        .I2(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .O(\unitw_1_ins/unitw_1_host_is_empty_unitw_1_host_is_empty_MUX_1137_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [18]),
        .I1(\unitw_1_ins/unitw_1_bufno [6]),
        .I2(\bar_registers_ins/buf_ctrl_reg [17]),
        .I3(\unitw_1_ins/unitw_1_bufno [5]),
        .I4(\bar_registers_ins/buf_ctrl_reg [16]),
        .I5(\unitw_1_ins/unitw_1_bufno [4]),
        .O(\unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o12 
       (.I0(\bar_registers_ins/buf_ctrl_reg [14]),
        .I1(\unitw_1_ins/unitw_1_bufno [2]),
        .I2(\bar_registers_ins/buf_ctrl_reg [13]),
        .I3(\unitw_1_ins/unitw_1_bufno [1]),
        .I4(\bar_registers_ins/buf_ctrl_reg [19]),
        .I5(\unitw_1_ins/unitw_1_bufno [7]),
        .O(\^unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [12]),
        .I1(\unitw_1_ins/unitw_1_bufno [0]),
        .I2(\bar_registers_ins/buf_ctrl_reg [15]),
        .I3(\unitw_1_ins/unitw_1_bufno [3]),
        .I4(\^unitw_1_ins/unitw_1_full ),
        .I5(\bar_registers_ins/buf_ctrl_reg [21]),
        .O(\^unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    \unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o14 
       (.I0(\unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o1 ),
        .I1(\^unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o12 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [20]),
        .I3(\^unitw_1_ins/Mmux_unitw_1_limitsvalid_GND_16_o_MUX_1142_o11 ),
        .I4(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I5(\unitw_1_ins/n0031 ),
        .O(\unitw_1_ins/unitw_1_limitsvalid_GND_16_o_MUX_1142_o ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_1_ins/Mmux_unitw_1_req_GND_16_o_MUX_1148_o11 
       (.I0(\^unitw_1_ins/unitw_1_quiesce ),
        .I1(\^wr_arbiter_ins/unitw_1_busy ),
        .O(\unitw_1_ins/unitw_1_req_GND_16_o_MUX_1148_o ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [3:0]),
        .S({\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [3:1],\^unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[0]_rt 
       (.I0(\unitw_1_ins/unitw_1_start_offset [0]),
        .O(\^unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4 
       (.CI(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy [11]),
        .CO({\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_CO_UNCONNECTED [3:1],\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy [12]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_DI_UNCONNECTED [3:2],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O({\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_O_UNCONNECTED [3],\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [14:12]}),
        .S({\NLW_unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[12]_CARRY4_S_UNCONNECTED [3],\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [14:12]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[4]_CARRY4 
       (.CI(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy [3]),
        .CO(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [7:4]),
        .S(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy[8]_CARRY4 
       (.CI(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy [7]),
        .CO(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_cy [11:8]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [11:8]),
        .S(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[10]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [10]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[11]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [11]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[12]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [12]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [12]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[13]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [13]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [13]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[14]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [14]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [14]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[1]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [1]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[2]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [2]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[3]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [3]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[4]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [4]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[5]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [5]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[6]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [6]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[7]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [7]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[8]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [8]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut[9]_INV_0 
       (.I0(\unitw_1_ins/unitw_1_start_offset [9]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_15_OUT[14:0]_lut [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_48_OUT[7:0]_cy[5]11 
       (.I0(\unitw_1_ins/unitw_1_do_buffers [1]),
        .I1(\unitw_1_ins/unitw_1_do_buffers [0]),
        .I2(\unitw_1_ins/unitw_1_do_buffers [2]),
        .I3(\unitw_1_ins/unitw_1_do_buffers [3]),
        .I4(\unitw_1_ins/unitw_1_do_buffers [4]),
        .I5(\unitw_1_ins/unitw_1_do_buffers [5]),
        .O(\unitw_1_ins/Msub_GND_16_o_GND_16_o_sub_48_OUT[7:0]_cy ));
  (* PK_HLUTNM = "___XLNM___535___unitw_1_ins/Reset_OR_DriverANDClockEnable11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_1_ins/Reset_OR_DriverANDClockEnable11 
       (.I0(\^unitw_1_ins/unitw_1_quiesce ),
        .I1(\^unitw_1_ins/unitw_1_submit_buffer ),
        .O(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_1_ins/_n03331 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 ),
        .O(\unitw_1_ins/_n0333 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000000070F0000)) 
    \unitw_1_ins/_n03401 
       (.I0(\^unitw_1_ins/unitw_1_synchronous ),
        .I1(\^unitw_1_ins/unitw_1_limitsvalid ),
        .I2(\^unitw_1_ins/unitw_1_close_pending ),
        .I3(\unitw_1_ins/n0031 ),
        .I4(\^unitw_1_ins/unitw_1_wr_request_condition ),
        .I5(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .O(\unitw_1_ins/_n0340 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2200320022003300)) 
    \unitw_1_ins/_n034021 
       (.I0(\^unitw_1_ins/unitw_1_insession ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .I2(\unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o ),
        .I3(\^unitw_1_ins/unitw_1_wr_request_condition ),
        .I4(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o1 ),
        .I5(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2 ),
        .O(\unitw_1_ins/_n03402 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitw_1_ins/_n03761 
       (.I0(\unitw_1_ins/unitw_1_bufno [1]),
        .I1(\unitw_1_ins/unitw_1_last_use_buffer [1]),
        .I2(\unitw_1_ins/unitw_1_bufno [6]),
        .I3(\unitw_1_ins/unitw_1_last_use_buffer [6]),
        .I4(\unitw_1_ins/unitw_1_bufno [5]),
        .I5(\unitw_1_ins/unitw_1_last_use_buffer [5]),
        .O(\^unitw_1_ins/_n03761 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitw_1_ins/_n03762 
       (.I0(\unitw_1_ins/unitw_1_bufno [4]),
        .I1(\unitw_1_ins/unitw_1_last_use_buffer [4]),
        .I2(\unitw_1_ins/unitw_1_bufno [3]),
        .I3(\unitw_1_ins/unitw_1_last_use_buffer [3]),
        .I4(\unitw_1_ins/unitw_1_bufno [2]),
        .I5(\unitw_1_ins/unitw_1_last_use_buffer [2]),
        .O(\^unitw_1_ins/_n03762 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \unitw_1_ins/_n03763 
       (.I0(\^unitw_1_ins/_n03761 ),
        .I1(\^unitw_1_ins/_n03762 ),
        .I2(\unitw_1_ins/unitw_1_bufno [7]),
        .I3(\unitw_1_ins/unitw_1_last_use_buffer [7]),
        .I4(\unitw_1_ins/unitw_1_bufno [0]),
        .I5(\unitw_1_ins/unitw_1_last_use_buffer [0]),
        .O(\^unitw_1_ins/_n03763 ));
  (* PK_HLUTNM = "___XLNM___96___unitw_1_ins/_n0395_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2F0F2200)) 
    \unitw_1_ins/_n0395_inv1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [25]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\unitw_1_ins/n0031 ),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o1 ),
        .I4(\^unitw_1_ins/unitw_1_submit_buffer ),
        .O(\unitw_1_ins/_n0395_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA0008)) 
    \unitw_1_ins/_n0403_inv1 
       (.I0(\^wr_arbiter_ins/unitw_1_rden ),
        .I1(\^unitw_1_ins/unitw_1_active ),
        .I2(user_r_read_32_empty_w),
        .I3(user_r_read_32_eof_w),
        .I4(\^unitw_1_ins/unitw_1_first ),
        .I5(\^unitw_1_ins/unitw_1_submit_buffer ),
        .O(\unitw_1_ins/_n0403_inv ));
  (* PK_HLUTNM = "___XLNM___96___unitw_1_ins/_n0395_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF2F02200)) 
    \unitw_1_ins/_n0408_inv1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [25]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\unitw_1_ins/n0031 ),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o1 ),
        .I4(\^unitw_1_ins/unitw_1_submit_buffer ),
        .O(\unitw_1_ins/_n0408_inv ));
  (* PK_HLUTNM = "___XLNM___188___unitw_1_ins/_n0422_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \unitw_1_ins/_n0422_inv1 
       (.I0(\unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o ),
        .I1(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .I2(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .I3(\^unitw_1_ins/unitw_1_submit_buffer ),
        .O(\unitw_1_ins/_n0422_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h31313130)) 
    \unitw_1_ins/_n0428_inv1 
       (.I0(\^unitw_1_ins/unitw_1_insession ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .I2(\^unitw_1_ins/unitw_1_wr_request_condition ),
        .I3(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o1 ),
        .I4(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2 ),
        .O(\unitw_1_ins/_n0428_inv ));
  (* PK_HLUTNM = "___XLNM___431___unitw_1_ins/_n0451_inv_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_1_ins/_n0451_inv_SW0 
       (.I0(\^wr_arbiter_ins/unitw_1_done ),
        .I1(user_r_read_32_eof_w),
        .O(N174));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3322F3A23333F3F3)) 
    \unitw_1_ins/_n0451_inv_SW1 
       (.I0(\^wr_arbiter_ins/unitw_1_done ),
        .I1(\^unitw_1_ins/unitw_1_active ),
        .I2(\^wr_arbiter_ins/unitw_1_rden ),
        .I3(N324),
        .I4(\unitw_1_ins/unitw_1_effective_rden ),
        .I5(\unitw_1_ins/_n03402 ),
        .O(N355));
  (* PK_HLUTNM = "___XLNM___431___unitw_1_ins/_n0451_inv_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \unitw_1_ins/_n0451_inv_SW2 
       (.I0(\^wr_arbiter_ins/unitw_1_done ),
        .I1(N324),
        .I2(\unitw_1_ins/_n03402 ),
        .O(N356));
  (* PK_HLUTNM = "___XLNM___299___unitw_1_ins/_n0465_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \unitw_1_ins/_n0465_inv1 
       (.I0(\^wr_arbiter_ins/unitw_1_busy ),
        .I1(\^unitw_1_ins/unitw_1_quiesce ),
        .I2(\^unitw_1_ins/unitw_1_wr_request_condition ),
        .I3(\^unitw_1_ins/unitw_1_close_pending ),
        .O(\unitw_1_ins/_n0465_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o101 
       (.I0(\bar_registers_ins/buf_ctrl_reg [13]),
        .I1(\unitw_1_ins/unitw_1_bufno_minus_1 [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [18]),
        .I3(\unitw_1_ins/unitw_1_bufno_minus_1 [6]),
        .I4(\bar_registers_ins/buf_ctrl_reg [17]),
        .I5(\unitw_1_ins/unitw_1_bufno_minus_1 [5]),
        .O(\unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o10 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o102 
       (.I0(\bar_registers_ins/buf_ctrl_reg [16]),
        .I1(\unitw_1_ins/unitw_1_bufno_minus_1 [4]),
        .I2(\bar_registers_ins/buf_ctrl_reg [15]),
        .I3(\unitw_1_ins/unitw_1_bufno_minus_1 [3]),
        .I4(\bar_registers_ins/buf_ctrl_reg [14]),
        .I5(\unitw_1_ins/unitw_1_bufno_minus_1 [2]),
        .O(\^unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o101 ));
  (* PK_HLUTNM = "___XLNM___384___unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o103" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o103 
       (.I0(\bar_registers_ins/buf_ctrl_reg [21]),
        .I1(\bar_registers_ins/buf_ctrl_reg [20]),
        .I2(\bar_registers_ins/buf_ctrl_reg [19]),
        .I3(\unitw_1_ins/unitw_1_bufno_minus_1 [7]),
        .O(\^unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o102 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    \unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o104 
       (.I0(\unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o10 ),
        .I1(\^unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o101 ),
        .I2(\^unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o102 ),
        .I3(\bar_registers_ins/buf_ctrl_reg [12]),
        .I4(\unitw_1_ins/unitw_1_bufno [0]),
        .O(\unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [2]),
        .I1(\bar_registers_ins/buf_ctrl_reg [3]),
        .I2(\bar_registers_ins/buf_ctrl_reg [4]),
        .I3(\bar_registers_ins/buf_ctrl_reg [0]),
        .I4(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I5(\bar_registers_ins/buf_ctrl_reg [1]),
        .O(\^unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 ));
  (* PK_HLUTNM = "___XLNM___388___unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I2(\^unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 ),
        .O(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 ),
        .O(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o1 
       (.I0(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I1(\^unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [11]),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\bar_registers_ins/buf_ctrl_reg [26]),
        .O(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [11]),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I5(\^unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o11 ),
        .O(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_1_ins/n0031[7] 
       (.I0(\unitw_1_ins/unitw_1_do_buffers [1]),
        .I1(\unitw_1_ins/unitw_1_do_buffers [0]),
        .I2(\unitw_1_ins/unitw_1_do_buffers [2]),
        .I3(\unitw_1_ins/unitw_1_do_buffers [3]),
        .I4(\unitw_1_ins/unitw_1_do_buffers [4]),
        .I5(N180),
        .O(\unitw_1_ins/n0031 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \unitw_1_ins/n0031[7]_SW0 
       (.I0(\unitw_1_ins/unitw_1_do_buffers [7]),
        .I1(\unitw_1_ins/unitw_1_do_buffers [6]),
        .I2(\unitw_1_ins/unitw_1_do_buffers [5]),
        .O(N180));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_1_ins/n0047[14]1 
       (.I0(\unitw_1_ins/unitw_1_start_offset [1]),
        .I1(\unitw_1_ins/unitw_1_start_offset [0]),
        .I2(\unitw_1_ins/unitw_1_start_offset [2]),
        .I3(\unitw_1_ins/unitw_1_start_offset [3]),
        .I4(\unitw_1_ins/unitw_1_start_offset [4]),
        .I5(\unitw_1_ins/unitw_1_start_offset [5]),
        .O(\unitw_1_ins/n0047 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_1_ins/n0047[14]2 
       (.I0(\unitw_1_ins/unitw_1_start_offset [7]),
        .I1(\unitw_1_ins/unitw_1_start_offset [6]),
        .I2(\unitw_1_ins/unitw_1_start_offset [8]),
        .I3(\unitw_1_ins/unitw_1_start_offset [9]),
        .I4(\unitw_1_ins/unitw_1_start_offset [10]),
        .I5(\unitw_1_ins/unitw_1_start_offset [11]),
        .O(\^unitw_1_ins/n0047[14]1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \unitw_1_ins/n0047[14]3 
       (.I0(\unitw_1_ins/unitw_1_start_offset [14]),
        .I1(\unitw_1_ins/unitw_1_start_offset [12]),
        .I2(\unitw_1_ins/unitw_1_start_offset [13]),
        .I3(\^unitw_1_ins/n0047[14]1 ),
        .I4(\unitw_1_ins/n0047 ),
        .O(\^unitw_1_ins/n0047 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/pre_unitw_1_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_1_ins/unitw_1_rden_unitw_1_effective_rden_AND_157_o_norst ),
        .Q(\^unitw_1_ins/pre_unitw_1_nodata ),
        .R(\unitw_1_ins/unitw_1_rden_inv ));
  (* PK_HLUTNM = "___XLNM___513___unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o1 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^messages_ins/unitw_1_eof_ack ),
        .O(\unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o ));
  (* PK_HLUTNM = "___XLNM___513___unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitw_1_ins/quiesce_user_r_read_32_open_OR_212_o1 
       (.I0(\^unitw_1_ins/user_r_read_32_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitw_1_ins/quiesce_user_r_read_32_open_OR_212_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_active 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_active_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_active ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000D0C02030F0F)) 
    \unitw_1_ins/unitw_1_active_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_close_pending ),
        .I1(N174),
        .I2(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I3(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I4(N356),
        .I5(N355),
        .O(\^unitw_1_ins/unitw_1_active_glue_set ));
  (* PK_HLUTNM = "___XLNM___101___unitw_1_ins/unitw_1_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF2022)) 
    \unitw_1_ins/unitw_1_active_glue_set_SW0 
       (.I0(\^wr_arbiter_ins/unitw_1_rden ),
        .I1(\^unitw_1_ins/unitw_1_first ),
        .I2(user_r_read_32_empty_w),
        .I3(\^unitw_1_ins/unitw_1_active ),
        .I4(user_r_read_32_eof_w),
        .O(N324));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_0 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [0]),
        .Q(\unitw_1_ins/unitw_1_bufno [0]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_1 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [1]),
        .Q(\unitw_1_ins/unitw_1_bufno [1]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_2 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [2]),
        .Q(\unitw_1_ins/unitw_1_bufno [2]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_3 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [3]),
        .Q(\unitw_1_ins/unitw_1_bufno [3]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_4 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [4]),
        .Q(\unitw_1_ins/unitw_1_bufno [4]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_5 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [5]),
        .Q(\unitw_1_ins/unitw_1_bufno [5]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_6 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [6]),
        .Q(\unitw_1_ins/unitw_1_bufno [6]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_bufno_7 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/Result [7]),
        .Q(\unitw_1_ins/unitw_1_bufno [7]),
        .R(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_bufno_minus_1_1 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/unitw_1_bufno [1]),
        .Q(\unitw_1_ins/unitw_1_bufno_minus_1 [1]),
        .S(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_bufno_minus_1_2 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/unitw_1_bufno [2]),
        .Q(\unitw_1_ins/unitw_1_bufno_minus_1 [2]),
        .S(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_bufno_minus_1_3 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/unitw_1_bufno [3]),
        .Q(\unitw_1_ins/unitw_1_bufno_minus_1 [3]),
        .S(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_bufno_minus_1_4 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/unitw_1_bufno [4]),
        .Q(\unitw_1_ins/unitw_1_bufno_minus_1 [4]),
        .S(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_bufno_minus_1_5 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/unitw_1_bufno [5]),
        .Q(\unitw_1_ins/unitw_1_bufno_minus_1 [5]),
        .S(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_bufno_minus_1_6 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/unitw_1_bufno [6]),
        .Q(\unitw_1_ins/unitw_1_bufno_minus_1 [6]),
        .S(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_bufno_minus_1_7 
       (.C(bus_clk_w),
        .CE(\^unitw_1_ins/unitw_1_submit_buffer ),
        .D(\unitw_1_ins/unitw_1_bufno [7]),
        .Q(\unitw_1_ins/unitw_1_bufno_minus_1 [7]),
        .S(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_close_pending_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_close_pending ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitw_1_ins/unitw_1_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o1 ),
        .I4(\^unitw_1_ins/unitw_1_close_pending ),
        .O(\^unitw_1_ins/unitw_1_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[0]),
        .Q(\unitw_1_ins/unitw_1_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[1]),
        .Q(\unitw_1_ins/unitw_1_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[10]),
        .Q(\unitw_1_ins/unitw_1_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[11]),
        .Q(\unitw_1_ins/unitw_1_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[12]),
        .Q(\unitw_1_ins/unitw_1_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[13]),
        .Q(\unitw_1_ins/unitw_1_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[14]),
        .Q(\unitw_1_ins/unitw_1_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_15 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[15]),
        .Q(\unitw_1_ins/unitw_1_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_16 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[16]),
        .Q(\unitw_1_ins/unitw_1_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_17 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[17]),
        .Q(\unitw_1_ins/unitw_1_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_18 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[18]),
        .Q(\unitw_1_ins/unitw_1_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_19 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[19]),
        .Q(\unitw_1_ins/unitw_1_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[2]),
        .Q(\unitw_1_ins/unitw_1_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_20 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[20]),
        .Q(\unitw_1_ins/unitw_1_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_21 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[21]),
        .Q(\unitw_1_ins/unitw_1_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_22 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[22]),
        .Q(\unitw_1_ins/unitw_1_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_23 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[23]),
        .Q(\unitw_1_ins/unitw_1_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_24 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[24]),
        .Q(\unitw_1_ins/unitw_1_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_25 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[25]),
        .Q(\unitw_1_ins/unitw_1_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_26 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[26]),
        .Q(\unitw_1_ins/unitw_1_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_27 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[27]),
        .Q(\unitw_1_ins/unitw_1_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_28 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[28]),
        .Q(\unitw_1_ins/unitw_1_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_29 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[29]),
        .Q(\unitw_1_ins/unitw_1_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[3]),
        .Q(\unitw_1_ins/unitw_1_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_30 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[30]),
        .Q(\unitw_1_ins/unitw_1_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_31 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[31]),
        .Q(\unitw_1_ins/unitw_1_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[4]),
        .Q(\unitw_1_ins/unitw_1_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[5]),
        .Q(\unitw_1_ins/unitw_1_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[6]),
        .Q(\unitw_1_ins/unitw_1_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[7]),
        .Q(\unitw_1_ins/unitw_1_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[8]),
        .Q(\unitw_1_ins/unitw_1_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_data_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_32_data_w[9]),
        .Q(\unitw_1_ins/unitw_1_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_0 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [0]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_1 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [1]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_2 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [2]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_3 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [3]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_4 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [4]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_5 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [5]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_6 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [6]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_buffers_7 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0395_inv ),
        .D(\unitw_1_ins/unitw_1_do_buffers[7]_unitw_1_do_buffers[7]_mux_49_OUT [7]),
        .Q(\unitw_1_ins/unitw_1_do_buffers [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_do_flush 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_do_flush_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_do_flush ),
        .R(\unitw_1_ins/_n0333 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4 
       (.CI(\unitw_1_ins/unitw_1_offset_limit[14]_unitw_1_start_offset ),
        .CO({\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_CO_UNCONNECTED [3:2],\unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o ,\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_DI_UNCONNECTED [3:2],M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_cy_CARRY4_S_UNCONNECTED [3:2],\unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_lut ,\unitw_1_ins/n0031 }));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_lut_INV_0 
       (.I0(\^unitw_1_ins/unitw_1_do_flush ),
        .O(\unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o1_lut ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_1_ins/unitw_1_do_flush_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_do_flush ),
        .I1(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_199_o ),
        .O(\^unitw_1_ins/unitw_1_do_flush_glue_set ));
  (* PK_HLUTNM = "___XLNM___101___unitw_1_ins/unitw_1_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAAA0008)) 
    \unitw_1_ins/unitw_1_effective_rden1 
       (.I0(\^wr_arbiter_ins/unitw_1_rden ),
        .I1(\^unitw_1_ins/unitw_1_active ),
        .I2(user_r_read_32_empty_w),
        .I3(user_r_read_32_eof_w),
        .I4(\^unitw_1_ins/unitw_1_first ),
        .O(\unitw_1_ins/unitw_1_effective_rden ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_0_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [0]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_0_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [0]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [0]),
        .I4(\unitw_1_ins/unitw_1_end_offset [0]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_0_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_1_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_10_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [10]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_10_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [10]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [10]),
        .I4(\unitw_1_ins/unitw_1_end_offset [10]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_10_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_11_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [11]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_11_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [11]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [11]),
        .I4(\unitw_1_ins/unitw_1_end_offset [11]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_11_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_12_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [12]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_12_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [12]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [12]),
        .I4(\unitw_1_ins/unitw_1_end_offset [12]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_12_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_13_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [13]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_13_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [13]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [13]),
        .I4(\unitw_1_ins/unitw_1_end_offset [13]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_13_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_14_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [14]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_14_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [14]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [14]),
        .I4(\unitw_1_ins/unitw_1_end_offset [14]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_14_rstpot ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_1_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [1]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [1]),
        .I4(\unitw_1_ins/unitw_1_end_offset [1]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_1_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_2_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [2]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_2_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [2]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [2]),
        .I4(\unitw_1_ins/unitw_1_end_offset [2]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_2_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_3_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [3]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_3_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [3]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [3]),
        .I4(\unitw_1_ins/unitw_1_end_offset [3]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_3_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_4_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [4]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_4_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [4]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [4]),
        .I4(\unitw_1_ins/unitw_1_end_offset [4]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_4_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_5_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [5]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_5_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [5]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [5]),
        .I4(\unitw_1_ins/unitw_1_end_offset [5]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_5_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_6_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [6]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_6_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [6]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [6]),
        .I4(\unitw_1_ins/unitw_1_end_offset [6]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_6_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_7_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [7]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_7_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [7]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [7]),
        .I4(\unitw_1_ins/unitw_1_end_offset [7]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_7_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_8_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [8]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_8_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [8]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [8]),
        .I4(\unitw_1_ins/unitw_1_end_offset [8]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_8_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_end_offset_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_end_offset_9_rstpot ),
        .Q(\unitw_1_ins/unitw_1_end_offset [9]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFD75A820)) 
    \unitw_1_ins/unitw_1_end_offset_9_rstpot 
       (.I0(\unitw_1_ins/_n0428_inv ),
        .I1(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .I2(\unitw_1_ins/unitw_1_offset_limit [9]),
        .I3(\unitw_1_ins/GND_16_o_GND_16_o_sub_15_OUT [9]),
        .I4(\unitw_1_ins/unitw_1_end_offset [9]),
        .I5(\unitw_1_ins/_n0340 ),
        .O(\^unitw_1_ins/unitw_1_end_offset_9_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_eof 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_eof_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_eof ),
        .R(\unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_1_ins/unitw_1_eof_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_eof_sent ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .I2(\^unitw_1_ins/user_r_read_32_open ),
        .I3(\^unitw_1_ins/unitw_1_eof_pending ),
        .I4(\^unitw_1_ins/n0047 ),
        .I5(\^unitw_1_ins/unitw_1_eof ),
        .O(\^unitw_1_ins/unitw_1_eof_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_eof_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_eof_pending_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_eof_pending ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* PK_HLUTNM = "___XLNM___347___unitw_1_ins/unitw_1_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_1_ins/unitw_1_eof_pending_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_eof_pending ),
        .I1(user_r_read_32_eof_w),
        .O(\^unitw_1_ins/unitw_1_eof_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_eof_sent 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_eof_sent_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_eof_sent ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_1_ins/unitw_1_eof_sent_glue_set 
       (.I0(\unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .I2(\^unitw_1_ins/user_r_read_32_open ),
        .I3(\^unitw_1_ins/unitw_1_eof_pending ),
        .I4(\^unitw_1_ins/n0047 ),
        .I5(\^unitw_1_ins/unitw_1_eof_sent ),
        .O(\^unitw_1_ins/unitw_1_eof_sent_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_first 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_first_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_first ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h20202322)) 
    \unitw_1_ins/unitw_1_first_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_first ),
        .I1(\^wr_arbiter_ins/unitw_1_rden ),
        .I2(\^unitw_1_ins/unitw_1_close_pending ),
        .I3(\^unitw_1_ins/unitw_1_wr_request_condition ),
        .I4(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .O(\^unitw_1_ins/unitw_1_first_glue_set ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o1 
       (.I0(\^unitw_1_ins/unitw_1_eof_pending ),
        .I1(\^unitw_1_ins/unitw_1_limitsvalid ),
        .I2(\^unitw_1_ins/n0047 ),
        .O(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o1 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_cy_CARRY4 
       (.CI(\unitw_1_ins/Mcompar_n0037_cy [7]),
        .CO({\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ,\NLW_unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_cy_CARRY4_CO_UNCONNECTED [2],\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2 ,\NLW_unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_cy_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\NLW_unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_cy_CARRY4_O_UNCONNECTED [3:0]),
        .S({\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut1 ,\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut ,\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut1 ,\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut }));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut 
       (.I0(\^unitw_1_ins/unitw_1_limitsvalid ),
        .I1(\unitw_1_ins/n0031 ),
        .O(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFF15)) 
    \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut1 
       (.I0(\^unitw_1_ins/unitw_1_eof_pending ),
        .I1(\^unitw_1_ins/unitw_1_do_flush ),
        .I2(\^unitw_1_ins/unitw_1_limitsvalid ),
        .I3(\^unitw_1_ins/n0047 ),
        .O(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2_lut1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h15)) 
    \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut 
       (.I0(\^unitw_1_ins/unitw_1_insession ),
        .I1(\unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o ),
        .I2(\^unitw_1_ins/unitw_1_wr_request_condition ),
        .O(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut1 
       (.I0(\^unitw_1_ins/unitw_1_eof_pending ),
        .I1(\^unitw_1_ins/unitw_1_limitsvalid ),
        .I2(\^unitw_1_ins/unitw_1_insession ),
        .I3(\^unitw_1_ins/n0047 ),
        .O(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o3_lut1 ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_flushanyhow 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_flushanyhow_rstpot ),
        .Q(\^unitw_1_ins/unitw_1_flushanyhow ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA0A0A0A0AAABAAA8)) 
    \unitw_1_ins/unitw_1_flushanyhow_rstpot 
       (.I0(\^unitw_1_ins/unitw_1_flushanyhow ),
        .I1(\^unitw_1_ins/unitw_1_insession ),
        .I2(\^unitw_1_ins/unitw_1_close_pending ),
        .I3(N178),
        .I4(N345),
        .I5(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .O(\^unitw_1_ins/unitw_1_flushanyhow_rstpot ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFBBB888808888888)) 
    \unitw_1_ins/unitw_1_flushanyhow_rstpot_SW0 
       (.I0(\unitw_1_ins/unitw_1_do_flush_GND_16_o_OR_202_o ),
        .I1(\^unitw_1_ins/unitw_1_limitsvalid ),
        .I2(\unitw_1_ins/n0031 ),
        .I3(\unitw_1_ins/Mcompar_n0037_cy [7]),
        .I4(\^unitw_1_ins/unitw_1_synchronous ),
        .I5(\^unitw_1_ins/unitw_1_flushanyhow ),
        .O(N345));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_flushonly 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_flushonly_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_flushonly ),
        .R(\unitw_1_ins/_n03402 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \unitw_1_ins/unitw_1_flushonly_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_flushonly ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .I2(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .O(\^unitw_1_ins/unitw_1_flushonly_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_full 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_full_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_full ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* PK_HLUTNM = "___XLNM___535___unitw_1_ins/Reset_OR_DriverANDClockEnable11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \unitw_1_ins/unitw_1_full_glue_set 
       (.I0(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .I1(\^unitw_1_ins/_n03763 ),
        .I2(\^unitw_1_ins/unitw_1_submit_buffer ),
        .I3(\^unitw_1_ins/unitw_1_full ),
        .O(\^unitw_1_ins/unitw_1_full_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_host_is_empty 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0422_inv ),
        .D(\unitw_1_ins/unitw_1_host_is_empty_unitw_1_host_is_empty_MUX_1137_o ),
        .Q(\^unitw_1_ins/unitw_1_host_is_empty ),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_insession_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_insession ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555511111110)) 
    \unitw_1_ins/unitw_1_insession_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_1_done ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .I2(\^unitw_1_ins/unitw_1_wr_request_condition ),
        .I3(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o2 ),
        .I4(\^unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o1 ),
        .I5(\^unitw_1_ins/unitw_1_insession ),
        .O(\^unitw_1_ins/unitw_1_insession_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_0 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [0]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_1 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [1]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_2 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [14]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [2]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_3 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [15]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [3]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_4 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [16]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [4]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_5 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [17]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [5]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_6 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [18]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [6]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_last_use_buffer_7 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [19]),
        .Q(\unitw_1_ins/unitw_1_last_use_buffer [7]),
        .S(\^unitw_1_ins/unitw_1_quiesce ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_limitsvalid 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0408_inv ),
        .D(\unitw_1_ins/unitw_1_limitsvalid_GND_16_o_MUX_1142_o ),
        .Q(\^unitw_1_ins/unitw_1_limitsvalid ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/pre_unitw_1_nodata ),
        .Q(\^unitw_1_ins/unitw_1_nodata ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_nonempty_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_nonempty ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [0]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [1]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_2 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [2]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_3 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [3]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_4 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [4]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_5 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [5]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_6 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [6]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_nonempty_bufno_7 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ),
        .D(\unitw_1_ins/unitw_1_bufno [7]),
        .Q(\unitw_1_ins/unitw_1_nonempty_bufno [7]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___114___unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h27222222)) 
    \unitw_1_ins/unitw_1_nonempty_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_nonempty ),
        .I1(\^messages_ins/unitw_1_nonempty_ack ),
        .I2(\^unitw_1_ins/n0047 ),
        .I3(\^unitw_1_ins/user_r_read_32_open ),
        .I4(\^unitw_1_ins/unitw_1_host_is_empty ),
        .O(\^unitw_1_ins/unitw_1_nonempty_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_0 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [0]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_1 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [1]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_10 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [10]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_11 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [11]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_12 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [12]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_13 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [13]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_14 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [14]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_2 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [2]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_3 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [3]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_4 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [4]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_5 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [5]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_6 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [6]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_7 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [7]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_8 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [8]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_offset_limit_9 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [9]),
        .Q(\unitw_1_ins/unitw_1_offset_limit [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_1_ins/unitw_1_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_1_ins/quiesce_user_r_read_32_open_OR_212_o ),
        .Q(\^unitw_1_ins/unitw_1_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_1_ins/unitw_1_rden_inv1_INV_0 
       (.I0(\^wr_arbiter_ins/unitw_1_rden ),
        .O(\unitw_1_ins/unitw_1_rden_inv ));
  (* PK_HLUTNM = "___XLNM___172___unitw_1_ins/user_r_read_32_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5551FFFF)) 
    \unitw_1_ins/unitw_1_rden_unitw_1_effective_rden_AND_157_o_norst1 
       (.I0(\^unitw_1_ins/unitw_1_first ),
        .I1(\^unitw_1_ins/unitw_1_active ),
        .I2(user_r_read_32_empty_w),
        .I3(user_r_read_32_eof_w),
        .I4(\^wr_arbiter_ins/unitw_1_rden ),
        .O(\unitw_1_ins/unitw_1_rden_unitw_1_effective_rden_AND_157_o_norst ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_req_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hF5F0DDCCF0F0CCCC)) 
    \unitw_1_ins/unitw_1_req_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_1_busy ),
        .I1(\^unitw_1_ins/unitw_1_req ),
        .I2(\unitw_1_ins/unitw_1_req_GND_16_o_MUX_1148_o ),
        .I3(N335),
        .I4(\unitw_1_ins/_n0465_inv ),
        .I5(\unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_179_o ),
        .O(\^unitw_1_ins/unitw_1_req_glue_set ));
  (* PK_HLUTNM = "___XLNM___299___unitw_1_ins/_n0465_inv1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_1_ins/unitw_1_req_glue_set_SW0 
       (.I0(\^unitw_1_ins/unitw_1_quiesce ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .O(N335));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[0]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [0]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[1]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [1]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_10 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result [10]),
        .Q(\unitw_1_ins/unitw_1_start_offset [10]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_11 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result [11]),
        .Q(\unitw_1_ins/unitw_1_start_offset [11]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_12 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result [12]),
        .Q(\unitw_1_ins/unitw_1_start_offset [12]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_13 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result [13]),
        .Q(\unitw_1_ins/unitw_1_start_offset [13]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_14 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result [14]),
        .Q(\unitw_1_ins/unitw_1_start_offset [14]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[2]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [2]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[3]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [3]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[4]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [4]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[5]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [5]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[6]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [6]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result[7]1 ),
        .Q(\unitw_1_ins/unitw_1_start_offset [7]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result [8]),
        .Q(\unitw_1_ins/unitw_1_start_offset [8]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_start_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/_n0403_inv ),
        .D(\unitw_1_ins/Result [9]),
        .Q(\unitw_1_ins/unitw_1_start_offset [9]),
        .R(\unitw_1_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555405500554055)) 
    \unitw_1_ins/unitw_1_submit_buffer 
       (.I0(\^unitw_1_ins/unitw_1_submitted ),
        .I1(\^unitw_1_ins/unitw_1_flushanyhow ),
        .I2(\^wr_arbiter_ins/unitw_1_rden ),
        .I3(N176),
        .I4(\unitw_1_ins/unitw_1_effective_rden ),
        .I5(\unitw_1_ins/unitw_1_start_offset[14]_unitw_1_end_offset ),
        .O(\^unitw_1_ins/unitw_1_submit_buffer ));
  (* PK_HLUTNM = "___XLNM___506___unitw_1_ins/unitw_1_submit_buffer_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \unitw_1_ins/unitw_1_submit_buffer_SW0 
       (.I0(\^unitw_1_ins/unitw_1_req ),
        .I1(\^unitw_1_ins/unitw_1_flushonly ),
        .I2(\^wr_arbiter_ins/unitw_1_busy ),
        .O(N176));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_submitted 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/unitw_1_submitted_glue_set ),
        .Q(\^unitw_1_ins/unitw_1_submitted ),
        .R(\^unitw_1_ins/unitw_1_quiesce ));
  (* PK_HLUTNM = "___XLNM___506___unitw_1_ins/unitw_1_submit_buffer_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \unitw_1_ins/unitw_1_submitted_glue_set 
       (.I0(\^unitw_1_ins/unitw_1_submitted ),
        .I1(\^unitw_1_ins/unitw_1_req ),
        .I2(\^unitw_1_ins/unitw_1_submit_buffer ),
        .O(\^unitw_1_ins/unitw_1_submitted_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/unitw_1_synchronous 
       (.C(bus_clk_w),
        .CE(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [23]),
        .Q(\^unitw_1_ins/unitw_1_synchronous ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0005000D000D000D)) 
    \unitw_1_ins/unitw_1_wr_request_condition 
       (.I0(\^unitw_1_ins/unitw_1_synchronous ),
        .I1(\^unitw_1_ins/unitw_1_limitsvalid ),
        .I2(\^unitw_1_ins/unitw_1_insession ),
        .I3(N178),
        .I4(\unitw_1_ins/Mcompar_n0037_cy [7]),
        .I5(\unitw_1_ins/n0031 ),
        .O(\^unitw_1_ins/unitw_1_wr_request_condition ));
  (* PK_HLUTNM = "___XLNM___347___unitw_1_ins/unitw_1_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \unitw_1_ins/unitw_1_wr_request_condition_SW0 
       (.I0(user_r_read_32_empty_w),
        .I1(user_r_read_32_eof_w),
        .I2(\^unitw_1_ins/unitw_1_full ),
        .I3(\^unitw_1_ins/unitw_1_eof_pending ),
        .O(N178));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_1_ins/user_r_read_32_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_1_ins/user_r_read_32_open_glue_set ),
        .Q(\^unitw_1_ins/user_r_read_32_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___114___unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o1 
       (.I0(\^unitw_1_ins/user_r_read_32_open ),
        .I1(\^unitw_1_ins/n0047 ),
        .I2(\^unitw_1_ins/unitw_1_host_is_empty ),
        .I3(\^unitw_1_ins/unitw_1_nonempty ),
        .O(\unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55555140)) 
    \unitw_1_ins/user_r_read_32_open_glue_set 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^unitw_1_ins/unitw_1_close_pending ),
        .I2(\^unitw_1_ins/unitw_1_insession ),
        .I3(\^unitw_1_ins/user_r_read_32_open ),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o ),
        .O(\^unitw_1_ins/user_r_read_32_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___172___unitw_1_ins/user_r_read_32_rden1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \unitw_1_ins/user_r_read_32_rden1 
       (.I0(\^unitw_1_ins/unitw_1_active ),
        .I1(user_r_read_32_eof_w),
        .I2(\^wr_arbiter_ins/unitw_1_rden ),
        .I3(user_r_read_32_empty_w),
        .O(user_r_read_32_rden_w));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_3_ins/Mcompar_n0037_cy [3],\NLW_unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^unitw_3_ins/Mcompar_n0037_lutdi3 ,\^unitw_3_ins/Mcompar_n0037_lutdi2 ,\^unitw_3_ins/Mcompar_n0037_lutdi1 ,\^unitw_3_ins/Mcompar_n0037_lutdi }),
        .O(\NLW_unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_3_ins/Mcompar_n0037_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4 
       (.CI(\unitw_3_ins/Mcompar_n0037_cy [3]),
        .CO({\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3 ,\NLW_unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [2],\unitw_3_ins/Mcompar_n0037_cy [5],\NLW_unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0],\^unitw_3_ins/Mcompar_n0037_lutdi5 ,\^unitw_3_ins/Mcompar_n0037_lutdi4 }),
        .O(\NLW_unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut1 ,\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut ,\unitw_3_ins/Mcompar_n0037_lut [5:4]}));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___55___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_n0037_lut[0] 
       (.I0(\unitw_3_ins/unitw_3_start_offset [0]),
        .I1(\unitw_3_ins/unitw_3_offset_limit [0]),
        .I2(\unitw_3_ins/unitw_3_start_offset [1]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [1]),
        .O(\unitw_3_ins/Mcompar_n0037_lut [0]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___56___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_n0037_lut[1] 
       (.I0(\unitw_3_ins/unitw_3_start_offset [2]),
        .I1(\unitw_3_ins/unitw_3_offset_limit [2]),
        .I2(\unitw_3_ins/unitw_3_start_offset [3]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [3]),
        .O(\unitw_3_ins/Mcompar_n0037_lut [1]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___57___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_n0037_lut[2] 
       (.I0(\unitw_3_ins/unitw_3_start_offset [4]),
        .I1(\unitw_3_ins/unitw_3_offset_limit [4]),
        .I2(\unitw_3_ins/unitw_3_start_offset [5]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [5]),
        .O(\unitw_3_ins/Mcompar_n0037_lut [2]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___58___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_n0037_lut[3] 
       (.I0(\unitw_3_ins/unitw_3_start_offset [6]),
        .I1(\unitw_3_ins/unitw_3_offset_limit [6]),
        .I2(\unitw_3_ins/unitw_3_start_offset [7]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [7]),
        .O(\unitw_3_ins/Mcompar_n0037_lut [3]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___59___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_n0037_lut[4] 
       (.I0(\unitw_3_ins/unitw_3_start_offset [8]),
        .I1(\unitw_3_ins/unitw_3_offset_limit [8]),
        .I2(\unitw_3_ins/unitw_3_start_offset [9]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [9]),
        .O(\unitw_3_ins/Mcompar_n0037_lut [4]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___60___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_n0037_lut[5] 
       (.I0(\unitw_3_ins/unitw_3_start_offset [10]),
        .I1(\unitw_3_ins/unitw_3_offset_limit [10]),
        .I2(\unitw_3_ins/unitw_3_start_offset [11]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [11]),
        .O(\unitw_3_ins/Mcompar_n0037_lut [5]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___55___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_3_ins/Mcompar_n0037_lutdi 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [1]),
        .I1(\unitw_3_ins/unitw_3_start_offset [0]),
        .I2(\unitw_3_ins/unitw_3_start_offset [1]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [0]),
        .O(\^unitw_3_ins/Mcompar_n0037_lutdi ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___56___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_3_ins/Mcompar_n0037_lutdi1 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [3]),
        .I1(\unitw_3_ins/unitw_3_start_offset [2]),
        .I2(\unitw_3_ins/unitw_3_start_offset [3]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [2]),
        .O(\^unitw_3_ins/Mcompar_n0037_lutdi1 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___57___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_3_ins/Mcompar_n0037_lutdi2 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [5]),
        .I1(\unitw_3_ins/unitw_3_start_offset [4]),
        .I2(\unitw_3_ins/unitw_3_start_offset [5]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [4]),
        .O(\^unitw_3_ins/Mcompar_n0037_lutdi2 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___58___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_3_ins/Mcompar_n0037_lutdi3 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [7]),
        .I1(\unitw_3_ins/unitw_3_start_offset [6]),
        .I2(\unitw_3_ins/unitw_3_start_offset [7]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [6]),
        .O(\^unitw_3_ins/Mcompar_n0037_lutdi3 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___59___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_3_ins/Mcompar_n0037_lutdi4 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [9]),
        .I1(\unitw_3_ins/unitw_3_start_offset [8]),
        .I2(\unitw_3_ins/unitw_3_start_offset [9]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [8]),
        .O(\^unitw_3_ins/Mcompar_n0037_lutdi4 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___60___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_3_ins/Mcompar_n0037_lutdi5 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [11]),
        .I1(\unitw_3_ins/unitw_3_start_offset [10]),
        .I2(\unitw_3_ins/unitw_3_start_offset [11]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [10]),
        .O(\^unitw_3_ins/Mcompar_n0037_lutdi5 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy [3],\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi3 ,\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi2 ,\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi1 ,\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi }),
        .O(\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[4]_CARRY4 
       (.CI(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy [3]),
        .CO({\unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o ,\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0],\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi5 ,\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi4 }),
        .O(\NLW_unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut1 ,\^unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut ,\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [5:4]}));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___61___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut[0] 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [0]),
        .I1(\unitw_3_ins/unitw_3_start_offset [0]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [1]),
        .I3(\unitw_3_ins/unitw_3_start_offset [1]),
        .O(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [0]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___62___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut[1] 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [2]),
        .I1(\unitw_3_ins/unitw_3_start_offset [2]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [3]),
        .I3(\unitw_3_ins/unitw_3_start_offset [3]),
        .O(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [1]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___63___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut[2] 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [4]),
        .I1(\unitw_3_ins/unitw_3_start_offset [4]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [5]),
        .I3(\unitw_3_ins/unitw_3_start_offset [5]),
        .O(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [2]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___64___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut[3] 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [6]),
        .I1(\unitw_3_ins/unitw_3_start_offset [6]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [7]),
        .I3(\unitw_3_ins/unitw_3_start_offset [7]),
        .O(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [3]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___65___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut[4] 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [8]),
        .I1(\unitw_3_ins/unitw_3_start_offset [8]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [9]),
        .I3(\unitw_3_ins/unitw_3_start_offset [9]),
        .O(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [4]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___66___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut[5] 
       (.I0(\unitw_3_ins/unitw_3_offset_limit [10]),
        .I1(\unitw_3_ins/unitw_3_start_offset [10]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [11]),
        .I3(\unitw_3_ins/unitw_3_start_offset [11]),
        .O(\unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lut [5]));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___61___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi 
       (.I0(\unitw_3_ins/unitw_3_start_offset [1]),
        .I1(\unitw_3_ins/unitw_3_start_offset [0]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [0]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [1]),
        .O(\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___62___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi1 
       (.I0(\unitw_3_ins/unitw_3_start_offset [3]),
        .I1(\unitw_3_ins/unitw_3_start_offset [2]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [2]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [3]),
        .O(\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi1 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___63___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi2 
       (.I0(\unitw_3_ins/unitw_3_start_offset [5]),
        .I1(\unitw_3_ins/unitw_3_start_offset [4]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [4]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [5]),
        .O(\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi2 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___64___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi3 
       (.I0(\unitw_3_ins/unitw_3_start_offset [7]),
        .I1(\unitw_3_ins/unitw_3_start_offset [6]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [6]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [7]),
        .O(\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi3 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___65___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi4 
       (.I0(\unitw_3_ins/unitw_3_start_offset [9]),
        .I1(\unitw_3_ins/unitw_3_start_offset [8]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [8]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [9]),
        .O(\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi4 ));
  (* PK_HLUTNM = "unitw_3_ins/___XLNM___66___Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi5 
       (.I0(\unitw_3_ins/unitw_3_start_offset [11]),
        .I1(\unitw_3_ins/unitw_3_start_offset [10]),
        .I2(\unitw_3_ins/unitw_3_offset_limit [10]),
        .I3(\unitw_3_ins/unitw_3_offset_limit [11]),
        .O(\^unitw_3_ins/Mcompar_unitw_3_offset_limit[11]_unitw_3_start_offset[11]_LessThan_7_o_lutdi5 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Mcount_unitw_3_bufno_xor[0]11_INV_0 
       (.I0(\unitw_3_ins/unitw_3_bufno [0]),
        .O(\unitw_3_bufno_w[0]_inv ));
  (* PK_HLUTNM = "___XLNM___366___unitw_3_ins/Mcount_unitw_3_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitw_3_ins/Mcount_unitw_3_bufno_xor[1]11 
       (.I0(\unitw_3_ins/unitw_3_bufno [1]),
        .I1(\unitw_3_ins/unitw_3_bufno [0]),
        .O(\unitw_3_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Mcount_unitw_3_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_3_ins/Mcount_unitw_3_start_offset_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O({\unitw_3_ins/Result [3:2],\unitw_3_ins/Result[1]1 ,\unitw_3_ins/Result[0]1 }),
        .S({\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[3]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[2]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[1]_rt ,\unitw_3_ins/Mcount_unitw_3_start_offset_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[10]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [10]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[10]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[1]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [1]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[2]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [2]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[3]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [3]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Mcount_unitw_3_start_offset_cy[4]_CARRY4 
       (.CI(\unitw_3_ins/Mcount_unitw_3_start_offset_cy [3]),
        .CO(\unitw_3_ins/Mcount_unitw_3_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_3_ins/Result [7:4]),
        .S({\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[7]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[6]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[5]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[4]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [4]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[5]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [5]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[6]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [6]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[7]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [7]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_CARRY4 
       (.CI(\unitw_3_ins/Mcount_unitw_3_start_offset_cy [7]),
        .CO({\NLW_unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitw_3_ins/Mcount_unitw_3_start_offset_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_3_ins/Result [11:8]),
        .S({\^unitw_3_ins/Mcount_unitw_3_start_offset_xor[11]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[10]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[9]_rt ,\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [8]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[8]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_cy[9]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [9]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_cy[9]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_lut[0]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [0]),
        .O(\unitw_3_ins/Mcount_unitw_3_start_offset_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Mcount_unitw_3_start_offset_xor[11]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [11]),
        .O(\^unitw_3_ins/Mcount_unitw_3_start_offset_xor[11]_rt ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h405F4040)) 
    \unitw_3_ins/Mmux_unitw_3_do_buffers[1]_unitw_3_do_buffers[1]_mux_49_OUT11 
       (.I0(\unitw_3_ins/unitw_3_do_buffers [0]),
        .I1(\unitw_3_ins/unitw_3_do_buffers [1]),
        .I2(\unitw_3_ins/unitw_3_submit_buffer ),
        .I3(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_267_o ),
        .I4(\bar_registers_ins/buf_offset_reg [12]),
        .O(\unitw_3_ins/unitw_3_do_buffers[1]_unitw_3_do_buffers[1]_mux_49_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF4040444)) 
    \unitw_3_ins/Mmux_unitw_3_do_buffers[1]_unitw_3_do_buffers[1]_mux_49_OUT21 
       (.I0(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_267_o ),
        .I1(\bar_registers_ins/buf_offset_reg [13]),
        .I2(\unitw_3_ins/unitw_3_submit_buffer ),
        .I3(\unitw_3_ins/unitw_3_do_buffers [0]),
        .I4(\unitw_3_ins/unitw_3_do_buffers [1]),
        .O(\unitw_3_ins/unitw_3_do_buffers[1]_unitw_3_do_buffers[1]_mux_49_OUT [1]));
  (* PK_HLUTNM = "___XLNM___420___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT101 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [7]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [7]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [7]));
  (* PK_HLUTNM = "___XLNM___413___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT111 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [8]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [8]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [8]));
  (* PK_HLUTNM = "___XLNM___413___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT121 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [9]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [9]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [9]));
  (* PK_HLUTNM = "___XLNM___424___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT13 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [0]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [0]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [0]));
  (* PK_HLUTNM = "___XLNM___424___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT21 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [10]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [10]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [10]));
  (* PK_HLUTNM = "___XLNM___423___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT31 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [11]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [11]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [11]));
  (* PK_HLUTNM = "___XLNM___423___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT41 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [1]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [1]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [1]));
  (* PK_HLUTNM = "___XLNM___422___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT51 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [2]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [2]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [2]));
  (* PK_HLUTNM = "___XLNM___422___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT61 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [3]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [3]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [3]));
  (* PK_HLUTNM = "___XLNM___421___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT71 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [4]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [4]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [4]));
  (* PK_HLUTNM = "___XLNM___421___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT81 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [5]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [5]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [5]));
  (* PK_HLUTNM = "___XLNM___420___unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_3_ins/Mmux_unitw_3_end_offset[11]_GND_18_o_mux_18_OUT91 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\unitw_3_ins/unitw_3_offset_limit [6]),
        .I2(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [6]),
        .O(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [6]));
  (* PK_HLUTNM = "___XLNM___187___unitw_3_ins/_n0422_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitw_3_ins/Mmux_unitw_3_host_is_empty_unitw_3_host_is_empty_MUX_1240_o11 
       (.I0(\unitw_3_ins/unitw_3_submit_buffer ),
        .I1(\unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o ),
        .I2(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o ),
        .O(\unitw_3_ins/unitw_3_host_is_empty_unitw_3_host_is_empty_MUX_1240_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \unitw_3_ins/Mmux_unitw_3_limitsvalid_GND_18_o_MUX_1245_o1 
       (.I0(\^unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101 ),
        .I1(\^unitw_3_ins/unitw_3_full ),
        .I2(N182),
        .I3(\unitw_3_ins/unitw_3_do_buffers [1]),
        .I4(\unitw_3_ins/unitw_3_submit_buffer ),
        .I5(\unitw_3_ins/unitw_3_do_buffers [0]),
        .O(\unitw_3_ins/unitw_3_limitsvalid_GND_18_o_MUX_1245_o ));
  (* PK_HLUTNM = "___XLNM___366___unitw_3_ins/Mcount_unitw_3_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \unitw_3_ins/Mmux_unitw_3_limitsvalid_GND_18_o_MUX_1245_o1_SW0 
       (.I0(\bar_registers_ins/buf_ctrl_reg [12]),
        .I1(\unitw_3_ins/unitw_3_bufno [0]),
        .I2(\bar_registers_ins/buf_ctrl_reg [13]),
        .I3(\unitw_3_ins/unitw_3_bufno [1]),
        .O(N182));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [3:0]),
        .S({\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [3:1],\^unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[0]_rt 
       (.I0(\unitw_3_ins/unitw_3_start_offset [0]),
        .O(\^unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[4]_CARRY4 
       (.CI(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy [3]),
        .CO(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [7:4]),
        .S(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[8]_CARRY4 
       (.CI(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy [7]),
        .CO({\NLW_unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_cy[8]_CARRY4_DI_UNCONNECTED [3],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_3_ins/GND_18_o_GND_18_o_sub_15_OUT [11:8]),
        .S(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[10]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [10]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[11]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [11]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[1]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [1]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[2]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [2]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[3]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [3]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[4]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [4]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[5]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [5]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[6]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [6]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[7]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [7]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[8]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [8]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut[9]_INV_0 
       (.I0(\unitw_3_ins/unitw_3_start_offset [9]),
        .O(\unitw_3_ins/Msub_GND_18_o_GND_18_o_sub_15_OUT[11:0]_lut [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55545454)) 
    \unitw_3_ins/Reset_OR_DriverANDClockEnable11 
       (.I0(\^unitw_3_ins/unitw_3_submitted ),
        .I1(\^unitw_3_ins/unitw_3_submit_buffer5 ),
        .I2(\^unitw_3_ins/unitw_3_submit_buffer6 ),
        .I3(\unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o ),
        .I4(\^unitw_3_ins/unitw_3_flushanyhow ),
        .I5(\^unitw_3_ins/unitw_3_quiesce ),
        .O(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \unitw_3_ins/Reset_OR_DriverANDClockEnable2_SW0 
       (.I0(N184),
        .I1(\^unitw_3_ins/unitw_3_synchronous ),
        .I2(\^unitw_3_ins/unitw_3_limitsvalid ),
        .O(N349));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_3_ins/_n03331 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 ),
        .O(\unitw_3_ins/_n0333 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \unitw_3_ins/_n03401 
       (.I0(\^unitw_3_ins/unitw_3_synchronous ),
        .I1(\^unitw_3_ins/unitw_3_limitsvalid ),
        .I2(\unitw_3_ins/unitw_3_do_buffers [1]),
        .I3(\unitw_3_ins/unitw_3_do_buffers [0]),
        .I4(\unitw_3_ins/_n03581 ),
        .O(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2232000022330000)) 
    \unitw_3_ins/_n035811 
       (.I0(\^unitw_3_ins/unitw_3_insession ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o ),
        .I3(\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o1 ),
        .I4(\^unitw_3_ins/unitw_3_wr_request_condition ),
        .I5(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3 ),
        .O(\unitw_3_ins/_n03581 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEEEEEE0F000000)) 
    \unitw_3_ins/_n0395_inv1 
       (.I0(\unitw_3_ins/unitw_3_do_buffers [0]),
        .I1(\unitw_3_ins/unitw_3_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o1 ),
        .I5(\unitw_3_ins/unitw_3_submit_buffer ),
        .O(\unitw_3_ins/_n0395_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55545454)) 
    \unitw_3_ins/_n0403_inv1 
       (.I0(\^unitw_3_ins/unitw_3_submitted ),
        .I1(\^unitw_3_ins/unitw_3_submit_buffer5 ),
        .I2(\^unitw_3_ins/unitw_3_submit_buffer6 ),
        .I3(\unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o ),
        .I4(\^unitw_3_ins/unitw_3_flushanyhow ),
        .I5(\unitw_3_ins/unitw_3_effective_rden ),
        .O(\unitw_3_ins/_n0403_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1F1111110F000000)) 
    \unitw_3_ins/_n0408_inv1 
       (.I0(\unitw_3_ins/unitw_3_do_buffers [0]),
        .I1(\unitw_3_ins/unitw_3_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o1 ),
        .I5(\unitw_3_ins/unitw_3_submit_buffer ),
        .O(\unitw_3_ins/_n0408_inv ));
  (* PK_HLUTNM = "___XLNM___187___unitw_3_ins/_n0422_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \unitw_3_ins/_n0422_inv1 
       (.I0(\unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o ),
        .I1(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o ),
        .I2(\unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o ),
        .I3(\unitw_3_ins/unitw_3_submit_buffer ),
        .O(\unitw_3_ins/_n0422_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55551110)) 
    \unitw_3_ins/_n0428_inv1 
       (.I0(\^unitw_3_ins/unitw_3_close_pending ),
        .I1(\^unitw_3_ins/unitw_3_insession ),
        .I2(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3 ),
        .I3(\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o1 ),
        .I4(\^unitw_3_ins/unitw_3_wr_request_condition ),
        .O(\unitw_3_ins/_n0428_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101 
       (.I0(\bar_registers_ins/buf_ctrl_reg [16]),
        .I1(\bar_registers_ins/buf_ctrl_reg [14]),
        .I2(\bar_registers_ins/buf_ctrl_reg [15]),
        .I3(\bar_registers_ins/buf_ctrl_reg [17]),
        .I4(\bar_registers_ins/buf_ctrl_reg [19]),
        .I5(N186),
        .O(\^unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101 ));
  (* PK_HLUTNM = "___XLNM___384___unitw_1_ins/buf_ctrl_reg[21]_GND_16_o_equal_36_o103" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101_SW0 
       (.I0(\bar_registers_ins/buf_ctrl_reg [18]),
        .I1(\bar_registers_ins/buf_ctrl_reg [20]),
        .I2(\bar_registers_ins/buf_ctrl_reg [21]),
        .O(N186));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00828200)) 
    \unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o102 
       (.I0(\^unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101 ),
        .I1(\bar_registers_ins/buf_ctrl_reg [13]),
        .I2(\unitw_3_ins/unitw_3_bufno_minus_1 ),
        .I3(\bar_registers_ins/buf_ctrl_reg [12]),
        .I4(\unitw_3_ins/unitw_3_bufno [0]),
        .O(\unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [3]),
        .I1(\bar_registers_ins/buf_ctrl_reg [4]),
        .I2(\bar_registers_ins/buf_ctrl_reg [0]),
        .I3(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I4(\bar_registers_ins/buf_ctrl_reg [2]),
        .I5(\bar_registers_ins/buf_ctrl_reg [1]),
        .O(\^unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 ));
  (* PK_HLUTNM = "___XLNM___388___unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I2(\^unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 ),
        .O(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 ),
        .O(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o1 
       (.I0(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I1(\^unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [11]),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\bar_registers_ins/buf_ctrl_reg [26]),
        .O(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_267_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [11]),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I5(\^unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o11 ),
        .O(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_267_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_3_ins/n0047[11]1 
       (.I0(\unitw_3_ins/unitw_3_start_offset [1]),
        .I1(\unitw_3_ins/unitw_3_start_offset [0]),
        .I2(\unitw_3_ins/unitw_3_start_offset [2]),
        .I3(\unitw_3_ins/unitw_3_start_offset [3]),
        .I4(\unitw_3_ins/unitw_3_start_offset [4]),
        .I5(\unitw_3_ins/unitw_3_start_offset [5]),
        .O(\unitw_3_ins/n0047 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_3_ins/n0047[11]2 
       (.I0(\unitw_3_ins/unitw_3_start_offset [7]),
        .I1(\unitw_3_ins/unitw_3_start_offset [6]),
        .I2(\unitw_3_ins/unitw_3_start_offset [8]),
        .I3(\unitw_3_ins/unitw_3_start_offset [9]),
        .I4(\unitw_3_ins/unitw_3_start_offset [10]),
        .I5(\unitw_3_ins/unitw_3_start_offset [11]),
        .O(\^unitw_3_ins/n0047[11]1 ));
  (* PK_HLUTNM = "___XLNM___291___unitw_3_ins/n0047[11]3" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \unitw_3_ins/n0047[11]3 
       (.I0(\unitw_3_ins/n0047 ),
        .I1(\^unitw_3_ins/n0047[11]1 ),
        .O(\^unitw_3_ins/n0047 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/pre_unitw_3_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o_norst ),
        .Q(\^unitw_3_ins/pre_unitw_3_nodata ),
        .R(\unitw_3_ins/unitw_3_rden_inv ));
  (* PK_HLUTNM = "___XLNM___511___unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o1 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^messages_ins/unitw_3_eof_ack ),
        .O(\unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o ));
  (* PK_HLUTNM = "___XLNM___511___unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitw_3_ins/quiesce_user_r_read_8_open_OR_243_o1 
       (.I0(\^unitw_3_ins/user_r_read_8_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitw_3_ins/quiesce_user_r_read_8_open_OR_243_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_active 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_active_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_active ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000001101)) 
    \unitw_3_ins/unitw_3_active_glue_set 
       (.I0(user_r_read_8_eof_w),
        .I1(\^wr_arbiter_ins/unitw_3_done ),
        .I2(\^wr_arbiter_ins/unitw_3_rden ),
        .I3(\unitw_3_ins/unitw_3_effective_rden ),
        .I4(\unitw_3_ins/unitw_3_submit_buffer ),
        .I5(N376),
        .O(\^unitw_3_ins/unitw_3_active_glue_set ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0705)) 
    \unitw_3_ins/unitw_3_active_glue_set_SW1 
       (.I0(\^unitw_3_ins/unitw_3_active ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\unitw_3_ins/_n03581 ),
        .I3(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .O(N376));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/unitw_3_submit_buffer ),
        .D(\unitw_3_bufno_w[0]_inv ),
        .Q(\unitw_3_ins/unitw_3_bufno [0]),
        .R(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/unitw_3_submit_buffer ),
        .D(\unitw_3_ins/Result [1]),
        .Q(\unitw_3_ins/unitw_3_bufno [1]),
        .R(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_bufno_minus_1_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/unitw_3_submit_buffer ),
        .D(\unitw_3_ins/unitw_3_bufno [1]),
        .Q(\unitw_3_ins/unitw_3_bufno_minus_1 ),
        .S(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_close_pending_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_close_pending ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitw_3_ins/unitw_3_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o1 ),
        .I4(\^unitw_3_ins/unitw_3_close_pending ),
        .O(\^unitw_3_ins/unitw_3_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[0]),
        .Q(\unitw_3_ins/unitw_3_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[1]),
        .Q(\unitw_3_ins/unitw_3_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[2]),
        .Q(\unitw_3_ins/unitw_3_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[3]),
        .Q(\unitw_3_ins/unitw_3_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[4]),
        .Q(\unitw_3_ins/unitw_3_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[5]),
        .Q(\unitw_3_ins/unitw_3_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[6]),
        .Q(\unitw_3_ins/unitw_3_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_read_8_data_w[7]),
        .Q(\unitw_3_ins/unitw_3_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_do_buffers_0 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0395_inv ),
        .D(\unitw_3_ins/unitw_3_do_buffers[1]_unitw_3_do_buffers[1]_mux_49_OUT [0]),
        .Q(\unitw_3_ins/unitw_3_do_buffers [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_do_buffers_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0395_inv ),
        .D(\unitw_3_ins/unitw_3_do_buffers[1]_unitw_3_do_buffers[1]_mux_49_OUT [1]),
        .Q(\unitw_3_ins/unitw_3_do_buffers [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_do_flush 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_do_flush_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_do_flush ),
        .R(\unitw_3_ins/_n0333 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut 
       (.I0(\unitw_3_ins/unitw_3_do_buffers [1]),
        .I1(\unitw_3_ins/unitw_3_do_buffers [0]),
        .O(\^unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut1_INV_0 
       (.I0(\^unitw_3_ins/unitw_3_do_flush ),
        .O(\unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o1_lut1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_3_ins/unitw_3_do_flush_glue_set 
       (.I0(\^unitw_3_ins/unitw_3_do_flush ),
        .I1(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_267_o ),
        .O(\^unitw_3_ins/unitw_3_do_flush_glue_set ));
  (* PK_HLUTNM = "___XLNM___100___unitw_3_ins/unitw_3_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF1F00000)) 
    \unitw_3_ins/unitw_3_effective_rden1 
       (.I0(user_r_read_8_eof_w),
        .I1(user_r_read_8_empty_w),
        .I2(\^unitw_3_ins/unitw_3_first ),
        .I3(\^unitw_3_ins/unitw_3_active ),
        .I4(\^wr_arbiter_ins/unitw_3_rden ),
        .O(\unitw_3_ins/unitw_3_effective_rden ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [0]),
        .Q(\unitw_3_ins/unitw_3_end_offset [0]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [1]),
        .Q(\unitw_3_ins/unitw_3_end_offset [1]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_10 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [10]),
        .Q(\unitw_3_ins/unitw_3_end_offset [10]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_11 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [11]),
        .Q(\unitw_3_ins/unitw_3_end_offset [11]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [2]),
        .Q(\unitw_3_ins/unitw_3_end_offset [2]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [3]),
        .Q(\unitw_3_ins/unitw_3_end_offset [3]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [4]),
        .Q(\unitw_3_ins/unitw_3_end_offset [4]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [5]),
        .Q(\unitw_3_ins/unitw_3_end_offset [5]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [6]),
        .Q(\unitw_3_ins/unitw_3_end_offset [6]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [7]),
        .Q(\unitw_3_ins/unitw_3_end_offset [7]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [8]),
        .Q(\unitw_3_ins/unitw_3_end_offset [8]),
        .S(\unitw_3_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0428_inv ),
        .D(\unitw_3_ins/unitw_3_end_offset[11]_GND_18_o_mux_18_OUT [9]),
        .Q(\unitw_3_ins/unitw_3_end_offset [9]),
        .S(\unitw_3_ins/_n0340 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_eof 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_eof_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_eof ),
        .R(\unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_3_ins/unitw_3_eof_glue_set 
       (.I0(\^unitw_3_ins/unitw_3_eof_sent ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\^unitw_3_ins/user_r_read_8_open ),
        .I3(\^unitw_3_ins/unitw_3_eof_pending ),
        .I4(\^unitw_3_ins/n0047 ),
        .I5(\^unitw_3_ins/unitw_3_eof ),
        .O(\^unitw_3_ins/unitw_3_eof_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_eof_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_eof_pending_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_eof_pending ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* PK_HLUTNM = "___XLNM___344___unitw_3_ins/unitw_3_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_3_ins/unitw_3_eof_pending_glue_set 
       (.I0(\^unitw_3_ins/unitw_3_eof_pending ),
        .I1(user_r_read_8_eof_w),
        .O(\^unitw_3_ins/unitw_3_eof_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_eof_sent 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_eof_sent_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_eof_sent ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_3_ins/unitw_3_eof_sent_glue_set 
       (.I0(\unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\^unitw_3_ins/user_r_read_8_open ),
        .I3(\^unitw_3_ins/unitw_3_eof_pending ),
        .I4(\^unitw_3_ins/n0047 ),
        .I5(\^unitw_3_ins/unitw_3_eof_sent ),
        .O(\^unitw_3_ins/unitw_3_eof_sent_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_first 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_first_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_first ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55554404)) 
    \unitw_3_ins/unitw_3_first_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_3_rden ),
        .I1(\^unitw_3_ins/unitw_3_first ),
        .I2(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I3(\^unitw_3_ins/unitw_3_close_pending ),
        .I4(\unitw_3_ins/_n03581 ),
        .O(\^unitw_3_ins/unitw_3_first_glue_set ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o1 
       (.I0(\^unitw_3_ins/unitw_3_eof_pending ),
        .I1(\^unitw_3_ins/unitw_3_limitsvalid ),
        .I2(\unitw_3_ins/n0047 ),
        .I3(\^unitw_3_ins/n0047[11]1 ),
        .O(\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut 
       (.I0(\^unitw_3_ins/unitw_3_limitsvalid ),
        .I1(\unitw_3_ins/unitw_3_do_buffers [0]),
        .I2(\unitw_3_ins/unitw_3_do_buffers [1]),
        .O(\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF151515)) 
    \unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut1 
       (.I0(\^unitw_3_ins/unitw_3_eof_pending ),
        .I1(\^unitw_3_ins/unitw_3_do_flush ),
        .I2(\^unitw_3_ins/unitw_3_limitsvalid ),
        .I3(\unitw_3_ins/n0047 ),
        .I4(\^unitw_3_ins/n0047[11]1 ),
        .O(\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3_lut1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h51555050)) 
    \unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o4 
       (.I0(\^unitw_3_ins/unitw_3_insession ),
        .I1(\unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o ),
        .I2(\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o1 ),
        .I3(\^unitw_3_ins/unitw_3_wr_request_condition ),
        .I4(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3 ),
        .O(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_flushanyhow 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_flushanyhow_rstpot ),
        .Q(\^unitw_3_ins/unitw_3_flushanyhow ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h88888888B888AA88)) 
    \unitw_3_ins/unitw_3_flushanyhow_rstpot 
       (.I0(\^unitw_3_ins/unitw_3_flushanyhow ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\unitw_3_ins/unitw_3_do_flush_GND_18_o_OR_240_o ),
        .I3(N349),
        .I4(\^unitw_3_ins/unitw_3_wr_request_condition ),
        .I5(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .O(\^unitw_3_ins/unitw_3_flushanyhow_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_flushonly 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_flushonly_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_flushonly ),
        .R(\unitw_3_ins/_n03581 ));
  (* PK_HLUTNM = "___XLNM___516___unitw_3_ins/unitw_3_submit_buffer6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \unitw_3_ins/unitw_3_flushonly_glue_set 
       (.I0(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\^unitw_3_ins/unitw_3_flushonly ),
        .O(\^unitw_3_ins/unitw_3_flushonly_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_full 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_full_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_full ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555540000040)) 
    \unitw_3_ins/unitw_3_full_glue_set 
       (.I0(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o ),
        .I1(\unitw_3_ins/unitw_3_submit_buffer ),
        .I2(N364),
        .I3(\unitw_3_ins/unitw_3_bufno [0]),
        .I4(\unitw_3_ins/unitw_3_last_use_buffer [0]),
        .I5(\^unitw_3_ins/unitw_3_full ),
        .O(\^unitw_3_ins/unitw_3_full_glue_set ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \unitw_3_ins/unitw_3_full_glue_set_SW0 
       (.I0(\unitw_3_ins/unitw_3_bufno [1]),
        .I1(\unitw_3_ins/unitw_3_last_use_buffer [1]),
        .O(N364));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_host_is_empty 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0422_inv ),
        .D(\unitw_3_ins/unitw_3_host_is_empty_unitw_3_host_is_empty_MUX_1240_o ),
        .Q(\^unitw_3_ins/unitw_3_host_is_empty ),
        .S(\^unitw_3_ins/unitw_3_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_insession_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_insession ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555511111110)) 
    \unitw_3_ins/unitw_3_insession_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_3_done ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\^unitw_3_ins/unitw_3_wr_request_condition ),
        .I3(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o3 ),
        .I4(\^unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o1 ),
        .I5(\^unitw_3_ins/unitw_3_insession ),
        .O(\^unitw_3_ins/unitw_3_insession_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_last_use_buffer_0 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitw_3_ins/unitw_3_last_use_buffer [0]),
        .S(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_last_use_buffer_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitw_3_ins/unitw_3_last_use_buffer [1]),
        .S(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_limitsvalid 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0408_inv ),
        .D(\unitw_3_ins/unitw_3_limitsvalid_GND_18_o_MUX_1245_o ),
        .Q(\^unitw_3_ins/unitw_3_limitsvalid ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/pre_unitw_3_nodata ),
        .Q(\^unitw_3_ins/unitw_3_nodata ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_nonempty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_nonempty_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_nonempty ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_nonempty_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o ),
        .D(\unitw_3_ins/unitw_3_bufno [0]),
        .Q(\unitw_3_ins/unitw_3_nonempty_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_nonempty_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o ),
        .D(\unitw_3_ins/unitw_3_bufno [1]),
        .Q(\unitw_3_ins/unitw_3_nonempty_bufno [1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00404040AAEAEAEA)) 
    \unitw_3_ins/unitw_3_nonempty_glue_set 
       (.I0(\^unitw_3_ins/unitw_3_nonempty ),
        .I1(\^unitw_3_ins/unitw_3_host_is_empty ),
        .I2(\^unitw_3_ins/user_r_read_8_open ),
        .I3(\unitw_3_ins/n0047 ),
        .I4(\^unitw_3_ins/n0047[11]1 ),
        .I5(\^messages_ins/unitw_3_nonempty_ack ),
        .O(\^unitw_3_ins/unitw_3_nonempty_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_0 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [0]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [1]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_10 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [10]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_11 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [11]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_2 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [2]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_3 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [3]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_4 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [4]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_5 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [5]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_6 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [6]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_7 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [7]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_8 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [8]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_offset_limit_9 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [9]),
        .Q(\unitw_3_ins/unitw_3_offset_limit [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_3_ins/unitw_3_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_3_ins/quiesce_user_r_read_8_open_OR_243_o ),
        .Q(\^unitw_3_ins/unitw_3_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_3_ins/unitw_3_rden_inv1_INV_0 
       (.I0(\^wr_arbiter_ins/unitw_3_rden ),
        .O(\unitw_3_ins/unitw_3_rden_inv ));
  (* PK_HLUTNM = "___XLNM___100___unitw_3_ins/unitw_3_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22202222)) 
    \unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o1 
       (.I0(\^wr_arbiter_ins/unitw_3_rden ),
        .I1(\^unitw_3_ins/unitw_3_first ),
        .I2(user_r_read_8_empty_w),
        .I3(user_r_read_8_eof_w),
        .I4(\^unitw_3_ins/unitw_3_active ),
        .O(\unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o ));
  (* PK_HLUTNM = "___XLNM___170___unitw_3_ins/user_r_read_8_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5551FFFF)) 
    \unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o_norst1 
       (.I0(\^unitw_3_ins/unitw_3_first ),
        .I1(\^unitw_3_ins/unitw_3_active ),
        .I2(user_r_read_8_empty_w),
        .I3(user_r_read_8_eof_w),
        .I4(\^wr_arbiter_ins/unitw_3_rden ),
        .O(\unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o_norst ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_req_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111111101010100)) 
    \unitw_3_ins/unitw_3_req_glue_set 
       (.I0(\^unitw_3_ins/unitw_3_quiesce ),
        .I1(\^wr_arbiter_ins/unitw_3_busy ),
        .I2(\^unitw_3_ins/unitw_3_close_pending ),
        .I3(\^unitw_3_ins/unitw_3_wr_request_condition ),
        .I4(\unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_247_o ),
        .I5(\^unitw_3_ins/unitw_3_req ),
        .O(\^unitw_3_ins/unitw_3_req_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result[0]1 ),
        .Q(\unitw_3_ins/unitw_3_start_offset [0]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result[1]1 ),
        .Q(\unitw_3_ins/unitw_3_start_offset [1]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_10 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [10]),
        .Q(\unitw_3_ins/unitw_3_start_offset [10]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_11 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [11]),
        .Q(\unitw_3_ins/unitw_3_start_offset [11]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [2]),
        .Q(\unitw_3_ins/unitw_3_start_offset [2]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [3]),
        .Q(\unitw_3_ins/unitw_3_start_offset [3]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [4]),
        .Q(\unitw_3_ins/unitw_3_start_offset [4]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [5]),
        .Q(\unitw_3_ins/unitw_3_start_offset [5]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [6]),
        .Q(\unitw_3_ins/unitw_3_start_offset [6]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [7]),
        .Q(\unitw_3_ins/unitw_3_start_offset [7]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [8]),
        .Q(\unitw_3_ins/unitw_3_start_offset [8]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_start_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/_n0403_inv ),
        .D(\unitw_3_ins/Result [9]),
        .Q(\unitw_3_ins/unitw_3_start_offset [9]),
        .R(\unitw_3_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_3_ins/unitw_3_submit_buffer1 
       (.I0(\unitw_3_ins/unitw_3_end_offset [10]),
        .I1(\unitw_3_ins/unitw_3_end_offset [11]),
        .I2(\unitw_3_ins/unitw_3_end_offset [0]),
        .I3(\unitw_3_ins/unitw_3_start_offset [10]),
        .I4(\unitw_3_ins/unitw_3_start_offset [11]),
        .I5(\unitw_3_ins/unitw_3_start_offset [0]),
        .O(\^unitw_3_ins/unitw_3_submit_buffer1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_3_ins/unitw_3_submit_buffer2 
       (.I0(\unitw_3_ins/unitw_3_end_offset [5]),
        .I1(\unitw_3_ins/unitw_3_end_offset [7]),
        .I2(\unitw_3_ins/unitw_3_end_offset [8]),
        .I3(\unitw_3_ins/unitw_3_start_offset [5]),
        .I4(\unitw_3_ins/unitw_3_start_offset [7]),
        .I5(\unitw_3_ins/unitw_3_start_offset [8]),
        .O(\^unitw_3_ins/unitw_3_submit_buffer2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_3_ins/unitw_3_submit_buffer3 
       (.I0(\unitw_3_ins/unitw_3_end_offset [9]),
        .I1(\unitw_3_ins/unitw_3_end_offset [1]),
        .I2(\unitw_3_ins/unitw_3_end_offset [2]),
        .I3(\unitw_3_ins/unitw_3_start_offset [9]),
        .I4(\unitw_3_ins/unitw_3_start_offset [1]),
        .I5(\unitw_3_ins/unitw_3_start_offset [2]),
        .O(\^unitw_3_ins/unitw_3_submit_buffer3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_3_ins/unitw_3_submit_buffer4 
       (.I0(\unitw_3_ins/unitw_3_end_offset [3]),
        .I1(\unitw_3_ins/unitw_3_end_offset [4]),
        .I2(\unitw_3_ins/unitw_3_end_offset [6]),
        .I3(\unitw_3_ins/unitw_3_start_offset [3]),
        .I4(\unitw_3_ins/unitw_3_start_offset [4]),
        .I5(\unitw_3_ins/unitw_3_start_offset [6]),
        .O(\^unitw_3_ins/unitw_3_submit_buffer4 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \unitw_3_ins/unitw_3_submit_buffer5 
       (.I0(\unitw_3_ins/unitw_3_effective_rden ),
        .I1(\^unitw_3_ins/unitw_3_submit_buffer1 ),
        .I2(\^unitw_3_ins/unitw_3_submit_buffer2 ),
        .I3(\^unitw_3_ins/unitw_3_submit_buffer3 ),
        .I4(\^unitw_3_ins/unitw_3_submit_buffer4 ),
        .O(\^unitw_3_ins/unitw_3_submit_buffer5 ));
  (* PK_HLUTNM = "___XLNM___516___unitw_3_ins/unitw_3_submit_buffer6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \unitw_3_ins/unitw_3_submit_buffer6 
       (.I0(\^wr_arbiter_ins/unitw_3_busy ),
        .I1(\^unitw_3_ins/unitw_3_flushonly ),
        .I2(\^unitw_3_ins/unitw_3_req ),
        .O(\^unitw_3_ins/unitw_3_submit_buffer6 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55555450)) 
    \unitw_3_ins/unitw_3_submit_buffer7 
       (.I0(\^unitw_3_ins/unitw_3_submitted ),
        .I1(\^unitw_3_ins/unitw_3_flushanyhow ),
        .I2(\^unitw_3_ins/unitw_3_submit_buffer6 ),
        .I3(\unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o ),
        .I4(\^unitw_3_ins/unitw_3_submit_buffer5 ),
        .O(\unitw_3_ins/unitw_3_submit_buffer ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_submitted 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/unitw_3_submitted_glue_set ),
        .Q(\^unitw_3_ins/unitw_3_submitted ),
        .R(\^unitw_3_ins/unitw_3_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h55545454FFFEFEFE)) 
    \unitw_3_ins/unitw_3_submitted_glue_set 
       (.I0(\^unitw_3_ins/unitw_3_submitted ),
        .I1(\^unitw_3_ins/unitw_3_submit_buffer6 ),
        .I2(\^unitw_3_ins/unitw_3_submit_buffer5 ),
        .I3(\^unitw_3_ins/unitw_3_flushanyhow ),
        .I4(\unitw_3_ins/unitw_3_rden_unitw_3_effective_rden_AND_225_o ),
        .I5(\^unitw_3_ins/unitw_3_req ),
        .O(\^unitw_3_ins/unitw_3_submitted_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/unitw_3_synchronous 
       (.C(bus_clk_w),
        .CE(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [23]),
        .Q(\^unitw_3_ins/unitw_3_synchronous ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000DDD50000DDDD)) 
    \unitw_3_ins/unitw_3_wr_request_condition 
       (.I0(\^unitw_3_ins/unitw_3_synchronous ),
        .I1(\^unitw_3_ins/unitw_3_limitsvalid ),
        .I2(\unitw_3_ins/unitw_3_do_buffers [1]),
        .I3(\unitw_3_ins/unitw_3_do_buffers [0]),
        .I4(N184),
        .I5(\unitw_3_ins/Mcompar_n0037_cy [5]),
        .O(\^unitw_3_ins/unitw_3_wr_request_condition ));
  (* PK_HLUTNM = "___XLNM___344___unitw_3_ins/unitw_3_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unitw_3_ins/unitw_3_wr_request_condition_SW0 
       (.I0(user_r_read_8_empty_w),
        .I1(user_r_read_8_eof_w),
        .I2(\^unitw_3_ins/unitw_3_full ),
        .I3(\^unitw_3_ins/unitw_3_eof_pending ),
        .I4(\^unitw_3_ins/unitw_3_insession ),
        .O(N184));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_3_ins/user_r_read_8_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_3_ins/user_r_read_8_open_glue_set ),
        .Q(\^unitw_3_ins/user_r_read_8_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___291___unitw_3_ins/n0047[11]3" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    \unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o1 
       (.I0(\^unitw_3_ins/user_r_read_8_open ),
        .I1(\^unitw_3_ins/unitw_3_host_is_empty ),
        .I2(\^unitw_3_ins/unitw_3_nonempty ),
        .I3(\^unitw_3_ins/n0047[11]1 ),
        .I4(\unitw_3_ins/n0047 ),
        .O(\unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55555140)) 
    \unitw_3_ins/user_r_read_8_open_glue_set 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^unitw_3_ins/unitw_3_close_pending ),
        .I2(\^unitw_3_ins/unitw_3_insession ),
        .I3(\^unitw_3_ins/user_r_read_8_open ),
        .I4(\unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o ),
        .O(\^unitw_3_ins/user_r_read_8_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___170___unitw_3_ins/user_r_read_8_rden1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \unitw_3_ins/user_r_read_8_rden1 
       (.I0(\^unitw_3_ins/unitw_3_active ),
        .I1(user_r_read_8_eof_w),
        .I2(\^wr_arbiter_ins/unitw_3_rden ),
        .I3(user_r_read_8_empty_w),
        .O(user_r_read_8_rden_w));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Mcompar_n0037_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_5_ins/Mcompar_n0037_cy [3],\NLW_unitw_5_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^unitw_5_ins/Mcompar_n0037_lutdi3 ,\^unitw_5_ins/Mcompar_n0037_lutdi2 ,\^unitw_5_ins/Mcompar_n0037_lutdi1 ,\^unitw_5_ins/Mcompar_n0037_lutdi }),
        .O(\NLW_unitw_5_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_5_ins/Mcompar_n0037_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Mcompar_n0037_cy[4]_CARRY4 
       (.CI(\unitw_5_ins/Mcompar_n0037_cy [3]),
        .CO({\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3 ,\NLW_unitw_5_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [2],\unitw_5_ins/Mcompar_n0037_cy [5],\NLW_unitw_5_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0],\^unitw_5_ins/Mcompar_n0037_lutdi5 ,\^unitw_5_ins/Mcompar_n0037_lutdi4 }),
        .O(\NLW_unitw_5_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut1 ,\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut ,\unitw_5_ins/Mcompar_n0037_lut [5:4]}));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___67___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_n0037_lut[0] 
       (.I0(\unitw_5_ins/unitw_5_start_offset [0]),
        .I1(\unitw_5_ins/unitw_5_offset_limit [0]),
        .I2(\unitw_5_ins/unitw_5_start_offset [1]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [1]),
        .O(\unitw_5_ins/Mcompar_n0037_lut [0]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___68___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_n0037_lut[1] 
       (.I0(\unitw_5_ins/unitw_5_start_offset [2]),
        .I1(\unitw_5_ins/unitw_5_offset_limit [2]),
        .I2(\unitw_5_ins/unitw_5_start_offset [3]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [3]),
        .O(\unitw_5_ins/Mcompar_n0037_lut [1]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___69___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_n0037_lut[2] 
       (.I0(\unitw_5_ins/unitw_5_start_offset [4]),
        .I1(\unitw_5_ins/unitw_5_offset_limit [4]),
        .I2(\unitw_5_ins/unitw_5_start_offset [5]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [5]),
        .O(\unitw_5_ins/Mcompar_n0037_lut [2]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___70___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_n0037_lut[3] 
       (.I0(\unitw_5_ins/unitw_5_start_offset [6]),
        .I1(\unitw_5_ins/unitw_5_offset_limit [6]),
        .I2(\unitw_5_ins/unitw_5_start_offset [7]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [7]),
        .O(\unitw_5_ins/Mcompar_n0037_lut [3]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___71___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_n0037_lut[4] 
       (.I0(\unitw_5_ins/unitw_5_start_offset [8]),
        .I1(\unitw_5_ins/unitw_5_offset_limit [8]),
        .I2(\unitw_5_ins/unitw_5_start_offset [9]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [9]),
        .O(\unitw_5_ins/Mcompar_n0037_lut [4]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___72___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_n0037_lut[5] 
       (.I0(\unitw_5_ins/unitw_5_start_offset [10]),
        .I1(\unitw_5_ins/unitw_5_offset_limit [10]),
        .I2(\unitw_5_ins/unitw_5_start_offset [11]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [11]),
        .O(\unitw_5_ins/Mcompar_n0037_lut [5]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___67___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_5_ins/Mcompar_n0037_lutdi 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [1]),
        .I1(\unitw_5_ins/unitw_5_start_offset [0]),
        .I2(\unitw_5_ins/unitw_5_start_offset [1]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [0]),
        .O(\^unitw_5_ins/Mcompar_n0037_lutdi ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___68___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_5_ins/Mcompar_n0037_lutdi1 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [3]),
        .I1(\unitw_5_ins/unitw_5_start_offset [2]),
        .I2(\unitw_5_ins/unitw_5_start_offset [3]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [2]),
        .O(\^unitw_5_ins/Mcompar_n0037_lutdi1 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___69___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_5_ins/Mcompar_n0037_lutdi2 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [5]),
        .I1(\unitw_5_ins/unitw_5_start_offset [4]),
        .I2(\unitw_5_ins/unitw_5_start_offset [5]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [4]),
        .O(\^unitw_5_ins/Mcompar_n0037_lutdi2 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___70___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_5_ins/Mcompar_n0037_lutdi3 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [7]),
        .I1(\unitw_5_ins/unitw_5_start_offset [6]),
        .I2(\unitw_5_ins/unitw_5_start_offset [7]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [6]),
        .O(\^unitw_5_ins/Mcompar_n0037_lutdi3 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___71___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_5_ins/Mcompar_n0037_lutdi4 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [9]),
        .I1(\unitw_5_ins/unitw_5_start_offset [8]),
        .I2(\unitw_5_ins/unitw_5_start_offset [9]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [8]),
        .O(\^unitw_5_ins/Mcompar_n0037_lutdi4 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___72___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_5_ins/Mcompar_n0037_lutdi5 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [11]),
        .I1(\unitw_5_ins/unitw_5_start_offset [10]),
        .I2(\unitw_5_ins/unitw_5_start_offset [11]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [10]),
        .O(\^unitw_5_ins/Mcompar_n0037_lutdi5 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy [3],\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi3 ,\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi2 ,\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi1 ,\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi }),
        .O(\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[4]_CARRY4 
       (.CI(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy [3]),
        .CO({\unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o ,\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0],\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi5 ,\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi4 }),
        .O(\NLW_unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut1 ,\^unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut ,\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [5:4]}));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___73___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut[0] 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [0]),
        .I1(\unitw_5_ins/unitw_5_start_offset [0]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [1]),
        .I3(\unitw_5_ins/unitw_5_start_offset [1]),
        .O(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [0]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___74___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut[1] 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [2]),
        .I1(\unitw_5_ins/unitw_5_start_offset [2]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [3]),
        .I3(\unitw_5_ins/unitw_5_start_offset [3]),
        .O(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [1]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___75___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut[2] 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [4]),
        .I1(\unitw_5_ins/unitw_5_start_offset [4]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [5]),
        .I3(\unitw_5_ins/unitw_5_start_offset [5]),
        .O(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [2]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___76___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut[3] 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [6]),
        .I1(\unitw_5_ins/unitw_5_start_offset [6]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [7]),
        .I3(\unitw_5_ins/unitw_5_start_offset [7]),
        .O(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [3]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___77___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut[4] 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [8]),
        .I1(\unitw_5_ins/unitw_5_start_offset [8]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [9]),
        .I3(\unitw_5_ins/unitw_5_start_offset [9]),
        .O(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [4]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___78___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut[5] 
       (.I0(\unitw_5_ins/unitw_5_offset_limit [10]),
        .I1(\unitw_5_ins/unitw_5_start_offset [10]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [11]),
        .I3(\unitw_5_ins/unitw_5_start_offset [11]),
        .O(\unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lut [5]));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___73___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi 
       (.I0(\unitw_5_ins/unitw_5_start_offset [1]),
        .I1(\unitw_5_ins/unitw_5_start_offset [0]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [0]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [1]),
        .O(\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___74___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi1 
       (.I0(\unitw_5_ins/unitw_5_start_offset [3]),
        .I1(\unitw_5_ins/unitw_5_start_offset [2]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [2]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [3]),
        .O(\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi1 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___75___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi2 
       (.I0(\unitw_5_ins/unitw_5_start_offset [5]),
        .I1(\unitw_5_ins/unitw_5_start_offset [4]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [4]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [5]),
        .O(\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi2 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___76___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi3 
       (.I0(\unitw_5_ins/unitw_5_start_offset [7]),
        .I1(\unitw_5_ins/unitw_5_start_offset [6]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [6]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [7]),
        .O(\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi3 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___77___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi4 
       (.I0(\unitw_5_ins/unitw_5_start_offset [9]),
        .I1(\unitw_5_ins/unitw_5_start_offset [8]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [8]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [9]),
        .O(\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi4 ));
  (* PK_HLUTNM = "unitw_5_ins/___XLNM___78___Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi5 
       (.I0(\unitw_5_ins/unitw_5_start_offset [11]),
        .I1(\unitw_5_ins/unitw_5_start_offset [10]),
        .I2(\unitw_5_ins/unitw_5_offset_limit [10]),
        .I3(\unitw_5_ins/unitw_5_offset_limit [11]),
        .O(\^unitw_5_ins/Mcompar_unitw_5_offset_limit[11]_unitw_5_start_offset[11]_LessThan_7_o_lutdi5 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Mcount_unitw_5_bufno_xor[0]11_INV_0 
       (.I0(\unitw_5_ins/unitw_5_bufno [0]),
        .O(\unitw_5_ins/Result [0]));
  (* PK_HLUTNM = "___XLNM___534___unitw_5_ins/Mcount_unitw_5_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitw_5_ins/Mcount_unitw_5_bufno_xor[1]11 
       (.I0(\unitw_5_ins/unitw_5_bufno [1]),
        .I1(\unitw_5_ins/unitw_5_bufno [0]),
        .O(\unitw_5_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Mcount_unitw_5_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_5_ins/Mcount_unitw_5_start_offset_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O({\unitw_5_ins/Result [3:2],\unitw_5_ins/Result[1]1 ,\unitw_5_ins/Result[0]1 }),
        .S({\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[3]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[2]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[1]_rt ,\unitw_5_ins/Mcount_unitw_5_start_offset_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[10]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [10]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[10]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[1]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [1]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[2]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [2]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[3]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [3]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Mcount_unitw_5_start_offset_cy[4]_CARRY4 
       (.CI(\unitw_5_ins/Mcount_unitw_5_start_offset_cy [3]),
        .CO(\unitw_5_ins/Mcount_unitw_5_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_5_ins/Result [7:4]),
        .S({\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[7]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[6]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[5]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[4]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [4]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[5]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [5]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[6]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [6]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[7]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [7]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_CARRY4 
       (.CI(\unitw_5_ins/Mcount_unitw_5_start_offset_cy [7]),
        .CO({\NLW_unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitw_5_ins/Mcount_unitw_5_start_offset_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_5_ins/Result [11:8]),
        .S({\^unitw_5_ins/Mcount_unitw_5_start_offset_xor[11]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[10]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[9]_rt ,\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [8]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[8]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_cy[9]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [9]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_cy[9]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_lut[0]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [0]),
        .O(\unitw_5_ins/Mcount_unitw_5_start_offset_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Mcount_unitw_5_start_offset_xor[11]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [11]),
        .O(\^unitw_5_ins/Mcount_unitw_5_start_offset_xor[11]_rt ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h405F4040)) 
    \unitw_5_ins/Mmux_unitw_5_do_buffers[1]_unitw_5_do_buffers[1]_mux_47_OUT11 
       (.I0(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I1(\unitw_5_ins/unitw_5_do_buffers [1]),
        .I2(\unitw_5_ins/unitw_5_submit_buffer ),
        .I3(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_332_o ),
        .I4(\bar_registers_ins/buf_offset_reg [12]),
        .O(\unitw_5_ins/unitw_5_do_buffers[1]_unitw_5_do_buffers[1]_mux_47_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF4040444)) 
    \unitw_5_ins/Mmux_unitw_5_do_buffers[1]_unitw_5_do_buffers[1]_mux_47_OUT21 
       (.I0(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_332_o ),
        .I1(\bar_registers_ins/buf_offset_reg [13]),
        .I2(\unitw_5_ins/unitw_5_submit_buffer ),
        .I3(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I4(\unitw_5_ins/unitw_5_do_buffers [1]),
        .O(\unitw_5_ins/unitw_5_do_buffers[1]_unitw_5_do_buffers[1]_mux_47_OUT [1]));
  (* PK_HLUTNM = "___XLNM___415___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT101 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [7]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [7]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [7]));
  (* PK_HLUTNM = "___XLNM___412___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT111 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [8]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [8]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [8]));
  (* PK_HLUTNM = "___XLNM___412___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT121 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [9]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [9]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [9]));
  (* PK_HLUTNM = "___XLNM___419___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT13 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [0]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [0]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [0]));
  (* PK_HLUTNM = "___XLNM___419___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT21 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [10]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [10]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [10]));
  (* PK_HLUTNM = "___XLNM___418___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT31 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [11]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [11]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [11]));
  (* PK_HLUTNM = "___XLNM___418___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT41 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [1]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [1]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [1]));
  (* PK_HLUTNM = "___XLNM___417___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT51 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [2]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [2]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [2]));
  (* PK_HLUTNM = "___XLNM___417___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT61 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [3]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [3]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [3]));
  (* PK_HLUTNM = "___XLNM___416___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT71 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [4]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [4]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [4]));
  (* PK_HLUTNM = "___XLNM___416___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT81 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [5]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [5]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [5]));
  (* PK_HLUTNM = "___XLNM___415___unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_5_ins/Mmux_unitw_5_end_offset[11]_GND_20_o_mux_16_OUT91 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\unitw_5_ins/unitw_5_offset_limit [6]),
        .I2(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [6]),
        .O(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [12]),
        .I1(\unitw_5_ins/unitw_5_bufno [0]),
        .I2(\bar_registers_ins/buf_ctrl_reg [13]),
        .I3(\unitw_5_ins/unitw_5_bufno [1]),
        .I4(\^unitw_5_ins/unitw_5_full ),
        .I5(\bar_registers_ins/buf_ctrl_reg [21]),
        .O(\unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0808080008080808)) 
    \unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o13 
       (.I0(\^unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o11 ),
        .I1(\unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o1 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [14]),
        .I3(\unitw_5_ins/unitw_5_do_buffers [1]),
        .I4(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I5(\unitw_5_ins/unitw_5_submit_buffer ),
        .O(\unitw_5_ins/unitw_5_limitsvalid_GND_20_o_MUX_1333_o ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [3:0]),
        .S({\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [3:1],\^unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[0]_rt 
       (.I0(\unitw_5_ins/unitw_5_start_offset [0]),
        .O(\^unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[4]_CARRY4 
       (.CI(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy [3]),
        .CO(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [7:4]),
        .S(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[8]_CARRY4 
       (.CI(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy [7]),
        .CO({\NLW_unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_cy[8]_CARRY4_DI_UNCONNECTED [3],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_5_ins/GND_20_o_GND_20_o_sub_13_OUT [11:8]),
        .S(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[10]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [10]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[11]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [11]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[1]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [1]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[2]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [2]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[3]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [3]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[4]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [4]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[5]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [5]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[6]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [6]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[7]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [7]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[8]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [8]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut[9]_INV_0 
       (.I0(\unitw_5_ins/unitw_5_start_offset [9]),
        .O(\unitw_5_ins/Msub_GND_20_o_GND_20_o_sub_13_OUT[11:0]_lut [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55545454)) 
    \unitw_5_ins/Reset_OR_DriverANDClockEnable11 
       (.I0(\^unitw_5_ins/unitw_5_submitted ),
        .I1(\^unitw_5_ins/unitw_5_submit_buffer5 ),
        .I2(\^unitw_5_ins/unitw_5_submit_buffer6 ),
        .I3(\unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o ),
        .I4(\^unitw_5_ins/unitw_5_flushanyhow ),
        .I5(\^unitw_5_ins/unitw_5_quiesce ),
        .O(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \unitw_5_ins/Reset_OR_DriverANDClockEnable2_SW0 
       (.I0(N204),
        .I1(\^unitw_5_ins/unitw_5_synchronous ),
        .I2(\^unitw_5_ins/unitw_5_limitsvalid ),
        .O(N351));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_5_ins/_n03041 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 ),
        .O(\unitw_5_ins/_n0304 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \unitw_5_ins/_n03111 
       (.I0(\^unitw_5_ins/unitw_5_synchronous ),
        .I1(\^unitw_5_ins/unitw_5_limitsvalid ),
        .I2(\unitw_5_ins/unitw_5_do_buffers [1]),
        .I3(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I4(\unitw_5_ins/_n03271 ),
        .O(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2232000022330000)) 
    \unitw_5_ins/_n032711 
       (.I0(\^unitw_5_ins/unitw_5_insession ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o ),
        .I3(\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o1 ),
        .I4(\^unitw_5_ins/unitw_5_wr_request_condition ),
        .I5(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3 ),
        .O(\unitw_5_ins/_n03271 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEEEEEE0F000000)) 
    \unitw_5_ins/_n0365_inv1 
       (.I0(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I1(\unitw_5_ins/unitw_5_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o1 ),
        .I5(\unitw_5_ins/unitw_5_submit_buffer ),
        .O(\unitw_5_ins/_n0365_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55545454)) 
    \unitw_5_ins/_n0373_inv1 
       (.I0(\^unitw_5_ins/unitw_5_submitted ),
        .I1(\^unitw_5_ins/unitw_5_submit_buffer5 ),
        .I2(\^unitw_5_ins/unitw_5_submit_buffer6 ),
        .I3(\unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o ),
        .I4(\^unitw_5_ins/unitw_5_flushanyhow ),
        .I5(\unitw_5_ins/unitw_5_effective_rden ),
        .O(\unitw_5_ins/_n0373_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1F1111110F000000)) 
    \unitw_5_ins/_n0378_inv1 
       (.I0(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I1(\unitw_5_ins/unitw_5_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o1 ),
        .I5(\unitw_5_ins/unitw_5_submit_buffer ),
        .O(\unitw_5_ins/_n0378_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55551110)) 
    \unitw_5_ins/_n0384_inv1 
       (.I0(\^unitw_5_ins/unitw_5_close_pending ),
        .I1(\^unitw_5_ins/unitw_5_insession ),
        .I2(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3 ),
        .I3(\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o1 ),
        .I4(\^unitw_5_ins/unitw_5_wr_request_condition ),
        .O(\unitw_5_ins/_n0384_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [2]),
        .I1(\bar_registers_ins/buf_ctrl_reg [4]),
        .I2(\bar_registers_ins/buf_ctrl_reg [0]),
        .I3(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I4(\bar_registers_ins/buf_ctrl_reg [3]),
        .I5(\bar_registers_ins/buf_ctrl_reg [1]),
        .O(\^unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 ));
  (* PK_HLUTNM = "___XLNM___387___unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I2(\^unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 ),
        .O(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 ),
        .O(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o1 
       (.I0(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I1(\^unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [11]),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\bar_registers_ins/buf_ctrl_reg [26]),
        .O(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_332_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [11]),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I5(\^unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o11 ),
        .O(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_332_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_5_ins/n0047[11]1 
       (.I0(\unitw_5_ins/unitw_5_start_offset [1]),
        .I1(\unitw_5_ins/unitw_5_start_offset [0]),
        .I2(\unitw_5_ins/unitw_5_start_offset [2]),
        .I3(\unitw_5_ins/unitw_5_start_offset [3]),
        .I4(\unitw_5_ins/unitw_5_start_offset [4]),
        .I5(\unitw_5_ins/unitw_5_start_offset [5]),
        .O(\unitw_5_ins/n0047 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_5_ins/n0047[11]2 
       (.I0(\unitw_5_ins/unitw_5_start_offset [7]),
        .I1(\unitw_5_ins/unitw_5_start_offset [6]),
        .I2(\unitw_5_ins/unitw_5_start_offset [8]),
        .I3(\unitw_5_ins/unitw_5_start_offset [9]),
        .I4(\unitw_5_ins/unitw_5_start_offset [10]),
        .I5(\unitw_5_ins/unitw_5_start_offset [11]),
        .O(\^unitw_5_ins/n0047[11]1 ));
  (* PK_HLUTNM = "___XLNM___292___unitw_5_ins/n0047[11]3" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \unitw_5_ins/n0047[11]3 
       (.I0(\unitw_5_ins/n0047 ),
        .I1(\^unitw_5_ins/n0047[11]1 ),
        .O(\^unitw_5_ins/n0047 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/pre_unitw_5_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o_norst ),
        .Q(\^unitw_5_ins/pre_unitw_5_nodata ),
        .R(\unitw_5_ins/unitw_5_rden_inv ));
  (* PK_HLUTNM = "___XLNM___510___unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o1 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^messages_ins/unitw_5_eof_ack ),
        .O(\unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o ));
  (* PK_HLUTNM = "___XLNM___510___unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitw_5_ins/quiesce_user_r_mem_8_open_OR_263_o1 
       (.I0(\^unitw_5_ins/user_r_mem_8_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitw_5_ins/quiesce_user_r_mem_8_open_OR_263_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_active 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_active_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_active ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000001101)) 
    \unitw_5_ins/unitw_5_active_glue_set 
       (.I0(user_r_mem_8_eof_w),
        .I1(\^wr_arbiter_ins/unitw_5_done ),
        .I2(\^wr_arbiter_ins/unitw_5_rden ),
        .I3(\unitw_5_ins/unitw_5_effective_rden ),
        .I4(\unitw_5_ins/unitw_5_submit_buffer ),
        .I5(N378),
        .O(\^unitw_5_ins/unitw_5_active_glue_set ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0705)) 
    \unitw_5_ins/unitw_5_active_glue_set_SW1 
       (.I0(\^unitw_5_ins/unitw_5_active ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\unitw_5_ins/_n03271 ),
        .I3(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .O(N378));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/unitw_5_submit_buffer ),
        .D(\unitw_5_ins/Result [0]),
        .Q(\unitw_5_ins/unitw_5_bufno [0]),
        .R(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/unitw_5_submit_buffer ),
        .D(\unitw_5_ins/Result [1]),
        .Q(\unitw_5_ins/unitw_5_bufno [1]),
        .R(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_close_pending_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_close_pending ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitw_5_ins/unitw_5_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o1 ),
        .I4(\^unitw_5_ins/unitw_5_close_pending ),
        .O(\^unitw_5_ins/unitw_5_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[0]),
        .Q(\unitw_5_ins/unitw_5_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[1]),
        .Q(\unitw_5_ins/unitw_5_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[2]),
        .Q(\unitw_5_ins/unitw_5_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[3]),
        .Q(\unitw_5_ins/unitw_5_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[4]),
        .Q(\unitw_5_ins/unitw_5_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[5]),
        .Q(\unitw_5_ins/unitw_5_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[6]),
        .Q(\unitw_5_ins/unitw_5_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_mem_8_data_w[7]),
        .Q(\unitw_5_ins/unitw_5_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_do_buffers_0 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0365_inv ),
        .D(\unitw_5_ins/unitw_5_do_buffers[1]_unitw_5_do_buffers[1]_mux_47_OUT [0]),
        .Q(\unitw_5_ins/unitw_5_do_buffers [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_do_buffers_1 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0365_inv ),
        .D(\unitw_5_ins/unitw_5_do_buffers[1]_unitw_5_do_buffers[1]_mux_47_OUT [1]),
        .Q(\unitw_5_ins/unitw_5_do_buffers [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_do_flush 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_do_flush_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_do_flush ),
        .R(\unitw_5_ins/_n0304 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut 
       (.I0(\unitw_5_ins/unitw_5_do_buffers [1]),
        .I1(\unitw_5_ins/unitw_5_do_buffers [0]),
        .O(\^unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut1_INV_0 
       (.I0(\^unitw_5_ins/unitw_5_do_flush ),
        .O(\unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o1_lut1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_5_ins/unitw_5_do_flush_glue_set 
       (.I0(\^unitw_5_ins/unitw_5_do_flush ),
        .I1(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_332_o ),
        .O(\^unitw_5_ins/unitw_5_do_flush_glue_set ));
  (* PK_HLUTNM = "___XLNM___98___unitw_5_ins/unitw_5_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF1F00000)) 
    \unitw_5_ins/unitw_5_effective_rden1 
       (.I0(user_r_mem_8_eof_w),
        .I1(user_r_mem_8_empty_w),
        .I2(\^unitw_5_ins/unitw_5_first ),
        .I3(\^unitw_5_ins/unitw_5_active ),
        .I4(\^wr_arbiter_ins/unitw_5_rden ),
        .O(\unitw_5_ins/unitw_5_effective_rden ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [0]),
        .Q(\unitw_5_ins/unitw_5_end_offset [0]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [1]),
        .Q(\unitw_5_ins/unitw_5_end_offset [1]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_10 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [10]),
        .Q(\unitw_5_ins/unitw_5_end_offset [10]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_11 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [11]),
        .Q(\unitw_5_ins/unitw_5_end_offset [11]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [2]),
        .Q(\unitw_5_ins/unitw_5_end_offset [2]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [3]),
        .Q(\unitw_5_ins/unitw_5_end_offset [3]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [4]),
        .Q(\unitw_5_ins/unitw_5_end_offset [4]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [5]),
        .Q(\unitw_5_ins/unitw_5_end_offset [5]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [6]),
        .Q(\unitw_5_ins/unitw_5_end_offset [6]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [7]),
        .Q(\unitw_5_ins/unitw_5_end_offset [7]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [8]),
        .Q(\unitw_5_ins/unitw_5_end_offset [8]),
        .S(\unitw_5_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0384_inv ),
        .D(\unitw_5_ins/unitw_5_end_offset[11]_GND_20_o_mux_16_OUT [9]),
        .Q(\unitw_5_ins/unitw_5_end_offset [9]),
        .S(\unitw_5_ins/_n0311 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_eof 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_eof_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_eof ),
        .R(\unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_5_ins/unitw_5_eof_glue_set 
       (.I0(\^unitw_5_ins/unitw_5_eof_sent ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\^unitw_5_ins/user_r_mem_8_open ),
        .I3(\^unitw_5_ins/unitw_5_eof_pending ),
        .I4(\^unitw_5_ins/n0047 ),
        .I5(\^unitw_5_ins/unitw_5_eof ),
        .O(\^unitw_5_ins/unitw_5_eof_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_eof_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_eof_pending_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_eof_pending ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* PK_HLUTNM = "___XLNM___343___unitw_5_ins/unitw_5_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_5_ins/unitw_5_eof_pending_glue_set 
       (.I0(\^unitw_5_ins/unitw_5_eof_pending ),
        .I1(user_r_mem_8_eof_w),
        .O(\^unitw_5_ins/unitw_5_eof_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_eof_sent 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_eof_sent_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_eof_sent ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_5_ins/unitw_5_eof_sent_glue_set 
       (.I0(\unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\^unitw_5_ins/user_r_mem_8_open ),
        .I3(\^unitw_5_ins/unitw_5_eof_pending ),
        .I4(\^unitw_5_ins/n0047 ),
        .I5(\^unitw_5_ins/unitw_5_eof_sent ),
        .O(\^unitw_5_ins/unitw_5_eof_sent_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_first 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_first_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_first ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55554404)) 
    \unitw_5_ins/unitw_5_first_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_5_rden ),
        .I1(\^unitw_5_ins/unitw_5_first ),
        .I2(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I3(\^unitw_5_ins/unitw_5_close_pending ),
        .I4(\unitw_5_ins/_n03271 ),
        .O(\^unitw_5_ins/unitw_5_first_glue_set ));
  (* PK_HLUTNM = "___XLNM___292___unitw_5_ins/n0047[11]3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o1 
       (.I0(\^unitw_5_ins/unitw_5_eof_pending ),
        .I1(\^unitw_5_ins/unitw_5_limitsvalid ),
        .I2(\unitw_5_ins/n0047 ),
        .I3(\^unitw_5_ins/n0047[11]1 ),
        .O(\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut 
       (.I0(\^unitw_5_ins/unitw_5_limitsvalid ),
        .I1(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I2(\unitw_5_ins/unitw_5_do_buffers [1]),
        .O(\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF151515)) 
    \unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut1 
       (.I0(\^unitw_5_ins/unitw_5_eof_pending ),
        .I1(\^unitw_5_ins/unitw_5_do_flush ),
        .I2(\^unitw_5_ins/unitw_5_limitsvalid ),
        .I3(\unitw_5_ins/n0047 ),
        .I4(\^unitw_5_ins/n0047[11]1 ),
        .O(\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3_lut1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h51555050)) 
    \unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o4 
       (.I0(\^unitw_5_ins/unitw_5_insession ),
        .I1(\unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o ),
        .I2(\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o1 ),
        .I3(\^unitw_5_ins/unitw_5_wr_request_condition ),
        .I4(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3 ),
        .O(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_flushanyhow 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_flushanyhow_rstpot ),
        .Q(\^unitw_5_ins/unitw_5_flushanyhow ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h88888888B888AA88)) 
    \unitw_5_ins/unitw_5_flushanyhow_rstpot 
       (.I0(\^unitw_5_ins/unitw_5_flushanyhow ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\unitw_5_ins/unitw_5_do_flush_GND_20_o_OR_260_o ),
        .I3(N351),
        .I4(\^unitw_5_ins/unitw_5_wr_request_condition ),
        .I5(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .O(\^unitw_5_ins/unitw_5_flushanyhow_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_flushonly 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_flushonly_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_flushonly ),
        .R(\unitw_5_ins/_n03271 ));
  (* PK_HLUTNM = "___XLNM___515___unitw_5_ins/unitw_5_submit_buffer6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \unitw_5_ins/unitw_5_flushonly_glue_set 
       (.I0(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\^unitw_5_ins/unitw_5_flushonly ),
        .O(\^unitw_5_ins/unitw_5_flushonly_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_full 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_full_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_full ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555540000040)) 
    \unitw_5_ins/unitw_5_full_glue_set 
       (.I0(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o ),
        .I1(\unitw_5_ins/unitw_5_submit_buffer ),
        .I2(N366),
        .I3(\unitw_5_ins/unitw_5_bufno [0]),
        .I4(\unitw_5_ins/unitw_5_last_use_buffer [0]),
        .I5(\^unitw_5_ins/unitw_5_full ),
        .O(\^unitw_5_ins/unitw_5_full_glue_set ));
  (* PK_HLUTNM = "___XLNM___534___unitw_5_ins/Mcount_unitw_5_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \unitw_5_ins/unitw_5_full_glue_set_SW0 
       (.I0(\unitw_5_ins/unitw_5_bufno [1]),
        .I1(\unitw_5_ins/unitw_5_last_use_buffer [1]),
        .O(N366));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_insession_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_insession ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555511111110)) 
    \unitw_5_ins/unitw_5_insession_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_5_done ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\^unitw_5_ins/unitw_5_wr_request_condition ),
        .I3(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o3 ),
        .I4(\^unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o1 ),
        .I5(\^unitw_5_ins/unitw_5_insession ),
        .O(\^unitw_5_ins/unitw_5_insession_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_last_use_buffer_0 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitw_5_ins/unitw_5_last_use_buffer [0]),
        .S(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_last_use_buffer_1 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitw_5_ins/unitw_5_last_use_buffer [1]),
        .S(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_limitsvalid 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0378_inv ),
        .D(\unitw_5_ins/unitw_5_limitsvalid_GND_20_o_MUX_1333_o ),
        .Q(\^unitw_5_ins/unitw_5_limitsvalid ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/pre_unitw_5_nodata ),
        .Q(\^unitw_5_ins/unitw_5_nodata ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_0 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [0]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_1 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [1]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_10 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [10]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_11 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [11]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_2 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [2]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_3 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [3]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_4 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [4]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_5 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [5]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_6 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [6]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_7 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [7]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_8 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [8]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_offset_limit_9 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [9]),
        .Q(\unitw_5_ins/unitw_5_offset_limit [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_5_ins/unitw_5_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_5_ins/quiesce_user_r_mem_8_open_OR_263_o ),
        .Q(\^unitw_5_ins/unitw_5_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_5_ins/unitw_5_rden_inv1_INV_0 
       (.I0(\^wr_arbiter_ins/unitw_5_rden ),
        .O(\unitw_5_ins/unitw_5_rden_inv ));
  (* PK_HLUTNM = "___XLNM___98___unitw_5_ins/unitw_5_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22202222)) 
    \unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o1 
       (.I0(\^wr_arbiter_ins/unitw_5_rden ),
        .I1(\^unitw_5_ins/unitw_5_first ),
        .I2(user_r_mem_8_empty_w),
        .I3(user_r_mem_8_eof_w),
        .I4(\^unitw_5_ins/unitw_5_active ),
        .O(\unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o ));
  (* PK_HLUTNM = "___XLNM___169___unitw_5_ins/user_r_mem_8_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5551FFFF)) 
    \unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o_norst1 
       (.I0(\^unitw_5_ins/unitw_5_first ),
        .I1(\^unitw_5_ins/unitw_5_active ),
        .I2(user_r_mem_8_empty_w),
        .I3(user_r_mem_8_eof_w),
        .I4(\^wr_arbiter_ins/unitw_5_rden ),
        .O(\unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o_norst ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_req_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111111101010100)) 
    \unitw_5_ins/unitw_5_req_glue_set 
       (.I0(\^unitw_5_ins/unitw_5_quiesce ),
        .I1(\^wr_arbiter_ins/unitw_5_busy ),
        .I2(\^unitw_5_ins/unitw_5_close_pending ),
        .I3(\^unitw_5_ins/unitw_5_wr_request_condition ),
        .I4(\unitw_5_ins/unitw_5_flush_condition_unitw_5_wr_request_condition_AND_312_o ),
        .I5(\^unitw_5_ins/unitw_5_req ),
        .O(\^unitw_5_ins/unitw_5_req_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result[0]1 ),
        .Q(\unitw_5_ins/unitw_5_start_offset [0]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result[1]1 ),
        .Q(\unitw_5_ins/unitw_5_start_offset [1]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_10 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [10]),
        .Q(\unitw_5_ins/unitw_5_start_offset [10]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_11 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [11]),
        .Q(\unitw_5_ins/unitw_5_start_offset [11]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [2]),
        .Q(\unitw_5_ins/unitw_5_start_offset [2]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [3]),
        .Q(\unitw_5_ins/unitw_5_start_offset [3]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [4]),
        .Q(\unitw_5_ins/unitw_5_start_offset [4]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [5]),
        .Q(\unitw_5_ins/unitw_5_start_offset [5]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [6]),
        .Q(\unitw_5_ins/unitw_5_start_offset [6]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [7]),
        .Q(\unitw_5_ins/unitw_5_start_offset [7]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [8]),
        .Q(\unitw_5_ins/unitw_5_start_offset [8]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_start_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/_n0373_inv ),
        .D(\unitw_5_ins/Result [9]),
        .Q(\unitw_5_ins/unitw_5_start_offset [9]),
        .R(\unitw_5_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_5_ins/unitw_5_submit_buffer1 
       (.I0(\unitw_5_ins/unitw_5_end_offset [10]),
        .I1(\unitw_5_ins/unitw_5_end_offset [11]),
        .I2(\unitw_5_ins/unitw_5_end_offset [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [10]),
        .I4(\unitw_5_ins/unitw_5_start_offset [11]),
        .I5(\unitw_5_ins/unitw_5_start_offset [0]),
        .O(\^unitw_5_ins/unitw_5_submit_buffer1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_5_ins/unitw_5_submit_buffer2 
       (.I0(\unitw_5_ins/unitw_5_end_offset [5]),
        .I1(\unitw_5_ins/unitw_5_end_offset [7]),
        .I2(\unitw_5_ins/unitw_5_end_offset [8]),
        .I3(\unitw_5_ins/unitw_5_start_offset [5]),
        .I4(\unitw_5_ins/unitw_5_start_offset [7]),
        .I5(\unitw_5_ins/unitw_5_start_offset [8]),
        .O(\^unitw_5_ins/unitw_5_submit_buffer2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_5_ins/unitw_5_submit_buffer3 
       (.I0(\unitw_5_ins/unitw_5_end_offset [9]),
        .I1(\unitw_5_ins/unitw_5_end_offset [1]),
        .I2(\unitw_5_ins/unitw_5_end_offset [2]),
        .I3(\unitw_5_ins/unitw_5_start_offset [9]),
        .I4(\unitw_5_ins/unitw_5_start_offset [1]),
        .I5(\unitw_5_ins/unitw_5_start_offset [2]),
        .O(\^unitw_5_ins/unitw_5_submit_buffer3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_5_ins/unitw_5_submit_buffer4 
       (.I0(\unitw_5_ins/unitw_5_end_offset [3]),
        .I1(\unitw_5_ins/unitw_5_end_offset [4]),
        .I2(\unitw_5_ins/unitw_5_end_offset [6]),
        .I3(\unitw_5_ins/unitw_5_start_offset [3]),
        .I4(\unitw_5_ins/unitw_5_start_offset [4]),
        .I5(\unitw_5_ins/unitw_5_start_offset [6]),
        .O(\^unitw_5_ins/unitw_5_submit_buffer4 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \unitw_5_ins/unitw_5_submit_buffer5 
       (.I0(\unitw_5_ins/unitw_5_effective_rden ),
        .I1(\^unitw_5_ins/unitw_5_submit_buffer1 ),
        .I2(\^unitw_5_ins/unitw_5_submit_buffer2 ),
        .I3(\^unitw_5_ins/unitw_5_submit_buffer3 ),
        .I4(\^unitw_5_ins/unitw_5_submit_buffer4 ),
        .O(\^unitw_5_ins/unitw_5_submit_buffer5 ));
  (* PK_HLUTNM = "___XLNM___515___unitw_5_ins/unitw_5_submit_buffer6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \unitw_5_ins/unitw_5_submit_buffer6 
       (.I0(\^wr_arbiter_ins/unitw_5_busy ),
        .I1(\^unitw_5_ins/unitw_5_flushonly ),
        .I2(\^unitw_5_ins/unitw_5_req ),
        .O(\^unitw_5_ins/unitw_5_submit_buffer6 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55555450)) 
    \unitw_5_ins/unitw_5_submit_buffer7 
       (.I0(\^unitw_5_ins/unitw_5_submitted ),
        .I1(\^unitw_5_ins/unitw_5_flushanyhow ),
        .I2(\^unitw_5_ins/unitw_5_submit_buffer6 ),
        .I3(\unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o ),
        .I4(\^unitw_5_ins/unitw_5_submit_buffer5 ),
        .O(\unitw_5_ins/unitw_5_submit_buffer ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_submitted 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/unitw_5_submitted_glue_set ),
        .Q(\^unitw_5_ins/unitw_5_submitted ),
        .R(\^unitw_5_ins/unitw_5_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h55545454FFFEFEFE)) 
    \unitw_5_ins/unitw_5_submitted_glue_set 
       (.I0(\^unitw_5_ins/unitw_5_submitted ),
        .I1(\^unitw_5_ins/unitw_5_submit_buffer6 ),
        .I2(\^unitw_5_ins/unitw_5_submit_buffer5 ),
        .I3(\^unitw_5_ins/unitw_5_flushanyhow ),
        .I4(\unitw_5_ins/unitw_5_rden_unitw_5_effective_rden_AND_293_o ),
        .I5(\^unitw_5_ins/unitw_5_req ),
        .O(\^unitw_5_ins/unitw_5_submitted_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/unitw_5_synchronous 
       (.C(bus_clk_w),
        .CE(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [23]),
        .Q(\^unitw_5_ins/unitw_5_synchronous ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000DDD50000DDDD)) 
    \unitw_5_ins/unitw_5_wr_request_condition 
       (.I0(\^unitw_5_ins/unitw_5_synchronous ),
        .I1(\^unitw_5_ins/unitw_5_limitsvalid ),
        .I2(\unitw_5_ins/unitw_5_do_buffers [1]),
        .I3(\unitw_5_ins/unitw_5_do_buffers [0]),
        .I4(N204),
        .I5(\unitw_5_ins/Mcompar_n0037_cy [5]),
        .O(\^unitw_5_ins/unitw_5_wr_request_condition ));
  (* PK_HLUTNM = "___XLNM___343___unitw_5_ins/unitw_5_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unitw_5_ins/unitw_5_wr_request_condition_SW0 
       (.I0(user_r_mem_8_empty_w),
        .I1(user_r_mem_8_eof_w),
        .I2(\^unitw_5_ins/unitw_5_full ),
        .I3(\^unitw_5_ins/unitw_5_eof_pending ),
        .I4(\^unitw_5_ins/unitw_5_insession ),
        .O(N204));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_5_ins/user_r_mem_8_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_5_ins/user_r_mem_8_open_glue_set ),
        .Q(\^unitw_5_ins/user_r_mem_8_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55555140)) 
    \unitw_5_ins/user_r_mem_8_open_glue_set 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^unitw_5_ins/unitw_5_close_pending ),
        .I2(\^unitw_5_ins/unitw_5_insession ),
        .I3(\^unitw_5_ins/user_r_mem_8_open ),
        .I4(\unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o ),
        .O(\^unitw_5_ins/user_r_mem_8_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___169___unitw_5_ins/user_r_mem_8_rden1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \unitw_5_ins/user_r_mem_8_rden1 
       (.I0(\^unitw_5_ins/unitw_5_active ),
        .I1(user_r_mem_8_eof_w),
        .I2(\^wr_arbiter_ins/unitw_5_rden ),
        .I3(user_r_mem_8_empty_w),
        .O(user_r_mem_8_rden_w));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_6_ins/Mcompar_n0037_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_6_ins/Mcompar_n0037_cy [3],\NLW_unitw_6_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^unitw_6_ins/Mcompar_n0037_lutdi3 ,\^unitw_6_ins/Mcompar_n0037_lutdi2 ,\^unitw_6_ins/Mcompar_n0037_lutdi1 ,\^unitw_6_ins/Mcompar_n0037_lutdi }),
        .O(\NLW_unitw_6_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_6_ins/Mcompar_n0037_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4 
       (.CI(\unitw_6_ins/Mcompar_n0037_cy [3]),
        .CO({\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [3:1],\unitw_6_ins/Mcompar_n0037_cy [4]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_DI_UNCONNECTED [3:1],\^unitw_6_ins/Mcompar_n0037_lutdi4 }),
        .O(\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_unitw_6_ins/Mcompar_n0037_cy[4]_CARRY4_S_UNCONNECTED [3:1],\unitw_6_ins/Mcompar_n0037_lut [4]}));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___79___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_n0037_lut[0] 
       (.I0(\unitw_6_ins/unitw_6_start_offset [0]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [0]),
        .I2(\unitw_6_ins/unitw_6_start_offset [1]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [1]),
        .O(\unitw_6_ins/Mcompar_n0037_lut [0]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___80___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_n0037_lut[1] 
       (.I0(\unitw_6_ins/unitw_6_start_offset [2]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [2]),
        .I2(\unitw_6_ins/unitw_6_start_offset [3]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [3]),
        .O(\unitw_6_ins/Mcompar_n0037_lut [1]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___81___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_n0037_lut[2] 
       (.I0(\unitw_6_ins/unitw_6_start_offset [4]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [4]),
        .I2(\unitw_6_ins/unitw_6_start_offset [5]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [5]),
        .O(\unitw_6_ins/Mcompar_n0037_lut [2]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___82___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_n0037_lut[3] 
       (.I0(\unitw_6_ins/unitw_6_start_offset [6]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [6]),
        .I2(\unitw_6_ins/unitw_6_start_offset [7]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [7]),
        .O(\unitw_6_ins/Mcompar_n0037_lut [3]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___83___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_n0037_lut[4] 
       (.I0(\unitw_6_ins/unitw_6_start_offset [8]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [8]),
        .I2(\unitw_6_ins/unitw_6_start_offset [9]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [9]),
        .O(\unitw_6_ins/Mcompar_n0037_lut [4]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___79___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_n0037_lutdi 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [1]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [0]),
        .I2(\unitw_6_ins/unitw_6_start_offset [0]),
        .I3(\unitw_6_ins/unitw_6_start_offset [1]),
        .O(\^unitw_6_ins/Mcompar_n0037_lutdi ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___80___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_n0037_lutdi1 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [3]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [2]),
        .I2(\unitw_6_ins/unitw_6_start_offset [2]),
        .I3(\unitw_6_ins/unitw_6_start_offset [3]),
        .O(\^unitw_6_ins/Mcompar_n0037_lutdi1 ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___81___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_n0037_lutdi2 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [5]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [4]),
        .I2(\unitw_6_ins/unitw_6_start_offset [4]),
        .I3(\unitw_6_ins/unitw_6_start_offset [5]),
        .O(\^unitw_6_ins/Mcompar_n0037_lutdi2 ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___82___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_n0037_lutdi3 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [7]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [6]),
        .I2(\unitw_6_ins/unitw_6_start_offset [6]),
        .I3(\unitw_6_ins/unitw_6_start_offset [7]),
        .O(\^unitw_6_ins/Mcompar_n0037_lutdi3 ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___83___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_n0037_lutdi4 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [9]),
        .I1(\unitw_6_ins/unitw_6_offset_limit [8]),
        .I2(\unitw_6_ins/unitw_6_start_offset [8]),
        .I3(\unitw_6_ins/unitw_6_start_offset [9]),
        .O(\^unitw_6_ins/Mcompar_n0037_lutdi4 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy [3],\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi3 ,\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi2 ,\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi1 ,\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi }),
        .O(\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4 
       (.CI(\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy [3]),
        .CO({\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED [3:1],\unitw_6_ins/unitw_6_offset_limit[9]_unitw_6_start_offset }),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_DI_UNCONNECTED [3:1],\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi4 }),
        .O(\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_cy[4]_CARRY4_S_UNCONNECTED [3:1],\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut [4]}));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___84___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut[0] 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [0]),
        .I1(\unitw_6_ins/unitw_6_start_offset [0]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [1]),
        .I3(\unitw_6_ins/unitw_6_start_offset [1]),
        .O(\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut [0]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___85___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut[1] 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [2]),
        .I1(\unitw_6_ins/unitw_6_start_offset [2]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [3]),
        .I3(\unitw_6_ins/unitw_6_start_offset [3]),
        .O(\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut [1]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___86___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut[2] 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [4]),
        .I1(\unitw_6_ins/unitw_6_start_offset [4]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [5]),
        .I3(\unitw_6_ins/unitw_6_start_offset [5]),
        .O(\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut [2]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___87___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut[3] 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [6]),
        .I1(\unitw_6_ins/unitw_6_start_offset [6]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [7]),
        .I3(\unitw_6_ins/unitw_6_start_offset [7]),
        .O(\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut [3]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___88___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut[4] 
       (.I0(\unitw_6_ins/unitw_6_offset_limit [8]),
        .I1(\unitw_6_ins/unitw_6_start_offset [8]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [9]),
        .I3(\unitw_6_ins/unitw_6_start_offset [9]),
        .O(\unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lut [4]));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___84___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi 
       (.I0(\unitw_6_ins/unitw_6_start_offset [1]),
        .I1(\unitw_6_ins/unitw_6_start_offset [0]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [0]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [1]),
        .O(\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___85___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi1 
       (.I0(\unitw_6_ins/unitw_6_start_offset [3]),
        .I1(\unitw_6_ins/unitw_6_start_offset [2]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [2]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [3]),
        .O(\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi1 ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___86___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi2 
       (.I0(\unitw_6_ins/unitw_6_start_offset [5]),
        .I1(\unitw_6_ins/unitw_6_start_offset [4]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [4]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [5]),
        .O(\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi2 ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___87___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi3 
       (.I0(\unitw_6_ins/unitw_6_start_offset [7]),
        .I1(\unitw_6_ins/unitw_6_start_offset [6]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [6]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [7]),
        .O(\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi3 ));
  (* PK_HLUTNM = "unitw_6_ins/___XLNM___88___Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi4 
       (.I0(\unitw_6_ins/unitw_6_start_offset [9]),
        .I1(\unitw_6_ins/unitw_6_start_offset [8]),
        .I2(\unitw_6_ins/unitw_6_offset_limit [8]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [9]),
        .O(\^unitw_6_ins/Mcompar_unitw_6_offset_limit[9]_unitw_6_start_offset[9]_LessThan_7_o_lutdi4 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_6_ins/Mcount_unitw_6_bufno_xor[0]11_INV_0 
       (.I0(\unitw_6_ins/unitw_6_bufno [0]),
        .O(\unitw_6_bufno_w[0]_inv ));
  (* PK_HLUTNM = "___XLNM___365___unitw_6_ins/Mcount_unitw_6_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitw_6_ins/Mcount_unitw_6_bufno_xor[1]11 
       (.I0(\unitw_6_ins/unitw_6_bufno [1]),
        .I1(\unitw_6_ins/unitw_6_bufno [0]),
        .O(\unitw_6_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_6_ins/Mcount_unitw_6_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_6_ins/Mcount_unitw_6_start_offset_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O({\unitw_6_ins/Result [3:2],\unitw_6_ins/Result[1]1 ,\unitw_6_ins/Result[0]1 }),
        .S({\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[3]_rt ,\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[2]_rt ,\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[1]_rt ,\unitw_6_ins/Mcount_unitw_6_start_offset_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[1]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [1]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[2]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [2]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[3]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [3]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_6_ins/Mcount_unitw_6_start_offset_cy[4]_CARRY4 
       (.CI(\unitw_6_ins/Mcount_unitw_6_start_offset_cy [3]),
        .CO(\unitw_6_ins/Mcount_unitw_6_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_6_ins/Result [7:4]),
        .S({\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[7]_rt ,\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[6]_rt ,\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[5]_rt ,\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[4]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [4]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[5]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [5]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[6]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [6]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[7]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [7]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4 
       (.CI(\unitw_6_ins/Mcount_unitw_6_start_offset_cy [7]),
        .CO(\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3:1],\^M_AXI_ACP_AWPROT_w [0]}),
        .O({\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_O_UNCONNECTED [3:2],\unitw_6_ins/Result [9:8]}),
        .S({\NLW_unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_CARRY4_S_UNCONNECTED [3:2],\^unitw_6_ins/Mcount_unitw_6_start_offset_xor[9]_rt ,\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [8]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_cy[8]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_lut[0]_INV_0 
       (.I0(\unitw_6_ins/unitw_6_start_offset [0]),
        .O(\unitw_6_ins/Mcount_unitw_6_start_offset_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_6_ins/Mcount_unitw_6_start_offset_xor[9]_rt 
       (.I0(\unitw_6_ins/unitw_6_start_offset [9]),
        .O(\^unitw_6_ins/Mcount_unitw_6_start_offset_xor[9]_rt ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h405F4040)) 
    \unitw_6_ins/Mmux_unitw_6_do_buffers[1]_unitw_6_do_buffers[1]_mux_49_OUT11 
       (.I0(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I1(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I2(\unitw_6_ins/unitw_6_submit_buffer ),
        .I3(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_404_o ),
        .I4(\bar_registers_ins/buf_offset_reg [10]),
        .O(\unitw_6_ins/unitw_6_do_buffers[1]_unitw_6_do_buffers[1]_mux_49_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF4040444)) 
    \unitw_6_ins/Mmux_unitw_6_do_buffers[1]_unitw_6_do_buffers[1]_mux_49_OUT21 
       (.I0(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_404_o ),
        .I1(\bar_registers_ins/buf_offset_reg [11]),
        .I2(\unitw_6_ins/unitw_6_submit_buffer ),
        .I3(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I4(\unitw_6_ins/unitw_6_do_buffers [1]),
        .O(\unitw_6_ins/unitw_6_do_buffers[1]_unitw_6_do_buffers[1]_mux_49_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hDDD78882)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT101 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_start_offset [9]),
        .I2(\unitw_6_ins/Msub_GND_23_o_GND_23_o_sub_15_OUT[9:0]_cy ),
        .I3(\unitw_6_ins/unitw_6_start_offset [8]),
        .I4(\unitw_6_ins/unitw_6_offset_limit [9]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [9]));
  (* PK_HLUTNM = "___XLNM___289___unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h4E)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT11 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_offset_limit [0]),
        .I2(\unitw_6_ins/unitw_6_start_offset [0]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [0]));
  (* PK_HLUTNM = "___XLNM___289___unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT21" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD782)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT21 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_start_offset [0]),
        .I2(\unitw_6_ins/unitw_6_start_offset [1]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [1]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hDDD78882)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT31 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_start_offset [2]),
        .I2(\unitw_6_ins/unitw_6_start_offset [0]),
        .I3(\unitw_6_ins/unitw_6_start_offset [1]),
        .I4(\unitw_6_ins/unitw_6_offset_limit [2]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDDDDDDD788888882)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT41 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_start_offset [3]),
        .I2(\unitw_6_ins/unitw_6_start_offset [0]),
        .I3(\unitw_6_ins/unitw_6_start_offset [1]),
        .I4(\unitw_6_ins/unitw_6_start_offset [2]),
        .I5(\unitw_6_ins/unitw_6_offset_limit [3]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDDDDD7DD88888288)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT5 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_start_offset [4]),
        .I2(\unitw_6_ins/unitw_6_start_offset [1]),
        .I3(N206),
        .I4(\unitw_6_ins/unitw_6_start_offset [0]),
        .I5(\unitw_6_ins/unitw_6_offset_limit [4]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT5_SW0 
       (.I0(\unitw_6_ins/unitw_6_start_offset [3]),
        .I1(\unitw_6_ins/unitw_6_start_offset [2]),
        .O(N206));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD782)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\^unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 ),
        .I2(\unitw_6_ins/unitw_6_start_offset [5]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [5]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT611 
       (.I0(\unitw_6_ins/unitw_6_start_offset [4]),
        .I1(\unitw_6_ins/unitw_6_start_offset [0]),
        .I2(\unitw_6_ins/unitw_6_start_offset [1]),
        .I3(\unitw_6_ins/unitw_6_start_offset [2]),
        .I4(\unitw_6_ins/unitw_6_start_offset [3]),
        .O(\^unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hDDD78882)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT71 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_start_offset [6]),
        .I2(\^unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 ),
        .I3(\unitw_6_ins/unitw_6_start_offset [5]),
        .I4(\unitw_6_ins/unitw_6_offset_limit [6]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDDDDDDD788888882)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT81 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/unitw_6_start_offset [7]),
        .I2(\^unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 ),
        .I3(\unitw_6_ins/unitw_6_start_offset [5]),
        .I4(\unitw_6_ins/unitw_6_start_offset [6]),
        .I5(\unitw_6_ins/unitw_6_offset_limit [7]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD782)) 
    \unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT91 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\unitw_6_ins/Msub_GND_23_o_GND_23_o_sub_15_OUT[9:0]_cy ),
        .I2(\unitw_6_ins/unitw_6_start_offset [8]),
        .I3(\unitw_6_ins/unitw_6_offset_limit [8]),
        .O(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [8]));
  (* PK_HLUTNM = "___XLNM___430___unitw_6_ins/Mmux_unitw_6_host_is_empty_unitw_6_host_is_empty_MUX_1419_o11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \unitw_6_ins/Mmux_unitw_6_host_is_empty_unitw_6_host_is_empty_MUX_1419_o11 
       (.I0(\unitw_6_ins/_n0422_inv1 ),
        .I1(\unitw_6_ins/unitw_6_submit_buffer ),
        .O(\unitw_6_ins/unitw_6_host_is_empty_unitw_6_host_is_empty_MUX_1419_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \unitw_6_ins/Mmux_unitw_6_limitsvalid_GND_23_o_MUX_1424_o1 
       (.I0(\^unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101 ),
        .I1(\^unitw_6_ins/unitw_6_full ),
        .I2(N210),
        .I3(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I4(\unitw_6_ins/unitw_6_submit_buffer ),
        .I5(\unitw_6_ins/unitw_6_do_buffers [0]),
        .O(\unitw_6_ins/unitw_6_limitsvalid_GND_23_o_MUX_1424_o ));
  (* PK_HLUTNM = "___XLNM___365___unitw_6_ins/Mcount_unitw_6_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \unitw_6_ins/Mmux_unitw_6_limitsvalid_GND_23_o_MUX_1424_o1_SW0 
       (.I0(\bar_registers_ins/buf_ctrl_reg [12]),
        .I1(\unitw_6_ins/unitw_6_bufno [0]),
        .I2(\bar_registers_ins/buf_ctrl_reg [13]),
        .I3(\unitw_6_ins/unitw_6_bufno [1]),
        .O(N210));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \unitw_6_ins/Msub_GND_23_o_GND_23_o_sub_15_OUT[9:0]_cy[7]11 
       (.I0(\unitw_6_ins/unitw_6_start_offset [6]),
        .I1(\^unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 ),
        .I2(\unitw_6_ins/unitw_6_start_offset [5]),
        .I3(\unitw_6_ins/unitw_6_start_offset [7]),
        .O(\unitw_6_ins/Msub_GND_23_o_GND_23_o_sub_15_OUT[9:0]_cy ));
  (* PK_HLUTNM = "___XLNM___430___unitw_6_ins/Mmux_unitw_6_host_is_empty_unitw_6_host_is_empty_MUX_1419_o11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_6_ins/Reset_OR_DriverANDClockEnable11 
       (.I0(\^unitw_6_ins/unitw_6_quiesce ),
        .I1(\unitw_6_ins/unitw_6_submit_buffer ),
        .O(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h1F0F1100)) 
    \unitw_6_ins/Reset_OR_DriverANDClockEnable2 
       (.I0(\^unitw_6_ins/unitw_6_limitsvalid ),
        .I1(\^unitw_6_ins/unitw_6_synchronous ),
        .I2(\^unitw_6_ins/unitw_6_close_pending ),
        .I3(\unitw_6_ins/_n03583 ),
        .I4(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .O(\unitw_6_ins/Reset_OR_DriverANDClockEnable ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_6_ins/_n03331 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitw_6_ins/_n034211 ),
        .O(\unitw_6_ins/_n0333 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000000DDD50000)) 
    \unitw_6_ins/_n03401 
       (.I0(\^unitw_6_ins/unitw_6_synchronous ),
        .I1(\^unitw_6_ins/unitw_6_limitsvalid ),
        .I2(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I3(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I4(\unitw_6_ins/_n03583 ),
        .I5(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .O(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_6_ins/_n034211 
       (.I0(\bar_registers_ins/buf_ctrl_reg [1]),
        .I1(\bar_registers_ins/buf_ctrl_reg [4]),
        .I2(\bar_registers_ins/buf_ctrl_reg [0]),
        .I3(\bar_registers_ins/buf_ctrl_reg [3]),
        .I4(\bar_registers_ins/buf_ctrl_reg [2]),
        .I5(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .O(\^unitw_6_ins/_n034211 ));
  (* PK_HLUTNM = "___XLNM___387___unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitw_6_ins/_n034213 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I2(\^unitw_6_ins/_n034211 ),
        .O(\unitw_6_ins/_n03421 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_6_ins/_n035831 
       (.I0(\^unitw_6_ins/unitw_6_close_pending ),
        .I1(user_r_audio_eof_w),
        .I2(user_r_audio_empty_w),
        .I3(\^unitw_6_ins/unitw_6_eof_pending ),
        .I4(\^unitw_6_ins/unitw_6_full ),
        .I5(\^unitw_6_ins/unitw_6_insession ),
        .O(\unitw_6_ins/_n03583 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000000DD005D00)) 
    \unitw_6_ins/_n03584 
       (.I0(\^unitw_6_ins/unitw_6_synchronous ),
        .I1(\^unitw_6_ins/unitw_6_limitsvalid ),
        .I2(N208),
        .I3(\unitw_6_ins/_n03583 ),
        .I4(\unitw_6_ins/Mcompar_n0037_cy [4]),
        .I5(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .O(\^unitw_6_ins/_n03584 ));
  (* PK_HLUTNM = "___XLNM___381___unitw_6_ins/unitw_6_do_flush_GND_23_o_OR_281_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_6_ins/_n03584_SW0 
       (.I0(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I1(\unitw_6_ins/unitw_6_do_buffers [0]),
        .O(N208));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111001000100010)) 
    \unitw_6_ins/_n0378 
       (.I0(\^messages_ins/quiesce ),
        .I1(N212),
        .I2(\^unitw_6_ins/unitw_6_close_pending ),
        .I3(\^unitw_6_ins/user_r_audio_open ),
        .I4(\^unitw_6_ins/unitw_6_eof_pending ),
        .I5(\unitw_6_ins/n0047 ),
        .O(\^unitw_6_ins/_n0378 ));
  (* PK_HLUTNM = "___XLNM___533___unitw_6_ins/_n0378_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_6_ins/_n0378_SW0 
       (.I0(\^unitw_6_ins/unitw_6_eof_sent ),
        .I1(\^messages_ins/unitw_6_eof_ack ),
        .O(N212));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEEEEEE0F000000)) 
    \unitw_6_ins/_n0395_inv1 
       (.I0(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I1(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_6_ins/_n03421 ),
        .I5(\unitw_6_ins/unitw_6_submit_buffer ),
        .O(\unitw_6_ins/_n0395_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h88888880AAAAAAAA)) 
    \unitw_6_ins/_n0399_inv1 
       (.I0(\unitw_6_ins/_n03583 ),
        .I1(\^unitw_6_ins/unitw_6_limitsvalid ),
        .I2(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I3(\unitw_6_ins/Mcompar_n0037_cy [4]),
        .I4(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I5(\^unitw_6_ins/unitw_6_synchronous ),
        .O(\unitw_6_ins/_n0399_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA0008)) 
    \unitw_6_ins/_n0403_inv1 
       (.I0(\^wr_arbiter_ins/unitw_6_rden ),
        .I1(\^unitw_6_ins/unitw_6_active ),
        .I2(user_r_audio_eof_w),
        .I3(user_r_audio_empty_w),
        .I4(\^unitw_6_ins/unitw_6_first ),
        .I5(\unitw_6_ins/unitw_6_submit_buffer ),
        .O(\unitw_6_ins/_n0403_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1F1111110F000000)) 
    \unitw_6_ins/_n0408_inv1 
       (.I0(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I1(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_6_ins/_n03421 ),
        .I5(\unitw_6_ins/unitw_6_submit_buffer ),
        .O(\unitw_6_ins/_n0408_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2814000000000000)) 
    \unitw_6_ins/_n0422_inv11 
       (.I0(\unitw_6_ins/unitw_6_bufno_minus_1 ),
        .I1(\unitw_6_ins/unitw_6_bufno [0]),
        .I2(\bar_registers_ins/buf_ctrl_reg [12]),
        .I3(\bar_registers_ins/buf_ctrl_reg [13]),
        .I4(\^unitw_3_ins/buf_ctrl_reg[21]_GND_18_o_equal_36_o101 ),
        .I5(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o ),
        .O(\unitw_6_ins/_n0422_inv1 ));
  (* PK_HLUTNM = "___XLNM___116___unitw_6_ins/_n0422_inv31" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \unitw_6_ins/_n0422_inv31 
       (.I0(\^unitw_6_ins/unitw_6_host_is_empty ),
        .I1(\unitw_6_ins/n0047 ),
        .I2(\^unitw_6_ins/user_r_audio_open ),
        .I3(\^unitw_6_ins/unitw_6_nonempty ),
        .O(\unitw_6_ins/_n0422_inv3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0008)) 
    \unitw_6_ins/_n0422_inv4 
       (.I0(\^unitw_6_ins/unitw_6_host_is_empty ),
        .I1(\^unitw_6_ins/user_r_audio_open ),
        .I2(\^unitw_6_ins/unitw_6_nonempty ),
        .I3(\unitw_6_ins/n0047 ),
        .I4(\unitw_6_ins/_n0422_inv1 ),
        .I5(\unitw_6_ins/unitw_6_submit_buffer ),
        .O(\unitw_6_ins/_n0422_inv ));
  (* PK_HLUTNM = "___XLNM___186___unitw_6_ins/_n0428_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hDC)) 
    \unitw_6_ins/_n0428_inv1 
       (.I0(\^unitw_6_ins/unitw_6_close_pending ),
        .I1(\unitw_6_ins/_n0399_inv ),
        .I2(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .O(\unitw_6_ins/_n0428_inv ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \unitw_6_ins/_n0451_inv_SW0 
       (.I0(\^wr_arbiter_ins/unitw_6_done ),
        .I1(user_r_audio_eof_w),
        .I2(\unitw_6_ins/unitw_6_submit_buffer ),
        .O(N214));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitw_6_ins/_n034211 ),
        .O(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\^unitw_6_ins/_n034211 ),
        .I5(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .O(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_404_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [11]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\bar_registers_ins/buf_ctrl_reg [24]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I5(\^unitw_6_ins/_n034211 ),
        .O(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_404_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_6_ins/n0047[9]1 
       (.I0(\unitw_6_ins/unitw_6_start_offset [9]),
        .I1(\unitw_6_ins/unitw_6_start_offset [8]),
        .I2(\unitw_6_ins/unitw_6_start_offset [7]),
        .I3(\unitw_6_ins/unitw_6_start_offset [6]),
        .I4(\unitw_6_ins/unitw_6_start_offset [5]),
        .I5(\^unitw_6_ins/Mmux_unitw_6_end_offset[9]_GND_23_o_mux_18_OUT61 ),
        .O(\unitw_6_ins/n0047 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/pre_unitw_6_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_6_ins/unitw_6_rden_unitw_6_effective_rden_AND_362_o_norst ),
        .Q(\^unitw_6_ins/pre_unitw_6_nodata ),
        .R(\unitw_6_ins/unitw_6_rden_inv ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_6_ins/quiesce_unitw_6_eof_ack_OR_285_o1 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^messages_ins/unitw_6_eof_ack ),
        .O(\unitw_6_ins/quiesce_unitw_6_eof_ack_OR_285_o ));
  (* PK_HLUTNM = "___XLNM___382___unitw_6_ins/quiesce_user_r_audio_open_OR_284_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitw_6_ins/quiesce_user_r_audio_open_OR_284_o1 
       (.I0(\^unitw_6_ins/user_r_audio_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitw_6_ins/quiesce_user_r_audio_open_OR_284_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_active 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_active_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_active ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00000003AAAAFFF3)) 
    \unitw_6_ins/unitw_6_active_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_close_pending ),
        .I1(N333),
        .I2(N353),
        .I3(\unitw_6_ins/unitw_6_submit_buffer ),
        .I4(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I5(N332),
        .O(\^unitw_6_ins/unitw_6_active_glue_set ));
  (* PK_HLUTNM = "___XLNM___184___unitw_6_ins/unitw_6_active_glue_set_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF7555)) 
    \unitw_6_ins/unitw_6_active_glue_set_SW0 
       (.I0(\^unitw_6_ins/unitw_6_active ),
        .I1(\^unitw_6_ins/unitw_6_first ),
        .I2(\^wr_arbiter_ins/unitw_6_rden ),
        .I3(user_r_audio_empty_w),
        .I4(N214),
        .O(N332));
  (* PK_HLUTNM = "___XLNM___184___unitw_6_ins/unitw_6_active_glue_set_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitw_6_ins/unitw_6_active_glue_set_SW1 
       (.I0(\^wr_arbiter_ins/unitw_6_rden ),
        .I1(\^unitw_6_ins/unitw_6_active ),
        .I2(\^unitw_6_ins/unitw_6_first ),
        .O(N333));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF2A22FFFFFFFF)) 
    \unitw_6_ins/unitw_6_active_glue_set_SW2 
       (.I0(\^unitw_6_ins/unitw_6_synchronous ),
        .I1(\^unitw_6_ins/unitw_6_limitsvalid ),
        .I2(\unitw_6_ins/Mcompar_n0037_cy [4]),
        .I3(N208),
        .I4(\^wr_arbiter_ins/unitw_6_done ),
        .I5(\unitw_6_ins/_n03583 ),
        .O(N353));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/unitw_6_submit_buffer ),
        .D(\unitw_6_bufno_w[0]_inv ),
        .Q(\unitw_6_ins/unitw_6_bufno [0]),
        .R(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/unitw_6_submit_buffer ),
        .D(\unitw_6_ins/Result [1]),
        .Q(\unitw_6_ins/unitw_6_bufno [1]),
        .R(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_bufno_minus_1_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/unitw_6_submit_buffer ),
        .D(\unitw_6_ins/unitw_6_bufno [1]),
        .Q(\unitw_6_ins/unitw_6_bufno_minus_1 ),
        .S(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_close_pending_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_close_pending ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitw_6_ins/unitw_6_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [24]),
        .I1(\bar_registers_ins/buf_ctrl_reg [26]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_6_ins/_n03421 ),
        .I4(\^unitw_6_ins/unitw_6_close_pending ),
        .O(\^unitw_6_ins/unitw_6_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[0]),
        .Q(\unitw_6_ins/unitw_6_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[1]),
        .Q(\unitw_6_ins/unitw_6_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_10 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[10]),
        .Q(\unitw_6_ins/unitw_6_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_11 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[11]),
        .Q(\unitw_6_ins/unitw_6_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_12 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[12]),
        .Q(\unitw_6_ins/unitw_6_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_13 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[13]),
        .Q(\unitw_6_ins/unitw_6_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_14 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[14]),
        .Q(\unitw_6_ins/unitw_6_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_15 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[15]),
        .Q(\unitw_6_ins/unitw_6_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_16 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[16]),
        .Q(\unitw_6_ins/unitw_6_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_17 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[17]),
        .Q(\unitw_6_ins/unitw_6_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_18 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[18]),
        .Q(\unitw_6_ins/unitw_6_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_19 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[19]),
        .Q(\unitw_6_ins/unitw_6_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[2]),
        .Q(\unitw_6_ins/unitw_6_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_20 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[20]),
        .Q(\unitw_6_ins/unitw_6_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_21 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[21]),
        .Q(\unitw_6_ins/unitw_6_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_22 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[22]),
        .Q(\unitw_6_ins/unitw_6_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_23 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[23]),
        .Q(\unitw_6_ins/unitw_6_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_24 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[24]),
        .Q(\unitw_6_ins/unitw_6_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_25 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[25]),
        .Q(\unitw_6_ins/unitw_6_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_26 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[26]),
        .Q(\unitw_6_ins/unitw_6_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_27 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[27]),
        .Q(\unitw_6_ins/unitw_6_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_28 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[28]),
        .Q(\unitw_6_ins/unitw_6_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_29 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[29]),
        .Q(\unitw_6_ins/unitw_6_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[3]),
        .Q(\unitw_6_ins/unitw_6_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_30 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[30]),
        .Q(\unitw_6_ins/unitw_6_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_31 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[31]),
        .Q(\unitw_6_ins/unitw_6_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[4]),
        .Q(\unitw_6_ins/unitw_6_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[5]),
        .Q(\unitw_6_ins/unitw_6_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[6]),
        .Q(\unitw_6_ins/unitw_6_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[7]),
        .Q(\unitw_6_ins/unitw_6_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_8 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[8]),
        .Q(\unitw_6_ins/unitw_6_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_data_9 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_audio_data_w[9]),
        .Q(\unitw_6_ins/unitw_6_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_do_buffers_0 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0395_inv ),
        .D(\unitw_6_ins/unitw_6_do_buffers[1]_unitw_6_do_buffers[1]_mux_49_OUT [0]),
        .Q(\unitw_6_ins/unitw_6_do_buffers [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_do_buffers_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0395_inv ),
        .D(\unitw_6_ins/unitw_6_do_buffers[1]_unitw_6_do_buffers[1]_mux_49_OUT [1]),
        .Q(\unitw_6_ins/unitw_6_do_buffers [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_do_flush 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_do_flush_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_do_flush ),
        .R(\unitw_6_ins/_n0333 ));
  (* PK_HLUTNM = "___XLNM___381___unitw_6_ins/unitw_6_do_flush_GND_23_o_OR_281_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \unitw_6_ins/unitw_6_do_flush_GND_23_o_OR_281_o1 
       (.I0(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I1(\unitw_6_ins/unitw_6_offset_limit[9]_unitw_6_start_offset ),
        .I2(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I3(\^unitw_6_ins/unitw_6_do_flush ),
        .O(\unitw_6_ins/unitw_6_do_flush_GND_23_o_OR_281_o ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_6_ins/unitw_6_do_flush_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_do_flush ),
        .I1(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_404_o ),
        .O(\^unitw_6_ins/unitw_6_do_flush_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [0]),
        .Q(\unitw_6_ins/unitw_6_end_offset [0]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [1]),
        .Q(\unitw_6_ins/unitw_6_end_offset [1]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [2]),
        .Q(\unitw_6_ins/unitw_6_end_offset [2]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [3]),
        .Q(\unitw_6_ins/unitw_6_end_offset [3]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [4]),
        .Q(\unitw_6_ins/unitw_6_end_offset [4]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [5]),
        .Q(\unitw_6_ins/unitw_6_end_offset [5]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [6]),
        .Q(\unitw_6_ins/unitw_6_end_offset [6]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [7]),
        .Q(\unitw_6_ins/unitw_6_end_offset [7]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [8]),
        .Q(\unitw_6_ins/unitw_6_end_offset [8]),
        .S(\unitw_6_ins/_n0340 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0428_inv ),
        .D(\unitw_6_ins/unitw_6_end_offset[9]_GND_23_o_mux_18_OUT [9]),
        .Q(\unitw_6_ins/unitw_6_end_offset [9]),
        .S(\unitw_6_ins/_n0340 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_eof 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_eof_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_eof ),
        .R(\unitw_6_ins/quiesce_unitw_6_eof_ack_OR_285_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_6_ins/unitw_6_eof_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_eof_sent ),
        .I1(\^unitw_6_ins/unitw_6_close_pending ),
        .I2(\^unitw_6_ins/user_r_audio_open ),
        .I3(\^unitw_6_ins/unitw_6_eof_pending ),
        .I4(\unitw_6_ins/n0047 ),
        .I5(\^unitw_6_ins/unitw_6_eof ),
        .O(\^unitw_6_ins/unitw_6_eof_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_eof_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_eof_pending_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_eof_pending ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* PK_HLUTNM = "___XLNM___346___unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_6_ins/unitw_6_eof_pending_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_eof_pending ),
        .I1(user_r_audio_eof_w),
        .O(\^unitw_6_ins/unitw_6_eof_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_eof_sent 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_eof_sent_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_eof_sent ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* PK_HLUTNM = "___XLNM___533___unitw_6_ins/_n0378_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_6_ins/unitw_6_eof_sent_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_eof_sent ),
        .I1(\^unitw_6_ins/_n0378 ),
        .O(\^unitw_6_ins/unitw_6_eof_sent_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_first 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_first_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_first ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55554404)) 
    \unitw_6_ins/unitw_6_first_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_6_rden ),
        .I1(\^unitw_6_ins/unitw_6_first ),
        .I2(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I3(\^unitw_6_ins/unitw_6_close_pending ),
        .I4(\^unitw_6_ins/_n03584 ),
        .O(\^unitw_6_ins/unitw_6_first_glue_set ));
  (* PK_HLUTNM = "___XLNM___346___unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o1 
       (.I0(user_r_audio_eof_w),
        .I1(user_r_audio_empty_w),
        .I2(\^unitw_6_ins/unitw_6_full ),
        .I3(\^unitw_6_ins/unitw_6_eof_pending ),
        .I4(\^unitw_6_ins/unitw_6_synchronous ),
        .O(\^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000003000301)) 
    \unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o2 
       (.I0(\^unitw_6_ins/unitw_6_do_flush ),
        .I1(\unitw_6_ins/unitw_6_do_buffers [1]),
        .I2(\unitw_6_ins/unitw_6_do_buffers [0]),
        .I3(\^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o1 ),
        .I4(\unitw_6_ins/unitw_6_offset_limit[9]_unitw_6_start_offset ),
        .I5(\unitw_6_ins/Mcompar_n0037_cy [4]),
        .O(\^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o2 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0000F0E0)) 
    \unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o3 
       (.I0(user_r_audio_eof_w),
        .I1(user_r_audio_empty_w),
        .I2(\^unitw_6_ins/unitw_6_do_flush ),
        .I3(\^unitw_6_ins/unitw_6_full ),
        .I4(\unitw_6_ins/n0047 ),
        .O(\^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5054505450540044)) 
    \unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o4 
       (.I0(\^unitw_6_ins/unitw_6_insession ),
        .I1(\^unitw_6_ins/unitw_6_eof_pending ),
        .I2(\^unitw_6_ins/unitw_6_limitsvalid ),
        .I3(\unitw_6_ins/n0047 ),
        .I4(\^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o2 ),
        .I5(\^unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o3 ),
        .O(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_flushanyhow 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0399_inv ),
        .D(\unitw_6_ins/unitw_6_do_flush_GND_23_o_OR_281_o ),
        .Q(\^unitw_6_ins/unitw_6_flushanyhow ),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_flushonly 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_flushonly_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_flushonly ),
        .R(\^unitw_6_ins/_n03584 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \unitw_6_ins/unitw_6_flushonly_glue_set 
       (.I0(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I1(\^unitw_6_ins/unitw_6_close_pending ),
        .I2(\^unitw_6_ins/unitw_6_flushonly ),
        .O(\^unitw_6_ins/unitw_6_flushonly_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_full 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_full_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_full ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555540000040)) 
    \unitw_6_ins/unitw_6_full_glue_set 
       (.I0(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o ),
        .I1(\unitw_6_ins/unitw_6_submit_buffer ),
        .I2(N360),
        .I3(\unitw_6_ins/unitw_6_bufno [0]),
        .I4(\unitw_6_ins/unitw_6_last_use_buffer [0]),
        .I5(\^unitw_6_ins/unitw_6_full ),
        .O(\^unitw_6_ins/unitw_6_full_glue_set ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \unitw_6_ins/unitw_6_full_glue_set_SW0 
       (.I0(\unitw_6_ins/unitw_6_bufno [1]),
        .I1(\unitw_6_ins/unitw_6_last_use_buffer [1]),
        .O(N360));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_host_is_empty 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0422_inv ),
        .D(\unitw_6_ins/unitw_6_host_is_empty_unitw_6_host_is_empty_MUX_1419_o ),
        .Q(\^unitw_6_ins/unitw_6_host_is_empty ),
        .S(\^unitw_6_ins/unitw_6_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_insession_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_insession ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* PK_HLUTNM = "___XLNM___186___unitw_6_ins/_n0428_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55554544)) 
    \unitw_6_ins/unitw_6_insession_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_6_done ),
        .I1(\^unitw_6_ins/unitw_6_insession ),
        .I2(\^unitw_6_ins/unitw_6_close_pending ),
        .I3(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I4(\unitw_6_ins/_n0399_inv ),
        .O(\^unitw_6_ins/unitw_6_insession_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_last_use_buffer_0 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitw_6_ins/unitw_6_last_use_buffer [0]),
        .S(\^unitw_6_ins/unitw_6_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_last_use_buffer_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitw_6_ins/unitw_6_last_use_buffer [1]),
        .S(\^unitw_6_ins/unitw_6_quiesce ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_limitsvalid 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0408_inv ),
        .D(\unitw_6_ins/unitw_6_limitsvalid_GND_23_o_MUX_1424_o ),
        .Q(\^unitw_6_ins/unitw_6_limitsvalid ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/pre_unitw_6_nodata ),
        .Q(\^unitw_6_ins/unitw_6_nodata ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_nonempty 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_nonempty_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_nonempty ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_nonempty_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0422_inv3 ),
        .D(\unitw_6_ins/unitw_6_bufno [0]),
        .Q(\unitw_6_ins/unitw_6_nonempty_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_nonempty_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0422_inv3 ),
        .D(\unitw_6_ins/unitw_6_bufno [1]),
        .Q(\unitw_6_ins/unitw_6_nonempty_bufno [1]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___116___unitw_6_ins/_n0422_inv31" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h27222222)) 
    \unitw_6_ins/unitw_6_nonempty_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_nonempty ),
        .I1(\^messages_ins/unitw_6_nonempty_ack ),
        .I2(\unitw_6_ins/n0047 ),
        .I3(\^unitw_6_ins/unitw_6_host_is_empty ),
        .I4(\^unitw_6_ins/user_r_audio_open ),
        .O(\^unitw_6_ins/unitw_6_nonempty_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_0 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [0]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [1]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_2 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [2]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_3 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [3]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_4 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [4]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_5 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [5]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_6 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [6]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_7 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [7]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_8 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [8]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_offset_limit_9 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0333 ),
        .D(\bar_registers_ins/buf_offset_reg [9]),
        .Q(\unitw_6_ins/unitw_6_offset_limit [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_6_ins/unitw_6_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_6_ins/quiesce_user_r_audio_open_OR_284_o ),
        .Q(\^unitw_6_ins/unitw_6_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_6_ins/unitw_6_rden_inv1_INV_0 
       (.I0(\^wr_arbiter_ins/unitw_6_rden ),
        .O(\unitw_6_ins/unitw_6_rden_inv ));
  (* PK_HLUTNM = "___XLNM___115___unitw_6_ins/unitw_6_rden_unitw_6_effective_rden_AND_362_o_norst1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5551FFFF)) 
    \unitw_6_ins/unitw_6_rden_unitw_6_effective_rden_AND_362_o_norst1 
       (.I0(\^unitw_6_ins/unitw_6_first ),
        .I1(\^unitw_6_ins/unitw_6_active ),
        .I2(user_r_audio_eof_w),
        .I3(user_r_audio_empty_w),
        .I4(\^wr_arbiter_ins/unitw_6_rden ),
        .O(\unitw_6_ins/unitw_6_rden_unitw_6_effective_rden_AND_362_o_norst ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_req_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1110111011111110)) 
    \unitw_6_ins/unitw_6_req_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_quiesce ),
        .I1(\^wr_arbiter_ins/unitw_6_busy ),
        .I2(\^unitw_6_ins/unitw_6_req ),
        .I3(\unitw_6_ins/_n0399_inv ),
        .I4(\unitw_6_ins/unitw_6_flush_condition_unitw_6_wr_request_condition_AND_384_o ),
        .I5(\^unitw_6_ins/unitw_6_close_pending ),
        .O(\^unitw_6_ins/unitw_6_req_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result[0]1 ),
        .Q(\unitw_6_ins/unitw_6_start_offset [0]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result[1]1 ),
        .Q(\unitw_6_ins/unitw_6_start_offset [1]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [2]),
        .Q(\unitw_6_ins/unitw_6_start_offset [2]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [3]),
        .Q(\unitw_6_ins/unitw_6_start_offset [3]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [4]),
        .Q(\unitw_6_ins/unitw_6_start_offset [4]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [5]),
        .Q(\unitw_6_ins/unitw_6_start_offset [5]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [6]),
        .Q(\unitw_6_ins/unitw_6_start_offset [6]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [7]),
        .Q(\unitw_6_ins/unitw_6_start_offset [7]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [8]),
        .Q(\unitw_6_ins/unitw_6_start_offset [8]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_start_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/_n0403_inv ),
        .D(\unitw_6_ins/Result [9]),
        .Q(\unitw_6_ins/unitw_6_start_offset [9]),
        .R(\unitw_6_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040080420100201)) 
    \unitw_6_ins/unitw_6_submit_buffer1 
       (.I0(\unitw_6_ins/unitw_6_end_offset [7]),
        .I1(\unitw_6_ins/unitw_6_end_offset [0]),
        .I2(\unitw_6_ins/unitw_6_end_offset [2]),
        .I3(\unitw_6_ins/unitw_6_start_offset [7]),
        .I4(\unitw_6_ins/unitw_6_start_offset [2]),
        .I5(\unitw_6_ins/unitw_6_start_offset [0]),
        .O(\^unitw_6_ins/unitw_6_submit_buffer2 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \unitw_6_ins/unitw_6_submit_buffer11 
       (.I0(user_r_audio_empty_w),
        .I1(user_r_audio_eof_w),
        .I2(\^unitw_6_ins/unitw_6_active ),
        .O(\^unitw_6_ins/unitw_6_submit_buffer1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hB00B0000)) 
    \unitw_6_ins/unitw_6_submit_buffer2 
       (.I0(\^unitw_6_ins/unitw_6_first ),
        .I1(\^unitw_6_ins/unitw_6_submit_buffer1 ),
        .I2(\unitw_6_ins/unitw_6_end_offset [1]),
        .I3(\unitw_6_ins/unitw_6_start_offset [1]),
        .I4(\^unitw_6_ins/unitw_6_submit_buffer2 ),
        .O(\^unitw_6_ins/unitw_6_submit_buffer3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040080420100201)) 
    \unitw_6_ins/unitw_6_submit_buffer3 
       (.I0(\unitw_6_ins/unitw_6_end_offset [4]),
        .I1(\unitw_6_ins/unitw_6_end_offset [5]),
        .I2(\unitw_6_ins/unitw_6_end_offset [8]),
        .I3(\unitw_6_ins/unitw_6_start_offset [4]),
        .I4(\unitw_6_ins/unitw_6_start_offset [8]),
        .I5(\unitw_6_ins/unitw_6_start_offset [5]),
        .O(\^unitw_6_ins/unitw_6_submit_buffer4 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040080420100201)) 
    \unitw_6_ins/unitw_6_submit_buffer4 
       (.I0(\unitw_6_ins/unitw_6_end_offset [9]),
        .I1(\unitw_6_ins/unitw_6_end_offset [6]),
        .I2(\unitw_6_ins/unitw_6_end_offset [3]),
        .I3(\unitw_6_ins/unitw_6_start_offset [9]),
        .I4(\unitw_6_ins/unitw_6_start_offset [3]),
        .I5(\unitw_6_ins/unitw_6_start_offset [6]),
        .O(\^unitw_6_ins/unitw_6_submit_buffer5 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    \unitw_6_ins/unitw_6_submit_buffer5 
       (.I0(\^unitw_6_ins/unitw_6_flushanyhow ),
        .I1(\^unitw_6_ins/unitw_6_first ),
        .I2(\^unitw_6_ins/unitw_6_submit_buffer1 ),
        .I3(\^unitw_6_ins/unitw_6_submit_buffer4 ),
        .I4(\^unitw_6_ins/unitw_6_submit_buffer5 ),
        .I5(\^unitw_6_ins/unitw_6_submit_buffer3 ),
        .O(\^unitw_6_ins/unitw_6_submit_buffer6 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555400040004000)) 
    \unitw_6_ins/unitw_6_submit_buffer6 
       (.I0(\^unitw_6_ins/unitw_6_submitted ),
        .I1(\^unitw_6_ins/unitw_6_flushonly ),
        .I2(\^unitw_6_ins/unitw_6_req ),
        .I3(\^wr_arbiter_ins/unitw_6_busy ),
        .I4(\^wr_arbiter_ins/unitw_6_rden ),
        .I5(\^unitw_6_ins/unitw_6_submit_buffer6 ),
        .O(\unitw_6_ins/unitw_6_submit_buffer ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_submitted 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/unitw_6_submitted_glue_set ),
        .Q(\^unitw_6_ins/unitw_6_submitted ),
        .R(\^unitw_6_ins/unitw_6_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7777622262226222)) 
    \unitw_6_ins/unitw_6_submitted_glue_set 
       (.I0(\^unitw_6_ins/unitw_6_submitted ),
        .I1(\^unitw_6_ins/unitw_6_req ),
        .I2(\^unitw_6_ins/unitw_6_flushonly ),
        .I3(\^wr_arbiter_ins/unitw_6_busy ),
        .I4(\^wr_arbiter_ins/unitw_6_rden ),
        .I5(\^unitw_6_ins/unitw_6_submit_buffer6 ),
        .O(\^unitw_6_ins/unitw_6_submitted_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/unitw_6_synchronous 
       (.C(bus_clk_w),
        .CE(\unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [23]),
        .Q(\^unitw_6_ins/unitw_6_synchronous ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_6_ins/user_r_audio_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_6_ins/user_r_audio_open_glue_set ),
        .Q(\^unitw_6_ins/user_r_audio_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___382___unitw_6_ins/quiesce_user_r_audio_open_OR_284_o1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h5410)) 
    \unitw_6_ins/user_r_audio_open_glue_ce 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^unitw_6_ins/unitw_6_close_pending ),
        .I2(\^unitw_6_ins/user_r_audio_open ),
        .I3(\^unitw_6_ins/unitw_6_insession ),
        .O(\^unitw_6_ins/user_r_audio_open_glue_ce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \unitw_6_ins/user_r_audio_open_glue_set 
       (.I0(\unitw_6_ins/_n03421 ),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\^messages_ins/quiesce ),
        .I3(\bar_registers_ins/buf_ctrl_reg [26]),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitw_6_ins/user_r_audio_open_glue_ce ),
        .O(\^unitw_6_ins/user_r_audio_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___115___unitw_6_ins/unitw_6_rden_unitw_6_effective_rden_AND_362_o_norst1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \unitw_6_ins/user_r_audio_rden1 
       (.I0(\^wr_arbiter_ins/unitw_6_rden ),
        .I1(user_r_audio_eof_w),
        .I2(\^unitw_6_ins/unitw_6_active ),
        .I3(user_r_audio_empty_w),
        .O(user_r_audio_rden_w));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Mcompar_n0037_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_7_ins/Mcompar_n0037_cy [3],\NLW_unitw_7_ins/Mcompar_n0037_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^unitw_7_ins/Mcompar_n0037_lutdi3 ,\^unitw_7_ins/Mcompar_n0037_lutdi2 ,\^unitw_7_ins/Mcompar_n0037_lutdi1 ,\^unitw_7_ins/Mcompar_n0037_lutdi }),
        .O(\NLW_unitw_7_ins/Mcompar_n0037_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_7_ins/Mcompar_n0037_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Mcompar_n0037_cy[4]_CARRY4 
       (.CI(\unitw_7_ins/Mcompar_n0037_cy [3]),
        .CO({\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3 ,\NLW_unitw_7_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [2],\unitw_7_ins/Mcompar_n0037_cy [5],\NLW_unitw_7_ins/Mcompar_n0037_cy[4]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0],\^unitw_7_ins/Mcompar_n0037_lutdi5 ,\^unitw_7_ins/Mcompar_n0037_lutdi4 }),
        .O(\NLW_unitw_7_ins/Mcompar_n0037_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut1 ,\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut ,\unitw_7_ins/Mcompar_n0037_lut [5:4]}));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___27___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_n0037_lut[0] 
       (.I0(\unitw_7_ins/unitw_7_start_offset [0]),
        .I1(\unitw_7_ins/unitw_7_offset_limit [0]),
        .I2(\unitw_7_ins/unitw_7_start_offset [1]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [1]),
        .O(\unitw_7_ins/Mcompar_n0037_lut [0]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___28___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_n0037_lut[1] 
       (.I0(\unitw_7_ins/unitw_7_start_offset [2]),
        .I1(\unitw_7_ins/unitw_7_offset_limit [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [3]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [3]),
        .O(\unitw_7_ins/Mcompar_n0037_lut [1]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___29___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_n0037_lut[2] 
       (.I0(\unitw_7_ins/unitw_7_start_offset [4]),
        .I1(\unitw_7_ins/unitw_7_offset_limit [4]),
        .I2(\unitw_7_ins/unitw_7_start_offset [5]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [5]),
        .O(\unitw_7_ins/Mcompar_n0037_lut [2]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___30___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_n0037_lut[3] 
       (.I0(\unitw_7_ins/unitw_7_start_offset [6]),
        .I1(\unitw_7_ins/unitw_7_offset_limit [6]),
        .I2(\unitw_7_ins/unitw_7_start_offset [7]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [7]),
        .O(\unitw_7_ins/Mcompar_n0037_lut [3]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___31___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_n0037_lut[4] 
       (.I0(\unitw_7_ins/unitw_7_start_offset [8]),
        .I1(\unitw_7_ins/unitw_7_offset_limit [8]),
        .I2(\unitw_7_ins/unitw_7_start_offset [9]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [9]),
        .O(\unitw_7_ins/Mcompar_n0037_lut [4]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___32___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_n0037_lut[5] 
       (.I0(\unitw_7_ins/unitw_7_start_offset [10]),
        .I1(\unitw_7_ins/unitw_7_offset_limit [10]),
        .I2(\unitw_7_ins/unitw_7_start_offset [11]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [11]),
        .O(\unitw_7_ins/Mcompar_n0037_lut [5]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___27___Mcompar_n0037_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_7_ins/Mcompar_n0037_lutdi 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [1]),
        .I1(\unitw_7_ins/unitw_7_start_offset [0]),
        .I2(\unitw_7_ins/unitw_7_start_offset [1]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [0]),
        .O(\^unitw_7_ins/Mcompar_n0037_lutdi ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___28___Mcompar_n0037_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_7_ins/Mcompar_n0037_lutdi1 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [3]),
        .I1(\unitw_7_ins/unitw_7_start_offset [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [3]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [2]),
        .O(\^unitw_7_ins/Mcompar_n0037_lutdi1 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___29___Mcompar_n0037_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_7_ins/Mcompar_n0037_lutdi2 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [5]),
        .I1(\unitw_7_ins/unitw_7_start_offset [4]),
        .I2(\unitw_7_ins/unitw_7_start_offset [5]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [4]),
        .O(\^unitw_7_ins/Mcompar_n0037_lutdi2 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___30___Mcompar_n0037_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_7_ins/Mcompar_n0037_lutdi3 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [7]),
        .I1(\unitw_7_ins/unitw_7_start_offset [6]),
        .I2(\unitw_7_ins/unitw_7_start_offset [7]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [6]),
        .O(\^unitw_7_ins/Mcompar_n0037_lutdi3 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___31___Mcompar_n0037_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_7_ins/Mcompar_n0037_lutdi4 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [9]),
        .I1(\unitw_7_ins/unitw_7_start_offset [8]),
        .I2(\unitw_7_ins/unitw_7_start_offset [9]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [8]),
        .O(\^unitw_7_ins/Mcompar_n0037_lutdi4 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___32___Mcompar_n0037_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \unitw_7_ins/Mcompar_n0037_lutdi5 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [11]),
        .I1(\unitw_7_ins/unitw_7_start_offset [10]),
        .I2(\unitw_7_ins/unitw_7_start_offset [11]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [10]),
        .O(\^unitw_7_ins/Mcompar_n0037_lutdi5 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy [3],\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi3 ,\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi2 ,\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi1 ,\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi }),
        .O(\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[0]_CARRY4_O_UNCONNECTED [3:0]),
        .S(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[4]_CARRY4 
       (.CI(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy [3]),
        .CO({\unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o ,\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0],\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi5 ,\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi4 }),
        .O(\NLW_unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_cy[4]_CARRY4_O_UNCONNECTED [3:0]),
        .S({\unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut1 ,\^unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut ,\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [5:4]}));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___33___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut[0] 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [0]),
        .I1(\unitw_7_ins/unitw_7_start_offset [0]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [1]),
        .I3(\unitw_7_ins/unitw_7_start_offset [1]),
        .O(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [0]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___34___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut[1] 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [2]),
        .I1(\unitw_7_ins/unitw_7_start_offset [2]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [3]),
        .I3(\unitw_7_ins/unitw_7_start_offset [3]),
        .O(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [1]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___35___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut[2] 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [4]),
        .I1(\unitw_7_ins/unitw_7_start_offset [4]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [5]),
        .I3(\unitw_7_ins/unitw_7_start_offset [5]),
        .O(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [2]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___36___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut[3] 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [6]),
        .I1(\unitw_7_ins/unitw_7_start_offset [6]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [7]),
        .I3(\unitw_7_ins/unitw_7_start_offset [7]),
        .O(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [3]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___37___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut[4] 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [8]),
        .I1(\unitw_7_ins/unitw_7_start_offset [8]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [9]),
        .I3(\unitw_7_ins/unitw_7_start_offset [9]),
        .O(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [4]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___38___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut[5] 
       (.I0(\unitw_7_ins/unitw_7_offset_limit [10]),
        .I1(\unitw_7_ins/unitw_7_start_offset [10]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [11]),
        .I3(\unitw_7_ins/unitw_7_start_offset [11]),
        .O(\unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lut [5]));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___33___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi 
       (.I0(\unitw_7_ins/unitw_7_start_offset [1]),
        .I1(\unitw_7_ins/unitw_7_start_offset [0]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [0]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [1]),
        .O(\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___34___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi1 
       (.I0(\unitw_7_ins/unitw_7_start_offset [3]),
        .I1(\unitw_7_ins/unitw_7_start_offset [2]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [2]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [3]),
        .O(\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi1 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___35___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi2" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi2 
       (.I0(\unitw_7_ins/unitw_7_start_offset [5]),
        .I1(\unitw_7_ins/unitw_7_start_offset [4]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [4]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [5]),
        .O(\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi2 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___36___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi3 
       (.I0(\unitw_7_ins/unitw_7_start_offset [7]),
        .I1(\unitw_7_ins/unitw_7_start_offset [6]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [6]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [7]),
        .O(\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi3 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___37___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi4" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi4 
       (.I0(\unitw_7_ins/unitw_7_start_offset [9]),
        .I1(\unitw_7_ins/unitw_7_start_offset [8]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [8]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [9]),
        .O(\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi4 ));
  (* PK_HLUTNM = "unitw_7_ins/___XLNM___38___Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi5" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi5 
       (.I0(\unitw_7_ins/unitw_7_start_offset [11]),
        .I1(\unitw_7_ins/unitw_7_start_offset [10]),
        .I2(\unitw_7_ins/unitw_7_offset_limit [10]),
        .I3(\unitw_7_ins/unitw_7_offset_limit [11]),
        .O(\^unitw_7_ins/Mcompar_unitw_7_offset_limit[11]_unitw_7_start_offset[11]_LessThan_7_o_lutdi5 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Mcount_unitw_7_bufno_xor[0]11_INV_0 
       (.I0(\unitw_7_ins/unitw_7_bufno [0]),
        .O(\unitw_7_ins/Result [0]));
  (* PK_HLUTNM = "___XLNM___398___unitw_7_ins/Mcount_unitw_7_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \unitw_7_ins/Mcount_unitw_7_bufno_xor[1]11 
       (.I0(\unitw_7_ins/unitw_7_bufno [1]),
        .I1(\unitw_7_ins/unitw_7_bufno [0]),
        .O(\unitw_7_ins/Result [1]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Mcount_unitw_7_start_offset_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_7_ins/Mcount_unitw_7_start_offset_cy [3:0]),
        .CYINIT(\^M_AXI_ACP_AWPROT_w [0]),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],M_AXI_ACP_BREADY_w}),
        .O({\unitw_7_ins/Result [3:2],\unitw_7_ins/Result[1]1 ,\unitw_7_ins/Result[0]1 }),
        .S({\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[3]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[2]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[1]_rt ,\unitw_7_ins/Mcount_unitw_7_start_offset_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[10]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [10]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[10]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[1]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [1]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[2]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [2]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[3]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [3]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Mcount_unitw_7_start_offset_cy[4]_CARRY4 
       (.CI(\unitw_7_ins/Mcount_unitw_7_start_offset_cy [3]),
        .CO(\unitw_7_ins/Mcount_unitw_7_start_offset_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_7_ins/Result [7:4]),
        .S({\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[7]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[6]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[5]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[4]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [4]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[5]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [5]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[6]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [6]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[7]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [7]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_CARRY4 
       (.CI(\unitw_7_ins/Mcount_unitw_7_start_offset_cy [7]),
        .CO({\NLW_unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitw_7_ins/Mcount_unitw_7_start_offset_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_CARRY4_DI_UNCONNECTED [3],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0],\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_7_ins/Result [11:8]),
        .S({\^unitw_7_ins/Mcount_unitw_7_start_offset_xor[11]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[10]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[9]_rt ,\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [8]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[8]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_cy[9]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [9]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_cy[9]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_lut[0]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [0]),
        .O(\unitw_7_ins/Mcount_unitw_7_start_offset_lut ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Mcount_unitw_7_start_offset_xor[11]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [11]),
        .O(\^unitw_7_ins/Mcount_unitw_7_start_offset_xor[11]_rt ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h405F4040)) 
    \unitw_7_ins/Mmux_unitw_7_do_buffers[1]_unitw_7_do_buffers[1]_mux_47_OUT11 
       (.I0(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I1(\unitw_7_ins/unitw_7_do_buffers [1]),
        .I2(\unitw_7_ins/unitw_7_submit_buffer ),
        .I3(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_469_o ),
        .I4(\bar_registers_ins/buf_offset_reg [12]),
        .O(\unitw_7_ins/unitw_7_do_buffers[1]_unitw_7_do_buffers[1]_mux_47_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF4040444)) 
    \unitw_7_ins/Mmux_unitw_7_do_buffers[1]_unitw_7_do_buffers[1]_mux_47_OUT21 
       (.I0(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_469_o ),
        .I1(\bar_registers_ins/buf_offset_reg [13]),
        .I2(\unitw_7_ins/unitw_7_submit_buffer ),
        .I3(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I4(\unitw_7_ins/unitw_7_do_buffers [1]),
        .O(\unitw_7_ins/unitw_7_do_buffers[1]_unitw_7_do_buffers[1]_mux_47_OUT [1]));
  (* PK_HLUTNM = "___XLNM___425___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT101 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [7]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [7]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [7]));
  (* PK_HLUTNM = "___XLNM___414___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT111 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [8]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [8]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [8]));
  (* PK_HLUTNM = "___XLNM___414___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT121 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [9]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [9]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [9]));
  (* PK_HLUTNM = "___XLNM___429___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT13 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [0]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [0]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [0]));
  (* PK_HLUTNM = "___XLNM___429___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT21 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [10]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [10]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [10]));
  (* PK_HLUTNM = "___XLNM___428___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT31 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [11]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [11]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [11]));
  (* PK_HLUTNM = "___XLNM___428___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT41 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [1]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [1]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [1]));
  (* PK_HLUTNM = "___XLNM___427___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT51 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [2]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [2]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [2]));
  (* PK_HLUTNM = "___XLNM___427___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT61 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [3]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [3]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [3]));
  (* PK_HLUTNM = "___XLNM___426___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT71 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [4]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [4]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [4]));
  (* PK_HLUTNM = "___XLNM___426___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT81 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [5]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [5]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [5]));
  (* PK_HLUTNM = "___XLNM___425___unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \unitw_7_ins/Mmux_unitw_7_end_offset[11]_GND_25_o_mux_16_OUT91 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\unitw_7_ins/unitw_7_offset_limit [6]),
        .I2(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [6]),
        .O(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \unitw_7_ins/Mmux_unitw_7_limitsvalid_GND_25_o_MUX_1512_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [12]),
        .I1(\unitw_7_ins/unitw_7_bufno [0]),
        .I2(\bar_registers_ins/buf_ctrl_reg [13]),
        .I3(\unitw_7_ins/unitw_7_bufno [1]),
        .I4(\^unitw_7_ins/unitw_7_full ),
        .I5(\bar_registers_ins/buf_ctrl_reg [21]),
        .O(\unitw_7_ins/Mmux_unitw_7_limitsvalid_GND_25_o_MUX_1512_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_7_ins/Mmux_unitw_7_limitsvalid_GND_25_o_MUX_1512_o12 
       (.I0(\bar_registers_ins/buf_ctrl_reg [19]),
        .I1(\bar_registers_ins/buf_ctrl_reg [20]),
        .I2(\bar_registers_ins/buf_ctrl_reg [18]),
        .I3(\bar_registers_ins/buf_ctrl_reg [17]),
        .I4(\bar_registers_ins/buf_ctrl_reg [16]),
        .I5(\bar_registers_ins/buf_ctrl_reg [15]),
        .O(\^unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0808080008080808)) 
    \unitw_7_ins/Mmux_unitw_7_limitsvalid_GND_25_o_MUX_1512_o13 
       (.I0(\^unitw_5_ins/Mmux_unitw_5_limitsvalid_GND_20_o_MUX_1333_o11 ),
        .I1(\unitw_7_ins/Mmux_unitw_7_limitsvalid_GND_25_o_MUX_1512_o1 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [14]),
        .I3(\unitw_7_ins/unitw_7_do_buffers [1]),
        .I4(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I5(\unitw_7_ins/unitw_7_submit_buffer ),
        .O(\unitw_7_ins/unitw_7_limitsvalid_GND_25_o_MUX_1512_o ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy [3:0]),
        .CYINIT(M_AXI_ACP_BREADY_w),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,\^M_AXI_ACP_AWPROT_w [0]}),
        .O(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [3:0]),
        .S({\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [3:1],\^unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[0]_rt 
       (.I0(\unitw_7_ins/unitw_7_start_offset [0]),
        .O(\^unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[4]_CARRY4 
       (.CI(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy [3]),
        .CO(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy [7:4]),
        .CYINIT(1'b0),
        .DI({M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [7:4]),
        .S(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[8]_CARRY4 
       (.CI(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy [7]),
        .CO({\NLW_unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_cy[8]_CARRY4_DI_UNCONNECTED [3],M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w,M_AXI_ACP_BREADY_w}),
        .O(\unitw_7_ins/GND_25_o_GND_25_o_sub_13_OUT [11:8]),
        .S(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [11:8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[10]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [10]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[11]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [11]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[1]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [1]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[2]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [2]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[3]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [3]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[4]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [4]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[5]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [5]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[6]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [6]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[7]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [7]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[8]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [8]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut[9]_INV_0 
       (.I0(\unitw_7_ins/unitw_7_start_offset [9]),
        .O(\unitw_7_ins/Msub_GND_25_o_GND_25_o_sub_13_OUT[11:0]_lut [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55545454)) 
    \unitw_7_ins/Reset_OR_DriverANDClockEnable11 
       (.I0(\^unitw_7_ins/unitw_7_submitted ),
        .I1(\^unitw_7_ins/unitw_7_submit_buffer5 ),
        .I2(\^unitw_7_ins/unitw_7_submit_buffer6 ),
        .I3(\unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o ),
        .I4(\^unitw_7_ins/unitw_7_flushanyhow ),
        .I5(\^unitw_7_ins/unitw_7_quiesce ),
        .O(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \unitw_7_ins/Reset_OR_DriverANDClockEnable2_SW0 
       (.I0(N162),
        .I1(\^unitw_7_ins/unitw_7_synchronous ),
        .I2(\^unitw_7_ins/unitw_7_limitsvalid ),
        .O(N347));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_7_ins/_n03041 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\^unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 ),
        .O(\unitw_7_ins/_n0304 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \unitw_7_ins/_n03111 
       (.I0(\^unitw_7_ins/unitw_7_synchronous ),
        .I1(\^unitw_7_ins/unitw_7_limitsvalid ),
        .I2(\unitw_7_ins/unitw_7_do_buffers [1]),
        .I3(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I4(\unitw_7_ins/_n03112 ),
        .O(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2232000022330000)) 
    \unitw_7_ins/_n031121 
       (.I0(\^unitw_7_ins/unitw_7_insession ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o ),
        .I3(\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o1 ),
        .I4(\^unitw_7_ins/unitw_7_wr_request_condition ),
        .I5(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3 ),
        .O(\unitw_7_ins/_n03112 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEEEEEE0F000000)) 
    \unitw_7_ins/_n0365_inv1 
       (.I0(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I1(\unitw_7_ins/unitw_7_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o1 ),
        .I5(\unitw_7_ins/unitw_7_submit_buffer ),
        .O(\unitw_7_ins/_n0365_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55545454)) 
    \unitw_7_ins/_n0373_inv1 
       (.I0(\^unitw_7_ins/unitw_7_submitted ),
        .I1(\^unitw_7_ins/unitw_7_submit_buffer5 ),
        .I2(\^unitw_7_ins/unitw_7_submit_buffer6 ),
        .I3(\unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o ),
        .I4(\^unitw_7_ins/unitw_7_flushanyhow ),
        .I5(\unitw_7_ins/unitw_7_effective_rden ),
        .O(\unitw_7_ins/_n0373_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1F1111110F000000)) 
    \unitw_7_ins/_n0378_inv1 
       (.I0(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I1(\unitw_7_ins/unitw_7_do_buffers [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [26]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o1 ),
        .I5(\unitw_7_ins/unitw_7_submit_buffer ),
        .O(\unitw_7_ins/_n0378_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55551110)) 
    \unitw_7_ins/_n0384_inv1 
       (.I0(\^unitw_7_ins/unitw_7_close_pending ),
        .I1(\^unitw_7_ins/unitw_7_insession ),
        .I2(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3 ),
        .I3(\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o1 ),
        .I4(\^unitw_7_ins/unitw_7_wr_request_condition ),
        .O(\unitw_7_ins/_n0384_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 
       (.I0(\bar_registers_ins/buf_ctrl_reg [2]),
        .I1(\bar_registers_ins/buf_ctrl_reg [1]),
        .I2(\bar_registers_ins/buf_ctrl_reg [0]),
        .I3(\^bar_registers_ins/buf_ctrl_reg_strobe ),
        .I4(\bar_registers_ins/buf_ctrl_reg [3]),
        .I5(\bar_registers_ins/buf_ctrl_reg [4]),
        .O(\^unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o12 
       (.I0(\bar_registers_ins/buf_ctrl_reg [6]),
        .I1(\bar_registers_ins/buf_ctrl_reg [5]),
        .I2(\bar_registers_ins/buf_ctrl_reg [7]),
        .I3(\bar_registers_ins/buf_ctrl_reg [8]),
        .I4(\bar_registers_ins/buf_ctrl_reg [9]),
        .I5(\bar_registers_ins/buf_ctrl_reg [10]),
        .O(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o13 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I2(\^unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 ),
        .O(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o2 
       (.I0(\bar_registers_ins/buf_ctrl_reg [11]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I4(\bar_registers_ins/buf_ctrl_reg [26]),
        .I5(\^unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 ),
        .O(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o1 
       (.I0(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I1(\^unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 ),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [11]),
        .I4(\bar_registers_ins/buf_ctrl_reg [25]),
        .I5(\bar_registers_ins/buf_ctrl_reg [26]),
        .O(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_469_o1 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [11]),
        .I2(\bar_registers_ins/buf_ctrl_reg [24]),
        .I3(\bar_registers_ins/buf_ctrl_reg [25]),
        .I4(\unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o12 ),
        .I5(\^unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o11 ),
        .O(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_469_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_7_ins/n0047[11]1 
       (.I0(\unitw_7_ins/unitw_7_start_offset [1]),
        .I1(\unitw_7_ins/unitw_7_start_offset [0]),
        .I2(\unitw_7_ins/unitw_7_start_offset [2]),
        .I3(\unitw_7_ins/unitw_7_start_offset [3]),
        .I4(\unitw_7_ins/unitw_7_start_offset [4]),
        .I5(\unitw_7_ins/unitw_7_start_offset [5]),
        .O(\unitw_7_ins/n0047 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unitw_7_ins/n0047[11]2 
       (.I0(\unitw_7_ins/unitw_7_start_offset [7]),
        .I1(\unitw_7_ins/unitw_7_start_offset [6]),
        .I2(\unitw_7_ins/unitw_7_start_offset [8]),
        .I3(\unitw_7_ins/unitw_7_start_offset [9]),
        .I4(\unitw_7_ins/unitw_7_start_offset [10]),
        .I5(\unitw_7_ins/unitw_7_start_offset [11]),
        .O(\^unitw_7_ins/n0047[11]1 ));
  (* PK_HLUTNM = "___XLNM___293___unitw_7_ins/n0047[11]3" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \unitw_7_ins/n0047[11]3 
       (.I0(\unitw_7_ins/n0047 ),
        .I1(\^unitw_7_ins/n0047[11]1 ),
        .O(\^unitw_7_ins/n0047 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/pre_unitw_7_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o_norst ),
        .Q(\^unitw_7_ins/pre_unitw_7_nodata ),
        .R(\unitw_7_ins/unitw_7_rden_inv ));
  (* PK_HLUTNM = "___XLNM___512___unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o1 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^messages_ins/unitw_7_eof_ack ),
        .O(\unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o ));
  (* PK_HLUTNM = "___XLNM___512___unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hD)) 
    \unitw_7_ins/quiesce_user_r_smb_open_OR_304_o1 
       (.I0(\^unitw_7_ins/user_r_smb_open ),
        .I1(\^messages_ins/quiesce ),
        .O(\unitw_7_ins/quiesce_user_r_smb_open_OR_304_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_active 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_active_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_active ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000001101)) 
    \unitw_7_ins/unitw_7_active_glue_set 
       (.I0(user_r_smb_eof_w),
        .I1(\^wr_arbiter_ins/unitw_7_done ),
        .I2(\^wr_arbiter_ins/unitw_7_rden ),
        .I3(\unitw_7_ins/unitw_7_effective_rden ),
        .I4(\unitw_7_ins/unitw_7_submit_buffer ),
        .I5(N374),
        .O(\^unitw_7_ins/unitw_7_active_glue_set ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0705)) 
    \unitw_7_ins/unitw_7_active_glue_set_SW1 
       (.I0(\^unitw_7_ins/unitw_7_active ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\unitw_7_ins/_n03112 ),
        .I3(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .O(N374));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_bufno_0 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/unitw_7_submit_buffer ),
        .D(\unitw_7_ins/Result [0]),
        .Q(\unitw_7_ins/unitw_7_bufno [0]),
        .R(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_bufno_1 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/unitw_7_submit_buffer ),
        .D(\unitw_7_ins/Result [1]),
        .Q(\unitw_7_ins/unitw_7_bufno [1]),
        .R(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_close_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_close_pending_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_close_pending ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \unitw_7_ins/unitw_7_close_pending_glue_set 
       (.I0(\bar_registers_ins/buf_ctrl_reg [26]),
        .I1(\bar_registers_ins/buf_ctrl_reg [24]),
        .I2(\bar_registers_ins/buf_ctrl_reg [25]),
        .I3(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o1 ),
        .I4(\^unitw_7_ins/unitw_7_close_pending ),
        .O(\^unitw_7_ins/unitw_7_close_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[0]),
        .Q(\unitw_7_ins/unitw_7_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[1]),
        .Q(\unitw_7_ins/unitw_7_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[2]),
        .Q(\unitw_7_ins/unitw_7_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_3 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[3]),
        .Q(\unitw_7_ins/unitw_7_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_4 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[4]),
        .Q(\unitw_7_ins/unitw_7_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_5 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[5]),
        .Q(\unitw_7_ins/unitw_7_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_6 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[6]),
        .Q(\unitw_7_ins/unitw_7_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_data_7 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(user_r_smb_data_w[7]),
        .Q(\unitw_7_ins/unitw_7_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_do_buffers_0 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0365_inv ),
        .D(\unitw_7_ins/unitw_7_do_buffers[1]_unitw_7_do_buffers[1]_mux_47_OUT [0]),
        .Q(\unitw_7_ins/unitw_7_do_buffers [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_do_buffers_1 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0365_inv ),
        .D(\unitw_7_ins/unitw_7_do_buffers[1]_unitw_7_do_buffers[1]_mux_47_OUT [1]),
        .Q(\unitw_7_ins/unitw_7_do_buffers [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_do_flush 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_do_flush_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_do_flush ),
        .R(\unitw_7_ins/_n0304 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut 
       (.I0(\unitw_7_ins/unitw_7_do_buffers [1]),
        .I1(\unitw_7_ins/unitw_7_do_buffers [0]),
        .O(\^unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut1_INV_0 
       (.I0(\^unitw_7_ins/unitw_7_do_flush ),
        .O(\unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o1_lut1 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_7_ins/unitw_7_do_flush_glue_set 
       (.I0(\^unitw_7_ins/unitw_7_do_flush ),
        .I1(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_469_o ),
        .O(\^unitw_7_ins/unitw_7_do_flush_glue_set ));
  (* PK_HLUTNM = "___XLNM___99___unitw_7_ins/unitw_7_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF1F00000)) 
    \unitw_7_ins/unitw_7_effective_rden1 
       (.I0(user_r_smb_eof_w),
        .I1(user_r_smb_empty_w),
        .I2(\^unitw_7_ins/unitw_7_first ),
        .I3(\^unitw_7_ins/unitw_7_active ),
        .I4(\^wr_arbiter_ins/unitw_7_rden ),
        .O(\unitw_7_ins/unitw_7_effective_rden ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [0]),
        .Q(\unitw_7_ins/unitw_7_end_offset [0]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [1]),
        .Q(\unitw_7_ins/unitw_7_end_offset [1]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_10 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [10]),
        .Q(\unitw_7_ins/unitw_7_end_offset [10]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_11 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [11]),
        .Q(\unitw_7_ins/unitw_7_end_offset [11]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [2]),
        .Q(\unitw_7_ins/unitw_7_end_offset [2]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [3]),
        .Q(\unitw_7_ins/unitw_7_end_offset [3]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [4]),
        .Q(\unitw_7_ins/unitw_7_end_offset [4]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [5]),
        .Q(\unitw_7_ins/unitw_7_end_offset [5]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [6]),
        .Q(\unitw_7_ins/unitw_7_end_offset [6]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [7]),
        .Q(\unitw_7_ins/unitw_7_end_offset [7]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [8]),
        .Q(\unitw_7_ins/unitw_7_end_offset [8]),
        .S(\unitw_7_ins/_n0311 ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_end_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0384_inv ),
        .D(\unitw_7_ins/unitw_7_end_offset[11]_GND_25_o_mux_16_OUT [9]),
        .Q(\unitw_7_ins/unitw_7_end_offset [9]),
        .S(\unitw_7_ins/_n0311 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_eof 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_eof_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_eof ),
        .R(\unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_7_ins/unitw_7_eof_glue_set 
       (.I0(\^unitw_7_ins/unitw_7_eof_sent ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\^unitw_7_ins/user_r_smb_open ),
        .I3(\^unitw_7_ins/unitw_7_eof_pending ),
        .I4(\^unitw_7_ins/n0047 ),
        .I5(\^unitw_7_ins/unitw_7_eof ),
        .O(\^unitw_7_ins/unitw_7_eof_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_eof_pending 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_eof_pending_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_eof_pending ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* PK_HLUTNM = "___XLNM___345___unitw_7_ins/unitw_7_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitw_7_ins/unitw_7_eof_pending_glue_set 
       (.I0(\^unitw_7_ins/unitw_7_eof_pending ),
        .I1(user_r_smb_eof_w),
        .O(\^unitw_7_ins/unitw_7_eof_pending_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_eof_sent 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_eof_sent_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_eof_sent ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF55040404)) 
    \unitw_7_ins/unitw_7_eof_sent_glue_set 
       (.I0(\unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\^unitw_7_ins/user_r_smb_open ),
        .I3(\^unitw_7_ins/unitw_7_eof_pending ),
        .I4(\^unitw_7_ins/n0047 ),
        .I5(\^unitw_7_ins/unitw_7_eof_sent ),
        .O(\^unitw_7_ins/unitw_7_eof_sent_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_first 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_first_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_first ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55554404)) 
    \unitw_7_ins/unitw_7_first_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_7_rden ),
        .I1(\^unitw_7_ins/unitw_7_first ),
        .I2(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I3(\^unitw_7_ins/unitw_7_close_pending ),
        .I4(\unitw_7_ins/_n03112 ),
        .O(\^unitw_7_ins/unitw_7_first_glue_set ));
  (* PK_HLUTNM = "___XLNM___293___unitw_7_ins/n0047[11]3" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o1 
       (.I0(\^unitw_7_ins/unitw_7_eof_pending ),
        .I1(\^unitw_7_ins/unitw_7_limitsvalid ),
        .I2(\unitw_7_ins/n0047 ),
        .I3(\^unitw_7_ins/n0047[11]1 ),
        .O(\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o1 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h02)) 
    \unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut 
       (.I0(\^unitw_7_ins/unitw_7_limitsvalid ),
        .I1(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I2(\unitw_7_ins/unitw_7_do_buffers [1]),
        .O(\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF151515)) 
    \unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut1 
       (.I0(\^unitw_7_ins/unitw_7_eof_pending ),
        .I1(\^unitw_7_ins/unitw_7_do_flush ),
        .I2(\^unitw_7_ins/unitw_7_limitsvalid ),
        .I3(\unitw_7_ins/n0047 ),
        .I4(\^unitw_7_ins/n0047[11]1 ),
        .O(\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3_lut1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h51555050)) 
    \unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o4 
       (.I0(\^unitw_7_ins/unitw_7_insession ),
        .I1(\unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o ),
        .I2(\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o1 ),
        .I3(\^unitw_7_ins/unitw_7_wr_request_condition ),
        .I4(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3 ),
        .O(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_flushanyhow 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_flushanyhow_rstpot ),
        .Q(\^unitw_7_ins/unitw_7_flushanyhow ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h88888888B888AA88)) 
    \unitw_7_ins/unitw_7_flushanyhow_rstpot 
       (.I0(\^unitw_7_ins/unitw_7_flushanyhow ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\unitw_7_ins/unitw_7_do_flush_GND_25_o_OR_301_o ),
        .I3(N347),
        .I4(\^unitw_7_ins/unitw_7_wr_request_condition ),
        .I5(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .O(\^unitw_7_ins/unitw_7_flushanyhow_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_flushonly 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_flushonly_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_flushonly ),
        .R(\unitw_7_ins/_n03112 ));
  (* PK_HLUTNM = "___XLNM___517___unitw_7_ins/unitw_7_submit_buffer6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \unitw_7_ins/unitw_7_flushonly_glue_set 
       (.I0(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\^unitw_7_ins/unitw_7_flushonly ),
        .O(\^unitw_7_ins/unitw_7_flushonly_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_full 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_full_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_full ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555540000040)) 
    \unitw_7_ins/unitw_7_full_glue_set 
       (.I0(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o ),
        .I1(\unitw_7_ins/unitw_7_submit_buffer ),
        .I2(N362),
        .I3(\unitw_7_ins/unitw_7_bufno [0]),
        .I4(\unitw_7_ins/unitw_7_last_use_buffer [0]),
        .I5(\^unitw_7_ins/unitw_7_full ),
        .O(\^unitw_7_ins/unitw_7_full_glue_set ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \unitw_7_ins/unitw_7_full_glue_set_SW0 
       (.I0(\unitw_7_ins/unitw_7_bufno [1]),
        .I1(\unitw_7_ins/unitw_7_last_use_buffer [1]),
        .O(N362));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_insession 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_insession_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_insession ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555555511111110)) 
    \unitw_7_ins/unitw_7_insession_glue_set 
       (.I0(\^wr_arbiter_ins/unitw_7_done ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\^unitw_7_ins/unitw_7_wr_request_condition ),
        .I3(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o3 ),
        .I4(\^unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o1 ),
        .I5(\^unitw_7_ins/unitw_7_insession ),
        .O(\^unitw_7_ins/unitw_7_insession_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_last_use_buffer_0 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [12]),
        .Q(\unitw_7_ins/unitw_7_last_use_buffer [0]),
        .S(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_last_use_buffer_1 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [13]),
        .Q(\unitw_7_ins/unitw_7_last_use_buffer [1]),
        .S(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_limitsvalid 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0378_inv ),
        .D(\unitw_7_ins/unitw_7_limitsvalid_GND_25_o_MUX_1512_o ),
        .Q(\^unitw_7_ins/unitw_7_limitsvalid ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_nodata 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/pre_unitw_7_nodata ),
        .Q(\^unitw_7_ins/unitw_7_nodata ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_0 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [0]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_1 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [1]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_10 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [10]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_11 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [11]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_2 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [2]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_3 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [3]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_4 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [4]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_5 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [5]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_6 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [6]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_7 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [7]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_8 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [8]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_offset_limit_9 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0304 ),
        .D(\bar_registers_ins/buf_offset_reg [9]),
        .Q(\unitw_7_ins/unitw_7_offset_limit [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \unitw_7_ins/unitw_7_quiesce 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\unitw_7_ins/quiesce_user_r_smb_open_OR_304_o ),
        .Q(\^unitw_7_ins/unitw_7_quiesce ),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \unitw_7_ins/unitw_7_rden_inv1_INV_0 
       (.I0(\^wr_arbiter_ins/unitw_7_rden ),
        .O(\unitw_7_ins/unitw_7_rden_inv ));
  (* PK_HLUTNM = "___XLNM___99___unitw_7_ins/unitw_7_effective_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22202222)) 
    \unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o1 
       (.I0(\^wr_arbiter_ins/unitw_7_rden ),
        .I1(\^unitw_7_ins/unitw_7_first ),
        .I2(user_r_smb_empty_w),
        .I3(user_r_smb_eof_w),
        .I4(\^unitw_7_ins/unitw_7_active ),
        .O(\unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o ));
  (* PK_HLUTNM = "___XLNM___171___unitw_7_ins/user_r_smb_rden1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5551FFFF)) 
    \unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o_norst1 
       (.I0(\^unitw_7_ins/unitw_7_first ),
        .I1(\^unitw_7_ins/unitw_7_active ),
        .I2(user_r_smb_empty_w),
        .I3(user_r_smb_eof_w),
        .I4(\^wr_arbiter_ins/unitw_7_rden ),
        .O(\unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o_norst ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_req_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111111101010100)) 
    \unitw_7_ins/unitw_7_req_glue_set 
       (.I0(\^unitw_7_ins/unitw_7_quiesce ),
        .I1(\^wr_arbiter_ins/unitw_7_busy ),
        .I2(\^unitw_7_ins/unitw_7_close_pending ),
        .I3(\^unitw_7_ins/unitw_7_wr_request_condition ),
        .I4(\unitw_7_ins/unitw_7_flush_condition_unitw_7_wr_request_condition_AND_449_o ),
        .I5(\^unitw_7_ins/unitw_7_req ),
        .O(\^unitw_7_ins/unitw_7_req_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_0 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result[0]1 ),
        .Q(\unitw_7_ins/unitw_7_start_offset [0]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_1 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result[1]1 ),
        .Q(\unitw_7_ins/unitw_7_start_offset [1]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_10 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [10]),
        .Q(\unitw_7_ins/unitw_7_start_offset [10]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_11 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [11]),
        .Q(\unitw_7_ins/unitw_7_start_offset [11]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_2 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [2]),
        .Q(\unitw_7_ins/unitw_7_start_offset [2]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_3 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [3]),
        .Q(\unitw_7_ins/unitw_7_start_offset [3]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_4 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [4]),
        .Q(\unitw_7_ins/unitw_7_start_offset [4]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_5 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [5]),
        .Q(\unitw_7_ins/unitw_7_start_offset [5]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_6 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [6]),
        .Q(\unitw_7_ins/unitw_7_start_offset [6]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_7 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [7]),
        .Q(\unitw_7_ins/unitw_7_start_offset [7]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_8 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [8]),
        .Q(\unitw_7_ins/unitw_7_start_offset [8]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_start_offset_9 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/_n0373_inv ),
        .D(\unitw_7_ins/Result [9]),
        .Q(\unitw_7_ins/unitw_7_start_offset [9]),
        .R(\unitw_7_ins/Reset_OR_DriverANDClockEnable1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_7_ins/unitw_7_submit_buffer1 
       (.I0(\unitw_7_ins/unitw_7_end_offset [10]),
        .I1(\unitw_7_ins/unitw_7_end_offset [11]),
        .I2(\unitw_7_ins/unitw_7_end_offset [0]),
        .I3(\unitw_7_ins/unitw_7_start_offset [10]),
        .I4(\unitw_7_ins/unitw_7_start_offset [11]),
        .I5(\unitw_7_ins/unitw_7_start_offset [0]),
        .O(\^unitw_7_ins/unitw_7_submit_buffer1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_7_ins/unitw_7_submit_buffer2 
       (.I0(\unitw_7_ins/unitw_7_end_offset [5]),
        .I1(\unitw_7_ins/unitw_7_end_offset [7]),
        .I2(\unitw_7_ins/unitw_7_end_offset [8]),
        .I3(\unitw_7_ins/unitw_7_start_offset [5]),
        .I4(\unitw_7_ins/unitw_7_start_offset [7]),
        .I5(\unitw_7_ins/unitw_7_start_offset [8]),
        .O(\^unitw_7_ins/unitw_7_submit_buffer2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_7_ins/unitw_7_submit_buffer3 
       (.I0(\unitw_7_ins/unitw_7_end_offset [9]),
        .I1(\unitw_7_ins/unitw_7_end_offset [1]),
        .I2(\unitw_7_ins/unitw_7_end_offset [2]),
        .I3(\unitw_7_ins/unitw_7_start_offset [9]),
        .I4(\unitw_7_ins/unitw_7_start_offset [1]),
        .I5(\unitw_7_ins/unitw_7_start_offset [2]),
        .O(\^unitw_7_ins/unitw_7_submit_buffer3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \unitw_7_ins/unitw_7_submit_buffer4 
       (.I0(\unitw_7_ins/unitw_7_end_offset [3]),
        .I1(\unitw_7_ins/unitw_7_end_offset [4]),
        .I2(\unitw_7_ins/unitw_7_end_offset [6]),
        .I3(\unitw_7_ins/unitw_7_start_offset [3]),
        .I4(\unitw_7_ins/unitw_7_start_offset [4]),
        .I5(\unitw_7_ins/unitw_7_start_offset [6]),
        .O(\^unitw_7_ins/unitw_7_submit_buffer4 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \unitw_7_ins/unitw_7_submit_buffer5 
       (.I0(\unitw_7_ins/unitw_7_effective_rden ),
        .I1(\^unitw_7_ins/unitw_7_submit_buffer1 ),
        .I2(\^unitw_7_ins/unitw_7_submit_buffer2 ),
        .I3(\^unitw_7_ins/unitw_7_submit_buffer3 ),
        .I4(\^unitw_7_ins/unitw_7_submit_buffer4 ),
        .O(\^unitw_7_ins/unitw_7_submit_buffer5 ));
  (* PK_HLUTNM = "___XLNM___517___unitw_7_ins/unitw_7_submit_buffer6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h80)) 
    \unitw_7_ins/unitw_7_submit_buffer6 
       (.I0(\^wr_arbiter_ins/unitw_7_busy ),
        .I1(\^unitw_7_ins/unitw_7_flushonly ),
        .I2(\^unitw_7_ins/unitw_7_req ),
        .O(\^unitw_7_ins/unitw_7_submit_buffer6 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55555450)) 
    \unitw_7_ins/unitw_7_submit_buffer7 
       (.I0(\^unitw_7_ins/unitw_7_submitted ),
        .I1(\^unitw_7_ins/unitw_7_flushanyhow ),
        .I2(\^unitw_7_ins/unitw_7_submit_buffer6 ),
        .I3(\unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o ),
        .I4(\^unitw_7_ins/unitw_7_submit_buffer5 ),
        .O(\unitw_7_ins/unitw_7_submit_buffer ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_submitted 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/unitw_7_submitted_glue_set ),
        .Q(\^unitw_7_ins/unitw_7_submitted ),
        .R(\^unitw_7_ins/unitw_7_quiesce ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h55545454FFFEFEFE)) 
    \unitw_7_ins/unitw_7_submitted_glue_set 
       (.I0(\^unitw_7_ins/unitw_7_submitted ),
        .I1(\^unitw_7_ins/unitw_7_submit_buffer6 ),
        .I2(\^unitw_7_ins/unitw_7_submit_buffer5 ),
        .I3(\^unitw_7_ins/unitw_7_flushanyhow ),
        .I4(\unitw_7_ins/unitw_7_rden_unitw_7_effective_rden_AND_430_o ),
        .I5(\^unitw_7_ins/unitw_7_req ),
        .O(\^unitw_7_ins/unitw_7_submitted_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/unitw_7_synchronous 
       (.C(bus_clk_w),
        .CE(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o ),
        .D(\bar_registers_ins/buf_ctrl_reg [23]),
        .Q(\^unitw_7_ins/unitw_7_synchronous ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000DDD50000DDDD)) 
    \unitw_7_ins/unitw_7_wr_request_condition 
       (.I0(\^unitw_7_ins/unitw_7_synchronous ),
        .I1(\^unitw_7_ins/unitw_7_limitsvalid ),
        .I2(\unitw_7_ins/unitw_7_do_buffers [1]),
        .I3(\unitw_7_ins/unitw_7_do_buffers [0]),
        .I4(N162),
        .I5(\unitw_7_ins/Mcompar_n0037_cy [5]),
        .O(\^unitw_7_ins/unitw_7_wr_request_condition ));
  (* PK_HLUTNM = "___XLNM___345___unitw_7_ins/unitw_7_wr_request_condition_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unitw_7_ins/unitw_7_wr_request_condition_SW0 
       (.I0(user_r_smb_empty_w),
        .I1(user_r_smb_eof_w),
        .I2(\^unitw_7_ins/unitw_7_full ),
        .I3(\^unitw_7_ins/unitw_7_eof_pending ),
        .I4(\^unitw_7_ins/unitw_7_insession ),
        .O(N162));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \unitw_7_ins/user_r_smb_open 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^unitw_7_ins/user_r_smb_open_glue_set ),
        .Q(\^unitw_7_ins/user_r_smb_open ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h55555140)) 
    \unitw_7_ins/user_r_smb_open_glue_set 
       (.I0(\^messages_ins/quiesce ),
        .I1(\^unitw_7_ins/unitw_7_close_pending ),
        .I2(\^unitw_7_ins/unitw_7_insession ),
        .I3(\^unitw_7_ins/user_r_smb_open ),
        .I4(\unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o ),
        .O(\^unitw_7_ins/user_r_smb_open_glue_set ));
  (* PK_HLUTNM = "___XLNM___171___unitw_7_ins/user_r_smb_rden1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \unitw_7_ins/user_r_smb_rden1 
       (.I0(\^unitw_7_ins/unitw_7_active ),
        .I1(user_r_smb_eof_w),
        .I2(\^wr_arbiter_ins/unitw_7_rden ),
        .I3(user_r_smb_empty_w),
        .O(user_r_smb_rden_w));
  (* PK_HLUTNM = "___XLNM___268___wr_arbiter_ins/GND_2_o_GND_2_o_equal_2_o[2]1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h01)) 
    \wr_arbiter_ins/GND_2_o_GND_2_o_equal_2_o[2]1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/GND_2_o_GND_2_o_equal_2_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA820EC64B931FD75)) 
    \wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT21 
       (.I0(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .I1(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .I2(\^unitw_1_ins/unitw_1_req ),
        .I3(\^unitw_7_ins/unitw_7_req ),
        .I4(\^unitw_6_ins/unitw_6_req ),
        .I5(\^idt_ins/idt_req ),
        .O(\wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEAAAEAEE40004044)) 
    \wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT22 
       (.I0(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .I1(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .I2(\^unitw_5_ins/unitw_5_req ),
        .I3(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .I4(\^unitw_3_ins/unitw_3_req ),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT2 ),
        .O(\wr_arbiter_ins/wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF5B5FDBD)) 
    \wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT31 
       (.I0(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .I1(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .I2(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .I3(\^unitw_1_ins/unitw_1_req ),
        .I4(\^unitw_5_ins/unitw_5_req ),
        .O(\wr_arbiter_ins/wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8AAADAAA)) 
    \wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT51 
       (.I0(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .I1(\^unitw_7_ins/unitw_7_req ),
        .I2(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .I3(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .I4(\^unitw_1_ins/unitw_1_req ),
        .O(\wr_arbiter_ins/wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT [2]));
  (* PK_HLUTNM = "___XLNM___266___wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_unitw_7_req_Mux_109_o11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_unitw_7_req_Mux_109_o11 
       (.I0(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .I1(\^idt_ins/idt_req ),
        .I2(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .I3(\^unitw_1_ins/unitw_1_req ),
        .I4(\wr_arbiter_ins/_n0811_inv1 ),
        .O(\wr_arbiter_ins/wr_arb_roundrobin[2]_unitw_7_req_Mux_109_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT101 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [18]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [18]),
        .I5(\messages_ins/wrbuffer_msg_data [18]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [18]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT111 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [19]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [19]),
        .I5(\messages_ins/wrbuffer_msg_data [19]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [19]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT121 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_data [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_data [1]),
        .I4(\idt_ins/idt_data [1]),
        .I5(\unitw_6_ins/unitw_6_data [1]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT12 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT122 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_data [1]),
        .I3(\unitw_3_ins/unitw_3_data [1]),
        .I4(\messages_ins/wrbuffer_msg_data [1]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT121 ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT123 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT121 ),
        .I2(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT12 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT131 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [20]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [20]),
        .I5(\messages_ins/wrbuffer_msg_data [20]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [20]));
  (* XSTLIB *) 
  MUXF7 \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT14 
       (.I0(N414),
        .I1(N415),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [0]),
        .S(\wr_arbiter_ins/wr_arb_state [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT141 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [21]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [21]),
        .I5(\messages_ins/wrbuffer_msg_data [21]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [21]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT14_F 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_6_ins/unitw_6_data [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\idt_ins/idt_data [0]),
        .I4(\messages_ins/wrbuffer_msg_data [0]),
        .I5(\unitw_3_ins/unitw_3_data [0]),
        .O(N414));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT14_G 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_7_ins/unitw_7_data [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_data [0]),
        .I4(\messages_ins/wrbuffer_msg_data [0]),
        .I5(\unitw_1_ins/unitw_1_data [0]),
        .O(N415));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT151 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [22]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [22]),
        .I5(\messages_ins/wrbuffer_msg_data [22]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [22]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT161 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [23]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [23]),
        .I5(\messages_ins/wrbuffer_msg_data [23]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [23]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT171 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [24]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [24]),
        .I5(\messages_ins/wrbuffer_msg_data [24]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [24]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT181 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [25]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [25]),
        .I5(\messages_ins/wrbuffer_msg_data [25]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [25]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT191 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [26]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [26]),
        .I5(\messages_ins/wrbuffer_msg_data [26]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [26]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT201 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [27]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [27]),
        .I5(\messages_ins/wrbuffer_msg_data [27]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [27]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT21 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [10]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [10]),
        .I5(\messages_ins/wrbuffer_msg_data [10]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT211 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [28]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [28]),
        .I5(\messages_ins/wrbuffer_msg_data [28]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [28]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT221 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [29]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [29]),
        .I5(\messages_ins/wrbuffer_msg_data [29]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [29]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT231 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_data [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_data [2]),
        .I4(\idt_ins/idt_data [2]),
        .I5(\unitw_6_ins/unitw_6_data [2]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT23 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT232 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_data [2]),
        .I3(\unitw_3_ins/unitw_3_data [2]),
        .I4(\messages_ins/wrbuffer_msg_data [2]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT231 ));
  (* PK_HLUTNM = "___XLNM___479___wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT233" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT233 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT231 ),
        .I2(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT23 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT241 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [30]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [30]),
        .I5(\messages_ins/wrbuffer_msg_data [30]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [30]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT251 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [31]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [31]),
        .I5(\messages_ins/wrbuffer_msg_data [31]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [31]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT261 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_data [3]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_data [3]),
        .I4(\idt_ins/idt_data [3]),
        .I5(\unitw_6_ins/unitw_6_data [3]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT26 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT262 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_data [3]),
        .I3(\unitw_3_ins/unitw_3_data [3]),
        .I4(\messages_ins/wrbuffer_msg_data [3]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT261 ));
  (* PK_HLUTNM = "___XLNM___477___wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT263" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT263 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT261 ),
        .I2(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT26 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT271 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_data [4]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_data [4]),
        .I4(\idt_ins/idt_data [4]),
        .I5(\unitw_6_ins/unitw_6_data [4]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT27 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT272 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_data [4]),
        .I3(\unitw_3_ins/unitw_3_data [4]),
        .I4(\messages_ins/wrbuffer_msg_data [4]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT271 ));
  (* PK_HLUTNM = "___XLNM___477___wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT263" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT273 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT271 ),
        .I2(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT27 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT281 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_data [5]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_data [5]),
        .I4(\idt_ins/idt_data [5]),
        .I5(\unitw_6_ins/unitw_6_data [5]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT28 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT282 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_data [5]),
        .I3(\unitw_3_ins/unitw_3_data [5]),
        .I4(\messages_ins/wrbuffer_msg_data [5]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT281 ));
  (* PK_HLUTNM = "___XLNM___476___wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT283" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT283 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT281 ),
        .I2(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT28 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT291 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_data [6]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_data [6]),
        .I4(\idt_ins/idt_data [6]),
        .I5(\unitw_6_ins/unitw_6_data [6]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT29 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT292 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_data [6]),
        .I3(\unitw_3_ins/unitw_3_data [6]),
        .I4(\messages_ins/wrbuffer_msg_data [6]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT291 ));
  (* PK_HLUTNM = "___XLNM___476___wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT283" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT293 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT291 ),
        .I2(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT29 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT301 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_data [7]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_data [7]),
        .I4(\idt_ins/idt_data [7]),
        .I5(\unitw_6_ins/unitw_6_data [7]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT30 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hF7D5A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT302 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_data [7]),
        .I3(\unitw_3_ins/unitw_3_data [7]),
        .I4(\messages_ins/wrbuffer_msg_data [7]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT301 ));
  (* PK_HLUTNM = "___XLNM___479___wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT233" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT303 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT301 ),
        .I2(\wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT30 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT31 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [11]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [11]),
        .I5(\messages_ins/wrbuffer_msg_data [11]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT311 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [8]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [8]),
        .I5(\messages_ins/wrbuffer_msg_data [8]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT321 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [9]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [9]),
        .I5(\messages_ins/wrbuffer_msg_data [9]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT41 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [12]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [12]),
        .I5(\messages_ins/wrbuffer_msg_data [12]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [12]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT51 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [13]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [13]),
        .I5(\messages_ins/wrbuffer_msg_data [13]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [13]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT61 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [14]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [14]),
        .I5(\messages_ins/wrbuffer_msg_data [14]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT71 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [15]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [15]),
        .I5(\messages_ins/wrbuffer_msg_data [15]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [15]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT81 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [16]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [16]),
        .I5(\messages_ins/wrbuffer_msg_data [16]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [16]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h3199311120882000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT91 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_1_ins/unitw_1_data [17]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\unitw_6_ins/unitw_6_data [17]),
        .I5(\messages_ins/wrbuffer_msg_data [17]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [17]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT111 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_bufno [0]),
        .I3(\unitw_1_ins/unitw_1_bufno [0]),
        .I4(\unitw_6_ins/unitw_6_bufno [0]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h00400444AAEAAEEE)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT12 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_bufno [0]),
        .I4(\unitw_3_ins/unitw_3_bufno [0]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT11 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [0]));
  (* PK_HLUTNM = "___XLNM___398___unitw_7_ins/Mcount_unitw_7_bufno_xor[1]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h287D7D28)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT21 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_7_ins/unitw_7_bufno [0]),
        .I2(\unitw_7_ins/unitw_7_bufno [1]),
        .I3(\unitw_5_ins/unitw_5_bufno [0]),
        .I4(\unitw_5_ins/unitw_5_bufno [1]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT2 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h287D7D28)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT22 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_6_ins/unitw_6_bufno [0]),
        .I2(\unitw_6_ins/unitw_6_bufno [1]),
        .I3(\unitw_3_ins/unitw_3_bufno [0]),
        .I4(\unitw_3_ins/unitw_3_bufno [1]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT21 ));
  (* PK_HLUTNM = "___XLNM___459___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT23" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT23 
       (.I0(\unitw_1_ins/unitw_1_bufno [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [1]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT22 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEC64A820A820A820)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT24 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT21 ),
        .I3(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT2 ),
        .I4(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT22 ),
        .I5(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1444BEEEBEEEBEEE)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT31 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_bufno [2]),
        .I2(\unitw_1_ins/unitw_1_bufno [0]),
        .I3(\unitw_1_ins/unitw_1_bufno [1]),
        .I4(\unitw_7_ins/unitw_7_bufno [0]),
        .I5(\unitw_7_ins/unitw_7_bufno [1]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hA888888820000000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT32 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_6_ins/unitw_6_bufno [0]),
        .I3(\unitw_6_ins/unitw_6_bufno [1]),
        .I4(\wr_arbiter_ins/wr_arb_state [2]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT3 ),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT31 ));
  (* PK_HLUTNM = "___XLNM___309___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT42" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT33 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT32 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2AAA088808880888)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT34 
       (.I0(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT32 ),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\unitw_5_ins/unitw_5_bufno [0]),
        .I3(\unitw_5_ins/unitw_5_bufno [1]),
        .I4(\unitw_3_ins/unitw_3_bufno [0]),
        .I5(\unitw_3_ins/unitw_3_bufno [1]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT33 ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT35 
       (.I0(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT31 ),
        .I1(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT33 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [2]));
  (* PK_HLUTNM = "___XLNM___128___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT41" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT41 
       (.I0(\unitw_1_ins/unitw_1_bufno [3]),
        .I1(\unitw_1_ins/unitw_1_bufno [1]),
        .I2(\unitw_1_ins/unitw_1_bufno [2]),
        .I3(\unitw_1_ins/unitw_1_bufno [0]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT4 ));
  (* PK_HLUTNM = "___XLNM___309___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT42" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h62224000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT42 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_5_ins/unitw_5_bufno [0]),
        .I3(\unitw_5_ins/unitw_5_bufno [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT4 ),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT41 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF888808888888)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT43 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\unitw_7_ins/unitw_7_bufno [1]),
        .I3(\unitw_7_ins/unitw_7_bufno [0]),
        .I4(\wr_arbiter_ins/wr_arb_state [0]),
        .I5(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT41 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8088000800080008)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT5 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(N144),
        .I4(\unitw_7_ins/unitw_7_bufno [1]),
        .I5(\unitw_7_ins/unitw_7_bufno [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [4]));
  (* PK_HLUTNM = "___XLNM___128___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT41" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT5_SW0 
       (.I0(\unitw_1_ins/unitw_1_bufno [4]),
        .I1(\unitw_1_ins/unitw_1_bufno [2]),
        .I2(\unitw_1_ins/unitw_1_bufno [1]),
        .I3(\unitw_1_ins/unitw_1_bufno [0]),
        .I4(\unitw_1_ins/unitw_1_bufno [3]),
        .O(N144));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8888888828888888)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT6 
       (.I0(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o11 ),
        .I1(\unitw_1_ins/unitw_1_bufno [5]),
        .I2(\unitw_1_ins/unitw_1_bufno [3]),
        .I3(\unitw_1_ins/unitw_1_bufno [2]),
        .I4(\unitw_1_ins/unitw_1_bufno [1]),
        .I5(N146),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [5]));
  (* PK_HLUTNM = "___XLNM___459___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT23" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT6_SW0 
       (.I0(\unitw_1_ins/unitw_1_bufno [0]),
        .I1(\unitw_1_ins/unitw_1_bufno [4]),
        .O(N146));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT711 
       (.I0(\unitw_1_ins/unitw_1_bufno [5]),
        .I1(\unitw_1_ins/unitw_1_bufno [2]),
        .I2(\unitw_1_ins/unitw_1_bufno [0]),
        .I3(\unitw_1_ins/unitw_1_bufno [1]),
        .I4(\unitw_1_ins/unitw_1_bufno [3]),
        .I5(\unitw_1_ins/unitw_1_bufno [4]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT71 ));
  (* PK_HLUTNM = "___XLNM___136___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT71" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h40000040)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT72 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_1_ins/unitw_1_bufno [6]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT71 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4000004040004000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT81 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_1_ins/unitw_1_bufno [7]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT71 ),
        .I5(\unitw_1_ins/unitw_1_bufno [6]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT91 
       (.I0(\unitw_1_ins/unitw_1_bufno [6]),
        .I1(\unitw_1_ins/unitw_1_bufno [7]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT71 ),
        .I5(\wr_arbiter_ins/wr_arb_state [2]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [8]));
  (* PK_HLUTNM = "___XLNM___196___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT11 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT [0]));
  (* PK_HLUTNM = "___XLNM___196___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT21 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT [1]));
  (* PK_HLUTNM = "___XLNM___226___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT31 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT101 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_end_offset [4]),
        .I3(\unitw_1_ins/unitw_1_end_offset [4]),
        .I4(\unitw_6_ins/unitw_6_end_offset [4]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT10 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT102 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_end_offset [4]),
        .I4(\unitw_3_ins/unitw_3_end_offset [4]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT10 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEFE54F45)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT111 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_6_ins/unitw_6_end_offset [5]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_end_offset [5]),
        .I4(\unitw_7_ins/unitw_7_end_offset [5]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT112 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_end_offset [5]),
        .I4(\unitw_3_ins/unitw_3_end_offset [5]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT11 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEFE54F45)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT121 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_6_ins/unitw_6_end_offset [6]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_end_offset [6]),
        .I4(\unitw_7_ins/unitw_7_end_offset [6]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT122 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_end_offset [6]),
        .I4(\unitw_3_ins/unitw_3_end_offset [6]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT12 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT131 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_end_offset [7]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_end_offset [7]),
        .I4(\unitw_3_ins/unitw_3_end_offset [7]),
        .I5(\unitw_6_ins/unitw_6_end_offset [7]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT13 ));
  (* PK_HLUTNM = "___XLNM___357___wr_arbiter_ins/_n0928_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT132 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_end_offset [7]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT13 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT141 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_end_offset [8]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_end_offset [8]),
        .I4(\unitw_3_ins/unitw_3_end_offset [8]),
        .I5(\unitw_6_ins/unitw_6_end_offset [8]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT14 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT142 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_end_offset [8]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT14 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT151 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_end_offset [9]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_end_offset [9]),
        .I4(\unitw_3_ins/unitw_3_end_offset [9]),
        .I5(\unitw_6_ins/unitw_6_end_offset [9]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT15 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT152 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_end_offset [9]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT15 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [9]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEFE54F45)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT16 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_6_ins/unitw_6_end_offset [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\unitw_1_ins/unitw_1_end_offset [0]),
        .I4(\unitw_7_ins/unitw_7_end_offset [0]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEAFFFF45405555)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT17 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_5_ins/unitw_5_end_offset [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_3_ins/unitw_3_end_offset [0]),
        .I4(\wr_arbiter_ins/wr_arb_state [2]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT1 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCE4602028A020202)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT2 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(N94),
        .I3(\unitw_7_ins/unitw_7_end_offset [10]),
        .I4(\wr_arbiter_ins/wr_arb_state [0]),
        .I5(\unitw_1_ins/unitw_1_end_offset [10]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [10]));
  (* PK_HLUTNM = "___XLNM___439___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT3_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT2_SW0 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_3_ins/unitw_3_end_offset [10]),
        .I2(\unitw_5_ins/unitw_5_end_offset [10]),
        .O(N94));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCE4602028A020202)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT3 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(N92),
        .I3(\unitw_7_ins/unitw_7_end_offset [11]),
        .I4(\wr_arbiter_ins/wr_arb_state [0]),
        .I5(\unitw_1_ins/unitw_1_end_offset [11]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [11]));
  (* PK_HLUTNM = "___XLNM___439___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT3_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT3_SW0 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_3_ins/unitw_3_end_offset [11]),
        .I2(\unitw_5_ins/unitw_5_end_offset [11]),
        .O(N92));
  (* PK_HLUTNM = "___XLNM___195___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT41 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_end_offset [12]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [12]));
  (* PK_HLUTNM = "___XLNM___195___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT51 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_end_offset [13]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [13]));
  (* PK_HLUTNM = "___XLNM___227___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT61" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT61 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_end_offset [14]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [14]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT71 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_end_offset [1]),
        .I3(\unitw_1_ins/unitw_1_end_offset [1]),
        .I4(\unitw_6_ins/unitw_6_end_offset [1]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEAFFFF45405555)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT72 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_5_ins/unitw_5_end_offset [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_3_ins/unitw_3_end_offset [1]),
        .I4(\wr_arbiter_ins/wr_arb_state [2]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT7 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT81 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_end_offset [2]),
        .I3(\unitw_1_ins/unitw_1_end_offset [2]),
        .I4(\unitw_6_ins/unitw_6_end_offset [2]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT8 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEAFFFF45405555)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT82 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_5_ins/unitw_5_end_offset [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_3_ins/unitw_3_end_offset [2]),
        .I4(\wr_arbiter_ins/wr_arb_state [2]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT8 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT91 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_end_offset [3]),
        .I3(\unitw_1_ins/unitw_1_end_offset [3]),
        .I4(\unitw_6_ins/unitw_6_end_offset [3]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT9 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFEAFFFF45405555)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT92 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_5_ins/unitw_5_end_offset [3]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_3_ins/unitw_3_end_offset [3]),
        .I4(\wr_arbiter_ins/wr_arb_state [2]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT9 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [3]));
  (* PK_HLUTNM = "___XLNM___356___wr_arbiter_ins/_n0827_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hDFD58F80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o11 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\^unitw_7_ins/unitw_7_flushanyhow ),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\^unitw_5_ins/unitw_5_flushanyhow ),
        .I4(\^unitw_1_ins/unitw_1_flushanyhow ),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFAFEAAF450F400F)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o12 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\^unitw_6_ins/unitw_6_flushanyhow ),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\wr_arbiter_ins/wr_arb_state [2]),
        .I4(\^unitw_3_ins/unitw_3_flushanyhow ),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o1 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushonly_Mux_63_o11 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\^unitw_7_ins/unitw_7_flushonly ),
        .I3(\^unitw_1_ins/unitw_1_flushonly ),
        .I4(\^unitw_6_ins/unitw_6_flushonly ),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushonly_Mux_63_o1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushonly_Mux_63_o12 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\^unitw_5_ins/unitw_5_flushonly ),
        .I4(\^unitw_3_ins/unitw_3_flushonly ),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_flushonly_Mux_63_o1 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_flushonly_Mux_63_o ));
  (* PK_HLUTNM = "___XLNM___225___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_format[1]_wide_mux_67_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h59)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_format[1]_wide_mux_67_OUT21 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_format[1]_wide_mux_67_OUT ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT11 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_bufno [0]),
        .I4(\unitw_3_ins/unitw_3_bufno [0]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT11 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT21 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_bufno [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_bufno [1]),
        .I4(\unitw_3_ins/unitw_3_bufno [1]),
        .I5(\unitw_6_ins/unitw_6_bufno [1]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT2 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT22 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_bufno [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT2 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [1]));
  (* PK_HLUTNM = "___XLNM___193___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT41" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT31 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_bufno [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [2]));
  (* PK_HLUTNM = "___XLNM___193___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT41" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT41 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_bufno [3]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [3]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT51 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_bufno [4]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [4]));
  (* PK_HLUTNM = "___XLNM___194___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT81" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT61 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_bufno [5]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [5]));
  (* PK_HLUTNM = "___XLNM___136___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT71" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT71 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_bufno [6]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [6]));
  (* PK_HLUTNM = "___XLNM___194___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT81" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT81 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_bufno [7]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT101 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [4]),
        .I3(\unitw_1_ins/unitw_1_start_offset [4]),
        .I4(\unitw_6_ins/unitw_6_start_offset [4]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT10 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT102 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [4]),
        .I4(\unitw_3_ins/unitw_3_start_offset [4]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT10 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT111 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [5]),
        .I3(\unitw_1_ins/unitw_1_start_offset [5]),
        .I4(\unitw_6_ins/unitw_6_start_offset [5]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT112 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [5]),
        .I4(\unitw_3_ins/unitw_3_start_offset [5]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT11 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [5]));
  (* PK_HLUTNM = "___XLNM___358___wr_arbiter_ins/_n0840_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT121 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [6]),
        .I3(\unitw_1_ins/unitw_1_start_offset [6]),
        .I4(\unitw_6_ins/unitw_6_start_offset [6]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT122 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [6]),
        .I4(\unitw_3_ins/unitw_3_start_offset [6]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT12 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT131 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_start_offset [7]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_start_offset [7]),
        .I4(\unitw_3_ins/unitw_3_start_offset [7]),
        .I5(\unitw_6_ins/unitw_6_start_offset [7]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT13 ));
  (* PK_HLUTNM = "___XLNM___225___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_format[1]_wide_mux_67_OUT21" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT132 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_start_offset [7]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT13 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT141 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_start_offset [8]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_start_offset [8]),
        .I4(\unitw_3_ins/unitw_3_start_offset [8]),
        .I5(\unitw_6_ins/unitw_6_start_offset [8]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT14 ));
  (* PK_HLUTNM = "___XLNM___226___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT31" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT142 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_start_offset [8]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT14 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT151 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_7_ins/unitw_7_start_offset [9]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\unitw_5_ins/unitw_5_start_offset [9]),
        .I4(\unitw_3_ins/unitw_3_start_offset [9]),
        .I5(\unitw_6_ins/unitw_6_start_offset [9]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT15 ));
  (* PK_HLUTNM = "___XLNM___235___wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o111" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT152 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\unitw_1_ins/unitw_1_start_offset [9]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT15 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [9]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT16 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [0]),
        .I3(\unitw_1_ins/unitw_1_start_offset [0]),
        .I4(\unitw_6_ins/unitw_6_start_offset [0]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT17 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [0]),
        .I4(\unitw_3_ins/unitw_3_start_offset [0]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT1 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCE4602028A020202)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT2 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(N98),
        .I3(\unitw_7_ins/unitw_7_start_offset [10]),
        .I4(\wr_arbiter_ins/wr_arb_state [0]),
        .I5(\unitw_1_ins/unitw_1_start_offset [10]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [10]));
  (* PK_HLUTNM = "___XLNM___438___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT3_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT2_SW0 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_3_ins/unitw_3_start_offset [10]),
        .I2(\unitw_5_ins/unitw_5_start_offset [10]),
        .O(N98));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCE4602028A020202)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT3 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(N96),
        .I3(\unitw_7_ins/unitw_7_start_offset [11]),
        .I4(\wr_arbiter_ins/wr_arb_state [0]),
        .I5(\unitw_1_ins/unitw_1_start_offset [11]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [11]));
  (* PK_HLUTNM = "___XLNM___438___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT3_SW0" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT3_SW0 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\unitw_3_ins/unitw_3_start_offset [11]),
        .I2(\unitw_5_ins/unitw_5_start_offset [11]),
        .O(N96));
  (* PK_HLUTNM = "___XLNM___192___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT41 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_start_offset [12]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [12]));
  (* PK_HLUTNM = "___XLNM___192___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT51" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT51 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_start_offset [13]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [13]));
  (* PK_HLUTNM = "___XLNM___227___wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT61" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT61 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\unitw_1_ins/unitw_1_start_offset [14]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [14]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT71 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [1]),
        .I3(\unitw_1_ins/unitw_1_start_offset [1]),
        .I4(\unitw_6_ins/unitw_6_start_offset [1]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT72 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [1]),
        .I4(\unitw_3_ins/unitw_3_start_offset [1]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT7 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT81 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [2]),
        .I3(\unitw_1_ins/unitw_1_start_offset [2]),
        .I4(\unitw_6_ins/unitw_6_start_offset [2]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT8 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT82 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [2]),
        .I4(\unitw_3_ins/unitw_3_start_offset [2]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT8 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE6C4A280)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT91 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\unitw_7_ins/unitw_7_start_offset [3]),
        .I3(\unitw_1_ins/unitw_1_start_offset [3]),
        .I4(\unitw_6_ins/unitw_6_start_offset [3]),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT9 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT92 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\unitw_5_ins/unitw_5_start_offset [3]),
        .I4(\unitw_3_ins/unitw_3_start_offset [3]),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT9 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o11 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^unitw_7_ins/unitw_7_nodata ),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\^unitw_1_ins/unitw_1_nodata ),
        .I4(\^messages_ins/wrbuffer_msg_nodata ),
        .I5(\^unitw_5_ins/unitw_5_nodata ),
        .O(\wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o1 ));
  (* PK_HLUTNM = "___XLNM___235___wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o111 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\^wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o11 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEEAEEAAA44044000)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o12 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\^unitw_6_ins/unitw_6_nodata ),
        .I4(\^unitw_3_ins/unitw_3_nodata ),
        .I5(\wr_arbiter_ins/Mmux_wr_arb_state[2]_unitw_7_nodata_Mux_69_o1 ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_unitw_7_nodata_Mux_69_o ));
  (* PK_HLUTNM = "___XLNM___234___wr_arbiter_ins/_n0819_inv11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT11 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\wr_arbiter_ins/wr_arb_granted [0]),
        .I4(\^messages_ins/wrbuffer_msg_req ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT21 
       (.I0(\wr_arbiter_ins/wr_arb_granted [1]),
        .I1(\^messages_ins/wrbuffer_msg_req ),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT [1]));
  (* PK_HLUTNM = "___XLNM___268___wr_arbiter_ins/GND_2_o_GND_2_o_equal_2_o[2]1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \wr_arbiter_ins/Mmux_wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT31 
       (.I0(\wr_arbiter_ins/wr_arb_granted [2]),
        .I1(\^messages_ins/wrbuffer_msg_req ),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT [2]));
  (* PK_HLUTNM = "___XLNM___263___wr_arbiter_ins/_n0389_inv1_01" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \wr_arbiter_ins/_n0389_inv1_01 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(bus_rst_n_w),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/_n0389_inv1_0 ));
  (* PK_HLUTNM = "___XLNM___163___wr_arbiter_ins/_n0759_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    \wr_arbiter_ins/_n0446_inv1 
       (.I0(bus_rst_n_w),
        .I1(\^wr_arbiter_ins/wr_arb_first ),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\wr_arbiter_ins/wr_arb_state [0]),
        .I4(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/_n0446_inv ));
  (* PK_HLUTNM = "___XLNM___163___wr_arbiter_ins/_n0759_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \wr_arbiter_ins/_n0759_inv1 
       (.I0(bus_rst_n_w),
        .I1(\wr_arbiter_ins/wr_arb_state [2]),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/_n0759_inv ));
  (* PK_HLUTNM = "___XLNM___257___wr_arbiter_ins/_n0774_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \wr_arbiter_ins/_n0774_inv1 
       (.I0(bus_rst_n_w),
        .I1(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .I2(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .O(\wr_arbiter_ins/_n0774_inv ));
  (* PK_HLUTNM = "___XLNM___257___wr_arbiter_ins/_n0774_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \wr_arbiter_ins/_n0811_inv 
       (.I0(bus_rst_n_w),
        .I1(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .I2(N132),
        .I3(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .I4(\wr_arbiter_ins/_n0811_inv1 ),
        .O(\^wr_arbiter_ins/_n0811_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hDFD5DAD08F858A80)) 
    \wr_arbiter_ins/_n0811_inv11 
       (.I0(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .I1(\^unitw_7_ins/unitw_7_req ),
        .I2(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .I3(\^unitw_5_ins/unitw_5_req ),
        .I4(\^unitw_3_ins/unitw_3_req ),
        .I5(\^unitw_6_ins/unitw_6_req ),
        .O(\wr_arbiter_ins/_n0811_inv1 ));
  (* PK_HLUTNM = "___XLNM___266___wr_arbiter_ins/Mmux_wr_arb_roundrobin[2]_unitw_7_req_Mux_109_o11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \wr_arbiter_ins/_n0811_inv_SW0 
       (.I0(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .I1(\^idt_ins/idt_req ),
        .I2(\^unitw_1_ins/unitw_1_req ),
        .O(N132));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEFEE4544)) 
    \wr_arbiter_ins/_n0819_inv1 
       (.I0(\^wr_arbiter_ins/_n0819_inv1 ),
        .I1(\^messages_ins/wrbuffer_msg_req ),
        .I2(\^messages_ins/msg_holdwrite ),
        .I3(\^wr_arbiter_ins/wr_arb_other_req ),
        .I4(\^axi4_send_dma_ins/sendbuf_done ),
        .O(\wr_arbiter_ins/_n0819_inv ));
  (* PK_HLUTNM = "___XLNM___234___wr_arbiter_ins/_n0819_inv11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_arbiter_ins/_n0819_inv11 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\^wr_arbiter_ins/_n0819_inv1 ));
  (* PK_HLUTNM = "___XLNM___356___wr_arbiter_ins/_n0827_inv1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wr_arbiter_ins/_n0827_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/_n0827_inv ));
  (* PK_HLUTNM = "___XLNM___526___wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_arbiter_ins/_n08301 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\^axi4_send_dma_ins/sendbuf_rden ),
        .O(\wr_arbiter_ins/_n0830 ));
  (* PK_HLUTNM = "___XLNM___358___wr_arbiter_ins/_n0840_inv1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wr_arbiter_ins/_n0840_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/_n0840_inv ));
  (* PK_HLUTNM = "___XLNM___265___wr_arbiter_ins/_n0882_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h41)) 
    \wr_arbiter_ins/_n0882_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/_n0882_inv ));
  (* PK_HLUTNM = "___XLNM___164___wr_arbiter_ins/_n0948_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4101)) 
    \wr_arbiter_ins/_n0898_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\^axi4_send_dma_ins/sendbuf_done ),
        .O(\wr_arbiter_ins/_n0898_inv ));
  (* PK_HLUTNM = "___XLNM___357___wr_arbiter_ins/_n0928_inv1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wr_arbiter_ins/_n0928_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .O(\wr_arbiter_ins/_n0928_inv ));
  (* PK_HLUTNM = "___XLNM___164___wr_arbiter_ins/_n0948_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h1101)) 
    \wr_arbiter_ins/_n0948_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\^axi4_send_dma_ins/sendbuf_done ),
        .O(\wr_arbiter_ins/_n0948_inv ));
  (* PK_HLUTNM = "___XLNM___263___wr_arbiter_ins/_n0389_inv1_01" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h41)) 
    \wr_arbiter_ins/_n0982_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .O(\wr_arbiter_ins/_n0982_inv ));
  (* PK_HLUTNM = "___XLNM___160___wr_arbiter_ins/_n1056_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4101)) 
    \wr_arbiter_ins/_n1002_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [1]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\^axi4_send_dma_ins/sendbuf_done ),
        .O(\wr_arbiter_ins/_n1002_inv ));
  (* PK_HLUTNM = "___XLNM___256___wr_arbiter_ins/_n1036_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h41)) 
    \wr_arbiter_ins/_n1036_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .O(\wr_arbiter_ins/_n1036_inv ));
  (* PK_HLUTNM = "___XLNM___160___wr_arbiter_ins/_n1056_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4101)) 
    \wr_arbiter_ins/_n1056_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [0]),
        .I1(\wr_arbiter_ins/wr_arb_state [1]),
        .I2(\wr_arbiter_ins/wr_arb_state [2]),
        .I3(\^axi4_send_dma_ins/sendbuf_done ),
        .O(\wr_arbiter_ins/_n1056_inv ));
  (* PK_HLUTNM = "___XLNM___256___wr_arbiter_ins/_n1036_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h81)) 
    \wr_arbiter_ins/_n1090_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .O(\wr_arbiter_ins/_n1090_inv ));
  (* PK_HLUTNM = "___XLNM___265___wr_arbiter_ins/_n0882_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8101)) 
    \wr_arbiter_ins/_n1110_inv1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\wr_arbiter_ins/wr_arb_state [0]),
        .I2(\wr_arbiter_ins/wr_arb_state [1]),
        .I3(\^axi4_send_dma_ins/sendbuf_done ),
        .O(\wr_arbiter_ins/_n1110_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/idt_busy 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0840_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [1]),
        .Q(\^wr_arbiter_ins/idt_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/idt_rden 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0840_inv ),
        .D(\wr_arbiter_ins/_n0830 ),
        .Q(\^wr_arbiter_ins/idt_rden ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_0 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [0]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [1]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_2 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [2]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_3 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [3]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_4 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [4]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_5 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [5]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_6 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [6]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_7 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [7]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_bufno_8 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_bufno[9]_wide_mux_60_OUT [8]),
        .Q(\wr_arbiter_ins/sendbuf_bufno [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_channel_0 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT [0]),
        .Q(\wr_arbiter_ins/sendbuf_channel [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_channel_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT [1]),
        .Q(\wr_arbiter_ins/sendbuf_channel [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_channel_2 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_channel[10]_wide_mux_62_OUT [2]),
        .Q(\wr_arbiter_ins/sendbuf_channel [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_0 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [0]),
        .Q(\wr_arbiter_ins/sendbuf_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [1]),
        .Q(\wr_arbiter_ins/sendbuf_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_10 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [10]),
        .Q(\wr_arbiter_ins/sendbuf_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_11 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [11]),
        .Q(\wr_arbiter_ins/sendbuf_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_12 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [12]),
        .Q(\wr_arbiter_ins/sendbuf_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_13 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [13]),
        .Q(\wr_arbiter_ins/sendbuf_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_14 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [14]),
        .Q(\wr_arbiter_ins/sendbuf_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_15 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [15]),
        .Q(\wr_arbiter_ins/sendbuf_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_16 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [16]),
        .Q(\wr_arbiter_ins/sendbuf_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_17 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [17]),
        .Q(\wr_arbiter_ins/sendbuf_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_18 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [18]),
        .Q(\wr_arbiter_ins/sendbuf_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_19 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [19]),
        .Q(\wr_arbiter_ins/sendbuf_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_2 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [2]),
        .Q(\wr_arbiter_ins/sendbuf_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_20 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [20]),
        .Q(\wr_arbiter_ins/sendbuf_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_21 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [21]),
        .Q(\wr_arbiter_ins/sendbuf_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_22 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [22]),
        .Q(\wr_arbiter_ins/sendbuf_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_23 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [23]),
        .Q(\wr_arbiter_ins/sendbuf_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_24 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [24]),
        .Q(\wr_arbiter_ins/sendbuf_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_25 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [25]),
        .Q(\wr_arbiter_ins/sendbuf_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_26 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [26]),
        .Q(\wr_arbiter_ins/sendbuf_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_27 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [27]),
        .Q(\wr_arbiter_ins/sendbuf_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_28 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [28]),
        .Q(\wr_arbiter_ins/sendbuf_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_29 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [29]),
        .Q(\wr_arbiter_ins/sendbuf_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_3 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [3]),
        .Q(\wr_arbiter_ins/sendbuf_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_30 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [30]),
        .Q(\wr_arbiter_ins/sendbuf_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_31 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [31]),
        .Q(\wr_arbiter_ins/sendbuf_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_4 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [4]),
        .Q(\wr_arbiter_ins/sendbuf_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_5 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [5]),
        .Q(\wr_arbiter_ins/sendbuf_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_6 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [6]),
        .Q(\wr_arbiter_ins/sendbuf_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_7 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [7]),
        .Q(\wr_arbiter_ins/sendbuf_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_8 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [8]),
        .Q(\wr_arbiter_ins/sendbuf_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_data_9 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0759_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_GND_2_o_wide_mux_68_OUT [9]),
        .Q(\wr_arbiter_ins/sendbuf_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_0 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [0]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [1]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_10 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [10]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_11 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [11]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_12 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [12]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_13 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [13]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_14 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [14]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_2 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [2]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_3 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [3]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_4 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [4]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_5 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [5]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_6 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [6]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_7 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [7]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_8 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [8]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_end_offset_9 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_end_offset[14]_wide_mux_66_OUT [9]),
        .Q(\wr_arbiter_ins/sendbuf_end_offset [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_flushanyhow 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_flushanyhow_Mux_64_o ),
        .Q(\^wr_arbiter_ins/sendbuf_flushanyhow ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_flushonly 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_flushonly_Mux_63_o ),
        .Q(\^wr_arbiter_ins/sendbuf_flushonly ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_format_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_format[1]_wide_mux_67_OUT ),
        .Q(\wr_arbiter_ins/sendbuf_format ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_nodata 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\wr_arbiter_ins/wr_arb_state[2]_unitw_7_nodata_Mux_69_o ),
        .Q(\^wr_arbiter_ins/sendbuf_nodata ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_0 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [0]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [1]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_2 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [2]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_3 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [3]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_4 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [4]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_5 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [5]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_6 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [6]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_report_bufno_7 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_report_bufno[8]_wide_mux_61_OUT [7]),
        .Q(\wr_arbiter_ins/sendbuf_report_bufno [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_req 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^wr_arbiter_ins/sendbuf_req_glue_set ),
        .Q(\^wr_arbiter_ins/sendbuf_req ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFF044444440)) 
    \wr_arbiter_ins/sendbuf_req_glue_set 
       (.I0(\^axi4_send_dma_ins/sendbuf_accepted ),
        .I1(\^wr_arbiter_ins/sendbuf_req ),
        .I2(\wr_arbiter_ins/wr_arb_state [0]),
        .I3(\wr_arbiter_ins/wr_arb_state [1]),
        .I4(\wr_arbiter_ins/wr_arb_state [2]),
        .I5(\^wr_arbiter_ins/wr_arb_first ),
        .O(\^wr_arbiter_ins/sendbuf_req_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_0 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [0]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [1]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_10 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [10]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_11 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [11]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_12 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [12]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_13 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [13]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_14 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [14]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_2 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [2]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_3 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [3]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_4 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [4]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_5 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [5]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_6 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [6]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_7 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [7]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_8 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [8]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/sendbuf_start_offset_9 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0446_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_start_offset[14]_wide_mux_65_OUT [9]),
        .Q(\wr_arbiter_ins/sendbuf_start_offset [9]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_1_busy 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0882_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [1]),
        .Q(\^wr_arbiter_ins/unitw_1_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_1_done 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0898_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [1]),
        .Q(\^wr_arbiter_ins/unitw_1_done ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_1_rden 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0882_inv ),
        .D(\wr_arbiter_ins/_n0830 ),
        .Q(\^wr_arbiter_ins/unitw_1_rden ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_3_busy 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0928_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_3_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_3_done 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0948_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_3_done ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_3_rden 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0928_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o ),
        .Q(\^wr_arbiter_ins/unitw_3_rden ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_5_busy 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0982_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_5_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_5_done 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n1002_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_5_done ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_5_rden 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0982_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o ),
        .Q(\^wr_arbiter_ins/unitw_5_rden ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_6_busy 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n1036_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_6_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_6_done 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n1056_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_6_done ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_6_rden 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n1036_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o ),
        .Q(\^wr_arbiter_ins/unitw_6_rden ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_7_busy 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n1090_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_7_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_7_done 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n1110_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [2]),
        .Q(\^wr_arbiter_ins/unitw_7_done ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/unitw_7_rden 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n1090_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o ),
        .Q(\^wr_arbiter_ins/unitw_7_rden ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_first 
       (.C(bus_clk_w),
        .CE(bus_rst_n_w),
        .D(\wr_arbiter_ins/GND_2_o_GND_2_o_equal_2_o ),
        .Q(\^wr_arbiter_ins/wr_arb_first ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_granted_0 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/_n0811_inv ),
        .D(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .Q(\wr_arbiter_ins/wr_arb_granted [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_granted_1 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/_n0811_inv ),
        .D(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .Q(\wr_arbiter_ins/wr_arb_granted [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_granted_2 
       (.C(bus_clk_w),
        .CE(\^wr_arbiter_ins/_n0811_inv ),
        .D(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .Q(\wr_arbiter_ins/wr_arb_granted [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_other_req 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0774_inv ),
        .D(\wr_arbiter_ins/wr_arb_roundrobin[2]_unitw_7_req_Mux_109_o ),
        .Q(\^wr_arbiter_ins/wr_arb_other_req ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_roundrobin_0 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\wr_arbiter_ins/wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT [0]),
        .Q(\wr_arbiter_ins/wr_arb_roundrobin [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \wr_arbiter_ins/wr_arb_roundrobin_1 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\wr_arbiter_ins/wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT [1]),
        .Q(\wr_arbiter_ins/wr_arb_roundrobin [1]),
        .S(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_roundrobin_2 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\wr_arbiter_ins/wr_arb_roundrobin[2]_GND_2_o_wide_mux_111_OUT [2]),
        .Q(\wr_arbiter_ins/wr_arb_roundrobin [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* PK_HLUTNM = "___XLNM___526___wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o1 
       (.I0(\wr_arbiter_ins/wr_arb_state [2]),
        .I1(\^axi4_send_dma_ins/sendbuf_rden ),
        .O(\wr_arbiter_ins/wr_arb_state[2]_sendbuf_rden_Mux_70_o ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_state_0 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0819_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT [0]),
        .Q(\wr_arbiter_ins/wr_arb_state [0]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_state_1 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0819_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT [1]),
        .Q(\wr_arbiter_ins/wr_arb_state [1]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wr_arb_state_2 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0819_inv ),
        .D(\wr_arbiter_ins/wr_arb_state[2]_wr_arb_state[2]_wide_mux_73_OUT [2]),
        .Q(\wr_arbiter_ins/wr_arb_state [2]),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wrbuffer_msg_busy 
       (.C(bus_clk_w),
        .CE(\wr_arbiter_ins/_n0827_inv ),
        .D(\wr_arbiter_ins/wr_arb_state [0]),
        .Q(\^wr_arbiter_ins/wrbuffer_msg_busy ),
        .R(\axi4_acp_tx_bridge_ins/bus_rst_n_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_arbiter_ins/wrbuffer_msg_rden 
       (.C(bus_clk_w),
        .CE(1'b1),
        .D(\^axi4_send_dma_ins/sendbuf_rden ),
        .Q(\^wr_arbiter_ins/wrbuffer_msg_rden ),
        .R(\wr_arbiter_ins/_n0389_inv1_0 ));
endmodule

module xillybus_ip
   (xillybus_bus_rst_n,
    S_AXI_ARESETN,
    S_AXI_ACLK);
  output xillybus_bus_rst_n;
  input S_AXI_ARESETN;
  input S_AXI_ACLK;

  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire rst_sync;
  wire xillybus_bus_rst_n;

  FDRE #(
    .INIT(1'b0)) 
    rst_sync_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(S_AXI_ARESETN),
        .Q(rst_sync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    xillybus_bus_rst_n_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rst_sync),
        .Q(xillybus_bus_rst_n),
        .R(1'b0));
endmodule

(* BUS_INFO = "32:OUTPUT:user_addr[31:0]" *) (* NLW_MACRO_ALIAS = "xillybus_lite_xillybus_lite" *) (* NLW_MACRO_TAG = "0" *) 
(* NLW_UNIQUE_ID = "0" *) (* SHREG_EXTRACT_NGC = "YES" *) (* SHREG_MIN_SIZE = "-1" *) 
(* TYPE = "xillybus_lite" *) 
module xillybus_lite
   (S_AXI_ACLK,
    S_AXI_ARESETN,
    S_AXI_AWVALID,
    S_AXI_WVALID,
    S_AXI_BREADY,
    S_AXI_ARVALID,
    S_AXI_RREADY,
    user_irq,
    S_AXI_ARREADY,
    S_AXI_RVALID,
    S_AXI_WREADY,
    S_AXI_BVALID,
    S_AXI_AWREADY,
    host_interrupt,
    user_clk,
    user_wren,
    user_rden,
    S_AXI_AWADDR,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_ARADDR,
    user_rd_data,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_BRESP,
    user_wstrb,
    user_wr_data,
    user_addr);
  input S_AXI_ACLK;
  input S_AXI_ARESETN;
  input S_AXI_AWVALID;
  input S_AXI_WVALID;
  input S_AXI_BREADY;
  input S_AXI_ARVALID;
  input S_AXI_RREADY;
  input user_irq;
  output S_AXI_ARREADY;
  output S_AXI_RVALID;
  output S_AXI_WREADY;
  output S_AXI_BVALID;
  output S_AXI_AWREADY;
  output host_interrupt;
  output user_clk;
  output user_wren;
  output user_rden;
  input [31:0]S_AXI_AWADDR;
  input [31:0]S_AXI_WDATA;
  input [3:0]S_AXI_WSTRB;
  input [31:0]S_AXI_ARADDR;
  input [31:0]user_rd_data;
  output [31:0]S_AXI_RDATA;
  output [1:0]S_AXI_RRESP;
  output [1:0]S_AXI_BRESP;
  output [3:0]user_wstrb;
  output [31:0]user_wr_data;
  output [31:0]user_addr;

  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARESETN_inv;
  wire S_AXI_ARREADY;
  wire \^S_AXI_ARREADY_rstpot ;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire \^S_AXI_AWREADY_rstpot ;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]\^S_AXI_BRESP ;
  wire S_AXI_BVALID;
  wire \^S_AXI_BVALID_rstpot ;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire \^S_AXI_RVALID_rstpot ;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire \^S_AXI_WREADY_rstpot ;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire _n0126;
  wire _n0143;
  wire _n0150;
  wire _n01501_cepot;
  wire _n0158_inv;
  wire host_interrupt;
  wire [31:0]pre_user_addr;
  wire \^pre_user_addr_0_dpot1 ;
  wire \^pre_user_addr_10_dpot1 ;
  wire \^pre_user_addr_11_dpot1 ;
  wire \^pre_user_addr_12_dpot1 ;
  wire \^pre_user_addr_13_dpot1 ;
  wire \^pre_user_addr_14_dpot1 ;
  wire \^pre_user_addr_15_dpot1 ;
  wire \^pre_user_addr_16_dpot1 ;
  wire \^pre_user_addr_17_dpot1 ;
  wire \^pre_user_addr_18_dpot1 ;
  wire \^pre_user_addr_19_dpot1 ;
  wire \^pre_user_addr_1_dpot1 ;
  wire \^pre_user_addr_20_dpot1 ;
  wire \^pre_user_addr_21_dpot1 ;
  wire \^pre_user_addr_22_dpot1 ;
  wire \^pre_user_addr_23_dpot1 ;
  wire \^pre_user_addr_24_dpot1 ;
  wire \^pre_user_addr_25_dpot1 ;
  wire \^pre_user_addr_26_dpot1 ;
  wire \^pre_user_addr_27_dpot1 ;
  wire \^pre_user_addr_28_dpot1 ;
  wire \^pre_user_addr_29_dpot1 ;
  wire \^pre_user_addr_2_dpot1 ;
  wire \^pre_user_addr_30_dpot1 ;
  wire \^pre_user_addr_31_dpot1 ;
  wire \^pre_user_addr_3_dpot1 ;
  wire \^pre_user_addr_4_dpot1 ;
  wire \^pre_user_addr_5_dpot1 ;
  wire \^pre_user_addr_6_dpot1 ;
  wire \^pre_user_addr_7_dpot1 ;
  wire \^pre_user_addr_8_dpot1 ;
  wire \^pre_user_addr_9_dpot1 ;
  wire \^pre_user_wren ;
  wire \^pre_user_wren_1 ;
  wire \^pre_user_wren_glue_set ;
  wire [3:0]pre_user_wstrb;
  wire \^pre_user_wstrb_0_dpot ;
  wire \^pre_user_wstrb_1_dpot ;
  wire \^pre_user_wstrb_2_dpot ;
  wire \^pre_user_wstrb_3_dpot ;
  wire [31:0]\rd_state[1]_pre_user_addr[31]_mux_14_OUT ;
  wire \^rd_state_FSM_FFd1 ;
  wire \rd_state_FSM_FFd1-In ;
  wire \^rd_state_FSM_FFd2 ;
  wire \rd_state_FSM_FFd2-In ;
  wire [31:0]user_addr;
  wire user_clk;
  wire [31:0]user_rd_data;
  wire user_rden;
  wire \^user_rden_rstpot ;
  wire [31:0]user_wr_data;
  wire \^user_wr_data_0_dpot ;
  wire \^user_wr_data_10_dpot ;
  wire \^user_wr_data_11_dpot ;
  wire \^user_wr_data_12_dpot ;
  wire \^user_wr_data_13_dpot ;
  wire \^user_wr_data_14_dpot ;
  wire \^user_wr_data_15_dpot ;
  wire \^user_wr_data_16_dpot ;
  wire \^user_wr_data_17_dpot ;
  wire \^user_wr_data_18_dpot ;
  wire \^user_wr_data_19_dpot ;
  wire \^user_wr_data_1_dpot ;
  wire \^user_wr_data_20_dpot ;
  wire \^user_wr_data_21_dpot ;
  wire \^user_wr_data_22_dpot ;
  wire \^user_wr_data_23_dpot ;
  wire \^user_wr_data_24_dpot ;
  wire \^user_wr_data_25_dpot ;
  wire \^user_wr_data_26_dpot ;
  wire \^user_wr_data_27_dpot ;
  wire \^user_wr_data_28_dpot ;
  wire \^user_wr_data_29_dpot ;
  wire \^user_wr_data_2_dpot ;
  wire \^user_wr_data_30_dpot ;
  wire \^user_wr_data_31_dpot ;
  wire \^user_wr_data_3_dpot ;
  wire \^user_wr_data_4_dpot ;
  wire \^user_wr_data_5_dpot ;
  wire \^user_wr_data_6_dpot ;
  wire \^user_wr_data_7_dpot ;
  wire \^user_wr_data_8_dpot ;
  wire \^user_wr_data_9_dpot ;
  wire user_wren;
  wire \^user_wren_rstpot ;
  wire [3:0]user_wstrb;
  wire \^user_wstrb_0_rstpot ;
  wire \^user_wstrb_1_rstpot ;
  wire \^user_wstrb_2_rstpot ;
  wire \^user_wstrb_3_rstpot ;
  wire \^wr_state_FSM_FFd1 ;
  wire \wr_state_FSM_FFd1-In ;
  wire \^wr_state_FSM_FFd2 ;
  wire \wr_state_FSM_FFd2-In ;

  assign S_AXI_BRESP[1] = \^S_AXI_BRESP [0];
  assign S_AXI_BRESP[0] = \^S_AXI_BRESP [0];
  assign S_AXI_RRESP[1] = \^S_AXI_BRESP [0];
  assign S_AXI_RRESP[0] = \^S_AXI_BRESP [0];
  assign host_interrupt = user_irq;
  assign user_clk = S_AXI_ACLK;
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT101 
       (.I0(S_AXI_ARADDR[18]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[18]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [18]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT11 
       (.I0(S_AXI_ARADDR[0]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[0]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT111 
       (.I0(S_AXI_ARADDR[19]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[19]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [19]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT121 
       (.I0(S_AXI_ARADDR[1]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[1]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT131 
       (.I0(S_AXI_ARADDR[20]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[20]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [20]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT141 
       (.I0(S_AXI_ARADDR[21]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[21]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [21]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT151 
       (.I0(S_AXI_ARADDR[22]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[22]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [22]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT161 
       (.I0(S_AXI_ARADDR[23]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[23]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [23]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT171 
       (.I0(S_AXI_ARADDR[24]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[24]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [24]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT181 
       (.I0(S_AXI_ARADDR[25]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[25]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [25]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT191 
       (.I0(S_AXI_ARADDR[26]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[26]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [26]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT201 
       (.I0(S_AXI_ARADDR[27]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[27]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [27]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT21 
       (.I0(S_AXI_ARADDR[10]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[10]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [10]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT211 
       (.I0(S_AXI_ARADDR[28]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[28]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [28]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT221 
       (.I0(S_AXI_ARADDR[29]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[29]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [29]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT231 
       (.I0(S_AXI_ARADDR[2]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[2]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT241 
       (.I0(S_AXI_ARADDR[30]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[30]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [30]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT251 
       (.I0(S_AXI_ARADDR[31]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[31]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [31]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT261 
       (.I0(S_AXI_ARADDR[3]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[3]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT271 
       (.I0(S_AXI_ARADDR[4]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[4]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT281 
       (.I0(S_AXI_ARADDR[5]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[5]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT291 
       (.I0(S_AXI_ARADDR[6]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[6]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT301 
       (.I0(S_AXI_ARADDR[7]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[7]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT31 
       (.I0(S_AXI_ARADDR[11]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[11]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [11]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT311 
       (.I0(S_AXI_ARADDR[8]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[8]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT321 
       (.I0(S_AXI_ARADDR[9]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[9]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT41 
       (.I0(S_AXI_ARADDR[12]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[12]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [12]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT51 
       (.I0(S_AXI_ARADDR[13]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[13]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [13]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT61 
       (.I0(S_AXI_ARADDR[14]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[14]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT71 
       (.I0(S_AXI_ARADDR[15]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[15]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [15]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT81 
       (.I0(S_AXI_ARADDR[16]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[16]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [16]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hB8AAF0AAF0AAF0AA)) 
    \Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT91 
       (.I0(S_AXI_ARADDR[17]),
        .I1(S_AXI_ARVALID),
        .I2(pre_user_addr[17]),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0126),
        .O(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [17]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    S_AXI_ARESETN_inv1_INV_0
       (.I0(S_AXI_ARESETN),
        .O(S_AXI_ARESETN_inv));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_ARREADY_RnM
       (.C(user_clk),
        .CE(1'b1),
        .D(\^S_AXI_ARREADY_rstpot ),
        .Q(S_AXI_ARREADY),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___0___rd_state_FSM_FFd2-In1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hE1F1)) 
    S_AXI_ARREADY_rstpot
       (.I0(\^rd_state_FSM_FFd2 ),
        .I1(\^rd_state_FSM_FFd1 ),
        .I2(S_AXI_ARREADY),
        .I3(S_AXI_ARVALID),
        .O(\^S_AXI_ARREADY_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_AWREADY_RnM
       (.C(user_clk),
        .CE(1'b1),
        .D(\^S_AXI_AWREADY_rstpot ),
        .Q(S_AXI_AWREADY),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___2___wr_state_FSM_FFd2-In1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hE1F1)) 
    S_AXI_AWREADY_rstpot
       (.I0(\^wr_state_FSM_FFd2 ),
        .I1(\^wr_state_FSM_FFd1 ),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_AWVALID),
        .O(\^S_AXI_AWREADY_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_BVALID_RnM
       (.C(user_clk),
        .CE(1'b1),
        .D(\^S_AXI_BVALID_rstpot ),
        .Q(S_AXI_BVALID),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___1___wr_state_FSM_FFd1-In1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAA20EE20)) 
    S_AXI_BVALID_rstpot
       (.I0(\^wr_state_FSM_FFd2 ),
        .I1(\^wr_state_FSM_FFd1 ),
        .I2(S_AXI_WVALID),
        .I3(S_AXI_BVALID),
        .I4(S_AXI_BREADY),
        .O(\^S_AXI_BVALID_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_0
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[0]),
        .Q(S_AXI_RDATA[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_1
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[1]),
        .Q(S_AXI_RDATA[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_10
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[10]),
        .Q(S_AXI_RDATA[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_11
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[11]),
        .Q(S_AXI_RDATA[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_12
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[12]),
        .Q(S_AXI_RDATA[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_13
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[13]),
        .Q(S_AXI_RDATA[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_14
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[14]),
        .Q(S_AXI_RDATA[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_15
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[15]),
        .Q(S_AXI_RDATA[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_16
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[16]),
        .Q(S_AXI_RDATA[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_17
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[17]),
        .Q(S_AXI_RDATA[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_18
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[18]),
        .Q(S_AXI_RDATA[18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_19
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[19]),
        .Q(S_AXI_RDATA[19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_2
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[2]),
        .Q(S_AXI_RDATA[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_20
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[20]),
        .Q(S_AXI_RDATA[20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_21
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[21]),
        .Q(S_AXI_RDATA[21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_22
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[22]),
        .Q(S_AXI_RDATA[22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_23
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[23]),
        .Q(S_AXI_RDATA[23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_24
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[24]),
        .Q(S_AXI_RDATA[24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_25
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[25]),
        .Q(S_AXI_RDATA[25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_26
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[26]),
        .Q(S_AXI_RDATA[26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_27
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[27]),
        .Q(S_AXI_RDATA[27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_28
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[28]),
        .Q(S_AXI_RDATA[28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_29
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[29]),
        .Q(S_AXI_RDATA[29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_3
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[3]),
        .Q(S_AXI_RDATA[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_30
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[30]),
        .Q(S_AXI_RDATA[30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_31
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[31]),
        .Q(S_AXI_RDATA[31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_4
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[4]),
        .Q(S_AXI_RDATA[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_5
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[5]),
        .Q(S_AXI_RDATA[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_6
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[6]),
        .Q(S_AXI_RDATA[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_7
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[7]),
        .Q(S_AXI_RDATA[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_8
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[8]),
        .Q(S_AXI_RDATA[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RDATA_9
       (.C(user_clk),
        .CE(_n0143),
        .D(user_rd_data[9]),
        .Q(S_AXI_RDATA[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_RVALID_RnM
       (.C(user_clk),
        .CE(1'b1),
        .D(\^S_AXI_RVALID_rstpot ),
        .Q(S_AXI_RVALID),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___3___rd_state_FSM_FFd1-In1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h5D88)) 
    S_AXI_RVALID_rstpot
       (.I0(\^rd_state_FSM_FFd2 ),
        .I1(S_AXI_RVALID),
        .I2(S_AXI_RREADY),
        .I3(\^rd_state_FSM_FFd1 ),
        .O(\^S_AXI_RVALID_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_WREADY_RnM
       (.C(user_clk),
        .CE(1'b1),
        .D(\^S_AXI_WREADY_rstpot ),
        .Q(S_AXI_WREADY),
        .R(S_AXI_ARESETN_inv));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAA3BAA08AA08AA08)) 
    S_AXI_WREADY_rstpot
       (.I0(S_AXI_WREADY),
        .I1(\^wr_state_FSM_FFd2 ),
        .I2(S_AXI_WVALID),
        .I3(\^wr_state_FSM_FFd1 ),
        .I4(S_AXI_AWREADY),
        .I5(S_AXI_AWVALID),
        .O(\^S_AXI_WREADY_rstpot ));
  (* XSTLIB *) 
  GND XST_GND
       (.G(\^S_AXI_BRESP [0]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h1)) 
    _n01261
       (.I0(\^rd_state_FSM_FFd1 ),
        .I1(\^rd_state_FSM_FFd2 ),
        .O(_n0126));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h2)) 
    _n01431
       (.I0(\^rd_state_FSM_FFd1 ),
        .I1(\^rd_state_FSM_FFd2 ),
        .O(_n0143));
  (* PK_HLUTNM = "___XLNM___4____n01501" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h20)) 
    _n01501
       (.I0(S_AXI_WVALID),
        .I1(\^wr_state_FSM_FFd1 ),
        .I2(\^wr_state_FSM_FFd2 ),
        .O(_n0150));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    _n01501_cepot_INV_0
       (.I0(\^wr_state_FSM_FFd1 ),
        .O(_n01501_cepot));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hCCCECCCC)) 
    _n0158_inv1
       (.I0(S_AXI_ARVALID),
        .I1(\^pre_user_wren_1 ),
        .I2(\^rd_state_FSM_FFd2 ),
        .I3(\^rd_state_FSM_FFd1 ),
        .I4(S_AXI_ARREADY),
        .O(_n0158_inv));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_0
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_0_dpot1 ),
        .Q(pre_user_addr[0]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_0_dpot1
       (.I0(pre_user_addr[0]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[0]),
        .O(\^pre_user_addr_0_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_1
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_1_dpot1 ),
        .Q(pre_user_addr[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_10
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_10_dpot1 ),
        .Q(pre_user_addr[10]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_10_dpot1
       (.I0(pre_user_addr[10]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[10]),
        .O(\^pre_user_addr_10_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_11
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_11_dpot1 ),
        .Q(pre_user_addr[11]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_11_dpot1
       (.I0(pre_user_addr[11]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[11]),
        .O(\^pre_user_addr_11_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_12
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_12_dpot1 ),
        .Q(pre_user_addr[12]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_12_dpot1
       (.I0(pre_user_addr[12]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[12]),
        .O(\^pre_user_addr_12_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_13
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_13_dpot1 ),
        .Q(pre_user_addr[13]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_13_dpot1
       (.I0(pre_user_addr[13]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[13]),
        .O(\^pre_user_addr_13_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_14
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_14_dpot1 ),
        .Q(pre_user_addr[14]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_14_dpot1
       (.I0(pre_user_addr[14]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[14]),
        .O(\^pre_user_addr_14_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_15
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_15_dpot1 ),
        .Q(pre_user_addr[15]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_15_dpot1
       (.I0(pre_user_addr[15]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[15]),
        .O(\^pre_user_addr_15_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_16
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_16_dpot1 ),
        .Q(pre_user_addr[16]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_16_dpot1
       (.I0(pre_user_addr[16]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[16]),
        .O(\^pre_user_addr_16_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_17
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_17_dpot1 ),
        .Q(pre_user_addr[17]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_17_dpot1
       (.I0(pre_user_addr[17]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[17]),
        .O(\^pre_user_addr_17_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_18
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_18_dpot1 ),
        .Q(pre_user_addr[18]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_18_dpot1
       (.I0(pre_user_addr[18]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[18]),
        .O(\^pre_user_addr_18_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_19
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_19_dpot1 ),
        .Q(pre_user_addr[19]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_19_dpot1
       (.I0(pre_user_addr[19]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[19]),
        .O(\^pre_user_addr_19_dpot1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_1_dpot1
       (.I0(pre_user_addr[1]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[1]),
        .O(\^pre_user_addr_1_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_2
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_2_dpot1 ),
        .Q(pre_user_addr[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_20
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_20_dpot1 ),
        .Q(pre_user_addr[20]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_20_dpot1
       (.I0(pre_user_addr[20]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[20]),
        .O(\^pre_user_addr_20_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_21
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_21_dpot1 ),
        .Q(pre_user_addr[21]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_21_dpot1
       (.I0(pre_user_addr[21]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[21]),
        .O(\^pre_user_addr_21_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_22
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_22_dpot1 ),
        .Q(pre_user_addr[22]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_22_dpot1
       (.I0(pre_user_addr[22]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[22]),
        .O(\^pre_user_addr_22_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_23
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_23_dpot1 ),
        .Q(pre_user_addr[23]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_23_dpot1
       (.I0(pre_user_addr[23]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[23]),
        .O(\^pre_user_addr_23_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_24
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_24_dpot1 ),
        .Q(pre_user_addr[24]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_24_dpot1
       (.I0(pre_user_addr[24]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[24]),
        .O(\^pre_user_addr_24_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_25
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_25_dpot1 ),
        .Q(pre_user_addr[25]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_25_dpot1
       (.I0(pre_user_addr[25]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[25]),
        .O(\^pre_user_addr_25_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_26
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_26_dpot1 ),
        .Q(pre_user_addr[26]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_26_dpot1
       (.I0(pre_user_addr[26]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[26]),
        .O(\^pre_user_addr_26_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_27
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_27_dpot1 ),
        .Q(pre_user_addr[27]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_27_dpot1
       (.I0(pre_user_addr[27]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[27]),
        .O(\^pre_user_addr_27_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_28
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_28_dpot1 ),
        .Q(pre_user_addr[28]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_28_dpot1
       (.I0(pre_user_addr[28]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[28]),
        .O(\^pre_user_addr_28_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_29
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_29_dpot1 ),
        .Q(pre_user_addr[29]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_29_dpot1
       (.I0(pre_user_addr[29]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[29]),
        .O(\^pre_user_addr_29_dpot1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_2_dpot1
       (.I0(pre_user_addr[2]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[2]),
        .O(\^pre_user_addr_2_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_3
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_3_dpot1 ),
        .Q(pre_user_addr[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_30
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_30_dpot1 ),
        .Q(pre_user_addr[30]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_30_dpot1
       (.I0(pre_user_addr[30]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[30]),
        .O(\^pre_user_addr_30_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_31
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_31_dpot1 ),
        .Q(pre_user_addr[31]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_31_dpot1
       (.I0(pre_user_addr[31]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[31]),
        .O(\^pre_user_addr_31_dpot1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_3_dpot1
       (.I0(pre_user_addr[3]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[3]),
        .O(\^pre_user_addr_3_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_4
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_4_dpot1 ),
        .Q(pre_user_addr[4]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_4_dpot1
       (.I0(pre_user_addr[4]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[4]),
        .O(\^pre_user_addr_4_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_5
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_5_dpot1 ),
        .Q(pre_user_addr[5]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_5_dpot1
       (.I0(pre_user_addr[5]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[5]),
        .O(\^pre_user_addr_5_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_6
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_6_dpot1 ),
        .Q(pre_user_addr[6]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_6_dpot1
       (.I0(pre_user_addr[6]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[6]),
        .O(\^pre_user_addr_6_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_7
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_7_dpot1 ),
        .Q(pre_user_addr[7]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_7_dpot1
       (.I0(pre_user_addr[7]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[7]),
        .O(\^pre_user_addr_7_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_8
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_8_dpot1 ),
        .Q(pre_user_addr[8]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_8_dpot1
       (.I0(pre_user_addr[8]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[8]),
        .O(\^pre_user_addr_8_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_addr_9
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_addr_9_dpot1 ),
        .Q(pre_user_addr[9]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    pre_user_addr_9_dpot1
       (.I0(pre_user_addr[9]),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(\^wr_state_FSM_FFd2 ),
        .I4(S_AXI_AWADDR[9]),
        .O(\^pre_user_addr_9_dpot1 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_wren
       (.C(user_clk),
        .CE(1'b1),
        .D(\^pre_user_wren_glue_set ),
        .Q(\^pre_user_wren ),
        .R(S_AXI_ARESETN_inv));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_wren_1
       (.C(user_clk),
        .CE(1'b1),
        .D(\^pre_user_wren_glue_set ),
        .Q(\^pre_user_wren_1 ),
        .R(S_AXI_ARESETN_inv));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    pre_user_wren_glue_set
       (.I0(S_AXI_ARVALID),
        .I1(\^rd_state_FSM_FFd2 ),
        .I2(\^rd_state_FSM_FFd1 ),
        .I3(\^pre_user_wren ),
        .I4(S_AXI_ARREADY),
        .I5(_n0150),
        .O(\^pre_user_wren_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_wstrb_0
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_wstrb_0_dpot ),
        .Q(pre_user_wstrb[0]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    pre_user_wstrb_0_dpot
       (.I0(pre_user_wstrb[0]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WSTRB[0]),
        .O(\^pre_user_wstrb_0_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_wstrb_1
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_wstrb_1_dpot ),
        .Q(pre_user_wstrb[1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    pre_user_wstrb_1_dpot
       (.I0(pre_user_wstrb[1]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WSTRB[1]),
        .O(\^pre_user_wstrb_1_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_wstrb_2
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_wstrb_2_dpot ),
        .Q(pre_user_wstrb[2]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    pre_user_wstrb_2_dpot
       (.I0(pre_user_wstrb[2]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WSTRB[2]),
        .O(\^pre_user_wstrb_2_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    pre_user_wstrb_3
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^pre_user_wstrb_3_dpot ),
        .Q(pre_user_wstrb[3]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    pre_user_wstrb_3_dpot
       (.I0(pre_user_wstrb[3]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WSTRB[3]),
        .O(\^pre_user_wstrb_3_dpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_state_FSM_FFd1
       (.C(user_clk),
        .CE(1'b1),
        .D(\rd_state_FSM_FFd1-In ),
        .Q(\^rd_state_FSM_FFd1 ),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___3___rd_state_FSM_FFd1-In1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \rd_state_FSM_FFd1-In1 
       (.I0(\^rd_state_FSM_FFd2 ),
        .I1(\^rd_state_FSM_FFd1 ),
        .I2(S_AXI_RREADY),
        .O(\rd_state_FSM_FFd1-In ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_state_FSM_FFd2
       (.C(user_clk),
        .CE(1'b1),
        .D(\rd_state_FSM_FFd2-In ),
        .Q(\^rd_state_FSM_FFd2 ),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___0___rd_state_FSM_FFd2-In1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h5444DCCC)) 
    \rd_state_FSM_FFd2-In1 
       (.I0(\^rd_state_FSM_FFd2 ),
        .I1(\^rd_state_FSM_FFd1 ),
        .I2(S_AXI_ARREADY),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_RREADY),
        .O(\rd_state_FSM_FFd2-In ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_0
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [0]),
        .Q(user_addr[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_1
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [1]),
        .Q(user_addr[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_10
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [10]),
        .Q(user_addr[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_11
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [11]),
        .Q(user_addr[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_12
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [12]),
        .Q(user_addr[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_13
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [13]),
        .Q(user_addr[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_14
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [14]),
        .Q(user_addr[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_15
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [15]),
        .Q(user_addr[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_16
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [16]),
        .Q(user_addr[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_17
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [17]),
        .Q(user_addr[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_18
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [18]),
        .Q(user_addr[18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_19
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [19]),
        .Q(user_addr[19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_2
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [2]),
        .Q(user_addr[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_20
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [20]),
        .Q(user_addr[20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_21
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [21]),
        .Q(user_addr[21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_22
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [22]),
        .Q(user_addr[22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_23
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [23]),
        .Q(user_addr[23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_24
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [24]),
        .Q(user_addr[24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_25
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [25]),
        .Q(user_addr[25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_26
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [26]),
        .Q(user_addr[26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_27
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [27]),
        .Q(user_addr[27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_28
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [28]),
        .Q(user_addr[28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_29
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [29]),
        .Q(user_addr[29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_3
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [3]),
        .Q(user_addr[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_30
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [30]),
        .Q(user_addr[30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_31
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [31]),
        .Q(user_addr[31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_4
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [4]),
        .Q(user_addr[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_5
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [5]),
        .Q(user_addr[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_6
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [6]),
        .Q(user_addr[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_7
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [7]),
        .Q(user_addr[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_8
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [8]),
        .Q(user_addr[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_addr_9
       (.C(user_clk),
        .CE(_n0158_inv),
        .D(\rd_state[1]_pre_user_addr[31]_mux_14_OUT [9]),
        .Q(user_addr[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_rden_RnM
       (.C(user_clk),
        .CE(1'b1),
        .D(\^user_rden_rstpot ),
        .Q(user_rden),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h0008)) 
    user_rden_rstpot
       (.I0(S_AXI_ARREADY),
        .I1(S_AXI_ARVALID),
        .I2(\^rd_state_FSM_FFd1 ),
        .I3(\^rd_state_FSM_FFd2 ),
        .O(\^user_rden_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_0
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_0_dpot ),
        .Q(user_wr_data[0]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_0_dpot
       (.I0(user_wr_data[0]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[0]),
        .O(\^user_wr_data_0_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_1
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_1_dpot ),
        .Q(user_wr_data[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_10
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_10_dpot ),
        .Q(user_wr_data[10]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_10_dpot
       (.I0(user_wr_data[10]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[10]),
        .O(\^user_wr_data_10_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_11
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_11_dpot ),
        .Q(user_wr_data[11]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_11_dpot
       (.I0(user_wr_data[11]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[11]),
        .O(\^user_wr_data_11_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_12
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_12_dpot ),
        .Q(user_wr_data[12]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_12_dpot
       (.I0(user_wr_data[12]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[12]),
        .O(\^user_wr_data_12_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_13
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_13_dpot ),
        .Q(user_wr_data[13]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_13_dpot
       (.I0(user_wr_data[13]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[13]),
        .O(\^user_wr_data_13_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_14
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_14_dpot ),
        .Q(user_wr_data[14]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_14_dpot
       (.I0(user_wr_data[14]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[14]),
        .O(\^user_wr_data_14_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_15
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_15_dpot ),
        .Q(user_wr_data[15]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_15_dpot
       (.I0(user_wr_data[15]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[15]),
        .O(\^user_wr_data_15_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_16
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_16_dpot ),
        .Q(user_wr_data[16]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_16_dpot
       (.I0(user_wr_data[16]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[16]),
        .O(\^user_wr_data_16_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_17
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_17_dpot ),
        .Q(user_wr_data[17]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_17_dpot
       (.I0(user_wr_data[17]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[17]),
        .O(\^user_wr_data_17_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_18
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_18_dpot ),
        .Q(user_wr_data[18]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_18_dpot
       (.I0(user_wr_data[18]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[18]),
        .O(\^user_wr_data_18_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_19
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_19_dpot ),
        .Q(user_wr_data[19]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_19_dpot
       (.I0(user_wr_data[19]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[19]),
        .O(\^user_wr_data_19_dpot ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_1_dpot
       (.I0(user_wr_data[1]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[1]),
        .O(\^user_wr_data_1_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_2
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_2_dpot ),
        .Q(user_wr_data[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_20
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_20_dpot ),
        .Q(user_wr_data[20]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_20_dpot
       (.I0(user_wr_data[20]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[20]),
        .O(\^user_wr_data_20_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_21
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_21_dpot ),
        .Q(user_wr_data[21]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_21_dpot
       (.I0(user_wr_data[21]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[21]),
        .O(\^user_wr_data_21_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_22
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_22_dpot ),
        .Q(user_wr_data[22]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_22_dpot
       (.I0(user_wr_data[22]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[22]),
        .O(\^user_wr_data_22_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_23
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_23_dpot ),
        .Q(user_wr_data[23]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_23_dpot
       (.I0(user_wr_data[23]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[23]),
        .O(\^user_wr_data_23_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_24
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_24_dpot ),
        .Q(user_wr_data[24]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_24_dpot
       (.I0(user_wr_data[24]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[24]),
        .O(\^user_wr_data_24_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_25
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_25_dpot ),
        .Q(user_wr_data[25]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_25_dpot
       (.I0(user_wr_data[25]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[25]),
        .O(\^user_wr_data_25_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_26
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_26_dpot ),
        .Q(user_wr_data[26]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_26_dpot
       (.I0(user_wr_data[26]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[26]),
        .O(\^user_wr_data_26_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_27
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_27_dpot ),
        .Q(user_wr_data[27]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_27_dpot
       (.I0(user_wr_data[27]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[27]),
        .O(\^user_wr_data_27_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_28
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_28_dpot ),
        .Q(user_wr_data[28]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_28_dpot
       (.I0(user_wr_data[28]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[28]),
        .O(\^user_wr_data_28_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_29
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_29_dpot ),
        .Q(user_wr_data[29]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_29_dpot
       (.I0(user_wr_data[29]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[29]),
        .O(\^user_wr_data_29_dpot ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_2_dpot
       (.I0(user_wr_data[2]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[2]),
        .O(\^user_wr_data_2_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_3
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_3_dpot ),
        .Q(user_wr_data[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_30
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_30_dpot ),
        .Q(user_wr_data[30]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_30_dpot
       (.I0(user_wr_data[30]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[30]),
        .O(\^user_wr_data_30_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_31
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_31_dpot ),
        .Q(user_wr_data[31]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___4____n01501" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_31_dpot
       (.I0(user_wr_data[31]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[31]),
        .O(\^user_wr_data_31_dpot ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_3_dpot
       (.I0(user_wr_data[3]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[3]),
        .O(\^user_wr_data_3_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_4
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_4_dpot ),
        .Q(user_wr_data[4]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_4_dpot
       (.I0(user_wr_data[4]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[4]),
        .O(\^user_wr_data_4_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_5
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_5_dpot ),
        .Q(user_wr_data[5]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_5_dpot
       (.I0(user_wr_data[5]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[5]),
        .O(\^user_wr_data_5_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_6
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_6_dpot ),
        .Q(user_wr_data[6]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_6_dpot
       (.I0(user_wr_data[6]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[6]),
        .O(\^user_wr_data_6_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_7
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_7_dpot ),
        .Q(user_wr_data[7]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_7_dpot
       (.I0(user_wr_data[7]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[7]),
        .O(\^user_wr_data_7_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_8
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_8_dpot ),
        .Q(user_wr_data[8]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_8_dpot
       (.I0(user_wr_data[8]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[8]),
        .O(\^user_wr_data_8_dpot ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wr_data_9
       (.C(user_clk),
        .CE(_n01501_cepot),
        .D(\^user_wr_data_9_dpot ),
        .Q(user_wr_data[9]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    user_wr_data_9_dpot
       (.I0(user_wr_data[9]),
        .I1(S_AXI_WVALID),
        .I2(\^wr_state_FSM_FFd2 ),
        .I3(S_AXI_WDATA[9]),
        .O(\^user_wr_data_9_dpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wren_RnM
       (.C(user_clk),
        .CE(1'b1),
        .D(\^user_wren_rstpot ),
        .Q(user_wren),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    user_wren_rstpot
       (.I0(S_AXI_ARESETN),
        .I1(\^pre_user_wren ),
        .I2(\^rd_state_FSM_FFd1 ),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARVALID),
        .I5(\^rd_state_FSM_FFd2 ),
        .O(\^user_wren_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wstrb_0
       (.C(user_clk),
        .CE(1'b1),
        .D(\^user_wstrb_0_rstpot ),
        .Q(user_wstrb[0]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    user_wstrb_0_rstpot
       (.I0(\^pre_user_wren ),
        .I1(pre_user_wstrb[0]),
        .I2(\^rd_state_FSM_FFd2 ),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARREADY),
        .I5(\^rd_state_FSM_FFd1 ),
        .O(\^user_wstrb_0_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wstrb_1
       (.C(user_clk),
        .CE(1'b1),
        .D(\^user_wstrb_1_rstpot ),
        .Q(user_wstrb[1]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    user_wstrb_1_rstpot
       (.I0(\^pre_user_wren ),
        .I1(pre_user_wstrb[1]),
        .I2(\^rd_state_FSM_FFd2 ),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARREADY),
        .I5(\^rd_state_FSM_FFd1 ),
        .O(\^user_wstrb_1_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wstrb_2
       (.C(user_clk),
        .CE(1'b1),
        .D(\^user_wstrb_2_rstpot ),
        .Q(user_wstrb[2]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    user_wstrb_2_rstpot
       (.I0(\^pre_user_wren ),
        .I1(pre_user_wstrb[2]),
        .I2(\^rd_state_FSM_FFd2 ),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARREADY),
        .I5(\^rd_state_FSM_FFd1 ),
        .O(\^user_wstrb_2_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    user_wstrb_3
       (.C(user_clk),
        .CE(1'b1),
        .D(\^user_wstrb_3_rstpot ),
        .Q(user_wstrb[3]),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    user_wstrb_3_rstpot
       (.I0(\^pre_user_wren ),
        .I1(pre_user_wstrb[3]),
        .I2(\^rd_state_FSM_FFd2 ),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARREADY),
        .I5(\^rd_state_FSM_FFd1 ),
        .O(\^user_wstrb_3_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_state_FSM_FFd1
       (.C(user_clk),
        .CE(1'b1),
        .D(\wr_state_FSM_FFd1-In ),
        .Q(\^wr_state_FSM_FFd1 ),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___1___wr_state_FSM_FFd1-In1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \wr_state_FSM_FFd1-In1 
       (.I0(\^wr_state_FSM_FFd2 ),
        .I1(S_AXI_WVALID),
        .I2(S_AXI_BREADY),
        .I3(\^wr_state_FSM_FFd1 ),
        .O(\wr_state_FSM_FFd1-In ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_state_FSM_FFd2
       (.C(user_clk),
        .CE(1'b1),
        .D(\wr_state_FSM_FFd2-In ),
        .Q(\^wr_state_FSM_FFd2 ),
        .R(S_AXI_ARESETN_inv));
  (* PK_HLUTNM = "___XLNM___2___wr_state_FSM_FFd2-In1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h0040AAEA)) 
    \wr_state_FSM_FFd2-In1 
       (.I0(\^wr_state_FSM_FFd2 ),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_AWVALID),
        .I3(\^wr_state_FSM_FFd1 ),
        .I4(S_AXI_WVALID),
        .O(\wr_state_FSM_FFd2-In ));
endmodule

module xillyvga
   (S_AXI_ARREADY,
    S_AXI_AWREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_WREADY,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arlen,
    m_axi_arprot,
    m_axi_arsize,
    m_axi_arvalid,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awlen,
    m_axi_awprot,
    m_axi_awsize,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_rready,
    m_axi_wdata,
    m_axi_wlast,
    m_axi_wstrb,
    m_axi_wvalid,
    vga_clk,
    vga_blue,
    vga_green,
    vga_hsync,
    vga_red,
    vga_de,
    vga_vsync,
    S_AXI_ACLK,
    S_AXI_ARADDR,
    S_AXI_ARESETN,
    S_AXI_ARVALID,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_BREADY,
    S_AXI_RREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    clk_in,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_arready,
    m_axi_awready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rdata,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_wready);
  output S_AXI_ARREADY;
  output S_AXI_AWREADY;
  output [1:0]S_AXI_BRESP;
  output S_AXI_BVALID;
  output [31:0]S_AXI_RDATA;
  output [1:0]S_AXI_RRESP;
  output S_AXI_RVALID;
  output S_AXI_WREADY;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [3:0]m_axi_arlen;
  output [2:0]m_axi_arprot;
  output [2:0]m_axi_arsize;
  output m_axi_arvalid;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [3:0]m_axi_awlen;
  output [2:0]m_axi_awprot;
  output [2:0]m_axi_awsize;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_rready;
  output [31:0]m_axi_wdata;
  output m_axi_wlast;
  output [3:0]m_axi_wstrb;
  output m_axi_wvalid;
  output vga_clk;
  output [7:0]vga_blue;
  output [7:0]vga_green;
  output vga_hsync;
  output [7:0]vga_red;
  output vga_de;
  output vga_vsync;
  input S_AXI_ACLK;
  input [31:0]S_AXI_ARADDR;
  input S_AXI_ARESETN;
  input S_AXI_ARVALID;
  input [31:0]S_AXI_AWADDR;
  input S_AXI_AWVALID;
  input S_AXI_BREADY;
  input S_AXI_RREADY;
  input [31:0]S_AXI_WDATA;
  input [3:0]S_AXI_WSTRB;
  input S_AXI_WVALID;
  input clk_in;
  input m_axi_aclk;
  input m_axi_aresetn;
  input m_axi_arready;
  input m_axi_awready;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input m_axi_rlast;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input m_axi_wready;

  wire S_AXI_ACLK;
  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire clk_in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire m_axi_aresetn;
  wire [3:0]m_axi_arlen;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [3:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [7:0]vga_blue;
  wire vga_clk;
  wire vga_de;
  wire [7:0]vga_green;
  wire vga_hsync;
  wire [7:0]vga_red;
  wire vga_vsync;

  xillyvga_core xillyvga_core_ins
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BRESP(S_AXI_BRESP),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RRESP(S_AXI_RRESP),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WSTRB(S_AXI_WSTRB),
        .S_AXI_WVALID(S_AXI_WVALID),
        .clk_in(clk_in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_aresetn(m_axi_aresetn),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .vga_blue(vga_blue),
        .vga_clk(vga_clk),
        .vga_de(vga_de),
        .vga_green(vga_green),
        .vga_hsync(vga_hsync),
        .vga_red(vga_red),
        .vga_vsync(vga_vsync));
endmodule

(* BUS_INFO = "8:OUTPUT:vga_blue[7:0]" *) (* NLW_MACRO_ALIAS = "xillyvga_core_xillyvga_core" *) (* NLW_MACRO_TAG = "0" *) 
(* NLW_UNIQUE_ID = "0" *) (* SHREG_EXTRACT_NGC = "YES" *) (* SHREG_MIN_SIZE = "-1" *) 
(* TYPE = "xillyvga_core" *) 
module xillyvga_core
   (S_AXI_ACLK,
    S_AXI_ARESETN,
    S_AXI_AWVALID,
    S_AXI_WVALID,
    S_AXI_BREADY,
    S_AXI_ARVALID,
    S_AXI_RREADY,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_arready,
    m_axi_rvalid,
    m_axi_rlast,
    m_axi_awready,
    m_axi_wready,
    m_axi_bvalid,
    clk_in,
    S_AXI_ARREADY,
    S_AXI_RVALID,
    S_AXI_WREADY,
    S_AXI_BVALID,
    S_AXI_AWREADY,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_wlast,
    m_axi_bready,
    vga_clk,
    vga_hsync,
    vga_vsync,
    vga_de,
    S_AXI_AWADDR,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_ARADDR,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_bresp,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_BRESP,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wdata,
    m_axi_wstrb,
    vga_red,
    vga_green,
    vga_blue);
  input S_AXI_ACLK;
  input S_AXI_ARESETN;
  input S_AXI_AWVALID;
  input S_AXI_WVALID;
  input S_AXI_BREADY;
  input S_AXI_ARVALID;
  input S_AXI_RREADY;
  input m_axi_aclk;
  input m_axi_aresetn;
  input m_axi_arready;
  input m_axi_rvalid;
  input m_axi_rlast;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_bvalid;
  input clk_in;
  output S_AXI_ARREADY;
  output S_AXI_RVALID;
  output S_AXI_WREADY;
  output S_AXI_BVALID;
  output S_AXI_AWREADY;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_wlast;
  output m_axi_bready;
  output vga_clk;
  output vga_hsync;
  output vga_vsync;
  output vga_de;
  input [31:0]S_AXI_AWADDR;
  input [31:0]S_AXI_WDATA;
  input [3:0]S_AXI_WSTRB;
  input [31:0]S_AXI_ARADDR;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;
  output [31:0]S_AXI_RDATA;
  output [1:0]S_AXI_RRESP;
  output [1:0]S_AXI_BRESP;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [7:0]vga_red;
  output [7:0]vga_green;
  output [7:0]vga_blue;

  wire N11;
  wire N15;
  wire N17;
  wire N19;
  wire N23;
  wire N25;
  wire N27;
  wire N29;
  wire N31;
  wire N33;
  wire N35;
  wire N37;
  wire N39;
  wire N41;
  wire N43;
  wire N45;
  wire N47;
  wire N49;
  wire N51;
  wire N53;
  wire N55;
  wire N57;
  wire N59;
  wire N61;
  wire N63;
  wire N65;
  wire N67;
  wire N69;
  wire N7;
  wire N71;
  wire N73;
  wire N75;
  wire N77;
  wire N79;
  wire N81;
  wire N83;
  wire N85;
  wire N87;
  wire N89;
  wire N91;
  wire N93;
  wire N95;
  wire N97;
  wire [9:0]Result;
  wire \Result[1]1 ;
  wire \Result[2]1 ;
  wire \Result[3]1 ;
  wire \Result[4]1 ;
  wire \Result[5]1 ;
  wire \Result[6]1 ;
  wire \Result[7]1 ;
  wire \Result[8]1 ;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_RREADY;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WVALID;
  wire \axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ;
  wire [0:0]\axi_read_dma_ins/Maccum_outstanding_req_lut ;
  wire [30:6]\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[10]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[11]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[12]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[13]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[14]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[15]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[16]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[17]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[18]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[19]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[20]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[21]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[22]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[23]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[24]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[25]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[26]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[27]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[28]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[29]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[7]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[8]_rt ;
  wire \^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[9]_rt ;
  wire [6:6]\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_lut ;
  wire [22:0]\axi_read_dma_ins/Mcount_left_to_read_cy ;
  wire \^axi_read_dma_ins/Mcount_left_to_read_cy[0]_rt ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_0 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_1 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_10 ;
  wire \^axi_read_dma_ins/Mcount_left_to_read_eqn_11 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_12 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_13 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_14 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_15 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_16 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_17 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_18 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_19 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_2 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_20 ;
  wire \^axi_read_dma_ins/Mcount_left_to_read_eqn_21 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_22 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_23 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_3 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_4 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_5 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_6 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_7 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_8 ;
  wire \axi_read_dma_ins/Mcount_left_to_read_eqn_9 ;
  wire [23:1]\axi_read_dma_ins/Mcount_left_to_read_lut ;
  wire [0:0]\axi_read_dma_ins/Msub__n0096_cy ;
  wire [23:0]\axi_read_dma_ins/Result ;
  wire \axi_read_dma_ins/Result[1]1 ;
  wire \axi_read_dma_ins/Result[2]1 ;
  wire \axi_read_dma_ins/Result[3]1 ;
  wire \axi_read_dma_ins/_n0104_inv ;
  wire \axi_read_dma_ins/ar_cycle ;
  wire [32:0]\axi_read_dma_ins/fifo_wr_data ;
  wire \^axi_read_dma_ins/fifo_wr_en ;
  wire \^axi_read_dma_ins/fifo_wr_en_rstpot ;
  wire \^axi_read_dma_ins/first ;
  wire \^axi_read_dma_ins/first_glue_set ;
  wire [23:0]\axi_read_dma_ins/left_to_read ;
  wire [31:6]\axi_read_dma_ins/m_axi_araddr ;
  wire [31:6]\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT ;
  wire [31:6]\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT ;
  wire [0:0]\axi_read_dma_ins/m_axi_aresetn_vga_ctrl_reg ;
  wire \^axi_read_dma_ins/m_axi_arvalid ;
  wire \^axi_read_dma_ins/m_axi_arvalid_glue_set ;
  wire \^axi_read_dma_ins/m_axi_rready ;
  wire \^axi_read_dma_ins/n0010 ;
  wire [23:23]\axi_read_dma_ins/n0010 ;
  wire \^axi_read_dma_ins/n0010[23]1 ;
  wire \^axi_read_dma_ins/n0010[23]2 ;
  wire \^axi_read_dma_ins/n0010[23]3 ;
  wire [3:0]\axi_read_dma_ins/outstanding_req ;
  wire \^axi_read_dma_ins/pre_reset ;
  wire \^axi_read_dma_ins/this_reset ;
  wire \^axi_slave_ins/S_AXI_ARREADY ;
  wire \^axi_slave_ins/S_AXI_ARREADY_rstpot ;
  wire \^axi_slave_ins/S_AXI_AWREADY ;
  wire \^axi_slave_ins/S_AXI_AWREADY_rstpot ;
  wire \axi_slave_ins/_n0083_inv_0 ;
  wire \axi_slave_ins/_n0112_inv ;
  wire \axi_slave_ins/_n0116_inv ;
  wire \^axi_slave_ins/rd_state_FSM_FFd1 ;
  wire \axi_slave_ins/rd_state_FSM_FFd1-In ;
  wire \^axi_slave_ins/rd_state_FSM_FFd2 ;
  wire \axi_slave_ins/rd_state_FSM_FFd2-In ;
  wire [3:0]\axi_slave_ins/reg_rd_addr ;
  wire \^axi_slave_ins/reg_wen ;
  wire [3:0]\axi_slave_ins/reg_wr_addr ;
  wire [31:0]\axi_slave_ins/reg_wr_data ;
  wire \^axi_slave_ins/wr_state_FSM_FFd1 ;
  wire \axi_slave_ins/wr_state_FSM_FFd1-In ;
  wire \^axi_slave_ins/wr_state_FSM_FFd2 ;
  wire \axi_slave_ins/wr_state_FSM_FFd2-In ;
  wire clk_in;
  wire fifo_almost_full_w;
  wire fifo_empty_w;
  wire [32:0]fifo_rd_data_w;
  wire fifo_rd_en_w;
  wire m_axi_aclk;
  wire [3:0]\^m_axi_arcache ;
  wire m_axi_aresetn;
  wire m_axi_arready;
  wire m_axi_bready;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire reg_reset_w;
  wire \registers_ins/_n0144_inv ;
  wire \registers_ins/_n0150_inv ;
  wire \registers_ins/_n0156_inv ;
  wire \registers_ins/_n0162_inv ;
  wire \registers_ins/_n0168_inv ;
  wire \registers_ins/_n0174_inv ;
  wire \registers_ins/_n0180_inv ;
  wire \registers_ins/_n0186_inv ;
  wire \registers_ins/_n0190_inv ;
  wire \registers_ins/_n0194_inv ;
  wire \registers_ins/_n0198_inv ;
  wire [31:0]\registers_ins/buf_addr_reg ;
  wire [31:0]\registers_ins/h_data_start_reg ;
  wire [31:0]\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT ;
  wire [31:0]\registers_ins/h_data_stop_reg ;
  wire [10:10]\registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT ;
  wire [31:0]\registers_ins/h_sync_start_reg ;
  wire [4:3]\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT ;
  wire [31:0]\registers_ins/h_sync_stop_reg ;
  wire [8:5]\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT ;
  wire \^registers_ins/mux10_6_f7 ;
  wire \^registers_ins/mux10_7 ;
  wire \^registers_ins/mux10_8 ;
  wire \^registers_ins/mux11_6_f7 ;
  wire \^registers_ins/mux11_7 ;
  wire \^registers_ins/mux11_8 ;
  wire \^registers_ins/mux12_6_f7 ;
  wire \^registers_ins/mux12_7 ;
  wire \^registers_ins/mux12_8 ;
  wire \^registers_ins/mux13_6_f7 ;
  wire \^registers_ins/mux13_7 ;
  wire \^registers_ins/mux13_8 ;
  wire \^registers_ins/mux14_6_f7 ;
  wire \^registers_ins/mux14_7 ;
  wire \^registers_ins/mux14_8 ;
  wire \^registers_ins/mux15_6_f7 ;
  wire \^registers_ins/mux15_7 ;
  wire \^registers_ins/mux15_8 ;
  wire \^registers_ins/mux16_6_f7 ;
  wire \^registers_ins/mux16_7 ;
  wire \^registers_ins/mux16_8 ;
  wire \^registers_ins/mux17_6_f7 ;
  wire \^registers_ins/mux17_7 ;
  wire \^registers_ins/mux17_8 ;
  wire \^registers_ins/mux18_6_f7 ;
  wire \^registers_ins/mux18_7 ;
  wire \^registers_ins/mux18_8 ;
  wire \^registers_ins/mux19_6_f7 ;
  wire \^registers_ins/mux19_7 ;
  wire \^registers_ins/mux19_8 ;
  wire \^registers_ins/mux1_6_f7 ;
  wire \^registers_ins/mux1_7 ;
  wire \^registers_ins/mux1_8 ;
  wire \^registers_ins/mux20_6_f7 ;
  wire \^registers_ins/mux20_7 ;
  wire \^registers_ins/mux20_8 ;
  wire \^registers_ins/mux21_6_f7 ;
  wire \^registers_ins/mux21_7 ;
  wire \^registers_ins/mux21_8 ;
  wire \^registers_ins/mux22_6_f7 ;
  wire \^registers_ins/mux22_7 ;
  wire \^registers_ins/mux22_8 ;
  wire \^registers_ins/mux23_6_f7 ;
  wire \^registers_ins/mux23_7 ;
  wire \^registers_ins/mux23_8 ;
  wire \^registers_ins/mux24_6_f7 ;
  wire \^registers_ins/mux24_7 ;
  wire \^registers_ins/mux24_8 ;
  wire \^registers_ins/mux25_6_f7 ;
  wire \^registers_ins/mux25_7 ;
  wire \^registers_ins/mux25_8 ;
  wire \^registers_ins/mux26_6_f7 ;
  wire \^registers_ins/mux26_7 ;
  wire \^registers_ins/mux26_8 ;
  wire \^registers_ins/mux27_6_f7 ;
  wire \^registers_ins/mux27_7 ;
  wire \^registers_ins/mux27_8 ;
  wire \^registers_ins/mux28_6_f7 ;
  wire \^registers_ins/mux28_7 ;
  wire \^registers_ins/mux28_8 ;
  wire \^registers_ins/mux29_6_f7 ;
  wire \^registers_ins/mux29_7 ;
  wire \^registers_ins/mux29_8 ;
  wire \^registers_ins/mux2_6_f7 ;
  wire \^registers_ins/mux2_7 ;
  wire \^registers_ins/mux2_8 ;
  wire \^registers_ins/mux30_6_f7 ;
  wire \^registers_ins/mux30_7 ;
  wire \^registers_ins/mux30_8 ;
  wire \^registers_ins/mux31_6_f7 ;
  wire \^registers_ins/mux31_7 ;
  wire \^registers_ins/mux31_8 ;
  wire \^registers_ins/mux3_6_f7 ;
  wire \^registers_ins/mux3_7 ;
  wire \^registers_ins/mux3_8 ;
  wire \^registers_ins/mux4_6_f7 ;
  wire \^registers_ins/mux4_7 ;
  wire \^registers_ins/mux4_8 ;
  wire \^registers_ins/mux5_6_f7 ;
  wire \^registers_ins/mux5_7 ;
  wire \^registers_ins/mux5_8 ;
  wire \^registers_ins/mux6_6_f7 ;
  wire \^registers_ins/mux6_7 ;
  wire \^registers_ins/mux6_8 ;
  wire \^registers_ins/mux7_6_f7 ;
  wire \^registers_ins/mux7_7 ;
  wire \^registers_ins/mux7_8 ;
  wire \^registers_ins/mux8_6_f7 ;
  wire \^registers_ins/mux8_7 ;
  wire \^registers_ins/mux8_8 ;
  wire \^registers_ins/mux9_6_f7 ;
  wire \^registers_ins/mux9_7 ;
  wire \^registers_ins/mux9_8 ;
  wire \^registers_ins/mux_6_f7 ;
  wire \^registers_ins/mux_7 ;
  wire \^registers_ins/mux_8 ;
  wire [31:0]\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT ;
  wire [31:0]\registers_ins/rd_data ;
  wire [31:0]\registers_ins/reads_per_frame_reg ;
  wire [31:0]\registers_ins/v_data_start_reg ;
  wire [2:0]\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT ;
  wire [31:0]\registers_ins/v_data_stop_reg ;
  wire [9:9]\registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT ;
  wire [31:0]\registers_ins/v_sync_start_reg ;
  wire [31:0]\registers_ins/v_sync_stop_reg ;
  wire [1:1]\registers_ins/v_sync_stop_reg[31]_GND_32_o_mux_36_OUT ;
  wire [31:0]\registers_ins/vga_ctrl_reg ;
  wire \scan_ins/Mcount_hpos ;
  wire \scan_ins/Mcount_hpos1 ;
  wire \scan_ins/Mcount_hpos10 ;
  wire \scan_ins/Mcount_hpos11 ;
  wire \scan_ins/Mcount_hpos2 ;
  wire \scan_ins/Mcount_hpos3 ;
  wire \scan_ins/Mcount_hpos4 ;
  wire \scan_ins/Mcount_hpos5 ;
  wire \scan_ins/Mcount_hpos6 ;
  wire \scan_ins/Mcount_hpos7 ;
  wire \scan_ins/Mcount_hpos8 ;
  wire \scan_ins/Mcount_hpos9 ;
  wire [10:0]\scan_ins/Mcount_hpos_cy ;
  wire [11:0]\scan_ins/Mcount_hpos_lut ;
  wire \scan_ins/Mcount_vpos ;
  wire \scan_ins/Mcount_vpos1 ;
  wire \scan_ins/Mcount_vpos10 ;
  wire \scan_ins/Mcount_vpos11 ;
  wire \scan_ins/Mcount_vpos2 ;
  wire \scan_ins/Mcount_vpos3 ;
  wire \scan_ins/Mcount_vpos4 ;
  wire \scan_ins/Mcount_vpos5 ;
  wire \scan_ins/Mcount_vpos6 ;
  wire \scan_ins/Mcount_vpos7 ;
  wire \scan_ins/Mcount_vpos8 ;
  wire \scan_ins/Mcount_vpos9 ;
  wire [10:0]\scan_ins/Mcount_vpos_cy ;
  wire [11:0]\scan_ins/Mcount_vpos_lut ;
  wire \scan_ins/_n0254_inv ;
  wire \^scan_ins/blank ;
  wire \scan_ins/blank_rstpot ;
  wire [7:0]\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT ;
  wire [7:0]\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT ;
  wire [7:0]\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT ;
  wire \^scan_ins/fifo_rd_unheld ;
  wire \^scan_ins/fifo_rd_unheld_rstpot ;
  wire \^scan_ins/first_pixel ;
  wire [1:0]\scan_ins/first_pixel_d ;
  wire \^scan_ins/first_pixel_rstpot ;
  wire \^scan_ins/h_strobe ;
  wire \^scan_ins/hdata_en ;
  wire \^scan_ins/hdata_en_glue_ce ;
  wire \^scan_ins/hdata_en_glue_set ;
  wire [11:0]\scan_ins/hpos ;
  wire \scan_ins/hpos[11]_INV_47_o_inv ;
  wire \scan_ins/hpos[11]_INV_47_o_inv_inv ;
  wire \scan_ins/hpos[11]_INV_47_o_inv_inv12 ;
  wire \^scan_ins/hpos[11]_INV_47_o_inv_inv121 ;
  wire \^scan_ins/hpos[11]_INV_47_o_inv_inv122 ;
  wire \^scan_ins/hpos[11]_INV_47_o_inv_inv123 ;
  wire \scan_ins/hpos[11]_h_data_start_reg[11]13 ;
  wire \^scan_ins/hpos[11]_h_data_start_reg[11]131 ;
  wire \^scan_ins/hpos[11]_h_data_start_reg[11]132 ;
  wire \^scan_ins/hpos[11]_h_data_start_reg[11]133 ;
  wire \scan_ins/hpos[11]_h_data_stop_reg[11]12 ;
  wire \^scan_ins/hpos[11]_h_data_stop_reg[11]121 ;
  wire \^scan_ins/hpos[11]_h_data_stop_reg[11]122 ;
  wire \^scan_ins/hpos[11]_h_data_stop_reg[11]123 ;
  wire \scan_ins/hpos[11]_h_sync_start_reg[11]12 ;
  wire \^scan_ins/hpos[11]_h_sync_start_reg[11]121 ;
  wire \^scan_ins/hpos[11]_h_sync_start_reg[11]122 ;
  wire \^scan_ins/hpos[11]_h_sync_start_reg[11]123 ;
  wire \^scan_ins/hsync_pre ;
  wire [1:0]\scan_ins/hsync_pre_d ;
  wire [4:4]\scan_ins/hsync_pre_d[1]_vga_ctrl_reg ;
  wire \^scan_ins/hsync_pre_glue_set ;
  wire [2:0]\scan_ins/screensaver_on ;
  wire \^scan_ins/underrun ;
  wire \^scan_ins/underrun_d ;
  wire \^scan_ins/underrun_rstpot ;
  wire \^scan_ins/v_strobe ;
  wire \^scan_ins/v_strobe_rstpot ;
  wire \^scan_ins/vdata_en ;
  wire \^scan_ins/vdata_en_glue_ce ;
  wire \^scan_ins/vdata_en_glue_set ;
  wire [7:0]\scan_ins/vga_blue ;
  wire [2:2]\scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg ;
  wire \^scan_ins/vga_de ;
  wire \scan_ins/vga_de_rstpot ;
  wire [7:0]\scan_ins/vga_green ;
  wire \^scan_ins/vga_hsync ;
  wire [7:0]\scan_ins/vga_red ;
  wire \^scan_ins/vga_vsync ;
  wire [11:0]\scan_ins/vpos ;
  wire [11:11]\scan_ins/vpos[11]_v_data_start_reg ;
  wire \scan_ins/vpos[11]_v_data_start_reg[11]12 ;
  wire \^scan_ins/vpos[11]_v_data_start_reg[11]121 ;
  wire \^scan_ins/vpos[11]_v_data_start_reg[11]122 ;
  wire \^scan_ins/vpos[11]_v_data_start_reg[11]123 ;
  wire \scan_ins/vpos[11]_v_data_stop_reg[11]12 ;
  wire \^scan_ins/vpos[11]_v_data_stop_reg[11]121 ;
  wire \^scan_ins/vpos[11]_v_data_stop_reg[11]122 ;
  wire \^scan_ins/vpos[11]_v_data_stop_reg[11]123 ;
  wire \scan_ins/vpos[11]_v_sync_start_reg[11]12 ;
  wire \^scan_ins/vpos[11]_v_sync_start_reg[11]121 ;
  wire \^scan_ins/vpos[11]_v_sync_start_reg[11]122 ;
  wire \^scan_ins/vpos[11]_v_sync_start_reg[11]123 ;
  wire \scan_ins/vpos[11]_v_total[11]_inv ;
  wire \scan_ins/vpos[11]_v_total[11]_inv12 ;
  wire \^scan_ins/vpos[11]_v_total[11]_inv121 ;
  wire \^scan_ins/vpos[11]_v_total[11]_inv122 ;
  wire \^scan_ins/vpos[11]_v_total[11]_inv123 ;
  wire \scan_ins/vpos[11]_v_total[11]_inv_inv ;
  wire \^scan_ins/vsync_pre ;
  wire [1:0]\scan_ins/vsync_pre_d ;
  wire [5:5]\scan_ins/vsync_pre_d[1]_vga_ctrl_reg ;
  wire \^scan_ins/vsync_pre_glue_set ;
  wire [8:0]\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT ;
  wire [8:0]\screensaver_ins/Maccum_horigin_cy ;
  wire \^screensaver_ins/Maccum_horigin_cy[0]_rt ;
  wire [9:1]\screensaver_ins/Maccum_horigin_lut ;
  wire [5:5]\screensaver_ins/Madd_hcursor[8]_GND_11_o_add_6_OUT_cy ;
  wire \screensaver_ins/Mcount_vcursor ;
  wire \screensaver_ins/Mcount_vcursor1 ;
  wire \screensaver_ins/Mcount_vcursor2 ;
  wire \screensaver_ins/Mcount_vcursor3 ;
  wire \screensaver_ins/Mcount_vcursor4 ;
  wire \screensaver_ins/Mcount_vcursor5 ;
  wire \screensaver_ins/Mcount_vcursor6 ;
  wire [4:4]\screensaver_ins/Mcount_vcursor_cy ;
  wire [7:0]\screensaver_ins/Mcount_vorigin_cy ;
  wire \^screensaver_ins/Mcount_vorigin_cy[1]_rt ;
  wire \^screensaver_ins/Mcount_vorigin_cy[2]_rt ;
  wire \^screensaver_ins/Mcount_vorigin_cy[3]_rt ;
  wire \^screensaver_ins/Mcount_vorigin_cy[4]_rt ;
  wire \^screensaver_ins/Mcount_vorigin_cy[5]_rt ;
  wire \^screensaver_ins/Mcount_vorigin_cy[6]_rt ;
  wire \^screensaver_ins/Mcount_vorigin_cy[7]_rt ;
  wire [0:0]\screensaver_ins/Mcount_vorigin_lut ;
  wire \^screensaver_ins/Mcount_vorigin_xor[8]_rt ;
  wire \^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ;
  wire [7:6]\screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B ;
  wire \screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT ;
  wire \screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT1 ;
  wire \screensaver_ins/_n0115_inv ;
  wire \screensaver_ins/_n0118_inv ;
  wire \screensaver_ins/_n0122_inv ;
  wire [9:0]\screensaver_ins/hbase ;
  wire [9:0]\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT ;
  wire [8:0]\screensaver_ins/hcursor ;
  wire \screensaver_ins/hcursor[8]_reduce_or_30_o ;
  wire [9:1]\screensaver_ins/horigin ;
  wire \^screensaver_ins/ignore_ram ;
  wire [1:0]\screensaver_ins/pixel ;
  wire [1:0]\screensaver_ins/ram_out ;
  wire [6:0]\screensaver_ins/vcursor ;
  wire \screensaver_ins/vcursor[6]_reduce_and_12_o ;
  wire [8:0]\screensaver_ins/vorigin ;
  wire vga_clk;
  wire \vga_clk_ins/clk_fb ;
  wire \vga_clk_ins/clkout0 ;
  wire [7:0]\vga_clk_ins/debounce ;
  wire \vga_clk_ins/locked ;
  wire \^vga_clk_ins/locked_d ;
  wire \vga_clk_ins/locked_d_inv ;
  wire \^vga_clk_ins/vga_reset ;
  wire \vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o ;
  wire [3:0]\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_axi_read_dma_ins/Mcount_left_to_read_cy[20]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi_read_dma_ins/Mcount_left_to_read_cy[20]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_scan_ins/Mcount_hpos_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_scan_ins/Mcount_hpos_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_scan_ins/Mcount_vpos_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_scan_ins/Mcount_vpos_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [15:2]\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED ;
  wire [0:0]\NLW_screensaver_ins/Maccum_horigin_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_screensaver_ins/Mcount_vorigin_cy[0]_CARRY4_CO_UNCONNECTED ;
  wire [1:1]\NLW_screensaver_ins/Mcount_vorigin_cy[0]_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_S_UNCONNECTED ;
  wire \NLW_vga_clk_ins/vga_pll_CLKOUT1_UNCONNECTED ;
  wire \NLW_vga_clk_ins/vga_pll_CLKOUT2_UNCONNECTED ;
  wire \NLW_vga_clk_ins/vga_pll_CLKOUT3_UNCONNECTED ;
  wire \NLW_vga_clk_ins/vga_pll_CLKOUT4_UNCONNECTED ;
  wire \NLW_vga_clk_ins/vga_pll_CLKOUT5_UNCONNECTED ;
  wire \NLW_vga_clk_ins/vga_pll_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_vga_clk_ins/vga_pll_DO_UNCONNECTED ;
  wire \NLW_vga_fifo_wrapper_ins/vga_fifo_full_UNCONNECTED ;
  wire [35:24]\NLW_vga_fifo_wrapper_ins/vga_fifo_dout_UNCONNECTED ;

  assign S_AXI_ARREADY = \^axi_slave_ins/S_AXI_ARREADY ;
  assign S_AXI_AWREADY = \^axi_slave_ins/S_AXI_AWREADY ;
  assign S_AXI_BRESP[1] = m_axi_bready;
  assign S_AXI_BRESP[0] = m_axi_bready;
  assign S_AXI_BVALID = \^axi_slave_ins/wr_state_FSM_FFd1 ;
  assign S_AXI_RDATA[31:0] = \registers_ins/rd_data ;
  assign S_AXI_RRESP[1] = m_axi_bready;
  assign S_AXI_RRESP[0] = m_axi_bready;
  assign S_AXI_RVALID = \^axi_slave_ins/rd_state_FSM_FFd1 ;
  assign S_AXI_WREADY = \^axi_slave_ins/wr_state_FSM_FFd2 ;
  assign m_axi_araddr[31:6] = \axi_read_dma_ins/m_axi_araddr ;
  assign m_axi_araddr[5] = m_axi_bready;
  assign m_axi_araddr[4] = m_axi_bready;
  assign m_axi_araddr[3] = m_axi_bready;
  assign m_axi_araddr[2] = m_axi_bready;
  assign m_axi_araddr[1] = m_axi_bready;
  assign m_axi_araddr[0] = m_axi_bready;
  assign m_axi_arburst[1] = m_axi_bready;
  assign m_axi_arburst[0] = \^m_axi_arcache [1];
  assign m_axi_arcache[3] = m_axi_bready;
  assign m_axi_arcache[2] = m_axi_bready;
  assign m_axi_arcache[1] = \^m_axi_arcache [1];
  assign m_axi_arcache[0] = m_axi_bready;
  assign m_axi_arlen[3] = \^m_axi_arcache [1];
  assign m_axi_arlen[2] = \^m_axi_arcache [1];
  assign m_axi_arlen[1] = \^m_axi_arcache [1];
  assign m_axi_arlen[0] = \^m_axi_arcache [1];
  assign m_axi_arprot[2] = m_axi_bready;
  assign m_axi_arprot[1] = m_axi_bready;
  assign m_axi_arprot[0] = m_axi_bready;
  assign m_axi_arsize[2] = m_axi_bready;
  assign m_axi_arsize[1] = \^m_axi_arcache [1];
  assign m_axi_arsize[0] = m_axi_bready;
  assign m_axi_arvalid = \^axi_read_dma_ins/m_axi_arvalid ;
  assign m_axi_awaddr[31] = m_axi_bready;
  assign m_axi_awaddr[30] = m_axi_bready;
  assign m_axi_awaddr[29] = m_axi_bready;
  assign m_axi_awaddr[28] = m_axi_bready;
  assign m_axi_awaddr[27] = m_axi_bready;
  assign m_axi_awaddr[26] = m_axi_bready;
  assign m_axi_awaddr[25] = m_axi_bready;
  assign m_axi_awaddr[24] = m_axi_bready;
  assign m_axi_awaddr[23] = m_axi_bready;
  assign m_axi_awaddr[22] = m_axi_bready;
  assign m_axi_awaddr[21] = m_axi_bready;
  assign m_axi_awaddr[20] = m_axi_bready;
  assign m_axi_awaddr[19] = m_axi_bready;
  assign m_axi_awaddr[18] = m_axi_bready;
  assign m_axi_awaddr[17] = m_axi_bready;
  assign m_axi_awaddr[16] = m_axi_bready;
  assign m_axi_awaddr[15] = m_axi_bready;
  assign m_axi_awaddr[14] = m_axi_bready;
  assign m_axi_awaddr[13] = m_axi_bready;
  assign m_axi_awaddr[12] = m_axi_bready;
  assign m_axi_awaddr[11] = m_axi_bready;
  assign m_axi_awaddr[10] = m_axi_bready;
  assign m_axi_awaddr[9] = m_axi_bready;
  assign m_axi_awaddr[8] = m_axi_bready;
  assign m_axi_awaddr[7] = m_axi_bready;
  assign m_axi_awaddr[6] = m_axi_bready;
  assign m_axi_awaddr[5] = m_axi_bready;
  assign m_axi_awaddr[4] = m_axi_bready;
  assign m_axi_awaddr[3] = m_axi_bready;
  assign m_axi_awaddr[2] = m_axi_bready;
  assign m_axi_awaddr[1] = m_axi_bready;
  assign m_axi_awaddr[0] = m_axi_bready;
  assign m_axi_awburst[1] = m_axi_bready;
  assign m_axi_awburst[0] = m_axi_bready;
  assign m_axi_awcache[3] = m_axi_bready;
  assign m_axi_awcache[2] = m_axi_bready;
  assign m_axi_awcache[1] = m_axi_bready;
  assign m_axi_awcache[0] = m_axi_bready;
  assign m_axi_awlen[3] = m_axi_bready;
  assign m_axi_awlen[2] = m_axi_bready;
  assign m_axi_awlen[1] = m_axi_bready;
  assign m_axi_awlen[0] = m_axi_bready;
  assign m_axi_awprot[2] = m_axi_bready;
  assign m_axi_awprot[1] = m_axi_bready;
  assign m_axi_awprot[0] = m_axi_bready;
  assign m_axi_awsize[2] = m_axi_bready;
  assign m_axi_awsize[1] = m_axi_bready;
  assign m_axi_awsize[0] = m_axi_bready;
  assign m_axi_awvalid = m_axi_bready;
  assign m_axi_rready = \^axi_read_dma_ins/m_axi_rready ;
  assign m_axi_wdata[31] = m_axi_bready;
  assign m_axi_wdata[30] = m_axi_bready;
  assign m_axi_wdata[29] = m_axi_bready;
  assign m_axi_wdata[28] = m_axi_bready;
  assign m_axi_wdata[27] = m_axi_bready;
  assign m_axi_wdata[26] = m_axi_bready;
  assign m_axi_wdata[25] = m_axi_bready;
  assign m_axi_wdata[24] = m_axi_bready;
  assign m_axi_wdata[23] = m_axi_bready;
  assign m_axi_wdata[22] = m_axi_bready;
  assign m_axi_wdata[21] = m_axi_bready;
  assign m_axi_wdata[20] = m_axi_bready;
  assign m_axi_wdata[19] = m_axi_bready;
  assign m_axi_wdata[18] = m_axi_bready;
  assign m_axi_wdata[17] = m_axi_bready;
  assign m_axi_wdata[16] = m_axi_bready;
  assign m_axi_wdata[15] = m_axi_bready;
  assign m_axi_wdata[14] = m_axi_bready;
  assign m_axi_wdata[13] = m_axi_bready;
  assign m_axi_wdata[12] = m_axi_bready;
  assign m_axi_wdata[11] = m_axi_bready;
  assign m_axi_wdata[10] = m_axi_bready;
  assign m_axi_wdata[9] = m_axi_bready;
  assign m_axi_wdata[8] = m_axi_bready;
  assign m_axi_wdata[7] = m_axi_bready;
  assign m_axi_wdata[6] = m_axi_bready;
  assign m_axi_wdata[5] = m_axi_bready;
  assign m_axi_wdata[4] = m_axi_bready;
  assign m_axi_wdata[3] = m_axi_bready;
  assign m_axi_wdata[2] = m_axi_bready;
  assign m_axi_wdata[1] = m_axi_bready;
  assign m_axi_wdata[0] = m_axi_bready;
  assign m_axi_wlast = m_axi_bready;
  assign m_axi_wstrb[3] = m_axi_bready;
  assign m_axi_wstrb[2] = m_axi_bready;
  assign m_axi_wstrb[1] = m_axi_bready;
  assign m_axi_wstrb[0] = m_axi_bready;
  assign m_axi_wvalid = m_axi_bready;
  assign vga_blue[7:0] = \scan_ins/vga_blue ;
  assign vga_de = \^scan_ins/vga_de ;
  assign vga_green[7:0] = \scan_ins/vga_green ;
  assign vga_hsync = \^scan_ins/vga_hsync ;
  assign vga_red[7:0] = \scan_ins/vga_red ;
  assign vga_vsync = \^scan_ins/vga_vsync ;
  (* XSTLIB *) 
  GND XST_GND
       (.G(m_axi_bready));
  (* XSTLIB *) 
  VCC XST_VCC
       (.P(\^m_axi_arcache [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1 
       (.I0(\^axi_read_dma_ins/n0010 ),
        .I1(\axi_read_dma_ins/outstanding_req [3]),
        .I2(\axi_read_dma_ins/outstanding_req [2]),
        .I3(\axi_read_dma_ins/outstanding_req [1]),
        .I4(\axi_read_dma_ins/outstanding_req [0]),
        .O(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h963C5AF05AF05AF0)) 
    \axi_read_dma_ins/Maccum_outstanding_req_lut[0]11 
       (.I0(\^axi_read_dma_ins/m_axi_arvalid ),
        .I1(\^axi_read_dma_ins/m_axi_rready ),
        .I2(\axi_read_dma_ins/outstanding_req [0]),
        .I3(m_axi_arready),
        .I4(m_axi_rlast),
        .I5(m_axi_rvalid),
        .O(\axi_read_dma_ins/Maccum_outstanding_req_lut ));
  (* PK_HLUTNM = "___XLNM___2___axi_read_dma_ins/Maccum_outstanding_req_xor[2]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9699)) 
    \axi_read_dma_ins/Maccum_outstanding_req_xor[1]11 
       (.I0(\axi_read_dma_ins/outstanding_req [1]),
        .I1(\axi_read_dma_ins/Msub__n0096_cy ),
        .I2(\axi_read_dma_ins/Maccum_outstanding_req_lut ),
        .I3(\axi_read_dma_ins/outstanding_req [0]),
        .O(\axi_read_dma_ins/Result[1]1 ));
  (* PK_HLUTNM = "___XLNM___2___axi_read_dma_ins/Maccum_outstanding_req_xor[2]11" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hE178E1E1)) 
    \axi_read_dma_ins/Maccum_outstanding_req_xor[2]11 
       (.I0(\axi_read_dma_ins/Msub__n0096_cy ),
        .I1(\axi_read_dma_ins/outstanding_req [1]),
        .I2(\axi_read_dma_ins/outstanding_req [2]),
        .I3(\axi_read_dma_ins/Maccum_outstanding_req_lut ),
        .I4(\axi_read_dma_ins/outstanding_req [0]),
        .O(\axi_read_dma_ins/Result[2]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAA9A96AAAAAA9)) 
    \axi_read_dma_ins/Maccum_outstanding_req_xor[3]11 
       (.I0(\axi_read_dma_ins/outstanding_req [3]),
        .I1(\axi_read_dma_ins/Msub__n0096_cy ),
        .I2(\axi_read_dma_ins/outstanding_req [1]),
        .I3(\axi_read_dma_ins/outstanding_req [0]),
        .I4(\axi_read_dma_ins/outstanding_req [2]),
        .I5(\axi_read_dma_ins/Maccum_outstanding_req_lut ),
        .O(\axi_read_dma_ins/Result[3]1 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[10]_CARRY4 
       (.CI(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [9]),
        .CO(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [13:10]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [13:10]),
        .S({\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[13]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[12]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[11]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[10]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[10]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [10]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[10]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[11]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [11]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[11]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[12]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [12]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[12]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[13]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [13]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[13]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[14]_CARRY4 
       (.CI(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [13]),
        .CO(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [17:14]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [17:14]),
        .S({\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[17]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[16]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[15]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[14]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[14]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [14]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[14]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[15]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [15]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[15]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[16]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [16]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[16]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[17]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [17]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[17]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[18]_CARRY4 
       (.CI(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [17]),
        .CO(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [21:18]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [21:18]),
        .S({\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[21]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[20]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[19]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[18]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[18]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [18]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[18]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[19]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [19]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[19]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[20]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [20]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[20]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[21]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [21]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[21]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[22]_CARRY4 
       (.CI(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [21]),
        .CO(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [25:22]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [25:22]),
        .S({\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[25]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[24]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[23]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[22]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[22]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [22]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[22]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[23]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [23]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[23]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[24]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [24]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[24]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[25]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [25]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[25]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[26]_CARRY4 
       (.CI(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [25]),
        .CO(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [29:26]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [29:26]),
        .S({\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[29]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[28]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[27]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[26]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[26]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [26]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[26]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[27]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [27]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[27]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[28]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [28]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[28]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[29]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [29]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[29]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4 
       (.CI(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [29]),
        .CO(\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_DI_UNCONNECTED [3:1],m_axi_bready}),
        .O({\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_O_UNCONNECTED [3:2],\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [31:30]}),
        .S({\NLW_axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_CARRY4_S_UNCONNECTED [3:2],\axi_read_dma_ins/m_axi_araddr [31],\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [30]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[30]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[6]_CARRY4 
       (.CI(1'b0),
        .CO(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy [9:6]),
        .CYINIT(m_axi_bready),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,\^m_axi_arcache [1]}),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [9:6]),
        .S({\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[9]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[8]_rt ,\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[7]_rt ,\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[7]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [7]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[7]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[8]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [8]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[8]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[9]_rt 
       (.I0(\axi_read_dma_ins/m_axi_araddr [9]),
        .O(\^axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_cy[9]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_lut[6]_INV_0 
       (.I0(\axi_read_dma_ins/m_axi_araddr [6]),
        .O(\axi_read_dma_ins/Madd_m_axi_araddr[31]_GND_3_o_add_13_OUT_lut ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Mcount_left_to_read_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\axi_read_dma_ins/Mcount_left_to_read_cy [3:0]),
        .CYINIT(\^m_axi_arcache [1]),
        .DI({\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1],m_axi_bready}),
        .O(\axi_read_dma_ins/Result [3:0]),
        .S({\axi_read_dma_ins/Mcount_left_to_read_lut [3:1],\^axi_read_dma_ins/Mcount_left_to_read_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \axi_read_dma_ins/Mcount_left_to_read_cy[0]_rt 
       (.I0(\axi_read_dma_ins/left_to_read [0]),
        .O(\^axi_read_dma_ins/Mcount_left_to_read_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Mcount_left_to_read_cy[12]_CARRY4 
       (.CI(\axi_read_dma_ins/Mcount_left_to_read_cy [11]),
        .CO(\axi_read_dma_ins/Mcount_left_to_read_cy [15:12]),
        .CYINIT(1'b0),
        .DI({\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1]}),
        .O(\axi_read_dma_ins/Result [15:12]),
        .S(\axi_read_dma_ins/Mcount_left_to_read_lut [15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Mcount_left_to_read_cy[16]_CARRY4 
       (.CI(\axi_read_dma_ins/Mcount_left_to_read_cy [15]),
        .CO(\axi_read_dma_ins/Mcount_left_to_read_cy [19:16]),
        .CYINIT(1'b0),
        .DI({\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1]}),
        .O(\axi_read_dma_ins/Result [19:16]),
        .S(\axi_read_dma_ins/Mcount_left_to_read_lut [19:16]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Mcount_left_to_read_cy[20]_CARRY4 
       (.CI(\axi_read_dma_ins/Mcount_left_to_read_cy [19]),
        .CO({\NLW_axi_read_dma_ins/Mcount_left_to_read_cy[20]_CARRY4_CO_UNCONNECTED [3:2],\axi_read_dma_ins/Mcount_left_to_read_cy [21:20]}),
        .CYINIT(1'b0),
        .DI({\NLW_axi_read_dma_ins/Mcount_left_to_read_cy[20]_CARRY4_DI_UNCONNECTED [3],\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1]}),
        .O(\axi_read_dma_ins/Result [23:20]),
        .S(\axi_read_dma_ins/Mcount_left_to_read_lut [23:20]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Mcount_left_to_read_cy[4]_CARRY4 
       (.CI(\axi_read_dma_ins/Mcount_left_to_read_cy [3]),
        .CO(\axi_read_dma_ins/Mcount_left_to_read_cy [7:4]),
        .CYINIT(1'b0),
        .DI({\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1]}),
        .O(\axi_read_dma_ins/Result [7:4]),
        .S(\axi_read_dma_ins/Mcount_left_to_read_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \axi_read_dma_ins/Mcount_left_to_read_cy[8]_CARRY4 
       (.CI(\axi_read_dma_ins/Mcount_left_to_read_cy [7]),
        .CO(\axi_read_dma_ins/Mcount_left_to_read_cy [11:8]),
        .CYINIT(1'b0),
        .DI({\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1],\^m_axi_arcache [1]}),
        .O(\axi_read_dma_ins/Result [11:8]),
        .S(\axi_read_dma_ins/Mcount_left_to_read_lut [11:8]));
  (* PK_HLUTNM = "___XLNM___58___axi_read_dma_ins/Mcount_left_to_read_eqn_11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_01 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [0]),
        .I2(\registers_ins/reads_per_frame_reg [0]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_0 ));
  (* PK_HLUTNM = "___XLNM___51___axi_read_dma_ins/Mcount_left_to_read_eqn_111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_101 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [10]),
        .I2(\registers_ins/reads_per_frame_reg [10]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_10 ));
  (* PK_HLUTNM = "___XLNM___58___axi_read_dma_ins/Mcount_left_to_read_eqn_11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_11 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [1]),
        .I2(\registers_ins/reads_per_frame_reg [1]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_1 ));
  (* PK_HLUTNM = "___XLNM___51___axi_read_dma_ins/Mcount_left_to_read_eqn_111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_111 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [11]),
        .I2(\registers_ins/reads_per_frame_reg [11]),
        .O(\^axi_read_dma_ins/Mcount_left_to_read_eqn_11 ));
  (* PK_HLUTNM = "___XLNM___52___axi_read_dma_ins/Mcount_left_to_read_eqn_131" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_121 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [12]),
        .I2(\registers_ins/reads_per_frame_reg [12]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_12 ));
  (* PK_HLUTNM = "___XLNM___52___axi_read_dma_ins/Mcount_left_to_read_eqn_131" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_131 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [13]),
        .I2(\registers_ins/reads_per_frame_reg [13]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_13 ));
  (* PK_HLUTNM = "___XLNM___53___axi_read_dma_ins/Mcount_left_to_read_eqn_151" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_141 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [14]),
        .I2(\registers_ins/reads_per_frame_reg [14]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_14 ));
  (* PK_HLUTNM = "___XLNM___53___axi_read_dma_ins/Mcount_left_to_read_eqn_151" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_151 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [15]),
        .I2(\registers_ins/reads_per_frame_reg [15]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_15 ));
  (* PK_HLUTNM = "___XLNM___54___axi_read_dma_ins/Mcount_left_to_read_eqn_171" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_161 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [16]),
        .I2(\registers_ins/reads_per_frame_reg [16]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_16 ));
  (* PK_HLUTNM = "___XLNM___54___axi_read_dma_ins/Mcount_left_to_read_eqn_171" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_171 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [17]),
        .I2(\registers_ins/reads_per_frame_reg [17]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_17 ));
  (* PK_HLUTNM = "___XLNM___55___axi_read_dma_ins/Mcount_left_to_read_eqn_191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_181 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [18]),
        .I2(\registers_ins/reads_per_frame_reg [18]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_18 ));
  (* PK_HLUTNM = "___XLNM___55___axi_read_dma_ins/Mcount_left_to_read_eqn_191" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_191 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [19]),
        .I2(\registers_ins/reads_per_frame_reg [19]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_19 ));
  (* PK_HLUTNM = "___XLNM___56___axi_read_dma_ins/Mcount_left_to_read_eqn_211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_201 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [20]),
        .I2(\registers_ins/reads_per_frame_reg [20]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_20 ));
  (* PK_HLUTNM = "___XLNM___59___axi_read_dma_ins/Mcount_left_to_read_eqn_31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_21 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [2]),
        .I2(\registers_ins/reads_per_frame_reg [2]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_2 ));
  (* PK_HLUTNM = "___XLNM___56___axi_read_dma_ins/Mcount_left_to_read_eqn_211" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_211 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [21]),
        .I2(\registers_ins/reads_per_frame_reg [21]),
        .O(\^axi_read_dma_ins/Mcount_left_to_read_eqn_21 ));
  (* PK_HLUTNM = "___XLNM___57___axi_read_dma_ins/Mcount_left_to_read_eqn_231" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_221 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [22]),
        .I2(\registers_ins/reads_per_frame_reg [22]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_22 ));
  (* PK_HLUTNM = "___XLNM___57___axi_read_dma_ins/Mcount_left_to_read_eqn_231" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_231 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [23]),
        .I2(\registers_ins/reads_per_frame_reg [23]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_23 ));
  (* PK_HLUTNM = "___XLNM___59___axi_read_dma_ins/Mcount_left_to_read_eqn_31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_31 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [3]),
        .I2(\registers_ins/reads_per_frame_reg [3]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_3 ));
  (* PK_HLUTNM = "___XLNM___60___axi_read_dma_ins/Mcount_left_to_read_eqn_51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_41 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [4]),
        .I2(\registers_ins/reads_per_frame_reg [4]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_4 ));
  (* PK_HLUTNM = "___XLNM___60___axi_read_dma_ins/Mcount_left_to_read_eqn_51" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_51 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [5]),
        .I2(\registers_ins/reads_per_frame_reg [5]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_5 ));
  (* PK_HLUTNM = "___XLNM___61___axi_read_dma_ins/Mcount_left_to_read_eqn_71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_61 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [6]),
        .I2(\registers_ins/reads_per_frame_reg [6]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_6 ));
  (* PK_HLUTNM = "___XLNM___61___axi_read_dma_ins/Mcount_left_to_read_eqn_71" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_71 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [7]),
        .I2(\registers_ins/reads_per_frame_reg [7]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_7 ));
  (* PK_HLUTNM = "___XLNM___62___axi_read_dma_ins/Mcount_left_to_read_eqn_91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_81 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [8]),
        .I2(\registers_ins/reads_per_frame_reg [8]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_8 ));
  (* PK_HLUTNM = "___XLNM___62___axi_read_dma_ins/Mcount_left_to_read_eqn_91" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mcount_left_to_read_eqn_91 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/Result [9]),
        .I2(\registers_ins/reads_per_frame_reg [9]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_eqn_9 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[10]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [10]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [10]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[11]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [11]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [11]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[12]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [12]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [12]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[13]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [13]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [13]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[14]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [14]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [14]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[15]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [15]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [15]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[16]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [16]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [16]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[17]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [17]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [17]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[18]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [18]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [18]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[19]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [19]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [19]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[1]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [1]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [1]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[20]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [20]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [20]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[21]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [21]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [21]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[22]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [22]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [22]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[23]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [23]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [23]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[2]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [2]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [2]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[3]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [3]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [3]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[4]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [4]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [4]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[5]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [5]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [5]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[6]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [6]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [6]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[7]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [7]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[8]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [8]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [8]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_read_dma_ins/Mcount_left_to_read_lut[9]_INV_0 
       (.I0(\axi_read_dma_ins/left_to_read [9]),
        .O(\axi_read_dma_ins/Mcount_left_to_read_lut [9]));
  (* PK_HLUTNM = "___XLNM___36___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT101" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT101 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [18]),
        .I2(\registers_ins/buf_addr_reg [18]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [18]));
  (* PK_HLUTNM = "___XLNM___35___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT111 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [19]),
        .I2(\registers_ins/buf_addr_reg [19]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [19]));
  (* PK_HLUTNM = "___XLNM___35___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT111" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT131 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [20]),
        .I2(\registers_ins/buf_addr_reg [20]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [20]));
  (* PK_HLUTNM = "___XLNM___34___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT141" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT141 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [21]),
        .I2(\registers_ins/buf_addr_reg [21]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [21]));
  (* PK_HLUTNM = "___XLNM___34___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT141" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT151 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [22]),
        .I2(\registers_ins/buf_addr_reg [22]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [22]));
  (* PK_HLUTNM = "___XLNM___33___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT161" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT161 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [23]),
        .I2(\registers_ins/buf_addr_reg [23]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [23]));
  (* PK_HLUTNM = "___XLNM___33___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT161" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT171 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [24]),
        .I2(\registers_ins/buf_addr_reg [24]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [24]));
  (* PK_HLUTNM = "___XLNM___32___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT181" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT181 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [25]),
        .I2(\registers_ins/buf_addr_reg [25]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [25]));
  (* PK_HLUTNM = "___XLNM___32___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT181" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT191 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [26]),
        .I2(\registers_ins/buf_addr_reg [26]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [26]));
  (* PK_HLUTNM = "___XLNM___31___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT201" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT201 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [27]),
        .I2(\registers_ins/buf_addr_reg [27]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [27]));
  (* PK_HLUTNM = "___XLNM___31___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT201" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT211 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [28]),
        .I2(\registers_ins/buf_addr_reg [28]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [28]));
  (* PK_HLUTNM = "___XLNM___30___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT221 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [29]),
        .I2(\registers_ins/buf_addr_reg [29]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [29]));
  (* PK_HLUTNM = "___XLNM___40___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT23" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT23 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [10]),
        .I2(\registers_ins/buf_addr_reg [10]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [10]));
  (* PK_HLUTNM = "___XLNM___30___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT221" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT241 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [30]),
        .I2(\registers_ins/buf_addr_reg [30]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [30]));
  (* PK_HLUTNM = "___XLNM___29___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT251 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [31]),
        .I2(\registers_ins/buf_addr_reg [31]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [31]));
  (* PK_HLUTNM = "___XLNM___29___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT251" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT291 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [6]),
        .I2(\registers_ins/buf_addr_reg [6]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [6]));
  (* PK_HLUTNM = "___XLNM___36___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT101" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT301 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [7]),
        .I2(\registers_ins/buf_addr_reg [7]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [7]));
  (* PK_HLUTNM = "___XLNM___28___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT311" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT311 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [8]),
        .I2(\registers_ins/buf_addr_reg [8]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [8]));
  (* PK_HLUTNM = "___XLNM___28___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT311" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT321 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [9]),
        .I2(\registers_ins/buf_addr_reg [9]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [9]));
  (* PK_HLUTNM = "___XLNM___40___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT23" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT33 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [11]),
        .I2(\registers_ins/buf_addr_reg [11]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [11]));
  (* PK_HLUTNM = "___XLNM___39___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT41 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [12]),
        .I2(\registers_ins/buf_addr_reg [12]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [12]));
  (* PK_HLUTNM = "___XLNM___39___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT51 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [13]),
        .I2(\registers_ins/buf_addr_reg [13]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [13]));
  (* PK_HLUTNM = "___XLNM___38___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT61 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [14]),
        .I2(\registers_ins/buf_addr_reg [14]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [14]));
  (* PK_HLUTNM = "___XLNM___38___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT71 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [15]),
        .I2(\registers_ins/buf_addr_reg [15]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [15]));
  (* PK_HLUTNM = "___XLNM___37___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT81 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [16]),
        .I2(\registers_ins/buf_addr_reg [16]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [16]));
  (* PK_HLUTNM = "___XLNM___37___axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT81" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_read_dma_ins/Mmux_m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT91 
       (.I0(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I1(\axi_read_dma_ins/m_axi_araddr[31]_GND_3_o_add_13_OUT [17]),
        .I2(\registers_ins/buf_addr_reg [17]),
        .O(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [17]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h8FFFFFFF)) 
    \axi_read_dma_ins/Msub__n0096_cy[0]11 
       (.I0(m_axi_arready),
        .I1(\^axi_read_dma_ins/m_axi_arvalid ),
        .I2(\^axi_read_dma_ins/m_axi_rready ),
        .I3(m_axi_rlast),
        .I4(m_axi_rvalid),
        .O(\axi_read_dma_ins/Msub__n0096_cy ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \axi_read_dma_ins/_n0104_inv1 
       (.I0(\axi_read_dma_ins/ar_cycle ),
        .I1(\^axi_read_dma_ins/n0010 ),
        .I2(\axi_read_dma_ins/outstanding_req [3]),
        .I3(\axi_read_dma_ins/outstanding_req [2]),
        .I4(\axi_read_dma_ins/outstanding_req [1]),
        .I5(\axi_read_dma_ins/outstanding_req [0]),
        .O(\axi_read_dma_ins/_n0104_inv ));
  (* PK_HLUTNM = "___XLNM___13___axi_read_dma_ins/ar_cycle1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_read_dma_ins/ar_cycle1 
       (.I0(\^axi_read_dma_ins/m_axi_arvalid ),
        .I1(m_axi_arready),
        .O(\axi_read_dma_ins/ar_cycle ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_0 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[0]),
        .Q(\axi_read_dma_ins/fifo_wr_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_1 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[1]),
        .Q(\axi_read_dma_ins/fifo_wr_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_10 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[10]),
        .Q(\axi_read_dma_ins/fifo_wr_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_11 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[11]),
        .Q(\axi_read_dma_ins/fifo_wr_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_12 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[12]),
        .Q(\axi_read_dma_ins/fifo_wr_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_13 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[13]),
        .Q(\axi_read_dma_ins/fifo_wr_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_14 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[14]),
        .Q(\axi_read_dma_ins/fifo_wr_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_15 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[15]),
        .Q(\axi_read_dma_ins/fifo_wr_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_16 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[16]),
        .Q(\axi_read_dma_ins/fifo_wr_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_17 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[17]),
        .Q(\axi_read_dma_ins/fifo_wr_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_18 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[18]),
        .Q(\axi_read_dma_ins/fifo_wr_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_19 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[19]),
        .Q(\axi_read_dma_ins/fifo_wr_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[2]),
        .Q(\axi_read_dma_ins/fifo_wr_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_20 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[20]),
        .Q(\axi_read_dma_ins/fifo_wr_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_21 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[21]),
        .Q(\axi_read_dma_ins/fifo_wr_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_22 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[22]),
        .Q(\axi_read_dma_ins/fifo_wr_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_23 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[23]),
        .Q(\axi_read_dma_ins/fifo_wr_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_24 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[24]),
        .Q(\axi_read_dma_ins/fifo_wr_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_25 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[25]),
        .Q(\axi_read_dma_ins/fifo_wr_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_26 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[26]),
        .Q(\axi_read_dma_ins/fifo_wr_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_27 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[27]),
        .Q(\axi_read_dma_ins/fifo_wr_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_28 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[28]),
        .Q(\axi_read_dma_ins/fifo_wr_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_29 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[29]),
        .Q(\axi_read_dma_ins/fifo_wr_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[3]),
        .Q(\axi_read_dma_ins/fifo_wr_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_30 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[30]),
        .Q(\axi_read_dma_ins/fifo_wr_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_31 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[31]),
        .Q(\axi_read_dma_ins/fifo_wr_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_32 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\^axi_read_dma_ins/first ),
        .Q(\axi_read_dma_ins/fifo_wr_data [32]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[4]),
        .Q(\axi_read_dma_ins/fifo_wr_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_5 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[5]),
        .Q(\axi_read_dma_ins/fifo_wr_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_6 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[6]),
        .Q(\axi_read_dma_ins/fifo_wr_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_7 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[7]),
        .Q(\axi_read_dma_ins/fifo_wr_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_8 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[8]),
        .Q(\axi_read_dma_ins/fifo_wr_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_data_9 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axi_rdata[9]),
        .Q(\axi_read_dma_ins/fifo_wr_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/fifo_wr_en 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\^axi_read_dma_ins/fifo_wr_en_rstpot ),
        .Q(\^axi_read_dma_ins/fifo_wr_en ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_read_dma_ins/fifo_wr_en_rstpot 
       (.I0(\^axi_read_dma_ins/this_reset ),
        .I1(m_axi_rvalid),
        .I2(\^axi_read_dma_ins/m_axi_rready ),
        .O(\^axi_read_dma_ins/fifo_wr_en_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/first 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\^axi_read_dma_ins/first_glue_set ),
        .Q(\^axi_read_dma_ins/first ),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h7770)) 
    \axi_read_dma_ins/first_glue_set 
       (.I0(m_axi_rvalid),
        .I1(\^axi_read_dma_ins/m_axi_rready ),
        .I2(\axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o ),
        .I3(\^axi_read_dma_ins/first ),
        .O(\^axi_read_dma_ins/first_glue_set ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_0 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_0 ),
        .Q(\axi_read_dma_ins/left_to_read [0]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_1 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_1 ),
        .Q(\axi_read_dma_ins/left_to_read [1]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_10 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_10 ),
        .Q(\axi_read_dma_ins/left_to_read [10]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_11 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\^axi_read_dma_ins/Mcount_left_to_read_eqn_11 ),
        .Q(\axi_read_dma_ins/left_to_read [11]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_12 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_12 ),
        .Q(\axi_read_dma_ins/left_to_read [12]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_13 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_13 ),
        .Q(\axi_read_dma_ins/left_to_read [13]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_14 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_14 ),
        .Q(\axi_read_dma_ins/left_to_read [14]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_15 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_15 ),
        .Q(\axi_read_dma_ins/left_to_read [15]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_16 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_16 ),
        .Q(\axi_read_dma_ins/left_to_read [16]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_17 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_17 ),
        .Q(\axi_read_dma_ins/left_to_read [17]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_18 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_18 ),
        .Q(\axi_read_dma_ins/left_to_read [18]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_19 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_19 ),
        .Q(\axi_read_dma_ins/left_to_read [19]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_2 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_2 ),
        .Q(\axi_read_dma_ins/left_to_read [2]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_20 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_20 ),
        .Q(\axi_read_dma_ins/left_to_read [20]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_21 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\^axi_read_dma_ins/Mcount_left_to_read_eqn_21 ),
        .Q(\axi_read_dma_ins/left_to_read [21]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_22 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_22 ),
        .Q(\axi_read_dma_ins/left_to_read [22]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_23 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_23 ),
        .Q(\axi_read_dma_ins/left_to_read [23]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_3 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_3 ),
        .Q(\axi_read_dma_ins/left_to_read [3]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_4 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_4 ),
        .Q(\axi_read_dma_ins/left_to_read [4]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_5 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_5 ),
        .Q(\axi_read_dma_ins/left_to_read [5]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_6 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_6 ),
        .Q(\axi_read_dma_ins/left_to_read [6]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_7 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_7 ),
        .Q(\axi_read_dma_ins/left_to_read [7]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_8 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_8 ),
        .Q(\axi_read_dma_ins/left_to_read [8]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/left_to_read_9 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/Mcount_left_to_read_eqn_9 ),
        .Q(\axi_read_dma_ins/left_to_read [9]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_10 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [10]),
        .Q(\axi_read_dma_ins/m_axi_araddr [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_11 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [11]),
        .Q(\axi_read_dma_ins/m_axi_araddr [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_12 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [12]),
        .Q(\axi_read_dma_ins/m_axi_araddr [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_13 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [13]),
        .Q(\axi_read_dma_ins/m_axi_araddr [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_14 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [14]),
        .Q(\axi_read_dma_ins/m_axi_araddr [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_15 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [15]),
        .Q(\axi_read_dma_ins/m_axi_araddr [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_16 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [16]),
        .Q(\axi_read_dma_ins/m_axi_araddr [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_17 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [17]),
        .Q(\axi_read_dma_ins/m_axi_araddr [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_18 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [18]),
        .Q(\axi_read_dma_ins/m_axi_araddr [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_19 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [19]),
        .Q(\axi_read_dma_ins/m_axi_araddr [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_20 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [20]),
        .Q(\axi_read_dma_ins/m_axi_araddr [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_21 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [21]),
        .Q(\axi_read_dma_ins/m_axi_araddr [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_22 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [22]),
        .Q(\axi_read_dma_ins/m_axi_araddr [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_23 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [23]),
        .Q(\axi_read_dma_ins/m_axi_araddr [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_24 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [24]),
        .Q(\axi_read_dma_ins/m_axi_araddr [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_25 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [25]),
        .Q(\axi_read_dma_ins/m_axi_araddr [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_26 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [26]),
        .Q(\axi_read_dma_ins/m_axi_araddr [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_27 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [27]),
        .Q(\axi_read_dma_ins/m_axi_araddr [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_28 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [28]),
        .Q(\axi_read_dma_ins/m_axi_araddr [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_29 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [29]),
        .Q(\axi_read_dma_ins/m_axi_araddr [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_30 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [30]),
        .Q(\axi_read_dma_ins/m_axi_araddr [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_31 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [31]),
        .Q(\axi_read_dma_ins/m_axi_araddr [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_6 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [6]),
        .Q(\axi_read_dma_ins/m_axi_araddr [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_7 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [7]),
        .Q(\axi_read_dma_ins/m_axi_araddr [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_8 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [8]),
        .Q(\axi_read_dma_ins/m_axi_araddr [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_araddr_9 
       (.C(m_axi_aclk),
        .CE(\axi_read_dma_ins/_n0104_inv ),
        .D(\axi_read_dma_ins/m_axi_araddr[31]_buf_addr_reg[31]_mux_17_OUT [9]),
        .Q(\axi_read_dma_ins/m_axi_araddr [9]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___79___scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg[2]_OR_76_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_read_dma_ins/m_axi_aresetn_vga_ctrl_reg[0]_OR_1_o1 
       (.I0(m_axi_aresetn),
        .I1(\registers_ins/vga_ctrl_reg [0]),
        .O(\axi_read_dma_ins/m_axi_aresetn_vga_ctrl_reg ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_arvalid 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\^axi_read_dma_ins/m_axi_arvalid_glue_set ),
        .Q(\^axi_read_dma_ins/m_axi_arvalid ),
        .R(\^axi_read_dma_ins/this_reset ));
  (* PK_HLUTNM = "___XLNM___13___axi_read_dma_ins/ar_cycle1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h22222227)) 
    \axi_read_dma_ins/m_axi_arvalid_glue_set 
       (.I0(\^axi_read_dma_ins/m_axi_arvalid ),
        .I1(m_axi_arready),
        .I2(\^axi_read_dma_ins/n0010 ),
        .I3(\axi_read_dma_ins/outstanding_req [3]),
        .I4(fifo_almost_full_w),
        .O(\^axi_read_dma_ins/m_axi_arvalid_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/m_axi_rready 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\^m_axi_arcache [1]),
        .Q(\^axi_read_dma_ins/m_axi_rready ),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_read_dma_ins/n0010[23]1 
       (.I0(\axi_read_dma_ins/left_to_read [13]),
        .I1(\axi_read_dma_ins/left_to_read [12]),
        .I2(\axi_read_dma_ins/left_to_read [14]),
        .I3(\axi_read_dma_ins/left_to_read [15]),
        .I4(\axi_read_dma_ins/left_to_read [16]),
        .I5(\axi_read_dma_ins/left_to_read [17]),
        .O(\axi_read_dma_ins/n0010 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_read_dma_ins/n0010[23]2 
       (.I0(\axi_read_dma_ins/left_to_read [19]),
        .I1(\axi_read_dma_ins/left_to_read [18]),
        .I2(\axi_read_dma_ins/left_to_read [20]),
        .I3(\axi_read_dma_ins/left_to_read [21]),
        .I4(\axi_read_dma_ins/left_to_read [22]),
        .I5(\axi_read_dma_ins/left_to_read [23]),
        .O(\^axi_read_dma_ins/n0010[23]1 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_read_dma_ins/n0010[23]3 
       (.I0(\axi_read_dma_ins/left_to_read [1]),
        .I1(\axi_read_dma_ins/left_to_read [0]),
        .I2(\axi_read_dma_ins/left_to_read [2]),
        .I3(\axi_read_dma_ins/left_to_read [3]),
        .I4(\axi_read_dma_ins/left_to_read [4]),
        .I5(\axi_read_dma_ins/left_to_read [5]),
        .O(\^axi_read_dma_ins/n0010[23]2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_read_dma_ins/n0010[23]4 
       (.I0(\axi_read_dma_ins/left_to_read [7]),
        .I1(\axi_read_dma_ins/left_to_read [6]),
        .I2(\axi_read_dma_ins/left_to_read [8]),
        .I3(\axi_read_dma_ins/left_to_read [9]),
        .I4(\axi_read_dma_ins/left_to_read [10]),
        .I5(\axi_read_dma_ins/left_to_read [11]),
        .O(\^axi_read_dma_ins/n0010[23]3 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_read_dma_ins/n0010[23]5 
       (.I0(\axi_read_dma_ins/n0010 ),
        .I1(\^axi_read_dma_ins/n0010[23]1 ),
        .I2(\^axi_read_dma_ins/n0010[23]2 ),
        .I3(\^axi_read_dma_ins/n0010[23]3 ),
        .O(\^axi_read_dma_ins/n0010 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/outstanding_req_0 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\axi_read_dma_ins/Maccum_outstanding_req_lut ),
        .Q(\axi_read_dma_ins/outstanding_req [0]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/outstanding_req_1 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\axi_read_dma_ins/Result[1]1 ),
        .Q(\axi_read_dma_ins/outstanding_req [1]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/outstanding_req_2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\axi_read_dma_ins/Result[2]1 ),
        .Q(\axi_read_dma_ins/outstanding_req [2]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/outstanding_req_3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\axi_read_dma_ins/Result[3]1 ),
        .Q(\axi_read_dma_ins/outstanding_req [3]),
        .R(\^axi_read_dma_ins/this_reset ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/pre_reset 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\axi_read_dma_ins/m_axi_aresetn_vga_ctrl_reg ),
        .Q(\^axi_read_dma_ins/pre_reset ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_read_dma_ins/this_reset 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\^axi_read_dma_ins/pre_reset ),
        .Q(\^axi_read_dma_ins/this_reset ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_slave_ins/S_AXI_ARESETN_inv1_INV_0 
       (.I0(S_AXI_ARESETN),
        .O(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/S_AXI_ARREADY 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\^axi_slave_ins/S_AXI_ARREADY_rstpot ),
        .Q(\^axi_slave_ins/S_AXI_ARREADY ),
        .R(reg_reset_w));
  (* PK_HLUTNM = "___XLNM___3___axi_slave_ins/_n0108_inv11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAA9B)) 
    \axi_slave_ins/S_AXI_ARREADY_rstpot 
       (.I0(\^axi_slave_ins/S_AXI_ARREADY ),
        .I1(\^axi_slave_ins/rd_state_FSM_FFd1 ),
        .I2(S_AXI_ARVALID),
        .I3(\^axi_slave_ins/rd_state_FSM_FFd2 ),
        .O(\^axi_slave_ins/S_AXI_ARREADY_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/S_AXI_AWREADY 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\^axi_slave_ins/S_AXI_AWREADY_rstpot ),
        .Q(\^axi_slave_ins/S_AXI_AWREADY ),
        .R(reg_reset_w));
  (* PK_HLUTNM = "___XLNM___19___axi_slave_ins/_n0083_inv11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hAA9B)) 
    \axi_slave_ins/S_AXI_AWREADY_rstpot 
       (.I0(\^axi_slave_ins/S_AXI_AWREADY ),
        .I1(\^axi_slave_ins/wr_state_FSM_FFd1 ),
        .I2(S_AXI_AWVALID),
        .I3(\^axi_slave_ins/wr_state_FSM_FFd2 ),
        .O(\^axi_slave_ins/S_AXI_AWREADY_rstpot ));
  (* PK_HLUTNM = "___XLNM___19___axi_slave_ins/_n0083_inv11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \axi_slave_ins/_n0083_inv11 
       (.I0(\^axi_slave_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi_slave_ins/wr_state_FSM_FFd1 ),
        .I2(S_AXI_ARESETN),
        .O(\axi_slave_ins/_n0083_inv_0 ));
  (* PK_HLUTNM = "___XLNM___3___axi_slave_ins/_n0108_inv11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \axi_slave_ins/_n0108_inv11 
       (.I0(\^axi_slave_ins/rd_state_FSM_FFd2 ),
        .I1(\^axi_slave_ins/rd_state_FSM_FFd1 ),
        .I2(\^axi_slave_ins/S_AXI_ARREADY ),
        .I3(S_AXI_ARVALID),
        .O(\axi_slave_ins/rd_state_FSM_FFd2-In ));
  (* PK_HLUTNM = "___XLNM___6___axi_slave_ins/_n0112_inv1" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_slave_ins/_n0112_inv1 
       (.I0(\^axi_slave_ins/wr_state_FSM_FFd1 ),
        .I1(S_AXI_WVALID),
        .I2(\^axi_slave_ins/wr_state_FSM_FFd2 ),
        .O(\axi_slave_ins/_n0112_inv ));
  (* PK_HLUTNM = "___XLNM___4___axi_slave_ins/_n0116_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \axi_slave_ins/_n0116_inv1 
       (.I0(\^axi_slave_ins/wr_state_FSM_FFd1 ),
        .I1(\^axi_slave_ins/wr_state_FSM_FFd2 ),
        .I2(\^axi_slave_ins/S_AXI_AWREADY ),
        .I3(S_AXI_AWVALID),
        .O(\axi_slave_ins/_n0116_inv ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/rd_state_FSM_FFd1 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\axi_slave_ins/rd_state_FSM_FFd1-In ),
        .Q(\^axi_slave_ins/rd_state_FSM_FFd1 ),
        .R(reg_reset_w));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \axi_slave_ins/rd_state_FSM_FFd1-In1 
       (.I0(\^axi_slave_ins/rd_state_FSM_FFd2 ),
        .I1(S_AXI_RREADY),
        .I2(\^axi_slave_ins/rd_state_FSM_FFd1 ),
        .O(\axi_slave_ins/rd_state_FSM_FFd1-In ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/rd_state_FSM_FFd2 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\axi_slave_ins/rd_state_FSM_FFd2-In ),
        .Q(\^axi_slave_ins/rd_state_FSM_FFd2 ),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_rd_addr_0 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR[2]),
        .Q(\axi_slave_ins/reg_rd_addr [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_rd_addr_1 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR[3]),
        .Q(\axi_slave_ins/reg_rd_addr [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_rd_addr_2 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR[4]),
        .Q(\axi_slave_ins/reg_rd_addr [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_rd_addr_3 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/rd_state_FSM_FFd2-In ),
        .D(S_AXI_ARADDR[5]),
        .Q(\axi_slave_ins/reg_rd_addr [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wen 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(S_AXI_WVALID),
        .Q(\^axi_slave_ins/reg_wen ),
        .R(\axi_slave_ins/_n0083_inv_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_addr_0 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0116_inv ),
        .D(S_AXI_AWADDR[2]),
        .Q(\axi_slave_ins/reg_wr_addr [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_addr_1 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0116_inv ),
        .D(S_AXI_AWADDR[3]),
        .Q(\axi_slave_ins/reg_wr_addr [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_addr_2 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0116_inv ),
        .D(S_AXI_AWADDR[4]),
        .Q(\axi_slave_ins/reg_wr_addr [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_addr_3 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0116_inv ),
        .D(S_AXI_AWADDR[5]),
        .Q(\axi_slave_ins/reg_wr_addr [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_0 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[0]),
        .Q(\axi_slave_ins/reg_wr_data [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_1 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[1]),
        .Q(\axi_slave_ins/reg_wr_data [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_10 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[10]),
        .Q(\axi_slave_ins/reg_wr_data [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_11 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[11]),
        .Q(\axi_slave_ins/reg_wr_data [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_12 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[12]),
        .Q(\axi_slave_ins/reg_wr_data [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_13 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[13]),
        .Q(\axi_slave_ins/reg_wr_data [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_14 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[14]),
        .Q(\axi_slave_ins/reg_wr_data [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_15 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[15]),
        .Q(\axi_slave_ins/reg_wr_data [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_16 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[16]),
        .Q(\axi_slave_ins/reg_wr_data [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_17 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[17]),
        .Q(\axi_slave_ins/reg_wr_data [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_18 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[18]),
        .Q(\axi_slave_ins/reg_wr_data [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_19 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[19]),
        .Q(\axi_slave_ins/reg_wr_data [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_2 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[2]),
        .Q(\axi_slave_ins/reg_wr_data [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_20 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[20]),
        .Q(\axi_slave_ins/reg_wr_data [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_21 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[21]),
        .Q(\axi_slave_ins/reg_wr_data [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_22 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[22]),
        .Q(\axi_slave_ins/reg_wr_data [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_23 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[23]),
        .Q(\axi_slave_ins/reg_wr_data [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_24 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[24]),
        .Q(\axi_slave_ins/reg_wr_data [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_25 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[25]),
        .Q(\axi_slave_ins/reg_wr_data [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_26 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[26]),
        .Q(\axi_slave_ins/reg_wr_data [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_27 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[27]),
        .Q(\axi_slave_ins/reg_wr_data [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_28 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[28]),
        .Q(\axi_slave_ins/reg_wr_data [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_29 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[29]),
        .Q(\axi_slave_ins/reg_wr_data [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_3 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[3]),
        .Q(\axi_slave_ins/reg_wr_data [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_30 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[30]),
        .Q(\axi_slave_ins/reg_wr_data [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_31 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[31]),
        .Q(\axi_slave_ins/reg_wr_data [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_4 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[4]),
        .Q(\axi_slave_ins/reg_wr_data [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_5 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[5]),
        .Q(\axi_slave_ins/reg_wr_data [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_6 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[6]),
        .Q(\axi_slave_ins/reg_wr_data [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_7 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[7]),
        .Q(\axi_slave_ins/reg_wr_data [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_8 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[8]),
        .Q(\axi_slave_ins/reg_wr_data [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/reg_wr_data_9 
       (.C(S_AXI_ACLK),
        .CE(\axi_slave_ins/_n0112_inv ),
        .D(S_AXI_WDATA[9]),
        .Q(\axi_slave_ins/reg_wr_data [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/wr_state_FSM_FFd1 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\axi_slave_ins/wr_state_FSM_FFd1-In ),
        .Q(\^axi_slave_ins/wr_state_FSM_FFd1 ),
        .R(reg_reset_w));
  (* PK_HLUTNM = "___XLNM___6___axi_slave_ins/_n0112_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \axi_slave_ins/wr_state_FSM_FFd1-In1 
       (.I0(\^axi_slave_ins/wr_state_FSM_FFd2 ),
        .I1(S_AXI_WVALID),
        .I2(S_AXI_BREADY),
        .I3(\^axi_slave_ins/wr_state_FSM_FFd1 ),
        .O(\axi_slave_ins/wr_state_FSM_FFd1-In ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \axi_slave_ins/wr_state_FSM_FFd2 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\axi_slave_ins/wr_state_FSM_FFd2-In ),
        .Q(\^axi_slave_ins/wr_state_FSM_FFd2 ),
        .R(reg_reset_w));
  (* PK_HLUTNM = "___XLNM___4___axi_slave_ins/_n0116_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h1000BAAA)) 
    \axi_slave_ins/wr_state_FSM_FFd2-In2 
       (.I0(\^axi_slave_ins/wr_state_FSM_FFd2 ),
        .I1(\^axi_slave_ins/wr_state_FSM_FFd1 ),
        .I2(S_AXI_AWVALID),
        .I3(\^axi_slave_ins/S_AXI_AWREADY ),
        .I4(S_AXI_WVALID),
        .O(\axi_slave_ins/wr_state_FSM_FFd2-In ));
  (* PK_HLUTNM = "___XLNM___21___registers_ins/Mmux_h_sync_stop_reg[31]_GND_32_o_mux_31_OUT291" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/Mmux_h_sync_stop_reg[31]_GND_32_o_mux_31_OUT291 
       (.I0(\axi_slave_ins/reg_wr_data [6]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [6]));
  (* PK_HLUTNM = "___XLNM___23___registers_ins/Mmux_v_sync_stop_reg[31]_GND_32_o_mux_36_OUT121" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/Mmux_v_sync_stop_reg[31]_GND_32_o_mux_36_OUT121 
       (.I0(\axi_slave_ins/reg_wr_data [1]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/v_sync_stop_reg[31]_GND_32_o_mux_36_OUT ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5555575555555555)) 
    \registers_ins/_n0144_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [1]),
        .I2(\axi_slave_ins/reg_wr_addr [2]),
        .I3(\^axi_slave_ins/reg_wen ),
        .I4(\axi_slave_ins/reg_wr_addr [0]),
        .I5(\axi_slave_ins/reg_wr_addr [3]),
        .O(\registers_ins/_n0144_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5755555555555555)) 
    \registers_ins/_n0150_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [2]),
        .I2(\axi_slave_ins/reg_wr_addr [1]),
        .I3(\axi_slave_ins/reg_wr_addr [0]),
        .I4(\^axi_slave_ins/reg_wen ),
        .I5(\axi_slave_ins/reg_wr_addr [3]),
        .O(\registers_ins/_n0150_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5755555555555555)) 
    \registers_ins/_n0156_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [2]),
        .I2(\axi_slave_ins/reg_wr_addr [0]),
        .I3(\axi_slave_ins/reg_wr_addr [1]),
        .I4(\^axi_slave_ins/reg_wen ),
        .I5(\axi_slave_ins/reg_wr_addr [3]),
        .O(\registers_ins/_n0156_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5D55555555555555)) 
    \registers_ins/_n0162_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [3]),
        .I2(\axi_slave_ins/reg_wr_addr [2]),
        .I3(\axi_slave_ins/reg_wr_addr [0]),
        .I4(\^axi_slave_ins/reg_wen ),
        .I5(\axi_slave_ins/reg_wr_addr [1]),
        .O(\registers_ins/_n0162_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5755555555555555)) 
    \registers_ins/_n0168_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [1]),
        .I2(\axi_slave_ins/reg_wr_addr [0]),
        .I3(\axi_slave_ins/reg_wr_addr [2]),
        .I4(\^axi_slave_ins/reg_wen ),
        .I5(\axi_slave_ins/reg_wr_addr [3]),
        .O(\registers_ins/_n0168_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5D55555555555555)) 
    \registers_ins/_n0174_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [3]),
        .I2(\axi_slave_ins/reg_wr_addr [1]),
        .I3(\axi_slave_ins/reg_wr_addr [2]),
        .I4(\^axi_slave_ins/reg_wen ),
        .I5(\axi_slave_ins/reg_wr_addr [0]),
        .O(\registers_ins/_n0174_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h5D55555555555555)) 
    \registers_ins/_n0180_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [3]),
        .I2(\axi_slave_ins/reg_wr_addr [0]),
        .I3(\axi_slave_ins/reg_wr_addr [2]),
        .I4(\^axi_slave_ins/reg_wen ),
        .I5(\axi_slave_ins/reg_wr_addr [1]),
        .O(\registers_ins/_n0180_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hD555555555555555)) 
    \registers_ins/_n0186_inv1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_addr [1]),
        .I2(\axi_slave_ins/reg_wr_addr [3]),
        .I3(\axi_slave_ins/reg_wr_addr [2]),
        .I4(\^axi_slave_ins/reg_wen ),
        .I5(\axi_slave_ins/reg_wr_addr [0]),
        .O(\registers_ins/_n0186_inv ));
  (* PK_HLUTNM = "___XLNM___0___registers_ins/_n0198_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \registers_ins/_n0190_inv1 
       (.I0(\axi_slave_ins/reg_wr_addr [3]),
        .I1(\^axi_slave_ins/reg_wen ),
        .I2(\axi_slave_ins/reg_wr_addr [1]),
        .I3(\axi_slave_ins/reg_wr_addr [0]),
        .I4(\axi_slave_ins/reg_wr_addr [2]),
        .O(\registers_ins/_n0190_inv ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \registers_ins/_n0194_inv1 
       (.I0(\axi_slave_ins/reg_wr_addr [0]),
        .I1(\axi_slave_ins/reg_wr_addr [1]),
        .I2(\axi_slave_ins/reg_wr_addr [3]),
        .I3(\axi_slave_ins/reg_wr_addr [2]),
        .I4(\^axi_slave_ins/reg_wen ),
        .O(\registers_ins/_n0194_inv ));
  (* PK_HLUTNM = "___XLNM___0___registers_ins/_n0198_inv1" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \registers_ins/_n0198_inv1 
       (.I0(\axi_slave_ins/reg_wr_addr [0]),
        .I1(\axi_slave_ins/reg_wr_addr [1]),
        .I2(\axi_slave_ins/reg_wr_addr [3]),
        .I3(\axi_slave_ins/reg_wr_addr [2]),
        .I4(\^axi_slave_ins/reg_wen ),
        .O(\registers_ins/_n0198_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [0]),
        .Q(\registers_ins/buf_addr_reg [0]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [1]),
        .Q(\registers_ins/buf_addr_reg [1]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [10]),
        .Q(\registers_ins/buf_addr_reg [10]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [11]),
        .Q(\registers_ins/buf_addr_reg [11]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [12]),
        .Q(\registers_ins/buf_addr_reg [12]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [13]),
        .Q(\registers_ins/buf_addr_reg [13]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [14]),
        .Q(\registers_ins/buf_addr_reg [14]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [15]),
        .Q(\registers_ins/buf_addr_reg [15]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [16]),
        .Q(\registers_ins/buf_addr_reg [16]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [17]),
        .Q(\registers_ins/buf_addr_reg [17]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [18]),
        .Q(\registers_ins/buf_addr_reg [18]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [19]),
        .Q(\registers_ins/buf_addr_reg [19]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [2]),
        .Q(\registers_ins/buf_addr_reg [2]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [20]),
        .Q(\registers_ins/buf_addr_reg [20]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [21]),
        .Q(\registers_ins/buf_addr_reg [21]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [22]),
        .Q(\registers_ins/buf_addr_reg [22]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [23]),
        .Q(\registers_ins/buf_addr_reg [23]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [24]),
        .Q(\registers_ins/buf_addr_reg [24]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [25]),
        .Q(\registers_ins/buf_addr_reg [25]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [26]),
        .Q(\registers_ins/buf_addr_reg [26]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [27]),
        .Q(\registers_ins/buf_addr_reg [27]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [28]),
        .Q(\registers_ins/buf_addr_reg [28]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [29]),
        .Q(\registers_ins/buf_addr_reg [29]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [3]),
        .Q(\registers_ins/buf_addr_reg [3]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [30]),
        .Q(\registers_ins/buf_addr_reg [30]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [31]),
        .Q(\registers_ins/buf_addr_reg [31]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [4]),
        .Q(\registers_ins/buf_addr_reg [4]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [5]),
        .Q(\registers_ins/buf_addr_reg [5]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [6]),
        .Q(\registers_ins/buf_addr_reg [6]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [7]),
        .Q(\registers_ins/buf_addr_reg [7]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [8]),
        .Q(\registers_ins/buf_addr_reg [8]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/buf_addr_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0190_inv ),
        .D(\axi_slave_ins/reg_wr_data [9]),
        .Q(\registers_ins/buf_addr_reg [9]),
        .R(reg_reset_w));
  (* PK_HLUTNM = "___XLNM___24___registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[0]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[0]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [0]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [0]));
  (* PK_HLUTNM = "___XLNM___12___registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT[10]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[10]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [10]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [10]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[11]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [11]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]));
  (* PK_HLUTNM = "___XLNM___50___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[12]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[12]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [12]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]));
  (* PK_HLUTNM = "___XLNM___50___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[12]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[13]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [13]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]));
  (* PK_HLUTNM = "___XLNM___49___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[14]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[14]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [14]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]));
  (* PK_HLUTNM = "___XLNM___49___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[14]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[15]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [15]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]));
  (* PK_HLUTNM = "___XLNM___48___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[16]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[16]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [16]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]));
  (* PK_HLUTNM = "___XLNM___48___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[16]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[17]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [17]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]));
  (* PK_HLUTNM = "___XLNM___47___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[18]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[18]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [18]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]));
  (* PK_HLUTNM = "___XLNM___47___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[18]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[19]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [19]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]));
  (* PK_HLUTNM = "___XLNM___23___registers_ins/Mmux_v_sync_stop_reg[31]_GND_32_o_mux_36_OUT121" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[1]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [1]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]));
  (* PK_HLUTNM = "___XLNM___46___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[20]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[20]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [20]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]));
  (* PK_HLUTNM = "___XLNM___46___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[20]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[21]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [21]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]));
  (* PK_HLUTNM = "___XLNM___45___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[22]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[22]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [22]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]));
  (* PK_HLUTNM = "___XLNM___45___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[22]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[23]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [23]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]));
  (* PK_HLUTNM = "___XLNM___44___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[24]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[24]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [24]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]));
  (* PK_HLUTNM = "___XLNM___44___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[24]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[25]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [25]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]));
  (* PK_HLUTNM = "___XLNM___43___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[26]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[26]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [26]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]));
  (* PK_HLUTNM = "___XLNM___43___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[26]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[27]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [27]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]));
  (* PK_HLUTNM = "___XLNM___42___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[28]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[28]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [28]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]));
  (* PK_HLUTNM = "___XLNM___42___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[28]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[29]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [29]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]));
  (* PK_HLUTNM = "___XLNM___22___registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[2]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[2]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [2]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [2]));
  (* PK_HLUTNM = "___XLNM___41___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[30]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[30]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [30]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]));
  (* PK_HLUTNM = "___XLNM___41___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[30]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[31]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [31]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]));
  (* PK_HLUTNM = "___XLNM___15___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[3]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[3]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [3]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [3]));
  (* PK_HLUTNM = "___XLNM___14___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[4]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[4]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [4]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [4]));
  (* PK_HLUTNM = "___XLNM___18___registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[5]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[5]1 
       (.I0(\axi_slave_ins/reg_wr_data [5]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [5]));
  (* PK_HLUTNM = "___XLNM___21___registers_ins/Mmux_h_sync_stop_reg[31]_GND_32_o_mux_31_OUT291" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[6]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [6]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]));
  (* PK_HLUTNM = "___XLNM___17___registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[7]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[7]1 
       (.I0(\axi_slave_ins/reg_wr_data [7]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [7]));
  (* PK_HLUTNM = "___XLNM___16___registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[8]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[8]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [8]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [8]));
  (* PK_HLUTNM = "___XLNM___20___registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT[9]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[9]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [9]),
        .O(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [9]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [0]),
        .Q(\registers_ins/h_data_start_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]),
        .Q(\registers_ins/h_data_start_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [10]),
        .Q(\registers_ins/h_data_start_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/h_data_start_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/h_data_start_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/h_data_start_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/h_data_start_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/h_data_start_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/h_data_start_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/h_data_start_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/h_data_start_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/h_data_start_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [2]),
        .Q(\registers_ins/h_data_start_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/h_data_start_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/h_data_start_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/h_data_start_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/h_data_start_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/h_data_start_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/h_data_start_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/h_data_start_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/h_data_start_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/h_data_start_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/h_data_start_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [3]),
        .Q(\registers_ins/h_data_start_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/h_data_start_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b1)) 
    \registers_ins/h_data_start_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/h_data_start_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [4]),
        .Q(\registers_ins/h_data_start_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [5]),
        .Q(\registers_ins/h_data_start_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]),
        .Q(\registers_ins/h_data_start_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [7]),
        .Q(\registers_ins/h_data_start_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [8]),
        .Q(\registers_ins/h_data_start_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_start_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0144_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [9]),
        .Q(\registers_ins/h_data_start_reg [9]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___12___registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT[10]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT[10]1 
       (.I0(\axi_slave_ins/reg_wr_data [10]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [0]),
        .Q(\registers_ins/h_data_stop_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]),
        .Q(\registers_ins/h_data_stop_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT ),
        .Q(\registers_ins/h_data_stop_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/h_data_stop_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/h_data_stop_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/h_data_stop_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/h_data_stop_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/h_data_stop_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/h_data_stop_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/h_data_stop_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/h_data_stop_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/h_data_stop_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [2]),
        .Q(\registers_ins/h_data_stop_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/h_data_stop_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/h_data_stop_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/h_data_stop_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/h_data_stop_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/h_data_stop_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/h_data_stop_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/h_data_stop_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/h_data_stop_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/h_data_stop_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/h_data_stop_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [3]),
        .Q(\registers_ins/h_data_stop_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b1)) 
    \registers_ins/h_data_stop_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/h_data_stop_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b1)) 
    \registers_ins/h_data_stop_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/h_data_stop_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [4]),
        .Q(\registers_ins/h_data_stop_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [5]),
        .Q(\registers_ins/h_data_stop_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]),
        .Q(\registers_ins/h_data_stop_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [7]),
        .Q(\registers_ins/h_data_stop_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [8]),
        .Q(\registers_ins/h_data_stop_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_data_stop_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0150_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [9]),
        .Q(\registers_ins/h_data_stop_reg [9]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___15___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[3]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT[3]1 
       (.I0(\axi_slave_ins/reg_wr_data [3]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [3]));
  (* PK_HLUTNM = "___XLNM___14___registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT[4]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT[4]1 
       (.I0(\axi_slave_ins/reg_wr_data [4]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [4]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [0]),
        .Q(\registers_ins/h_sync_start_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]),
        .Q(\registers_ins/h_sync_start_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT ),
        .Q(\registers_ins/h_sync_start_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/h_sync_start_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/h_sync_start_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/h_sync_start_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/h_sync_start_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/h_sync_start_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/h_sync_start_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/h_sync_start_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/h_sync_start_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/h_sync_start_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [2]),
        .Q(\registers_ins/h_sync_start_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/h_sync_start_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/h_sync_start_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/h_sync_start_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/h_sync_start_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/h_sync_start_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/h_sync_start_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/h_sync_start_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/h_sync_start_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/h_sync_start_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/h_sync_start_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [3]),
        .Q(\registers_ins/h_sync_start_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/h_sync_start_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b1)) 
    \registers_ins/h_sync_start_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/h_sync_start_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [4]),
        .Q(\registers_ins/h_sync_start_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [5]),
        .Q(\registers_ins/h_sync_start_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]),
        .Q(\registers_ins/h_sync_start_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [7]),
        .Q(\registers_ins/h_sync_start_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [8]),
        .Q(\registers_ins/h_sync_start_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_start_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0156_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [9]),
        .Q(\registers_ins/h_sync_start_reg [9]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___18___registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[5]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[5]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [5]),
        .O(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [5]));
  (* PK_HLUTNM = "___XLNM___17___registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[7]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[7]1 
       (.I0(S_AXI_ARESETN),
        .I1(\axi_slave_ins/reg_wr_data [7]),
        .O(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [7]));
  (* PK_HLUTNM = "___XLNM___16___registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[8]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT[8]1 
       (.I0(\axi_slave_ins/reg_wr_data [8]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [8]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [0]),
        .Q(\registers_ins/h_sync_stop_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]),
        .Q(\registers_ins/h_sync_stop_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_stop_reg[31]_GND_32_o_mux_29_OUT ),
        .Q(\registers_ins/h_sync_stop_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/h_sync_stop_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/h_sync_stop_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/h_sync_stop_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/h_sync_stop_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/h_sync_stop_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/h_sync_stop_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/h_sync_stop_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/h_sync_stop_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/h_sync_stop_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [2]),
        .Q(\registers_ins/h_sync_stop_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/h_sync_stop_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/h_sync_stop_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/h_sync_stop_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/h_sync_stop_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/h_sync_stop_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/h_sync_stop_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/h_sync_stop_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/h_sync_stop_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/h_sync_stop_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/h_sync_stop_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [3]),
        .Q(\registers_ins/h_sync_stop_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/h_sync_stop_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b1)) 
    \registers_ins/h_sync_stop_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/h_sync_stop_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [4]),
        .Q(\registers_ins/h_sync_stop_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [5]),
        .Q(\registers_ins/h_sync_stop_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [6]),
        .Q(\registers_ins/h_sync_stop_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [7]),
        .Q(\registers_ins/h_sync_stop_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [8]),
        .Q(\registers_ins/h_sync_stop_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/h_sync_stop_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0162_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [9]),
        .Q(\registers_ins/h_sync_stop_reg [9]),
        .R(1'b0));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux10_6_f7 
       (.I0(\^registers_ins/mux10_8 ),
        .I1(\^registers_ins/mux10_7 ),
        .O(\^registers_ins/mux10_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux10_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [19]),
        .I3(\registers_ins/v_sync_stop_reg [19]),
        .I4(\registers_ins/v_data_stop_reg [19]),
        .I5(\registers_ins/v_data_start_reg [19]),
        .O(\^registers_ins/mux10_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux10_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [19]),
        .I3(\registers_ins/h_sync_stop_reg [19]),
        .I4(\registers_ins/h_data_stop_reg [19]),
        .I5(\registers_ins/h_data_start_reg [19]),
        .O(\^registers_ins/mux10_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux11_6_f7 
       (.I0(\^registers_ins/mux11_8 ),
        .I1(\^registers_ins/mux11_7 ),
        .O(\^registers_ins/mux11_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux11_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [1]),
        .I3(\registers_ins/v_sync_stop_reg [1]),
        .I4(\registers_ins/v_data_stop_reg [1]),
        .I5(\registers_ins/v_data_start_reg [1]),
        .O(\^registers_ins/mux11_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux11_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [1]),
        .I3(\registers_ins/h_sync_stop_reg [1]),
        .I4(\registers_ins/h_data_stop_reg [1]),
        .I5(\registers_ins/h_data_start_reg [1]),
        .O(\^registers_ins/mux11_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux12_6_f7 
       (.I0(\^registers_ins/mux12_8 ),
        .I1(\^registers_ins/mux12_7 ),
        .O(\^registers_ins/mux12_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux12_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [20]),
        .I3(\registers_ins/v_sync_stop_reg [20]),
        .I4(\registers_ins/v_data_stop_reg [20]),
        .I5(\registers_ins/v_data_start_reg [20]),
        .O(\^registers_ins/mux12_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux12_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [20]),
        .I3(\registers_ins/h_sync_stop_reg [20]),
        .I4(\registers_ins/h_data_stop_reg [20]),
        .I5(\registers_ins/h_data_start_reg [20]),
        .O(\^registers_ins/mux12_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux13_6_f7 
       (.I0(\^registers_ins/mux13_8 ),
        .I1(\^registers_ins/mux13_7 ),
        .O(\^registers_ins/mux13_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux13_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [21]),
        .I3(\registers_ins/v_sync_stop_reg [21]),
        .I4(\registers_ins/v_data_stop_reg [21]),
        .I5(\registers_ins/v_data_start_reg [21]),
        .O(\^registers_ins/mux13_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux13_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [21]),
        .I3(\registers_ins/h_sync_stop_reg [21]),
        .I4(\registers_ins/h_data_stop_reg [21]),
        .I5(\registers_ins/h_data_start_reg [21]),
        .O(\^registers_ins/mux13_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux14_6_f7 
       (.I0(\^registers_ins/mux14_8 ),
        .I1(\^registers_ins/mux14_7 ),
        .O(\^registers_ins/mux14_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux14_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [22]),
        .I3(\registers_ins/v_sync_stop_reg [22]),
        .I4(\registers_ins/v_data_stop_reg [22]),
        .I5(\registers_ins/v_data_start_reg [22]),
        .O(\^registers_ins/mux14_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux14_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [22]),
        .I3(\registers_ins/h_sync_stop_reg [22]),
        .I4(\registers_ins/h_data_stop_reg [22]),
        .I5(\registers_ins/h_data_start_reg [22]),
        .O(\^registers_ins/mux14_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux15_6_f7 
       (.I0(\^registers_ins/mux15_8 ),
        .I1(\^registers_ins/mux15_7 ),
        .O(\^registers_ins/mux15_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux15_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [23]),
        .I3(\registers_ins/v_sync_stop_reg [23]),
        .I4(\registers_ins/v_data_stop_reg [23]),
        .I5(\registers_ins/v_data_start_reg [23]),
        .O(\^registers_ins/mux15_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux15_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [23]),
        .I3(\registers_ins/h_sync_stop_reg [23]),
        .I4(\registers_ins/h_data_stop_reg [23]),
        .I5(\registers_ins/h_data_start_reg [23]),
        .O(\^registers_ins/mux15_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux16_6_f7 
       (.I0(\^registers_ins/mux16_8 ),
        .I1(\^registers_ins/mux16_7 ),
        .O(\^registers_ins/mux16_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux16_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [24]),
        .I3(\registers_ins/v_sync_stop_reg [24]),
        .I4(\registers_ins/v_data_stop_reg [24]),
        .I5(\registers_ins/v_data_start_reg [24]),
        .O(\^registers_ins/mux16_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux16_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [24]),
        .I3(\registers_ins/h_sync_stop_reg [24]),
        .I4(\registers_ins/h_data_stop_reg [24]),
        .I5(\registers_ins/h_data_start_reg [24]),
        .O(\^registers_ins/mux16_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux17_6_f7 
       (.I0(\^registers_ins/mux17_8 ),
        .I1(\^registers_ins/mux17_7 ),
        .O(\^registers_ins/mux17_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux17_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [25]),
        .I3(\registers_ins/v_sync_stop_reg [25]),
        .I4(\registers_ins/v_data_stop_reg [25]),
        .I5(\registers_ins/v_data_start_reg [25]),
        .O(\^registers_ins/mux17_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux17_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [25]),
        .I3(\registers_ins/h_sync_stop_reg [25]),
        .I4(\registers_ins/h_data_stop_reg [25]),
        .I5(\registers_ins/h_data_start_reg [25]),
        .O(\^registers_ins/mux17_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux18_6_f7 
       (.I0(\^registers_ins/mux18_8 ),
        .I1(\^registers_ins/mux18_7 ),
        .O(\^registers_ins/mux18_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux18_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [26]),
        .I3(\registers_ins/v_sync_stop_reg [26]),
        .I4(\registers_ins/v_data_stop_reg [26]),
        .I5(\registers_ins/v_data_start_reg [26]),
        .O(\^registers_ins/mux18_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux18_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [26]),
        .I3(\registers_ins/h_sync_stop_reg [26]),
        .I4(\registers_ins/h_data_stop_reg [26]),
        .I5(\registers_ins/h_data_start_reg [26]),
        .O(\^registers_ins/mux18_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux19_6_f7 
       (.I0(\^registers_ins/mux19_8 ),
        .I1(\^registers_ins/mux19_7 ),
        .O(\^registers_ins/mux19_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux19_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [27]),
        .I3(\registers_ins/v_sync_stop_reg [27]),
        .I4(\registers_ins/v_data_stop_reg [27]),
        .I5(\registers_ins/v_data_start_reg [27]),
        .O(\^registers_ins/mux19_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux19_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [27]),
        .I3(\registers_ins/h_sync_stop_reg [27]),
        .I4(\registers_ins/h_data_stop_reg [27]),
        .I5(\registers_ins/h_data_start_reg [27]),
        .O(\^registers_ins/mux19_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux1_6_f7 
       (.I0(\^registers_ins/mux1_8 ),
        .I1(\^registers_ins/mux1_7 ),
        .O(\^registers_ins/mux1_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux1_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [10]),
        .I3(\registers_ins/v_sync_stop_reg [10]),
        .I4(\registers_ins/v_data_stop_reg [10]),
        .I5(\registers_ins/v_data_start_reg [10]),
        .O(\^registers_ins/mux1_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux1_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [10]),
        .I3(\registers_ins/h_sync_stop_reg [10]),
        .I4(\registers_ins/h_data_stop_reg [10]),
        .I5(\registers_ins/h_data_start_reg [10]),
        .O(\^registers_ins/mux1_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux20_6_f7 
       (.I0(\^registers_ins/mux20_8 ),
        .I1(\^registers_ins/mux20_7 ),
        .O(\^registers_ins/mux20_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux20_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [28]),
        .I3(\registers_ins/v_sync_stop_reg [28]),
        .I4(\registers_ins/v_data_stop_reg [28]),
        .I5(\registers_ins/v_data_start_reg [28]),
        .O(\^registers_ins/mux20_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux20_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [28]),
        .I3(\registers_ins/h_sync_stop_reg [28]),
        .I4(\registers_ins/h_data_stop_reg [28]),
        .I5(\registers_ins/h_data_start_reg [28]),
        .O(\^registers_ins/mux20_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux21_6_f7 
       (.I0(\^registers_ins/mux21_8 ),
        .I1(\^registers_ins/mux21_7 ),
        .O(\^registers_ins/mux21_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux21_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [29]),
        .I3(\registers_ins/v_sync_stop_reg [29]),
        .I4(\registers_ins/v_data_stop_reg [29]),
        .I5(\registers_ins/v_data_start_reg [29]),
        .O(\^registers_ins/mux21_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux21_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [29]),
        .I3(\registers_ins/h_sync_stop_reg [29]),
        .I4(\registers_ins/h_data_stop_reg [29]),
        .I5(\registers_ins/h_data_start_reg [29]),
        .O(\^registers_ins/mux21_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux22_6_f7 
       (.I0(\^registers_ins/mux22_8 ),
        .I1(\^registers_ins/mux22_7 ),
        .O(\^registers_ins/mux22_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux22_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [2]),
        .I3(\registers_ins/v_sync_stop_reg [2]),
        .I4(\registers_ins/v_data_stop_reg [2]),
        .I5(\registers_ins/v_data_start_reg [2]),
        .O(\^registers_ins/mux22_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux22_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [2]),
        .I3(\registers_ins/h_sync_stop_reg [2]),
        .I4(\registers_ins/h_data_stop_reg [2]),
        .I5(\registers_ins/h_data_start_reg [2]),
        .O(\^registers_ins/mux22_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux23_6_f7 
       (.I0(\^registers_ins/mux23_8 ),
        .I1(\^registers_ins/mux23_7 ),
        .O(\^registers_ins/mux23_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux23_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [30]),
        .I3(\registers_ins/v_sync_stop_reg [30]),
        .I4(\registers_ins/v_data_stop_reg [30]),
        .I5(\registers_ins/v_data_start_reg [30]),
        .O(\^registers_ins/mux23_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux23_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [30]),
        .I3(\registers_ins/h_sync_stop_reg [30]),
        .I4(\registers_ins/h_data_stop_reg [30]),
        .I5(\registers_ins/h_data_start_reg [30]),
        .O(\^registers_ins/mux23_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux24_6_f7 
       (.I0(\^registers_ins/mux24_8 ),
        .I1(\^registers_ins/mux24_7 ),
        .O(\^registers_ins/mux24_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux24_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [31]),
        .I3(\registers_ins/v_sync_stop_reg [31]),
        .I4(\registers_ins/v_data_stop_reg [31]),
        .I5(\registers_ins/v_data_start_reg [31]),
        .O(\^registers_ins/mux24_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux24_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [31]),
        .I3(\registers_ins/h_sync_stop_reg [31]),
        .I4(\registers_ins/h_data_stop_reg [31]),
        .I5(\registers_ins/h_data_start_reg [31]),
        .O(\^registers_ins/mux24_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux25_6_f7 
       (.I0(\^registers_ins/mux25_8 ),
        .I1(\^registers_ins/mux25_7 ),
        .O(\^registers_ins/mux25_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux25_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [3]),
        .I3(\registers_ins/v_sync_stop_reg [3]),
        .I4(\registers_ins/v_data_stop_reg [3]),
        .I5(\registers_ins/v_data_start_reg [3]),
        .O(\^registers_ins/mux25_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux25_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [3]),
        .I3(\registers_ins/h_sync_stop_reg [3]),
        .I4(\registers_ins/h_data_stop_reg [3]),
        .I5(\registers_ins/h_data_start_reg [3]),
        .O(\^registers_ins/mux25_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux26_6_f7 
       (.I0(\^registers_ins/mux26_8 ),
        .I1(\^registers_ins/mux26_7 ),
        .O(\^registers_ins/mux26_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux26_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [4]),
        .I3(\registers_ins/v_sync_stop_reg [4]),
        .I4(\registers_ins/v_data_stop_reg [4]),
        .I5(\registers_ins/v_data_start_reg [4]),
        .O(\^registers_ins/mux26_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux26_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [4]),
        .I3(\registers_ins/h_sync_stop_reg [4]),
        .I4(\registers_ins/h_data_stop_reg [4]),
        .I5(\registers_ins/h_data_start_reg [4]),
        .O(\^registers_ins/mux26_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux27_6_f7 
       (.I0(\^registers_ins/mux27_8 ),
        .I1(\^registers_ins/mux27_7 ),
        .O(\^registers_ins/mux27_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux27_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [5]),
        .I3(\registers_ins/v_sync_stop_reg [5]),
        .I4(\registers_ins/v_data_stop_reg [5]),
        .I5(\registers_ins/v_data_start_reg [5]),
        .O(\^registers_ins/mux27_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux27_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [5]),
        .I3(\registers_ins/h_sync_stop_reg [5]),
        .I4(\registers_ins/h_data_stop_reg [5]),
        .I5(\registers_ins/h_data_start_reg [5]),
        .O(\^registers_ins/mux27_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux28_6_f7 
       (.I0(\^registers_ins/mux28_8 ),
        .I1(\^registers_ins/mux28_7 ),
        .O(\^registers_ins/mux28_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux28_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [6]),
        .I3(\registers_ins/v_sync_stop_reg [6]),
        .I4(\registers_ins/v_data_stop_reg [6]),
        .I5(\registers_ins/v_data_start_reg [6]),
        .O(\^registers_ins/mux28_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux28_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [6]),
        .I3(\registers_ins/h_sync_stop_reg [6]),
        .I4(\registers_ins/h_data_stop_reg [6]),
        .I5(\registers_ins/h_data_start_reg [6]),
        .O(\^registers_ins/mux28_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux29_6_f7 
       (.I0(\^registers_ins/mux29_8 ),
        .I1(\^registers_ins/mux29_7 ),
        .O(\^registers_ins/mux29_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux29_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [7]),
        .I3(\registers_ins/v_sync_stop_reg [7]),
        .I4(\registers_ins/v_data_stop_reg [7]),
        .I5(\registers_ins/v_data_start_reg [7]),
        .O(\^registers_ins/mux29_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux29_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [7]),
        .I3(\registers_ins/h_sync_stop_reg [7]),
        .I4(\registers_ins/h_data_stop_reg [7]),
        .I5(\registers_ins/h_data_start_reg [7]),
        .O(\^registers_ins/mux29_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux2_6_f7 
       (.I0(\^registers_ins/mux2_8 ),
        .I1(\^registers_ins/mux2_7 ),
        .O(\^registers_ins/mux2_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux2_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [11]),
        .I3(\registers_ins/v_sync_stop_reg [11]),
        .I4(\registers_ins/v_data_stop_reg [11]),
        .I5(\registers_ins/v_data_start_reg [11]),
        .O(\^registers_ins/mux2_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux2_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [11]),
        .I3(\registers_ins/h_sync_stop_reg [11]),
        .I4(\registers_ins/h_data_stop_reg [11]),
        .I5(\registers_ins/h_data_start_reg [11]),
        .O(\^registers_ins/mux2_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux30_6_f7 
       (.I0(\^registers_ins/mux30_8 ),
        .I1(\^registers_ins/mux30_7 ),
        .O(\^registers_ins/mux30_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux30_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [8]),
        .I3(\registers_ins/v_sync_stop_reg [8]),
        .I4(\registers_ins/v_data_stop_reg [8]),
        .I5(\registers_ins/v_data_start_reg [8]),
        .O(\^registers_ins/mux30_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux30_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [8]),
        .I3(\registers_ins/h_sync_stop_reg [8]),
        .I4(\registers_ins/h_data_stop_reg [8]),
        .I5(\registers_ins/h_data_start_reg [8]),
        .O(\^registers_ins/mux30_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux31_6_f7 
       (.I0(\^registers_ins/mux31_8 ),
        .I1(\^registers_ins/mux31_7 ),
        .O(\^registers_ins/mux31_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux31_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [9]),
        .I3(\registers_ins/v_sync_stop_reg [9]),
        .I4(\registers_ins/v_data_stop_reg [9]),
        .I5(\registers_ins/v_data_start_reg [9]),
        .O(\^registers_ins/mux31_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux31_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [9]),
        .I3(\registers_ins/h_sync_stop_reg [9]),
        .I4(\registers_ins/h_data_stop_reg [9]),
        .I5(\registers_ins/h_data_start_reg [9]),
        .O(\^registers_ins/mux31_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux3_6_f7 
       (.I0(\^registers_ins/mux3_8 ),
        .I1(\^registers_ins/mux3_7 ),
        .O(\^registers_ins/mux3_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux3_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [12]),
        .I3(\registers_ins/v_sync_stop_reg [12]),
        .I4(\registers_ins/v_data_stop_reg [12]),
        .I5(\registers_ins/v_data_start_reg [12]),
        .O(\^registers_ins/mux3_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux3_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [12]),
        .I3(\registers_ins/h_sync_stop_reg [12]),
        .I4(\registers_ins/h_data_stop_reg [12]),
        .I5(\registers_ins/h_data_start_reg [12]),
        .O(\^registers_ins/mux3_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux4_6_f7 
       (.I0(\^registers_ins/mux4_8 ),
        .I1(\^registers_ins/mux4_7 ),
        .O(\^registers_ins/mux4_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux4_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [13]),
        .I3(\registers_ins/v_sync_stop_reg [13]),
        .I4(\registers_ins/v_data_stop_reg [13]),
        .I5(\registers_ins/v_data_start_reg [13]),
        .O(\^registers_ins/mux4_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux4_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [13]),
        .I3(\registers_ins/h_sync_stop_reg [13]),
        .I4(\registers_ins/h_data_stop_reg [13]),
        .I5(\registers_ins/h_data_start_reg [13]),
        .O(\^registers_ins/mux4_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux5_6_f7 
       (.I0(\^registers_ins/mux5_8 ),
        .I1(\^registers_ins/mux5_7 ),
        .O(\^registers_ins/mux5_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux5_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [14]),
        .I3(\registers_ins/v_sync_stop_reg [14]),
        .I4(\registers_ins/v_data_stop_reg [14]),
        .I5(\registers_ins/v_data_start_reg [14]),
        .O(\^registers_ins/mux5_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux5_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [14]),
        .I3(\registers_ins/h_sync_stop_reg [14]),
        .I4(\registers_ins/h_data_stop_reg [14]),
        .I5(\registers_ins/h_data_start_reg [14]),
        .O(\^registers_ins/mux5_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux6_6_f7 
       (.I0(\^registers_ins/mux6_8 ),
        .I1(\^registers_ins/mux6_7 ),
        .O(\^registers_ins/mux6_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux6_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [15]),
        .I3(\registers_ins/v_sync_stop_reg [15]),
        .I4(\registers_ins/v_data_stop_reg [15]),
        .I5(\registers_ins/v_data_start_reg [15]),
        .O(\^registers_ins/mux6_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux6_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [15]),
        .I3(\registers_ins/h_sync_stop_reg [15]),
        .I4(\registers_ins/h_data_stop_reg [15]),
        .I5(\registers_ins/h_data_start_reg [15]),
        .O(\^registers_ins/mux6_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux7_6_f7 
       (.I0(\^registers_ins/mux7_8 ),
        .I1(\^registers_ins/mux7_7 ),
        .O(\^registers_ins/mux7_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux7_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [16]),
        .I3(\registers_ins/v_sync_stop_reg [16]),
        .I4(\registers_ins/v_data_stop_reg [16]),
        .I5(\registers_ins/v_data_start_reg [16]),
        .O(\^registers_ins/mux7_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux7_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [16]),
        .I3(\registers_ins/h_sync_stop_reg [16]),
        .I4(\registers_ins/h_data_stop_reg [16]),
        .I5(\registers_ins/h_data_start_reg [16]),
        .O(\^registers_ins/mux7_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux8_6_f7 
       (.I0(\^registers_ins/mux8_8 ),
        .I1(\^registers_ins/mux8_7 ),
        .O(\^registers_ins/mux8_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux8_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [17]),
        .I3(\registers_ins/v_sync_stop_reg [17]),
        .I4(\registers_ins/v_data_stop_reg [17]),
        .I5(\registers_ins/v_data_start_reg [17]),
        .O(\^registers_ins/mux8_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux8_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [17]),
        .I3(\registers_ins/h_sync_stop_reg [17]),
        .I4(\registers_ins/h_data_stop_reg [17]),
        .I5(\registers_ins/h_data_start_reg [17]),
        .O(\^registers_ins/mux8_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux9_6_f7 
       (.I0(\^registers_ins/mux9_8 ),
        .I1(\^registers_ins/mux9_7 ),
        .O(\^registers_ins/mux9_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux9_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [18]),
        .I3(\registers_ins/v_sync_stop_reg [18]),
        .I4(\registers_ins/v_data_stop_reg [18]),
        .I5(\registers_ins/v_data_start_reg [18]),
        .O(\^registers_ins/mux9_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux9_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [18]),
        .I3(\registers_ins/h_sync_stop_reg [18]),
        .I4(\registers_ins/h_data_stop_reg [18]),
        .I5(\registers_ins/h_data_start_reg [18]),
        .O(\^registers_ins/mux9_8 ));
  (* XSTLIB *) 
  MUXF7 \registers_ins/mux_6_f7 
       (.I0(\^registers_ins/mux_8 ),
        .I1(\^registers_ins/mux_7 ),
        .O(\^registers_ins/mux_6_f7 ),
        .S(\axi_slave_ins/reg_rd_addr [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux_7 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/v_sync_start_reg [0]),
        .I3(\registers_ins/v_sync_stop_reg [0]),
        .I4(\registers_ins/v_data_stop_reg [0]),
        .I5(\registers_ins/v_data_start_reg [0]),
        .O(\^registers_ins/mux_7 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFD75B931EC64A820)) 
    \registers_ins/mux_8 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\registers_ins/h_sync_start_reg [0]),
        .I3(\registers_ins/h_sync_stop_reg [0]),
        .I4(\registers_ins/h_data_stop_reg [0]),
        .I5(\registers_ins/h_data_start_reg [0]),
        .O(\^registers_ins/mux_8 ));
  (* PK_HLUTNM = "___XLNM___78___registers_ins/rd_addr[3]9" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3] 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N97),
        .I2(\^registers_ins/mux_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [0]));
  (* PK_HLUTNM = "___XLNM___74___registers_ins/rd_addr[3]2" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]1 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N95),
        .I2(\^registers_ins/mux1_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [10]));
  (* PK_HLUTNM = "___XLNM___63___registers_ins/rd_addr[3]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]10 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N93),
        .I2(\^registers_ins/mux10_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [19]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]10_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [19]),
        .I4(\registers_ins/vga_ctrl_reg [19]),
        .I5(\registers_ins/reads_per_frame_reg [19]),
        .O(N93));
  (* PK_HLUTNM = "___XLNM___63___registers_ins/rd_addr[3]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]11 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N91),
        .I2(\^registers_ins/mux11_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]11_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [1]),
        .I4(\registers_ins/vga_ctrl_reg [1]),
        .I5(\registers_ins/reads_per_frame_reg [1]),
        .O(N91));
  (* PK_HLUTNM = "___XLNM___64___registers_ins/rd_addr[3]13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]12 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N89),
        .I2(\^registers_ins/mux14_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [22]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]12_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [22]),
        .I4(\registers_ins/vga_ctrl_reg [22]),
        .I5(\registers_ins/reads_per_frame_reg [22]),
        .O(N89));
  (* PK_HLUTNM = "___XLNM___64___registers_ins/rd_addr[3]13" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]13 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N87),
        .I2(\^registers_ins/mux12_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [20]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]13_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [20]),
        .I4(\registers_ins/vga_ctrl_reg [20]),
        .I5(\registers_ins/reads_per_frame_reg [20]),
        .O(N87));
  (* PK_HLUTNM = "___XLNM___65___registers_ins/rd_addr[3]15" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]14 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N85),
        .I2(\^registers_ins/mux13_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [21]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]14_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [21]),
        .I4(\registers_ins/vga_ctrl_reg [21]),
        .I5(\registers_ins/reads_per_frame_reg [21]),
        .O(N85));
  (* PK_HLUTNM = "___XLNM___65___registers_ins/rd_addr[3]15" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]15 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N83),
        .I2(\^registers_ins/mux15_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [23]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]15_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [23]),
        .I4(\registers_ins/vga_ctrl_reg [23]),
        .I5(\registers_ins/reads_per_frame_reg [23]),
        .O(N83));
  (* PK_HLUTNM = "___XLNM___66___registers_ins/rd_addr[3]17" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]16 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N81),
        .I2(\^registers_ins/mux16_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [24]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]16_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [24]),
        .I4(\registers_ins/vga_ctrl_reg [24]),
        .I5(\registers_ins/reads_per_frame_reg [24]),
        .O(N81));
  (* PK_HLUTNM = "___XLNM___66___registers_ins/rd_addr[3]17" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]17 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N79),
        .I2(\^registers_ins/mux19_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [27]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]17_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [27]),
        .I4(\registers_ins/vga_ctrl_reg [27]),
        .I5(\registers_ins/reads_per_frame_reg [27]),
        .O(N79));
  (* PK_HLUTNM = "___XLNM___67___registers_ins/rd_addr[3]19" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]18 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N77),
        .I2(\^registers_ins/mux17_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [25]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]18_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [25]),
        .I4(\registers_ins/vga_ctrl_reg [25]),
        .I5(\registers_ins/reads_per_frame_reg [25]),
        .O(N77));
  (* PK_HLUTNM = "___XLNM___67___registers_ins/rd_addr[3]19" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]19 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N75),
        .I2(\^registers_ins/mux18_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [26]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]19_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [26]),
        .I4(\registers_ins/vga_ctrl_reg [26]),
        .I5(\registers_ins/reads_per_frame_reg [26]),
        .O(N75));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]1_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [10]),
        .I4(\registers_ins/vga_ctrl_reg [10]),
        .I5(\registers_ins/reads_per_frame_reg [10]),
        .O(N95));
  (* PK_HLUTNM = "___XLNM___74___registers_ins/rd_addr[3]2" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]2 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N73),
        .I2(\^registers_ins/mux4_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [13]));
  (* PK_HLUTNM = "___XLNM___68___registers_ins/rd_addr[3]21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]20 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N71),
        .I2(\^registers_ins/mux20_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [28]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]20_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [28]),
        .I4(\registers_ins/vga_ctrl_reg [28]),
        .I5(\registers_ins/reads_per_frame_reg [28]),
        .O(N71));
  (* PK_HLUTNM = "___XLNM___68___registers_ins/rd_addr[3]21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]21 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N69),
        .I2(\^registers_ins/mux21_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [29]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]21_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [29]),
        .I4(\registers_ins/vga_ctrl_reg [29]),
        .I5(\registers_ins/reads_per_frame_reg [29]),
        .O(N69));
  (* PK_HLUTNM = "___XLNM___69___registers_ins/rd_addr[3]23" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]22 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N67),
        .I2(\^registers_ins/mux24_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [31]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]22_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [31]),
        .I4(\registers_ins/vga_ctrl_reg [31]),
        .I5(\registers_ins/reads_per_frame_reg [31]),
        .O(N67));
  (* PK_HLUTNM = "___XLNM___69___registers_ins/rd_addr[3]23" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]23 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N65),
        .I2(\^registers_ins/mux22_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [2]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]23_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [2]),
        .I4(\registers_ins/vga_ctrl_reg [2]),
        .I5(\registers_ins/reads_per_frame_reg [2]),
        .O(N65));
  (* PK_HLUTNM = "___XLNM___70___registers_ins/rd_addr[3]25" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]24 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N63),
        .I2(\^registers_ins/mux23_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [30]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]24_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [30]),
        .I4(\registers_ins/vga_ctrl_reg [30]),
        .I5(\registers_ins/reads_per_frame_reg [30]),
        .O(N63));
  (* PK_HLUTNM = "___XLNM___70___registers_ins/rd_addr[3]25" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]25 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N61),
        .I2(\^registers_ins/mux25_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [3]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]25_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [3]),
        .I4(\registers_ins/vga_ctrl_reg [3]),
        .I5(\registers_ins/reads_per_frame_reg [3]),
        .O(N61));
  (* PK_HLUTNM = "___XLNM___71___registers_ins/rd_addr[3]27" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]26 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N59),
        .I2(\^registers_ins/mux26_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [4]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]26_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [4]),
        .I4(\registers_ins/vga_ctrl_reg [4]),
        .I5(\registers_ins/reads_per_frame_reg [4]),
        .O(N59));
  (* PK_HLUTNM = "___XLNM___71___registers_ins/rd_addr[3]27" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]27 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N57),
        .I2(\^registers_ins/mux29_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]27_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [7]),
        .I4(\registers_ins/vga_ctrl_reg [7]),
        .I5(\registers_ins/reads_per_frame_reg [7]),
        .O(N57));
  (* PK_HLUTNM = "___XLNM___72___registers_ins/rd_addr[3]29" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]28 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N55),
        .I2(\^registers_ins/mux27_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]28_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [5]),
        .I4(\registers_ins/vga_ctrl_reg [5]),
        .I5(\registers_ins/reads_per_frame_reg [5]),
        .O(N55));
  (* PK_HLUTNM = "___XLNM___72___registers_ins/rd_addr[3]29" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]29 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N53),
        .I2(\^registers_ins/mux28_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]29_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [6]),
        .I4(\registers_ins/vga_ctrl_reg [6]),
        .I5(\registers_ins/reads_per_frame_reg [6]),
        .O(N53));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]2_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [13]),
        .I4(\registers_ins/vga_ctrl_reg [13]),
        .I5(\registers_ins/reads_per_frame_reg [13]),
        .O(N73));
  (* PK_HLUTNM = "___XLNM___75___registers_ins/rd_addr[3]4" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]3 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N51),
        .I2(\^registers_ins/mux2_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [11]));
  (* PK_HLUTNM = "___XLNM___73___registers_ins/rd_addr[3]31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]30 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N49),
        .I2(\^registers_ins/mux30_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [8]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]30_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [8]),
        .I4(\registers_ins/vga_ctrl_reg [8]),
        .I5(\registers_ins/reads_per_frame_reg [8]),
        .O(N49));
  (* PK_HLUTNM = "___XLNM___73___registers_ins/rd_addr[3]31" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]31 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N47),
        .I2(\^registers_ins/mux31_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]31_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [9]),
        .I4(\registers_ins/vga_ctrl_reg [9]),
        .I5(\registers_ins/reads_per_frame_reg [9]),
        .O(N47));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]3_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [11]),
        .I4(\registers_ins/vga_ctrl_reg [11]),
        .I5(\registers_ins/reads_per_frame_reg [11]),
        .O(N51));
  (* PK_HLUTNM = "___XLNM___75___registers_ins/rd_addr[3]4" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]4 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N45),
        .I2(\^registers_ins/mux3_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [12]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]4_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [12]),
        .I4(\registers_ins/vga_ctrl_reg [12]),
        .I5(\registers_ins/reads_per_frame_reg [12]),
        .O(N45));
  (* PK_HLUTNM = "___XLNM___76___registers_ins/rd_addr[3]6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]5 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N43),
        .I2(\^registers_ins/mux5_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [14]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]5_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [14]),
        .I4(\registers_ins/vga_ctrl_reg [14]),
        .I5(\registers_ins/reads_per_frame_reg [14]),
        .O(N43));
  (* PK_HLUTNM = "___XLNM___76___registers_ins/rd_addr[3]6" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]6 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N41),
        .I2(\^registers_ins/mux6_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [15]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]6_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [15]),
        .I4(\registers_ins/vga_ctrl_reg [15]),
        .I5(\registers_ins/reads_per_frame_reg [15]),
        .O(N41));
  (* PK_HLUTNM = "___XLNM___77___registers_ins/rd_addr[3]8" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]7 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N39),
        .I2(\^registers_ins/mux9_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [18]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]7_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [18]),
        .I4(\registers_ins/vga_ctrl_reg [18]),
        .I5(\registers_ins/reads_per_frame_reg [18]),
        .O(N39));
  (* PK_HLUTNM = "___XLNM___77___registers_ins/rd_addr[3]8" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]8 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N37),
        .I2(\^registers_ins/mux7_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [16]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]8_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [16]),
        .I4(\registers_ins/vga_ctrl_reg [16]),
        .I5(\registers_ins/reads_per_frame_reg [16]),
        .O(N37));
  (* PK_HLUTNM = "___XLNM___78___registers_ins/rd_addr[3]9" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \registers_ins/rd_addr[3]9 
       (.I0(\axi_slave_ins/reg_rd_addr [3]),
        .I1(N35),
        .I2(\^registers_ins/mux8_6_f7 ),
        .O(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [17]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]9_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [17]),
        .I4(\registers_ins/vga_ctrl_reg [17]),
        .I5(\registers_ins/reads_per_frame_reg [17]),
        .O(N35));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hE5F5E7F7EDFDEFFF)) 
    \registers_ins/rd_addr[3]_SW0 
       (.I0(\axi_slave_ins/reg_rd_addr [1]),
        .I1(\axi_slave_ins/reg_rd_addr [0]),
        .I2(\axi_slave_ins/reg_rd_addr [2]),
        .I3(\registers_ins/buf_addr_reg [0]),
        .I4(\registers_ins/vga_ctrl_reg [0]),
        .I5(\registers_ins/reads_per_frame_reg [0]),
        .O(N97));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_0 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [0]),
        .Q(\registers_ins/rd_data [0]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_1 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [1]),
        .Q(\registers_ins/rd_data [1]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_10 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [10]),
        .Q(\registers_ins/rd_data [10]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_11 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [11]),
        .Q(\registers_ins/rd_data [11]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_12 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [12]),
        .Q(\registers_ins/rd_data [12]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_13 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [13]),
        .Q(\registers_ins/rd_data [13]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_14 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [14]),
        .Q(\registers_ins/rd_data [14]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_15 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [15]),
        .Q(\registers_ins/rd_data [15]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_16 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [16]),
        .Q(\registers_ins/rd_data [16]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_17 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [17]),
        .Q(\registers_ins/rd_data [17]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_18 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [18]),
        .Q(\registers_ins/rd_data [18]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_19 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [19]),
        .Q(\registers_ins/rd_data [19]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_2 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [2]),
        .Q(\registers_ins/rd_data [2]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_20 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [20]),
        .Q(\registers_ins/rd_data [20]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_21 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [21]),
        .Q(\registers_ins/rd_data [21]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_22 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [22]),
        .Q(\registers_ins/rd_data [22]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_23 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [23]),
        .Q(\registers_ins/rd_data [23]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_24 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [24]),
        .Q(\registers_ins/rd_data [24]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_25 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [25]),
        .Q(\registers_ins/rd_data [25]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_26 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [26]),
        .Q(\registers_ins/rd_data [26]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_27 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [27]),
        .Q(\registers_ins/rd_data [27]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_28 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [28]),
        .Q(\registers_ins/rd_data [28]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_29 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [29]),
        .Q(\registers_ins/rd_data [29]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_3 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [3]),
        .Q(\registers_ins/rd_data [3]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_30 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [30]),
        .Q(\registers_ins/rd_data [30]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_31 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [31]),
        .Q(\registers_ins/rd_data [31]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_4 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [4]),
        .Q(\registers_ins/rd_data [4]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_5 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [5]),
        .Q(\registers_ins/rd_data [5]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_6 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [6]),
        .Q(\registers_ins/rd_data [6]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_7 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [7]),
        .Q(\registers_ins/rd_data [7]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_8 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [8]),
        .Q(\registers_ins/rd_data [8]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/rd_data_9 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\registers_ins/rd_addr[3]_v_sync_stop_reg[31]_wide_mux_1_OUT [9]),
        .Q(\registers_ins/rd_data [9]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [0]),
        .Q(\registers_ins/reads_per_frame_reg [0]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [1]),
        .Q(\registers_ins/reads_per_frame_reg [1]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [10]),
        .Q(\registers_ins/reads_per_frame_reg [10]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [11]),
        .Q(\registers_ins/reads_per_frame_reg [11]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [12]),
        .Q(\registers_ins/reads_per_frame_reg [12]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [13]),
        .Q(\registers_ins/reads_per_frame_reg [13]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [14]),
        .Q(\registers_ins/reads_per_frame_reg [14]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [15]),
        .Q(\registers_ins/reads_per_frame_reg [15]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [16]),
        .Q(\registers_ins/reads_per_frame_reg [16]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [17]),
        .Q(\registers_ins/reads_per_frame_reg [17]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [18]),
        .Q(\registers_ins/reads_per_frame_reg [18]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [19]),
        .Q(\registers_ins/reads_per_frame_reg [19]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [2]),
        .Q(\registers_ins/reads_per_frame_reg [2]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [20]),
        .Q(\registers_ins/reads_per_frame_reg [20]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [21]),
        .Q(\registers_ins/reads_per_frame_reg [21]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [22]),
        .Q(\registers_ins/reads_per_frame_reg [22]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [23]),
        .Q(\registers_ins/reads_per_frame_reg [23]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [24]),
        .Q(\registers_ins/reads_per_frame_reg [24]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [25]),
        .Q(\registers_ins/reads_per_frame_reg [25]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [26]),
        .Q(\registers_ins/reads_per_frame_reg [26]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [27]),
        .Q(\registers_ins/reads_per_frame_reg [27]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [28]),
        .Q(\registers_ins/reads_per_frame_reg [28]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [29]),
        .Q(\registers_ins/reads_per_frame_reg [29]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [3]),
        .Q(\registers_ins/reads_per_frame_reg [3]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [30]),
        .Q(\registers_ins/reads_per_frame_reg [30]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [31]),
        .Q(\registers_ins/reads_per_frame_reg [31]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [4]),
        .Q(\registers_ins/reads_per_frame_reg [4]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [5]),
        .Q(\registers_ins/reads_per_frame_reg [5]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [6]),
        .Q(\registers_ins/reads_per_frame_reg [6]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [7]),
        .Q(\registers_ins/reads_per_frame_reg [7]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [8]),
        .Q(\registers_ins/reads_per_frame_reg [8]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/reads_per_frame_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0194_inv ),
        .D(\axi_slave_ins/reg_wr_data [9]),
        .Q(\registers_ins/reads_per_frame_reg [9]),
        .R(reg_reset_w));
  (* PK_HLUTNM = "___XLNM___24___registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[0]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[0]1 
       (.I0(\axi_slave_ins/reg_wr_data [0]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT [0]));
  (* PK_HLUTNM = "___XLNM___22___registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[2]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[2]1 
       (.I0(\axi_slave_ins/reg_wr_data [2]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT [2]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT [0]),
        .Q(\registers_ins/v_data_start_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]),
        .Q(\registers_ins/v_data_start_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [10]),
        .Q(\registers_ins/v_data_start_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/v_data_start_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/v_data_start_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/v_data_start_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/v_data_start_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/v_data_start_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/v_data_start_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/v_data_start_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/v_data_start_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/v_data_start_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT [2]),
        .Q(\registers_ins/v_data_start_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/v_data_start_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/v_data_start_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/v_data_start_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/v_data_start_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/v_data_start_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/v_data_start_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/v_data_start_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/v_data_start_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/v_data_start_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/v_data_start_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [3]),
        .Q(\registers_ins/v_data_start_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/v_data_start_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/v_data_start_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [4]),
        .Q(\registers_ins/v_data_start_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [5]),
        .Q(\registers_ins/v_data_start_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]),
        .Q(\registers_ins/v_data_start_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [7]),
        .Q(\registers_ins/v_data_start_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [8]),
        .Q(\registers_ins/v_data_start_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_start_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0168_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [9]),
        .Q(\registers_ins/v_data_start_reg [9]),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___20___registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT[9]1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT[9]1 
       (.I0(\axi_slave_ins/reg_wr_data [9]),
        .I1(S_AXI_ARESETN),
        .O(\registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT [0]),
        .Q(\registers_ins/v_data_stop_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]),
        .Q(\registers_ins/v_data_stop_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [10]),
        .Q(\registers_ins/v_data_stop_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/v_data_stop_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/v_data_stop_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/v_data_stop_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/v_data_stop_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/v_data_stop_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/v_data_stop_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/v_data_stop_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/v_data_stop_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/v_data_stop_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT [2]),
        .Q(\registers_ins/v_data_stop_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/v_data_stop_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/v_data_stop_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/v_data_stop_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/v_data_stop_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/v_data_stop_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/v_data_stop_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/v_data_stop_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/v_data_stop_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/v_data_stop_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/v_data_stop_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [3]),
        .Q(\registers_ins/v_data_stop_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/v_data_stop_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/v_data_stop_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_sync_start_reg[31]_GND_32_o_mux_30_OUT [4]),
        .Q(\registers_ins/v_data_stop_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [5]),
        .Q(\registers_ins/v_data_stop_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]),
        .Q(\registers_ins/v_data_stop_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [7]),
        .Q(\registers_ins/v_data_stop_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [8]),
        .Q(\registers_ins/v_data_stop_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_data_stop_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0174_inv ),
        .D(\registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT ),
        .Q(\registers_ins/v_data_stop_reg [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [0]),
        .Q(\registers_ins/v_sync_start_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [1]),
        .Q(\registers_ins/v_sync_start_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [10]),
        .Q(\registers_ins/v_sync_start_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/v_sync_start_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/v_sync_start_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/v_sync_start_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/v_sync_start_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/v_sync_start_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/v_sync_start_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/v_sync_start_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/v_sync_start_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/v_sync_start_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [2]),
        .Q(\registers_ins/v_sync_start_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/v_sync_start_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/v_sync_start_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/v_sync_start_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/v_sync_start_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/v_sync_start_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/v_sync_start_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/v_sync_start_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/v_sync_start_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/v_sync_start_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/v_sync_start_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [3]),
        .Q(\registers_ins/v_sync_start_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/v_sync_start_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/v_sync_start_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [4]),
        .Q(\registers_ins/v_sync_start_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [5]),
        .Q(\registers_ins/v_sync_start_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]),
        .Q(\registers_ins/v_sync_start_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [7]),
        .Q(\registers_ins/v_sync_start_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [8]),
        .Q(\registers_ins/v_sync_start_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_start_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0180_inv ),
        .D(\registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT ),
        .Q(\registers_ins/v_sync_start_reg [9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [0]),
        .Q(\registers_ins/v_sync_stop_reg [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/v_sync_stop_reg[31]_GND_32_o_mux_36_OUT ),
        .Q(\registers_ins/v_sync_stop_reg [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [10]),
        .Q(\registers_ins/v_sync_stop_reg [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [11]),
        .Q(\registers_ins/v_sync_stop_reg [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [12]),
        .Q(\registers_ins/v_sync_stop_reg [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [13]),
        .Q(\registers_ins/v_sync_stop_reg [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [14]),
        .Q(\registers_ins/v_sync_stop_reg [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [15]),
        .Q(\registers_ins/v_sync_stop_reg [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [16]),
        .Q(\registers_ins/v_sync_stop_reg [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [17]),
        .Q(\registers_ins/v_sync_stop_reg [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [18]),
        .Q(\registers_ins/v_sync_stop_reg [18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [19]),
        .Q(\registers_ins/v_sync_stop_reg [19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT [2]),
        .Q(\registers_ins/v_sync_stop_reg [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [20]),
        .Q(\registers_ins/v_sync_stop_reg [20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [21]),
        .Q(\registers_ins/v_sync_stop_reg [21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [22]),
        .Q(\registers_ins/v_sync_stop_reg [22]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [23]),
        .Q(\registers_ins/v_sync_stop_reg [23]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [24]),
        .Q(\registers_ins/v_sync_stop_reg [24]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [25]),
        .Q(\registers_ins/v_sync_stop_reg [25]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [26]),
        .Q(\registers_ins/v_sync_stop_reg [26]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [27]),
        .Q(\registers_ins/v_sync_stop_reg [27]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [28]),
        .Q(\registers_ins/v_sync_stop_reg [28]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [29]),
        .Q(\registers_ins/v_sync_stop_reg [29]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [3]),
        .Q(\registers_ins/v_sync_stop_reg [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [30]),
        .Q(\registers_ins/v_sync_stop_reg [30]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [31]),
        .Q(\registers_ins/v_sync_stop_reg [31]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [4]),
        .Q(\registers_ins/v_sync_stop_reg [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [5]),
        .Q(\registers_ins/v_sync_stop_reg [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_data_start_reg[31]_GND_32_o_mux_28_OUT [6]),
        .Q(\registers_ins/v_sync_stop_reg [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [7]),
        .Q(\registers_ins/v_sync_stop_reg [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/h_sync_stop_reg[31]_GND_32_o_mux_31_OUT [8]),
        .Q(\registers_ins/v_sync_stop_reg [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/v_sync_stop_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0186_inv ),
        .D(\registers_ins/v_data_stop_reg[31]_GND_32_o_mux_34_OUT ),
        .Q(\registers_ins/v_sync_stop_reg [9]),
        .R(1'b0));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_0 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [0]),
        .Q(\registers_ins/vga_ctrl_reg [0]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_1 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [1]),
        .Q(\registers_ins/vga_ctrl_reg [1]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_10 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [10]),
        .Q(\registers_ins/vga_ctrl_reg [10]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_11 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [11]),
        .Q(\registers_ins/vga_ctrl_reg [11]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_12 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [12]),
        .Q(\registers_ins/vga_ctrl_reg [12]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_13 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [13]),
        .Q(\registers_ins/vga_ctrl_reg [13]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_14 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [14]),
        .Q(\registers_ins/vga_ctrl_reg [14]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_15 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [15]),
        .Q(\registers_ins/vga_ctrl_reg [15]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_16 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [16]),
        .Q(\registers_ins/vga_ctrl_reg [16]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_17 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [17]),
        .Q(\registers_ins/vga_ctrl_reg [17]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_18 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [18]),
        .Q(\registers_ins/vga_ctrl_reg [18]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_19 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [19]),
        .Q(\registers_ins/vga_ctrl_reg [19]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_2 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [2]),
        .Q(\registers_ins/vga_ctrl_reg [2]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_20 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [20]),
        .Q(\registers_ins/vga_ctrl_reg [20]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_21 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [21]),
        .Q(\registers_ins/vga_ctrl_reg [21]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_22 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [22]),
        .Q(\registers_ins/vga_ctrl_reg [22]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_23 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [23]),
        .Q(\registers_ins/vga_ctrl_reg [23]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_24 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [24]),
        .Q(\registers_ins/vga_ctrl_reg [24]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_25 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [25]),
        .Q(\registers_ins/vga_ctrl_reg [25]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_26 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [26]),
        .Q(\registers_ins/vga_ctrl_reg [26]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_27 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [27]),
        .Q(\registers_ins/vga_ctrl_reg [27]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_28 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [28]),
        .Q(\registers_ins/vga_ctrl_reg [28]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_29 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [29]),
        .Q(\registers_ins/vga_ctrl_reg [29]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_3 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [3]),
        .Q(\registers_ins/vga_ctrl_reg [3]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_30 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [30]),
        .Q(\registers_ins/vga_ctrl_reg [30]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_31 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [31]),
        .Q(\registers_ins/vga_ctrl_reg [31]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_4 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [4]),
        .Q(\registers_ins/vga_ctrl_reg [4]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_5 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [5]),
        .Q(\registers_ins/vga_ctrl_reg [5]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_6 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [6]),
        .Q(\registers_ins/vga_ctrl_reg [6]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_7 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [7]),
        .Q(\registers_ins/vga_ctrl_reg [7]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_8 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [8]),
        .Q(\registers_ins/vga_ctrl_reg [8]),
        .R(reg_reset_w));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \registers_ins/vga_ctrl_reg_9 
       (.C(S_AXI_ACLK),
        .CE(\registers_ins/_n0198_inv ),
        .D(\axi_slave_ins/reg_wr_data [9]),
        .Q(\registers_ins/vga_ctrl_reg [9]),
        .R(reg_reset_w));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \scan_ins/Mcount_hpos_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\scan_ins/Mcount_hpos_cy [3:0]),
        .CYINIT(\scan_ins/hpos[11]_INV_47_o_inv ),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O({\scan_ins/Mcount_hpos3 ,\scan_ins/Mcount_hpos2 ,\scan_ins/Mcount_hpos1 ,\scan_ins/Mcount_hpos }),
        .S(\scan_ins/Mcount_hpos_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \scan_ins/Mcount_hpos_cy[4]_CARRY4 
       (.CI(\scan_ins/Mcount_hpos_cy [3]),
        .CO(\scan_ins/Mcount_hpos_cy [7:4]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O({\scan_ins/Mcount_hpos7 ,\scan_ins/Mcount_hpos6 ,\scan_ins/Mcount_hpos5 ,\scan_ins/Mcount_hpos4 }),
        .S(\scan_ins/Mcount_hpos_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \scan_ins/Mcount_hpos_cy[8]_CARRY4 
       (.CI(\scan_ins/Mcount_hpos_cy [7]),
        .CO({\NLW_scan_ins/Mcount_hpos_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\scan_ins/Mcount_hpos_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_scan_ins/Mcount_hpos_cy[8]_CARRY4_DI_UNCONNECTED [3],m_axi_bready,m_axi_bready,m_axi_bready}),
        .O({\scan_ins/Mcount_hpos11 ,\scan_ins/Mcount_hpos10 ,\scan_ins/Mcount_hpos9 ,\scan_ins/Mcount_hpos8 }),
        .S(\scan_ins/Mcount_hpos_lut [11:8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[0] 
       (.I0(\scan_ins/hpos [0]),
        .I1(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I4(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .O(\scan_ins/Mcount_hpos_lut [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[10] 
       (.I0(\scan_ins/hpos [10]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [10]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[11] 
       (.I0(\scan_ins/hpos [11]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [11]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[1] 
       (.I0(\scan_ins/hpos [1]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[2] 
       (.I0(\scan_ins/hpos [2]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[3] 
       (.I0(\scan_ins/hpos [3]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[4] 
       (.I0(\scan_ins/hpos [4]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[5] 
       (.I0(\scan_ins/hpos [5]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[6] 
       (.I0(\scan_ins/hpos [6]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[7] 
       (.I0(\scan_ins/hpos [7]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[8] 
       (.I0(\scan_ins/hpos [8]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_hpos_lut[9] 
       (.I0(\scan_ins/hpos [9]),
        .I1(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I4(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/Mcount_hpos_lut [9]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \scan_ins/Mcount_vpos_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\scan_ins/Mcount_vpos_cy [3:0]),
        .CYINIT(\scan_ins/vpos[11]_v_total[11]_inv_inv ),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O({\scan_ins/Mcount_vpos3 ,\scan_ins/Mcount_vpos2 ,\scan_ins/Mcount_vpos1 ,\scan_ins/Mcount_vpos }),
        .S(\scan_ins/Mcount_vpos_lut [3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \scan_ins/Mcount_vpos_cy[4]_CARRY4 
       (.CI(\scan_ins/Mcount_vpos_cy [3]),
        .CO(\scan_ins/Mcount_vpos_cy [7:4]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O({\scan_ins/Mcount_vpos7 ,\scan_ins/Mcount_vpos6 ,\scan_ins/Mcount_vpos5 ,\scan_ins/Mcount_vpos4 }),
        .S(\scan_ins/Mcount_vpos_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \scan_ins/Mcount_vpos_cy[8]_CARRY4 
       (.CI(\scan_ins/Mcount_vpos_cy [7]),
        .CO({\NLW_scan_ins/Mcount_vpos_cy[8]_CARRY4_CO_UNCONNECTED [3:2],\scan_ins/Mcount_vpos_cy [9:8]}),
        .CYINIT(1'b0),
        .DI({\NLW_scan_ins/Mcount_vpos_cy[8]_CARRY4_DI_UNCONNECTED [3],m_axi_bready,m_axi_bready,m_axi_bready}),
        .O({\scan_ins/Mcount_vpos11 ,\scan_ins/Mcount_vpos10 ,\scan_ins/Mcount_vpos9 ,\scan_ins/Mcount_vpos8 }),
        .S(\scan_ins/Mcount_vpos_lut [11:8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[0] 
       (.I0(\scan_ins/vpos [0]),
        .I1(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I4(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .O(\scan_ins/Mcount_vpos_lut [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[10] 
       (.I0(\scan_ins/vpos [10]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [10]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[11] 
       (.I0(\scan_ins/vpos [11]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [11]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[1] 
       (.I0(\scan_ins/vpos [1]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[2] 
       (.I0(\scan_ins/vpos [2]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[3] 
       (.I0(\scan_ins/vpos [3]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[4] 
       (.I0(\scan_ins/vpos [4]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[5] 
       (.I0(\scan_ins/vpos [5]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[6] 
       (.I0(\scan_ins/vpos [6]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[7] 
       (.I0(\scan_ins/vpos [7]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[8] 
       (.I0(\scan_ins/vpos [8]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [8]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/Mcount_vpos_lut[9] 
       (.I0(\scan_ins/vpos [9]),
        .I1(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I4(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/Mcount_vpos_lut [9]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT11 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[8]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT21 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[9]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT31 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[10]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT41 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[11]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT51 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[12]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT61 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[13]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT71 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[14]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT81 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[15]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT11 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[16]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT21 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[17]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT31 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[18]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT41 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[19]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT51 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[20]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT61 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[21]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT71 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[22]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [0]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44540010)) 
    \scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT81 
       (.I0(\^scan_ins/blank ),
        .I1(\scan_ins/screensaver_on [2]),
        .I2(fifo_rd_data_w[23]),
        .I3(\^scan_ins/underrun_d ),
        .I4(\screensaver_ins/pixel [1]),
        .O(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT11 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [0]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[0]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [0]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT21 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [1]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[1]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [1]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT31 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [0]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[2]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [2]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT41 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [1]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[3]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [3]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT51 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [0]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[4]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [4]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT61 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [1]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[5]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [5]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT71 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [0]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[6]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h44454440)) 
    \scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT81 
       (.I0(\^scan_ins/blank ),
        .I1(\screensaver_ins/pixel [1]),
        .I2(\scan_ins/screensaver_on [2]),
        .I3(\^scan_ins/underrun_d ),
        .I4(fifo_rd_data_w[7]),
        .O(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [7]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \scan_ins/Mxor_hsync_pre_d[1]_vga_ctrl_reg[4]_XOR_93_o_xo<0>1 
       (.I0(\scan_ins/hsync_pre_d [1]),
        .I1(\registers_ins/vga_ctrl_reg [4]),
        .O(\scan_ins/hsync_pre_d[1]_vga_ctrl_reg ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h9)) 
    \scan_ins/Mxor_vsync_pre_d[1]_vga_ctrl_reg[5]_XOR_94_o_xo<0>1 
       (.I0(\registers_ins/vga_ctrl_reg [5]),
        .I1(\scan_ins/vsync_pre_d [1]),
        .O(\scan_ins/vsync_pre_d[1]_vga_ctrl_reg ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \scan_ins/_n0254_inv1 
       (.I0(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I1(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .I4(\scan_ins/vpos[11]_v_total[11]_inv ),
        .O(\scan_ins/_n0254_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/blank 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/blank_rstpot ),
        .Q(\^scan_ins/blank ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \scan_ins/blank_rstpot1_INV_0 
       (.I0(\^scan_ins/fifo_rd_unheld ),
        .O(\scan_ins/blank_rstpot ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \scan_ins/fifo_rd_en1 
       (.I0(fifo_empty_w),
        .I1(\^scan_ins/fifo_rd_unheld ),
        .I2(fifo_rd_data_w[32]),
        .I3(\scan_ins/first_pixel_d [1]),
        .O(fifo_rd_en_w));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/fifo_rd_unheld 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/fifo_rd_unheld_rstpot ),
        .Q(\^scan_ins/fifo_rd_unheld ),
        .R(1'b0));
  (* PK_HLUTNM = "___XLNM___7___scan_ins/underrun_rstpot" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h40)) 
    \scan_ins/fifo_rd_unheld_rstpot 
       (.I0(\^vga_clk_ins/vga_reset ),
        .I1(\^scan_ins/hdata_en ),
        .I2(\^scan_ins/vdata_en ),
        .O(\^scan_ins/fifo_rd_unheld_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/first_pixel 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/first_pixel_rstpot ),
        .Q(\^scan_ins/first_pixel ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/first_pixel_d_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/first_pixel ),
        .Q(\scan_ins/first_pixel_d [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/first_pixel_d_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/first_pixel_d [0]),
        .Q(\scan_ins/first_pixel_d [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \scan_ins/first_pixel_rstpot 
       (.I0(\^vga_clk_ins/vga_reset ),
        .I1(\scan_ins/hpos[11]_h_data_start_reg[11]13 ),
        .I2(\^scan_ins/hpos[11]_h_data_start_reg[11]131 ),
        .I3(\^scan_ins/hpos[11]_h_data_start_reg[11]132 ),
        .I4(\^scan_ins/hpos[11]_h_data_start_reg[11]133 ),
        .I5(\scan_ins/vpos[11]_v_data_start_reg ),
        .O(\^scan_ins/first_pixel_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/h_strobe 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .Q(\^scan_ins/h_strobe ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hdata_en 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/hdata_en_glue_set ),
        .Q(\^scan_ins/hdata_en ),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/hdata_en_glue_ce 
       (.I0(\^scan_ins/hdata_en ),
        .I1(\scan_ins/hpos[11]_h_data_stop_reg[11]12 ),
        .I2(\^scan_ins/hpos[11]_h_data_stop_reg[11]121 ),
        .I3(\^scan_ins/hpos[11]_h_data_stop_reg[11]122 ),
        .I4(\^scan_ins/hpos[11]_h_data_stop_reg[11]123 ),
        .O(\^scan_ins/hdata_en_glue_ce ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \scan_ins/hdata_en_glue_set 
       (.I0(\scan_ins/hpos[11]_h_data_start_reg[11]13 ),
        .I1(\^scan_ins/hpos[11]_h_data_start_reg[11]131 ),
        .I2(\^scan_ins/hpos[11]_h_data_start_reg[11]132 ),
        .I3(\^scan_ins/hpos[11]_h_data_start_reg[11]133 ),
        .I4(\^scan_ins/hdata_en_glue_ce ),
        .O(\^scan_ins/hdata_en_glue_set ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \scan_ins/hpos[11]_INV_47_o_inv1 
       (.I0(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I1(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/hpos[11]_INV_47_o_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/hpos[11]_INV_47_o_inv_inv121 
       (.I0(\registers_ins/h_sync_stop_reg [11]),
        .I1(\registers_ins/h_sync_stop_reg [1]),
        .I2(\registers_ins/h_sync_stop_reg [2]),
        .I3(\scan_ins/hpos [11]),
        .I4(\scan_ins/hpos [1]),
        .I5(\scan_ins/hpos [2]),
        .O(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/hpos[11]_INV_47_o_inv_inv122 
       (.I0(\registers_ins/h_sync_stop_reg [3]),
        .I1(\registers_ins/h_sync_stop_reg [4]),
        .I2(\registers_ins/h_sync_stop_reg [0]),
        .I3(\scan_ins/hpos [3]),
        .I4(\scan_ins/hpos [4]),
        .I5(\scan_ins/hpos [0]),
        .O(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/hpos[11]_INV_47_o_inv_inv123 
       (.I0(\registers_ins/h_sync_stop_reg [8]),
        .I1(\registers_ins/h_sync_stop_reg [9]),
        .I2(\registers_ins/h_sync_stop_reg [6]),
        .I3(\scan_ins/hpos [8]),
        .I4(\scan_ins/hpos [9]),
        .I5(\scan_ins/hpos [6]),
        .O(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/hpos[11]_INV_47_o_inv_inv124 
       (.I0(\registers_ins/h_sync_stop_reg [5]),
        .I1(\registers_ins/h_sync_stop_reg [7]),
        .I2(\registers_ins/h_sync_stop_reg [10]),
        .I3(\scan_ins/hpos [5]),
        .I4(\scan_ins/hpos [7]),
        .I5(\scan_ins/hpos [10]),
        .O(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \scan_ins/hpos[11]_INV_47_o_inv_inv125 
       (.I0(\scan_ins/hpos[11]_INV_47_o_inv_inv12 ),
        .I1(\^scan_ins/hpos[11]_INV_47_o_inv_inv121 ),
        .I2(\^scan_ins/hpos[11]_INV_47_o_inv_inv122 ),
        .I3(\^scan_ins/hpos[11]_INV_47_o_inv_inv123 ),
        .O(\scan_ins/hpos[11]_INV_47_o_inv_inv ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_start_reg[11]131 
       (.I0(\registers_ins/h_data_start_reg [2]),
        .I1(\scan_ins/hpos [2]),
        .I2(\registers_ins/h_data_start_reg [1]),
        .I3(\scan_ins/hpos [1]),
        .I4(\registers_ins/h_data_start_reg [11]),
        .I5(\scan_ins/hpos [11]),
        .O(\scan_ins/hpos[11]_h_data_start_reg[11]13 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_start_reg[11]132 
       (.I0(\registers_ins/h_data_start_reg [0]),
        .I1(\scan_ins/hpos [0]),
        .I2(\registers_ins/h_data_start_reg [4]),
        .I3(\scan_ins/hpos [4]),
        .I4(\registers_ins/h_data_start_reg [3]),
        .I5(\scan_ins/hpos [3]),
        .O(\^scan_ins/hpos[11]_h_data_start_reg[11]131 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_start_reg[11]133 
       (.I0(\registers_ins/h_data_start_reg [6]),
        .I1(\scan_ins/hpos [6]),
        .I2(\registers_ins/h_data_start_reg [9]),
        .I3(\scan_ins/hpos [9]),
        .I4(\registers_ins/h_data_start_reg [8]),
        .I5(\scan_ins/hpos [8]),
        .O(\^scan_ins/hpos[11]_h_data_start_reg[11]132 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_start_reg[11]134 
       (.I0(\registers_ins/h_data_start_reg [10]),
        .I1(\scan_ins/hpos [10]),
        .I2(\registers_ins/h_data_start_reg [7]),
        .I3(\scan_ins/hpos [7]),
        .I4(\registers_ins/h_data_start_reg [5]),
        .I5(\scan_ins/hpos [5]),
        .O(\^scan_ins/hpos[11]_h_data_start_reg[11]133 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_stop_reg[11]121 
       (.I0(\registers_ins/h_data_stop_reg [2]),
        .I1(\scan_ins/hpos [2]),
        .I2(\registers_ins/h_data_stop_reg [1]),
        .I3(\scan_ins/hpos [1]),
        .I4(\registers_ins/h_data_stop_reg [11]),
        .I5(\scan_ins/hpos [11]),
        .O(\scan_ins/hpos[11]_h_data_stop_reg[11]12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_stop_reg[11]122 
       (.I0(\registers_ins/h_data_stop_reg [0]),
        .I1(\scan_ins/hpos [0]),
        .I2(\registers_ins/h_data_stop_reg [4]),
        .I3(\scan_ins/hpos [4]),
        .I4(\registers_ins/h_data_stop_reg [3]),
        .I5(\scan_ins/hpos [3]),
        .O(\^scan_ins/hpos[11]_h_data_stop_reg[11]121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_stop_reg[11]123 
       (.I0(\registers_ins/h_data_stop_reg [6]),
        .I1(\scan_ins/hpos [6]),
        .I2(\registers_ins/h_data_stop_reg [9]),
        .I3(\scan_ins/hpos [9]),
        .I4(\registers_ins/h_data_stop_reg [8]),
        .I5(\scan_ins/hpos [8]),
        .O(\^scan_ins/hpos[11]_h_data_stop_reg[11]122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_data_stop_reg[11]124 
       (.I0(\registers_ins/h_data_stop_reg [10]),
        .I1(\scan_ins/hpos [10]),
        .I2(\registers_ins/h_data_stop_reg [7]),
        .I3(\scan_ins/hpos [7]),
        .I4(\registers_ins/h_data_stop_reg [5]),
        .I5(\scan_ins/hpos [5]),
        .O(\^scan_ins/hpos[11]_h_data_stop_reg[11]123 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_sync_start_reg[11]121 
       (.I0(\registers_ins/h_sync_start_reg [2]),
        .I1(\scan_ins/hpos [2]),
        .I2(\registers_ins/h_sync_start_reg [1]),
        .I3(\scan_ins/hpos [1]),
        .I4(\registers_ins/h_sync_start_reg [11]),
        .I5(\scan_ins/hpos [11]),
        .O(\scan_ins/hpos[11]_h_sync_start_reg[11]12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_sync_start_reg[11]122 
       (.I0(\registers_ins/h_sync_start_reg [0]),
        .I1(\scan_ins/hpos [0]),
        .I2(\registers_ins/h_sync_start_reg [4]),
        .I3(\scan_ins/hpos [4]),
        .I4(\registers_ins/h_sync_start_reg [3]),
        .I5(\scan_ins/hpos [3]),
        .O(\^scan_ins/hpos[11]_h_sync_start_reg[11]121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_sync_start_reg[11]123 
       (.I0(\registers_ins/h_sync_start_reg [6]),
        .I1(\scan_ins/hpos [6]),
        .I2(\registers_ins/h_sync_start_reg [9]),
        .I3(\scan_ins/hpos [9]),
        .I4(\registers_ins/h_sync_start_reg [8]),
        .I5(\scan_ins/hpos [8]),
        .O(\^scan_ins/hpos[11]_h_sync_start_reg[11]122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/hpos[11]_h_sync_start_reg[11]124 
       (.I0(\registers_ins/h_sync_start_reg [10]),
        .I1(\scan_ins/hpos [10]),
        .I2(\registers_ins/h_sync_start_reg [7]),
        .I3(\scan_ins/hpos [7]),
        .I4(\registers_ins/h_sync_start_reg [5]),
        .I5(\scan_ins/hpos [5]),
        .O(\^scan_ins/hpos[11]_h_sync_start_reg[11]123 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos ),
        .Q(\scan_ins/hpos [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos1 ),
        .Q(\scan_ins/hpos [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_10 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos10 ),
        .Q(\scan_ins/hpos [10]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_11 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos11 ),
        .Q(\scan_ins/hpos [11]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos2 ),
        .Q(\scan_ins/hpos [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos3 ),
        .Q(\scan_ins/hpos [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos4 ),
        .Q(\scan_ins/hpos [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos5 ),
        .Q(\scan_ins/hpos [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos6 ),
        .Q(\scan_ins/hpos [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos7 ),
        .Q(\scan_ins/hpos [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_8 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos8 ),
        .Q(\scan_ins/hpos [8]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hpos_9 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/Mcount_hpos9 ),
        .Q(\scan_ins/hpos [9]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hsync_pre 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/hsync_pre_glue_set ),
        .Q(\^scan_ins/hsync_pre ),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hsync_pre_d_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/hsync_pre ),
        .Q(\scan_ins/hsync_pre_d [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/hsync_pre_d_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/hsync_pre_d [0]),
        .Q(\scan_ins/hsync_pre_d [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hC0000000EAAAAAAA)) 
    \scan_ins/hsync_pre_glue_set 
       (.I0(\^scan_ins/hsync_pre ),
        .I1(\^scan_ins/hpos[11]_h_sync_start_reg[11]123 ),
        .I2(\^scan_ins/hpos[11]_h_sync_start_reg[11]122 ),
        .I3(\^scan_ins/hpos[11]_h_sync_start_reg[11]121 ),
        .I4(\scan_ins/hpos[11]_h_sync_start_reg[11]12 ),
        .I5(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .O(\^scan_ins/hsync_pre_glue_set ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \scan_ins/screensaver_on_0 
       (.C(vga_clk),
        .CE(\scan_ins/_n0254_inv ),
        .D(m_axi_bready),
        .Q(\scan_ins/screensaver_on [0]),
        .S(\scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \scan_ins/screensaver_on_1 
       (.C(vga_clk),
        .CE(\scan_ins/_n0254_inv ),
        .D(\scan_ins/screensaver_on [0]),
        .Q(\scan_ins/screensaver_on [1]),
        .S(\scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg ));
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \scan_ins/screensaver_on_2 
       (.C(vga_clk),
        .CE(\scan_ins/_n0254_inv ),
        .D(\scan_ins/screensaver_on [1]),
        .Q(\scan_ins/screensaver_on [2]),
        .S(\scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/underrun 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/underrun_rstpot ),
        .Q(\^scan_ins/underrun ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/underrun_d 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/underrun ),
        .Q(\^scan_ins/underrun_d ),
        .R(\^vga_clk_ins/vga_reset ));
  (* PK_HLUTNM = "___XLNM___7___scan_ins/underrun_rstpot" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \scan_ins/underrun_rstpot 
       (.I0(\^scan_ins/hdata_en ),
        .I1(\^vga_clk_ins/vga_reset ),
        .I2(\^scan_ins/vdata_en ),
        .I3(fifo_empty_w),
        .O(\^scan_ins/underrun_rstpot ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/v_strobe 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/v_strobe_rstpot ),
        .Q(\^scan_ins/v_strobe ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \scan_ins/v_strobe_rstpot 
       (.I0(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .I1(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I3(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I4(\scan_ins/hpos[11]_INV_47_o_inv ),
        .O(\^scan_ins/v_strobe_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vdata_en 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/vdata_en_glue_set ),
        .Q(\^scan_ins/vdata_en ),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \scan_ins/vdata_en_glue_ce 
       (.I0(\^scan_ins/vdata_en ),
        .I1(\scan_ins/vpos[11]_v_data_stop_reg[11]12 ),
        .I2(\^scan_ins/vpos[11]_v_data_stop_reg[11]121 ),
        .I3(\^scan_ins/vpos[11]_v_data_stop_reg[11]122 ),
        .I4(\^scan_ins/vpos[11]_v_data_stop_reg[11]123 ),
        .O(\^scan_ins/vdata_en_glue_ce ));
  (* PK_HLUTNM = "___XLNM___5___scan_ins/vpos[11]_v_data_start_reg[11]125" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \scan_ins/vdata_en_glue_set 
       (.I0(\scan_ins/vpos[11]_v_data_start_reg[11]12 ),
        .I1(\^scan_ins/vpos[11]_v_data_start_reg[11]121 ),
        .I2(\^scan_ins/vpos[11]_v_data_start_reg[11]122 ),
        .I3(\^scan_ins/vpos[11]_v_data_start_reg[11]123 ),
        .I4(\^scan_ins/vdata_en_glue_ce ),
        .O(\^scan_ins/vdata_en_glue_set ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [0]),
        .Q(\scan_ins/vga_blue [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [1]),
        .Q(\scan_ins/vga_blue [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [2]),
        .Q(\scan_ins/vga_blue [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [3]),
        .Q(\scan_ins/vga_blue [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [4]),
        .Q(\scan_ins/vga_blue [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [5]),
        .Q(\scan_ins/vga_blue [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [6]),
        .Q(\scan_ins/vga_blue [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_blue_7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT [7]),
        .Q(\scan_ins/vga_blue [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* PK_HLUTNM = "___XLNM___79___scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg[2]_OR_76_o1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hB)) 
    \scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg[2]_OR_76_o1 
       (.I0(\registers_ins/vga_ctrl_reg [2]),
        .I1(\registers_ins/vga_ctrl_reg [0]),
        .O(\scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_de 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/vga_de_rstpot ),
        .Q(\^scan_ins/vga_de ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \scan_ins/vga_de_rstpot1_INV_0 
       (.I0(\^scan_ins/blank ),
        .O(\scan_ins/vga_de_rstpot ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [0]),
        .Q(\scan_ins/vga_green [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [1]),
        .Q(\scan_ins/vga_green [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [2]),
        .Q(\scan_ins/vga_green [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [3]),
        .Q(\scan_ins/vga_green [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [4]),
        .Q(\scan_ins/vga_green [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [5]),
        .Q(\scan_ins/vga_green [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [6]),
        .Q(\scan_ins/vga_green [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_green_7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[15]_GND_5_o_mux_26_OUT [7]),
        .Q(\scan_ins/vga_green [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_hsync 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/hsync_pre_d[1]_vga_ctrl_reg ),
        .Q(\^scan_ins/vga_hsync ),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [0]),
        .Q(\scan_ins/vga_red [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [1]),
        .Q(\scan_ins/vga_red [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [2]),
        .Q(\scan_ins/vga_red [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [3]),
        .Q(\scan_ins/vga_red [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [4]),
        .Q(\scan_ins/vga_red [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [5]),
        .Q(\scan_ins/vga_red [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [6]),
        .Q(\scan_ins/vga_red [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_red_7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT [7]),
        .Q(\scan_ins/vga_red [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vga_vsync 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/vsync_pre_d[1]_vga_ctrl_reg ),
        .Q(\^scan_ins/vga_vsync ),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_start_reg[11]121 
       (.I0(\scan_ins/vpos [2]),
        .I1(\registers_ins/v_data_start_reg [2]),
        .I2(\scan_ins/vpos [1]),
        .I3(\registers_ins/v_data_start_reg [1]),
        .I4(\scan_ins/vpos [11]),
        .I5(\registers_ins/v_data_start_reg [11]),
        .O(\scan_ins/vpos[11]_v_data_start_reg[11]12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_start_reg[11]122 
       (.I0(\scan_ins/vpos [0]),
        .I1(\registers_ins/v_data_start_reg [0]),
        .I2(\scan_ins/vpos [4]),
        .I3(\registers_ins/v_data_start_reg [4]),
        .I4(\scan_ins/vpos [3]),
        .I5(\registers_ins/v_data_start_reg [3]),
        .O(\^scan_ins/vpos[11]_v_data_start_reg[11]121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_start_reg[11]123 
       (.I0(\scan_ins/vpos [6]),
        .I1(\registers_ins/v_data_start_reg [6]),
        .I2(\scan_ins/vpos [9]),
        .I3(\registers_ins/v_data_start_reg [9]),
        .I4(\scan_ins/vpos [8]),
        .I5(\registers_ins/v_data_start_reg [8]),
        .O(\^scan_ins/vpos[11]_v_data_start_reg[11]122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_start_reg[11]124 
       (.I0(\scan_ins/vpos [10]),
        .I1(\registers_ins/v_data_start_reg [10]),
        .I2(\scan_ins/vpos [7]),
        .I3(\registers_ins/v_data_start_reg [7]),
        .I4(\scan_ins/vpos [5]),
        .I5(\registers_ins/v_data_start_reg [5]),
        .O(\^scan_ins/vpos[11]_v_data_start_reg[11]123 ));
  (* PK_HLUTNM = "___XLNM___5___scan_ins/vpos[11]_v_data_start_reg[11]125" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \scan_ins/vpos[11]_v_data_start_reg[11]125 
       (.I0(\scan_ins/vpos[11]_v_data_start_reg[11]12 ),
        .I1(\^scan_ins/vpos[11]_v_data_start_reg[11]121 ),
        .I2(\^scan_ins/vpos[11]_v_data_start_reg[11]122 ),
        .I3(\^scan_ins/vpos[11]_v_data_start_reg[11]123 ),
        .O(\scan_ins/vpos[11]_v_data_start_reg ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_stop_reg[11]121 
       (.I0(\scan_ins/vpos [2]),
        .I1(\registers_ins/v_data_stop_reg [2]),
        .I2(\scan_ins/vpos [1]),
        .I3(\registers_ins/v_data_stop_reg [1]),
        .I4(\scan_ins/vpos [11]),
        .I5(\registers_ins/v_data_stop_reg [11]),
        .O(\scan_ins/vpos[11]_v_data_stop_reg[11]12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_stop_reg[11]122 
       (.I0(\scan_ins/vpos [0]),
        .I1(\registers_ins/v_data_stop_reg [0]),
        .I2(\scan_ins/vpos [4]),
        .I3(\registers_ins/v_data_stop_reg [4]),
        .I4(\scan_ins/vpos [3]),
        .I5(\registers_ins/v_data_stop_reg [3]),
        .O(\^scan_ins/vpos[11]_v_data_stop_reg[11]121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_stop_reg[11]123 
       (.I0(\scan_ins/vpos [6]),
        .I1(\registers_ins/v_data_stop_reg [6]),
        .I2(\scan_ins/vpos [9]),
        .I3(\registers_ins/v_data_stop_reg [9]),
        .I4(\scan_ins/vpos [8]),
        .I5(\registers_ins/v_data_stop_reg [8]),
        .O(\^scan_ins/vpos[11]_v_data_stop_reg[11]122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_data_stop_reg[11]124 
       (.I0(\scan_ins/vpos [10]),
        .I1(\registers_ins/v_data_stop_reg [10]),
        .I2(\scan_ins/vpos [7]),
        .I3(\registers_ins/v_data_stop_reg [7]),
        .I4(\scan_ins/vpos [5]),
        .I5(\registers_ins/v_data_stop_reg [5]),
        .O(\^scan_ins/vpos[11]_v_data_stop_reg[11]123 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_sync_start_reg[11]121 
       (.I0(\scan_ins/vpos [2]),
        .I1(\registers_ins/v_sync_start_reg [2]),
        .I2(\scan_ins/vpos [1]),
        .I3(\registers_ins/v_sync_start_reg [1]),
        .I4(\scan_ins/vpos [11]),
        .I5(\registers_ins/v_sync_start_reg [11]),
        .O(\scan_ins/vpos[11]_v_sync_start_reg[11]12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_sync_start_reg[11]122 
       (.I0(\scan_ins/vpos [0]),
        .I1(\registers_ins/v_sync_start_reg [0]),
        .I2(\scan_ins/vpos [4]),
        .I3(\registers_ins/v_sync_start_reg [4]),
        .I4(\scan_ins/vpos [3]),
        .I5(\registers_ins/v_sync_start_reg [3]),
        .O(\^scan_ins/vpos[11]_v_sync_start_reg[11]121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_sync_start_reg[11]123 
       (.I0(\scan_ins/vpos [6]),
        .I1(\registers_ins/v_sync_start_reg [6]),
        .I2(\scan_ins/vpos [9]),
        .I3(\registers_ins/v_sync_start_reg [9]),
        .I4(\scan_ins/vpos [8]),
        .I5(\registers_ins/v_sync_start_reg [8]),
        .O(\^scan_ins/vpos[11]_v_sync_start_reg[11]122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \scan_ins/vpos[11]_v_sync_start_reg[11]124 
       (.I0(\scan_ins/vpos [10]),
        .I1(\registers_ins/v_sync_start_reg [10]),
        .I2(\scan_ins/vpos [7]),
        .I3(\registers_ins/v_sync_start_reg [7]),
        .I4(\scan_ins/vpos [5]),
        .I5(\registers_ins/v_sync_start_reg [5]),
        .O(\^scan_ins/vpos[11]_v_sync_start_reg[11]123 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/vpos[11]_v_total[11]_inv121 
       (.I0(\registers_ins/v_sync_stop_reg [11]),
        .I1(\registers_ins/v_sync_stop_reg [1]),
        .I2(\registers_ins/v_sync_stop_reg [2]),
        .I3(\scan_ins/vpos [11]),
        .I4(\scan_ins/vpos [1]),
        .I5(\scan_ins/vpos [2]),
        .O(\scan_ins/vpos[11]_v_total[11]_inv12 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/vpos[11]_v_total[11]_inv122 
       (.I0(\registers_ins/v_sync_stop_reg [3]),
        .I1(\registers_ins/v_sync_stop_reg [4]),
        .I2(\registers_ins/v_sync_stop_reg [0]),
        .I3(\scan_ins/vpos [3]),
        .I4(\scan_ins/vpos [4]),
        .I5(\scan_ins/vpos [0]),
        .O(\^scan_ins/vpos[11]_v_total[11]_inv121 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/vpos[11]_v_total[11]_inv123 
       (.I0(\registers_ins/v_sync_stop_reg [8]),
        .I1(\registers_ins/v_sync_stop_reg [9]),
        .I2(\registers_ins/v_sync_stop_reg [6]),
        .I3(\scan_ins/vpos [8]),
        .I4(\scan_ins/vpos [9]),
        .I5(\scan_ins/vpos [6]),
        .O(\^scan_ins/vpos[11]_v_total[11]_inv122 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    \scan_ins/vpos[11]_v_total[11]_inv124 
       (.I0(\registers_ins/v_sync_stop_reg [5]),
        .I1(\registers_ins/v_sync_stop_reg [7]),
        .I2(\registers_ins/v_sync_stop_reg [10]),
        .I3(\scan_ins/vpos [5]),
        .I4(\scan_ins/vpos [7]),
        .I5(\scan_ins/vpos [10]),
        .O(\^scan_ins/vpos[11]_v_total[11]_inv123 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \scan_ins/vpos[11]_v_total[11]_inv125 
       (.I0(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I1(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/vpos[11]_v_total[11]_inv ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \scan_ins/vpos[11]_v_total[11]_inv_inv1 
       (.I0(\scan_ins/vpos[11]_v_total[11]_inv12 ),
        .I1(\^scan_ins/vpos[11]_v_total[11]_inv121 ),
        .I2(\^scan_ins/vpos[11]_v_total[11]_inv122 ),
        .I3(\^scan_ins/vpos[11]_v_total[11]_inv123 ),
        .O(\scan_ins/vpos[11]_v_total[11]_inv_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_0 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos ),
        .Q(\scan_ins/vpos [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_1 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos1 ),
        .Q(\scan_ins/vpos [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_10 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos10 ),
        .Q(\scan_ins/vpos [10]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_11 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos11 ),
        .Q(\scan_ins/vpos [11]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_2 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos2 ),
        .Q(\scan_ins/vpos [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_3 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos3 ),
        .Q(\scan_ins/vpos [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_4 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos4 ),
        .Q(\scan_ins/vpos [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_5 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos5 ),
        .Q(\scan_ins/vpos [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_6 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos6 ),
        .Q(\scan_ins/vpos [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_7 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos7 ),
        .Q(\scan_ins/vpos [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_8 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos8 ),
        .Q(\scan_ins/vpos [8]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vpos_9 
       (.C(vga_clk),
        .CE(\scan_ins/hpos[11]_INV_47_o_inv_inv ),
        .D(\scan_ins/Mcount_vpos9 ),
        .Q(\scan_ins/vpos [9]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vsync_pre 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/vsync_pre_glue_set ),
        .Q(\^scan_ins/vsync_pre ),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vsync_pre_d_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\^scan_ins/vsync_pre ),
        .Q(\scan_ins/vsync_pre_d [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \scan_ins/vsync_pre_d_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\scan_ins/vsync_pre_d [0]),
        .Q(\scan_ins/vsync_pre_d [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hC0000000EAAAAAAA)) 
    \scan_ins/vsync_pre_glue_set 
       (.I0(\^scan_ins/vsync_pre ),
        .I1(\scan_ins/vpos[11]_v_sync_start_reg[11]12 ),
        .I2(\^scan_ins/vpos[11]_v_sync_start_reg[11]123 ),
        .I3(\^scan_ins/vpos[11]_v_sync_start_reg[11]122 ),
        .I4(\^scan_ins/vpos[11]_v_sync_start_reg[11]121 ),
        .I5(\scan_ins/vpos[11]_v_total[11]_inv ),
        .O(\^scan_ins/vsync_pre_glue_set ));
  (* BUS_INFO = "4:INPUT:WEA[3:0]" *) 
  (* EN_PWRGATE = "NONE" *) 
  (* EN_SDBITERR_INIT_V6 = "FALSE" *) 
  (* OPTIMIZE_PRIMITIVES_NGC = "no" *) 
  (* SAVEDATA = "FALSE" *) 
  (* XSTLIB *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0055555540155000000005540000550000000000540000550005500000001550),
    .INIT_01(256'h000000000000000000000000000000000005ABFE900000055000000015400000),
    .INIT_02(256'h2FFFFFFFC00FF40000000FF40000BF0000000001FE0001FE000FF80000007FC0),
    .INIT_03(256'h0000000000000000000000000000000000BFFFFFFD00001FF00000003FC00000),
    .INIT_04(256'hFFFFFFFFC007FC0000002FE00000BF0000000001FE0001FE0003FD000000FF40),
    .INIT_05(256'h0000000000000000000000000000000000FFFFFFFF80001FF00000003FC00001),
    .INIT_06(256'hFFFFFFFFC003FE0000007FC00000BF0000000001FE0001FE0001FF000002FE00),
    .INIT_07(256'h0000000000000000000000000000000000FFA556FFE0001FF00000003FC00007),
    .INIT_08(256'hFF40002FC000FF400000FF400000BF0000000001FE0001FE0000BF800007FC00),
    .INIT_09(256'h0000000000000000000000000000000000F400002FF4001FF00000003FC0000F),
    .INIT_0A(256'hF400002FC000BFC00003FE000000BF0000000001FE0001FE00003FD0000FF400),
    .INIT_0B(256'h000000000000000000000000000000000040000007FC001FF00000003FC0002F),
    .INIT_0C(256'hE000002FC0002FE00007FC000000BF0000000001FE0001FE00001FF0002FE000),
    .INIT_0D(256'h000000000000000000000000000000000000000003FD001FF00000003FC0003F),
    .INIT_0E(256'hD000002FC0001FF0000FF4000000BF0000000001FE0001FE00000FF8007FC000),
    .INIT_0F(256'h000000000000000000000000000000000000000002FE001FF00000003FC0003F),
    .INIT_10(256'hC000002FC00007FC003FE0000000BF0000000001FE0001FE000003FD00FF4000),
    .INIT_11(256'h000000000000000000000000000000000000000002FE001FF00000003FC0003F),
    .INIT_12(256'hC000002FC00003FE007FC0000000BF0000000001FE0001FE000002FF02FF0000),
    .INIT_13(256'h000000000000000000000000000000000000000002FE001FF00000003FC0003F),
    .INIT_14(256'hD000002FC00000FF40FF40000000BF0000000001FE0001FE000000FF87FC0000),
    .INIT_15(256'h000000000000000000000000000000000000000003FD001FF00000003FC0003F),
    .INIT_16(256'hF000002FC00000BFC2FE00000000BF0000000001FE0001FE0000007FCFF40000),
    .INIT_17(256'h00000000000000000000000000000000000000000FFD001FF00000003FC0001F),
    .INIT_18(256'hFD00002FC000003FE7FC00000000BF0000000001FE0001FE0000001FFFE00000),
    .INIT_19(256'h0000000000000000000000000000000000000001BFFC001FF00000003FC0000F),
    .INIT_1A(256'hFFEAAABFC000000FFFF400000000BF0000000001FE0001FE0000000FFFC00000),
    .INIT_1B(256'h00000000000000000000000000000000000001BFFFF4001FF00000003FC00003),
    .INIT_1C(256'h6FFFFFFFC0000007FFE000000000BF0000000001FE0001FE00000003FF400000),
    .INIT_1D(256'h000000000000000000000000000000000000BFFFFFD0001FF00000003FC00000),
    .INIT_1E(256'hBFFFFFFFC0000002FFC000000000BF0000000001FE0001FE00000002FF800000),
    .INIT_1F(256'h00000000000000000000000000000000001BFFFFFF40001FF00000003FC00001),
    .INIT_20(256'hFFAAAABFC0000000FF4000000000BF0000000001FE0001FE00000007FFD00000),
    .INIT_21(256'h00000000000000000000000000000000007FFFFFE400001FF00000003FC0000B),
    .INIT_22(256'hF400002FC0000000FF0000000000BF0000000001FE0001FE0000000FFFF00000),
    .INIT_23(256'h0000000000000000000000000000000001FFFFE40000001FF00000003FC0002F),
    .INIT_24(256'hC000002FC0000000FF0000000000BF0000000001FE0001FE0000002FFBF80000),
    .INIT_25(256'h0000000000000000000000000000000003FFE4000000001FF00000003FC0007F),
    .INIT_26(256'h4000002FC0000000FF0000000000BF0000000001FE0001FE0000007FC7FC0000),
    .INIT_27(256'h0000000000000000000000000000000007FF40000000001FF00000003FC000FF),
    .INIT_28(256'h0000002FC0000000FF0000000000BF0000000001FE0001FE000000FF82FF0000),
    .INIT_29(256'h000000000000000000000000000000000BFD00000000001FF00000003FC001FF),
    .INIT_2A(256'h0000002FC0000000FF0000000000BF0000000001FE0001FE000002FF00FF4000),
    .INIT_2B(256'h000000000000000000000000000000000FF800000000001FF00000003FC001FF),
    .INIT_2C(256'h0000002FC0000000FF0000000000BF0000000001FE0001FE000003FD007FC000),
    .INIT_2D(256'h000000000000000000000000000000000FF800000000000FF00000007FC002FF),
    .INIT_2E(256'h0000002FC0000000FF0000000000BF0000000001FE0001FE00000FF8002FE000),
    .INIT_2F(256'h000000000000000000000000000000000FF400000000000FF0000000BF8001FF),
    .INIT_30(256'h0000002FC0000000FF0000000000BF0000000001FE0001FE00001FF0000FF800),
    .INIT_31(256'h000000000000000000000000000000000FF800000000000BF8000000FF4001FF),
    .INIT_32(256'h8000002FC0000000FF0000000000BF0000000001FE0001FE00007FD00007FC00),
    .INIT_33(256'h000000000000000000000000000000000BFC000000000007FC000000FF0000FF),
    .INIT_34(256'hE000002FC0000000FF0000000000BF0000000001FE0001FE0000BF800002FF00),
    .INIT_35(256'h0000000000000000000000000003FC0007FE0000000A0003FE000003FF0000FF),
    .INIT_36(256'hFE40002FC0000000FF0000000000BF0000000001FE0001FE0002FF000000FF40),
    .INIT_37(256'h0000000000000000000000000003FC0002FF800001BD0001FF80000BFC00003F),
    .INIT_38(256'hFFFFFFFFC0000000FF002FFFFFFFFF00BFFFFFFFFE0001FE0003FD0000007FC0),
    .INIT_39(256'h0000000000000000000000000003FC0000FFF955AFFD0000BFF955BFF400001F),
    .INIT_3A(256'hFFFFFFFFC0000000FF002FFFFFFFFF00BFFFFFFFFE0001FE000FF80000002FF0),
    .INIT_3B(256'h0000000000000000000000000003FC00003FFFFFFFFE00002FFFFFFFD0000007),
    .INIT_3C(256'h7FFFFFFFC0000000FF002FFFFFFFFF00BFFFFFFFFE0001FE001FF00000000FF4),
    .INIT_3D(256'h0000000000000000000000000003FC00000BFFFFFFF4000007FFFFFF00000000),
    .INIT_3E(256'h0155555540000000550015555555550015555555540000550015500000000154),
    .INIT_3F(256'h0000000000000000000000000001540000006BFFA5000000005BFF9400000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl 
       (.ADDRARDADDR({\screensaver_ins/vcursor [4:0],\screensaver_ins/hcursor [7:0],\^m_axi_arcache [1]}),
        .ADDRBWRADDR({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .CLKARDCLK(vga_clk),
        .CLKBWRCLK(m_axi_bready),
        .DIADI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .DIBDI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .DIPADIP({m_axi_bready,m_axi_bready}),
        .DIPBDIP({m_axi_bready,m_axi_bready}),
        .DOADO({\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED [15:2],\screensaver_ins/ram_out }),
        .DOBDO(\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\^m_axi_arcache [1]),
        .ENBWREN(m_axi_bready),
        .REGCEAREGCE(\^m_axi_arcache [1]),
        .REGCEB(m_axi_bready),
        .RSTRAMARSTRAM(m_axi_bready),
        .RSTRAMB(m_axi_bready),
        .RSTREGARSTREG(m_axi_bready),
        .RSTREGB(m_axi_bready),
        .WEA({m_axi_bready,m_axi_bready}),
        .WEBWE({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \screensaver_ins/Maccum_horigin_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO(\screensaver_ins/Maccum_horigin_cy [3:0]),
        .CYINIT(\^scan_ins/v_strobe ),
        .DI({\screensaver_ins/horigin [3:1],\screensaver_ins/vorigin [0]}),
        .O({\Result[3]1 ,\Result[2]1 ,\Result[1]1 ,\NLW_screensaver_ins/Maccum_horigin_cy[0]_CARRY4_O_UNCONNECTED [0]}),
        .S({\screensaver_ins/Maccum_horigin_lut [3:1],\^screensaver_ins/Maccum_horigin_cy[0]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Maccum_horigin_cy[0]_rt 
       (.I0(\screensaver_ins/vorigin [0]),
        .O(\^screensaver_ins/Maccum_horigin_cy[0]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \screensaver_ins/Maccum_horigin_cy[4]_CARRY4 
       (.CI(\screensaver_ins/Maccum_horigin_cy [3]),
        .CO(\screensaver_ins/Maccum_horigin_cy [7:4]),
        .CYINIT(1'b0),
        .DI(\screensaver_ins/horigin [7:4]),
        .O({\Result[7]1 ,\Result[6]1 ,\Result[5]1 ,\Result[4]1 }),
        .S(\screensaver_ins/Maccum_horigin_lut [7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \screensaver_ins/Maccum_horigin_cy[8]_CARRY4 
       (.CI(\screensaver_ins/Maccum_horigin_cy [7]),
        .CO(\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_DI_UNCONNECTED [3:1],\screensaver_ins/horigin [8]}),
        .O({\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_O_UNCONNECTED [3:2],Result[9],\Result[8]1 }),
        .S({\NLW_screensaver_ins/Maccum_horigin_cy[8]_CARRY4_S_UNCONNECTED [3:2],\screensaver_ins/Maccum_horigin_lut [9:8]}));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screensaver_ins/Maccum_horigin_lut[1] 
       (.I0(\screensaver_ins/horigin [1]),
        .I1(\^scan_ins/v_strobe ),
        .O(\screensaver_ins/Maccum_horigin_lut [1]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screensaver_ins/Maccum_horigin_lut[2] 
       (.I0(\screensaver_ins/horigin [2]),
        .I1(\^scan_ins/v_strobe ),
        .O(\screensaver_ins/Maccum_horigin_lut [2]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screensaver_ins/Maccum_horigin_lut[3] 
       (.I0(\screensaver_ins/horigin [3]),
        .I1(\^scan_ins/v_strobe ),
        .O(\screensaver_ins/Maccum_horigin_lut [3]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screensaver_ins/Maccum_horigin_lut[4] 
       (.I0(\screensaver_ins/horigin [4]),
        .I1(\^scan_ins/v_strobe ),
        .O(\screensaver_ins/Maccum_horigin_lut [4]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screensaver_ins/Maccum_horigin_lut[5] 
       (.I0(\screensaver_ins/horigin [5]),
        .I1(\^scan_ins/v_strobe ),
        .O(\screensaver_ins/Maccum_horigin_lut [5]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h96)) 
    \screensaver_ins/Maccum_horigin_lut[6] 
       (.I0(\screensaver_ins/horigin [6]),
        .I1(\^scan_ins/v_strobe ),
        .I2(\screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B [6]),
        .O(\screensaver_ins/Maccum_horigin_lut [6]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h96)) 
    \screensaver_ins/Maccum_horigin_lut[7] 
       (.I0(\screensaver_ins/horigin [7]),
        .I1(\^scan_ins/v_strobe ),
        .I2(\screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B [7]),
        .O(\screensaver_ins/Maccum_horigin_lut [7]));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \screensaver_ins/Maccum_horigin_lut[8]_INV_0 
       (.I0(\screensaver_ins/horigin [8]),
        .O(\screensaver_ins/Maccum_horigin_lut [8]));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screensaver_ins/Maccum_horigin_lut[9] 
       (.I0(\screensaver_ins/horigin [9]),
        .I1(\^scan_ins/v_strobe ),
        .O(\screensaver_ins/Maccum_horigin_lut [9]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \screensaver_ins/Madd_hcursor[8]_GND_11_o_add_6_OUT_cy[5]11 
       (.I0(\screensaver_ins/hcursor [5]),
        .I1(\screensaver_ins/hcursor [4]),
        .I2(\screensaver_ins/hcursor [3]),
        .I3(\screensaver_ins/hcursor [2]),
        .I4(\screensaver_ins/hcursor [1]),
        .I5(\screensaver_ins/hcursor [0]),
        .O(\screensaver_ins/Madd_hcursor[8]_GND_11_o_add_6_OUT_cy ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \screensaver_ins/Mcount_vcursor_cy[4]11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vcursor [4]),
        .I2(\screensaver_ins/vcursor [3]),
        .I3(\screensaver_ins/vcursor [2]),
        .I4(\screensaver_ins/vcursor [1]),
        .I5(\screensaver_ins/vcursor [0]),
        .O(\screensaver_ins/Mcount_vcursor_cy ));
  (* PK_HLUTNM = "___XLNM___8___screensaver_ins/Mcount_vcursor_xor[0]11" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \screensaver_ins/Mcount_vcursor_xor[0]11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vcursor [0]),
        .I2(\screensaver_ins/vorigin [2]),
        .O(\screensaver_ins/Mcount_vcursor ));
  (* PK_HLUTNM = "___XLNM___8___screensaver_ins/Mcount_vcursor_xor[0]11" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hBE14)) 
    \screensaver_ins/Mcount_vcursor_xor[1]11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vcursor [0]),
        .I2(\screensaver_ins/vcursor [1]),
        .I3(\screensaver_ins/vorigin [3]),
        .O(\screensaver_ins/Mcount_vcursor1 ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hBEEE1444)) 
    \screensaver_ins/Mcount_vcursor_xor[2]11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vcursor [2]),
        .I2(\screensaver_ins/vcursor [0]),
        .I3(\screensaver_ins/vcursor [1]),
        .I4(\screensaver_ins/vorigin [4]),
        .O(\screensaver_ins/Mcount_vcursor2 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBEEEEEEE14444444)) 
    \screensaver_ins/Mcount_vcursor_xor[3]11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vcursor [3]),
        .I2(\screensaver_ins/vcursor [0]),
        .I3(\screensaver_ins/vcursor [1]),
        .I4(\screensaver_ins/vcursor [2]),
        .I5(\screensaver_ins/vorigin [5]),
        .O(\screensaver_ins/Mcount_vcursor3 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBEEEEEEE14444444)) 
    \screensaver_ins/Mcount_vcursor_xor[4]1 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vcursor [4]),
        .I2(\screensaver_ins/vcursor [3]),
        .I3(\screensaver_ins/vcursor [2]),
        .I4(N7),
        .I5(\screensaver_ins/vorigin [6]),
        .O(\screensaver_ins/Mcount_vcursor4 ));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h569A)) 
    \screensaver_ins/Mcount_vcursor_xor[5]11 
       (.I0(\screensaver_ins/Mcount_vcursor_cy ),
        .I1(\^scan_ins/v_strobe ),
        .I2(\screensaver_ins/vcursor [5]),
        .I3(\screensaver_ins/vorigin [7]),
        .O(\screensaver_ins/Mcount_vcursor5 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h2D8D78D87DDD2888)) 
    \screensaver_ins/Mcount_vcursor_xor[6]11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vorigin [8]),
        .I2(\screensaver_ins/Mcount_vcursor_cy ),
        .I3(\screensaver_ins/vorigin [7]),
        .I4(\screensaver_ins/vcursor [6]),
        .I5(\screensaver_ins/vcursor [5]),
        .O(\screensaver_ins/Mcount_vcursor6 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \screensaver_ins/Mcount_vorigin_cy[0]_CARRY4 
       (.CI(1'b0),
        .CO({\screensaver_ins/Mcount_vorigin_cy [3:1],\NLW_screensaver_ins/Mcount_vorigin_cy[0]_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(m_axi_bready),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,\^m_axi_arcache [1]}),
        .O(Result[3:0]),
        .S({\^screensaver_ins/Mcount_vorigin_cy[3]_rt ,\^screensaver_ins/Mcount_vorigin_cy[2]_rt ,\^screensaver_ins/Mcount_vorigin_cy[1]_rt ,\screensaver_ins/Mcount_vorigin_lut }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_cy[1]_rt 
       (.I0(\screensaver_ins/hbase [1]),
        .O(\^screensaver_ins/Mcount_vorigin_cy[1]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_cy[2]_rt 
       (.I0(\screensaver_ins/vorigin [2]),
        .O(\^screensaver_ins/Mcount_vorigin_cy[2]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_cy[3]_rt 
       (.I0(\screensaver_ins/vorigin [3]),
        .O(\^screensaver_ins/Mcount_vorigin_cy[3]_rt ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \screensaver_ins/Mcount_vorigin_cy[4]_CARRY4 
       (.CI(\screensaver_ins/Mcount_vorigin_cy [3]),
        .CO(\screensaver_ins/Mcount_vorigin_cy [7:4]),
        .CYINIT(1'b0),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .O(Result[7:4]),
        .S({\^screensaver_ins/Mcount_vorigin_cy[7]_rt ,\^screensaver_ins/Mcount_vorigin_cy[6]_rt ,\^screensaver_ins/Mcount_vorigin_cy[5]_rt ,\^screensaver_ins/Mcount_vorigin_cy[4]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_cy[4]_rt 
       (.I0(\screensaver_ins/vorigin [4]),
        .O(\^screensaver_ins/Mcount_vorigin_cy[4]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_cy[5]_rt 
       (.I0(\screensaver_ins/vorigin [5]),
        .O(\^screensaver_ins/Mcount_vorigin_cy[5]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_cy[6]_rt 
       (.I0(\screensaver_ins/vorigin [6]),
        .O(\^screensaver_ins/Mcount_vorigin_cy[6]_rt ));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_cy[7]_rt 
       (.I0(\screensaver_ins/vorigin [7]),
        .O(\^screensaver_ins/Mcount_vorigin_cy[7]_rt ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \screensaver_ins/Mcount_vorigin_lut[0]_INV_0 
       (.I0(\screensaver_ins/vorigin [0]),
        .O(\screensaver_ins/Mcount_vorigin_lut ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XSTLIB *) 
  CARRY4 \screensaver_ins/Mcount_vorigin_xor[8]_CARRY4 
       (.CI(\screensaver_ins/Mcount_vorigin_cy [7]),
        .CO(\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_O_UNCONNECTED [3:1],Result[8]}),
        .S({\NLW_screensaver_ins/Mcount_vorigin_xor[8]_CARRY4_S_UNCONNECTED [3:1],\^screensaver_ins/Mcount_vorigin_xor[8]_rt }));
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h2)) 
    \screensaver_ins/Mcount_vorigin_xor[8]_rt 
       (.I0(\screensaver_ins/vorigin [8]),
        .O(\^screensaver_ins/Mcount_vorigin_xor[8]_rt ));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hEAFB4051)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\^scan_ins/h_strobe ),
        .I2(\screensaver_ins/hbase [0]),
        .I3(\screensaver_ins/hcursor [0]),
        .I4(\screensaver_ins/vorigin [0]),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [0]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h1111011111111111)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\^scan_ins/h_strobe ),
        .I2(\screensaver_ins/hcursor [8]),
        .I3(\screensaver_ins/hcursor [6]),
        .I4(\screensaver_ins/hcursor [7]),
        .I5(\screensaver_ins/Madd_hcursor[8]_GND_11_o_add_6_OUT_cy ),
        .O(\^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFFEABBA45540110)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT22 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\^scan_ins/h_strobe ),
        .I2(\screensaver_ins/hcursor [0]),
        .I3(\screensaver_ins/hcursor [1]),
        .I4(\screensaver_ins/hbase [1]),
        .I5(\screensaver_ins/horigin [1]),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [1]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCCA0FFFFCCA0CCA0)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT3 
       (.I0(\screensaver_ins/hbase [2]),
        .I1(\screensaver_ins/horigin [2]),
        .I2(\^scan_ins/h_strobe ),
        .I3(\^scan_ins/v_strobe ),
        .I4(N11),
        .I5(\^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [2]));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'h95)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT3_SW0 
       (.I0(\screensaver_ins/hcursor [2]),
        .I1(\screensaver_ins/hcursor [1]),
        .I2(\screensaver_ins/hcursor [0]),
        .O(N11));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCCA0FFFFCCA0CCA0)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT4 
       (.I0(\screensaver_ins/hbase [3]),
        .I1(\screensaver_ins/horigin [3]),
        .I2(\^scan_ins/h_strobe ),
        .I3(\^scan_ins/v_strobe ),
        .I4(N15),
        .I5(\^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [3]));
  (* PK_HLUTNM = "___XLNM___1___screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT4_SW0 
       (.I0(\screensaver_ins/hcursor [3]),
        .I1(\screensaver_ins/hcursor [2]),
        .I2(\screensaver_ins/hcursor [1]),
        .I3(\screensaver_ins/hcursor [0]),
        .O(N15));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCCA0FFFFCCA0CCA0)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT5 
       (.I0(\screensaver_ins/hbase [4]),
        .I1(\screensaver_ins/horigin [4]),
        .I2(\^scan_ins/h_strobe ),
        .I3(\^scan_ins/v_strobe ),
        .I4(N17),
        .I5(\^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [4]));
  (* PK_HLUTNM = "___XLNM___1___screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT4_SW0" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT5_SW0 
       (.I0(\screensaver_ins/hcursor [4]),
        .I1(\screensaver_ins/hcursor [3]),
        .I2(\screensaver_ins/hcursor [2]),
        .I3(\screensaver_ins/hcursor [1]),
        .I4(\screensaver_ins/hcursor [0]),
        .O(N17));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hCCA0FFFFCCA0CCA0)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT6 
       (.I0(\screensaver_ins/hbase [5]),
        .I1(\screensaver_ins/horigin [5]),
        .I2(\^scan_ins/h_strobe ),
        .I3(\^scan_ins/v_strobe ),
        .I4(N19),
        .I5(\^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [5]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT6_SW0 
       (.I0(\screensaver_ins/hcursor [5]),
        .I1(\screensaver_ins/hcursor [3]),
        .I2(\screensaver_ins/hcursor [4]),
        .I3(\screensaver_ins/hcursor [2]),
        .I4(\screensaver_ins/hcursor [1]),
        .I5(\screensaver_ins/hcursor [0]),
        .O(N19));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hEFFEABBA45540110)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT7 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\^scan_ins/h_strobe ),
        .I2(\screensaver_ins/hcursor [6]),
        .I3(\screensaver_ins/Madd_hcursor[8]_GND_11_o_add_6_OUT_cy ),
        .I4(\screensaver_ins/hbase [6]),
        .I5(\screensaver_ins/horigin [6]),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hFF6AFF00)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT8 
       (.I0(\screensaver_ins/hcursor [7]),
        .I1(\screensaver_ins/hcursor [6]),
        .I2(\screensaver_ins/Madd_hcursor[8]_GND_11_o_add_6_OUT_cy ),
        .I3(N23),
        .I4(\^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [7]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT8_SW0 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [7]),
        .I2(\^scan_ins/h_strobe ),
        .I3(\screensaver_ins/horigin [7]),
        .O(N23));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hFFFF6AAAFFFF0000)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT9 
       (.I0(\screensaver_ins/hcursor [8]),
        .I1(\screensaver_ins/hcursor [7]),
        .I2(\screensaver_ins/hcursor [6]),
        .I3(\screensaver_ins/Madd_hcursor[8]_GND_11_o_add_6_OUT_cy ),
        .I4(N25),
        .I5(\^screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT21 ),
        .O(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [8]));
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT9_SW0 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [8]),
        .I2(\^scan_ins/h_strobe ),
        .I3(\screensaver_ins/horigin [8]),
        .O(N25));
  (* PK_HLUTNM = "___XLNM___11___screensaver_ins/_n0122_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hC5CA)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT10 
       (.I0(\screensaver_ins/hbase [9]),
        .I1(\screensaver_ins/horigin [9]),
        .I2(\^scan_ins/v_strobe ),
        .I3(N27),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [9]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h336EFFAA)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT10_SW0 
       (.I0(\screensaver_ins/hbase [7]),
        .I1(\^scan_ins/h_strobe ),
        .I2(\screensaver_ins/hbase [6]),
        .I3(\screensaver_ins/hbase [8]),
        .I4(\screensaver_ins/vcursor[6]_reduce_and_12_o ),
        .O(N27));
  (* PK_HLUTNM = "___XLNM___25___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT11 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [0]),
        .I2(\screensaver_ins/vorigin [0]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [0]));
  (* PK_HLUTNM = "___XLNM___25___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT21" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT21 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [1]),
        .I2(\screensaver_ins/horigin [1]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [1]));
  (* PK_HLUTNM = "___XLNM___26___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT31 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [2]),
        .I2(\screensaver_ins/horigin [2]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [2]));
  (* PK_HLUTNM = "___XLNM___26___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT41" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT41 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [3]),
        .I2(\screensaver_ins/horigin [3]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [3]));
  (* PK_HLUTNM = "___XLNM___27___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT51 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [4]),
        .I2(\screensaver_ins/horigin [4]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [4]));
  (* PK_HLUTNM = "___XLNM___27___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT61" *) 
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT61 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [5]),
        .I2(\screensaver_ins/horigin [5]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [5]));
  (* PK_HLUTNM = "___XLNM___9___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT71" *) 
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'hBEEE1444)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT71 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [6]),
        .I2(\^scan_ins/h_strobe ),
        .I3(\screensaver_ins/vcursor[6]_reduce_and_12_o ),
        .I4(\screensaver_ins/horigin [6]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [6]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hBEBBBBBB14111111)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT81 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/hbase [7]),
        .I2(\screensaver_ins/hbase [6]),
        .I3(\^scan_ins/h_strobe ),
        .I4(\screensaver_ins/vcursor[6]_reduce_and_12_o ),
        .I5(\screensaver_ins/horigin [7]),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [7]));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hAAAAC3C3AAAAC333)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT9 
       (.I0(\screensaver_ins/horigin [8]),
        .I1(\screensaver_ins/hbase [8]),
        .I2(\screensaver_ins/hbase [7]),
        .I3(\screensaver_ins/hbase [6]),
        .I4(\^scan_ins/v_strobe ),
        .I5(N29),
        .O(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [8]));
  (* PK_HLUTNM = "___XLNM___9___screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT71" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h7)) 
    \screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT9_SW0 
       (.I0(\^scan_ins/h_strobe ),
        .I1(\screensaver_ins/vcursor[6]_reduce_and_12_o ),
        .O(N29));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B2 
       (.I0(\screensaver_ins/vorigin [7]),
        .I1(\screensaver_ins/vorigin [6]),
        .I2(\screensaver_ins/vorigin [8]),
        .I3(\screensaver_ins/vorigin [5]),
        .I4(\screensaver_ins/vorigin [4]),
        .I5(N33),
        .O(\screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B [6]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B2_SW0 
       (.I0(\screensaver_ins/vorigin [2]),
        .I1(\screensaver_ins/vorigin [3]),
        .I2(\screensaver_ins/hbase [1]),
        .I3(\screensaver_ins/vorigin [0]),
        .I4(\^scan_ins/v_strobe ),
        .O(N33));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'hD555555555555555)) 
    \screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B3 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/vorigin [6]),
        .I2(\screensaver_ins/vorigin [8]),
        .I3(\screensaver_ins/vorigin [5]),
        .I4(\screensaver_ins/vorigin [7]),
        .I5(N31),
        .O(\screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B [7]));
  (* XSTLIB *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B3_SW0 
       (.I0(\screensaver_ins/vorigin [4]),
        .I1(\screensaver_ins/vorigin [3]),
        .I2(\screensaver_ins/vorigin [2]),
        .I3(\screensaver_ins/vorigin [0]),
        .I4(\screensaver_ins/hbase [1]),
        .O(N31));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT11_INV_0 
       (.I0(\screensaver_ins/ram_out [1]),
        .O(\screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT1 ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT2_INV_0 
       (.I0(\screensaver_ins/ram_out [0]),
        .O(\screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT ));
  (* PK_HLUTNM = "___XLNM___10___screensaver_ins/_n0115_inv1" *) 
  (* XSTLIB *) 
  LUT4 #(
    .INIT(16'hFEFA)) 
    \screensaver_ins/_n0115_inv1 
       (.I0(\screensaver_ins/hbase [9]),
        .I1(\^scan_ins/h_strobe ),
        .I2(\^scan_ins/v_strobe ),
        .I3(\screensaver_ins/vcursor[6]_reduce_and_12_o ),
        .O(\screensaver_ins/_n0115_inv ));
  (* PK_HLUTNM = "___XLNM___10___screensaver_ins/_n0115_inv1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \screensaver_ins/_n0118_inv1 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\^scan_ins/h_strobe ),
        .O(\screensaver_ins/_n0118_inv ));
  (* PK_HLUTNM = "___XLNM___11___screensaver_ins/_n0122_inv1" *) 
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'hE)) 
    \screensaver_ins/_n0122_inv1 
       (.I0(\^scan_ins/v_strobe ),
        .I1(\screensaver_ins/horigin [9]),
        .O(\screensaver_ins/_n0122_inv ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_0 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [0]),
        .Q(\screensaver_ins/hbase [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_1 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [1]),
        .Q(\screensaver_ins/hbase [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_2 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [2]),
        .Q(\screensaver_ins/hbase [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_3 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [3]),
        .Q(\screensaver_ins/hbase [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_4 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [4]),
        .Q(\screensaver_ins/hbase [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_5 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [5]),
        .Q(\screensaver_ins/hbase [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_6 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [6]),
        .Q(\screensaver_ins/hbase [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_7 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [7]),
        .Q(\screensaver_ins/hbase [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_8 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [8]),
        .Q(\screensaver_ins/hbase [8]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hbase_9 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0115_inv ),
        .D(\screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT [9]),
        .Q(\screensaver_ins/hbase [9]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [0]),
        .Q(\screensaver_ins/hcursor [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [1]),
        .Q(\screensaver_ins/hcursor [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [2]),
        .Q(\screensaver_ins/hcursor [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [3]),
        .Q(\screensaver_ins/hcursor [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [4]),
        .Q(\screensaver_ins/hcursor [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [5]),
        .Q(\screensaver_ins/hcursor [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [6]),
        .Q(\screensaver_ins/hcursor [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [7]),
        .Q(\screensaver_ins/hcursor [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/hcursor_8 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT [8]),
        .Q(\screensaver_ins/hcursor [8]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_1 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[1]1 ),
        .Q(\screensaver_ins/horigin [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_2 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[2]1 ),
        .Q(\screensaver_ins/horigin [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_3 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[3]1 ),
        .Q(\screensaver_ins/horigin [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_4 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[4]1 ),
        .Q(\screensaver_ins/horigin [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_5 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[5]1 ),
        .Q(\screensaver_ins/horigin [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_6 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[6]1 ),
        .Q(\screensaver_ins/horigin [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_7 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[7]1 ),
        .Q(\screensaver_ins/horigin [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_8 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(\Result[8]1 ),
        .Q(\screensaver_ins/horigin [8]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/horigin_9 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0122_inv ),
        .D(Result[9]),
        .Q(\screensaver_ins/horigin [9]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/ignore_ram 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/hcursor[8]_reduce_or_30_o ),
        .Q(\^screensaver_ins/ignore_ram ),
        .R(1'b0));
  (* XSTLIB *) 
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \screensaver_ins/out 
       (.I0(\screensaver_ins/vcursor [5]),
        .I1(\screensaver_ins/vcursor [4]),
        .I2(\screensaver_ins/vcursor [6]),
        .I3(\screensaver_ins/vcursor [3]),
        .I4(\screensaver_ins/vcursor [2]),
        .I5(N7),
        .O(\screensaver_ins/vcursor[6]_reduce_and_12_o ));
  (* XSTLIB *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \screensaver_ins/out21 
       (.I0(\screensaver_ins/vcursor [5]),
        .I1(\screensaver_ins/vcursor [6]),
        .I2(\screensaver_ins/hcursor [8]),
        .O(\screensaver_ins/hcursor[8]_reduce_or_30_o ));
  (* XSTLIB *) 
  LUT2 #(
    .INIT(4'h8)) 
    \screensaver_ins/out_SW0 
       (.I0(\screensaver_ins/vcursor [1]),
        .I1(\screensaver_ins/vcursor [0]),
        .O(N7));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \screensaver_ins/pixel_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT ),
        .Q(\screensaver_ins/pixel [0]),
        .S(\^screensaver_ins/ignore_ram ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \screensaver_ins/pixel_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\screensaver_ins/Mram_ram_out[1]_GND_11_o_wide_mux_30_OUT1 ),
        .Q(\screensaver_ins/pixel [1]),
        .S(\^screensaver_ins/ignore_ram ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vcursor_0 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0118_inv ),
        .D(\screensaver_ins/Mcount_vcursor ),
        .Q(\screensaver_ins/vcursor [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vcursor_1 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0118_inv ),
        .D(\screensaver_ins/Mcount_vcursor1 ),
        .Q(\screensaver_ins/vcursor [1]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vcursor_2 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0118_inv ),
        .D(\screensaver_ins/Mcount_vcursor2 ),
        .Q(\screensaver_ins/vcursor [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vcursor_3 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0118_inv ),
        .D(\screensaver_ins/Mcount_vcursor3 ),
        .Q(\screensaver_ins/vcursor [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vcursor_4 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0118_inv ),
        .D(\screensaver_ins/Mcount_vcursor4 ),
        .Q(\screensaver_ins/vcursor [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vcursor_5 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0118_inv ),
        .D(\screensaver_ins/Mcount_vcursor5 ),
        .Q(\screensaver_ins/vcursor [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vcursor_6 
       (.C(vga_clk),
        .CE(\screensaver_ins/_n0118_inv ),
        .D(\screensaver_ins/Mcount_vcursor6 ),
        .Q(\screensaver_ins/vcursor [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_0 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[0]),
        .Q(\screensaver_ins/vorigin [0]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_2 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[2]),
        .Q(\screensaver_ins/vorigin [2]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_3 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[3]),
        .Q(\screensaver_ins/vorigin [3]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_4 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[4]),
        .Q(\screensaver_ins/vorigin [4]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_5 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[5]),
        .Q(\screensaver_ins/vorigin [5]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_6 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[6]),
        .Q(\screensaver_ins/vorigin [6]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_7 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[7]),
        .Q(\screensaver_ins/vorigin [7]),
        .R(\^vga_clk_ins/vga_reset ));
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \screensaver_ins/vorigin_8 
       (.C(vga_clk),
        .CE(\^scan_ins/v_strobe ),
        .D(Result[8]),
        .Q(\screensaver_ins/vorigin [8]),
        .R(\^vga_clk_ins/vga_reset ));
  (* OPTIMIZE_PRIMITIVES_NGC = "no" *) 
  (* XSTLIB *) 
  BUFG \vga_clk_ins/clkout1_buf 
       (.I(\vga_clk_ins/clkout0 ),
        .O(vga_clk));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(m_axi_bready),
        .Q(\vga_clk_ins/debounce [0]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [0]),
        .Q(\vga_clk_ins/debounce [1]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [1]),
        .Q(\vga_clk_ins/debounce [2]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [2]),
        .Q(\vga_clk_ins/debounce [3]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [3]),
        .Q(\vga_clk_ins/debounce [4]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [4]),
        .Q(\vga_clk_ins/debounce [5]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [5]),
        .Q(\vga_clk_ins/debounce [6]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/debounce_7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [6]),
        .Q(\vga_clk_ins/debounce [7]),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XSTLIB *) 
  FDRE #(
    .INIT(1'b0)) 
    \vga_clk_ins/locked_d 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/locked ),
        .Q(\^vga_clk_ins/locked_d ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \vga_clk_ins/locked_d_inv1_INV_0 
       (.I0(\^vga_clk_ins/locked_d ),
        .O(\vga_clk_ins/locked_d_inv ));
  (* ANALOG_MISC = "0000" *) 
  (* AVDD_COMP_SET = "011" *) 
  (* AVDD_VBG_PD = "110" *) 
  (* AVDD_VBG_SEL = "1001" *) 
  (* BUS_INFO = "16:INPUT:DI[15:0]" *) 
  (* CLKFBIN_EDGE = "FALSE" *) 
  (* CLKFBIN_HT = "1" *) 
  (* CLKFBIN_LT = "1" *) 
  (* CLKFBIN_MULT = "1" *) 
  (* CLKFBIN_NOCOUNT = "TRUE" *) 
  (* CLKFBOUT_DT = "0" *) 
  (* CLKFBOUT_EDGE = "FALSE" *) 
  (* CLKFBOUT_EN = "TRUE" *) 
  (* CLKFBOUT_HT = "1" *) 
  (* CLKFBOUT_LT = "1" *) 
  (* CLKFBOUT_MX = "00" *) 
  (* CLKFBOUT_NOCOUNT = "TRUE" *) 
  (* CLKFBOUT_PM = "000" *) 
  (* CLKFB_MUX_SEL = "000" *) 
  (* CLKIN1_MUX_SEL = "000" *) 
  (* CLKIN2_MUX_SEL = "000" *) 
  (* CLKOUT0_DT = "0" *) 
  (* CLKOUT0_EDGE = "FALSE" *) 
  (* CLKOUT0_EN = "FALSE" *) 
  (* CLKOUT0_HT = "1" *) 
  (* CLKOUT0_LT = "1" *) 
  (* CLKOUT0_MX = "00" *) 
  (* CLKOUT0_NOCOUNT = "TRUE" *) 
  (* CLKOUT0_PM = "000" *) 
  (* CLKOUT1_DT = "0" *) 
  (* CLKOUT1_EDGE = "FALSE" *) 
  (* CLKOUT1_EN = "FALSE" *) 
  (* CLKOUT1_HT = "1" *) 
  (* CLKOUT1_LT = "1" *) 
  (* CLKOUT1_MX = "00" *) 
  (* CLKOUT1_NOCOUNT = "TRUE" *) 
  (* CLKOUT1_PM = "000" *) 
  (* CLKOUT2_DT = "0" *) 
  (* CLKOUT2_EDGE = "FALSE" *) 
  (* CLKOUT2_EN = "FALSE" *) 
  (* CLKOUT2_HT = "1" *) 
  (* CLKOUT2_LT = "1" *) 
  (* CLKOUT2_MX = "00" *) 
  (* CLKOUT2_NOCOUNT = "TRUE" *) 
  (* CLKOUT2_PM = "000" *) 
  (* CLKOUT3_DT = "0" *) 
  (* CLKOUT3_EDGE = "FALSE" *) 
  (* CLKOUT3_EN = "FALSE" *) 
  (* CLKOUT3_HT = "1" *) 
  (* CLKOUT3_LT = "1" *) 
  (* CLKOUT3_MX = "00" *) 
  (* CLKOUT3_NOCOUNT = "TRUE" *) 
  (* CLKOUT3_PM = "000" *) 
  (* CLKOUT4_DT = "0" *) 
  (* CLKOUT4_EDGE = "FALSE" *) 
  (* CLKOUT4_EN = "FALSE" *) 
  (* CLKOUT4_HT = "1" *) 
  (* CLKOUT4_LT = "1" *) 
  (* CLKOUT4_MX = "00" *) 
  (* CLKOUT4_NOCOUNT = "TRUE" *) 
  (* CLKOUT4_PM = "000" *) 
  (* CLKOUT5_DT = "0" *) 
  (* CLKOUT5_EDGE = "FALSE" *) 
  (* CLKOUT5_EN = "FALSE" *) 
  (* CLKOUT5_HT = "1" *) 
  (* CLKOUT5_LT = "1" *) 
  (* CLKOUT5_MX = "00" *) 
  (* CLKOUT5_NOCOUNT = "TRUE" *) 
  (* CLKOUT5_PM = "000" *) 
  (* CONTROL_0 = "1111001101111100" *) 
  (* CONTROL_1 = "0111110101001101" *) 
  (* CONTROL_2 = "0101000001000010" *) 
  (* CONTROL_3 = "1110101111001000" *) 
  (* CONTROL_4 = "1101010011011111" *) 
  (* CONTROL_5 = "1010110111111011" *) 
  (* CONTROL_6 = "1011001011000011" *) 
  (* CONTROL_7 = "0100110000101110" *) 
  (* CP = "0000" *) 
  (* CP_BIAS_TRIP_SET = "0" *) 
  (* CP_RES = "01" *) 
  (* DIRECT_PATH_CNTRL = "FALSE" *) 
  (* DIVCLK_EDGE = "FALSE" *) 
  (* DIVCLK_HT = "1" *) 
  (* DIVCLK_LT = "1" *) 
  (* DIVCLK_NOCOUNT = "TRUE" *) 
  (* DVDD_COMP_SET = "011" *) 
  (* DVDD_VBG_PD = "110" *) 
  (* DVDD_VBG_SEL = "1001" *) 
  (* EN_CURR_SINK = "11" *) 
  (* EN_VCO_DIV1 = "FALSE" *) 
  (* EN_VCO_DIV6 = "FALSE" *) 
  (* FREQ_BB_USE_CLK0 = "0" *) 
  (* FREQ_BB_USE_CLK1 = "0" *) 
  (* FREQ_BB_USE_CLK2 = "0" *) 
  (* FREQ_BB_USE_CLK3 = "0" *) 
  (* FREQ_COMP = "01" *) 
  (* GTS_WAIT = "FALSE" *) 
  (* HROW_DLY_SET = "0" *) 
  (* HVLF_CNT_TEST = "0" *) 
  (* HVLF_CNT_TEST_EN = "FALSE" *) 
  (* IN_DLY_EN = "TRUE" *) 
  (* IN_DLY_MX_CVDD = "011000" *) 
  (* IN_DLY_MX_DVDD = "000001" *) 
  (* IN_DLY_SET = "46" *) 
  (* LFHF = "11" *) 
  (* LF_LOW_SEL = "FALSE" *) 
  (* LF_NEN = "10" *) 
  (* LF_PEN = "00" *) 
  (* LOCK_CNT = "128" *) 
  (* LOCK_FB_DLY = "3" *) 
  (* LOCK_REF_DLY = "3" *) 
  (* LOCK_SAT_HIGH = "160" *) 
  (* MAN_LF = "000" *) 
  (* MVDD_SEL = "11" *) 
  (* OPTIMIZE_PRIMITIVES_NGC = "no" *) 
  (* PFD = "0100001" *) 
  (* PLL_EN = "TRUE" *) 
  (* RES = "0000" *) 
  (* SEL_HV_NMOS = "FALSE" *) 
  (* SEL_LV_NMOS = "FALSE" *) 
  (* SEL_SLIPD = "FALSE" *) 
  (* SKEW_FLOP_INV = "0000" *) 
  (* SPARE_ANALOG = "00000" *) 
  (* SPARE_DIGITAL = "00000" *) 
  (* SUP_SEL_AREG = "FALSE" *) 
  (* SUP_SEL_DREG = "FALSE" *) 
  (* SYNTH_CLK_DIV = "11" *) 
  (* TMUX_MUX_SEL = "00" *) 
  (* UNLOCK_CNT = "64" *) 
  (* VLF_HIGH_DIS_B = "TRUE" *) 
  (* VLF_HIGH_PWDN_B = "TRUE" *) 
  (* VREF_START = "01" *) 
  (* XSTLIB *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(39),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(15),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(4),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    \vga_clk_ins/vga_pll 
       (.CLKFBIN(\vga_clk_ins/clk_fb ),
        .CLKFBOUT(\vga_clk_ins/clk_fb ),
        .CLKIN1(clk_in),
        .CLKIN2(m_axi_bready),
        .CLKINSEL(\^m_axi_arcache [1]),
        .CLKOUT0(\vga_clk_ins/clkout0 ),
        .CLKOUT1(\NLW_vga_clk_ins/vga_pll_CLKOUT1_UNCONNECTED ),
        .CLKOUT2(\NLW_vga_clk_ins/vga_pll_CLKOUT2_UNCONNECTED ),
        .CLKOUT3(\NLW_vga_clk_ins/vga_pll_CLKOUT3_UNCONNECTED ),
        .CLKOUT4(\NLW_vga_clk_ins/vga_pll_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_vga_clk_ins/vga_pll_CLKOUT5_UNCONNECTED ),
        .DADDR({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .DCLK(m_axi_bready),
        .DEN(m_axi_bready),
        .DI({m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready,m_axi_bready}),
        .DO(\NLW_vga_clk_ins/vga_pll_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_vga_clk_ins/vga_pll_DRDY_UNCONNECTED ),
        .DWE(m_axi_bready),
        .LOCKED(\vga_clk_ins/locked ),
        .PWRDWN(m_axi_bready),
        .RST(m_axi_bready));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* XSTLIB *) 
  FDSE #(
    .INIT(1'b1)) 
    \vga_clk_ins/vga_reset 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\vga_clk_ins/debounce [7]),
        .Q(\^vga_clk_ins/vga_reset ),
        .S(\vga_clk_ins/locked_d_inv ));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XSTLIB *) 
  LUT1 #(
    .INIT(2'h1)) 
    \vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o1_INV_0 
       (.I0(m_axi_aresetn),
        .O(\vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o ));
  (* BUS_INFO = "36:OUTPUT:dout[35:0]" *) 
  vga_fifo_lib_xillyvga_core_lib \vga_fifo_wrapper_ins/vga_fifo 
       (.din({m_axi_bready,m_axi_bready,m_axi_bready,\axi_read_dma_ins/fifo_wr_data }),
        .dout({\NLW_vga_fifo_wrapper_ins/vga_fifo_dout_UNCONNECTED [35:33],fifo_rd_data_w}),
        .empty(fifo_empty_w),
        .full(\NLW_vga_fifo_wrapper_ins/vga_fifo_full_UNCONNECTED ),
        .prog_full(fifo_almost_full_w),
        .rd_clk(vga_clk),
        .rd_en(fifo_rd_en_w),
        .rst(\vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o ),
        .wr_clk(m_axi_aclk),
        .wr_en(\^axi_read_dma_ins/fifo_wr_en ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
