

================================================================
== Vitis HLS Report for 'sortList'
================================================================
* Date:           Tue Jul 25 02:51:41 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.937 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    14346|   116746|  0.143 ms|  1.167 ms|  14346|  116746|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_86   |sortList_Pipeline_VITIS_LOOP_28_1  |     2049|     2049|  20.490 us|  20.490 us|  2049|  2049|       no|
        |grp_sortList_Pipeline_occurence_loop_fu_94    |sortList_Pipeline_occurence_loop   |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102  |sortList_Pipeline_VITIS_LOOP_55_2  |        2|       52|  20.000 ns|   0.520 us|     2|    52|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |    10240|   112640|    5 ~ 55|          -|          -|  2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     83|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     181|    378|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     280|    643|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_86   |sortList_Pipeline_VITIS_LOOP_28_1  |        0|   0|   47|  125|    0|
    |grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102  |sortList_Pipeline_VITIS_LOOP_55_2  |        0|   0|   25|   93|    0|
    |grp_sortList_Pipeline_occurence_loop_fu_94    |sortList_Pipeline_occurence_loop   |        0|   0|  109|  160|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   0|  181|  378|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |count_V_U  |sortList_count_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +-----------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +-----------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |conv3_i_fu_154_p2    |         +|   0|  0|  23|          16|          16|
    |i_V_7_fu_139_p2      |         +|   0|  0|  12|          12|           1|
    |index_3_fu_186_p2    |         +|   0|  0|  15|           8|           8|
    |empty_fu_168_p2      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln52_fu_133_p2  |      icmp|   0|  0|  12|          12|          13|
    |empty_98_fu_178_p3   |    select|   0|  0|   8|           1|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  83|          65|          47|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         10|    1|         10|
    |count_V_address0  |  20|          4|   11|         44|
    |count_V_ce0       |  14|          3|    1|          3|
    |count_V_ce1       |   9|          2|    1|          2|
    |count_V_d0        |  14|          3|   16|         48|
    |count_V_we0       |  14|          3|    1|          3|
    |data_address0     |  20|          4|   11|         44|
    |data_ce0          |  20|          4|    1|          4|
    |i_V_5_fu_34       |   9|          2|   12|         24|
    |index_fu_38       |   9|          2|    8|         16|
    +------------------+----+-----------+-----+-----------+
    |Total             | 182|         37|   63|        198|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   9|   0|    9|          0|
    |conv3_i_reg_242                                            |  16|   0|   16|          0|
    |count_V_load_reg_250                                       |  16|   0|   16|          0|
    |grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_86_ap_start_reg   |   1|   0|    1|          0|
    |grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |grp_sortList_Pipeline_occurence_loop_fu_94_ap_start_reg    |   1|   0|    1|          0|
    |i_V_5_fu_34                                                |  12|   0|   12|          0|
    |index_3_reg_255                                            |   8|   0|    8|          0|
    |index_fu_38                                                |   8|   0|    8|          0|
    |num_V_reg_221                                              |  16|   0|   16|          0|
    |trunc_ln43_reg_229                                         |  11|   0|   11|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  99|   0|   99|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      sortList|  return value|
|data_address0         |  out|   11|   ap_memory|          data|         array|
|data_ce0              |  out|    1|   ap_memory|          data|         array|
|data_q0               |   in|   16|   ap_memory|          data|         array|
|sorted_list_address0  |  out|   11|   ap_memory|   sorted_list|         array|
|sorted_list_ce0       |  out|    1|   ap_memory|   sorted_list|         array|
|sorted_list_we0       |  out|    1|   ap_memory|   sorted_list|         array|
|sorted_list_d0        |  out|   16|   ap_memory|   sorted_list|         array|
+----------------------+-----+-----+------------+--------------+--------------+

