# compile vhdl design source files
vhdl xil_defaultlib  "../../../IP_Multiplier.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
vhdl xil_defaultlib  "../../../IP_Multiplier.srcs/sim_1/new/mutiplier_simulation.vhd"

# Do not sort compile order
nosort
