\doxysection{SPDIFRX\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_p_d_i_f_r_x___type_def}{}\label{struct_s_p_d_i_f_r_x___type_def}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}


SPDIFRX Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}



Collaboration diagram for SPDIFRX\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=174pt]{struct_s_p_d_i_f_r_x___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_af29a8211f72bbda9316551ea02ae4b37}{IMR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a149feba01f9c4a49570c6d88619f504f}{RESERVED0}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a3a5a3a6154d16d0a8d2f25b0ac3237a7}{IFCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}{DIR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a5573848497a716a9947fd87487709feb}{RESERVED2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPDIFRX Interface. 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00727}{727}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_s_p_d_i_f_r_x___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!CR@{CR}}
\index{CR@{CR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00729}{729}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

Channel Status register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00736}{736}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!DIR@{DIR}}
\index{DIR@{DIR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIR}{DIR}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIR}

Debug Information register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00737}{737}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

Data input register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00735}{735}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a3a5a3a6154d16d0a8d2f25b0ac3237a7}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_a3a5a3a6154d16d0a8d2f25b0ac3237a7} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t IFCR}

Interrupt Flag Clear register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00733}{733}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_af29a8211f72bbda9316551ea02ae4b37}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_af29a8211f72bbda9316551ea02ae4b37} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t IMR}

Interrupt mask register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00730}{730}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a149feba01f9c4a49570c6d88619f504f}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_a149feba01f9c4a49570c6d88619f504f} 
uint16\+\_\+t RESERVED0}

Reserved, 0x06 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00731}{731}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a8249a3955aace28d92109b391311eb30}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_a8249a3955aace28d92109b391311eb30} 
uint16\+\_\+t RESERVED1}

Reserved, 0x0E 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00734}{734}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a5573848497a716a9947fd87487709feb}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_a5573848497a716a9947fd87487709feb} 
uint16\+\_\+t RESERVED2}

Reserved, 0x1A 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00738}{738}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

Status register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l00732}{732}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
