/*
 * arch/arm/mach-spear13xx/include/mach/spear1340_misc_regs.h
 *
 * Miscellaneous registers definitions for spear13xx machine family
 *
 * Copyright (C) 2011 ST Microelectronics
 * Viresh Kumar <viresh.kumar@st.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#ifndef __MACH_SPEAR1340_MISC_REGS_H
#define __MACH_SPEAR1340_MISC_REGS_H

#include <mach/hardware.h>

#define MISC_BASE		IOMEM(VA_SPEAR13XX_MISC_BASE)

/* General Configuration */
#define SPEAR1340_SOC_CFG		(MISC_BASE + 0x000)
#define SPEAR1340_BOOTSTRAP_CFG		(MISC_BASE + 0x004)

/* Power Management Registers */
#define SPEAR1340_PCM_CFG		(MISC_BASE + 0x100)
#define SPEAR1340_PCM_WKUP_CFG		(MISC_BASE + 0x104)
#define SPEAR1340_SWITCH_CTR		(MISC_BASE + 0x108)

/* Clock Configuration Registers */
#define SPEAR1340_SYS_CLK_CTRL		(MISC_BASE + 0x200)
#define SPEAR1340_SYS_SW_RES		(MISC_BASE + 0x204)
#define SPEAR1340_SYS_CLK_PLLTIMER	(MISC_BASE + 0x208)
#define SPEAR1340_SYS_CLK_OSCITIMER	(MISC_BASE + 0x20C)

/* PLL related registers and bit values */
#define SPEAR1340_PLL_CFG		(MISC_BASE + 0x210)
	/* PLL_CFG bit values */
	#define SPEAR1340_CLCD_SYNT_VCO1_DIV4_VAL	0
	#define SPEAR1340_CLCD_SYNT_PLL2_VAL		1
	#define SPEAR1340_CLCD_SYNT_CLK_MASK		1
	#define SPEAR1340_CLCD_SYNT_CLK_SHIFT		31
	#define SPEAR1340_GEN_SYNT2_3_VCO1_DIV4_VAL	0
	#define SPEAR1340_GEN_SYNT2_3_VCO2_DIV2_VAL	1
	#define SPEAR1340_GEN_SYNT2_3_PLL2_VAL		2
	#define SPEAR1340_GEN_SYNT2_3_CLK_MASK		3
	#define SPEAR1340_GEN_SYNT2_3_CLK_SHIFT		29
	#define SPEAR1340_GEN_SYNT0_1_VCO1_DIV4_VAL	0
	#define SPEAR1340_GEN_SYNT0_1_VCO3_DIV2_VAL	1
	#define SPEAR1340_GEN_SYNT0_1_PLL3_VAL		2
	#define SPEAR1340_GEN_SYNT0_1_CLK_MASK		3
	#define SPEAR1340_GEN_SYNT0_1_CLK_SHIFT		27
	#define SPEAR1340_OSC_24M_VAL			0
	#define SPEAR1340_OSC_25M_VAL			1
	#define SPEAR1340_PLL_CLK_MASK			3
	#define SPEAR1340_PLL3_CLK_SHIFT		24
	#define SPEAR1340_PLL2_CLK_SHIFT		22
	#define SPEAR1340_PLL1_CLK_SHIFT		20

#define SPEAR1340_PLL1_CTR		(MISC_BASE + 0x214)
#define SPEAR1340_PLL1_FRQ		(MISC_BASE + 0x218)
#define SPEAR1340_PLL1_MOD		(MISC_BASE + 0x21C)
#define SPEAR1340_PLL2_CTR		(MISC_BASE + 0x220)
#define SPEAR1340_PLL2_FRQ		(MISC_BASE + 0x224)
#define SPEAR1340_PLL2_MOD		(MISC_BASE + 0x228)
#define SPEAR1340_PLL3_CTR		(MISC_BASE + 0x22C)
#define SPEAR1340_PLL3_FRQ		(MISC_BASE + 0x230)
#define SPEAR1340_PLL3_MOD		(MISC_BASE + 0x234)
#define SPEAR1340_PLL4_CTR		(MISC_BASE + 0x238)
	/* PLL_CTR register masks */
	#define SPEAR1340_PLL_MODE_NORMAL		0
	#define SPEAR1340_PLL_MODE_FRACTION		1
	#define SPEAR1340_PLL_MODE_DITH_DSM		2
	#define SPEAR1340_PLL_MODE_DITH_SSM		3
	#define SPEAR1340_PLL_MODE_MASK			3
	#define SPEAR1340_PLL_MODE_SHIFT		4
	#define SPEAR1340_PLL_ENABLE			2

#define SPEAR1340_PLL4_FRQ		(MISC_BASE + 0x23C)
	/* PLL FRQ register masks */
	#define SPEAR1340_PLL_NORM_FDBK_M_MASK		0xFF
	#define SPEAR1340_PLL_NORM_FDBK_M_SHIFT		24
	#define SPEAR1340_PLL_DITH_FDBK_M_MASK		0xFFFF
	#define SPEAR1340_PLL_DITH_FDBK_M_SHIFT		16
	#define SPEAR1340_PLL_DIV_P_MASK		0x7
	#define SPEAR1340_PLL_DIV_P_SHIFT		8
	#define SPEAR1340_PLL_DIV_N_MASK		0xFF
	#define SPEAR1340_PLL_DIV_N_SHIFT		0

#define SPEAR1340_PLL4_MOD		(MISC_BASE + 0x240)
#define SPEAR1340_PERIP_CLK_CFG		(MISC_BASE + 0x244)
	/* PERIP_CLK_CFG bit values */
	#define SPEAR1340_CEC_SYNT_INPUT_VCO1DIV2_VAL	0
	#define SPEAR1340_CEC_SYNT_INPUT_PLL2_VAL	1
	#define SPEAR1340_CEC_SYNT_INPUT_CLK_MASK	1
	#define SPEAR1340_CEC_SYNT_INPUT_CLK_SHIFT	16
	#define SPEAR1340_SPDIFF_OUT_GSYNT2_VAL		0
	#define SPEAR1340_SPDIFF_OUT_I2S_PAD_VAL	1
	#define SPEAR1340_SPDIFF_CLK_MASK		1
	#define SPEAR1340_SPDIFF_OUT_CLK_SHIFT		15
	#define SPEAR1340_SPDIFF_IN_PLL2_VAL		0
	#define SPEAR1340_SPDIFF_IN_GSYNT0_VAL		1
	#define SPEAR1340_SPDIFF_IN_CLK_SHIFT		14
	#define SPEAR1340_GPT3_CLK_SHIFT		13
	#define SPEAR1340_GPT2_CLK_SHIFT		12
	#define SPEAR1340_GPT_OSC24_VAL			0
	#define SPEAR1340_GPT_APB_VAL			1
	#define SPEAR1340_GPT_CLK_MASK			1
	#define SPEAR1340_GPT1_CLK_SHIFT		9
	#define SPEAR1340_GPT0_CLK_SHIFT		8
	#define SPEAR1340_UART_CLK_PLL5_VAL		0
	#define SPEAR1340_UART_CLK_OSC24_VAL		1
	#define SPEAR1340_UART_CLK_SYNT_VAL		2
	#define SPEAR1340_UART_CLK_MASK			3
	#define SPEAR1340_UART1_CLK_SHIFT		6
	#define SPEAR1340_UART0_CLK_SHIFT		4

	#define SPEAR1340_AUX_CLK_PLL5_VAL		0
	#define SPEAR1340_AUX_CLK_SYNT_VAL		1
	#define SPEAR1340_CLCD_CLK_MASK			3
	#define SPEAR1340_CLCD_CLK_SHIFT		2
	#define SPEAR1340_C3_CLK_MASK			1
	#define SPEAR1340_C3_CLK_SHIFT			1

#define SPEAR1340_GMAC_CLK_CFG		(MISC_BASE + 0x248)
	#define SPEAR1340_GMAC_PHY_IF_GMII_VAL		0
	#define SPEAR1340_GMAC_PHY_IF_RGMII_VAL		1
	#define SPEAR1340_GMAC_PHY_IF_SGMII_VAL		2
	#define SPEAR1340_GMAC_PHY_IF_RMII_VAL		4
	#define SPEAR1340_GMAC_PHY_IF_SEL_MASK		7
	#define SPEAR1340_GMAC_PHY_IF_SEL_SHIFT		3
	#define SPEAR1340_GMAC_PHY_INPUT_ENB_VAL	0
	#define SPEAR1340_GMAC_PHY_SYNT_ENB_VAL		1
	#define SPEAR1340_GMAC_PHY_CLK_MASK		1
	#define SPEAR1340_GMAC_PHY_CLK_SHIFT		2
	#define SPEAR1340_GMAC_PHY_125M_PAD_VAL		0
	#define SPEAR1340_GMAC_PHY_PLL2_VAL		1
	#define SPEAR1340_GMAC_PHY_OSC3_VAL		2
	#define SPEAR1340_GMAC_PHY_INPUT_CLK_MASK	3
	#define SPEAR1340_GMAC_PHY_INPUT_CLK_SHIFT	0

#define SPEAR1340_I2S_CLK_CFG		(MISC_BASE + 0x24C)
	/* I2S_CLK_CFG register mask */
	#define SPEAR1340_I2S_SCLK_X_MASK		0x1F
	#define SPEAR1340_I2S_SCLK_X_SHIFT		27
	#define SPEAR1340_I2S_SCLK_Y_MASK		0x1F
	#define SPEAR1340_I2S_SCLK_Y_SHIFT		22
	#define SPEAR1340_I2S_SCLK_EQ_SEL_SHIFT		21
	#define SPEAR1340_I2S_SCLK_SYNTH_ENB		20
	#define SPEAR1340_I2S_PRS1_CLK_X_MASK		0xFF
	#define SPEAR1340_I2S_PRS1_CLK_X_SHIFT		12
	#define SPEAR1340_I2S_PRS1_CLK_Y_MASK		0xFF
	#define SPEAR1340_I2S_PRS1_CLK_Y_SHIFT		4
	#define SPEAR1340_I2S_PRS1_EQ_SEL_SHIFT		3
	#define SPEAR1340_I2S_REF_SRC_VAL		0
	#define SPEAR1340_I2S_REF_PRS1_VAL		1
	#define SPEAR1340_I2S_REF_SEL_MASK		1
	#define SPEAR1340_I2S_REF_SHIFT			2
	#define SPEAR1340_I2S_SRC_VCO1DIV2_VAL		0
	#define SPEAR1340_I2S_SRC_PLL2_VAL		1
	#define SPEAR1340_I2S_SRC_PLL3_VAL		2
	#define SPEAR1340_I2S_SRC_PL_CLK1_VAL		3
	#define SPEAR1340_I2S_SRC_CLK_MASK		3
	#define SPEAR1340_I2S_SRC_CLK_SHIFT		0

#define SPEAR1340_C3_CLK_SYNT		(MISC_BASE + 0x250)
#define SPEAR1340_UART0_CLK_SYNT	(MISC_BASE + 0x254)
#define SPEAR1340_UART1_CLK_SYNT	(MISC_BASE + 0x258)
#define SPEAR1340_GMAC_CLK_SYNT		(MISC_BASE + 0x25C)
#define SPEAR1340_SDHCI_CLK_SYNT	(MISC_BASE + 0x260)
#define SPEAR1340_CFXD_CLK_SYNT		(MISC_BASE + 0x264)
#define SPEAR1340_CEC0_CLK_SYNT		(MISC_BASE + 0x268)
#define SPEAR1340_CEC1_CLK_SYNT		(MISC_BASE + 0x26C)
#define SPEAR1340_ADC_CLK_SYNT		(MISC_BASE + 0x270)
	/* aux clk synthesizer register masks */
	#define SPEAR1340_AUX_SYNT_ENB			31
	#define SPEAR1340_AUX_EQ_SEL_SHIFT		30
	#define SPEAR1340_AUX_EQ_SEL_MASK		1
	#define SPEAR1340_AUX_EQ1_SEL			0
	#define SPEAR1340_AUX_EQ2_SEL			1
	#define SPEAR1340_AUX_XSCALE_SHIFT		16
	#define SPEAR1340_AUX_XSCALE_MASK		0xFFF
	#define SPEAR1340_AUX_YSCALE_SHIFT		0
	#define SPEAR1340_AUX_YSCALE_MASK		0xFFF

#define SPEAR1340_AMBA_CLK_SYNT		(MISC_BASE + 0x274)
	/* Fractional synthesizer reg masks */
	#define SPEAR1340_FRAC_SYNT_ENB			18
	#define SPEAR1340_FRAC_SYNT_DIV_FACTOR_MASK	0x1ffff
	#define SPEAR1340_FRAC_SYNT_DIV_FACTOR_SHIFT	0

#define SPEAR1340_AMBA_CLK_SYNT_MOD	(MISC_BASE + 0x278)
#define SPEAR1340_CLCD_CLK_SYNT		(MISC_BASE + 0x27C)
#define SPEAR1340_CLCD_CLK_SYNT_MOD	(MISC_BASE + 0x280)
#define SPEAR1340_CPU_CLK_SYNT		(MISC_BASE + 0x284)
#define SPEAR1340_CPU_CLK_SYNT_MOD	(MISC_BASE + 0x288)
#define SPEAR1340_GEN_CLK_SYNT0		(MISC_BASE + 0x28C)
#define SPEAR1340_GEN_CLK_SYNT0_MOD	(MISC_BASE + 0x290)
#define SPEAR1340_GEN_CLK_SYNT1		(MISC_BASE + 0x294)
#define SPEAR1340_GEN_CLK_SYNT1_MOD	(MISC_BASE + 0x298)
#define SPEAR1340_GEN_CLK_SYNT2		(MISC_BASE + 0x29C)
#define SPEAR1340_GEN_CLK_SYNT2_MOD	(MISC_BASE + 0x300)
#define SPEAR1340_GEN_CLK_SYNT3		(MISC_BASE + 0x304)
#define SPEAR1340_GEN_CLK_SYNT3_MOD	(MISC_BASE + 0x308)
	/* Check Fractional synthesizer reg masks */

#define SPEAR1340_PERIP1_CLK_ENB	(MISC_BASE + 0x30C)
	/* PERIP1_CLK_ENB register masks */
	#define SPEAR1340_RTC_CLK_ENB			31
	#define SPEAR1340_ADC_CLK_ENB			30
	#define SPEAR1340_C3_CLK_ENB			29
	#define SPEAR1340_CLCD_CLK_ENB			27
	#define SPEAR1340_DMA1_CLK_ENB			26
	#define SPEAR1340_DMA0_CLK_ENB			25
	#define SPEAR1340_GPIO1_CLK_ENB			24
	#define SPEAR1340_GPIO0_CLK_ENB			23
	#define SPEAR1340_GPT1_CLK_ENB			22
	#define SPEAR1340_GPT0_CLK_ENB			21
	#define SPEAR1340_I2S_PLAY_CLK_ENB		20
	#define SPEAR1340_I2S_REC_CLK_ENB		19
	#define SPEAR1340_I2C0_CLK_ENB			18
	#define SPEAR1340_SSP_CLK_ENB			17
	#define SPEAR1340_UART0_CLK_ENB			15
	#define SPEAR1340_PCIE_CLK_ENB			12
	#define SPEAR1340_UOC_CLK_ENB			11
	#define SPEAR1340_UHC1_CLK_ENB			10
	#define SPEAR1340_UHC0_CLK_ENB			9
	#define SPEAR1340_GMAC_CLK_ENB			8
	#define SPEAR1340_CFXD_CLK_ENB			7
	#define SPEAR1340_SDHCI_CLK_ENB			6
	#define SPEAR1340_SMI_CLK_ENB			5
	#define SPEAR1340_FSMC_CLK_ENB			4
	#define SPEAR1340_SYSRAM0_CLK_ENB		3
	#define SPEAR1340_SYSRAM1_CLK_ENB		2
	#define SPEAR1340_SYSROM_CLK_ENB		1
	#define SPEAR1340_BUS_CLK_ENB			0

#define SPEAR1340_PERIP2_CLK_ENB		(MISC_BASE + 0x310)
	/* PERIP2_CLK_ENB register masks */
	#define SPEAR1340_THSENS_CLK_ENB		8
	#define SPEAR1340_I2S_REF_PAD_CLK_ENB		7
	#define SPEAR1340_ACP_CLK_ENB			6
	#define SPEAR1340_GPT3_CLK_ENB			5
	#define SPEAR1340_GPT2_CLK_ENB			4
	#define SPEAR1340_KBD_CLK_ENB			3
	#define SPEAR1340_CPU_DBG_CLK_ENB		2
	#define SPEAR1340_DDR_CORE_CLK_ENB		1
	#define SPEAR1340_DDR_CTRL_CLK_ENB		0

#define SPEAR1340_PERIP3_CLK_ENB		(MISC_BASE + 0x314)
	/* PERIP2_CLK_ENB register masks */
	#define SPEAR1340_PLGPIO_CLK_ENB		18
	#define SPEAR1340_VIDEO_DEC_CLK_ENB		16
	#define SPEAR1340_VIDEO_ENC_CLK_ENB		15
	#define SPEAR1340_SPDIFF_OUT_CLK_ENB		13
	#define SPEAR1340_SPDIFF_IN_CLK_ENB		12
	#define SPEAR1340_VIDEO_IN_CLK_ENB		11
	#define SPEAR1340_CAM0_CLK_ENB			10
	#define SPEAR1340_CAM1_CLK_ENB			9
	#define SPEAR1340_CAM2_CLK_ENB			8
	#define SPEAR1340_CAM3_CLK_ENB			7
	#define SPEAR1340_MALI_CLK_ENB			6
	#define SPEAR1340_CEC0_CLK_ENB			5
	#define SPEAR1340_CEC1_CLK_ENB			4
	#define SPEAR1340_PWM_CLK_ENB			3
	#define SPEAR1340_I2C1_CLK_ENB			2
	#define SPEAR1340_UART1_CLK_ENB			1

#define SPEAR1340_PERIP1_SW_RST		(MISC_BASE + 0x318)
#define SPEAR1340_PERIP2_SW_RST		(MISC_BASE + 0x31C)
#define SPEAR1340_PERIP3_SW_RST		(MISC_BASE + 0x320)
/* Peripherial Configuration Registers */
#define SPEAR1340_DMAC_HS_SEL		(MISC_BASE + 0x400)
#define SPEAR1340_DMAC_SEL		(MISC_BASE + 0x404)
#define SPEAR1340_DMAC_FLOW_SEL		(MISC_BASE + 0x408)
#define SPEAR1340_DMAC_DIR_SEL		(MISC_BASE + 0x40C)
#define SPEAR1340_ENDIANESS_CFG		(MISC_BASE + 0x410)
#define SPEAR1340_USBPHY_GEN_CFG	(MISC_BASE + 0x414)
#define SPEAR1340_USBPHY_P1_CFG		(MISC_BASE + 0x418)
#define SPEAR1340_USBPHY_P2_CFG		(MISC_BASE + 0x41C)
#define SPEAR1340_USBPHY_P3_CFG		(MISC_BASE + 0x420)
#define SPEAR1340_PCIE_SATA_CFG		(MISC_BASE + 0x424)
	/* PCIE CFG MASks */
	#define SPEAR1340_PCIE_CFG_DEVICE_PRESENT	(1 << 11)
	#define SPEAR1340_PCIE_CFG_POWERUP_RESET	(1 << 10)
	#define SPEAR1340_PCIE_CFG_CORE_CLK_EN		(1 << 9)
	#define SPEAR1340_PCIE_CFG_AUX_CLK_EN		(1 << 8)
	#define SPEAR1340_SATA_CFG_TX_CLK_EN		(1 << 4)
	#define SPEAR1340_SATA_CFG_RX_CLK_EN		(1 << 3)
	#define SPEAR1340_SATA_CFG_POWERUP_RESET	(1 << 2)
	#define SPEAR1340_SATA_CFG_PM_CLK_EN		(1 << 1)
	#define SPEAR1340_PCIE_SATA_SEL_PCIE		(0)
	#define SPEAR1340_PCIE_SATA_SEL_SATA		(1)
	#define SPEAR1340_PCIE_CFG_VAL	(SPEAR1340_PCIE_SATA_SEL_PCIE | \
			SPEAR1340_PCIE_CFG_AUX_CLK_EN | \
			SPEAR1340_PCIE_CFG_CORE_CLK_EN | \
			SPEAR1340_PCIE_CFG_POWERUP_RESET | \
			SPEAR1340_PCIE_CFG_DEVICE_PRESENT)
	#define SPEAR1340_SATA_CFG_VAL	(SPEAR1340_PCIE_SATA_SEL_SATA | \
			SPEAR1340_SATA_CFG_PM_CLK_EN | \
			SPEAR1340_SATA_CFG_POWERUP_RESET | \
			SPEAR1340_SATA_CFG_RX_CLK_EN | \
			SPEAR1340_SATA_CFG_TX_CLK_EN)

#define SPEAR1340_PCIE_MIPHY_CFG	(MISC_BASE + 0x428)
#define SPEAR1340_PERIP_CFG		(MISC_BASE + 0x42C)
#define VA_SPEAR1340_PERIP_CFG		(SPEAR13XX_MISC_BASE + 0x42C)
	/* PERIP_CFG register masks */
	#define SPEAR1340_SSP_CS_CTL_HW			0
	#define SPEAR1340_SSP_CS_CTL_SW			1
	#define SPEAR1340_SSP_CS_CTL_MASK		1
	#define SPEAR1340_SSP_CS_CTL_SHIFT		21
	#define SPEAR1340_SSP_CS_VAL_MASK		1
	#define SPEAR1340_SSP_CS_VAL_SHIFT		20
	#define SPEAR1340_SSP_CS_SEL_CS0		0
	#define SPEAR1340_SSP_CS_SEL_CS1		1
	#define SPEAR1340_SSP_CS_SEL_CS2		2
	#define SPEAR1340_SSP_CS_SEL_MASK		3
	#define SPEAR1340_SSP_CS_SEL_SHIFT		18

	#define SPEAR1340_MCIF_SEL_SD			1
	#define SPEAR1340_MCIF_SEL_CF			2
	#define SPEAR1340_MCIF_SEL_XD			3
	#define SPEAR1340_MCIF_SEL_MASK			3
	#define SPEAR1340_MCIF_SEL_SHIFT		0

#define SPEAR1340_FSMC_CFG		(MISC_BASE + 0x430)
	/* FSMC_CFG register masks */
	#define SPEAR1340_NAND_DEV_WIDTH16		4
	#define SPEAR1340_NAND_BANK_MASK		3
	#define SPEAR1340_NAND_BANK_SHIFT		2
	#define SPEAR1340_FSMC_MEM_NOR			0
	#define SPEAR1340_FSMC_MEM_NAND			1
	#define SPEAR1340_FSMC_MEM_SRAM			2
	#define SPEAR1340_FSMC_MEMSEL_MASK		3
	#define SPEAR1340_FSMC_MEMSEL_SHIFT		0

#define SPEAR1340_MPMC_CFG		(MISC_BASE + 0x434)
#define SPEAR1340_MPMC_CTR_STS		(MISC_BASE + 0x438)
#define SPEAR1340_SATA_CORE_ID		(MISC_BASE + 0x43C)
#define SPEAR1340_MALI_GEN_PURPOSE_1	(MISC_BASE + 0x440)
#define SPEAR1340_MALI_GEN_PURPOSE_2	(MISC_BASE + 0x444)
/* Inter-Processor Communication Register */
#define SPEAR1340_PRC1_LOCK_CTR		(MISC_BASE + 0x500)
#define SPEAR1340_PRC2_LOCK_CTR		(MISC_BASE + 0x504)
#define SPEAR1340_PRC1_IRQ_CTR		(MISC_BASE + 0x508)
#define SPEAR1340_PRC2_IRQ_CTR		(MISC_BASE + 0x51C)

/* Pad Configuration Registers */
#define SPEAR1340_PAD_PU_CFG_1		(MISC_BASE + 0x600)
#define SPEAR1340_PAD_PU_CFG_2		(MISC_BASE + 0x604)
#define SPEAR1340_PAD_PU_CFG_3		(MISC_BASE + 0x608)
#define SPEAR1340_PAD_PU_CFG_4		(MISC_BASE + 0x60C)
#define SPEAR1340_PAD_PU_CFG_5		(MISC_BASE + 0x610)
#define SPEAR1340_PAD_PU_CFG_6		(MISC_BASE + 0x614)
#define SPEAR1340_PAD_PU_CFG_7		(MISC_BASE + 0x618)
#define SPEAR1340_PAD_PU_CFG_8		(MISC_BASE + 0x61C)
#define SPEAR1340_PAD_PD_CFG_1		(MISC_BASE + 0x620)
#define SPEAR1340_PAD_PD_CFG_2		(MISC_BASE + 0x624)
#define SPEAR1340_PAD_PD_CFG_3		(MISC_BASE + 0x628)
#define SPEAR1340_PAD_PD_CFG_4		(MISC_BASE + 0x62C)
#define SPEAR1340_PAD_PD_CFG_5		(MISC_BASE + 0x630)
#define SPEAR1340_PAD_PD_CFG_6		(MISC_BASE + 0x634)
#define SPEAR1340_PAD_PD_CFG_7		(MISC_BASE + 0x638)
#define SPEAR1340_PAD_PD_CFG_8		(MISC_BASE + 0x63C)
#define SPEAR1340_PAD_DRV_CFG_1		(MISC_BASE + 0x648)
#define SPEAR1340_PAD_DRV_CFG_2		(MISC_BASE + 0x64C)
#define SPEAR1340_PAD_DRV_CFG_3		(MISC_BASE + 0x650)
#define SPEAR1340_PAD_DRV_CFG_4		(MISC_BASE + 0x654)
#define SPEAR1340_PAD_DRV_CFG_5		(MISC_BASE + 0x658)
#define SPEAR1340_PAD_SLEW_CFG_1	(MISC_BASE + 0x65C)
#define SPEAR1340_PAD_SLEW_CFG_2	(MISC_BASE + 0x660)
#define SPEAR1340_PAD_SLEW_CFG_3	(MISC_BASE + 0x664)
#define SPEAR1340_PAD_FUNCTION_EN_1	(MISC_BASE + 0x668)
#define SPEAR1340_PAD_FUNCTION_EN_2	(MISC_BASE + 0x66C)
#define SPEAR1340_PAD_FUNCTION_EN_3	(MISC_BASE + 0x670)
#define SPEAR1340_PAD_FUNCTION_EN_4	(MISC_BASE + 0x674)
#define SPEAR1340_PAD_FUNCTION_EN_5	(MISC_BASE + 0x690)
#define SPEAR1340_PAD_FUNCTION_EN_6	(MISC_BASE + 0x694)
#define SPEAR1340_PAD_FUNCTION_EN_7	(MISC_BASE + 0x698)
#define SPEAR1340_PAD_FUNCTION_EN_8	(MISC_BASE + 0x69C)
#define SPEAR1340_PAD_SHARED_IP_EN_1	(MISC_BASE + 0x6A0)
#define SPEAR1340_PAD_SHARED_IP_EN_2	(MISC_BASE + 0x6A4)
#define SPEAR1340_DDR_PAD_CFG		(MISC_BASE + 0x6A8)

/* Compensation Configuration Register */
#define SPEAR1340_COMPENSATION_1V8_3V3_1_CFG	(MISC_BASE + 0x700)
#define SPEAR1340_COMPENSATION_1V8_3V3_2_CFG	(MISC_BASE + 0x704)
#define SPEAR1340_COMPENSATION_3V3_1_CFG	(MISC_BASE + 0x708)
#define SPEAR1340_COMPENSATION_3V3_2_CFG	(MISC_BASE + 0x70C)
#define SPEAR1340_COMPENSATION_DDR_CFG		(MISC_BASE + 0x710)
#define SPEAR1340_COMPENSATION_2V5_3V3_1_CFG	(MISC_BASE + 0x714)

/* OTP  and  THSENS Programming Register */
#define SPEAR1340_OTP_PROG_CTR		(MISC_BASE + 0x800)
#define SPEAR1340_OTP_WDATA1_1		(MISC_BASE + 0x804)
#define SPEAR1340_OTP_WDATA1_2		(MISC_BASE + 0x808)
#define SPEAR1340_OTP_WDATA1_3		(MISC_BASE + 0x80c)
#define SPEAR1340_OTP_WDATA1_4		(MISC_BASE + 0x810)
#define SPEAR1340_OTP_WDATA1_5		(MISC_BASE + 0x814)
#define SPEAR1340_OTP_WDATA1_6		(MISC_BASE + 0x818)
#define SPEAR1340_OTP_WDATA1_7		(MISC_BASE + 0x81c)
#define SPEAR1340_OTP_WDATA1_8		(MISC_BASE + 0x820)
#define SPEAR1340_OTP_WDATA2_1		(MISC_BASE + 0x824)
#define SPEAR1340_OTP_WDATA2_2		(MISC_BASE + 0x828)
#define SPEAR1340_OTP_WDATA2_3		(MISC_BASE + 0x82c)
#define SPEAR1340_OTP_WDATA2_4		(MISC_BASE + 0x830)
#define SPEAR1340_OTP_WDATA2_5		(MISC_BASE + 0x834)
#define SPEAR1340_OTP_WDATA2_6		(MISC_BASE + 0x838)
#define SPEAR1340_OTP_WDATA2_7		(MISC_BASE + 0x83c)
#define SPEAR1340_OTP_WDATA2_8		(MISC_BASE + 0x840)
#define SPEAR1340_OTP_MASK_1		(MISC_BASE + 0x844)
#define SPEAR1340_OTP_MASK_2		(MISC_BASE + 0x848)
#define SPEAR1340_OTP_MASK_3		(MISC_BASE + 0x84c)
#define SPEAR1340_OTP_MASK_4		(MISC_BASE + 0x850)
#define SPEAR1340_OTP_MASK_5		(MISC_BASE + 0x854)
#define SPEAR1340_OTP_MASK_6		(MISC_BASE + 0x858)
#define SPEAR1340_OTP_MASK_7		(MISC_BASE + 0x85c)
#define SPEAR1340_OTP_MASK_8		(MISC_BASE + 0x860)
#define SPEAR1340_OTP_RDATA1_1		(MISC_BASE + 0x864)
#define SPEAR1340_OTP_RDATA1_2		(MISC_BASE + 0x868)
#define SPEAR1340_OTP_RDATA1_3		(MISC_BASE + 0x86c)
#define SPEAR1340_OTP_RDATA1_4		(MISC_BASE + 0x870)
#define SPEAR1340_OTP_RDATA1_5		(MISC_BASE + 0x874)
#define SPEAR1340_OTP_RDATA1_6		(MISC_BASE + 0x878)
#define SPEAR1340_OTP_RDATA1_7		(MISC_BASE + 0x87c)
#define SPEAR1340_OTP_RDATA1_8		(MISC_BASE + 0x880)
#define SPEAR1340_OTP_RDATA2_1		(MISC_BASE + 0x884)
#define SPEAR1340_OTP_RDATA2_2		(MISC_BASE + 0x888)
#define SPEAR1340_OTP_RDATA2_3		(MISC_BASE + 0x88c)
#define SPEAR1340_OTP_RDATA2_4		(MISC_BASE + 0x890)
#define SPEAR1340_OTP_RDATA2_5		(MISC_BASE + 0x894)
#define SPEAR1340_OTP_RDATA2_6		(MISC_BASE + 0x898)
#define SPEAR1340_OTP_RDATA2_7		(MISC_BASE + 0x89c)
#define SPEAR1340_OTP_RDATA2_8		(MISC_BASE + 0x8a0)
#define SPEAR1340_OTP_RDATAM_1		(MISC_BASE + 0x8a4)
#define SPEAR1340_OTP_RDATAM_2		(MISC_BASE + 0x8a8)
#define SPEAR1340_OTP_RDATAM_3		(MISC_BASE + 0x8ac)
#define SPEAR1340_OTP_RDATAM_4		(MISC_BASE + 0x8b0)
#define SPEAR1340_OTP_RDATAM_5		(MISC_BASE + 0x8b4)
#define SPEAR1340_OTP_RDATAM_6		(MISC_BASE + 0x8b8)
#define SPEAR1340_OTP_RDATAM_7		(MISC_BASE + 0x8bc)
#define SPEAR1340_OTP_RDATAM_8		(MISC_BASE + 0x8c0)
#define SPEAR1340_THSENS_CFG		(MISC_BASE + 0x8c4)
/* A9SM Register */
#define SPEAR1340_A9SM_CLUSTERID	(MISC_BASE + 0x900)
#define SPEAR1340_A9SM_STATUS		(MISC_BASE + 0x904)
#define SPEAR1340_A9SM_DEBUG		(MISC_BASE + 0x908)
#define SPEAR1340_A9SM_FILTER		(MISC_BASE + 0x90C)
#define SPEAR1340_A9SM_PARITY_CFG	(MISC_BASE + 0x910)
#define SPEAR1340_A9SM_PARITY_ERR	(MISC_BASE + 0x914)
/* SOC ID Register */
#define SPEAR1340_DIE_ID_1		(MISC_BASE + 0xa00)
#define SPEAR1340_DIE_ID_2		(MISC_BASE + 0xa04)
#define SPEAR1340_DIE_ID_3		(MISC_BASE + 0xa08)
#define SPEAR1340_DIE_ID_4		(MISC_BASE + 0xa0C)

/* MASTERS Trnsaction tagging Register */
#define SPEAR1340_AXI_CACHE_USER_CTRL_0	(MISC_BASE + 0xc00)
#define SPEAR1340_AXI_CACHE_USER_CTRL_1	(MISC_BASE + 0xc04)
#define SPEAR1340_AXI_CACHE_USER_CTRL_2	(MISC_BASE + 0xc08)
#define SPEAR1340_AXI_CACHE_USER_CTRL_3	(MISC_BASE + 0xc0c)
#define SPEAR1340_AHB_CACHE_USER_CTRL_0	(MISC_BASE + 0xc10)
#define SPEAR1340_AHB_CACHE_USER_CTRL_1	(MISC_BASE + 0xc14)
#define SPEAR1340_AHB_CACHE_USER_CTRL_2	(MISC_BASE + 0xc18)
#define SPEAR1340_AHB_CACHE_USER_CTRL_3	(MISC_BASE + 0xc1c)
#define SPEAR1340_AHB_CACHE_USER_CTRL_4	(MISC_BASE + 0xc20)
#define SPEAR1340_AHB_CACHE_USER_CTRL_5	(MISC_BASE + 0xc24)
#define SPEAR1340_AHB_CACHE_USER_CTRL_6	(MISC_BASE + 0xc28)
#define SPEAR1340_AHB_CACHE_USER_CTRL_7	(MISC_BASE + 0xc2c)

/* SOC TEST and  DEBUG Register */
#define SPEAR1340_MIPHY_TEST		(MISC_BASE + 0x1000)
#define SPEAR1340_USB_TEST		(MISC_BASE + 0x1004)
#define SPEAR1340_MISC_CFG		(MISC_BASE + 0x1008)

#endif /* __MACH_SPEAR1340_MISC_REGS_H */
