vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xpm
vlib modelsim_lib/msim/xil_defaultlib
vlib modelsim_lib/msim/xbip_utils_v3_0_10
vlib modelsim_lib/msim/c_reg_fd_v12_0_6
vlib modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vlib modelsim_lib/msim/xbip_pipe_v3_0_6
vlib modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vlib modelsim_lib/msim/xbip_addsub_v3_0_6
vlib modelsim_lib/msim/c_addsub_v12_0_14
vlib modelsim_lib/msim/c_gate_bit_v12_0_6
vlib modelsim_lib/msim/xbip_counter_v3_0_6
vlib modelsim_lib/msim/c_counter_binary_v12_0_14
vlib modelsim_lib/msim/lib_cdc_v1_0_2
vlib modelsim_lib/msim/proc_sys_reset_v5_0_13
vlib modelsim_lib/msim/axi_lite_ipif_v3_0_4
vlib modelsim_lib/msim/v_tc_v6_2_0

vmap xpm modelsim_lib/msim/xpm
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10
vmap c_reg_fd_v12_0_6 modelsim_lib/msim/c_reg_fd_v12_0_6
vmap xbip_dsp48_wrapper_v3_0_4 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6
vmap xbip_dsp48_addsub_v3_0_6 modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vmap xbip_addsub_v3_0_6 modelsim_lib/msim/xbip_addsub_v3_0_6
vmap c_addsub_v12_0_14 modelsim_lib/msim/c_addsub_v12_0_14
vmap c_gate_bit_v12_0_6 modelsim_lib/msim/c_gate_bit_v12_0_6
vmap xbip_counter_v3_0_6 modelsim_lib/msim/xbip_counter_v3_0_6
vmap c_counter_binary_v12_0_14 modelsim_lib/msim/c_counter_binary_v12_0_14
vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_13 modelsim_lib/msim/proc_sys_reset_v5_0_13
vmap axi_lite_ipif_v3_0_4 modelsim_lib/msim/axi_lite_ipif_v3_0_4
vmap v_tc_v6_2_0 modelsim_lib/msim/v_tc_v6_2_0

vlog -work xpm -64 -incr -sv "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/4fba" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/1b7e/hdl/verilog" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/122e/hdl/verilog" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/b205/hdl/verilog" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/8f82/hdl/verilog" \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93 \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xil_defaultlib -64 -incr "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/4fba" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/1b7e/hdl/verilog" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/122e/hdl/verilog" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/b205/hdl/verilog" "+incdir+../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/8f82/hdl/verilog" \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_clk_wiz_0_0/VGA_source_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_clk_wiz_0_0/VGA_source_bd_clk_wiz_0_0.v" \

vcom -work xbip_utils_v3_0_10 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/b795/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work c_reg_fd_v12_0_6 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_6 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_14 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work c_gate_bit_v12_0_6 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vcom -work xbip_counter_v3_0_6 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vcom -work c_counter_binary_v12_0_14 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_c_counter_binary_0_0/sim/VGA_source_bd_c_counter_binary_0_0.vhd" \

vcom -work lib_cdc_v1_0_2 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_13 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_rst_clk_wiz_0_107M_0/sim/VGA_source_bd_rst_clk_wiz_0_107M_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work v_tc_v6_2_0 -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ipshared/111e/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_v_tc_0_0/sim/VGA_source_bd_v_tc_0_0.vhd" \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_system_ila_0_0/bd_0/ip/ip_0/sim/bd_ba4d_ila_lib_0.vhd" \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_system_ila_0_0/bd_0/sim/bd_ba4d.vhd" \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_system_ila_0_0/sim/VGA_source_bd_system_ila_0_0.vhd" \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_Bit_extraction1_0_2/sim/VGA_source_bd_Bit_extraction1_0_2.vhd" \
"../../../../VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/sim/VGA_source_bd.vhd" \

vlog -work xil_defaultlib \
"glbl.v"

