$date
2024-05-15T07:22+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module counting $end
 $var wire 8 ! cnt $end
 $var wire 1 " clock $end
 $var wire 8 # io_cntReg $end
 $var wire 1 $ reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0"
b00000000 !
b00000000 #
0$
$end
#0
1$
#1
1"
#6
0"
0$
#11
b00000001 !
1"
b00000001 #
#16
0"
#21
b00000010 !
1"
b00000010 #
#26
0"
#31
b00000011 !
1"
b00000011 #
#36
0"
#41
b00000100 !
1"
b00000100 #
#46
0"
#51
b00000101 !
1"
b00000101 #
#56
0"
#61
b00000110 !
1"
b00000110 #
#66
0"
#71
b00000111 !
1"
b00000111 #
#76
0"
#81
b00001000 !
1"
b00001000 #
#86
0"
#91
b00001001 !
1"
b00001001 #
#96
0"
#101
b00000000 !
1"
b00000000 #
#106
0"
