Loading plugins phase: Elapsed time ==> 0s.232ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -d CY8C5888LTI-LP097 -s C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.074ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.169ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SystemController.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -dcpsoc3 SystemController.v -verilog
======================================================================

======================================================================
Compiling:  SystemController.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -dcpsoc3 SystemController.v -verilog
======================================================================

======================================================================
Compiling:  SystemController.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -dcpsoc3 -verilog SystemController.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 26 16:27:30 2021


======================================================================
Compiling:  SystemController.v
Program  :   vpp
Options  :    -yv2 -q10 SystemController.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 26 16:27:31 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SystemController.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SystemController.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -dcpsoc3 -verilog SystemController.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 26 16:27:32 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\codegentemp\SystemController.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\codegentemp\SystemController.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SystemController.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -dcpsoc3 -verilog SystemController.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 26 16:27:34 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\codegentemp\SystemController.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\codegentemp\SystemController.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\Z80Ctrl:Net_596\
	\Z80Ctrl:Net_597\
	\Z80Ctrl:Net_598\
	\Z80Ctrl:Net_599\
	\Z80Ctrl:Net_600\
	\Z80Ctrl:Net_601\
	\Z80Ctrl:Net_602\
	\ClockDivider:MODULE_1:b_31\
	\ClockDivider:MODULE_1:b_30\
	\ClockDivider:MODULE_1:b_29\
	\ClockDivider:MODULE_1:b_28\
	\ClockDivider:MODULE_1:b_27\
	\ClockDivider:MODULE_1:b_26\
	\ClockDivider:MODULE_1:b_25\
	\ClockDivider:MODULE_1:b_24\
	\ClockDivider:MODULE_1:b_23\
	\ClockDivider:MODULE_1:b_22\
	\ClockDivider:MODULE_1:b_21\
	\ClockDivider:MODULE_1:b_20\
	\ClockDivider:MODULE_1:b_19\
	\ClockDivider:MODULE_1:b_18\
	\ClockDivider:MODULE_1:b_17\
	\ClockDivider:MODULE_1:b_16\
	\ClockDivider:MODULE_1:b_15\
	\ClockDivider:MODULE_1:b_14\
	\ClockDivider:MODULE_1:b_13\
	\ClockDivider:MODULE_1:b_12\
	\ClockDivider:MODULE_1:b_11\
	\ClockDivider:MODULE_1:b_10\
	\ClockDivider:MODULE_1:b_9\
	\ClockDivider:MODULE_1:b_8\
	\ClockDivider:MODULE_1:b_7\
	\ClockDivider:MODULE_1:b_6\
	\ClockDivider:MODULE_1:b_5\
	\ClockDivider:MODULE_1:b_4\
	\ClockDivider:MODULE_1:b_3\
	\ClockDivider:MODULE_1:b_2\
	\ClockDivider:MODULE_1:b_1\
	\ClockDivider:MODULE_1:b_0\
	\ClockDivider:MODULE_1:g2:a0:a_31\
	\ClockDivider:MODULE_1:g2:a0:a_30\
	\ClockDivider:MODULE_1:g2:a0:a_29\
	\ClockDivider:MODULE_1:g2:a0:a_28\
	\ClockDivider:MODULE_1:g2:a0:a_27\
	\ClockDivider:MODULE_1:g2:a0:a_26\
	\ClockDivider:MODULE_1:g2:a0:a_25\
	\ClockDivider:MODULE_1:g2:a0:a_24\
	\ClockDivider:MODULE_1:g2:a0:b_31\
	\ClockDivider:MODULE_1:g2:a0:b_30\
	\ClockDivider:MODULE_1:g2:a0:b_29\
	\ClockDivider:MODULE_1:g2:a0:b_28\
	\ClockDivider:MODULE_1:g2:a0:b_27\
	\ClockDivider:MODULE_1:g2:a0:b_26\
	\ClockDivider:MODULE_1:g2:a0:b_25\
	\ClockDivider:MODULE_1:g2:a0:b_24\
	\ClockDivider:MODULE_1:g2:a0:b_23\
	\ClockDivider:MODULE_1:g2:a0:b_22\
	\ClockDivider:MODULE_1:g2:a0:b_21\
	\ClockDivider:MODULE_1:g2:a0:b_20\
	\ClockDivider:MODULE_1:g2:a0:b_19\
	\ClockDivider:MODULE_1:g2:a0:b_18\
	\ClockDivider:MODULE_1:g2:a0:b_17\
	\ClockDivider:MODULE_1:g2:a0:b_16\
	\ClockDivider:MODULE_1:g2:a0:b_15\
	\ClockDivider:MODULE_1:g2:a0:b_14\
	\ClockDivider:MODULE_1:g2:a0:b_13\
	\ClockDivider:MODULE_1:g2:a0:b_12\
	\ClockDivider:MODULE_1:g2:a0:b_11\
	\ClockDivider:MODULE_1:g2:a0:b_10\
	\ClockDivider:MODULE_1:g2:a0:b_9\
	\ClockDivider:MODULE_1:g2:a0:b_8\
	\ClockDivider:MODULE_1:g2:a0:b_7\
	\ClockDivider:MODULE_1:g2:a0:b_6\
	\ClockDivider:MODULE_1:g2:a0:b_5\
	\ClockDivider:MODULE_1:g2:a0:b_4\
	\ClockDivider:MODULE_1:g2:a0:b_3\
	\ClockDivider:MODULE_1:g2:a0:b_2\
	\ClockDivider:MODULE_1:g2:a0:b_1\
	\ClockDivider:MODULE_1:g2:a0:b_0\
	\ClockDivider:MODULE_1:g2:a0:s_31\
	\ClockDivider:MODULE_1:g2:a0:s_30\
	\ClockDivider:MODULE_1:g2:a0:s_29\
	\ClockDivider:MODULE_1:g2:a0:s_28\
	\ClockDivider:MODULE_1:g2:a0:s_27\
	\ClockDivider:MODULE_1:g2:a0:s_26\
	\ClockDivider:MODULE_1:g2:a0:s_25\
	\ClockDivider:MODULE_1:g2:a0:s_24\
	\ClockDivider:MODULE_1:g2:a0:s_23\
	\ClockDivider:MODULE_1:g2:a0:s_22\
	\ClockDivider:MODULE_1:g2:a0:s_21\
	\ClockDivider:MODULE_1:g2:a0:s_20\
	\ClockDivider:MODULE_1:g2:a0:s_19\
	\ClockDivider:MODULE_1:g2:a0:s_18\
	\ClockDivider:MODULE_1:g2:a0:s_17\
	\ClockDivider:MODULE_1:g2:a0:s_16\
	\ClockDivider:MODULE_1:g2:a0:s_15\
	\ClockDivider:MODULE_1:g2:a0:s_14\
	\ClockDivider:MODULE_1:g2:a0:s_13\
	\ClockDivider:MODULE_1:g2:a0:s_12\
	\ClockDivider:MODULE_1:g2:a0:s_11\
	\ClockDivider:MODULE_1:g2:a0:s_10\
	\ClockDivider:MODULE_1:g2:a0:s_9\
	\ClockDivider:MODULE_1:g2:a0:s_8\
	\ClockDivider:MODULE_1:g2:a0:s_7\
	\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_970
	\SysCtrlReg:control_out_7\
	\SysTerminal:BUART:reset_sr\
	\SysTerminal:BUART:rx_bitclk_pre16x\
	\SysTerminal:BUART:rx_count7_bit8_wire\
	Net_1101
	\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_0\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:xeq\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:xlt\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:xlte\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:xgt\
	\SysTerminal:BUART:sRX:MODULE_3:g1:a0:xgte\
	\SysTerminal:BUART:sRX:MODULE_3:lt\
	\SysTerminal:BUART:sRX:MODULE_3:eq\
	\SysTerminal:BUART:sRX:MODULE_3:gt\
	\SysTerminal:BUART:sRX:MODULE_3:gte\
	\SysTerminal:BUART:sRX:MODULE_3:lte\

    Synthesized names
	\ClockDivider:add_vi_vv_MODGEN_1_31\
	\ClockDivider:add_vi_vv_MODGEN_1_30\
	\ClockDivider:add_vi_vv_MODGEN_1_29\
	\ClockDivider:add_vi_vv_MODGEN_1_28\
	\ClockDivider:add_vi_vv_MODGEN_1_27\
	\ClockDivider:add_vi_vv_MODGEN_1_26\
	\ClockDivider:add_vi_vv_MODGEN_1_25\
	\ClockDivider:add_vi_vv_MODGEN_1_24\
	\ClockDivider:add_vi_vv_MODGEN_1_23\
	\ClockDivider:add_vi_vv_MODGEN_1_22\
	\ClockDivider:add_vi_vv_MODGEN_1_21\
	\ClockDivider:add_vi_vv_MODGEN_1_20\
	\ClockDivider:add_vi_vv_MODGEN_1_19\
	\ClockDivider:add_vi_vv_MODGEN_1_18\
	\ClockDivider:add_vi_vv_MODGEN_1_17\
	\ClockDivider:add_vi_vv_MODGEN_1_16\
	\ClockDivider:add_vi_vv_MODGEN_1_15\
	\ClockDivider:add_vi_vv_MODGEN_1_14\
	\ClockDivider:add_vi_vv_MODGEN_1_13\
	\ClockDivider:add_vi_vv_MODGEN_1_12\
	\ClockDivider:add_vi_vv_MODGEN_1_11\
	\ClockDivider:add_vi_vv_MODGEN_1_10\
	\ClockDivider:add_vi_vv_MODGEN_1_9\
	\ClockDivider:add_vi_vv_MODGEN_1_8\
	\ClockDivider:add_vi_vv_MODGEN_1_7\

Deleted 152 User equations/components.
Deleted 25 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USB:tmpOE__Dm_net_0\
Aliasing \USB:tmpOE__Dp_net_0\ to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtInt_net_1 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtInt_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing \Z80Ctrl:WaitCtrlReg:clk\ to zero
Aliasing \Z80Ctrl:WaitCtrlReg:rst\ to zero
Aliasing \Z80Ctrl:Net_808\ to \USB:tmpOE__Dm_net_0\
Aliasing \Z80Ctrl:IoActiveSate\\S\ to zero
Aliasing Net_974 to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_23\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_22\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_21\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_20\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_19\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_18\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_17\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_16\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_15\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_14\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_13\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_12\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_11\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_10\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_9\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_8\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:a_7\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_10 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_9 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_8 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_7 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_6 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_5 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_4 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__ExtBus_net_2 to tmpOE__ExtBus_net_3
Aliasing tmpOE__ExtBus_net_1 to tmpOE__ExtBus_net_3
Aliasing tmpOE__ExtBus_net_0 to tmpOE__ExtBus_net_3
Aliasing tmpOE__D_net_6 to tmpOE__D_net_7
Aliasing tmpOE__D_net_5 to tmpOE__D_net_7
Aliasing tmpOE__D_net_4 to tmpOE__D_net_7
Aliasing tmpOE__D_net_3 to tmpOE__D_net_7
Aliasing tmpOE__D_net_2 to tmpOE__D_net_7
Aliasing tmpOE__D_net_1 to tmpOE__D_net_7
Aliasing tmpOE__D_net_0 to tmpOE__D_net_7
Aliasing \SysCtrlReg:clk\ to zero
Aliasing \SysCtrlReg:rst\ to zero
Aliasing tmpOE__MsbA_net_7 to tmpOE__ExtBus_net_3
Aliasing tmpOE__MsbA_net_6 to tmpOE__ExtBus_net_3
Aliasing tmpOE__MsbA_net_5 to tmpOE__ExtBus_net_3
Aliasing tmpOE__MsbA_net_4 to tmpOE__ExtBus_net_3
Aliasing tmpOE__MsbA_net_3 to tmpOE__ExtBus_net_3
Aliasing tmpOE__MsbA_net_2 to tmpOE__ExtBus_net_3
Aliasing tmpOE__MsbA_net_1 to tmpOE__ExtBus_net_3
Aliasing tmpOE__MsbA_net_0 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_7 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_6 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_5 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_4 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_3 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_2 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_1 to tmpOE__ExtBus_net_3
Aliasing tmpOE__LsbA_net_0 to tmpOE__ExtBus_net_3
Aliasing Net_1104 to zero
Aliasing \SysTerminal:BUART:tx_hd_send_break\ to zero
Aliasing \SysTerminal:BUART:HalfDuplexSend\ to zero
Aliasing \SysTerminal:BUART:FinalParityType_1\ to zero
Aliasing \SysTerminal:BUART:FinalParityType_0\ to zero
Aliasing \SysTerminal:BUART:FinalAddrMode_2\ to zero
Aliasing \SysTerminal:BUART:FinalAddrMode_1\ to zero
Aliasing \SysTerminal:BUART:FinalAddrMode_0\ to zero
Aliasing \SysTerminal:BUART:tx_ctrl_mark\ to zero
Aliasing \SysTerminal:BUART:tx_status_6\ to zero
Aliasing \SysTerminal:BUART:tx_status_5\ to zero
Aliasing \SysTerminal:BUART:tx_status_4\ to zero
Aliasing \SysTerminal:BUART:rx_status_1\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_6\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_5\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_4\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_6\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_5\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_4\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_3\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_2\ to \USB:tmpOE__Dm_net_0\
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_1\ to \USB:tmpOE__Dm_net_0\
Aliasing \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_0\ to zero
Aliasing \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__RxSysTerminal_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__TxSysTerminal_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing Net_1102D to zero
Aliasing \SysTerminal:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire one[16] = \USB:tmpOE__Dm_net_0\[10]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[19] = one[16]
Removing Lhs of wire tmpOE__ExtInt_net_1[72] = one[16]
Removing Lhs of wire tmpOE__ExtInt_net_0[73] = one[16]
Removing Rhs of wire busAcquired[81] = \SysCtrlReg:control_out_0\[441]
Removing Rhs of wire busAcquired[81] = \SysCtrlReg:control_0\[458]
Removing Rhs of wire Net_353[94] = \SysCtrlReg:control_out_1\[442]
Removing Rhs of wire Net_353[94] = \SysCtrlReg:control_1\[457]
Removing Rhs of wire cpuclk[96] = \ClkDivMux:tmp__ClkDivMux_reg\[157]
Removing Rhs of wire \Z80Ctrl:Net_745\[98] = \Z80Ctrl:IoActiveSate\[146]
Removing Lhs of wire \Z80Ctrl:Net_704\[99] = \Z80Ctrl:WaitState\[97]
Removing Rhs of wire \Z80Ctrl:Net_577\[100] = \Z80Ctrl:ClearWaitState:out_pulse\[150]
Removing Lhs of wire \Z80Ctrl:WaitCtrlReg:clk\[116] = zero[11]
Removing Lhs of wire \Z80Ctrl:WaitCtrlReg:rst\[117] = zero[11]
Removing Rhs of wire \Z80Ctrl:Net_661\[118] = \Z80Ctrl:WaitCtrlReg:control_out_0\[119]
Removing Rhs of wire \Z80Ctrl:Net_661\[118] = \Z80Ctrl:WaitCtrlReg:control_0\[142]
Removing Lhs of wire \Z80Ctrl:Net_808\[147] = one[16]
Removing Lhs of wire \Z80Ctrl:IoActiveSate\\R\[148] = \Z80Ctrl:Net_577\[100]
Removing Lhs of wire \Z80Ctrl:IoActiveSate\\S\[149] = zero[11]
Removing Rhs of wire Net_796_2[158] = \SysCtrlReg:control_out_4\[445]
Removing Rhs of wire Net_796_2[158] = \SysCtrlReg:control_4\[454]
Removing Rhs of wire Net_796_1[159] = \SysCtrlReg:control_out_3\[444]
Removing Rhs of wire Net_796_1[159] = \SysCtrlReg:control_3\[455]
Removing Rhs of wire Net_796_0[160] = \SysCtrlReg:control_out_2\[443]
Removing Rhs of wire Net_796_0[160] = \SysCtrlReg:control_2\[456]
Removing Rhs of wire Net_417[161] = \ClkSrcMux:tmp__ClkSrcMux_reg\[169]
Removing Rhs of wire Net_693[170] = \SysCtrlReg:control_out_6\[447]
Removing Rhs of wire Net_693[170] = \SysCtrlReg:control_6\[452]
Removing Lhs of wire Net_974[174] = zero[11]
Removing Rhs of wire Net_223[175] = \SysCtrlReg:control_out_5\[446]
Removing Rhs of wire Net_223[175] = \SysCtrlReg:control_5\[453]
Removing Lhs of wire \ClockDivider:add_vi_vv_MODGEN_1_6\[176] = \ClockDivider:MODULE_1:g2:a0:s_6\[336]
Removing Lhs of wire \ClockDivider:add_vi_vv_MODGEN_1_5\[177] = \ClockDivider:MODULE_1:g2:a0:s_5\[337]
Removing Lhs of wire \ClockDivider:add_vi_vv_MODGEN_1_4\[178] = \ClockDivider:MODULE_1:g2:a0:s_4\[338]
Removing Lhs of wire \ClockDivider:add_vi_vv_MODGEN_1_3\[179] = \ClockDivider:MODULE_1:g2:a0:s_3\[339]
Removing Lhs of wire \ClockDivider:add_vi_vv_MODGEN_1_2\[180] = \ClockDivider:MODULE_1:g2:a0:s_2\[340]
Removing Lhs of wire \ClockDivider:add_vi_vv_MODGEN_1_1\[181] = \ClockDivider:MODULE_1:g2:a0:s_1\[341]
Removing Lhs of wire \ClockDivider:add_vi_vv_MODGEN_1_0\[182] = \ClockDivider:MODULE_1:g2:a0:s_0\[342]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_23\[223] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_22\[224] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_21\[225] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_20\[226] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_19\[227] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_18\[228] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_17\[229] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_16\[230] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_15\[231] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_14\[232] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_13\[233] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_12\[234] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_11\[235] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_10\[236] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_9\[237] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_8\[238] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_7\[239] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_6\[240] = \ClockDivider:MODIN1_6\[241]
Removing Lhs of wire \ClockDivider:MODIN1_6\[241] = Net_792_6[168]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_5\[242] = \ClockDivider:MODIN1_5\[243]
Removing Lhs of wire \ClockDivider:MODIN1_5\[243] = Net_792_5[167]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_4\[244] = \ClockDivider:MODIN1_4\[245]
Removing Lhs of wire \ClockDivider:MODIN1_4\[245] = Net_792_4[166]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_3\[246] = \ClockDivider:MODIN1_3\[247]
Removing Lhs of wire \ClockDivider:MODIN1_3\[247] = Net_792_3[165]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_2\[248] = \ClockDivider:MODIN1_2\[249]
Removing Lhs of wire \ClockDivider:MODIN1_2\[249] = Net_792_2[164]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_1\[250] = \ClockDivider:MODIN1_1\[251]
Removing Lhs of wire \ClockDivider:MODIN1_1\[251] = Net_792_1[163]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:a_0\[252] = \ClockDivider:MODIN1_0\[253]
Removing Lhs of wire \ClockDivider:MODIN1_0\[253] = Net_792_0[162]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[380] = one[16]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[381] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_10[383] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_9[384] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_8[385] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_7[386] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_6[387] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_5[388] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_4[389] = one[16]
Removing Lhs of wire tmpOE__ExtBus_net_3[390] = busAcquired[81]
Removing Lhs of wire tmpOE__ExtBus_net_2[391] = busAcquired[81]
Removing Lhs of wire tmpOE__ExtBus_net_1[392] = busAcquired[81]
Removing Lhs of wire tmpOE__ExtBus_net_0[393] = busAcquired[81]
Removing Lhs of wire tmpOE__D_net_7[412] = dataOE[93]
Removing Lhs of wire tmpOE__D_net_6[413] = dataOE[93]
Removing Lhs of wire tmpOE__D_net_5[414] = dataOE[93]
Removing Lhs of wire tmpOE__D_net_4[415] = dataOE[93]
Removing Lhs of wire tmpOE__D_net_3[416] = dataOE[93]
Removing Lhs of wire tmpOE__D_net_2[417] = dataOE[93]
Removing Lhs of wire tmpOE__D_net_1[418] = dataOE[93]
Removing Lhs of wire tmpOE__D_net_0[419] = dataOE[93]
Removing Lhs of wire \SysCtrlReg:clk\[439] = zero[11]
Removing Lhs of wire \SysCtrlReg:rst\[440] = zero[11]
Removing Lhs of wire tmpOE__MsbA_net_7[460] = busAcquired[81]
Removing Lhs of wire tmpOE__MsbA_net_6[461] = busAcquired[81]
Removing Lhs of wire tmpOE__MsbA_net_5[462] = busAcquired[81]
Removing Lhs of wire tmpOE__MsbA_net_4[463] = busAcquired[81]
Removing Lhs of wire tmpOE__MsbA_net_3[464] = busAcquired[81]
Removing Lhs of wire tmpOE__MsbA_net_2[465] = busAcquired[81]
Removing Lhs of wire tmpOE__MsbA_net_1[466] = busAcquired[81]
Removing Lhs of wire tmpOE__MsbA_net_0[467] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_7[479] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_6[480] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_5[481] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_4[482] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_3[483] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_2[484] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_1[485] = busAcquired[81]
Removing Lhs of wire tmpOE__LsbA_net_0[486] = busAcquired[81]
Removing Rhs of wire Net_1106[506] = \SysTerminal:BUART:tx_interrupt_out\[528]
Removing Rhs of wire Net_1107[510] = \SysTerminal:BUART:rx_interrupt_out\[529]
Removing Lhs of wire \SysTerminal:Net_61\[511] = \SysTerminal:Net_9\[508]
Removing Lhs of wire Net_1104[515] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:tx_hd_send_break\[516] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:HalfDuplexSend\[517] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:FinalParityType_1\[518] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:FinalParityType_0\[519] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:FinalAddrMode_2\[520] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:FinalAddrMode_1\[521] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:FinalAddrMode_0\[522] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:tx_ctrl_mark\[523] = zero[11]
Removing Rhs of wire \SysTerminal:BUART:tx_bitclk_enable_pre\[533] = \SysTerminal:BUART:tx_bitclk_dp\[569]
Removing Lhs of wire \SysTerminal:BUART:tx_counter_tc\[579] = \SysTerminal:BUART:tx_counter_dp\[570]
Removing Lhs of wire \SysTerminal:BUART:tx_status_6\[580] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:tx_status_5\[581] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:tx_status_4\[582] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:tx_status_1\[584] = \SysTerminal:BUART:tx_fifo_empty\[547]
Removing Lhs of wire \SysTerminal:BUART:tx_status_3\[586] = \SysTerminal:BUART:tx_fifo_notfull\[546]
Removing Lhs of wire \SysTerminal:BUART:rx_postpoll\[600] = Net_1105[649]
Removing Lhs of wire \SysTerminal:BUART:rx_status_1\[652] = zero[11]
Removing Rhs of wire \SysTerminal:BUART:rx_status_2\[653] = \SysTerminal:BUART:rx_parity_error_status\[654]
Removing Rhs of wire \SysTerminal:BUART:rx_status_3\[655] = \SysTerminal:BUART:rx_stop_bit_error\[656]
Removing Lhs of wire \SysTerminal:BUART:sRX:cmp_vv_vv_MODGEN_2\[666] = \SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_0\[715]
Removing Lhs of wire \SysTerminal:BUART:sRX:cmp_vv_vv_MODGEN_3\[670] = \SysTerminal:BUART:sRX:MODULE_3:g1:a0:xneq\[737]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_6\[671] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_5\[672] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_4\[673] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_3\[674] = \SysTerminal:BUART:sRX:MODIN2_6\[675]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODIN2_6\[675] = \SysTerminal:BUART:rx_count_6\[641]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_2\[676] = \SysTerminal:BUART:sRX:MODIN2_5\[677]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODIN2_5\[677] = \SysTerminal:BUART:rx_count_5\[642]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_1\[678] = \SysTerminal:BUART:sRX:MODIN2_4\[679]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODIN2_4\[679] = \SysTerminal:BUART:rx_count_4\[643]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newa_0\[680] = \SysTerminal:BUART:sRX:MODIN2_3\[681]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODIN2_3\[681] = \SysTerminal:BUART:rx_count_3\[644]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_6\[682] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_5\[683] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_4\[684] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_3\[685] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_2\[686] = one[16]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_1\[687] = one[16]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:newb_0\[688] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:dataa_6\[689] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:dataa_5\[690] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:dataa_4\[691] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:dataa_3\[692] = \SysTerminal:BUART:rx_count_6\[641]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:dataa_2\[693] = \SysTerminal:BUART:rx_count_5\[642]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:dataa_1\[694] = \SysTerminal:BUART:rx_count_4\[643]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:dataa_0\[695] = \SysTerminal:BUART:rx_count_3\[644]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:datab_6\[696] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:datab_5\[697] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:datab_4\[698] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:datab_3\[699] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:datab_2\[700] = one[16]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:datab_1\[701] = one[16]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_2:g2:a0:datab_0\[702] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:newa_0\[717] = Net_1105[649]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:newb_0\[718] = \SysTerminal:BUART:rx_parity_bit\[669]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:dataa_0\[719] = Net_1105[649]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:datab_0\[720] = \SysTerminal:BUART:rx_parity_bit\[669]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\[721] = Net_1105[649]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\[722] = \SysTerminal:BUART:rx_parity_bit\[669]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\[724] = one[16]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\[725] = \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[723]
Removing Lhs of wire \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\[726] = \SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[723]
Removing Lhs of wire tmpOE__RxSysTerminal_net_0[748] = one[16]
Removing Lhs of wire tmpOE__TxSysTerminal_net_0[753] = one[16]
Removing Lhs of wire \RegLsbA:status_7\[761] = lsbAddress_7[487]
Removing Lhs of wire \RegLsbA:status_6\[762] = lsbAddress_6[488]
Removing Lhs of wire \RegLsbA:status_5\[763] = lsbAddress_5[489]
Removing Lhs of wire \RegLsbA:status_4\[764] = lsbAddress_4[490]
Removing Lhs of wire \RegLsbA:status_3\[765] = lsbAddress_3[491]
Removing Lhs of wire \RegLsbA:status_2\[766] = lsbAddress_2[492]
Removing Lhs of wire \RegLsbA:status_1\[767] = lsbAddress_1[493]
Removing Lhs of wire \RegLsbA:status_0\[768] = lsbAddress_0[494]
Removing Lhs of wire \RegInD:status_7\[771] = data_7[420]
Removing Lhs of wire \RegInD:status_6\[772] = data_6[421]
Removing Lhs of wire \RegInD:status_5\[773] = data_5[422]
Removing Lhs of wire \RegInD:status_4\[774] = data_4[423]
Removing Lhs of wire \RegInD:status_3\[775] = data_3[424]
Removing Lhs of wire \RegInD:status_2\[776] = data_2[425]
Removing Lhs of wire \RegInD:status_1\[777] = data_1[426]
Removing Lhs of wire \RegInD:status_0\[778] = data_0[427]
Removing Lhs of wire \RegMsbA:status_7\[780] = msbAddress_7[90]
Removing Lhs of wire \RegMsbA:status_6\[781] = msbAddress_6[89]
Removing Lhs of wire \RegMsbA:status_5\[782] = msbAddress_5[88]
Removing Lhs of wire \RegMsbA:status_4\[783] = msbAddress_4[87]
Removing Lhs of wire \RegMsbA:status_3\[784] = msbAddress_3[86]
Removing Lhs of wire \RegMsbA:status_2\[785] = msbAddress_2[85]
Removing Lhs of wire \RegMsbA:status_1\[786] = msbAddress_1[84]
Removing Lhs of wire \RegMsbA:status_0\[787] = msbAddress_0[83]
Removing Lhs of wire \RegCtrl:status_0\[790] = memreq[397]
Removing Lhs of wire \RegCtrl:status_1\[791] = ioreq[114]
Removing Lhs of wire \RegCtrl:status_2\[792] = rd[113]
Removing Lhs of wire \RegCtrl:status_3\[793] = wr[112]
Removing Lhs of wire \RegCtrl:status_4\[794] = m1[108]
Removing Lhs of wire \RegCtrl:status_5\[795] = cpuhalt[70]
Removing Lhs of wire \RegCtrl:status_6\[796] = busack[91]
Removing Lhs of wire \RegCtrl:status_7\[797] = cpuwait[103]
Removing Lhs of wire \Z80Ctrl:IoActiveSate\\D\[800] = one[16]
Removing Lhs of wire \SysTerminal:BUART:reset_reg\\D\[811] = zero[11]
Removing Lhs of wire Net_1102D[816] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:rx_bitclk\\D\[826] = \SysTerminal:BUART:rx_bitclk_pre\[635]
Removing Lhs of wire \SysTerminal:BUART:rx_parity_error_pre\\D\[833] = \SysTerminal:BUART:rx_parity_error_pre\[664]
Removing Lhs of wire \SysTerminal:BUART:rx_break_status\\D\[834] = zero[11]

------------------------------------------------------
Aliased 0 equations, 214 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1024' (cost = 0):
Net_1024 <= (not cpuhalt);

Note:  Expanding virtual equation for 'nbusAcquired' (cost = 0):
nbusAcquired <= (not busAcquired);

Note:  Expanding virtual equation for 'Net_1060' (cost = 1):
Net_1060 <= ((not msbAddress_0 and not msbAddress_1 and not msbAddress_2 and not msbAddress_3 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7));

Note:  Expanding virtual equation for 'Net_417' (cost = 2):
Net_417 <= ((Net_693 and Net_357)
	OR (not Net_693 and Net_425));

Note:  Expanding virtual equation for 'Net_747' (cost = 2):
Net_747 <= ((not busAcquired and not msbAddress_0 and not msbAddress_1 and not msbAddress_2 and not msbAddress_3 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7));

Note:  Expanding virtual equation for '\Z80Ctrl:Net_189\' (cost = 0):
\Z80Ctrl:Net_189\ <= (not ioreq);

Note:  Expanding virtual equation for '\Z80Ctrl:Net_200\' (cost = 0):
\Z80Ctrl:Net_200\ <= (not rd);

Note:  Expanding virtual equation for '\Z80Ctrl:Net_183\' (cost = 0):
\Z80Ctrl:Net_183\ <= (not wr);

Note:  Expanding virtual equation for '\Z80Ctrl:Net_937\' (cost = 0):
\Z80Ctrl:Net_937\ <= (not m1);

Note:  Expanding virtual equation for '\Z80Ctrl:Net_887\' (cost = 2):
\Z80Ctrl:Net_887\ <= ((not m1 and not ioreq));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_792_0);

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:s_0\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:s_0\ <= (not Net_792_0);

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:rx_addressmatch\' (cost = 0):
\SysTerminal:BUART:rx_addressmatch\ <= (\SysTerminal:BUART:rx_addressmatch2\
	OR \SysTerminal:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\SysTerminal:BUART:rx_bitclk_pre\' (cost = 0):
\SysTerminal:BUART:rx_bitclk_pre\ <= ((not \SysTerminal:BUART:rx_count_2\ and not \SysTerminal:BUART:rx_count_1\ and not \SysTerminal:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_6\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_6\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_5\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_5\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_4\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_4\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_3\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_3\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_3\ <= (\SysTerminal:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_2\' (cost = 1):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_2\ <= ((not \SysTerminal:BUART:rx_count_6\ and not \SysTerminal:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_2\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_2\ <= (\SysTerminal:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_1\' (cost = 2):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_1\ <= ((not \SysTerminal:BUART:rx_count_6\ and not \SysTerminal:BUART:rx_count_4\)
	OR (not \SysTerminal:BUART:rx_count_6\ and not \SysTerminal:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_1\' (cost = 0):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:gta_1\ <= (\SysTerminal:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_0\' (cost = 8):
\SysTerminal:BUART:sRX:MODULE_2:g2:a0:lta_0\ <= ((not \SysTerminal:BUART:rx_count_6\ and not \SysTerminal:BUART:rx_count_4\)
	OR (not \SysTerminal:BUART:rx_count_6\ and not \SysTerminal:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1105 and not \SysTerminal:BUART:rx_parity_bit\)
	OR (Net_1105 and \SysTerminal:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\SysTerminal:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1105 and not \SysTerminal:BUART:rx_parity_bit\)
	OR (Net_1105 and \SysTerminal:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'Net_1255' (cost = 1):
Net_1255 <= ((lsbAddress_7 and lsbAddress_6 and lsbAddress_5 and lsbAddress_4 and lsbAddress_3 and lsbAddress_2 and lsbAddress_1 and lsbAddress_0));

Note:  Expanding virtual equation for 'Net_1122' (cost = 1):
Net_1122 <= ((not msbAddress_0 and not msbAddress_1 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7 and not wr and not ioreq));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_858' (cost = 3):
Net_858 <= ((not busAcquired and busack and cpurst));

Note:  Expanding virtual equation for '\Z80Ctrl:Net_948\' (cost = 2):
\Z80Ctrl:Net_948\ <= ((not rd and not ioreq));

Note:  Expanding virtual equation for '\Z80Ctrl:Net_464\' (cost = 1):
\Z80Ctrl:Net_464\ <= ((not wr and not ioreq));

Note:  Expanding virtual equation for '\Z80Ctrl:Net_883\' (cost = 1):
\Z80Ctrl:Net_883\ <= ((not busAcquired and not msbAddress_0 and not msbAddress_1 and not msbAddress_2 and not msbAddress_3 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7 and not rd and not ioreq));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_792_0 and Net_792_1));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:s_1\' (cost = 2):
\ClockDivider:MODULE_1:g2:a0:s_1\ <= ((not Net_792_0 and Net_792_1)
	OR (not Net_792_1 and Net_792_0));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for 'sampleBusMMU' (cost = 1):
sampleBusMMU <= ((not busAcquired and not msbAddress_0 and not msbAddress_1 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7 and not wr and not ioreq and msbAddress_2 and msbAddress_3 and lsbAddress_7 and lsbAddress_6 and lsbAddress_5 and lsbAddress_4 and lsbAddress_3 and lsbAddress_2 and lsbAddress_1 and lsbAddress_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Z80Ctrl:Net_940\' (cost = 2):
\Z80Ctrl:Net_940\ <= ((not busAcquired and not msbAddress_0 and not msbAddress_1 and not msbAddress_2 and not msbAddress_3 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7 and not rd and not ioreq)
	OR (not m1 and not ioreq));

Note:  Expanding virtual equation for '\Z80Ctrl:Net_708\' (cost = 2):
\Z80Ctrl:Net_708\ <= ((not wr and not ioreq)
	OR (not rd and not ioreq));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_792_0 and Net_792_1 and Net_792_2));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:s_2\' (cost = 3):
\ClockDivider:MODULE_1:g2:a0:s_2\ <= ((not Net_792_0 and Net_792_2)
	OR (not Net_792_1 and Net_792_2)
	OR (not Net_792_2 and Net_792_0 and Net_792_1));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_808' (cost = 2):
Net_808 <= ((not busAcquired and not msbAddress_0 and not msbAddress_1 and not msbAddress_2 and not msbAddress_3 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7 and not rd and not ioreq and busack and cpurst)
	OR (not busAcquired and not m1 and not ioreq and busack and cpurst));

Note:  Expanding virtual equation for 'Net_1234' (cost = 4):
Net_1234 <= ((not busAcquired and not msbAddress_0 and not msbAddress_1 and not msbAddress_2 and not msbAddress_3 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7 and not wr and not ioreq and busack and cpurst)
	OR (not busAcquired and not msbAddress_0 and not msbAddress_1 and not msbAddress_2 and not msbAddress_3 and not msbAddress_4 and not msbAddress_5 and not msbAddress_6 and not msbAddress_7 and not rd and not ioreq and busack and cpurst));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_792_0 and Net_792_1 and Net_792_2 and Net_792_3));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:s_3\' (cost = 4):
\ClockDivider:MODULE_1:g2:a0:s_3\ <= ((not Net_792_0 and Net_792_3)
	OR (not Net_792_1 and Net_792_3)
	OR (not Net_792_2 and Net_792_3)
	OR (not Net_792_3 and Net_792_0 and Net_792_1 and Net_792_2));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_792_0 and Net_792_1 and Net_792_2 and Net_792_3 and Net_792_4));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:s_4\' (cost = 5):
\ClockDivider:MODULE_1:g2:a0:s_4\ <= ((not Net_792_0 and Net_792_4)
	OR (not Net_792_1 and Net_792_4)
	OR (not Net_792_2 and Net_792_4)
	OR (not Net_792_3 and Net_792_4)
	OR (not Net_792_4 and Net_792_0 and Net_792_1 and Net_792_2 and Net_792_3));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_792_0 and Net_792_1 and Net_792_2 and Net_792_3 and Net_792_4 and Net_792_5));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:s_5\' (cost = 6):
\ClockDivider:MODULE_1:g2:a0:s_5\ <= ((not Net_792_0 and Net_792_5)
	OR (not Net_792_1 and Net_792_5)
	OR (not Net_792_2 and Net_792_5)
	OR (not Net_792_3 and Net_792_5)
	OR (not Net_792_4 and Net_792_5)
	OR (not Net_792_5 and Net_792_0 and Net_792_1 and Net_792_2 and Net_792_3 and Net_792_4));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_792_0 and Net_792_1 and Net_792_2 and Net_792_3 and Net_792_4 and Net_792_5 and Net_792_6));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:s_6\' (cost = 7):
\ClockDivider:MODULE_1:g2:a0:s_6\ <= ((not Net_792_0 and Net_792_6)
	OR (not Net_792_1 and Net_792_6)
	OR (not Net_792_2 and Net_792_6)
	OR (not Net_792_3 and Net_792_6)
	OR (not Net_792_4 and Net_792_6)
	OR (not Net_792_5 and Net_792_6)
	OR (not Net_792_6 and Net_792_0 and Net_792_1 and Net_792_2 and Net_792_3 and Net_792_4 and Net_792_5));

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 68 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \SysTerminal:BUART:rx_status_0\ to zero
Aliasing \SysTerminal:BUART:rx_status_6\ to zero
Aliasing \SysTerminal:BUART:rx_markspace_status\\D\ to zero
Aliasing \SysTerminal:BUART:rx_parity_error_status\\D\ to zero
Aliasing \SysTerminal:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[351] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[361] = zero[11]
Removing Lhs of wire \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[371] = zero[11]
Removing Rhs of wire \SysTerminal:BUART:rx_bitclk_enable\[599] = \SysTerminal:BUART:rx_bitclk\[647]
Removing Lhs of wire \SysTerminal:BUART:rx_status_0\[650] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:rx_status_6\[659] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:tx_ctrl_mark_last\\D\[818] = \SysTerminal:BUART:tx_ctrl_mark_last\[590]
Removing Lhs of wire \SysTerminal:BUART:rx_markspace_status\\D\[828] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:rx_parity_error_status\\D\[829] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:rx_addr_match_status\\D\[831] = zero[11]
Removing Lhs of wire \SysTerminal:BUART:rx_markspace_pre\\D\[832] = \SysTerminal:BUART:rx_markspace_pre\[663]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\SysTerminal:BUART:sRX:MODULE_3:g1:a0:xneq\ <= ((not \SysTerminal:BUART:rx_parity_bit\ and Net_1105)
	OR (not Net_1105 and \SysTerminal:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -dcpsoc3 SystemController.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.387ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 26 January 2021 16:27:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController.cyprj -d CY8C5888LTI-LP097 SystemController.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \ClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \SysTerminal:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1102 from registered to combinatorial
    Converted constant MacroCell: \SysTerminal:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \SysTerminal:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \SysTerminal:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SysTerminal:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Z80Ctrl_BusClk to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CPUCLK_FAST'. Fanout=2, Signal=Net_357
    Digital Clock 1: Automatic-assigning  clock 'SysTerminal_IntClock'. Fanout=1, Signal=\SysTerminal:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'CPUCLK_SLOW'. Fanout=2, Signal=Net_425
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SysTerminal:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: SysTerminal_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SysTerminal_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: cpuclk:macrocell.q
        Effective Clock: cpuclk:macrocell.q
        Enable Signal: True
    Routed Clock: \Z80Ctrl:Net_927\:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: \Z80Ctrl:Net_927\:macrocell.q
    Routed Clock: Net_417:macrocell.q
        Effective Clock: Net_417:macrocell.q
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \SysTerminal:BUART:rx_parity_bit\, Duplicate of \SysTerminal:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SysTerminal:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:rx_parity_bit\ (fanout=0)

    Removing \SysTerminal:BUART:rx_address_detected\, Duplicate of \SysTerminal:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SysTerminal:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:rx_address_detected\ (fanout=0)

    Removing \SysTerminal:BUART:rx_parity_error_pre\, Duplicate of \SysTerminal:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SysTerminal:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \SysTerminal:BUART:rx_markspace_pre\, Duplicate of \SysTerminal:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SysTerminal:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:rx_markspace_pre\ (fanout=0)

    Removing \SysTerminal:BUART:rx_state_1\, Duplicate of \SysTerminal:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SysTerminal:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:rx_state_1\ (fanout=8)

    Removing \SysTerminal:BUART:tx_parity_bit\, Duplicate of \SysTerminal:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SysTerminal:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:tx_parity_bit\ (fanout=0)

    Removing \SysTerminal:BUART:tx_mark\, Duplicate of \SysTerminal:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SysTerminal:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:tx_mark\ (fanout=0)

    Removing Net_1234_split, Duplicate of \Z80Ctrl:Net_927_split\ 
    MacroCell: Name=Net_1234_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !rd_SYNCOUT
        );
        Output = Net_1234_split (fanout=1)

    Removing Net_1234_split_1, Duplicate of \Z80Ctrl:Net_927_split_1\ 
    MacroCell: Name=Net_1234_split_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !wr_SYNCOUT
        );
        Output = Net_1234_split_1 (fanout=1)

    Removing Net_1234_split_2, Duplicate of \Z80Ctrl:Net_927_split_2\ 
    MacroCell: Name=Net_1234_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              !msbAddress_2_SYNCOUT * !msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT * !msbAddress_5_SYNCOUT * 
              !msbAddress_6_SYNCOUT * !msbAddress_7_SYNCOUT * 
              \Z80Ctrl:Net_927_split_1\
        );
        Output = Net_1234_split_2 (fanout=1)

    Removing Net_1234_split_3, Duplicate of \Z80Ctrl:Net_927_split_3\ 
    MacroCell: Name=Net_1234_split_3, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              !msbAddress_2_SYNCOUT * !msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT * !msbAddress_5_SYNCOUT * 
              !msbAddress_6_SYNCOUT * !msbAddress_7_SYNCOUT * 
              \Z80Ctrl:Net_927_split\
        );
        Output = Net_1234_split_3 (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ExtInt(0)
        Attributes:
            Alias: CpuInt
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtInt(0)__PA ,
            pad => ExtInt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtInt(1)
        Attributes:
            Alias: CpuNmi
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtInt(1)__PA ,
            pad => ExtInt(1)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(0)
        Attributes:
            Alias: MemReq
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(0)__PA ,
            oe => busAcquired ,
            fb => memreq ,
            pad => ExtBus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(1)
        Attributes:
            Alias: IoReq
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(1)__PA ,
            oe => busAcquired ,
            fb => ioreq ,
            pad => ExtBus(1)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(2)
        Attributes:
            Alias: Rd
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(2)__PA ,
            oe => busAcquired ,
            fb => rd ,
            pad => ExtBus(2)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(3)
        Attributes:
            Alias: Wr
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(3)__PA ,
            oe => busAcquired ,
            fb => wr ,
            pad => ExtBus(3)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(4)
        Attributes:
            Alias: BusReq
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(4)__PA ,
            pad => ExtBus(4)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(5)
        Attributes:
            Alias: BusAck
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(5)__PA ,
            fb => busack ,
            pad => ExtBus(5)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(6)
        Attributes:
            Alias: CpuHalt
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(6)__PA ,
            fb => cpuhalt ,
            pad => ExtBus(6)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(7)
        Attributes:
            Alias: CpuRst
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(7)__PA ,
            fb => cpurst ,
            pad => ExtBus(7)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(8)
        Attributes:
            Alias: CpuClk
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(8)__PA ,
            pin_input => cpuclk ,
            pad => ExtBus(8)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(9)
        Attributes:
            Alias: CpuWait
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(9)__PA ,
            pin_input => cpuwait ,
            pad => ExtBus(9)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtBus(10)
        Attributes:
            Alias: CpuM1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtBus(10)__PA ,
            fb => m1 ,
            pad => ExtBus(10)_PAD );
        Properties:
        {
        }

    Pin : Name = D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(0)__PA ,
            oe => dataOE ,
            fb => data_0 ,
            pad => D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(1)__PA ,
            oe => dataOE ,
            fb => data_1 ,
            pad => D(1)_PAD );
        Properties:
        {
        }

    Pin : Name = D(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(2)__PA ,
            oe => dataOE ,
            fb => data_2 ,
            pad => D(2)_PAD );
        Properties:
        {
        }

    Pin : Name = D(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(3)__PA ,
            oe => dataOE ,
            fb => data_3 ,
            pad => D(3)_PAD );
        Properties:
        {
        }

    Pin : Name = D(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(4)__PA ,
            oe => dataOE ,
            fb => data_4 ,
            pad => D(4)_PAD );
        Properties:
        {
        }

    Pin : Name = D(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(5)__PA ,
            oe => dataOE ,
            fb => data_5 ,
            pad => D(5)_PAD );
        Properties:
        {
        }

    Pin : Name = D(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(6)__PA ,
            oe => dataOE ,
            fb => data_6 ,
            pad => D(6)_PAD );
        Properties:
        {
        }

    Pin : Name = D(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(7)__PA ,
            oe => dataOE ,
            fb => data_7 ,
            pad => D(7)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(0)__PA ,
            oe => busAcquired ,
            fb => msbAddress_0 ,
            pad => MsbA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(1)__PA ,
            oe => busAcquired ,
            fb => msbAddress_1 ,
            pad => MsbA(1)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(2)__PA ,
            oe => busAcquired ,
            fb => msbAddress_2 ,
            pad => MsbA(2)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(3)__PA ,
            oe => busAcquired ,
            fb => msbAddress_3 ,
            pad => MsbA(3)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(4)__PA ,
            oe => busAcquired ,
            fb => msbAddress_4 ,
            pad => MsbA(4)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(5)__PA ,
            oe => busAcquired ,
            fb => msbAddress_5 ,
            pad => MsbA(5)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(6)__PA ,
            oe => busAcquired ,
            fb => msbAddress_6 ,
            pad => MsbA(6)_PAD );
        Properties:
        {
        }

    Pin : Name = MsbA(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MsbA(7)__PA ,
            oe => busAcquired ,
            fb => msbAddress_7 ,
            pad => MsbA(7)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(0)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_0 ,
            pad => LsbA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(1)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_1 ,
            pad => LsbA(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(2)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_2 ,
            pad => LsbA(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(3)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_3 ,
            pad => LsbA(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(4)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_4 ,
            pad => LsbA(4)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(5)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_5 ,
            pad => LsbA(5)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(6)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_6 ,
            pad => LsbA(6)_PAD );
        Properties:
        {
        }

    Pin : Name = LsbA(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LsbA(7)__PA ,
            oe => busAcquired ,
            fb => lsbAddress_7 ,
            pad => LsbA(7)_PAD );
        Properties:
        {
        }

    Pin : Name = RxSysTerminal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RxSysTerminal(0)__PA ,
            fb => Net_1105 ,
            pad => RxSysTerminal(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TxSysTerminal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TxSysTerminal(0)__PA ,
            pin_input => Net_1100 ,
            pad => TxSysTerminal(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=dataOE_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !rd_SYNCOUT * !msbAddress_0_SYNCOUT
        );
        Output = dataOE_split (fanout=1)

    MacroCell: Name=Net_1017, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * busack_SYNCOUT * !cpuhalt_SYNCOUT * 
              cpurst_SYNCOUT
        );
        Output = Net_1017 (fanout=1)

    MacroCell: Name=dataOE, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !busAcquired * !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !m1_SYNCOUT
            + Net_353
            + dataOE_split_1
        );
        Output = dataOE (fanout=8)

    MacroCell: Name=cpuwait, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z80Ctrl:WaitState\
        );
        Output = cpuwait (fanout=2)

    MacroCell: Name=Net_1234, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Z80Ctrl:Net_927_split_2\ * !\Z80Ctrl:Net_927_split_3\
        );
        Output = Net_1234 (fanout=1)

    MacroCell: Name=\Z80Ctrl:Net_887\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * !m1_SYNCOUT
        );
        Output = \Z80Ctrl:Net_887\ (fanout=1)

    MacroCell: Name=\Z80Ctrl:Net_927\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              ioreq_SYNCOUT * !\Z80Ctrl:Net_927_split_2\ * 
              !\Z80Ctrl:Net_927_split_3\
            + m1_SYNCOUT * !\Z80Ctrl:Net_927_split_2\ * 
              !\Z80Ctrl:Net_927_split_3\
        );
        Output = \Z80Ctrl:Net_927\ (fanout=1)

    MacroCell: Name=cpuclk, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_796_2 * !Net_796_1 * Net_796_0 * Net_792_0
            + cpuclk_split
        );
        Output = cpuclk (fanout=4)

    MacroCell: Name=Net_417, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_693 * Net_425_local
            + Net_693 * Net_357_local
        );
        Output = Net_417 (fanout=7)

    MacroCell: Name=Net_1100, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:txn\
        );
        Output = Net_1100 (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\
            + !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\
        );
        Output = \SysTerminal:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_fifo_empty\ * 
              \SysTerminal:BUART:tx_state_2\
        );
        Output = \SysTerminal:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_fifo_notfull\
        );
        Output = \SysTerminal:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\
        );
        Output = \SysTerminal:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SysTerminal:BUART:rx_load_fifo\ * 
              \SysTerminal:BUART:rx_fifofull\
        );
        Output = \SysTerminal:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SysTerminal:BUART:rx_fifonotempty\ * 
              \SysTerminal:BUART:rx_state_stop1_reg\
        );
        Output = \SysTerminal:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=sampleBusMMU_split, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !ioreq_SYNCOUT * !wr_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              msbAddress_2_SYNCOUT * msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT
        );
        Output = sampleBusMMU_split (fanout=1)

    MacroCell: Name=cpuclk_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_796_2 * !Net_796_1 * !Net_796_0 * !Net_693 * Net_425_local
            + !Net_796_2 * !Net_796_1 * !Net_796_0 * Net_693 * Net_357_local
            + !Net_796_2 * Net_796_1 * !Net_796_0 * Net_792_1
            + !Net_796_2 * Net_796_1 * Net_796_0 * Net_792_2
            + Net_796_2 * !Net_796_1 * !Net_796_0 * Net_792_3
            + Net_796_2 * !Net_796_1 * Net_796_0 * Net_792_4
            + Net_796_2 * Net_796_1 * !Net_796_0 * Net_792_5
            + Net_796_2 * Net_796_1 * Net_796_0 * Net_792_6
        );
        Output = cpuclk_split (fanout=1)

    MacroCell: Name=\Z80Ctrl:Net_927_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              !msbAddress_2_SYNCOUT * !msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT * !msbAddress_5_SYNCOUT * 
              !msbAddress_6_SYNCOUT * !msbAddress_7_SYNCOUT * 
              \Z80Ctrl:Net_927_split\
        );
        Output = \Z80Ctrl:Net_927_split_3\ (fanout=2)

    MacroCell: Name=\Z80Ctrl:Net_927_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              !msbAddress_2_SYNCOUT * !msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT * !msbAddress_5_SYNCOUT * 
              !msbAddress_6_SYNCOUT * !msbAddress_7_SYNCOUT * 
              \Z80Ctrl:Net_927_split_1\
        );
        Output = \Z80Ctrl:Net_927_split_2\ (fanout=2)

    MacroCell: Name=\Z80Ctrl:Net_927_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !wr_SYNCOUT
        );
        Output = \Z80Ctrl:Net_927_split_1\ (fanout=1)

    MacroCell: Name=\Z80Ctrl:Net_927_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !rd_SYNCOUT
        );
        Output = \Z80Ctrl:Net_927_split\ (fanout=1)

    MacroCell: Name=sampleBusMMU, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !msbAddress_5_SYNCOUT * !msbAddress_6_SYNCOUT * 
              !msbAddress_7_SYNCOUT * lsbAddress_0_SYNCOUT * 
              lsbAddress_1_SYNCOUT * lsbAddress_2_SYNCOUT * 
              lsbAddress_3_SYNCOUT * lsbAddress_4_SYNCOUT * 
              lsbAddress_5_SYNCOUT * lsbAddress_6_SYNCOUT * 
              lsbAddress_7_SYNCOUT * sampleBusMMU_split
        );
        Output = sampleBusMMU (fanout=1)

    MacroCell: Name=\Z80Ctrl:WaitState\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cpuclk)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Z80Ctrl:WaitState\ * !\Z80Ctrl:Net_577\
            + \Z80Ctrl:Net_745\ * !\Z80Ctrl:Net_577\
        );
        Output = \Z80Ctrl:WaitState\ (fanout=2)

    MacroCell: Name=\Z80Ctrl:Net_745\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (\Z80Ctrl:Net_577\)
            Clock Enable: PosEdge(\Z80Ctrl:Net_927\)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Z80Ctrl:Net_745\ (fanout=1)

    MacroCell: Name=\Z80Ctrl:Net_577\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cpuclk)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Z80Ctrl:Net_661\ * !\Z80Ctrl:ClearWaitState:out_sample\
            + \Z80Ctrl:ClearWaitState:in_sample\ * 
              !\Z80Ctrl:ClearWaitState:out_sample\
        );
        Output = \Z80Ctrl:Net_577\ (fanout=3)

    MacroCell: Name=\Z80Ctrl:ClearWaitState:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Z80Ctrl:Net_661\
            + \Z80Ctrl:ClearWaitState:in_sample\ * 
              !\Z80Ctrl:ClearWaitState:out_sample\
        );
        Output = \Z80Ctrl:ClearWaitState:in_sample\ (fanout=3)

    MacroCell: Name=\Z80Ctrl:ClearWaitState:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cpuclk)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Z80Ctrl:Net_577\ * \Z80Ctrl:ClearWaitState:in_sample\ * 
              !\Z80Ctrl:ClearWaitState:out_sample\
            + \Z80Ctrl:Net_661\
        );
        Output = \Z80Ctrl:ClearWaitState:out_sample\ (fanout=3)

    MacroCell: Name=Net_792_0, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = Net_792_0 (fanout=7)

    MacroCell: Name=Net_792_1, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_223
        );
        Output = Net_792_1 (fanout=6)

    MacroCell: Name=Net_792_2, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_223
        );
        Output = Net_792_2 (fanout=5)

    MacroCell: Name=Net_792_3, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_223
        );
        Output = Net_792_3 (fanout=4)

    MacroCell: Name=Net_792_4, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_792_3 * Net_223
        );
        Output = Net_792_4 (fanout=3)

    MacroCell: Name=Net_792_5, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_792_3 * Net_792_4 * 
              Net_223
        );
        Output = Net_792_5 (fanout=2)

    MacroCell: Name=Net_792_6, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_792_3 * Net_792_4 * 
              Net_792_5 * Net_223
        );
        Output = Net_792_6 (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \SysTerminal:BUART:txn\ * \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:txn\ * \SysTerminal:BUART:tx_state_2\
            + !\SysTerminal:BUART:tx_state_1\ * 
              \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_shift_out\ * 
              !\SysTerminal:BUART:tx_state_2\
            + !\SysTerminal:BUART:tx_state_1\ * 
              \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              !\SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_shift_out\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              !\SysTerminal:BUART:tx_counter_dp\ * 
              \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:txn\ (fanout=2)

    MacroCell: Name=\SysTerminal:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              \SysTerminal:BUART:tx_counter_dp\ * 
              \SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\SysTerminal:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              !\SysTerminal:BUART:tx_fifo_empty\
            + !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_fifo_empty\ * 
              !\SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_fifo_empty\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\SysTerminal:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * \SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              \SysTerminal:BUART:tx_counter_dp\ * 
              \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\SysTerminal:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_state_2\
            + !\SysTerminal:BUART:tx_bitclk_enable_pre\
        );
        Output = \SysTerminal:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\SysTerminal:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\SysTerminal:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              \SysTerminal:BUART:rx_state_2\ * !Net_1105_SYNCOUT
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\SysTerminal:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\SysTerminal:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\ * \SysTerminal:BUART:rx_state_2\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\SysTerminal:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_2\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * \SysTerminal:BUART:rx_last\ * 
              !Net_1105_SYNCOUT
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\SysTerminal:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:rx_count_2\ * 
              !\SysTerminal:BUART:rx_count_1\ * 
              !\SysTerminal:BUART:rx_count_0\
        );
        Output = \SysTerminal:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\SysTerminal:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_state_3\ * \SysTerminal:BUART:rx_state_2\
        );
        Output = \SysTerminal:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=dataOE_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_1_SYNCOUT * !msbAddress_2_SYNCOUT * 
              !msbAddress_3_SYNCOUT * !msbAddress_4_SYNCOUT * 
              !msbAddress_5_SYNCOUT * !msbAddress_6_SYNCOUT * 
              !msbAddress_7_SYNCOUT * dataOE_split
        );
        Output = dataOE_split_1 (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\ * \SysTerminal:BUART:rx_state_2\ * 
              !Net_1105_SYNCOUT
        );
        Output = \SysTerminal:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\SysTerminal:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1105_SYNCOUT
        );
        Output = \SysTerminal:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SysTerminal:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \SysTerminal:Net_9\ ,
            cs_addr_2 => \SysTerminal:BUART:tx_state_1\ ,
            cs_addr_1 => \SysTerminal:BUART:tx_state_0\ ,
            cs_addr_0 => \SysTerminal:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \SysTerminal:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \SysTerminal:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \SysTerminal:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SysTerminal:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \SysTerminal:Net_9\ ,
            cs_addr_0 => \SysTerminal:BUART:counter_load_not\ ,
            ce0_reg => \SysTerminal:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \SysTerminal:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SysTerminal:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \SysTerminal:Net_9\ ,
            cs_addr_2 => \SysTerminal:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \SysTerminal:BUART:rx_state_0\ ,
            cs_addr_0 => \SysTerminal:BUART:rx_bitclk_enable\ ,
            route_si => Net_1105_SYNCOUT ,
            f0_load => \SysTerminal:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \SysTerminal:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \SysTerminal:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\RegLsbA:sts:sts_reg\
        PORT MAP (
            status_7 => lsbAddress_7_SYNCOUT ,
            status_6 => lsbAddress_6_SYNCOUT ,
            status_5 => lsbAddress_5_SYNCOUT ,
            status_4 => lsbAddress_4_SYNCOUT ,
            status_3 => lsbAddress_3_SYNCOUT ,
            status_2 => lsbAddress_2_SYNCOUT ,
            status_1 => lsbAddress_1_SYNCOUT ,
            status_0 => lsbAddress_0_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\RegInD:sts:sts_reg\
        PORT MAP (
            status_7 => data_7_SYNCOUT ,
            status_6 => data_6_SYNCOUT ,
            status_5 => data_5_SYNCOUT ,
            status_4 => data_4_SYNCOUT ,
            status_3 => data_3_SYNCOUT ,
            status_2 => data_2_SYNCOUT ,
            status_1 => data_1_SYNCOUT ,
            status_0 => data_0_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\RegMsbA:sts:sts_reg\
        PORT MAP (
            status_7 => msbAddress_7_SYNCOUT ,
            status_6 => msbAddress_6_SYNCOUT ,
            status_5 => msbAddress_5_SYNCOUT ,
            status_4 => msbAddress_4_SYNCOUT ,
            status_3 => msbAddress_3_SYNCOUT ,
            status_2 => msbAddress_2_SYNCOUT ,
            status_1 => msbAddress_1_SYNCOUT ,
            status_0 => msbAddress_0_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\RegCtrl:sts:sts_reg\
        PORT MAP (
            status_7 => cpuwait ,
            status_6 => busack_SYNCOUT ,
            status_5 => cpuhalt_SYNCOUT ,
            status_4 => m1_SYNCOUT ,
            status_3 => wr_SYNCOUT ,
            status_2 => rd_SYNCOUT ,
            status_1 => ioreq_SYNCOUT ,
            status_0 => memreq_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SysTerminal:BUART:sTX:TxSts\
        PORT MAP (
            clock => \SysTerminal:Net_9\ ,
            status_3 => \SysTerminal:BUART:tx_fifo_notfull\ ,
            status_2 => \SysTerminal:BUART:tx_status_2\ ,
            status_1 => \SysTerminal:BUART:tx_fifo_empty\ ,
            status_0 => \SysTerminal:BUART:tx_status_0\ ,
            interrupt => Net_1106 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SysTerminal:BUART:sRX:RxSts\
        PORT MAP (
            clock => \SysTerminal:Net_9\ ,
            status_5 => \SysTerminal:BUART:rx_status_5\ ,
            status_4 => \SysTerminal:BUART:rx_status_4\ ,
            status_3 => \SysTerminal:BUART:rx_status_3\ ,
            interrupt => Net_1107 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ExtBus(5)_SYNC
        PORT MAP (
            in => busack ,
            out => busack_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(0)_SYNC
        PORT MAP (
            in => data_0 ,
            out => data_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ExtBus(6)_SYNC
        PORT MAP (
            in => cpuhalt ,
            out => cpuhalt_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ExtBus(10)_SYNC
        PORT MAP (
            in => m1 ,
            out => m1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ExtBus(7)_SYNC
        PORT MAP (
            in => cpurst ,
            out => cpurst_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ExtBus(3)_SYNC
        PORT MAP (
            in => wr ,
            out => wr_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ExtBus(2)_SYNC
        PORT MAP (
            in => rd ,
            out => rd_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ExtBus(1)_SYNC
        PORT MAP (
            in => ioreq ,
            out => ioreq_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ExtBus(0)_SYNC
        PORT MAP (
            in => memreq ,
            out => memreq_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(1)_SYNC
        PORT MAP (
            in => data_1 ,
            out => data_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(2)_SYNC
        PORT MAP (
            in => data_2 ,
            out => data_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(3)_SYNC
        PORT MAP (
            in => data_3 ,
            out => data_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(4)_SYNC
        PORT MAP (
            in => data_4 ,
            out => data_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(5)_SYNC
        PORT MAP (
            in => data_5 ,
            out => data_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(6)_SYNC
        PORT MAP (
            in => data_6 ,
            out => data_6_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =D(7)_SYNC
        PORT MAP (
            in => data_7 ,
            out => data_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(0)_SYNC
        PORT MAP (
            in => msbAddress_0 ,
            out => msbAddress_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(1)_SYNC
        PORT MAP (
            in => msbAddress_1 ,
            out => msbAddress_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(2)_SYNC
        PORT MAP (
            in => msbAddress_2 ,
            out => msbAddress_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(3)_SYNC
        PORT MAP (
            in => msbAddress_3 ,
            out => msbAddress_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(4)_SYNC
        PORT MAP (
            in => msbAddress_4 ,
            out => msbAddress_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(5)_SYNC
        PORT MAP (
            in => msbAddress_5 ,
            out => msbAddress_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(6)_SYNC
        PORT MAP (
            in => msbAddress_6 ,
            out => msbAddress_6_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MsbA(7)_SYNC
        PORT MAP (
            in => msbAddress_7 ,
            out => msbAddress_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(0)_SYNC
        PORT MAP (
            in => lsbAddress_0 ,
            out => lsbAddress_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(1)_SYNC
        PORT MAP (
            in => lsbAddress_1 ,
            out => lsbAddress_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(2)_SYNC
        PORT MAP (
            in => lsbAddress_2 ,
            out => lsbAddress_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(3)_SYNC
        PORT MAP (
            in => lsbAddress_3 ,
            out => lsbAddress_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(4)_SYNC
        PORT MAP (
            in => lsbAddress_4 ,
            out => lsbAddress_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(5)_SYNC
        PORT MAP (
            in => lsbAddress_5 ,
            out => lsbAddress_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(6)_SYNC
        PORT MAP (
            in => lsbAddress_6 ,
            out => lsbAddress_6_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =LsbA(7)_SYNC
        PORT MAP (
            in => lsbAddress_7 ,
            out => lsbAddress_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RxSysTerminal(0)_SYNC
        PORT MAP (
            in => Net_1105 ,
            out => Net_1105_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Z80Ctrl:WaitCtrlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Z80Ctrl:WaitCtrlReg:control_7\ ,
            control_6 => \Z80Ctrl:WaitCtrlReg:control_6\ ,
            control_5 => \Z80Ctrl:WaitCtrlReg:control_5\ ,
            control_4 => \Z80Ctrl:WaitCtrlReg:control_4\ ,
            control_3 => \Z80Ctrl:WaitCtrlReg:control_3\ ,
            control_2 => \Z80Ctrl:WaitCtrlReg:control_2\ ,
            control_1 => \Z80Ctrl:WaitCtrlReg:control_1\ ,
            control_0 => \Z80Ctrl:Net_661\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SysCtrlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SysCtrlReg:control_7\ ,
            control_6 => Net_693 ,
            control_5 => Net_223 ,
            control_4 => Net_796_2 ,
            control_3 => Net_796_1 ,
            control_2 => Net_796_0 ,
            control_1 => Net_353 ,
            control_0 => busAcquired );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SysTerminal:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \SysTerminal:Net_9\ ,
            load => \SysTerminal:BUART:rx_counter_load\ ,
            count_6 => \SysTerminal:BUART:rx_count_6\ ,
            count_5 => \SysTerminal:BUART:rx_count_5\ ,
            count_4 => \SysTerminal:BUART:rx_count_4\ ,
            count_3 => \SysTerminal:BUART:rx_count_3\ ,
            count_2 => \SysTerminal:BUART:rx_count_2\ ,
            count_1 => \SysTerminal:BUART:rx_count_1\ ,
            count_0 => \SysTerminal:BUART:rx_count_0\ ,
            tc => \SysTerminal:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USB:ep2\
        PORT MAP (
            dmareq => \USB:dma_request_1\ ,
            termin => \USB:dma_terminate\ ,
            termout => \USB:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USB:ep1\
        PORT MAP (
            dmareq => \USB:dma_request_0\ ,
            termin => \USB:dma_terminate\ ,
            termout => \USB:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ord_int\
        PORT MAP (
            interrupt => \USB:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_HALT
        PORT MAP (
            interrupt => Net_1017 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\Z80Ctrl:ISR_IO\
        PORT MAP (
            interrupt => Net_1234 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\Z80Ctrl:ISR_INT\
        PORT MAP (
            interrupt => \Z80Ctrl:Net_887\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\SysTerminal:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1106 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SysTerminal:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_MMU
        PORT MAP (
            interrupt => sampleBusMMU );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   44 :    4 :   48 : 91.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :   77 :  307 :  384 : 20.05 %
  Total P-terms               :   88 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :   16 :    8 :   24 : 66.67 %
    Status Registers          :    4 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x33)          :    9 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.349ms
Tech Mapping phase: Elapsed time ==> 0s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : D(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : D(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : D(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : D(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : D(4) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : D(5) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : D(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : D(7) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ExtBus(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : ExtBus(1) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : ExtBus(10) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ExtBus(2) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : ExtBus(3) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : ExtBus(4) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : ExtBus(5) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : ExtBus(6) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ExtBus(7) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ExtBus(8) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : ExtBus(9) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : ExtInt(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ExtInt(1) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LsbA(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LsbA(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LsbA(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LsbA(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LsbA(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LsbA(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LsbA(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LsbA(7) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MsbA(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MsbA(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : MsbA(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : MsbA(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : MsbA(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MsbA(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MsbA(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MsbA(7) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RxSysTerminal(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TxSysTerminal(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USB:USB\
Analog Placement phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   30 :   18 :   48 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.47
                   Pterms :            2.93
               Macrocells :            1.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.311ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :       9.50 :       2.78
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \SysTerminal:BUART:txn\ * \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:txn\ * \SysTerminal:BUART:tx_state_2\
            + !\SysTerminal:BUART:tx_state_1\ * 
              \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_shift_out\ * 
              !\SysTerminal:BUART:tx_state_2\
            + !\SysTerminal:BUART:tx_state_1\ * 
              \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              !\SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_shift_out\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              !\SysTerminal:BUART:tx_counter_dp\ * 
              \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1100, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:txn\
        );
        Output = Net_1100 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * \SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              \SysTerminal:BUART:tx_counter_dp\ * 
              \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =LsbA(1)_SYNC
    PORT MAP (
        in => lsbAddress_1 ,
        out => lsbAddress_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =LsbA(3)_SYNC
    PORT MAP (
        in => lsbAddress_3 ,
        out => lsbAddress_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SysTerminal:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_2\ * 
              \SysTerminal:BUART:tx_counter_dp\ * 
              \SysTerminal:BUART:tx_bitclk\
            + \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\
            + !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\
        );
        Output = \SysTerminal:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SysTerminal:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \SysTerminal:Net_9\ ,
        cs_addr_0 => \SysTerminal:BUART:counter_load_not\ ,
        ce0_reg => \SysTerminal:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \SysTerminal:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =LsbA(2)_SYNC
    PORT MAP (
        in => lsbAddress_2 ,
        out => lsbAddress_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =LsbA(4)_SYNC
    PORT MAP (
        in => lsbAddress_4 ,
        out => lsbAddress_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =LsbA(5)_SYNC
    PORT MAP (
        in => lsbAddress_5 ,
        out => lsbAddress_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =LsbA(7)_SYNC
    PORT MAP (
        in => lsbAddress_7 ,
        out => lsbAddress_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=sampleBusMMU, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !msbAddress_5_SYNCOUT * !msbAddress_6_SYNCOUT * 
              !msbAddress_7_SYNCOUT * lsbAddress_0_SYNCOUT * 
              lsbAddress_1_SYNCOUT * lsbAddress_2_SYNCOUT * 
              lsbAddress_3_SYNCOUT * lsbAddress_4_SYNCOUT * 
              lsbAddress_5_SYNCOUT * lsbAddress_6_SYNCOUT * 
              lsbAddress_7_SYNCOUT * sampleBusMMU_split
        );
        Output = sampleBusMMU (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\RegLsbA:sts:sts_reg\
    PORT MAP (
        status_7 => lsbAddress_7_SYNCOUT ,
        status_6 => lsbAddress_6_SYNCOUT ,
        status_5 => lsbAddress_5_SYNCOUT ,
        status_4 => lsbAddress_4_SYNCOUT ,
        status_3 => lsbAddress_3_SYNCOUT ,
        status_2 => lsbAddress_2_SYNCOUT ,
        status_1 => lsbAddress_1_SYNCOUT ,
        status_0 => lsbAddress_0_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SysTerminal:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_fifo_notfull\
        );
        Output = \SysTerminal:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SysTerminal:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              !\SysTerminal:BUART:tx_fifo_empty\
            + !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_fifo_empty\ * 
              !\SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_1\ * \SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_fifo_empty\ * 
              \SysTerminal:BUART:tx_state_2\
            + \SysTerminal:BUART:tx_state_0\ * 
              !\SysTerminal:BUART:tx_state_2\ * \SysTerminal:BUART:tx_bitclk\
        );
        Output = \SysTerminal:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_bitclk_enable_pre\ * 
              \SysTerminal:BUART:tx_fifo_empty\ * 
              \SysTerminal:BUART:tx_state_2\
        );
        Output = \SysTerminal:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SysTerminal:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \SysTerminal:Net_9\ ,
        cs_addr_2 => \SysTerminal:BUART:tx_state_1\ ,
        cs_addr_1 => \SysTerminal:BUART:tx_state_0\ ,
        cs_addr_0 => \SysTerminal:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \SysTerminal:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \SysTerminal:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \SysTerminal:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SysTerminal:BUART:sTX:TxSts\
    PORT MAP (
        clock => \SysTerminal:Net_9\ ,
        status_3 => \SysTerminal:BUART:tx_fifo_notfull\ ,
        status_2 => \SysTerminal:BUART:tx_status_2\ ,
        status_1 => \SysTerminal:BUART:tx_fifo_empty\ ,
        status_0 => \SysTerminal:BUART:tx_status_0\ ,
        interrupt => Net_1106 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=dataOE_split_1, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_1_SYNCOUT * !msbAddress_2_SYNCOUT * 
              !msbAddress_3_SYNCOUT * !msbAddress_4_SYNCOUT * 
              !msbAddress_5_SYNCOUT * !msbAddress_6_SYNCOUT * 
              !msbAddress_7_SYNCOUT * dataOE_split
        );
        Output = dataOE_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1017, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * busack_SYNCOUT * !cpuhalt_SYNCOUT * 
              cpurst_SYNCOUT
        );
        Output = Net_1017 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SysTerminal:BUART:tx_state_1\ * 
              !\SysTerminal:BUART:tx_state_0\ * 
              \SysTerminal:BUART:tx_state_2\
            + !\SysTerminal:BUART:tx_bitclk_enable_pre\
        );
        Output = \SysTerminal:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SysTerminal:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SysTerminal:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1105_SYNCOUT
        );
        Output = \SysTerminal:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SysTerminal:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_2\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * \SysTerminal:BUART:rx_last\ * 
              !Net_1105_SYNCOUT
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SysTerminal:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SysTerminal:BUART:rx_load_fifo\ * 
              \SysTerminal:BUART:rx_fifofull\
        );
        Output = \SysTerminal:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SysTerminal:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \SysTerminal:Net_9\ ,
        cs_addr_2 => \SysTerminal:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \SysTerminal:BUART:rx_state_0\ ,
        cs_addr_0 => \SysTerminal:BUART:rx_bitclk_enable\ ,
        route_si => Net_1105_SYNCOUT ,
        f0_load => \SysTerminal:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \SysTerminal:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \SysTerminal:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =LsbA(0)_SYNC
    PORT MAP (
        in => lsbAddress_0 ,
        out => lsbAddress_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =LsbA(6)_SYNC
    PORT MAP (
        in => lsbAddress_6 ,
        out => lsbAddress_6_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=11, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=sampleBusMMU_split, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !ioreq_SYNCOUT * !wr_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              msbAddress_2_SYNCOUT * msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT
        );
        Output = sampleBusMMU_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Z80Ctrl:ClearWaitState:in_sample\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Z80Ctrl:Net_661\
            + \Z80Ctrl:ClearWaitState:in_sample\ * 
              !\Z80Ctrl:ClearWaitState:out_sample\
        );
        Output = \Z80Ctrl:ClearWaitState:in_sample\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1234, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Z80Ctrl:Net_927_split_2\ * !\Z80Ctrl:Net_927_split_3\
        );
        Output = Net_1234 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=dataOE_split, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !rd_SYNCOUT * !msbAddress_0_SYNCOUT
        );
        Output = dataOE_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\RegMsbA:sts:sts_reg\
    PORT MAP (
        status_7 => msbAddress_7_SYNCOUT ,
        status_6 => msbAddress_6_SYNCOUT ,
        status_5 => msbAddress_5_SYNCOUT ,
        status_4 => msbAddress_4_SYNCOUT ,
        status_3 => msbAddress_3_SYNCOUT ,
        status_2 => msbAddress_2_SYNCOUT ,
        status_1 => msbAddress_1_SYNCOUT ,
        status_0 => msbAddress_0_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Z80Ctrl:Net_927_split_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              !msbAddress_2_SYNCOUT * !msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT * !msbAddress_5_SYNCOUT * 
              !msbAddress_6_SYNCOUT * !msbAddress_7_SYNCOUT * 
              \Z80Ctrl:Net_927_split\
        );
        Output = \Z80Ctrl:Net_927_split_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z80Ctrl:Net_745\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (\Z80Ctrl:Net_577\)
            Clock Enable: PosEdge(\Z80Ctrl:Net_927\)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Z80Ctrl:Net_745\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Z80Ctrl:WaitState\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cpuclk)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Z80Ctrl:WaitState\ * !\Z80Ctrl:Net_577\
            + \Z80Ctrl:Net_745\ * !\Z80Ctrl:Net_577\
        );
        Output = \Z80Ctrl:WaitState\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z80Ctrl:Net_927\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              ioreq_SYNCOUT * !\Z80Ctrl:Net_927_split_2\ * 
              !\Z80Ctrl:Net_927_split_3\
            + m1_SYNCOUT * !\Z80Ctrl:Net_927_split_2\ * 
              !\Z80Ctrl:Net_927_split_3\
        );
        Output = \Z80Ctrl:Net_927\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cpuwait, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z80Ctrl:WaitState\
        );
        Output = cpuwait (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Z80Ctrl:Net_927_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !rd_SYNCOUT
        );
        Output = \Z80Ctrl:Net_927_split\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =MsbA(7)_SYNC
    PORT MAP (
        in => msbAddress_7 ,
        out => msbAddress_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MsbA(2)_SYNC
    PORT MAP (
        in => msbAddress_2 ,
        out => msbAddress_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MsbA(1)_SYNC
    PORT MAP (
        in => msbAddress_1 ,
        out => msbAddress_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MsbA(5)_SYNC
    PORT MAP (
        in => msbAddress_5 ,
        out => msbAddress_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=dataOE, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !busAcquired * !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !m1_SYNCOUT
            + Net_353
            + dataOE_split_1
        );
        Output = dataOE (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z80Ctrl:Net_927_split_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !busAcquired * !wr_SYNCOUT
        );
        Output = \Z80Ctrl:Net_927_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SysTerminal:BUART:rx_fifonotempty\ * 
              \SysTerminal:BUART:rx_state_stop1_reg\
        );
        Output = \SysTerminal:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Z80Ctrl:Net_927_split_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * busack_SYNCOUT * cpurst_SYNCOUT * 
              !msbAddress_0_SYNCOUT * !msbAddress_1_SYNCOUT * 
              !msbAddress_2_SYNCOUT * !msbAddress_3_SYNCOUT * 
              !msbAddress_4_SYNCOUT * !msbAddress_5_SYNCOUT * 
              !msbAddress_6_SYNCOUT * !msbAddress_7_SYNCOUT * 
              \Z80Ctrl:Net_927_split_1\
        );
        Output = \Z80Ctrl:Net_927_split_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =ExtBus(3)_SYNC
    PORT MAP (
        in => wr ,
        out => wr_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RxSysTerminal(0)_SYNC
    PORT MAP (
        in => Net_1105 ,
        out => Net_1105_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MsbA(3)_SYNC
    PORT MAP (
        in => msbAddress_3 ,
        out => msbAddress_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MsbA(6)_SYNC
    PORT MAP (
        in => msbAddress_6 ,
        out => msbAddress_6_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SysTerminal:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_state_3\ * \SysTerminal:BUART:rx_state_2\
        );
        Output = \SysTerminal:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SysTerminal:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =ExtBus(5)_SYNC
    PORT MAP (
        in => busack ,
        out => busack_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ExtBus(7)_SYNC
    PORT MAP (
        in => cpurst ,
        out => cpurst_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MsbA(4)_SYNC
    PORT MAP (
        in => msbAddress_4 ,
        out => msbAddress_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_792_2, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_223
        );
        Output = Net_792_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_792_1, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_223
        );
        Output = Net_792_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =D(1)_SYNC
    PORT MAP (
        in => data_1 ,
        out => data_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =D(2)_SYNC
    PORT MAP (
        in => data_2 ,
        out => data_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =D(6)_SYNC
    PORT MAP (
        in => data_6 ,
        out => data_6_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =D(7)_SYNC
    PORT MAP (
        in => data_7 ,
        out => data_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_792_4, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_792_3 * Net_223
        );
        Output = Net_792_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_792_3, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_223
        );
        Output = Net_792_3 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\RegInD:sts:sts_reg\
    PORT MAP (
        status_7 => data_7_SYNCOUT ,
        status_6 => data_6_SYNCOUT ,
        status_5 => data_5_SYNCOUT ,
        status_4 => data_4_SYNCOUT ,
        status_3 => data_3_SYNCOUT ,
        status_2 => data_2_SYNCOUT ,
        status_1 => data_1_SYNCOUT ,
        status_0 => data_0_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Z80Ctrl:ClearWaitState:out_sample\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cpuclk)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Z80Ctrl:Net_577\ * \Z80Ctrl:ClearWaitState:in_sample\ * 
              !\Z80Ctrl:ClearWaitState:out_sample\
            + \Z80Ctrl:Net_661\
        );
        Output = \Z80Ctrl:ClearWaitState:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Z80Ctrl:Net_887\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ioreq_SYNCOUT * !m1_SYNCOUT
        );
        Output = \Z80Ctrl:Net_887\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Z80Ctrl:Net_577\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cpuclk)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Z80Ctrl:Net_661\ * !\Z80Ctrl:ClearWaitState:out_sample\
            + \Z80Ctrl:ClearWaitState:in_sample\ * 
              !\Z80Ctrl:ClearWaitState:out_sample\
        );
        Output = \Z80Ctrl:Net_577\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Z80Ctrl:WaitCtrlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Z80Ctrl:WaitCtrlReg:control_7\ ,
        control_6 => \Z80Ctrl:WaitCtrlReg:control_6\ ,
        control_5 => \Z80Ctrl:WaitCtrlReg:control_5\ ,
        control_4 => \Z80Ctrl:WaitCtrlReg:control_4\ ,
        control_3 => \Z80Ctrl:WaitCtrlReg:control_3\ ,
        control_2 => \Z80Ctrl:WaitCtrlReg:control_2\ ,
        control_1 => \Z80Ctrl:WaitCtrlReg:control_1\ ,
        control_0 => \Z80Ctrl:Net_661\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ExtBus(6)_SYNC
    PORT MAP (
        in => cpuhalt ,
        out => cpuhalt_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ExtBus(10)_SYNC
    PORT MAP (
        in => m1 ,
        out => m1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
synccell: Name =ExtBus(2)_SYNC
    PORT MAP (
        in => rd ,
        out => rd_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ExtBus(1)_SYNC
    PORT MAP (
        in => ioreq ,
        out => ioreq_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ExtBus(0)_SYNC
    PORT MAP (
        in => memreq ,
        out => memreq_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MsbA(0)_SYNC
    PORT MAP (
        in => msbAddress_0 ,
        out => msbAddress_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
statuscell: Name =\RegCtrl:sts:sts_reg\
    PORT MAP (
        status_7 => cpuwait ,
        status_6 => busack_SYNCOUT ,
        status_5 => cpuhalt_SYNCOUT ,
        status_4 => m1_SYNCOUT ,
        status_3 => wr_SYNCOUT ,
        status_2 => rd_SYNCOUT ,
        status_1 => ioreq_SYNCOUT ,
        status_0 => memreq_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\SysCtrlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SysCtrlReg:control_7\ ,
        control_6 => Net_693 ,
        control_5 => Net_223 ,
        control_4 => Net_796_2 ,
        control_3 => Net_796_1 ,
        control_2 => Net_796_0 ,
        control_1 => Net_353 ,
        control_0 => busAcquired );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SysTerminal:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\
        );
        Output = \SysTerminal:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SysTerminal:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\ * \SysTerminal:BUART:rx_state_2\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SysTerminal:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              \SysTerminal:BUART:rx_state_2\ * !Net_1105_SYNCOUT
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_5\
            + !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              \SysTerminal:BUART:rx_state_0\ * 
              !\SysTerminal:BUART:rx_state_3\ * 
              !\SysTerminal:BUART:rx_state_2\ * 
              !\SysTerminal:BUART:rx_count_6\ * 
              !\SysTerminal:BUART:rx_count_4\
        );
        Output = \SysTerminal:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SysTerminal:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:rx_count_2\ * 
              !\SysTerminal:BUART:rx_count_1\ * 
              !\SysTerminal:BUART:rx_count_0\
        );
        Output = \SysTerminal:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SysTerminal:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SysTerminal:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SysTerminal:BUART:tx_ctrl_mark_last\ * 
              !\SysTerminal:BUART:rx_state_0\ * 
              \SysTerminal:BUART:rx_bitclk_enable\ * 
              \SysTerminal:BUART:rx_state_3\ * \SysTerminal:BUART:rx_state_2\ * 
              !Net_1105_SYNCOUT
        );
        Output = \SysTerminal:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SysTerminal:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \SysTerminal:Net_9\ ,
        load => \SysTerminal:BUART:rx_counter_load\ ,
        count_6 => \SysTerminal:BUART:rx_count_6\ ,
        count_5 => \SysTerminal:BUART:rx_count_5\ ,
        count_4 => \SysTerminal:BUART:rx_count_4\ ,
        count_3 => \SysTerminal:BUART:rx_count_3\ ,
        count_2 => \SysTerminal:BUART:rx_count_2\ ,
        count_1 => \SysTerminal:BUART:rx_count_1\ ,
        count_0 => \SysTerminal:BUART:rx_count_0\ ,
        tc => \SysTerminal:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=cpuclk, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_796_2 * !Net_796_1 * Net_796_0 * Net_792_0
            + cpuclk_split
        );
        Output = cpuclk (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_417, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_693 * Net_425_local
            + Net_693 * Net_357_local
        );
        Output = Net_417 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_792_0, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = Net_792_0 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cpuclk_split, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_796_2 * !Net_796_1 * !Net_796_0 * !Net_693 * Net_425_local
            + !Net_796_2 * !Net_796_1 * !Net_796_0 * Net_693 * Net_357_local
            + !Net_796_2 * Net_796_1 * !Net_796_0 * Net_792_1
            + !Net_796_2 * Net_796_1 * Net_796_0 * Net_792_2
            + Net_796_2 * !Net_796_1 * !Net_796_0 * Net_792_3
            + Net_796_2 * !Net_796_1 * Net_796_0 * Net_792_4
            + Net_796_2 * Net_796_1 * !Net_796_0 * Net_792_5
            + Net_796_2 * Net_796_1 * Net_796_0 * Net_792_6
        );
        Output = cpuclk_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SysTerminal:BUART:sRX:RxSts\
    PORT MAP (
        clock => \SysTerminal:Net_9\ ,
        status_5 => \SysTerminal:BUART:rx_status_5\ ,
        status_4 => \SysTerminal:BUART:rx_status_4\ ,
        status_3 => \SysTerminal:BUART:rx_status_3\ ,
        interrupt => Net_1107 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=6, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_792_5, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_792_3 * Net_792_4 * 
              Net_223
        );
        Output = Net_792_5 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_792_6, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_417)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_792_0 * Net_792_1 * Net_792_2 * Net_792_3 * Net_792_4 * 
              Net_792_5 * Net_223
        );
        Output = Net_792_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =D(0)_SYNC
    PORT MAP (
        in => data_0 ,
        out => data_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =D(3)_SYNC
    PORT MAP (
        in => data_3 ,
        out => data_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =D(4)_SYNC
    PORT MAP (
        in => data_4 ,
        out => data_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =D(5)_SYNC
    PORT MAP (
        in => data_5 ,
        out => data_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_HALT
        PORT MAP (
            interrupt => Net_1017 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_MMU
        PORT MAP (
            interrupt => sampleBusMMU );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SysTerminal:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\SysTerminal:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1106 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\Z80Ctrl:ISR_INT\
        PORT MAP (
            interrupt => \Z80Ctrl:Net_887\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\Z80Ctrl:ISR_IO\
        PORT MAP (
            interrupt => Net_1234 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USB:ord_int\
        PORT MAP (
            interrupt => \USB:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USB:ep1\
        PORT MAP (
            dmareq => \USB:dma_request_0\ ,
            termin => \USB:dma_terminate\ ,
            termout => \USB:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USB:ep2\
        PORT MAP (
            dmareq => \USB:dma_request_1\ ,
            termin => \USB:dma_terminate\ ,
            termout => \USB:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(0)__PA ,
        oe => dataOE ,
        fb => data_0 ,
        pad => D(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(1)__PA ,
        oe => dataOE ,
        fb => data_1 ,
        pad => D(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = D(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(2)__PA ,
        oe => dataOE ,
        fb => data_2 ,
        pad => D(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(3)__PA ,
        oe => dataOE ,
        fb => data_3 ,
        pad => D(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(4)__PA ,
        oe => dataOE ,
        fb => data_4 ,
        pad => D(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(5)__PA ,
        oe => dataOE ,
        fb => data_5 ,
        pad => D(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(6)__PA ,
        oe => dataOE ,
        fb => data_6 ,
        pad => D(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(7)__PA ,
        oe => dataOE ,
        fb => data_7 ,
        pad => D(7)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = ExtBus(6)
    Attributes:
        Alias: CpuHalt
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(6)__PA ,
        fb => cpuhalt ,
        pad => ExtBus(6)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ExtBus(3)
    Attributes:
        Alias: Wr
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(3)__PA ,
        oe => busAcquired ,
        fb => wr ,
        pad => ExtBus(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ExtBus(2)
    Attributes:
        Alias: Rd
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(2)__PA ,
        oe => busAcquired ,
        fb => rd ,
        pad => ExtBus(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ExtBus(1)
    Attributes:
        Alias: IoReq
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(1)__PA ,
        oe => busAcquired ,
        fb => ioreq ,
        pad => ExtBus(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ExtBus(0)
    Attributes:
        Alias: MemReq
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(0)__PA ,
        oe => busAcquired ,
        fb => memreq ,
        pad => ExtBus(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LsbA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(0)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_0 ,
        pad => LsbA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LsbA(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(1)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_1 ,
        pad => LsbA(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LsbA(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(2)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_2 ,
        pad => LsbA(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LsbA(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(3)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_3 ,
        pad => LsbA(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LsbA(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(4)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_4 ,
        pad => LsbA(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LsbA(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(5)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_5 ,
        pad => LsbA(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LsbA(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(6)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_6 ,
        pad => LsbA(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LsbA(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LsbA(7)__PA ,
        oe => busAcquired ,
        fb => lsbAddress_7 ,
        pad => LsbA(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MsbA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(0)__PA ,
        oe => busAcquired ,
        fb => msbAddress_0 ,
        pad => MsbA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MsbA(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(1)__PA ,
        oe => busAcquired ,
        fb => msbAddress_1 ,
        pad => MsbA(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MsbA(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(2)__PA ,
        oe => busAcquired ,
        fb => msbAddress_2 ,
        pad => MsbA(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MsbA(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(3)__PA ,
        oe => busAcquired ,
        fb => msbAddress_3 ,
        pad => MsbA(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MsbA(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(4)__PA ,
        oe => busAcquired ,
        fb => msbAddress_4 ,
        pad => MsbA(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MsbA(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(5)__PA ,
        oe => busAcquired ,
        fb => msbAddress_5 ,
        pad => MsbA(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MsbA(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(6)__PA ,
        oe => busAcquired ,
        fb => msbAddress_6 ,
        pad => MsbA(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MsbA(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MsbA(7)__PA ,
        oe => busAcquired ,
        fb => msbAddress_7 ,
        pad => MsbA(7)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = ExtBus(4)
    Attributes:
        Alias: BusReq
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(4)__PA ,
        pad => ExtBus(4)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ExtBus(5)
    Attributes:
        Alias: BusAck
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(5)__PA ,
        fb => busack ,
        pad => ExtBus(5)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ExtBus(7)
    Attributes:
        Alias: CpuRst
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(7)__PA ,
        fb => cpurst ,
        pad => ExtBus(7)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ExtBus(8)
    Attributes:
        Alias: CpuClk
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(8)__PA ,
        pin_input => cpuclk ,
        pad => ExtBus(8)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RxSysTerminal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RxSysTerminal(0)__PA ,
        fb => Net_1105 ,
        pad => RxSysTerminal(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TxSysTerminal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TxSysTerminal(0)__PA ,
        pin_input => Net_1100 ,
        pad => TxSysTerminal(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "641048dc-d4dc-4972-b7e8-aead58798ae0/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = ExtInt(1)
    Attributes:
        Alias: CpuNmi
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtInt(1)__PA ,
        pad => ExtInt(1)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ExtInt(0)
    Attributes:
        Alias: CpuInt
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtInt(0)__PA ,
        pad => ExtInt(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ExtBus(10)
    Attributes:
        Alias: CpuM1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(10)__PA ,
        fb => m1 ,
        pad => ExtBus(10)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ExtBus(9)
    Attributes:
        Alias: CpuWait
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtBus(9)__PA ,
        pin_input => cpuwait ,
        pad => ExtBus(9)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_357 ,
            dclk_0 => Net_357_local ,
            dclk_glb_1 => \SysTerminal:Net_9\ ,
            dclk_1 => \SysTerminal:Net_9_local\ ,
            dclk_glb_2 => Net_425 ,
            dclk_2 => Net_425_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_1126 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |             D(0) | FB(data_0), OE(dataOE)
     |   1 |     * |      NONE |         CMOS_OUT |             D(1) | FB(data_1), OE(dataOE)
     |   2 |     * |      NONE |         CMOS_OUT |             D(2) | FB(data_2), OE(dataOE)
     |   3 |     * |      NONE |         CMOS_OUT |             D(3) | FB(data_3), OE(dataOE)
     |   4 |     * |      NONE |         CMOS_OUT |             D(4) | FB(data_4), OE(dataOE)
     |   5 |     * |      NONE |         CMOS_OUT |             D(5) | FB(data_5), OE(dataOE)
     |   6 |     * |      NONE |         CMOS_OUT |             D(6) | FB(data_6), OE(dataOE)
     |   7 |     * |      NONE |         CMOS_OUT |             D(7) | FB(data_7), OE(dataOE)
-----+-----+-------+-----------+------------------+------------------+----------------------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |        ExtBus(6) | FB(cpuhalt)
     |   4 |     * |      NONE |         CMOS_OUT |        ExtBus(3) | FB(wr), OE(busAcquired)
     |   5 |     * |      NONE |         CMOS_OUT |        ExtBus(2) | FB(rd), OE(busAcquired)
     |   6 |     * |      NONE |         CMOS_OUT |        ExtBus(1) | FB(ioreq), OE(busAcquired)
     |   7 |     * |      NONE |         CMOS_OUT |        ExtBus(0) | FB(memreq), OE(busAcquired)
-----+-----+-------+-----------+------------------+------------------+----------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          LsbA(0) | FB(lsbAddress_0), OE(busAcquired)
     |   1 |     * |      NONE |         CMOS_OUT |          LsbA(1) | FB(lsbAddress_1), OE(busAcquired)
     |   2 |     * |      NONE |         CMOS_OUT |          LsbA(2) | FB(lsbAddress_2), OE(busAcquired)
     |   3 |     * |      NONE |         CMOS_OUT |          LsbA(3) | FB(lsbAddress_3), OE(busAcquired)
     |   4 |     * |      NONE |         CMOS_OUT |          LsbA(4) | FB(lsbAddress_4), OE(busAcquired)
     |   5 |     * |      NONE |         CMOS_OUT |          LsbA(5) | FB(lsbAddress_5), OE(busAcquired)
     |   6 |     * |      NONE |         CMOS_OUT |          LsbA(6) | FB(lsbAddress_6), OE(busAcquired)
     |   7 |     * |      NONE |         CMOS_OUT |          LsbA(7) | FB(lsbAddress_7), OE(busAcquired)
-----+-----+-------+-----------+------------------+------------------+----------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |          MsbA(0) | FB(msbAddress_0), OE(busAcquired)
     |   1 |     * |      NONE |         CMOS_OUT |          MsbA(1) | FB(msbAddress_1), OE(busAcquired)
     |   2 |     * |      NONE |         CMOS_OUT |          MsbA(2) | FB(msbAddress_2), OE(busAcquired)
     |   3 |     * |      NONE |         CMOS_OUT |          MsbA(3) | FB(msbAddress_3), OE(busAcquired)
     |   4 |     * |      NONE |         CMOS_OUT |          MsbA(4) | FB(msbAddress_4), OE(busAcquired)
     |   5 |     * |      NONE |         CMOS_OUT |          MsbA(5) | FB(msbAddress_5), OE(busAcquired)
     |   6 |     * |      NONE |         CMOS_OUT |          MsbA(6) | FB(msbAddress_6), OE(busAcquired)
     |   7 |     * |      NONE |         CMOS_OUT |          MsbA(7) | FB(msbAddress_7), OE(busAcquired)
-----+-----+-------+-----------+------------------+------------------+----------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |        ExtBus(4) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        ExtBus(5) | FB(busack)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |        ExtBus(7) | FB(cpurst)
     |   3 |     * |      NONE |         CMOS_OUT |        ExtBus(8) | In(cpuclk)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | RxSysTerminal(0) | FB(Net_1105)
     |   5 |     * |      NONE |         CMOS_OUT | TxSysTerminal(0) | In(Net_1100)
-----+-----+-------+-----------+------------------+------------------+----------------------------------
  15 |   0 |     * |      NONE |    OPEN_DRAIN_LO |        ExtInt(1) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |        ExtInt(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       ExtBus(10) | FB(m1)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |        ExtBus(9) | In(cpuwait)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |      \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      \USB:Dm(0)\ | Analog(\USB:Net_597\)
--------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.132ms
Digital Placement phase: Elapsed time ==> 3s.913ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SystemController_r.vh2" --pcf-path "SystemController.pco" --des-name "SystemController" --dsf-path "SystemController.dsf" --sdc-path "SystemController.sdc" --lib-path "SystemController_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.826ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.134ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: SystemController_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CPUCLK_FAST(routed)". See the timing report for details. (File=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController_timing.html)
Warning: sta.M0021: SystemController_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CPUCLK_SLOW(routed)". See the timing report for details. (File=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController_timing.html)
Warning: sta.M0021: SystemController_timing.html: Warning-1350: Asynchronous path(s) exist from "CPUCLK_FAST(routed)" to "CPUCLK_SLOW(routed)". See the timing report for details. (File=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController_timing.html)
Warning: sta.M0021: SystemController_timing.html: Warning-1350: Asynchronous path(s) exist from "CPUCLK_SLOW(routed)" to "CPUCLK_FAST(routed)". See the timing report for details. (File=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController_timing.html)
Warning: sta.M0021: SystemController_timing.html: Warning-1350: Asynchronous path(s) exist from "CPUCLK_FAST(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController_timing.html)
Warning: sta.M0021: SystemController_timing.html: Warning-1350: Asynchronous path(s) exist from "CPUCLK_SLOW(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController_timing.html)
Warning: sta.M0019: SystemController_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\SystemController\SystemController.cydsn\SystemController_timing.html)
Timing report is in SystemController_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.915ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.461ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.744ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.745ms
API generation phase: Elapsed time ==> 8s.527ms
Dependency generation phase: Elapsed time ==> 0s.096ms
Cleanup phase: Elapsed time ==> 0s.003ms
