#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa7285024f0 .scope module, "tristate_TB" "tristate_TB" 2 1;
 .timescale 0 0;
v0x7fa7285182d0_0 .var "en", 0 0;
v0x7fa728518370_0 .var "in", 0 0;
v0x7fa728518410_0 .net "out1", 0 0, v0x7fa728517850_0;  1 drivers
v0x7fa7285184c0_0 .net "out2", 0 0, L_0x7fa728518640;  1 drivers
v0x7fa728518570_0 .net8 "out3", 0 0, L_0x7fa728518820;  1 drivers, strength-aware
S_0x7fa7285033e0 .scope module, "tr1" "tristate_ifelse" 2 4, 3 1 0, S_0x7fa7285024f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /OUTPUT 1 "out"
v0x7fa728506fb0_0 .net "en", 0 0, v0x7fa7285182d0_0;  1 drivers
v0x7fa7285177b0_0 .net "in", 0 0, v0x7fa728518370_0;  1 drivers
v0x7fa728517850_0 .var "out", 0 0;
E_0x7fa7285042a0 .event edge, v0x7fa728506fb0_0, v0x7fa7285177b0_0;
S_0x7fa728517950 .scope module, "tr2" "tristate_hardwired" 2 5, 3 11 0, S_0x7fa7285024f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /OUTPUT 1 "out"
o0x10577a128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fa728517b60_0 name=_s0
v0x7fa728517c10_0 .net "en", 0 0, v0x7fa7285182d0_0;  alias, 1 drivers
v0x7fa728517cd0_0 .net "in", 0 0, v0x7fa728518370_0;  alias, 1 drivers
v0x7fa728517da0_0 .net "out", 0 0, L_0x7fa728518640;  alias, 1 drivers
L_0x7fa728518640 .functor MUXZ 1, o0x10577a128, v0x7fa728518370_0, v0x7fa7285182d0_0, C4<>;
S_0x7fa728517e50 .scope module, "tr3" "tristate_primitive" 2 6, 3 16 0, S_0x7fa7285024f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fa728518820 .functor BUFIF1 1, v0x7fa728518370_0, v0x7fa7285182d0_0, C4<0>, C4<0>;
v0x7fa728518070_0 .net "en", 0 0, v0x7fa7285182d0_0;  alias, 1 drivers
v0x7fa728518140_0 .net "in", 0 0, v0x7fa728518370_0;  alias, 1 drivers
v0x7fa728518220_0 .net8 "out", 0 0, L_0x7fa728518820;  alias, 1 drivers, strength-aware
    .scope S_0x7fa7285033e0;
T_0 ;
    %wait E_0x7fa7285042a0;
    %load/vec4 v0x7fa728506fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fa7285177b0_0;
    %store/vec4 v0x7fa728517850_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x7fa728517850_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa7285024f0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7fa728518370_0;
    %inv;
    %store/vec4 v0x7fa728518370_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa7285024f0;
T_2 ;
    %vpi_call 2 10 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fa7285024f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa728518370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7285182d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7285182d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7285182d0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "tristate.v";
