// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="threshold2,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=9.972000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=15,HLS_SYN_DSP=14,HLS_SYN_FF=7947,HLS_SYN_LUT=11792,HLS_VERSION=2018_2}" *)

module threshold2 (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        input_r_TDATA,
        input_r_TKEEP,
        input_r_TSTRB,
        input_r_TUSER,
        input_r_TLAST,
        input_r_TID,
        input_r_TDEST,
        output_r_TDATA,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TUSER,
        output_r_TLAST,
        output_r_TID,
        output_r_TDEST,
        input_r_TVALID,
        input_r_TREADY,
        output_r_TVALID,
        output_r_TREADY
);

parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [23:0] input_r_TDATA;
input  [2:0] input_r_TKEEP;
input  [2:0] input_r_TSTRB;
input  [0:0] input_r_TUSER;
input  [0:0] input_r_TLAST;
input  [0:0] input_r_TID;
input  [0:0] input_r_TDEST;
output  [7:0] output_r_TDATA;
output  [0:0] output_r_TKEEP;
output  [0:0] output_r_TSTRB;
output  [0:0] output_r_TUSER;
output  [0:0] output_r_TLAST;
output  [0:0] output_r_TID;
output  [0:0] output_r_TDEST;
input   input_r_TVALID;
output   input_r_TREADY;
output   output_r_TVALID;
input   output_r_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [15:0] rows;
wire   [15:0] cols;
wire   [7:0] max_h;
wire   [7:0] min_h;
wire   [7:0] max_s;
wire   [7:0] min_s;
wire   [7:0] max_v;
wire   [7:0] min_v;
wire    Block_Mat_exit1243_p_U0_ap_start;
wire    Block_Mat_exit1243_p_U0_start_full_n;
wire    Block_Mat_exit1243_p_U0_ap_done;
wire    Block_Mat_exit1243_p_U0_ap_continue;
wire    Block_Mat_exit1243_p_U0_ap_idle;
wire    Block_Mat_exit1243_p_U0_ap_ready;
wire    Block_Mat_exit1243_p_U0_start_out;
wire    Block_Mat_exit1243_p_U0_start_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_0_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_0_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_0_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_0_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_2_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_2_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_2_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_2_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_4_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_4_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_4_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_4_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_h_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_h_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_h_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_h_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_s_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_s_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_s_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_s_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_v_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_v_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_v_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_v_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_hls_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_hls_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_hls_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_hls_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_dilate_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_dilate_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_dilate_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_dilate_cols_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_erode_rows_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_erode_rows_V_out_write;
wire   [15:0] Block_Mat_exit1243_p_U0_img_erode_cols_V_out_din;
wire    Block_Mat_exit1243_p_U0_img_erode_cols_V_out_write;
wire   [7:0] Block_Mat_exit1243_p_U0_max_h_out_din;
wire    Block_Mat_exit1243_p_U0_max_h_out_write;
wire   [7:0] Block_Mat_exit1243_p_U0_min_h_out_din;
wire    Block_Mat_exit1243_p_U0_min_h_out_write;
wire   [7:0] Block_Mat_exit1243_p_U0_max_s_out_din;
wire    Block_Mat_exit1243_p_U0_max_s_out_write;
wire   [7:0] Block_Mat_exit1243_p_U0_min_s_out_din;
wire    Block_Mat_exit1243_p_U0_min_s_out_write;
wire   [7:0] Block_Mat_exit1243_p_U0_max_v_out_din;
wire    Block_Mat_exit1243_p_U0_max_v_out_write;
wire   [7:0] Block_Mat_exit1243_p_U0_min_v_out_din;
wire    Block_Mat_exit1243_p_U0_min_v_out_write;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_start_out;
wire    AXIvideo2Mat_U0_start_write;
wire    AXIvideo2Mat_U0_input_r_TREADY;
wire    AXIvideo2Mat_U0_img_rows_V_read;
wire    AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire   [15:0] AXIvideo2Mat_U0_img_rows_V_out_din;
wire    AXIvideo2Mat_U0_img_rows_V_out_write;
wire   [15:0] AXIvideo2Mat_U0_img_cols_V_out_din;
wire    AXIvideo2Mat_U0_img_cols_V_out_write;
wire    GaussianBlur_U0_ap_start;
wire    GaussianBlur_U0_ap_done;
wire    GaussianBlur_U0_ap_continue;
wire    GaussianBlur_U0_ap_idle;
wire    GaussianBlur_U0_ap_ready;
wire    GaussianBlur_U0_p_src_rows_V_read;
wire    GaussianBlur_U0_p_src_cols_V_read;
wire    GaussianBlur_U0_p_src_data_stream_0_V_read;
wire    GaussianBlur_U0_p_src_data_stream_1_V_read;
wire    GaussianBlur_U0_p_src_data_stream_2_V_read;
wire   [7:0] GaussianBlur_U0_p_dst_data_stream_0_V_din;
wire    GaussianBlur_U0_p_dst_data_stream_0_V_write;
wire   [7:0] GaussianBlur_U0_p_dst_data_stream_1_V_din;
wire    GaussianBlur_U0_p_dst_data_stream_1_V_write;
wire   [7:0] GaussianBlur_U0_p_dst_data_stream_2_V_din;
wire    GaussianBlur_U0_p_dst_data_stream_2_V_write;
wire    CvtColor_U0_ap_start;
wire    CvtColor_U0_ap_done;
wire    CvtColor_U0_ap_continue;
wire    CvtColor_U0_ap_idle;
wire    CvtColor_U0_ap_ready;
wire    CvtColor_U0_p_src_rows_V_read;
wire    CvtColor_U0_p_src_cols_V_read;
wire    CvtColor_U0_p_src_data_stream_0_V_read;
wire    CvtColor_U0_p_src_data_stream_1_V_read;
wire    CvtColor_U0_p_src_data_stream_2_V_read;
wire   [7:0] CvtColor_U0_p_dst_data_stream_0_V_din;
wire    CvtColor_U0_p_dst_data_stream_0_V_write;
wire   [7:0] CvtColor_U0_p_dst_data_stream_1_V_din;
wire    CvtColor_U0_p_dst_data_stream_1_V_write;
wire   [7:0] CvtColor_U0_p_dst_data_stream_2_V_din;
wire    CvtColor_U0_p_dst_data_stream_2_V_write;
wire    Get_hsv_U0_ap_start;
wire    Get_hsv_U0_ap_done;
wire    Get_hsv_U0_ap_continue;
wire    Get_hsv_U0_ap_idle;
wire    Get_hsv_U0_ap_ready;
wire    Get_hsv_U0_start_out;
wire    Get_hsv_U0_start_write;
wire    Get_hsv_U0_src_data_stream_0_V_read;
wire    Get_hsv_U0_src_data_stream_1_V_read;
wire    Get_hsv_U0_src_data_stream_2_V_read;
wire    Get_hsv_U0_dst_rows_V_read;
wire    Get_hsv_U0_dst_cols_V_read;
wire   [7:0] Get_hsv_U0_dst_data_stream_0_V_din;
wire    Get_hsv_U0_dst_data_stream_0_V_write;
wire   [7:0] Get_hsv_U0_dst_data_stream_1_V_din;
wire    Get_hsv_U0_dst_data_stream_1_V_write;
wire   [7:0] Get_hsv_U0_dst_data_stream_2_V_din;
wire    Get_hsv_U0_dst_data_stream_2_V_write;
wire   [7:0] Get_hsv_U0_image_h;
wire    Get_hsv_U0_image_h_ap_vld;
wire   [7:0] Get_hsv_U0_image_s;
wire    Get_hsv_U0_image_s_ap_vld;
wire   [7:0] Get_hsv_U0_image_v;
wire    Get_hsv_U0_image_v_ap_vld;
wire   [15:0] Get_hsv_U0_dst_rows_V_out_din;
wire    Get_hsv_U0_dst_rows_V_out_write;
wire   [15:0] Get_hsv_U0_dst_cols_V_out_din;
wire    Get_hsv_U0_dst_cols_V_out_write;
wire    ap_sync_continue;
wire    Split_U0_ap_start;
wire    Split_U0_ap_done;
wire    Split_U0_ap_continue;
wire    Split_U0_ap_idle;
wire    Split_U0_ap_ready;
wire    Split_U0_src_rows_V_read;
wire    Split_U0_src_cols_V_read;
wire    Split_U0_src_data_stream_0_V_read;
wire    Split_U0_src_data_stream_1_V_read;
wire    Split_U0_src_data_stream_2_V_read;
wire   [7:0] Split_U0_dst0_data_stream_V_din;
wire    Split_U0_dst0_data_stream_V_write;
wire   [7:0] Split_U0_dst1_data_stream_V_din;
wire    Split_U0_dst1_data_stream_V_write;
wire   [7:0] Split_U0_dst2_data_stream_V_din;
wire    Split_U0_dst2_data_stream_V_write;
wire    Threshold_l227_U0_ap_start;
wire    Threshold_l227_U0_ap_done;
wire    Threshold_l227_U0_ap_continue;
wire    Threshold_l227_U0_ap_idle;
wire    Threshold_l227_U0_ap_ready;
wire    Threshold_l227_U0_src_rows_V_read;
wire    Threshold_l227_U0_src_cols_V_read;
wire    Threshold_l227_U0_src_data_stream_V_read;
wire   [7:0] Threshold_l227_U0_dst_data_stream_V_din;
wire    Threshold_l227_U0_dst_data_stream_V_write;
wire    Threshold_l227_U0_thresh_max_read;
wire    Threshold_l227_U0_thresh_min_read;
wire    Threshold_l228_U0_ap_start;
wire    Threshold_l228_U0_ap_done;
wire    Threshold_l228_U0_ap_continue;
wire    Threshold_l228_U0_ap_idle;
wire    Threshold_l228_U0_ap_ready;
wire    Threshold_l228_U0_src_rows_V_read;
wire    Threshold_l228_U0_src_cols_V_read;
wire    Threshold_l228_U0_src_data_stream_V_read;
wire   [7:0] Threshold_l228_U0_dst_data_stream_V_din;
wire    Threshold_l228_U0_dst_data_stream_V_write;
wire    Threshold_l228_U0_thresh_max_read;
wire    Threshold_l228_U0_thresh_min_read;
wire    Threshold_l_U0_ap_start;
wire    Threshold_l_U0_ap_done;
wire    Threshold_l_U0_ap_continue;
wire    Threshold_l_U0_ap_idle;
wire    Threshold_l_U0_ap_ready;
wire    Threshold_l_U0_src_rows_V_read;
wire    Threshold_l_U0_src_cols_V_read;
wire    Threshold_l_U0_src_data_stream_V_read;
wire   [7:0] Threshold_l_U0_dst_data_stream_V_din;
wire    Threshold_l_U0_dst_data_stream_V_write;
wire    Threshold_l_U0_thresh_max_read;
wire    Threshold_l_U0_thresh_min_read;
wire    And_3_U0_ap_start;
wire    And_3_U0_ap_done;
wire    And_3_U0_ap_continue;
wire    And_3_U0_ap_idle;
wire    And_3_U0_ap_ready;
wire    And_3_U0_start_out;
wire    And_3_U0_start_write;
wire    And_3_U0_src_1_data_stream_V_read;
wire    And_3_U0_src_2_data_stream_V_read;
wire    And_3_U0_src_3_data_stream_V_read;
wire    And_3_U0_dst_rows_V_read;
wire    And_3_U0_dst_cols_V_read;
wire   [7:0] And_3_U0_dst_data_stream_V_din;
wire    And_3_U0_dst_data_stream_V_write;
wire   [15:0] And_3_U0_dst_rows_V_out_din;
wire    And_3_U0_dst_rows_V_out_write;
wire   [15:0] And_3_U0_dst_cols_V_out_din;
wire    And_3_U0_dst_cols_V_out_write;
wire    Dilate_U0_ap_start;
wire    Dilate_U0_ap_done;
wire    Dilate_U0_ap_continue;
wire    Dilate_U0_ap_idle;
wire    Dilate_U0_ap_ready;
wire    Dilate_U0_p_src_rows_V_read;
wire    Dilate_U0_p_src_cols_V_read;
wire    Dilate_U0_p_src_data_stream_V_read;
wire   [7:0] Dilate_U0_p_dst_data_stream_V_din;
wire    Dilate_U0_p_dst_data_stream_V_write;
wire    Erode_U0_ap_start;
wire    Erode_U0_ap_done;
wire    Erode_U0_ap_continue;
wire    Erode_U0_ap_idle;
wire    Erode_U0_ap_ready;
wire    Erode_U0_p_src_rows_V_read;
wire    Erode_U0_p_src_cols_V_read;
wire    Erode_U0_p_src_data_stream_V_read;
wire   [7:0] Erode_U0_p_dst_data_stream_V_din;
wire    Erode_U0_p_dst_data_stream_V_write;
wire    Mat2AXIvideo_U0_ap_start;
wire    Mat2AXIvideo_U0_ap_done;
wire    Mat2AXIvideo_U0_ap_continue;
wire    Mat2AXIvideo_U0_ap_idle;
wire    Mat2AXIvideo_U0_ap_ready;
wire    Mat2AXIvideo_U0_img_rows_V_read;
wire    Mat2AXIvideo_U0_img_cols_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_V_read;
wire   [7:0] Mat2AXIvideo_U0_output_r_TDATA;
wire    Mat2AXIvideo_U0_output_r_TVALID;
wire   [0:0] Mat2AXIvideo_U0_output_r_TKEEP;
wire   [0:0] Mat2AXIvideo_U0_output_r_TSTRB;
wire   [0:0] Mat2AXIvideo_U0_output_r_TUSER;
wire   [0:0] Mat2AXIvideo_U0_output_r_TLAST;
wire   [0:0] Mat2AXIvideo_U0_output_r_TID;
wire   [0:0] Mat2AXIvideo_U0_output_r_TDEST;
wire    img_0_rows_V_c_full_n;
wire   [15:0] img_0_rows_V_c_dout;
wire    img_0_rows_V_c_empty_n;
wire    img_0_cols_V_c_full_n;
wire   [15:0] img_0_cols_V_c_dout;
wire    img_0_cols_V_c_empty_n;
wire    img_2_rows_V_c_full_n;
wire   [15:0] img_2_rows_V_c_dout;
wire    img_2_rows_V_c_empty_n;
wire    img_2_cols_V_c_full_n;
wire   [15:0] img_2_cols_V_c_dout;
wire    img_2_cols_V_c_empty_n;
wire    img_4_rows_V_c_full_n;
wire   [15:0] img_4_rows_V_c_dout;
wire    img_4_rows_V_c_empty_n;
wire    img_4_cols_V_c_full_n;
wire   [15:0] img_4_cols_V_c_dout;
wire    img_4_cols_V_c_empty_n;
wire    img_h_rows_V_c_full_n;
wire   [15:0] img_h_rows_V_c_dout;
wire    img_h_rows_V_c_empty_n;
wire    img_h_cols_V_c_full_n;
wire   [15:0] img_h_cols_V_c_dout;
wire    img_h_cols_V_c_empty_n;
wire    img_s_rows_V_c_full_n;
wire   [15:0] img_s_rows_V_c_dout;
wire    img_s_rows_V_c_empty_n;
wire    img_s_cols_V_c_full_n;
wire   [15:0] img_s_cols_V_c_dout;
wire    img_s_cols_V_c_empty_n;
wire    img_v_rows_V_c_full_n;
wire   [15:0] img_v_rows_V_c_dout;
wire    img_v_rows_V_c_empty_n;
wire    img_v_cols_V_c_full_n;
wire   [15:0] img_v_cols_V_c_dout;
wire    img_v_cols_V_c_empty_n;
wire    img_hls_rows_V_c_full_n;
wire   [15:0] img_hls_rows_V_c_dout;
wire    img_hls_rows_V_c_empty_n;
wire    img_hls_cols_V_c_full_n;
wire   [15:0] img_hls_cols_V_c_dout;
wire    img_hls_cols_V_c_empty_n;
wire    img_dilate_rows_V_c_full_n;
wire   [15:0] img_dilate_rows_V_c_dout;
wire    img_dilate_rows_V_c_empty_n;
wire    img_dilate_cols_V_c_full_n;
wire   [15:0] img_dilate_cols_V_c_dout;
wire    img_dilate_cols_V_c_empty_n;
wire    img_erode_rows_V_c_full_n;
wire   [15:0] img_erode_rows_V_c_dout;
wire    img_erode_rows_V_c_empty_n;
wire    img_erode_cols_V_c_full_n;
wire   [15:0] img_erode_cols_V_c_dout;
wire    img_erode_cols_V_c_empty_n;
wire    max_h_c_full_n;
wire   [7:0] max_h_c_dout;
wire    max_h_c_empty_n;
wire    min_h_c_full_n;
wire   [7:0] min_h_c_dout;
wire    min_h_c_empty_n;
wire    max_s_c_full_n;
wire   [7:0] max_s_c_dout;
wire    max_s_c_empty_n;
wire    min_s_c_full_n;
wire   [7:0] min_s_c_dout;
wire    min_s_c_empty_n;
wire    max_v_c_full_n;
wire   [7:0] max_v_c_dout;
wire    max_v_c_empty_n;
wire    min_v_c_full_n;
wire   [7:0] min_v_c_dout;
wire    min_v_c_empty_n;
wire    img_0_data_stream_0_full_n;
wire   [7:0] img_0_data_stream_0_dout;
wire    img_0_data_stream_0_empty_n;
wire    img_0_data_stream_1_full_n;
wire   [7:0] img_0_data_stream_1_dout;
wire    img_0_data_stream_1_empty_n;
wire    img_0_data_stream_2_full_n;
wire   [7:0] img_0_data_stream_2_dout;
wire    img_0_data_stream_2_empty_n;
wire    img_0_rows_V_c69_full_n;
wire   [15:0] img_0_rows_V_c69_dout;
wire    img_0_rows_V_c69_empty_n;
wire    img_0_cols_V_c70_full_n;
wire   [15:0] img_0_cols_V_c70_dout;
wire    img_0_cols_V_c70_empty_n;
wire    img_2_data_stream_0_full_n;
wire   [7:0] img_2_data_stream_0_dout;
wire    img_2_data_stream_0_empty_n;
wire    img_2_data_stream_1_full_n;
wire   [7:0] img_2_data_stream_1_dout;
wire    img_2_data_stream_1_empty_n;
wire    img_2_data_stream_2_full_n;
wire   [7:0] img_2_data_stream_2_dout;
wire    img_2_data_stream_2_empty_n;
wire    img_3_data_stream_0_full_n;
wire   [7:0] img_3_data_stream_0_dout;
wire    img_3_data_stream_0_empty_n;
wire    img_3_data_stream_1_full_n;
wire   [7:0] img_3_data_stream_1_dout;
wire    img_3_data_stream_1_empty_n;
wire    img_3_data_stream_2_full_n;
wire   [7:0] img_3_data_stream_2_dout;
wire    img_3_data_stream_2_empty_n;
wire    img_4_data_stream_0_full_n;
wire   [7:0] img_4_data_stream_0_dout;
wire    img_4_data_stream_0_empty_n;
wire    img_4_data_stream_1_full_n;
wire   [7:0] img_4_data_stream_1_dout;
wire    img_4_data_stream_1_empty_n;
wire    img_4_data_stream_2_full_n;
wire   [7:0] img_4_data_stream_2_dout;
wire    img_4_data_stream_2_empty_n;
wire    img_4_rows_V_c71_full_n;
wire   [15:0] img_4_rows_V_c71_dout;
wire    img_4_rows_V_c71_empty_n;
wire    img_4_cols_V_c72_full_n;
wire   [15:0] img_4_cols_V_c72_dout;
wire    img_4_cols_V_c72_empty_n;
wire    img_h_data_stream_0_full_n;
wire   [7:0] img_h_data_stream_0_dout;
wire    img_h_data_stream_0_empty_n;
wire    img_s_data_stream_0_full_n;
wire   [7:0] img_s_data_stream_0_dout;
wire    img_s_data_stream_0_empty_n;
wire    img_v_data_stream_0_full_n;
wire   [7:0] img_v_data_stream_0_dout;
wire    img_v_data_stream_0_empty_n;
wire    img_h_1_data_stream_s_full_n;
wire   [7:0] img_h_1_data_stream_s_dout;
wire    img_h_1_data_stream_s_empty_n;
wire    img_s_1_data_stream_s_full_n;
wire   [7:0] img_s_1_data_stream_s_dout;
wire    img_s_1_data_stream_s_empty_n;
wire    img_v_1_data_stream_s_full_n;
wire   [7:0] img_v_1_data_stream_s_dout;
wire    img_v_1_data_stream_s_empty_n;
wire    img_hls_data_stream_s_full_n;
wire   [7:0] img_hls_data_stream_s_dout;
wire    img_hls_data_stream_s_empty_n;
wire    img_hls_rows_V_c73_full_n;
wire   [15:0] img_hls_rows_V_c73_dout;
wire    img_hls_rows_V_c73_empty_n;
wire    img_hls_cols_V_c74_full_n;
wire   [15:0] img_hls_cols_V_c74_dout;
wire    img_hls_cols_V_c74_empty_n;
wire    img_dilate_data_stre_full_n;
wire   [7:0] img_dilate_data_stre_dout;
wire    img_dilate_data_stre_empty_n;
wire    img_erode_data_strea_full_n;
wire   [7:0] img_erode_data_strea_dout;
wire    img_erode_data_strea_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
wire    ap_sync_AXIvideo2Mat_U0_ap_ready;
reg   [1:0] AXIvideo2Mat_U0_ap_ready_count;
reg    ap_sync_reg_Block_Mat_exit1243_p_U0_ap_ready;
wire    ap_sync_Block_Mat_exit1243_p_U0_ap_ready;
reg   [1:0] Block_Mat_exit1243_p_U0_ap_ready_count;
wire   [0:0] start_for_CvtColor_U0_din;
wire    start_for_CvtColor_U0_full_n;
wire   [0:0] start_for_CvtColor_U0_dout;
wire    start_for_CvtColor_U0_empty_n;
wire   [0:0] start_for_Get_hsv_U0_din;
wire    start_for_Get_hsv_U0_full_n;
wire   [0:0] start_for_Get_hsv_U0_dout;
wire    start_for_Get_hsv_U0_empty_n;
wire   [0:0] start_for_Threshold_l227_U0_din;
wire    start_for_Threshold_l227_U0_full_n;
wire   [0:0] start_for_Threshold_l227_U0_dout;
wire    start_for_Threshold_l227_U0_empty_n;
wire   [0:0] start_for_Threshold_l228_U0_din;
wire    start_for_Threshold_l228_U0_full_n;
wire   [0:0] start_for_Threshold_l228_U0_dout;
wire    start_for_Threshold_l228_U0_empty_n;
wire   [0:0] start_for_Threshold_l_U0_din;
wire    start_for_Threshold_l_U0_full_n;
wire   [0:0] start_for_Threshold_l_U0_dout;
wire    start_for_Threshold_l_U0_empty_n;
wire   [0:0] start_for_And_3_U0_din;
wire    start_for_And_3_U0_full_n;
wire   [0:0] start_for_And_3_U0_dout;
wire    start_for_And_3_U0_empty_n;
wire   [0:0] start_for_Erode_U0_din;
wire    start_for_Erode_U0_full_n;
wire   [0:0] start_for_Erode_U0_dout;
wire    start_for_Erode_U0_empty_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_din;
wire    start_for_Mat2AXIvideo_U0_full_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_dout;
wire    start_for_Mat2AXIvideo_U0_empty_n;
wire   [0:0] start_for_GaussianBlur_U0_din;
wire    start_for_GaussianBlur_U0_full_n;
wire   [0:0] start_for_GaussianBlur_U0_dout;
wire    start_for_GaussianBlur_U0_empty_n;
wire    GaussianBlur_U0_start_full_n;
wire    GaussianBlur_U0_start_write;
wire    CvtColor_U0_start_full_n;
wire    CvtColor_U0_start_write;
wire   [0:0] start_for_Split_U0_din;
wire    start_for_Split_U0_full_n;
wire   [0:0] start_for_Split_U0_dout;
wire    start_for_Split_U0_empty_n;
wire    Split_U0_start_full_n;
wire    Split_U0_start_write;
wire    Threshold_l227_U0_start_full_n;
wire    Threshold_l227_U0_start_write;
wire    Threshold_l228_U0_start_full_n;
wire    Threshold_l228_U0_start_write;
wire    Threshold_l_U0_start_full_n;
wire    Threshold_l_U0_start_write;
wire   [0:0] start_for_Dilate_U0_din;
wire    start_for_Dilate_U0_full_n;
wire   [0:0] start_for_Dilate_U0_dout;
wire    start_for_Dilate_U0_empty_n;
wire    Dilate_U0_start_full_n;
wire    Dilate_U0_start_write;
wire    Erode_U0_start_full_n;
wire    Erode_U0_start_write;
wire    Mat2AXIvideo_U0_start_full_n;
wire    Mat2AXIvideo_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_AXIvideo2Mat_U0_ap_ready = 1'b0;
#0 AXIvideo2Mat_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Block_Mat_exit1243_p_U0_ap_ready = 1'b0;
#0 Block_Mat_exit1243_p_U0_ap_ready_count = 2'd0;
end

threshold2_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
threshold2_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .h(Get_hsv_U0_image_h),
    .h_ap_vld(Get_hsv_U0_image_h_ap_vld),
    .s(Get_hsv_U0_image_s),
    .s_ap_vld(Get_hsv_U0_image_s_ap_vld),
    .v(Get_hsv_U0_image_v),
    .v_ap_vld(Get_hsv_U0_image_v_ap_vld),
    .rows(rows),
    .cols(cols),
    .max_h(max_h),
    .min_h(min_h),
    .max_s(max_s),
    .min_s(min_s),
    .max_v(max_v),
    .min_v(min_v)
);

Block_Mat_exit1243_p Block_Mat_exit1243_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit1243_p_U0_ap_start),
    .start_full_n(Block_Mat_exit1243_p_U0_start_full_n),
    .ap_done(Block_Mat_exit1243_p_U0_ap_done),
    .ap_continue(Block_Mat_exit1243_p_U0_ap_continue),
    .ap_idle(Block_Mat_exit1243_p_U0_ap_idle),
    .ap_ready(Block_Mat_exit1243_p_U0_ap_ready),
    .start_out(Block_Mat_exit1243_p_U0_start_out),
    .start_write(Block_Mat_exit1243_p_U0_start_write),
    .rows(rows),
    .cols(cols),
    .max_h(max_h),
    .min_h(min_h),
    .max_s(max_s),
    .min_s(min_s),
    .max_v(max_v),
    .min_v(min_v),
    .img_0_rows_V_out_din(Block_Mat_exit1243_p_U0_img_0_rows_V_out_din),
    .img_0_rows_V_out_full_n(img_0_rows_V_c_full_n),
    .img_0_rows_V_out_write(Block_Mat_exit1243_p_U0_img_0_rows_V_out_write),
    .img_0_cols_V_out_din(Block_Mat_exit1243_p_U0_img_0_cols_V_out_din),
    .img_0_cols_V_out_full_n(img_0_cols_V_c_full_n),
    .img_0_cols_V_out_write(Block_Mat_exit1243_p_U0_img_0_cols_V_out_write),
    .img_2_rows_V_out_din(Block_Mat_exit1243_p_U0_img_2_rows_V_out_din),
    .img_2_rows_V_out_full_n(img_2_rows_V_c_full_n),
    .img_2_rows_V_out_write(Block_Mat_exit1243_p_U0_img_2_rows_V_out_write),
    .img_2_cols_V_out_din(Block_Mat_exit1243_p_U0_img_2_cols_V_out_din),
    .img_2_cols_V_out_full_n(img_2_cols_V_c_full_n),
    .img_2_cols_V_out_write(Block_Mat_exit1243_p_U0_img_2_cols_V_out_write),
    .img_4_rows_V_out_din(Block_Mat_exit1243_p_U0_img_4_rows_V_out_din),
    .img_4_rows_V_out_full_n(img_4_rows_V_c_full_n),
    .img_4_rows_V_out_write(Block_Mat_exit1243_p_U0_img_4_rows_V_out_write),
    .img_4_cols_V_out_din(Block_Mat_exit1243_p_U0_img_4_cols_V_out_din),
    .img_4_cols_V_out_full_n(img_4_cols_V_c_full_n),
    .img_4_cols_V_out_write(Block_Mat_exit1243_p_U0_img_4_cols_V_out_write),
    .img_h_rows_V_out_din(Block_Mat_exit1243_p_U0_img_h_rows_V_out_din),
    .img_h_rows_V_out_full_n(img_h_rows_V_c_full_n),
    .img_h_rows_V_out_write(Block_Mat_exit1243_p_U0_img_h_rows_V_out_write),
    .img_h_cols_V_out_din(Block_Mat_exit1243_p_U0_img_h_cols_V_out_din),
    .img_h_cols_V_out_full_n(img_h_cols_V_c_full_n),
    .img_h_cols_V_out_write(Block_Mat_exit1243_p_U0_img_h_cols_V_out_write),
    .img_s_rows_V_out_din(Block_Mat_exit1243_p_U0_img_s_rows_V_out_din),
    .img_s_rows_V_out_full_n(img_s_rows_V_c_full_n),
    .img_s_rows_V_out_write(Block_Mat_exit1243_p_U0_img_s_rows_V_out_write),
    .img_s_cols_V_out_din(Block_Mat_exit1243_p_U0_img_s_cols_V_out_din),
    .img_s_cols_V_out_full_n(img_s_cols_V_c_full_n),
    .img_s_cols_V_out_write(Block_Mat_exit1243_p_U0_img_s_cols_V_out_write),
    .img_v_rows_V_out_din(Block_Mat_exit1243_p_U0_img_v_rows_V_out_din),
    .img_v_rows_V_out_full_n(img_v_rows_V_c_full_n),
    .img_v_rows_V_out_write(Block_Mat_exit1243_p_U0_img_v_rows_V_out_write),
    .img_v_cols_V_out_din(Block_Mat_exit1243_p_U0_img_v_cols_V_out_din),
    .img_v_cols_V_out_full_n(img_v_cols_V_c_full_n),
    .img_v_cols_V_out_write(Block_Mat_exit1243_p_U0_img_v_cols_V_out_write),
    .img_hls_rows_V_out_din(Block_Mat_exit1243_p_U0_img_hls_rows_V_out_din),
    .img_hls_rows_V_out_full_n(img_hls_rows_V_c_full_n),
    .img_hls_rows_V_out_write(Block_Mat_exit1243_p_U0_img_hls_rows_V_out_write),
    .img_hls_cols_V_out_din(Block_Mat_exit1243_p_U0_img_hls_cols_V_out_din),
    .img_hls_cols_V_out_full_n(img_hls_cols_V_c_full_n),
    .img_hls_cols_V_out_write(Block_Mat_exit1243_p_U0_img_hls_cols_V_out_write),
    .img_dilate_rows_V_out_din(Block_Mat_exit1243_p_U0_img_dilate_rows_V_out_din),
    .img_dilate_rows_V_out_full_n(img_dilate_rows_V_c_full_n),
    .img_dilate_rows_V_out_write(Block_Mat_exit1243_p_U0_img_dilate_rows_V_out_write),
    .img_dilate_cols_V_out_din(Block_Mat_exit1243_p_U0_img_dilate_cols_V_out_din),
    .img_dilate_cols_V_out_full_n(img_dilate_cols_V_c_full_n),
    .img_dilate_cols_V_out_write(Block_Mat_exit1243_p_U0_img_dilate_cols_V_out_write),
    .img_erode_rows_V_out_din(Block_Mat_exit1243_p_U0_img_erode_rows_V_out_din),
    .img_erode_rows_V_out_full_n(img_erode_rows_V_c_full_n),
    .img_erode_rows_V_out_write(Block_Mat_exit1243_p_U0_img_erode_rows_V_out_write),
    .img_erode_cols_V_out_din(Block_Mat_exit1243_p_U0_img_erode_cols_V_out_din),
    .img_erode_cols_V_out_full_n(img_erode_cols_V_c_full_n),
    .img_erode_cols_V_out_write(Block_Mat_exit1243_p_U0_img_erode_cols_V_out_write),
    .max_h_out_din(Block_Mat_exit1243_p_U0_max_h_out_din),
    .max_h_out_full_n(max_h_c_full_n),
    .max_h_out_write(Block_Mat_exit1243_p_U0_max_h_out_write),
    .min_h_out_din(Block_Mat_exit1243_p_U0_min_h_out_din),
    .min_h_out_full_n(min_h_c_full_n),
    .min_h_out_write(Block_Mat_exit1243_p_U0_min_h_out_write),
    .max_s_out_din(Block_Mat_exit1243_p_U0_max_s_out_din),
    .max_s_out_full_n(max_s_c_full_n),
    .max_s_out_write(Block_Mat_exit1243_p_U0_max_s_out_write),
    .min_s_out_din(Block_Mat_exit1243_p_U0_min_s_out_din),
    .min_s_out_full_n(min_s_c_full_n),
    .min_s_out_write(Block_Mat_exit1243_p_U0_min_s_out_write),
    .max_v_out_din(Block_Mat_exit1243_p_U0_max_v_out_din),
    .max_v_out_full_n(max_v_c_full_n),
    .max_v_out_write(Block_Mat_exit1243_p_U0_max_v_out_write),
    .min_v_out_din(Block_Mat_exit1243_p_U0_min_v_out_din),
    .min_v_out_full_n(min_v_c_full_n),
    .min_v_out_write(Block_Mat_exit1243_p_U0_min_v_out_write)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .start_full_n(start_for_GaussianBlur_U0_full_n),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .start_out(AXIvideo2Mat_U0_start_out),
    .start_write(AXIvideo2Mat_U0_start_write),
    .input_r_TDATA(input_r_TDATA),
    .input_r_TVALID(input_r_TVALID),
    .input_r_TREADY(AXIvideo2Mat_U0_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP),
    .input_r_TSTRB(input_r_TSTRB),
    .input_r_TUSER(input_r_TUSER),
    .input_r_TLAST(input_r_TLAST),
    .input_r_TID(input_r_TID),
    .input_r_TDEST(input_r_TDEST),
    .img_rows_V_dout(img_0_rows_V_c_dout),
    .img_rows_V_empty_n(img_0_rows_V_c_empty_n),
    .img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
    .img_cols_V_dout(img_0_cols_V_c_dout),
    .img_cols_V_empty_n(img_0_cols_V_c_empty_n),
    .img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
    .img_data_stream_0_V_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .img_data_stream_0_V_full_n(img_0_data_stream_0_full_n),
    .img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .img_data_stream_1_V_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .img_data_stream_1_V_full_n(img_0_data_stream_1_full_n),
    .img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .img_data_stream_2_V_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .img_data_stream_2_V_full_n(img_0_data_stream_2_full_n),
    .img_data_stream_2_V_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .img_rows_V_out_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .img_rows_V_out_full_n(img_0_rows_V_c69_full_n),
    .img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .img_cols_V_out_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .img_cols_V_out_full_n(img_0_cols_V_c70_full_n),
    .img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write)
);

GaussianBlur GaussianBlur_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(GaussianBlur_U0_ap_start),
    .ap_done(GaussianBlur_U0_ap_done),
    .ap_continue(GaussianBlur_U0_ap_continue),
    .ap_idle(GaussianBlur_U0_ap_idle),
    .ap_ready(GaussianBlur_U0_ap_ready),
    .p_src_rows_V_dout(img_0_rows_V_c69_dout),
    .p_src_rows_V_empty_n(img_0_rows_V_c69_empty_n),
    .p_src_rows_V_read(GaussianBlur_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(img_0_cols_V_c70_dout),
    .p_src_cols_V_empty_n(img_0_cols_V_c70_empty_n),
    .p_src_cols_V_read(GaussianBlur_U0_p_src_cols_V_read),
    .p_src_data_stream_0_V_dout(img_0_data_stream_0_dout),
    .p_src_data_stream_0_V_empty_n(img_0_data_stream_0_empty_n),
    .p_src_data_stream_0_V_read(GaussianBlur_U0_p_src_data_stream_0_V_read),
    .p_src_data_stream_1_V_dout(img_0_data_stream_1_dout),
    .p_src_data_stream_1_V_empty_n(img_0_data_stream_1_empty_n),
    .p_src_data_stream_1_V_read(GaussianBlur_U0_p_src_data_stream_1_V_read),
    .p_src_data_stream_2_V_dout(img_0_data_stream_2_dout),
    .p_src_data_stream_2_V_empty_n(img_0_data_stream_2_empty_n),
    .p_src_data_stream_2_V_read(GaussianBlur_U0_p_src_data_stream_2_V_read),
    .p_dst_data_stream_0_V_din(GaussianBlur_U0_p_dst_data_stream_0_V_din),
    .p_dst_data_stream_0_V_full_n(img_2_data_stream_0_full_n),
    .p_dst_data_stream_0_V_write(GaussianBlur_U0_p_dst_data_stream_0_V_write),
    .p_dst_data_stream_1_V_din(GaussianBlur_U0_p_dst_data_stream_1_V_din),
    .p_dst_data_stream_1_V_full_n(img_2_data_stream_1_full_n),
    .p_dst_data_stream_1_V_write(GaussianBlur_U0_p_dst_data_stream_1_V_write),
    .p_dst_data_stream_2_V_din(GaussianBlur_U0_p_dst_data_stream_2_V_din),
    .p_dst_data_stream_2_V_full_n(img_2_data_stream_2_full_n),
    .p_dst_data_stream_2_V_write(GaussianBlur_U0_p_dst_data_stream_2_V_write)
);

CvtColor CvtColor_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(CvtColor_U0_ap_start),
    .ap_done(CvtColor_U0_ap_done),
    .ap_continue(CvtColor_U0_ap_continue),
    .ap_idle(CvtColor_U0_ap_idle),
    .ap_ready(CvtColor_U0_ap_ready),
    .p_src_rows_V_dout(img_2_rows_V_c_dout),
    .p_src_rows_V_empty_n(img_2_rows_V_c_empty_n),
    .p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(img_2_cols_V_c_dout),
    .p_src_cols_V_empty_n(img_2_cols_V_c_empty_n),
    .p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
    .p_src_data_stream_0_V_dout(img_2_data_stream_0_dout),
    .p_src_data_stream_0_V_empty_n(img_2_data_stream_0_empty_n),
    .p_src_data_stream_0_V_read(CvtColor_U0_p_src_data_stream_0_V_read),
    .p_src_data_stream_1_V_dout(img_2_data_stream_1_dout),
    .p_src_data_stream_1_V_empty_n(img_2_data_stream_1_empty_n),
    .p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
    .p_src_data_stream_2_V_dout(img_2_data_stream_2_dout),
    .p_src_data_stream_2_V_empty_n(img_2_data_stream_2_empty_n),
    .p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
    .p_dst_data_stream_0_V_din(CvtColor_U0_p_dst_data_stream_0_V_din),
    .p_dst_data_stream_0_V_full_n(img_3_data_stream_0_full_n),
    .p_dst_data_stream_0_V_write(CvtColor_U0_p_dst_data_stream_0_V_write),
    .p_dst_data_stream_1_V_din(CvtColor_U0_p_dst_data_stream_1_V_din),
    .p_dst_data_stream_1_V_full_n(img_3_data_stream_1_full_n),
    .p_dst_data_stream_1_V_write(CvtColor_U0_p_dst_data_stream_1_V_write),
    .p_dst_data_stream_2_V_din(CvtColor_U0_p_dst_data_stream_2_V_din),
    .p_dst_data_stream_2_V_full_n(img_3_data_stream_2_full_n),
    .p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write)
);

Get_hsv Get_hsv_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Get_hsv_U0_ap_start),
    .start_full_n(start_for_Split_U0_full_n),
    .ap_done(Get_hsv_U0_ap_done),
    .ap_continue(Get_hsv_U0_ap_continue),
    .ap_idle(Get_hsv_U0_ap_idle),
    .ap_ready(Get_hsv_U0_ap_ready),
    .start_out(Get_hsv_U0_start_out),
    .start_write(Get_hsv_U0_start_write),
    .src_data_stream_0_V_dout(img_3_data_stream_0_dout),
    .src_data_stream_0_V_empty_n(img_3_data_stream_0_empty_n),
    .src_data_stream_0_V_read(Get_hsv_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(img_3_data_stream_1_dout),
    .src_data_stream_1_V_empty_n(img_3_data_stream_1_empty_n),
    .src_data_stream_1_V_read(Get_hsv_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(img_3_data_stream_2_dout),
    .src_data_stream_2_V_empty_n(img_3_data_stream_2_empty_n),
    .src_data_stream_2_V_read(Get_hsv_U0_src_data_stream_2_V_read),
    .dst_rows_V_dout(img_4_rows_V_c_dout),
    .dst_rows_V_empty_n(img_4_rows_V_c_empty_n),
    .dst_rows_V_read(Get_hsv_U0_dst_rows_V_read),
    .dst_cols_V_dout(img_4_cols_V_c_dout),
    .dst_cols_V_empty_n(img_4_cols_V_c_empty_n),
    .dst_cols_V_read(Get_hsv_U0_dst_cols_V_read),
    .dst_data_stream_0_V_din(Get_hsv_U0_dst_data_stream_0_V_din),
    .dst_data_stream_0_V_full_n(img_4_data_stream_0_full_n),
    .dst_data_stream_0_V_write(Get_hsv_U0_dst_data_stream_0_V_write),
    .dst_data_stream_1_V_din(Get_hsv_U0_dst_data_stream_1_V_din),
    .dst_data_stream_1_V_full_n(img_4_data_stream_1_full_n),
    .dst_data_stream_1_V_write(Get_hsv_U0_dst_data_stream_1_V_write),
    .dst_data_stream_2_V_din(Get_hsv_U0_dst_data_stream_2_V_din),
    .dst_data_stream_2_V_full_n(img_4_data_stream_2_full_n),
    .dst_data_stream_2_V_write(Get_hsv_U0_dst_data_stream_2_V_write),
    .image_h(Get_hsv_U0_image_h),
    .image_h_ap_vld(Get_hsv_U0_image_h_ap_vld),
    .image_s(Get_hsv_U0_image_s),
    .image_s_ap_vld(Get_hsv_U0_image_s_ap_vld),
    .image_v(Get_hsv_U0_image_v),
    .image_v_ap_vld(Get_hsv_U0_image_v_ap_vld),
    .dst_rows_V_out_din(Get_hsv_U0_dst_rows_V_out_din),
    .dst_rows_V_out_full_n(img_4_rows_V_c71_full_n),
    .dst_rows_V_out_write(Get_hsv_U0_dst_rows_V_out_write),
    .dst_cols_V_out_din(Get_hsv_U0_dst_cols_V_out_din),
    .dst_cols_V_out_full_n(img_4_cols_V_c72_full_n),
    .dst_cols_V_out_write(Get_hsv_U0_dst_cols_V_out_write)
);

Split Split_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Split_U0_ap_start),
    .ap_done(Split_U0_ap_done),
    .ap_continue(Split_U0_ap_continue),
    .ap_idle(Split_U0_ap_idle),
    .ap_ready(Split_U0_ap_ready),
    .src_rows_V_dout(img_4_rows_V_c71_dout),
    .src_rows_V_empty_n(img_4_rows_V_c71_empty_n),
    .src_rows_V_read(Split_U0_src_rows_V_read),
    .src_cols_V_dout(img_4_cols_V_c72_dout),
    .src_cols_V_empty_n(img_4_cols_V_c72_empty_n),
    .src_cols_V_read(Split_U0_src_cols_V_read),
    .src_data_stream_0_V_dout(img_4_data_stream_0_dout),
    .src_data_stream_0_V_empty_n(img_4_data_stream_0_empty_n),
    .src_data_stream_0_V_read(Split_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(img_4_data_stream_1_dout),
    .src_data_stream_1_V_empty_n(img_4_data_stream_1_empty_n),
    .src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(img_4_data_stream_2_dout),
    .src_data_stream_2_V_empty_n(img_4_data_stream_2_empty_n),
    .src_data_stream_2_V_read(Split_U0_src_data_stream_2_V_read),
    .dst0_data_stream_V_din(Split_U0_dst0_data_stream_V_din),
    .dst0_data_stream_V_full_n(img_h_data_stream_0_full_n),
    .dst0_data_stream_V_write(Split_U0_dst0_data_stream_V_write),
    .dst1_data_stream_V_din(Split_U0_dst1_data_stream_V_din),
    .dst1_data_stream_V_full_n(img_s_data_stream_0_full_n),
    .dst1_data_stream_V_write(Split_U0_dst1_data_stream_V_write),
    .dst2_data_stream_V_din(Split_U0_dst2_data_stream_V_din),
    .dst2_data_stream_V_full_n(img_v_data_stream_0_full_n),
    .dst2_data_stream_V_write(Split_U0_dst2_data_stream_V_write)
);

Threshold_l227 Threshold_l227_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Threshold_l227_U0_ap_start),
    .ap_done(Threshold_l227_U0_ap_done),
    .ap_continue(Threshold_l227_U0_ap_continue),
    .ap_idle(Threshold_l227_U0_ap_idle),
    .ap_ready(Threshold_l227_U0_ap_ready),
    .src_rows_V_dout(img_h_rows_V_c_dout),
    .src_rows_V_empty_n(img_h_rows_V_c_empty_n),
    .src_rows_V_read(Threshold_l227_U0_src_rows_V_read),
    .src_cols_V_dout(img_h_cols_V_c_dout),
    .src_cols_V_empty_n(img_h_cols_V_c_empty_n),
    .src_cols_V_read(Threshold_l227_U0_src_cols_V_read),
    .src_data_stream_V_dout(img_h_data_stream_0_dout),
    .src_data_stream_V_empty_n(img_h_data_stream_0_empty_n),
    .src_data_stream_V_read(Threshold_l227_U0_src_data_stream_V_read),
    .dst_data_stream_V_din(Threshold_l227_U0_dst_data_stream_V_din),
    .dst_data_stream_V_full_n(img_h_1_data_stream_s_full_n),
    .dst_data_stream_V_write(Threshold_l227_U0_dst_data_stream_V_write),
    .thresh_max_dout(max_h_c_dout),
    .thresh_max_empty_n(max_h_c_empty_n),
    .thresh_max_read(Threshold_l227_U0_thresh_max_read),
    .thresh_min_dout(min_h_c_dout),
    .thresh_min_empty_n(min_h_c_empty_n),
    .thresh_min_read(Threshold_l227_U0_thresh_min_read)
);

Threshold_l228 Threshold_l228_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Threshold_l228_U0_ap_start),
    .ap_done(Threshold_l228_U0_ap_done),
    .ap_continue(Threshold_l228_U0_ap_continue),
    .ap_idle(Threshold_l228_U0_ap_idle),
    .ap_ready(Threshold_l228_U0_ap_ready),
    .src_rows_V_dout(img_s_rows_V_c_dout),
    .src_rows_V_empty_n(img_s_rows_V_c_empty_n),
    .src_rows_V_read(Threshold_l228_U0_src_rows_V_read),
    .src_cols_V_dout(img_s_cols_V_c_dout),
    .src_cols_V_empty_n(img_s_cols_V_c_empty_n),
    .src_cols_V_read(Threshold_l228_U0_src_cols_V_read),
    .src_data_stream_V_dout(img_s_data_stream_0_dout),
    .src_data_stream_V_empty_n(img_s_data_stream_0_empty_n),
    .src_data_stream_V_read(Threshold_l228_U0_src_data_stream_V_read),
    .dst_data_stream_V_din(Threshold_l228_U0_dst_data_stream_V_din),
    .dst_data_stream_V_full_n(img_s_1_data_stream_s_full_n),
    .dst_data_stream_V_write(Threshold_l228_U0_dst_data_stream_V_write),
    .thresh_max_dout(max_s_c_dout),
    .thresh_max_empty_n(max_s_c_empty_n),
    .thresh_max_read(Threshold_l228_U0_thresh_max_read),
    .thresh_min_dout(min_s_c_dout),
    .thresh_min_empty_n(min_s_c_empty_n),
    .thresh_min_read(Threshold_l228_U0_thresh_min_read)
);

Threshold_l Threshold_l_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Threshold_l_U0_ap_start),
    .ap_done(Threshold_l_U0_ap_done),
    .ap_continue(Threshold_l_U0_ap_continue),
    .ap_idle(Threshold_l_U0_ap_idle),
    .ap_ready(Threshold_l_U0_ap_ready),
    .src_rows_V_dout(img_v_rows_V_c_dout),
    .src_rows_V_empty_n(img_v_rows_V_c_empty_n),
    .src_rows_V_read(Threshold_l_U0_src_rows_V_read),
    .src_cols_V_dout(img_v_cols_V_c_dout),
    .src_cols_V_empty_n(img_v_cols_V_c_empty_n),
    .src_cols_V_read(Threshold_l_U0_src_cols_V_read),
    .src_data_stream_V_dout(img_v_data_stream_0_dout),
    .src_data_stream_V_empty_n(img_v_data_stream_0_empty_n),
    .src_data_stream_V_read(Threshold_l_U0_src_data_stream_V_read),
    .dst_data_stream_V_din(Threshold_l_U0_dst_data_stream_V_din),
    .dst_data_stream_V_full_n(img_v_1_data_stream_s_full_n),
    .dst_data_stream_V_write(Threshold_l_U0_dst_data_stream_V_write),
    .thresh_max_dout(max_v_c_dout),
    .thresh_max_empty_n(max_v_c_empty_n),
    .thresh_max_read(Threshold_l_U0_thresh_max_read),
    .thresh_min_dout(min_v_c_dout),
    .thresh_min_empty_n(min_v_c_empty_n),
    .thresh_min_read(Threshold_l_U0_thresh_min_read)
);

And_3 And_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(And_3_U0_ap_start),
    .start_full_n(start_for_Dilate_U0_full_n),
    .ap_done(And_3_U0_ap_done),
    .ap_continue(And_3_U0_ap_continue),
    .ap_idle(And_3_U0_ap_idle),
    .ap_ready(And_3_U0_ap_ready),
    .start_out(And_3_U0_start_out),
    .start_write(And_3_U0_start_write),
    .src_1_data_stream_V_dout(img_h_1_data_stream_s_dout),
    .src_1_data_stream_V_empty_n(img_h_1_data_stream_s_empty_n),
    .src_1_data_stream_V_read(And_3_U0_src_1_data_stream_V_read),
    .src_2_data_stream_V_dout(img_s_1_data_stream_s_dout),
    .src_2_data_stream_V_empty_n(img_s_1_data_stream_s_empty_n),
    .src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
    .src_3_data_stream_V_dout(img_v_1_data_stream_s_dout),
    .src_3_data_stream_V_empty_n(img_v_1_data_stream_s_empty_n),
    .src_3_data_stream_V_read(And_3_U0_src_3_data_stream_V_read),
    .dst_rows_V_dout(img_hls_rows_V_c_dout),
    .dst_rows_V_empty_n(img_hls_rows_V_c_empty_n),
    .dst_rows_V_read(And_3_U0_dst_rows_V_read),
    .dst_cols_V_dout(img_hls_cols_V_c_dout),
    .dst_cols_V_empty_n(img_hls_cols_V_c_empty_n),
    .dst_cols_V_read(And_3_U0_dst_cols_V_read),
    .dst_data_stream_V_din(And_3_U0_dst_data_stream_V_din),
    .dst_data_stream_V_full_n(img_hls_data_stream_s_full_n),
    .dst_data_stream_V_write(And_3_U0_dst_data_stream_V_write),
    .dst_rows_V_out_din(And_3_U0_dst_rows_V_out_din),
    .dst_rows_V_out_full_n(img_hls_rows_V_c73_full_n),
    .dst_rows_V_out_write(And_3_U0_dst_rows_V_out_write),
    .dst_cols_V_out_din(And_3_U0_dst_cols_V_out_din),
    .dst_cols_V_out_full_n(img_hls_cols_V_c74_full_n),
    .dst_cols_V_out_write(And_3_U0_dst_cols_V_out_write)
);

Dilate Dilate_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Dilate_U0_ap_start),
    .ap_done(Dilate_U0_ap_done),
    .ap_continue(Dilate_U0_ap_continue),
    .ap_idle(Dilate_U0_ap_idle),
    .ap_ready(Dilate_U0_ap_ready),
    .p_src_rows_V_dout(img_hls_rows_V_c73_dout),
    .p_src_rows_V_empty_n(img_hls_rows_V_c73_empty_n),
    .p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(img_hls_cols_V_c74_dout),
    .p_src_cols_V_empty_n(img_hls_cols_V_c74_empty_n),
    .p_src_cols_V_read(Dilate_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(img_hls_data_stream_s_dout),
    .p_src_data_stream_V_empty_n(img_hls_data_stream_s_empty_n),
    .p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_din(Dilate_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(img_dilate_data_stre_full_n),
    .p_dst_data_stream_V_write(Dilate_U0_p_dst_data_stream_V_write)
);

Erode Erode_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Erode_U0_ap_start),
    .ap_done(Erode_U0_ap_done),
    .ap_continue(Erode_U0_ap_continue),
    .ap_idle(Erode_U0_ap_idle),
    .ap_ready(Erode_U0_ap_ready),
    .p_src_rows_V_dout(img_dilate_rows_V_c_dout),
    .p_src_rows_V_empty_n(img_dilate_rows_V_c_empty_n),
    .p_src_rows_V_read(Erode_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(img_dilate_cols_V_c_dout),
    .p_src_cols_V_empty_n(img_dilate_cols_V_c_empty_n),
    .p_src_cols_V_read(Erode_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(img_dilate_data_stre_dout),
    .p_src_data_stream_V_empty_n(img_dilate_data_stre_empty_n),
    .p_src_data_stream_V_read(Erode_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_din(Erode_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(img_erode_data_strea_full_n),
    .p_dst_data_stream_V_write(Erode_U0_p_dst_data_stream_V_write)
);

Mat2AXIvideo Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2AXIvideo_U0_ap_start),
    .ap_done(Mat2AXIvideo_U0_ap_done),
    .ap_continue(Mat2AXIvideo_U0_ap_continue),
    .ap_idle(Mat2AXIvideo_U0_ap_idle),
    .ap_ready(Mat2AXIvideo_U0_ap_ready),
    .img_rows_V_dout(img_erode_rows_V_c_dout),
    .img_rows_V_empty_n(img_erode_rows_V_c_empty_n),
    .img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
    .img_cols_V_dout(img_erode_cols_V_c_dout),
    .img_cols_V_empty_n(img_erode_cols_V_c_empty_n),
    .img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
    .img_data_stream_V_dout(img_erode_data_strea_dout),
    .img_data_stream_V_empty_n(img_erode_data_strea_empty_n),
    .img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
    .output_r_TDATA(Mat2AXIvideo_U0_output_r_TDATA),
    .output_r_TVALID(Mat2AXIvideo_U0_output_r_TVALID),
    .output_r_TREADY(output_r_TREADY),
    .output_r_TKEEP(Mat2AXIvideo_U0_output_r_TKEEP),
    .output_r_TSTRB(Mat2AXIvideo_U0_output_r_TSTRB),
    .output_r_TUSER(Mat2AXIvideo_U0_output_r_TUSER),
    .output_r_TLAST(Mat2AXIvideo_U0_output_r_TLAST),
    .output_r_TID(Mat2AXIvideo_U0_output_r_TID),
    .output_r_TDEST(Mat2AXIvideo_U0_output_r_TDEST)
);

fifo_w16_d2_A img_0_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_0_rows_V_out_din),
    .if_full_n(img_0_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_0_rows_V_out_write),
    .if_dout(img_0_rows_V_c_dout),
    .if_empty_n(img_0_rows_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_rows_V_read)
);

fifo_w16_d2_A img_0_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_0_cols_V_out_din),
    .if_full_n(img_0_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_0_cols_V_out_write),
    .if_dout(img_0_cols_V_c_dout),
    .if_empty_n(img_0_cols_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_cols_V_read)
);

fifo_w16_d4_A img_2_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_2_rows_V_out_din),
    .if_full_n(img_2_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_2_rows_V_out_write),
    .if_dout(img_2_rows_V_c_dout),
    .if_empty_n(img_2_rows_V_c_empty_n),
    .if_read(CvtColor_U0_p_src_rows_V_read)
);

fifo_w16_d4_A img_2_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_2_cols_V_out_din),
    .if_full_n(img_2_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_2_cols_V_out_write),
    .if_dout(img_2_cols_V_c_dout),
    .if_empty_n(img_2_cols_V_c_empty_n),
    .if_read(CvtColor_U0_p_src_cols_V_read)
);

fifo_w16_d5_A img_4_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_4_rows_V_out_din),
    .if_full_n(img_4_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_4_rows_V_out_write),
    .if_dout(img_4_rows_V_c_dout),
    .if_empty_n(img_4_rows_V_c_empty_n),
    .if_read(Get_hsv_U0_dst_rows_V_read)
);

fifo_w16_d5_A img_4_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_4_cols_V_out_din),
    .if_full_n(img_4_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_4_cols_V_out_write),
    .if_dout(img_4_cols_V_c_dout),
    .if_empty_n(img_4_cols_V_c_empty_n),
    .if_read(Get_hsv_U0_dst_cols_V_read)
);

fifo_w16_d7_A img_h_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_h_rows_V_out_din),
    .if_full_n(img_h_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_h_rows_V_out_write),
    .if_dout(img_h_rows_V_c_dout),
    .if_empty_n(img_h_rows_V_c_empty_n),
    .if_read(Threshold_l227_U0_src_rows_V_read)
);

fifo_w16_d7_A img_h_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_h_cols_V_out_din),
    .if_full_n(img_h_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_h_cols_V_out_write),
    .if_dout(img_h_cols_V_c_dout),
    .if_empty_n(img_h_cols_V_c_empty_n),
    .if_read(Threshold_l227_U0_src_cols_V_read)
);

fifo_w16_d7_A img_s_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_s_rows_V_out_din),
    .if_full_n(img_s_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_s_rows_V_out_write),
    .if_dout(img_s_rows_V_c_dout),
    .if_empty_n(img_s_rows_V_c_empty_n),
    .if_read(Threshold_l228_U0_src_rows_V_read)
);

fifo_w16_d7_A img_s_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_s_cols_V_out_din),
    .if_full_n(img_s_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_s_cols_V_out_write),
    .if_dout(img_s_cols_V_c_dout),
    .if_empty_n(img_s_cols_V_c_empty_n),
    .if_read(Threshold_l228_U0_src_cols_V_read)
);

fifo_w16_d7_A img_v_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_v_rows_V_out_din),
    .if_full_n(img_v_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_v_rows_V_out_write),
    .if_dout(img_v_rows_V_c_dout),
    .if_empty_n(img_v_rows_V_c_empty_n),
    .if_read(Threshold_l_U0_src_rows_V_read)
);

fifo_w16_d7_A img_v_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_v_cols_V_out_din),
    .if_full_n(img_v_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_v_cols_V_out_write),
    .if_dout(img_v_cols_V_c_dout),
    .if_empty_n(img_v_cols_V_c_empty_n),
    .if_read(Threshold_l_U0_src_cols_V_read)
);

fifo_w16_d8_A img_hls_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_hls_rows_V_out_din),
    .if_full_n(img_hls_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_hls_rows_V_out_write),
    .if_dout(img_hls_rows_V_c_dout),
    .if_empty_n(img_hls_rows_V_c_empty_n),
    .if_read(And_3_U0_dst_rows_V_read)
);

fifo_w16_d8_A img_hls_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_hls_cols_V_out_din),
    .if_full_n(img_hls_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_hls_cols_V_out_write),
    .if_dout(img_hls_cols_V_c_dout),
    .if_empty_n(img_hls_cols_V_c_empty_n),
    .if_read(And_3_U0_dst_cols_V_read)
);

fifo_w16_d10_A img_dilate_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_dilate_rows_V_out_din),
    .if_full_n(img_dilate_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_dilate_rows_V_out_write),
    .if_dout(img_dilate_rows_V_c_dout),
    .if_empty_n(img_dilate_rows_V_c_empty_n),
    .if_read(Erode_U0_p_src_rows_V_read)
);

fifo_w16_d10_A img_dilate_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_dilate_cols_V_out_din),
    .if_full_n(img_dilate_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_dilate_cols_V_out_write),
    .if_dout(img_dilate_cols_V_c_dout),
    .if_empty_n(img_dilate_cols_V_c_empty_n),
    .if_read(Erode_U0_p_src_cols_V_read)
);

fifo_w16_d11_A img_erode_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_erode_rows_V_out_din),
    .if_full_n(img_erode_rows_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_erode_rows_V_out_write),
    .if_dout(img_erode_rows_V_c_dout),
    .if_empty_n(img_erode_rows_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_rows_V_read)
);

fifo_w16_d11_A img_erode_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_img_erode_cols_V_out_din),
    .if_full_n(img_erode_cols_V_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_img_erode_cols_V_out_write),
    .if_dout(img_erode_cols_V_c_dout),
    .if_empty_n(img_erode_cols_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_cols_V_read)
);

fifo_w8_d7_A max_h_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_max_h_out_din),
    .if_full_n(max_h_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_max_h_out_write),
    .if_dout(max_h_c_dout),
    .if_empty_n(max_h_c_empty_n),
    .if_read(Threshold_l227_U0_thresh_max_read)
);

fifo_w8_d7_A min_h_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_min_h_out_din),
    .if_full_n(min_h_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_min_h_out_write),
    .if_dout(min_h_c_dout),
    .if_empty_n(min_h_c_empty_n),
    .if_read(Threshold_l227_U0_thresh_min_read)
);

fifo_w8_d7_A max_s_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_max_s_out_din),
    .if_full_n(max_s_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_max_s_out_write),
    .if_dout(max_s_c_dout),
    .if_empty_n(max_s_c_empty_n),
    .if_read(Threshold_l228_U0_thresh_max_read)
);

fifo_w8_d7_A min_s_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_min_s_out_din),
    .if_full_n(min_s_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_min_s_out_write),
    .if_dout(min_s_c_dout),
    .if_empty_n(min_s_c_empty_n),
    .if_read(Threshold_l228_U0_thresh_min_read)
);

fifo_w8_d7_A max_v_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_max_v_out_din),
    .if_full_n(max_v_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_max_v_out_write),
    .if_dout(max_v_c_dout),
    .if_empty_n(max_v_c_empty_n),
    .if_read(Threshold_l_U0_thresh_max_read)
);

fifo_w8_d7_A min_v_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit1243_p_U0_min_v_out_din),
    .if_full_n(min_v_c_full_n),
    .if_write(Block_Mat_exit1243_p_U0_min_v_out_write),
    .if_dout(min_v_c_dout),
    .if_empty_n(min_v_c_empty_n),
    .if_read(Threshold_l_U0_thresh_min_read)
);

fifo_w8_d2_A img_0_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .if_full_n(img_0_data_stream_0_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .if_dout(img_0_data_stream_0_dout),
    .if_empty_n(img_0_data_stream_0_empty_n),
    .if_read(GaussianBlur_U0_p_src_data_stream_0_V_read)
);

fifo_w8_d2_A img_0_data_stream_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .if_full_n(img_0_data_stream_1_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .if_dout(img_0_data_stream_1_dout),
    .if_empty_n(img_0_data_stream_1_empty_n),
    .if_read(GaussianBlur_U0_p_src_data_stream_1_V_read)
);

fifo_w8_d2_A img_0_data_stream_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .if_full_n(img_0_data_stream_2_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .if_dout(img_0_data_stream_2_dout),
    .if_empty_n(img_0_data_stream_2_empty_n),
    .if_read(GaussianBlur_U0_p_src_data_stream_2_V_read)
);

fifo_w16_d2_A img_0_rows_V_c69_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .if_full_n(img_0_rows_V_c69_full_n),
    .if_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .if_dout(img_0_rows_V_c69_dout),
    .if_empty_n(img_0_rows_V_c69_empty_n),
    .if_read(GaussianBlur_U0_p_src_rows_V_read)
);

fifo_w16_d2_A img_0_cols_V_c70_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .if_full_n(img_0_cols_V_c70_full_n),
    .if_write(AXIvideo2Mat_U0_img_cols_V_out_write),
    .if_dout(img_0_cols_V_c70_dout),
    .if_empty_n(img_0_cols_V_c70_empty_n),
    .if_read(GaussianBlur_U0_p_src_cols_V_read)
);

fifo_w8_d2_A img_2_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(GaussianBlur_U0_p_dst_data_stream_0_V_din),
    .if_full_n(img_2_data_stream_0_full_n),
    .if_write(GaussianBlur_U0_p_dst_data_stream_0_V_write),
    .if_dout(img_2_data_stream_0_dout),
    .if_empty_n(img_2_data_stream_0_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_0_V_read)
);

fifo_w8_d2_A img_2_data_stream_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(GaussianBlur_U0_p_dst_data_stream_1_V_din),
    .if_full_n(img_2_data_stream_1_full_n),
    .if_write(GaussianBlur_U0_p_dst_data_stream_1_V_write),
    .if_dout(img_2_data_stream_1_dout),
    .if_empty_n(img_2_data_stream_1_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_1_V_read)
);

fifo_w8_d2_A img_2_data_stream_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(GaussianBlur_U0_p_dst_data_stream_2_V_din),
    .if_full_n(img_2_data_stream_2_full_n),
    .if_write(GaussianBlur_U0_p_dst_data_stream_2_V_write),
    .if_dout(img_2_data_stream_2_dout),
    .if_empty_n(img_2_data_stream_2_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_2_V_read)
);

fifo_w8_d2_A img_3_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CvtColor_U0_p_dst_data_stream_0_V_din),
    .if_full_n(img_3_data_stream_0_full_n),
    .if_write(CvtColor_U0_p_dst_data_stream_0_V_write),
    .if_dout(img_3_data_stream_0_dout),
    .if_empty_n(img_3_data_stream_0_empty_n),
    .if_read(Get_hsv_U0_src_data_stream_0_V_read)
);

fifo_w8_d2_A img_3_data_stream_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CvtColor_U0_p_dst_data_stream_1_V_din),
    .if_full_n(img_3_data_stream_1_full_n),
    .if_write(CvtColor_U0_p_dst_data_stream_1_V_write),
    .if_dout(img_3_data_stream_1_dout),
    .if_empty_n(img_3_data_stream_1_empty_n),
    .if_read(Get_hsv_U0_src_data_stream_1_V_read)
);

fifo_w8_d2_A img_3_data_stream_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CvtColor_U0_p_dst_data_stream_2_V_din),
    .if_full_n(img_3_data_stream_2_full_n),
    .if_write(CvtColor_U0_p_dst_data_stream_2_V_write),
    .if_dout(img_3_data_stream_2_dout),
    .if_empty_n(img_3_data_stream_2_empty_n),
    .if_read(Get_hsv_U0_src_data_stream_2_V_read)
);

fifo_w8_d2_A img_4_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Get_hsv_U0_dst_data_stream_0_V_din),
    .if_full_n(img_4_data_stream_0_full_n),
    .if_write(Get_hsv_U0_dst_data_stream_0_V_write),
    .if_dout(img_4_data_stream_0_dout),
    .if_empty_n(img_4_data_stream_0_empty_n),
    .if_read(Split_U0_src_data_stream_0_V_read)
);

fifo_w8_d2_A img_4_data_stream_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Get_hsv_U0_dst_data_stream_1_V_din),
    .if_full_n(img_4_data_stream_1_full_n),
    .if_write(Get_hsv_U0_dst_data_stream_1_V_write),
    .if_dout(img_4_data_stream_1_dout),
    .if_empty_n(img_4_data_stream_1_empty_n),
    .if_read(Split_U0_src_data_stream_1_V_read)
);

fifo_w8_d2_A img_4_data_stream_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Get_hsv_U0_dst_data_stream_2_V_din),
    .if_full_n(img_4_data_stream_2_full_n),
    .if_write(Get_hsv_U0_dst_data_stream_2_V_write),
    .if_dout(img_4_data_stream_2_dout),
    .if_empty_n(img_4_data_stream_2_empty_n),
    .if_read(Split_U0_src_data_stream_2_V_read)
);

fifo_w16_d2_A img_4_rows_V_c71_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Get_hsv_U0_dst_rows_V_out_din),
    .if_full_n(img_4_rows_V_c71_full_n),
    .if_write(Get_hsv_U0_dst_rows_V_out_write),
    .if_dout(img_4_rows_V_c71_dout),
    .if_empty_n(img_4_rows_V_c71_empty_n),
    .if_read(Split_U0_src_rows_V_read)
);

fifo_w16_d2_A img_4_cols_V_c72_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Get_hsv_U0_dst_cols_V_out_din),
    .if_full_n(img_4_cols_V_c72_full_n),
    .if_write(Get_hsv_U0_dst_cols_V_out_write),
    .if_dout(img_4_cols_V_c72_dout),
    .if_empty_n(img_4_cols_V_c72_empty_n),
    .if_read(Split_U0_src_cols_V_read)
);

fifo_w8_d2_A img_h_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Split_U0_dst0_data_stream_V_din),
    .if_full_n(img_h_data_stream_0_full_n),
    .if_write(Split_U0_dst0_data_stream_V_write),
    .if_dout(img_h_data_stream_0_dout),
    .if_empty_n(img_h_data_stream_0_empty_n),
    .if_read(Threshold_l227_U0_src_data_stream_V_read)
);

fifo_w8_d2_A img_s_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Split_U0_dst1_data_stream_V_din),
    .if_full_n(img_s_data_stream_0_full_n),
    .if_write(Split_U0_dst1_data_stream_V_write),
    .if_dout(img_s_data_stream_0_dout),
    .if_empty_n(img_s_data_stream_0_empty_n),
    .if_read(Threshold_l228_U0_src_data_stream_V_read)
);

fifo_w8_d2_A img_v_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Split_U0_dst2_data_stream_V_din),
    .if_full_n(img_v_data_stream_0_full_n),
    .if_write(Split_U0_dst2_data_stream_V_write),
    .if_dout(img_v_data_stream_0_dout),
    .if_empty_n(img_v_data_stream_0_empty_n),
    .if_read(Threshold_l_U0_src_data_stream_V_read)
);

fifo_w8_d2_A img_h_1_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Threshold_l227_U0_dst_data_stream_V_din),
    .if_full_n(img_h_1_data_stream_s_full_n),
    .if_write(Threshold_l227_U0_dst_data_stream_V_write),
    .if_dout(img_h_1_data_stream_s_dout),
    .if_empty_n(img_h_1_data_stream_s_empty_n),
    .if_read(And_3_U0_src_1_data_stream_V_read)
);

fifo_w8_d2_A img_s_1_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Threshold_l228_U0_dst_data_stream_V_din),
    .if_full_n(img_s_1_data_stream_s_full_n),
    .if_write(Threshold_l228_U0_dst_data_stream_V_write),
    .if_dout(img_s_1_data_stream_s_dout),
    .if_empty_n(img_s_1_data_stream_s_empty_n),
    .if_read(And_3_U0_src_2_data_stream_V_read)
);

fifo_w8_d2_A img_v_1_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Threshold_l_U0_dst_data_stream_V_din),
    .if_full_n(img_v_1_data_stream_s_full_n),
    .if_write(Threshold_l_U0_dst_data_stream_V_write),
    .if_dout(img_v_1_data_stream_s_dout),
    .if_empty_n(img_v_1_data_stream_s_empty_n),
    .if_read(And_3_U0_src_3_data_stream_V_read)
);

fifo_w8_d2_A img_hls_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(And_3_U0_dst_data_stream_V_din),
    .if_full_n(img_hls_data_stream_s_full_n),
    .if_write(And_3_U0_dst_data_stream_V_write),
    .if_dout(img_hls_data_stream_s_dout),
    .if_empty_n(img_hls_data_stream_s_empty_n),
    .if_read(Dilate_U0_p_src_data_stream_V_read)
);

fifo_w16_d2_A img_hls_rows_V_c73_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(And_3_U0_dst_rows_V_out_din),
    .if_full_n(img_hls_rows_V_c73_full_n),
    .if_write(And_3_U0_dst_rows_V_out_write),
    .if_dout(img_hls_rows_V_c73_dout),
    .if_empty_n(img_hls_rows_V_c73_empty_n),
    .if_read(Dilate_U0_p_src_rows_V_read)
);

fifo_w16_d2_A img_hls_cols_V_c74_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(And_3_U0_dst_cols_V_out_din),
    .if_full_n(img_hls_cols_V_c74_full_n),
    .if_write(And_3_U0_dst_cols_V_out_write),
    .if_dout(img_hls_cols_V_c74_dout),
    .if_empty_n(img_hls_cols_V_c74_empty_n),
    .if_read(Dilate_U0_p_src_cols_V_read)
);

fifo_w8_d2_A img_dilate_data_stre_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Dilate_U0_p_dst_data_stream_V_din),
    .if_full_n(img_dilate_data_stre_full_n),
    .if_write(Dilate_U0_p_dst_data_stream_V_write),
    .if_dout(img_dilate_data_stre_dout),
    .if_empty_n(img_dilate_data_stre_empty_n),
    .if_read(Erode_U0_p_src_data_stream_V_read)
);

fifo_w8_d2_A img_erode_data_strea_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Erode_U0_p_dst_data_stream_V_din),
    .if_full_n(img_erode_data_strea_full_n),
    .if_write(Erode_U0_p_dst_data_stream_V_write),
    .if_dout(img_erode_data_strea_dout),
    .if_empty_n(img_erode_data_strea_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_V_read)
);

start_for_CvtColovdy start_for_CvtColovdy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_CvtColor_U0_din),
    .if_full_n(start_for_CvtColor_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_CvtColor_U0_dout),
    .if_empty_n(start_for_CvtColor_U0_empty_n),
    .if_read(CvtColor_U0_ap_ready)
);

start_for_Get_hsvwdI start_for_Get_hsvwdI_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Get_hsv_U0_din),
    .if_full_n(start_for_Get_hsv_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_Get_hsv_U0_dout),
    .if_empty_n(start_for_Get_hsv_U0_empty_n),
    .if_read(Get_hsv_U0_ap_ready)
);

start_for_ThreshoxdS start_for_ThreshoxdS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Threshold_l227_U0_din),
    .if_full_n(start_for_Threshold_l227_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_Threshold_l227_U0_dout),
    .if_empty_n(start_for_Threshold_l227_U0_empty_n),
    .if_read(Threshold_l227_U0_ap_ready)
);

start_for_Threshoyd2 start_for_Threshoyd2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Threshold_l228_U0_din),
    .if_full_n(start_for_Threshold_l228_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_Threshold_l228_U0_dout),
    .if_empty_n(start_for_Threshold_l228_U0_empty_n),
    .if_read(Threshold_l228_U0_ap_ready)
);

start_for_Threshozec start_for_Threshozec_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Threshold_l_U0_din),
    .if_full_n(start_for_Threshold_l_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_Threshold_l_U0_dout),
    .if_empty_n(start_for_Threshold_l_U0_empty_n),
    .if_read(Threshold_l_U0_ap_ready)
);

start_for_And_3_U0 start_for_And_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_And_3_U0_din),
    .if_full_n(start_for_And_3_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_And_3_U0_dout),
    .if_empty_n(start_for_And_3_U0_empty_n),
    .if_read(And_3_U0_ap_ready)
);

start_for_Erode_U0 start_for_Erode_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Erode_U0_din),
    .if_full_n(start_for_Erode_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_Erode_U0_dout),
    .if_empty_n(start_for_Erode_U0_empty_n),
    .if_read(Erode_U0_ap_ready)
);

start_for_Mat2AXIAem start_for_Mat2AXIAem_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AXIvideo_U0_din),
    .if_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .if_write(Block_Mat_exit1243_p_U0_start_write),
    .if_dout(start_for_Mat2AXIvideo_U0_dout),
    .if_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
    .if_read(Mat2AXIvideo_U0_ap_ready)
);

start_for_GaussiaBew start_for_GaussiaBew_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_GaussianBlur_U0_din),
    .if_full_n(start_for_GaussianBlur_U0_full_n),
    .if_write(AXIvideo2Mat_U0_start_write),
    .if_dout(start_for_GaussianBlur_U0_dout),
    .if_empty_n(start_for_GaussianBlur_U0_empty_n),
    .if_read(GaussianBlur_U0_ap_ready)
);

start_for_Split_U0 start_for_Split_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Split_U0_din),
    .if_full_n(start_for_Split_U0_full_n),
    .if_write(Get_hsv_U0_start_write),
    .if_dout(start_for_Split_U0_dout),
    .if_empty_n(start_for_Split_U0_empty_n),
    .if_read(Split_U0_ap_ready)
);

start_for_Dilate_U0 start_for_Dilate_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Dilate_U0_din),
    .if_full_n(start_for_Dilate_U0_full_n),
    .if_write(And_3_U0_start_write),
    .if_dout(start_for_Dilate_U0_dout),
    .if_empty_n(start_for_Dilate_U0_empty_n),
    .if_read(Dilate_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_sync_AXIvideo2Mat_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_Mat_exit1243_p_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_Mat_exit1243_p_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_Mat_exit1243_p_U0_ap_ready <= ap_sync_Block_Mat_exit1243_p_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == AXIvideo2Mat_U0_ap_ready))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == AXIvideo2Mat_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_Mat_exit1243_p_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_Mat_exit1243_p_U0_ap_ready_count <= (Block_Mat_exit1243_p_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_Mat_exit1243_p_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_Mat_exit1243_p_U0_ap_ready_count <= (Block_Mat_exit1243_p_U0_ap_ready_count + 2'd1);
    end
end

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ((ap_sync_reg_AXIvideo2Mat_U0_ap_ready ^ 1'b1) & ap_start);

assign And_3_U0_ap_continue = 1'b1;

assign And_3_U0_ap_start = start_for_And_3_U0_empty_n;

assign Block_Mat_exit1243_p_U0_ap_continue = 1'b1;

assign Block_Mat_exit1243_p_U0_ap_start = ((ap_sync_reg_Block_Mat_exit1243_p_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_Mat_exit1243_p_U0_start_full_n = (start_for_Threshold_l_U0_full_n & start_for_Threshold_l228_U0_full_n & start_for_Threshold_l227_U0_full_n & start_for_Mat2AXIvideo_U0_full_n & start_for_Get_hsv_U0_full_n & start_for_Erode_U0_full_n & start_for_CvtColor_U0_full_n & start_for_And_3_U0_full_n);

assign CvtColor_U0_ap_continue = 1'b1;

assign CvtColor_U0_ap_start = start_for_CvtColor_U0_empty_n;

assign CvtColor_U0_start_full_n = 1'b1;

assign CvtColor_U0_start_write = 1'b0;

assign Dilate_U0_ap_continue = 1'b1;

assign Dilate_U0_ap_start = start_for_Dilate_U0_empty_n;

assign Dilate_U0_start_full_n = 1'b1;

assign Dilate_U0_start_write = 1'b0;

assign Erode_U0_ap_continue = 1'b1;

assign Erode_U0_ap_start = start_for_Erode_U0_empty_n;

assign Erode_U0_start_full_n = 1'b1;

assign Erode_U0_start_write = 1'b0;

assign GaussianBlur_U0_ap_continue = 1'b1;

assign GaussianBlur_U0_ap_start = start_for_GaussianBlur_U0_empty_n;

assign GaussianBlur_U0_start_full_n = 1'b1;

assign GaussianBlur_U0_start_write = 1'b0;

assign Get_hsv_U0_ap_continue = ap_sync_done;

assign Get_hsv_U0_ap_start = start_for_Get_hsv_U0_empty_n;

assign Mat2AXIvideo_U0_ap_continue = ap_sync_done;

assign Mat2AXIvideo_U0_ap_start = start_for_Mat2AXIvideo_U0_empty_n;

assign Mat2AXIvideo_U0_start_full_n = 1'b1;

assign Mat2AXIvideo_U0_start_write = 1'b0;

assign Split_U0_ap_continue = 1'b1;

assign Split_U0_ap_start = start_for_Split_U0_empty_n;

assign Split_U0_start_full_n = 1'b1;

assign Split_U0_start_write = 1'b0;

assign Threshold_l227_U0_ap_continue = 1'b1;

assign Threshold_l227_U0_ap_start = start_for_Threshold_l227_U0_empty_n;

assign Threshold_l227_U0_start_full_n = 1'b1;

assign Threshold_l227_U0_start_write = 1'b0;

assign Threshold_l228_U0_ap_continue = 1'b1;

assign Threshold_l228_U0_ap_start = start_for_Threshold_l228_U0_empty_n;

assign Threshold_l228_U0_start_full_n = 1'b1;

assign Threshold_l228_U0_start_write = 1'b0;

assign Threshold_l_U0_ap_continue = 1'b1;

assign Threshold_l_U0_ap_start = start_for_Threshold_l_U0_empty_n;

assign Threshold_l_U0_start_full_n = 1'b1;

assign Threshold_l_U0_start_write = 1'b0;

assign ap_done = ap_sync_done;

assign ap_idle = (Threshold_l_U0_ap_idle & Threshold_l228_U0_ap_idle & Threshold_l227_U0_ap_idle & Split_U0_ap_idle & Mat2AXIvideo_U0_ap_idle & Get_hsv_U0_ap_idle & GaussianBlur_U0_ap_idle & Erode_U0_ap_idle & Dilate_U0_ap_idle & CvtColor_U0_ap_idle & Block_Mat_exit1243_p_U0_ap_idle & And_3_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_AXIvideo2Mat_U0_ap_ready = (ap_sync_reg_AXIvideo2Mat_U0_ap_ready | AXIvideo2Mat_U0_ap_ready);

assign ap_sync_Block_Mat_exit1243_p_U0_ap_ready = (ap_sync_reg_Block_Mat_exit1243_p_U0_ap_ready | Block_Mat_exit1243_p_U0_ap_ready);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (Mat2AXIvideo_U0_ap_done & Get_hsv_U0_ap_done);

assign ap_sync_ready = (ap_sync_Block_Mat_exit1243_p_U0_ap_ready & ap_sync_AXIvideo2Mat_U0_ap_ready);

assign input_r_TREADY = AXIvideo2Mat_U0_input_r_TREADY;

assign output_r_TDATA = Mat2AXIvideo_U0_output_r_TDATA;

assign output_r_TDEST = Mat2AXIvideo_U0_output_r_TDEST;

assign output_r_TID = Mat2AXIvideo_U0_output_r_TID;

assign output_r_TKEEP = Mat2AXIvideo_U0_output_r_TKEEP;

assign output_r_TLAST = Mat2AXIvideo_U0_output_r_TLAST;

assign output_r_TSTRB = Mat2AXIvideo_U0_output_r_TSTRB;

assign output_r_TUSER = Mat2AXIvideo_U0_output_r_TUSER;

assign output_r_TVALID = Mat2AXIvideo_U0_output_r_TVALID;

assign start_for_And_3_U0_din = 1'b1;

assign start_for_CvtColor_U0_din = 1'b1;

assign start_for_Dilate_U0_din = 1'b1;

assign start_for_Erode_U0_din = 1'b1;

assign start_for_GaussianBlur_U0_din = 1'b1;

assign start_for_Get_hsv_U0_din = 1'b1;

assign start_for_Mat2AXIvideo_U0_din = 1'b1;

assign start_for_Split_U0_din = 1'b1;

assign start_for_Threshold_l227_U0_din = 1'b1;

assign start_for_Threshold_l228_U0_din = 1'b1;

assign start_for_Threshold_l_U0_din = 1'b1;

endmodule //threshold2
