
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flock_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401598 <.init>:
  401598:	stp	x29, x30, [sp, #-16]!
  40159c:	mov	x29, sp
  4015a0:	bl	401a00 <ferror@plt+0x60>
  4015a4:	ldp	x29, x30, [sp], #16
  4015a8:	ret

Disassembly of section .plt:

00000000004015b0 <memcpy@plt-0x20>:
  4015b0:	stp	x16, x30, [sp, #-16]!
  4015b4:	adrp	x16, 414000 <ferror@plt+0x12660>
  4015b8:	ldr	x17, [x16, #4088]
  4015bc:	add	x16, x16, #0xff8
  4015c0:	br	x17
  4015c4:	nop
  4015c8:	nop
  4015cc:	nop

00000000004015d0 <memcpy@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4015d4:	ldr	x17, [x16]
  4015d8:	add	x16, x16, #0x0
  4015dc:	br	x17

00000000004015e0 <_exit@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4015e4:	ldr	x17, [x16, #8]
  4015e8:	add	x16, x16, #0x8
  4015ec:	br	x17

00000000004015f0 <strtoul@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4015f4:	ldr	x17, [x16, #16]
  4015f8:	add	x16, x16, #0x10
  4015fc:	br	x17

0000000000401600 <strlen@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13660>
  401604:	ldr	x17, [x16, #24]
  401608:	add	x16, x16, #0x18
  40160c:	br	x17

0000000000401610 <fputs@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13660>
  401614:	ldr	x17, [x16, #32]
  401618:	add	x16, x16, #0x20
  40161c:	br	x17

0000000000401620 <exit@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13660>
  401624:	ldr	x17, [x16, #40]
  401628:	add	x16, x16, #0x28
  40162c:	br	x17

0000000000401630 <dup@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13660>
  401634:	ldr	x17, [x16, #48]
  401638:	add	x16, x16, #0x30
  40163c:	br	x17

0000000000401640 <strtoimax@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13660>
  401644:	ldr	x17, [x16, #56]
  401648:	add	x16, x16, #0x38
  40164c:	br	x17

0000000000401650 <strtod@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13660>
  401654:	ldr	x17, [x16, #64]
  401658:	add	x16, x16, #0x40
  40165c:	br	x17

0000000000401660 <sysinfo@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13660>
  401664:	ldr	x17, [x16, #72]
  401668:	add	x16, x16, #0x48
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13660>
  401674:	ldr	x17, [x16, #80]
  401678:	add	x16, x16, #0x50
  40167c:	br	x17

0000000000401680 <clock_gettime@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13660>
  401684:	ldr	x17, [x16, #88]
  401688:	add	x16, x16, #0x58
  40168c:	br	x17

0000000000401690 <fork@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13660>
  401694:	ldr	x17, [x16, #96]
  401698:	add	x16, x16, #0x60
  40169c:	br	x17

00000000004016a0 <snprintf@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4016a4:	ldr	x17, [x16, #104]
  4016a8:	add	x16, x16, #0x68
  4016ac:	br	x17

00000000004016b0 <localeconv@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4016b4:	ldr	x17, [x16, #112]
  4016b8:	add	x16, x16, #0x70
  4016bc:	br	x17

00000000004016c0 <fileno@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4016c4:	ldr	x17, [x16, #120]
  4016c8:	add	x16, x16, #0x78
  4016cc:	br	x17

00000000004016d0 <signal@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4016d4:	ldr	x17, [x16, #128]
  4016d8:	add	x16, x16, #0x80
  4016dc:	br	x17

00000000004016e0 <timer_settime@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4016e4:	ldr	x17, [x16, #136]
  4016e8:	add	x16, x16, #0x88
  4016ec:	br	x17

00000000004016f0 <malloc@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4016f4:	ldr	x17, [x16, #144]
  4016f8:	add	x16, x16, #0x90
  4016fc:	br	x17

0000000000401700 <open@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13660>
  401704:	ldr	x17, [x16, #152]
  401708:	add	x16, x16, #0x98
  40170c:	br	x17

0000000000401710 <sigemptyset@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13660>
  401714:	ldr	x17, [x16, #160]
  401718:	add	x16, x16, #0xa0
  40171c:	br	x17

0000000000401720 <strncmp@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13660>
  401724:	ldr	x17, [x16, #168]
  401728:	add	x16, x16, #0xa8
  40172c:	br	x17

0000000000401730 <bindtextdomain@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13660>
  401734:	ldr	x17, [x16, #176]
  401738:	add	x16, x16, #0xb0
  40173c:	br	x17

0000000000401740 <__libc_start_main@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13660>
  401744:	ldr	x17, [x16, #184]
  401748:	add	x16, x16, #0xb8
  40174c:	br	x17

0000000000401750 <fgetc@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13660>
  401754:	ldr	x17, [x16, #192]
  401758:	add	x16, x16, #0xc0
  40175c:	br	x17

0000000000401760 <flock@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13660>
  401764:	ldr	x17, [x16, #200]
  401768:	add	x16, x16, #0xc8
  40176c:	br	x17

0000000000401770 <gettimeofday@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13660>
  401774:	ldr	x17, [x16, #208]
  401778:	add	x16, x16, #0xd0
  40177c:	br	x17

0000000000401780 <strdup@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13660>
  401784:	ldr	x17, [x16, #216]
  401788:	add	x16, x16, #0xd8
  40178c:	br	x17

0000000000401790 <close@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13660>
  401794:	ldr	x17, [x16, #224]
  401798:	add	x16, x16, #0xe0
  40179c:	br	x17

00000000004017a0 <sigaction@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4017a4:	ldr	x17, [x16, #232]
  4017a8:	add	x16, x16, #0xe8
  4017ac:	br	x17

00000000004017b0 <__gmon_start__@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4017b4:	ldr	x17, [x16, #240]
  4017b8:	add	x16, x16, #0xf0
  4017bc:	br	x17

00000000004017c0 <strtoumax@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4017c4:	ldr	x17, [x16, #248]
  4017c8:	add	x16, x16, #0xf8
  4017cc:	br	x17

00000000004017d0 <abort@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4017d4:	ldr	x17, [x16, #256]
  4017d8:	add	x16, x16, #0x100
  4017dc:	br	x17

00000000004017e0 <timer_create@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4017e4:	ldr	x17, [x16, #264]
  4017e8:	add	x16, x16, #0x108
  4017ec:	br	x17

00000000004017f0 <access@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4017f4:	ldr	x17, [x16, #272]
  4017f8:	add	x16, x16, #0x110
  4017fc:	br	x17

0000000000401800 <textdomain@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13660>
  401804:	ldr	x17, [x16, #280]
  401808:	add	x16, x16, #0x118
  40180c:	br	x17

0000000000401810 <getopt_long@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13660>
  401814:	ldr	x17, [x16, #288]
  401818:	add	x16, x16, #0x120
  40181c:	br	x17

0000000000401820 <execvp@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13660>
  401824:	ldr	x17, [x16, #296]
  401828:	add	x16, x16, #0x128
  40182c:	br	x17

0000000000401830 <strcmp@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13660>
  401834:	ldr	x17, [x16, #304]
  401838:	add	x16, x16, #0x130
  40183c:	br	x17

0000000000401840 <warn@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13660>
  401844:	ldr	x17, [x16, #312]
  401848:	add	x16, x16, #0x138
  40184c:	br	x17

0000000000401850 <__ctype_b_loc@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13660>
  401854:	ldr	x17, [x16, #320]
  401858:	add	x16, x16, #0x140
  40185c:	br	x17

0000000000401860 <strtol@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13660>
  401864:	ldr	x17, [x16, #328]
  401868:	add	x16, x16, #0x148
  40186c:	br	x17

0000000000401870 <free@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13660>
  401874:	ldr	x17, [x16, #336]
  401878:	add	x16, x16, #0x150
  40187c:	br	x17

0000000000401880 <timer_delete@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13660>
  401884:	ldr	x17, [x16, #344]
  401888:	add	x16, x16, #0x158
  40188c:	br	x17

0000000000401890 <vasprintf@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13660>
  401894:	ldr	x17, [x16, #352]
  401898:	add	x16, x16, #0x160
  40189c:	br	x17

00000000004018a0 <strndup@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4018a4:	ldr	x17, [x16, #360]
  4018a8:	add	x16, x16, #0x168
  4018ac:	br	x17

00000000004018b0 <strspn@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4018b4:	ldr	x17, [x16, #368]
  4018b8:	add	x16, x16, #0x170
  4018bc:	br	x17

00000000004018c0 <strchr@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4018c4:	ldr	x17, [x16, #376]
  4018c8:	add	x16, x16, #0x178
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4018d4:	ldr	x17, [x16, #384]
  4018d8:	add	x16, x16, #0x180
  4018dc:	br	x17

00000000004018e0 <warnx@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4018e4:	ldr	x17, [x16, #392]
  4018e8:	add	x16, x16, #0x188
  4018ec:	br	x17

00000000004018f0 <memchr@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4018f4:	ldr	x17, [x16, #400]
  4018f8:	add	x16, x16, #0x190
  4018fc:	br	x17

0000000000401900 <dcgettext@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x13660>
  401904:	ldr	x17, [x16, #408]
  401908:	add	x16, x16, #0x198
  40190c:	br	x17

0000000000401910 <errx@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x13660>
  401914:	ldr	x17, [x16, #416]
  401918:	add	x16, x16, #0x1a0
  40191c:	br	x17

0000000000401920 <strcspn@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x13660>
  401924:	ldr	x17, [x16, #424]
  401928:	add	x16, x16, #0x1a8
  40192c:	br	x17

0000000000401930 <printf@plt>:
  401930:	adrp	x16, 415000 <ferror@plt+0x13660>
  401934:	ldr	x17, [x16, #432]
  401938:	add	x16, x16, #0x1b0
  40193c:	br	x17

0000000000401940 <__errno_location@plt>:
  401940:	adrp	x16, 415000 <ferror@plt+0x13660>
  401944:	ldr	x17, [x16, #440]
  401948:	add	x16, x16, #0x1b8
  40194c:	br	x17

0000000000401950 <getenv@plt>:
  401950:	adrp	x16, 415000 <ferror@plt+0x13660>
  401954:	ldr	x17, [x16, #448]
  401958:	add	x16, x16, #0x1c0
  40195c:	br	x17

0000000000401960 <waitpid@plt>:
  401960:	adrp	x16, 415000 <ferror@plt+0x13660>
  401964:	ldr	x17, [x16, #456]
  401968:	add	x16, x16, #0x1c8
  40196c:	br	x17

0000000000401970 <fprintf@plt>:
  401970:	adrp	x16, 415000 <ferror@plt+0x13660>
  401974:	ldr	x17, [x16, #464]
  401978:	add	x16, x16, #0x1d0
  40197c:	br	x17

0000000000401980 <err@plt>:
  401980:	adrp	x16, 415000 <ferror@plt+0x13660>
  401984:	ldr	x17, [x16, #472]
  401988:	add	x16, x16, #0x1d8
  40198c:	br	x17

0000000000401990 <setlocale@plt>:
  401990:	adrp	x16, 415000 <ferror@plt+0x13660>
  401994:	ldr	x17, [x16, #480]
  401998:	add	x16, x16, #0x1e0
  40199c:	br	x17

00000000004019a0 <ferror@plt>:
  4019a0:	adrp	x16, 415000 <ferror@plt+0x13660>
  4019a4:	ldr	x17, [x16, #488]
  4019a8:	add	x16, x16, #0x1e8
  4019ac:	br	x17

Disassembly of section .text:

00000000004019b0 <.text>:
  4019b0:	mov	x29, #0x0                   	// #0
  4019b4:	mov	x30, #0x0                   	// #0
  4019b8:	mov	x5, x0
  4019bc:	ldr	x1, [sp]
  4019c0:	add	x2, sp, #0x8
  4019c4:	mov	x6, sp
  4019c8:	movz	x0, #0x0, lsl #48
  4019cc:	movk	x0, #0x0, lsl #32
  4019d0:	movk	x0, #0x40, lsl #16
  4019d4:	movk	x0, #0x1abc
  4019d8:	movz	x3, #0x0, lsl #48
  4019dc:	movk	x3, #0x0, lsl #32
  4019e0:	movk	x3, #0x40, lsl #16
  4019e4:	movk	x3, #0x4028
  4019e8:	movz	x4, #0x0, lsl #48
  4019ec:	movk	x4, #0x0, lsl #32
  4019f0:	movk	x4, #0x40, lsl #16
  4019f4:	movk	x4, #0x40a8
  4019f8:	bl	401740 <__libc_start_main@plt>
  4019fc:	bl	4017d0 <abort@plt>
  401a00:	adrp	x0, 414000 <ferror@plt+0x12660>
  401a04:	ldr	x0, [x0, #4064]
  401a08:	cbz	x0, 401a10 <ferror@plt+0x70>
  401a0c:	b	4017b0 <__gmon_start__@plt>
  401a10:	ret
  401a14:	nop
  401a18:	adrp	x0, 415000 <ferror@plt+0x13660>
  401a1c:	add	x0, x0, #0x248
  401a20:	adrp	x1, 415000 <ferror@plt+0x13660>
  401a24:	add	x1, x1, #0x248
  401a28:	cmp	x1, x0
  401a2c:	b.eq	401a44 <ferror@plt+0xa4>  // b.none
  401a30:	adrp	x1, 404000 <ferror@plt+0x2660>
  401a34:	ldr	x1, [x1, #216]
  401a38:	cbz	x1, 401a44 <ferror@plt+0xa4>
  401a3c:	mov	x16, x1
  401a40:	br	x16
  401a44:	ret
  401a48:	adrp	x0, 415000 <ferror@plt+0x13660>
  401a4c:	add	x0, x0, #0x248
  401a50:	adrp	x1, 415000 <ferror@plt+0x13660>
  401a54:	add	x1, x1, #0x248
  401a58:	sub	x1, x1, x0
  401a5c:	lsr	x2, x1, #63
  401a60:	add	x1, x2, x1, asr #3
  401a64:	cmp	xzr, x1, asr #1
  401a68:	asr	x1, x1, #1
  401a6c:	b.eq	401a84 <ferror@plt+0xe4>  // b.none
  401a70:	adrp	x2, 404000 <ferror@plt+0x2660>
  401a74:	ldr	x2, [x2, #224]
  401a78:	cbz	x2, 401a84 <ferror@plt+0xe4>
  401a7c:	mov	x16, x2
  401a80:	br	x16
  401a84:	ret
  401a88:	stp	x29, x30, [sp, #-32]!
  401a8c:	mov	x29, sp
  401a90:	str	x19, [sp, #16]
  401a94:	adrp	x19, 415000 <ferror@plt+0x13660>
  401a98:	ldrb	w0, [x19, #632]
  401a9c:	cbnz	w0, 401aac <ferror@plt+0x10c>
  401aa0:	bl	401a18 <ferror@plt+0x78>
  401aa4:	mov	w0, #0x1                   	// #1
  401aa8:	strb	w0, [x19, #632]
  401aac:	ldr	x19, [sp, #16]
  401ab0:	ldp	x29, x30, [sp], #32
  401ab4:	ret
  401ab8:	b	401a48 <ferror@plt+0xa8>
  401abc:	sub	sp, sp, #0xf0
  401ac0:	stp	x20, x19, [sp, #224]
  401ac4:	mov	x20, x1
  401ac8:	adrp	x1, 404000 <ferror@plt+0x2660>
  401acc:	stp	x29, x30, [sp, #144]
  401ad0:	stp	x22, x21, [sp, #208]
  401ad4:	add	x29, sp, #0x90
  401ad8:	mov	w22, w0
  401adc:	add	x1, x1, #0x682
  401ae0:	mov	w0, #0x6                   	// #6
  401ae4:	stp	x28, x27, [sp, #160]
  401ae8:	stp	x26, x25, [sp, #176]
  401aec:	stp	x24, x23, [sp, #192]
  401af0:	stur	wzr, [x29, #-52]
  401af4:	bl	401990 <setlocale@plt>
  401af8:	adrp	x19, 404000 <ferror@plt+0x2660>
  401afc:	add	x19, x19, #0x335
  401b00:	adrp	x1, 404000 <ferror@plt+0x2660>
  401b04:	add	x1, x1, #0x340
  401b08:	mov	x0, x19
  401b0c:	bl	401730 <bindtextdomain@plt>
  401b10:	mov	x0, x19
  401b14:	bl	401800 <textdomain@plt>
  401b18:	adrp	x0, 402000 <ferror@plt+0x660>
  401b1c:	add	x0, x0, #0x53c
  401b20:	bl	4040b0 <ferror@plt+0x2710>
  401b24:	mov	w0, #0x40                  	// #64
  401b28:	bl	402860 <ferror@plt+0xec0>
  401b2c:	cmp	w22, #0x1
  401b30:	b.le	4020d0 <ferror@plt+0x730>
  401b34:	sub	x9, x29, #0x30
  401b38:	adrp	x21, 404000 <ferror@plt+0x2660>
  401b3c:	adrp	x23, 404000 <ferror@plt+0x2660>
  401b40:	adrp	x24, 404000 <ferror@plt+0x2660>
  401b44:	mov	w28, wzr
  401b48:	mov	w27, wzr
  401b4c:	movi	v0.2d, #0x0
  401b50:	adrp	x10, 415000 <ferror@plt+0x13660>
  401b54:	mov	w8, #0x2                   	// #2
  401b58:	mov	w19, #0x1                   	// #1
  401b5c:	add	x21, x21, #0x38e
  401b60:	add	x23, x23, #0x118
  401b64:	add	x24, x24, #0xe8
  401b68:	add	x25, x9, #0x10
  401b6c:	str	wzr, [sp, #4]
  401b70:	str	xzr, [sp, #8]
  401b74:	stp	q0, q0, [x29, #-48]
  401b78:	str	wzr, [x10, #616]
  401b7c:	sub	x4, x29, #0x38
  401b80:	mov	w0, w22
  401b84:	mov	x1, x20
  401b88:	mov	x2, x21
  401b8c:	mov	x3, x23
  401b90:	mov	w26, w8
  401b94:	bl	401810 <getopt_long@plt>
  401b98:	cmp	w0, #0x55
  401b9c:	b.le	401bc8 <ferror@plt+0x228>
  401ba0:	sub	w8, w0, #0x65
  401ba4:	cmp	w8, #0x13
  401ba8:	b.hi	401c0c <ferror@plt+0x26c>  // b.pmore
  401bac:	adr	x9, 401b7c <ferror@plt+0x1dc>
  401bb0:	ldrh	w10, [x24, x8, lsl #1]
  401bb4:	add	x9, x9, x10, lsl #2
  401bb8:	mov	w8, #0x1                   	// #1
  401bbc:	br	x9
  401bc0:	mov	w8, #0x2                   	// #2
  401bc4:	b	401b7c <ferror@plt+0x1dc>
  401bc8:	cmn	w0, #0x1
  401bcc:	b.eq	401c98 <ferror@plt+0x2f8>  // b.none
  401bd0:	cmp	w0, #0x45
  401bd4:	b.ne	401c24 <ferror@plt+0x284>  // b.any
  401bd8:	adrp	x8, 415000 <ferror@plt+0x13660>
  401bdc:	ldr	x19, [x8, #592]
  401be0:	adrp	x1, 404000 <ferror@plt+0x2660>
  401be4:	mov	w2, #0x5                   	// #5
  401be8:	mov	x0, xzr
  401bec:	add	x1, x1, #0x3b4
  401bf0:	bl	401900 <dcgettext@plt>
  401bf4:	mov	x1, x0
  401bf8:	mov	x0, x19
  401bfc:	bl	402ec8 <ferror@plt+0x1528>
  401c00:	mov	w19, w0
  401c04:	mov	w8, w26
  401c08:	b	401b7c <ferror@plt+0x1dc>
  401c0c:	cmp	w0, #0x80
  401c10:	b.ne	402098 <ferror@plt+0x6f8>  // b.any
  401c14:	mov	w8, #0x1                   	// #1
  401c18:	str	w8, [sp, #12]
  401c1c:	mov	w8, w26
  401c20:	b	401b7c <ferror@plt+0x1dc>
  401c24:	cmp	w0, #0x46
  401c28:	b.ne	4020e8 <ferror@plt+0x748>  // b.any
  401c2c:	mov	w8, #0x1                   	// #1
  401c30:	str	w8, [sp, #8]
  401c34:	mov	w8, w26
  401c38:	b	401b7c <ferror@plt+0x1dc>
  401c3c:	adrp	x8, 415000 <ferror@plt+0x13660>
  401c40:	ldr	x27, [x8, #592]
  401c44:	adrp	x1, 404000 <ferror@plt+0x2660>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	mov	x0, xzr
  401c50:	add	x1, x1, #0x39e
  401c54:	bl	401900 <dcgettext@plt>
  401c58:	mov	x2, x0
  401c5c:	mov	x0, x27
  401c60:	mov	x1, x25
  401c64:	bl	4033e8 <ferror@plt+0x1a48>
  401c68:	mov	w27, #0x1                   	// #1
  401c6c:	mov	w8, w26
  401c70:	b	401b7c <ferror@plt+0x1dc>
  401c74:	mov	w8, #0x8                   	// #8
  401c78:	b	401b7c <ferror@plt+0x1dc>
  401c7c:	mov	w28, #0x1                   	// #1
  401c80:	mov	w8, w26
  401c84:	b	401b7c <ferror@plt+0x1dc>
  401c88:	mov	w8, #0x4                   	// #4
  401c8c:	str	w8, [sp, #4]
  401c90:	mov	w8, w26
  401c94:	b	401b7c <ferror@plt+0x1dc>
  401c98:	str	w19, [sp]
  401c9c:	cbz	w28, 401ca8 <ferror@plt+0x308>
  401ca0:	ldr	w8, [sp, #8]
  401ca4:	cbnz	w8, 402120 <ferror@plt+0x780>
  401ca8:	adrp	x19, 415000 <ferror@plt+0x13660>
  401cac:	ldrsw	x25, [x19, #600]
  401cb0:	add	x8, x25, #0x1
  401cb4:	cmp	w8, w22
  401cb8:	b.ge	401d80 <ferror@plt+0x3e0>  // b.tcont
  401cbc:	add	x21, x20, x8, lsl #3
  401cc0:	ldr	x24, [x21]
  401cc4:	adrp	x23, 404000 <ferror@plt+0x2660>
  401cc8:	add	x23, x23, #0x417
  401ccc:	mov	x1, x23
  401cd0:	mov	x0, x24
  401cd4:	bl	401830 <strcmp@plt>
  401cd8:	cbz	w0, 401cf0 <ferror@plt+0x350>
  401cdc:	adrp	x1, 404000 <ferror@plt+0x2660>
  401ce0:	add	x1, x1, #0x41a
  401ce4:	mov	x0, x24
  401ce8:	bl	401830 <strcmp@plt>
  401cec:	cbnz	w0, 401d38 <ferror@plt+0x398>
  401cf0:	add	w8, w25, #0x3
  401cf4:	cmp	w8, w22
  401cf8:	b.ne	402190 <ferror@plt+0x7f0>  // b.any
  401cfc:	adrp	x0, 404000 <ferror@plt+0x2660>
  401d00:	add	x0, x0, #0x44d
  401d04:	bl	401950 <getenv@plt>
  401d08:	str	x0, [sp, #16]
  401d0c:	cbz	x0, 401d18 <ferror@plt+0x378>
  401d10:	ldrb	w8, [x0]
  401d14:	cbnz	w8, 401d24 <ferror@plt+0x384>
  401d18:	adrp	x8, 404000 <ferror@plt+0x2660>
  401d1c:	add	x8, x8, #0x453
  401d20:	str	x8, [sp, #16]
  401d24:	add	w8, w25, #0x2
  401d28:	ldr	x8, [x20, w8, sxtw #3]
  401d2c:	add	x21, sp, #0x10
  401d30:	str	xzr, [sp, #40]
  401d34:	stp	x23, x8, [sp, #24]
  401d38:	ldr	x22, [x20, x25, lsl #3]
  401d3c:	sub	x1, x29, #0x34
  401d40:	mov	x0, x22
  401d44:	bl	4023f0 <ferror@plt+0xa50>
  401d48:	mov	w20, w0
  401d4c:	cbz	w27, 401dbc <ferror@plt+0x41c>
  401d50:	ldur	x8, [x29, #-32]
  401d54:	cbnz	x8, 401d60 <ferror@plt+0x3c0>
  401d58:	ldur	x8, [x29, #-24]
  401d5c:	cbz	x8, 402018 <ferror@plt+0x678>
  401d60:	adrp	x2, 402000 <ferror@plt+0x660>
  401d64:	add	x2, x2, #0x4cc
  401d68:	sub	x0, x29, #0x8
  401d6c:	sub	x1, x29, #0x30
  401d70:	bl	40276c <ferror@plt+0xdcc>
  401d74:	cbnz	w0, 402150 <ferror@plt+0x7b0>
  401d78:	mov	w25, #0x1                   	// #1
  401d7c:	b	401dc0 <ferror@plt+0x420>
  401d80:	cmp	w25, w22
  401d84:	b.ge	402170 <ferror@plt+0x7d0>  // b.tcont
  401d88:	ldr	x20, [x20, x25, lsl #3]
  401d8c:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d90:	add	x1, x1, #0x45b
  401d94:	mov	w2, #0x5                   	// #5
  401d98:	mov	x0, xzr
  401d9c:	bl	401900 <dcgettext@plt>
  401da0:	mov	x1, x0
  401da4:	mov	x0, x20
  401da8:	bl	402ec8 <ferror@plt+0x1528>
  401dac:	mov	w20, w0
  401db0:	mov	x21, xzr
  401db4:	mov	x22, xzr
  401db8:	cbnz	w27, 401d50 <ferror@plt+0x3b0>
  401dbc:	mov	w25, wzr
  401dc0:	ldr	w19, [sp, #4]
  401dc4:	ldr	w8, [sp, #12]
  401dc8:	str	w28, [sp, #4]
  401dcc:	cbz	w8, 401dd8 <ferror@plt+0x438>
  401dd0:	add	x0, sp, #0x40
  401dd4:	bl	40270c <ferror@plt+0xd6c>
  401dd8:	adrp	x27, 404000 <ferror@plt+0x2660>
  401ddc:	orr	w23, w19, w26
  401de0:	add	x27, x27, #0x110
  401de4:	adrp	x19, 415000 <ferror@plt+0x13660>
  401de8:	mov	w28, #0x2                   	// #2
  401dec:	mov	w0, w20
  401df0:	mov	w1, w23
  401df4:	bl	401760 <flock@plt>
  401df8:	cbz	w0, 401e90 <ferror@plt+0x4f0>
  401dfc:	bl	401940 <__errno_location@plt>
  401e00:	ldr	w8, [x0]
  401e04:	mov	x24, x0
  401e08:	sub	w8, w8, #0x4
  401e0c:	cmp	w8, #0x7
  401e10:	b.hi	402024 <ferror@plt+0x684>  // b.pmore
  401e14:	adr	x9, 401e24 <ferror@plt+0x484>
  401e18:	ldrb	w10, [x27, x8]
  401e1c:	add	x9, x9, x10, lsl #2
  401e20:	br	x9
  401e24:	cbz	x22, 402024 <ferror@plt+0x684>
  401e28:	cmp	w26, #0x1
  401e2c:	b.eq	402024 <ferror@plt+0x684>  // b.none
  401e30:	ldur	w8, [x29, #-52]
  401e34:	tbnz	w8, #1, 402024 <ferror@plt+0x684>
  401e38:	mov	w1, #0x6                   	// #6
  401e3c:	mov	x0, x22
  401e40:	bl	4017f0 <access@plt>
  401e44:	cbnz	w0, 40203c <ferror@plt+0x69c>
  401e48:	mov	w0, w20
  401e4c:	bl	401790 <close@plt>
  401e50:	sub	x1, x29, #0x34
  401e54:	mov	x0, x22
  401e58:	stur	w28, [x29, #-52]
  401e5c:	bl	4023f0 <ferror@plt+0xa50>
  401e60:	ldurb	w8, [x29, #-52]
  401e64:	mov	w20, w0
  401e68:	tbnz	w8, #1, 401dec <ferror@plt+0x44c>
  401e6c:	b	40203c <ferror@plt+0x69c>
  401e70:	ldrb	w8, [x19, #636]
  401e74:	cmp	w8, #0x1
  401e78:	b.ne	401dec <ferror@plt+0x44c>  // b.any
  401e7c:	ldr	w8, [sp, #12]
  401e80:	cbz	w8, 40208c <ferror@plt+0x6ec>
  401e84:	adrp	x1, 404000 <ferror@plt+0x2660>
  401e88:	add	x1, x1, #0x4c2
  401e8c:	b	40207c <ferror@plt+0x6dc>
  401e90:	cbz	w25, 401e9c <ferror@plt+0x4fc>
  401e94:	sub	x0, x29, #0x8
  401e98:	bl	402858 <ferror@plt+0xeb8>
  401e9c:	ldr	w8, [sp, #12]
  401ea0:	cbz	w8, 401efc <ferror@plt+0x55c>
  401ea4:	add	x0, sp, #0x30
  401ea8:	bl	40270c <ferror@plt+0xd6c>
  401eac:	ldp	x8, x9, [sp, #48]
  401eb0:	ldp	x10, x11, [sp, #64]
  401eb4:	mov	w12, #0x4240                	// #16960
  401eb8:	movk	w12, #0xf, lsl #16
  401ebc:	adrp	x1, 404000 <ferror@plt+0x2660>
  401ec0:	sub	x9, x9, x11
  401ec4:	sub	x8, x8, x10
  401ec8:	add	x10, x9, x12
  401ecc:	cmp	x9, #0x0
  401ed0:	add	x1, x1, #0x4e7
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	mov	x0, xzr
  401edc:	csel	x19, x10, x9, lt  // lt = tstop
  401ee0:	add	x22, x8, x9, asr #63
  401ee4:	bl	401900 <dcgettext@plt>
  401ee8:	adrp	x8, 415000 <ferror@plt+0x13660>
  401eec:	ldr	x1, [x8, #624]
  401ef0:	mov	x2, x22
  401ef4:	mov	x3, x19
  401ef8:	bl	401930 <printf@plt>
  401efc:	stur	wzr, [x29, #-60]
  401f00:	cbz	x21, 401fe0 <ferror@plt+0x640>
  401f04:	mov	w0, #0x11                  	// #17
  401f08:	mov	x1, xzr
  401f0c:	bl	4016d0 <signal@plt>
  401f10:	ldr	w8, [sp, #12]
  401f14:	cbz	w8, 401f3c <ferror@plt+0x59c>
  401f18:	adrp	x1, 404000 <ferror@plt+0x2660>
  401f1c:	add	x1, x1, #0x510
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	mov	x0, xzr
  401f28:	bl	401900 <dcgettext@plt>
  401f2c:	adrp	x8, 415000 <ferror@plt+0x13660>
  401f30:	ldr	x1, [x8, #624]
  401f34:	ldr	x2, [x21]
  401f38:	bl	401930 <printf@plt>
  401f3c:	ldr	w8, [sp, #8]
  401f40:	cbnz	w8, 402148 <ferror@plt+0x7a8>
  401f44:	bl	401690 <fork@plt>
  401f48:	tbnz	w0, #31, 40212c <ferror@plt+0x78c>
  401f4c:	mov	w19, w0
  401f50:	cbz	w0, 402138 <ferror@plt+0x798>
  401f54:	sub	x1, x29, #0x3c
  401f58:	mov	w0, w19
  401f5c:	mov	w2, wzr
  401f60:	bl	401960 <waitpid@plt>
  401f64:	cmn	w0, #0x1
  401f68:	b.eq	401f78 <ferror@plt+0x5d8>  // b.none
  401f6c:	cmp	w0, w19
  401f70:	b.ne	401f54 <ferror@plt+0x5b4>  // b.any
  401f74:	b	401fb8 <ferror@plt+0x618>
  401f78:	bl	401940 <__errno_location@plt>
  401f7c:	cmn	w19, #0x1
  401f80:	b.eq	401f90 <ferror@plt+0x5f0>  // b.none
  401f84:	ldr	w8, [x0]
  401f88:	cmp	w8, #0x4
  401f8c:	b.eq	401f54 <ferror@plt+0x5b4>  // b.none
  401f90:	adrp	x1, 404000 <ferror@plt+0x2660>
  401f94:	mov	w8, #0x1                   	// #1
  401f98:	add	x1, x1, #0x52e
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	mov	x0, xzr
  401fa4:	stur	w8, [x29, #-60]
  401fa8:	bl	401900 <dcgettext@plt>
  401fac:	bl	401840 <warn@plt>
  401fb0:	ldur	w0, [x29, #-60]
  401fb4:	b	401ff8 <ferror@plt+0x658>
  401fb8:	ldur	w9, [x29, #-60]
  401fbc:	ands	w8, w9, #0x7f
  401fc0:	b.eq	401fe8 <ferror@plt+0x648>  // b.none
  401fc4:	mov	w9, #0x1000000             	// #16777216
  401fc8:	add	w9, w9, w8, lsl #24
  401fcc:	mov	w10, #0x2000000             	// #33554432
  401fd0:	cmp	w9, w10
  401fd4:	b.lt	401ff0 <ferror@plt+0x650>  // b.tstop
  401fd8:	orr	w0, w8, #0x80
  401fdc:	b	401ff4 <ferror@plt+0x654>
  401fe0:	mov	w0, wzr
  401fe4:	b	401ff8 <ferror@plt+0x658>
  401fe8:	ubfx	w0, w9, #8, #8
  401fec:	b	401ff4 <ferror@plt+0x654>
  401ff0:	mov	w0, #0x47                  	// #71
  401ff4:	stur	w0, [x29, #-60]
  401ff8:	ldp	x20, x19, [sp, #224]
  401ffc:	ldp	x22, x21, [sp, #208]
  402000:	ldp	x24, x23, [sp, #192]
  402004:	ldp	x26, x25, [sp, #176]
  402008:	ldp	x28, x27, [sp, #160]
  40200c:	ldp	x29, x30, [sp, #144]
  402010:	add	sp, sp, #0xf0
  402014:	ret
  402018:	mov	w25, wzr
  40201c:	mov	w19, #0x4                   	// #4
  402020:	b	401dc4 <ferror@plt+0x424>
  402024:	cbnz	x22, 40203c <ferror@plt+0x69c>
  402028:	adrp	x0, 404000 <ferror@plt+0x2660>
  40202c:	add	x0, x0, #0x4e4
  402030:	mov	w1, w20
  402034:	bl	401840 <warn@plt>
  402038:	b	40204c <ferror@plt+0x6ac>
  40203c:	adrp	x0, 404000 <ferror@plt+0x2660>
  402040:	add	x0, x0, #0x8e5
  402044:	mov	x1, x22
  402048:	bl	401840 <warn@plt>
  40204c:	ldr	w8, [x24]
  402050:	mov	w9, #0x25                  	// #37
  402054:	mov	w10, #0x41                  	// #65
  402058:	cmp	w8, #0xc
  40205c:	ccmp	w8, w9, #0x4, ne  // ne = any
  402060:	mov	w8, #0x47                  	// #71
  402064:	csel	w0, w8, w10, eq  // eq = none
  402068:	bl	401620 <exit@plt>
  40206c:	ldr	w8, [sp, #12]
  402070:	cbz	w8, 40208c <ferror@plt+0x6ec>
  402074:	adrp	x1, 404000 <ferror@plt+0x2660>
  402078:	add	x1, x1, #0x4af
  40207c:	mov	w2, #0x5                   	// #5
  402080:	mov	x0, xzr
  402084:	bl	401900 <dcgettext@plt>
  402088:	bl	4018e0 <warnx@plt>
  40208c:	ldr	w0, [sp]
  402090:	bl	401620 <exit@plt>
  402094:	bl	4021bc <ferror@plt+0x81c>
  402098:	cmp	w0, #0x56
  40209c:	b.ne	4020e8 <ferror@plt+0x748>  // b.any
  4020a0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4020a4:	add	x1, x1, #0x3c6
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	mov	x0, xzr
  4020b0:	bl	401900 <dcgettext@plt>
  4020b4:	adrp	x8, 415000 <ferror@plt+0x13660>
  4020b8:	ldr	x1, [x8, #624]
  4020bc:	adrp	x2, 404000 <ferror@plt+0x2660>
  4020c0:	add	x2, x2, #0x3d2
  4020c4:	bl	401930 <printf@plt>
  4020c8:	mov	w0, wzr
  4020cc:	bl	401620 <exit@plt>
  4020d0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4020d4:	add	x1, x1, #0x352
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	mov	x0, xzr
  4020e0:	bl	401900 <dcgettext@plt>
  4020e4:	bl	4018e0 <warnx@plt>
  4020e8:	adrp	x8, 415000 <ferror@plt+0x13660>
  4020ec:	ldr	x19, [x8, #584]
  4020f0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4020f4:	add	x1, x1, #0x367
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	mov	x0, xzr
  402100:	bl	401900 <dcgettext@plt>
  402104:	adrp	x8, 415000 <ferror@plt+0x13660>
  402108:	ldr	x2, [x8, #624]
  40210c:	mov	x1, x0
  402110:	mov	x0, x19
  402114:	bl	401970 <fprintf@plt>
  402118:	mov	w0, #0x40                  	// #64
  40211c:	bl	401620 <exit@plt>
  402120:	adrp	x1, 404000 <ferror@plt+0x2660>
  402124:	add	x1, x1, #0x3e4
  402128:	b	402178 <ferror@plt+0x7d8>
  40212c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402130:	add	x1, x1, #0x522
  402134:	b	402158 <ferror@plt+0x7b8>
  402138:	ldr	w8, [sp, #4]
  40213c:	cbz	w8, 402148 <ferror@plt+0x7a8>
  402140:	mov	w0, w20
  402144:	bl	401790 <close@plt>
  402148:	mov	x0, x21
  40214c:	bl	4024e8 <ferror@plt+0xb48>
  402150:	adrp	x1, 404000 <ferror@plt+0x2660>
  402154:	add	x1, x1, #0x49b
  402158:	mov	w2, #0x5                   	// #5
  40215c:	mov	x0, xzr
  402160:	bl	401900 <dcgettext@plt>
  402164:	mov	x1, x0
  402168:	mov	w0, #0x47                  	// #71
  40216c:	bl	401980 <err@plt>
  402170:	adrp	x1, 404000 <ferror@plt+0x2660>
  402174:	add	x1, x1, #0x46f
  402178:	mov	w2, #0x5                   	// #5
  40217c:	mov	x0, xzr
  402180:	bl	401900 <dcgettext@plt>
  402184:	mov	x1, x0
  402188:	mov	w0, #0x40                  	// #64
  40218c:	bl	401910 <errx@plt>
  402190:	adrp	x1, 404000 <ferror@plt+0x2660>
  402194:	add	x1, x1, #0x424
  402198:	mov	w2, #0x5                   	// #5
  40219c:	mov	x0, xzr
  4021a0:	bl	401900 <dcgettext@plt>
  4021a4:	ldrsw	x8, [x19, #600]
  4021a8:	mov	x1, x0
  4021ac:	mov	w0, #0x40                  	// #64
  4021b0:	add	x8, x20, x8, lsl #3
  4021b4:	ldr	x2, [x8, #8]
  4021b8:	bl	401910 <errx@plt>
  4021bc:	stp	x29, x30, [sp, #-32]!
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4021c4:	add	x1, x1, #0x549
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	stp	x20, x19, [sp, #16]
  4021d4:	mov	x29, sp
  4021d8:	bl	401900 <dcgettext@plt>
  4021dc:	adrp	x20, 415000 <ferror@plt+0x13660>
  4021e0:	ldr	x1, [x20, #608]
  4021e4:	bl	401610 <fputs@plt>
  4021e8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4021ec:	add	x1, x1, #0x552
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	mov	x0, xzr
  4021f8:	bl	401900 <dcgettext@plt>
  4021fc:	adrp	x8, 415000 <ferror@plt+0x13660>
  402200:	ldr	x1, [x8, #624]
  402204:	bl	401930 <printf@plt>
  402208:	ldr	x1, [x20, #608]
  40220c:	adrp	x19, 404000 <ferror@plt+0x2660>
  402210:	add	x19, x19, #0x681
  402214:	mov	x0, x19
  402218:	bl	401610 <fputs@plt>
  40221c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402220:	add	x1, x1, #0x5e9
  402224:	mov	w2, #0x5                   	// #5
  402228:	mov	x0, xzr
  40222c:	bl	401900 <dcgettext@plt>
  402230:	ldr	x1, [x20, #608]
  402234:	bl	401610 <fputs@plt>
  402238:	adrp	x1, 404000 <ferror@plt+0x2660>
  40223c:	add	x1, x1, #0x610
  402240:	mov	w2, #0x5                   	// #5
  402244:	mov	x0, xzr
  402248:	bl	401900 <dcgettext@plt>
  40224c:	ldr	x1, [x20, #608]
  402250:	bl	401610 <fputs@plt>
  402254:	adrp	x1, 404000 <ferror@plt+0x2660>
  402258:	add	x1, x1, #0x61b
  40225c:	mov	w2, #0x5                   	// #5
  402260:	mov	x0, xzr
  402264:	bl	401900 <dcgettext@plt>
  402268:	ldr	x1, [x20, #608]
  40226c:	bl	401610 <fputs@plt>
  402270:	adrp	x1, 404000 <ferror@plt+0x2660>
  402274:	add	x1, x1, #0x648
  402278:	mov	w2, #0x5                   	// #5
  40227c:	mov	x0, xzr
  402280:	bl	401900 <dcgettext@plt>
  402284:	ldr	x1, [x20, #608]
  402288:	bl	401610 <fputs@plt>
  40228c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402290:	add	x1, x1, #0x683
  402294:	mov	w2, #0x5                   	// #5
  402298:	mov	x0, xzr
  40229c:	bl	401900 <dcgettext@plt>
  4022a0:	ldr	x1, [x20, #608]
  4022a4:	bl	401610 <fputs@plt>
  4022a8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4022ac:	add	x1, x1, #0x6ac
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	mov	x0, xzr
  4022b8:	bl	401900 <dcgettext@plt>
  4022bc:	ldr	x1, [x20, #608]
  4022c0:	bl	401610 <fputs@plt>
  4022c4:	adrp	x1, 404000 <ferror@plt+0x2660>
  4022c8:	add	x1, x1, #0x6dd
  4022cc:	mov	w2, #0x5                   	// #5
  4022d0:	mov	x0, xzr
  4022d4:	bl	401900 <dcgettext@plt>
  4022d8:	ldr	x1, [x20, #608]
  4022dc:	bl	401610 <fputs@plt>
  4022e0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4022e4:	add	x1, x1, #0x71a
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	mov	x0, xzr
  4022f0:	bl	401900 <dcgettext@plt>
  4022f4:	ldr	x1, [x20, #608]
  4022f8:	bl	401610 <fputs@plt>
  4022fc:	adrp	x1, 404000 <ferror@plt+0x2660>
  402300:	add	x1, x1, #0x763
  402304:	mov	w2, #0x5                   	// #5
  402308:	mov	x0, xzr
  40230c:	bl	401900 <dcgettext@plt>
  402310:	ldr	x1, [x20, #608]
  402314:	bl	401610 <fputs@plt>
  402318:	adrp	x1, 404000 <ferror@plt+0x2660>
  40231c:	add	x1, x1, #0x7ab
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	401900 <dcgettext@plt>
  40232c:	ldr	x1, [x20, #608]
  402330:	bl	401610 <fputs@plt>
  402334:	adrp	x1, 404000 <ferror@plt+0x2660>
  402338:	add	x1, x1, #0x7f4
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401900 <dcgettext@plt>
  402348:	ldr	x1, [x20, #608]
  40234c:	bl	401610 <fputs@plt>
  402350:	adrp	x1, 404000 <ferror@plt+0x2660>
  402354:	add	x1, x1, #0x82f
  402358:	mov	w2, #0x5                   	// #5
  40235c:	mov	x0, xzr
  402360:	bl	401900 <dcgettext@plt>
  402364:	ldr	x1, [x20, #608]
  402368:	bl	401610 <fputs@plt>
  40236c:	ldr	x1, [x20, #608]
  402370:	mov	x0, x19
  402374:	bl	401610 <fputs@plt>
  402378:	adrp	x1, 404000 <ferror@plt+0x2660>
  40237c:	add	x1, x1, #0x87a
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	401900 <dcgettext@plt>
  40238c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402390:	mov	x19, x0
  402394:	add	x1, x1, #0x89b
  402398:	mov	w2, #0x5                   	// #5
  40239c:	mov	x0, xzr
  4023a0:	bl	401900 <dcgettext@plt>
  4023a4:	mov	x4, x0
  4023a8:	adrp	x0, 404000 <ferror@plt+0x2660>
  4023ac:	adrp	x1, 404000 <ferror@plt+0x2660>
  4023b0:	adrp	x3, 404000 <ferror@plt+0x2660>
  4023b4:	add	x0, x0, #0x85d
  4023b8:	add	x1, x1, #0x86e
  4023bc:	add	x3, x3, #0x88c
  4023c0:	mov	x2, x19
  4023c4:	bl	401930 <printf@plt>
  4023c8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4023cc:	add	x1, x1, #0x8ab
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	mov	x0, xzr
  4023d8:	bl	401900 <dcgettext@plt>
  4023dc:	adrp	x1, 404000 <ferror@plt+0x2660>
  4023e0:	add	x1, x1, #0x8c6
  4023e4:	bl	401930 <printf@plt>
  4023e8:	mov	w0, wzr
  4023ec:	bl	401620 <exit@plt>
  4023f0:	stp	x29, x30, [sp, #-48]!
  4023f4:	stp	x22, x21, [sp, #16]
  4023f8:	stp	x20, x19, [sp, #32]
  4023fc:	ldr	w8, [x1]
  402400:	mov	w9, #0x140                 	// #320
  402404:	mov	x29, sp
  402408:	mov	x19, x1
  40240c:	mov	x20, x0
  402410:	orr	w22, w8, w9
  402414:	bl	401940 <__errno_location@plt>
  402418:	mov	x21, x0
  40241c:	str	wzr, [x0]
  402420:	mov	w2, #0x1b6                 	// #438
  402424:	mov	x0, x20
  402428:	mov	w1, w22
  40242c:	bl	401700 <open@plt>
  402430:	tbz	w0, #31, 402454 <ferror@plt+0xab4>
  402434:	ldr	w8, [x21]
  402438:	cmp	w8, #0x15
  40243c:	b.ne	402468 <ferror@plt+0xac8>  // b.any
  402440:	mov	w1, #0x100                 	// #256
  402444:	mov	x0, x20
  402448:	mov	w22, #0x100                 	// #256
  40244c:	bl	401700 <open@plt>
  402450:	tbnz	w0, #31, 402468 <ferror@plt+0xac8>
  402454:	str	w22, [x19]
  402458:	ldp	x20, x19, [sp, #32]
  40245c:	ldp	x22, x21, [sp, #16]
  402460:	ldp	x29, x30, [sp], #48
  402464:	ret
  402468:	adrp	x1, 404000 <ferror@plt+0x2660>
  40246c:	add	x1, x1, #0x8cf
  402470:	mov	w2, #0x5                   	// #5
  402474:	mov	x0, xzr
  402478:	bl	401900 <dcgettext@plt>
  40247c:	mov	x1, x20
  402480:	bl	401840 <warn@plt>
  402484:	ldr	w8, [x21]
  402488:	cmp	w8, #0x1e
  40248c:	b.hi	4024c4 <ferror@plt+0xb24>  // b.pmore
  402490:	mov	w9, #0x1                   	// #1
  402494:	lsl	w8, w9, w8
  402498:	mov	w9, #0x1000                	// #4096
  40249c:	movk	w9, #0x180, lsl #16
  4024a0:	tst	w8, w9
  4024a4:	b.eq	4024b0 <ferror@plt+0xb10>  // b.none
  4024a8:	mov	w0, #0x47                  	// #71
  4024ac:	bl	401620 <exit@plt>
  4024b0:	mov	w9, #0x50000000            	// #1342177280
  4024b4:	tst	w8, w9
  4024b8:	b.eq	4024c4 <ferror@plt+0xb24>  // b.none
  4024bc:	mov	w0, #0x49                  	// #73
  4024c0:	bl	401620 <exit@plt>
  4024c4:	mov	w0, #0x42                  	// #66
  4024c8:	bl	401620 <exit@plt>
  4024cc:	ldr	w8, [x1, #8]
  4024d0:	cmn	w8, #0x2
  4024d4:	b.ne	4024e4 <ferror@plt+0xb44>  // b.any
  4024d8:	adrp	x8, 415000 <ferror@plt+0x13660>
  4024dc:	mov	w9, #0x1                   	// #1
  4024e0:	strb	w9, [x8, #636]
  4024e4:	ret
  4024e8:	stp	x29, x30, [sp, #-32]!
  4024ec:	str	x19, [sp, #16]
  4024f0:	mov	x19, x0
  4024f4:	ldr	x0, [x0]
  4024f8:	mov	x1, x19
  4024fc:	mov	x29, sp
  402500:	bl	401820 <execvp@plt>
  402504:	adrp	x1, 404000 <ferror@plt+0x2660>
  402508:	add	x1, x1, #0x8e8
  40250c:	mov	w2, #0x5                   	// #5
  402510:	mov	x0, xzr
  402514:	bl	401900 <dcgettext@plt>
  402518:	ldr	x1, [x19]
  40251c:	bl	401840 <warn@plt>
  402520:	bl	401940 <__errno_location@plt>
  402524:	ldr	w8, [x0]
  402528:	mov	w9, #0x45                  	// #69
  40252c:	cmp	w8, #0xc
  402530:	mov	w8, #0x47                  	// #71
  402534:	csel	w0, w8, w9, eq  // eq = none
  402538:	bl	4015e0 <_exit@plt>
  40253c:	stp	x29, x30, [sp, #-32]!
  402540:	adrp	x8, 415000 <ferror@plt+0x13660>
  402544:	stp	x20, x19, [sp, #16]
  402548:	ldr	x20, [x8, #608]
  40254c:	mov	x29, sp
  402550:	bl	401940 <__errno_location@plt>
  402554:	mov	x19, x0
  402558:	str	wzr, [x0]
  40255c:	mov	x0, x20
  402560:	bl	4019a0 <ferror@plt>
  402564:	cbnz	w0, 402604 <ferror@plt+0xc64>
  402568:	mov	x0, x20
  40256c:	bl	4018d0 <fflush@plt>
  402570:	cbz	w0, 4025c4 <ferror@plt+0xc24>
  402574:	ldr	w20, [x19]
  402578:	cmp	w20, #0x9
  40257c:	b.eq	402588 <ferror@plt+0xbe8>  // b.none
  402580:	cmp	w20, #0x20
  402584:	b.ne	40261c <ferror@plt+0xc7c>  // b.any
  402588:	adrp	x8, 415000 <ferror@plt+0x13660>
  40258c:	ldr	x20, [x8, #584]
  402590:	str	wzr, [x19]
  402594:	mov	x0, x20
  402598:	bl	4019a0 <ferror@plt>
  40259c:	cbnz	w0, 402640 <ferror@plt+0xca0>
  4025a0:	mov	x0, x20
  4025a4:	bl	4018d0 <fflush@plt>
  4025a8:	cbz	w0, 4025e4 <ferror@plt+0xc44>
  4025ac:	ldr	w8, [x19]
  4025b0:	cmp	w8, #0x9
  4025b4:	b.ne	402640 <ferror@plt+0xca0>  // b.any
  4025b8:	ldp	x20, x19, [sp, #16]
  4025bc:	ldp	x29, x30, [sp], #32
  4025c0:	ret
  4025c4:	mov	x0, x20
  4025c8:	bl	4016c0 <fileno@plt>
  4025cc:	tbnz	w0, #31, 402574 <ferror@plt+0xbd4>
  4025d0:	bl	401630 <dup@plt>
  4025d4:	tbnz	w0, #31, 402574 <ferror@plt+0xbd4>
  4025d8:	bl	401790 <close@plt>
  4025dc:	cbnz	w0, 402574 <ferror@plt+0xbd4>
  4025e0:	b	402588 <ferror@plt+0xbe8>
  4025e4:	mov	x0, x20
  4025e8:	bl	4016c0 <fileno@plt>
  4025ec:	tbnz	w0, #31, 4025ac <ferror@plt+0xc0c>
  4025f0:	bl	401630 <dup@plt>
  4025f4:	tbnz	w0, #31, 4025ac <ferror@plt+0xc0c>
  4025f8:	bl	401790 <close@plt>
  4025fc:	cbnz	w0, 4025ac <ferror@plt+0xc0c>
  402600:	b	4025b8 <ferror@plt+0xc18>
  402604:	adrp	x1, 404000 <ferror@plt+0x2660>
  402608:	add	x1, x1, #0x53d
  40260c:	mov	w2, #0x5                   	// #5
  402610:	mov	x0, xzr
  402614:	bl	401900 <dcgettext@plt>
  402618:	b	402634 <ferror@plt+0xc94>
  40261c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402620:	add	x1, x1, #0x53d
  402624:	mov	w2, #0x5                   	// #5
  402628:	mov	x0, xzr
  40262c:	bl	401900 <dcgettext@plt>
  402630:	cbnz	w20, 40263c <ferror@plt+0xc9c>
  402634:	bl	4018e0 <warnx@plt>
  402638:	b	402640 <ferror@plt+0xca0>
  40263c:	bl	401840 <warn@plt>
  402640:	mov	w0, #0x1                   	// #1
  402644:	bl	4015e0 <_exit@plt>
  402648:	sub	sp, sp, #0xb0
  40264c:	stp	x29, x30, [sp, #144]
  402650:	add	x29, sp, #0x90
  402654:	str	x19, [sp, #160]
  402658:	mov	x19, x0
  40265c:	sub	x0, x29, #0x20
  402660:	mov	x1, xzr
  402664:	bl	401770 <gettimeofday@plt>
  402668:	cbz	w0, 402688 <ferror@plt+0xce8>
  40266c:	bl	401940 <__errno_location@plt>
  402670:	ldr	w8, [x0]
  402674:	neg	w0, w8
  402678:	ldr	x19, [sp, #160]
  40267c:	ldp	x29, x30, [sp, #144]
  402680:	add	sp, sp, #0xb0
  402684:	ret
  402688:	sub	x1, x29, #0x10
  40268c:	mov	w0, #0x7                   	// #7
  402690:	bl	401680 <clock_gettime@plt>
  402694:	cbz	w0, 4026b8 <ferror@plt+0xd18>
  402698:	mov	x0, sp
  40269c:	bl	401660 <sysinfo@plt>
  4026a0:	cbnz	w0, 40266c <ferror@plt+0xccc>
  4026a4:	ldur	x8, [x29, #-32]
  4026a8:	ldr	x9, [sp]
  4026ac:	sub	x8, x8, x9
  4026b0:	stp	x8, xzr, [x19]
  4026b4:	b	402678 <ferror@plt+0xcd8>
  4026b8:	ldur	x8, [x29, #-32]
  4026bc:	ldp	x9, x10, [x29, #-16]
  4026c0:	mov	x11, #0xf7cf                	// #63439
  4026c4:	movk	x11, #0xe353, lsl #16
  4026c8:	movk	x11, #0x9ba5, lsl #32
  4026cc:	movk	x11, #0x20c4, lsl #48
  4026d0:	sub	x9, x8, x9
  4026d4:	ldur	x8, [x29, #-24]
  4026d8:	smulh	x10, x10, x11
  4026dc:	asr	x11, x10, #7
  4026e0:	add	x10, x11, x10, lsr #63
  4026e4:	subs	x8, x8, x10
  4026e8:	mov	w0, wzr
  4026ec:	stp	x9, x8, [x19]
  4026f0:	b.pl	402678 <ferror@plt+0xcd8>  // b.nfrst
  4026f4:	mov	w10, #0x4240                	// #16960
  4026f8:	movk	w10, #0xf, lsl #16
  4026fc:	sub	x9, x9, #0x1
  402700:	add	x8, x8, x10
  402704:	stp	x9, x8, [x19]
  402708:	b	402678 <ferror@plt+0xcd8>
  40270c:	sub	sp, sp, #0x30
  402710:	str	x19, [sp, #32]
  402714:	mov	x19, x0
  402718:	mov	x1, sp
  40271c:	mov	w0, #0x4                   	// #4
  402720:	stp	x29, x30, [sp, #16]
  402724:	add	x29, sp, #0x10
  402728:	bl	401680 <clock_gettime@plt>
  40272c:	cbnz	w0, 40275c <ferror@plt+0xdbc>
  402730:	ldr	x8, [sp]
  402734:	mov	x9, #0xf7cf                	// #63439
  402738:	movk	x9, #0xe353, lsl #16
  40273c:	movk	x9, #0x9ba5, lsl #32
  402740:	str	x8, [x19]
  402744:	ldr	x8, [sp, #8]
  402748:	movk	x9, #0x20c4, lsl #48
  40274c:	smulh	x8, x8, x9
  402750:	asr	x9, x8, #7
  402754:	add	x8, x9, x8, lsr #63
  402758:	str	x8, [x19, #8]
  40275c:	ldr	x19, [sp, #32]
  402760:	ldp	x29, x30, [sp, #16]
  402764:	add	sp, sp, #0x30
  402768:	ret
  40276c:	sub	sp, sp, #0xe0
  402770:	stp	x29, x30, [sp, #192]
  402774:	stp	x20, x19, [sp, #208]
  402778:	ldp	x9, x8, [x1, #16]
  40277c:	mov	x10, #0xd70b                	// #55051
  402780:	movk	x10, #0x70a3, lsl #16
  402784:	movk	x10, #0xa3d, lsl #32
  402788:	movk	x10, #0xa3d7, lsl #48
  40278c:	mov	w11, #0x3e8                 	// #1000
  402790:	smulh	x10, x9, x10
  402794:	mul	x8, x8, x11
  402798:	add	x10, x10, x9
  40279c:	stp	x9, x8, [sp, #24]
  4027a0:	asr	x8, x10, #6
  4027a4:	mov	w11, #0x64                  	// #100
  4027a8:	add	x8, x8, x10, lsr #63
  4027ac:	mov	w10, #0x9680                	// #38528
  4027b0:	movk	w10, #0x98, lsl #16
  4027b4:	cmp	x9, #0x0
  4027b8:	msub	x9, x8, x11, x9
  4027bc:	add	x11, sp, #0x28
  4027c0:	mul	x9, x9, x10
  4027c4:	mov	x19, x0
  4027c8:	csel	x9, x10, x9, eq  // eq = none
  4027cc:	add	x0, x11, #0x8
  4027d0:	add	x29, sp, #0xc0
  4027d4:	mov	x20, x2
  4027d8:	stp	x8, x9, [sp, #8]
  4027dc:	bl	401710 <sigemptyset@plt>
  4027e0:	cbnz	w0, 402804 <ferror@plt+0xe64>
  4027e4:	mov	w8, #0x4                   	// #4
  4027e8:	add	x1, sp, #0x28
  4027ec:	mov	w0, #0xe                   	// #14
  4027f0:	mov	x2, xzr
  4027f4:	str	w8, [sp, #176]
  4027f8:	str	x20, [sp, #40]
  4027fc:	bl	4017a0 <sigaction@plt>
  402800:	cbz	w0, 40281c <ferror@plt+0xe7c>
  402804:	mov	w20, #0x1                   	// #1
  402808:	mov	w0, w20
  40280c:	ldp	x20, x19, [sp, #208]
  402810:	ldp	x29, x30, [sp, #192]
  402814:	add	sp, sp, #0xe0
  402818:	ret
  40281c:	adrp	x1, 415000 <ferror@plt+0x13660>
  402820:	add	x1, x1, #0x200
  402824:	mov	w0, #0x1                   	// #1
  402828:	mov	x2, x19
  40282c:	mov	w20, #0x1                   	// #1
  402830:	bl	4017e0 <timer_create@plt>
  402834:	cbnz	w0, 402808 <ferror@plt+0xe68>
  402838:	ldr	x0, [x19]
  40283c:	add	x2, sp, #0x8
  402840:	mov	w1, wzr
  402844:	mov	x3, xzr
  402848:	bl	4016e0 <timer_settime@plt>
  40284c:	cmp	w0, #0x0
  402850:	cset	w20, ne  // ne = any
  402854:	b	402808 <ferror@plt+0xe68>
  402858:	ldr	x0, [x0]
  40285c:	b	401880 <timer_delete@plt>
  402860:	adrp	x8, 415000 <ferror@plt+0x13660>
  402864:	str	w0, [x8, #576]
  402868:	ret
  40286c:	sub	sp, sp, #0x70
  402870:	stp	x29, x30, [sp, #16]
  402874:	stp	x28, x27, [sp, #32]
  402878:	stp	x26, x25, [sp, #48]
  40287c:	stp	x24, x23, [sp, #64]
  402880:	stp	x22, x21, [sp, #80]
  402884:	stp	x20, x19, [sp, #96]
  402888:	add	x29, sp, #0x10
  40288c:	str	xzr, [x1]
  402890:	cbz	x0, 4028d4 <ferror@plt+0xf34>
  402894:	ldrb	w23, [x0]
  402898:	mov	x20, x0
  40289c:	cbz	x23, 4028d4 <ferror@plt+0xf34>
  4028a0:	mov	x21, x2
  4028a4:	mov	x19, x1
  4028a8:	bl	401850 <__ctype_b_loc@plt>
  4028ac:	ldr	x8, [x0]
  4028b0:	mov	x22, x0
  4028b4:	ldrh	w9, [x8, x23, lsl #1]
  4028b8:	tbz	w9, #13, 4028cc <ferror@plt+0xf2c>
  4028bc:	add	x9, x20, #0x1
  4028c0:	ldrb	w23, [x9], #1
  4028c4:	ldrh	w10, [x8, x23, lsl #1]
  4028c8:	tbnz	w10, #13, 4028c0 <ferror@plt+0xf20>
  4028cc:	cmp	w23, #0x2d
  4028d0:	b.ne	402908 <ferror@plt+0xf68>  // b.any
  4028d4:	mov	w24, #0xffffffea            	// #-22
  4028d8:	neg	w19, w24
  4028dc:	bl	401940 <__errno_location@plt>
  4028e0:	str	w19, [x0]
  4028e4:	mov	w0, w24
  4028e8:	ldp	x20, x19, [sp, #96]
  4028ec:	ldp	x22, x21, [sp, #80]
  4028f0:	ldp	x24, x23, [sp, #64]
  4028f4:	ldp	x26, x25, [sp, #48]
  4028f8:	ldp	x28, x27, [sp, #32]
  4028fc:	ldp	x29, x30, [sp, #16]
  402900:	add	sp, sp, #0x70
  402904:	ret
  402908:	bl	401940 <__errno_location@plt>
  40290c:	mov	x23, x0
  402910:	str	wzr, [x0]
  402914:	add	x1, sp, #0x8
  402918:	mov	x0, x20
  40291c:	mov	w2, wzr
  402920:	str	xzr, [sp, #8]
  402924:	bl	4017c0 <strtoumax@plt>
  402928:	ldr	x25, [sp, #8]
  40292c:	ldr	w8, [x23]
  402930:	cmp	x25, x20
  402934:	b.eq	402ab4 <ferror@plt+0x1114>  // b.none
  402938:	add	x9, x0, #0x1
  40293c:	mov	x20, x0
  402940:	cmp	x9, #0x1
  402944:	b.hi	40294c <ferror@plt+0xfac>  // b.pmore
  402948:	cbnz	w8, 402ab8 <ferror@plt+0x1118>
  40294c:	cbz	x25, 402ac4 <ferror@plt+0x1124>
  402950:	ldrb	w8, [x25]
  402954:	cbz	w8, 402ac4 <ferror@plt+0x1124>
  402958:	mov	w27, wzr
  40295c:	mov	x28, xzr
  402960:	mov	w8, #0x400                 	// #1024
  402964:	str	x8, [sp]
  402968:	ldrb	w8, [x25, #1]
  40296c:	cmp	w8, #0x61
  402970:	b.le	40299c <ferror@plt+0xffc>
  402974:	cmp	w8, #0x62
  402978:	b.eq	4029a4 <ferror@plt+0x1004>  // b.none
  40297c:	cmp	w8, #0x69
  402980:	b.ne	4029b4 <ferror@plt+0x1014>  // b.any
  402984:	ldrb	w8, [x25, #2]
  402988:	orr	w8, w8, #0x20
  40298c:	cmp	w8, #0x62
  402990:	b.ne	4029b4 <ferror@plt+0x1014>  // b.any
  402994:	ldrb	w8, [x25, #3]
  402998:	b	4029b0 <ferror@plt+0x1010>
  40299c:	cmp	w8, #0x42
  4029a0:	b.ne	4029b0 <ferror@plt+0x1010>  // b.any
  4029a4:	ldrb	w8, [x25, #2]
  4029a8:	cbnz	w8, 4029b4 <ferror@plt+0x1014>
  4029ac:	b	402ad4 <ferror@plt+0x1134>
  4029b0:	cbz	w8, 402adc <ferror@plt+0x113c>
  4029b4:	bl	4016b0 <localeconv@plt>
  4029b8:	cbz	x0, 4029d8 <ferror@plt+0x1038>
  4029bc:	ldr	x24, [x0]
  4029c0:	cbz	x24, 4029e4 <ferror@plt+0x1044>
  4029c4:	mov	x0, x24
  4029c8:	bl	401600 <strlen@plt>
  4029cc:	mov	x26, x0
  4029d0:	mov	w8, #0x1                   	// #1
  4029d4:	b	4029ec <ferror@plt+0x104c>
  4029d8:	mov	w8, wzr
  4029dc:	mov	x24, xzr
  4029e0:	b	4029e8 <ferror@plt+0x1048>
  4029e4:	mov	w8, wzr
  4029e8:	mov	x26, xzr
  4029ec:	cbnz	x28, 4028d4 <ferror@plt+0xf34>
  4029f0:	ldrb	w9, [x25]
  4029f4:	eor	w8, w8, #0x1
  4029f8:	cmp	w9, #0x0
  4029fc:	cset	w9, eq  // eq = none
  402a00:	orr	w8, w8, w9
  402a04:	tbnz	w8, #0, 4028d4 <ferror@plt+0xf34>
  402a08:	mov	x0, x24
  402a0c:	mov	x1, x25
  402a10:	mov	x2, x26
  402a14:	bl	401720 <strncmp@plt>
  402a18:	cbnz	w0, 4028d4 <ferror@plt+0xf34>
  402a1c:	add	x24, x25, x26
  402a20:	ldrb	w8, [x24]
  402a24:	cmp	w8, #0x30
  402a28:	b.ne	402a3c <ferror@plt+0x109c>  // b.any
  402a2c:	ldrb	w8, [x24, #1]!
  402a30:	add	w27, w27, #0x1
  402a34:	cmp	w8, #0x30
  402a38:	b.eq	402a2c <ferror@plt+0x108c>  // b.none
  402a3c:	ldr	x9, [x22]
  402a40:	sxtb	x8, w8
  402a44:	ldrh	w8, [x9, x8, lsl #1]
  402a48:	tbnz	w8, #11, 402a5c <ferror@plt+0x10bc>
  402a4c:	mov	x28, xzr
  402a50:	str	x24, [sp, #8]
  402a54:	mov	x25, x24
  402a58:	b	402968 <ferror@plt+0xfc8>
  402a5c:	add	x1, sp, #0x8
  402a60:	mov	x0, x24
  402a64:	mov	w2, wzr
  402a68:	str	wzr, [x23]
  402a6c:	str	xzr, [sp, #8]
  402a70:	bl	4017c0 <strtoumax@plt>
  402a74:	ldr	x25, [sp, #8]
  402a78:	ldr	w8, [x23]
  402a7c:	cmp	x25, x24
  402a80:	b.eq	402ab4 <ferror@plt+0x1114>  // b.none
  402a84:	add	x9, x0, #0x1
  402a88:	cmp	x9, #0x1
  402a8c:	b.hi	402a94 <ferror@plt+0x10f4>  // b.pmore
  402a90:	cbnz	w8, 402ab8 <ferror@plt+0x1118>
  402a94:	mov	x28, xzr
  402a98:	cbz	x0, 402968 <ferror@plt+0xfc8>
  402a9c:	cbz	x25, 4028d4 <ferror@plt+0xf34>
  402aa0:	ldrb	w8, [x25]
  402aa4:	mov	w24, #0xffffffea            	// #-22
  402aa8:	mov	x28, x0
  402aac:	cbnz	w8, 402968 <ferror@plt+0xfc8>
  402ab0:	b	4028d8 <ferror@plt+0xf38>
  402ab4:	cbz	w8, 4028d4 <ferror@plt+0xf34>
  402ab8:	neg	w24, w8
  402abc:	tbz	w24, #31, 4028e4 <ferror@plt+0xf44>
  402ac0:	b	4028d8 <ferror@plt+0xf38>
  402ac4:	mov	w24, wzr
  402ac8:	str	x20, [x19]
  402acc:	tbz	w24, #31, 4028e4 <ferror@plt+0xf44>
  402ad0:	b	4028d8 <ferror@plt+0xf38>
  402ad4:	mov	w8, #0x3e8                 	// #1000
  402ad8:	str	x8, [sp]
  402adc:	ldrsb	w23, [x25]
  402ae0:	adrp	x22, 404000 <ferror@plt+0x2660>
  402ae4:	add	x22, x22, #0x914
  402ae8:	mov	w2, #0x9                   	// #9
  402aec:	mov	x0, x22
  402af0:	mov	w1, w23
  402af4:	bl	4018f0 <memchr@plt>
  402af8:	cbnz	x0, 402b18 <ferror@plt+0x1178>
  402afc:	adrp	x22, 404000 <ferror@plt+0x2660>
  402b00:	add	x22, x22, #0x91d
  402b04:	mov	w2, #0x9                   	// #9
  402b08:	mov	x0, x22
  402b0c:	mov	w1, w23
  402b10:	bl	4018f0 <memchr@plt>
  402b14:	cbz	x0, 4028d4 <ferror@plt+0xf34>
  402b18:	ldr	x11, [sp]
  402b1c:	sub	w8, w0, w22
  402b20:	adds	w8, w8, #0x1
  402b24:	b.cs	402b48 <ferror@plt+0x11a8>  // b.hs, b.nlast
  402b28:	mvn	w9, w0
  402b2c:	add	w9, w9, w22
  402b30:	umulh	x10, x11, x20
  402b34:	cmp	xzr, x10
  402b38:	b.ne	402b50 <ferror@plt+0x11b0>  // b.any
  402b3c:	adds	w9, w9, #0x1
  402b40:	mul	x20, x20, x11
  402b44:	b.cc	402b30 <ferror@plt+0x1190>  // b.lo, b.ul, b.last
  402b48:	mov	w24, wzr
  402b4c:	b	402b54 <ferror@plt+0x11b4>
  402b50:	mov	w24, #0xffffffde            	// #-34
  402b54:	cbz	x21, 402b5c <ferror@plt+0x11bc>
  402b58:	str	w8, [x21]
  402b5c:	cbz	x28, 402ac8 <ferror@plt+0x1128>
  402b60:	cbz	w8, 402ac8 <ferror@plt+0x1128>
  402b64:	mvn	w8, w0
  402b68:	add	w9, w8, w22
  402b6c:	mov	w8, #0x1                   	// #1
  402b70:	umulh	x10, x11, x8
  402b74:	cmp	xzr, x10
  402b78:	b.ne	402b88 <ferror@plt+0x11e8>  // b.any
  402b7c:	adds	w9, w9, #0x1
  402b80:	mul	x8, x8, x11
  402b84:	b.cc	402b70 <ferror@plt+0x11d0>  // b.lo, b.ul, b.last
  402b88:	mov	w9, #0xa                   	// #10
  402b8c:	cmp	x28, #0xb
  402b90:	b.cc	402ba4 <ferror@plt+0x1204>  // b.lo, b.ul, b.last
  402b94:	add	x9, x9, x9, lsl #2
  402b98:	lsl	x9, x9, #1
  402b9c:	cmp	x9, x28
  402ba0:	b.cc	402b94 <ferror@plt+0x11f4>  // b.lo, b.ul, b.last
  402ba4:	cmp	w27, #0x1
  402ba8:	b.lt	402bbc <ferror@plt+0x121c>  // b.tstop
  402bac:	add	x9, x9, x9, lsl #2
  402bb0:	subs	w27, w27, #0x1
  402bb4:	lsl	x9, x9, #1
  402bb8:	b.ne	402bac <ferror@plt+0x120c>  // b.any
  402bbc:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402bc0:	mov	w12, #0x1                   	// #1
  402bc4:	movk	x10, #0xcccd
  402bc8:	mov	w11, #0xa                   	// #10
  402bcc:	umulh	x13, x28, x10
  402bd0:	lsr	x13, x13, #3
  402bd4:	add	x14, x12, x12, lsl #2
  402bd8:	msub	x15, x13, x11, x28
  402bdc:	lsl	x14, x14, #1
  402be0:	cbz	x15, 402bf4 <ferror@plt+0x1254>
  402be4:	udiv	x12, x9, x12
  402be8:	udiv	x12, x12, x15
  402bec:	udiv	x12, x8, x12
  402bf0:	add	x20, x12, x20
  402bf4:	cmp	x28, #0x9
  402bf8:	mov	x28, x13
  402bfc:	mov	x12, x14
  402c00:	b.hi	402bcc <ferror@plt+0x122c>  // b.pmore
  402c04:	b	402ac8 <ferror@plt+0x1128>
  402c08:	mov	x2, xzr
  402c0c:	b	40286c <ferror@plt+0xecc>
  402c10:	stp	x29, x30, [sp, #-48]!
  402c14:	stp	x20, x19, [sp, #32]
  402c18:	mov	x20, x1
  402c1c:	mov	x19, x0
  402c20:	str	x21, [sp, #16]
  402c24:	mov	x29, sp
  402c28:	cbz	x0, 402c5c <ferror@plt+0x12bc>
  402c2c:	ldrb	w21, [x19]
  402c30:	mov	x8, x19
  402c34:	cbz	w21, 402c60 <ferror@plt+0x12c0>
  402c38:	bl	401850 <__ctype_b_loc@plt>
  402c3c:	ldr	x9, [x0]
  402c40:	mov	x8, x19
  402c44:	and	x10, x21, #0xff
  402c48:	ldrh	w10, [x9, x10, lsl #1]
  402c4c:	tbz	w10, #11, 402c60 <ferror@plt+0x12c0>
  402c50:	ldrb	w21, [x8, #1]!
  402c54:	cbnz	w21, 402c44 <ferror@plt+0x12a4>
  402c58:	b	402c60 <ferror@plt+0x12c0>
  402c5c:	mov	x8, xzr
  402c60:	cbz	x20, 402c68 <ferror@plt+0x12c8>
  402c64:	str	x8, [x20]
  402c68:	cmp	x8, x19
  402c6c:	b.ls	402c80 <ferror@plt+0x12e0>  // b.plast
  402c70:	ldrb	w8, [x8]
  402c74:	cmp	w8, #0x0
  402c78:	cset	w0, eq  // eq = none
  402c7c:	b	402c84 <ferror@plt+0x12e4>
  402c80:	mov	w0, wzr
  402c84:	ldp	x20, x19, [sp, #32]
  402c88:	ldr	x21, [sp, #16]
  402c8c:	ldp	x29, x30, [sp], #48
  402c90:	ret
  402c94:	stp	x29, x30, [sp, #-48]!
  402c98:	stp	x20, x19, [sp, #32]
  402c9c:	mov	x20, x1
  402ca0:	mov	x19, x0
  402ca4:	str	x21, [sp, #16]
  402ca8:	mov	x29, sp
  402cac:	cbz	x0, 402ce0 <ferror@plt+0x1340>
  402cb0:	ldrb	w21, [x19]
  402cb4:	mov	x8, x19
  402cb8:	cbz	w21, 402ce4 <ferror@plt+0x1344>
  402cbc:	bl	401850 <__ctype_b_loc@plt>
  402cc0:	ldr	x9, [x0]
  402cc4:	mov	x8, x19
  402cc8:	and	x10, x21, #0xff
  402ccc:	ldrh	w10, [x9, x10, lsl #1]
  402cd0:	tbz	w10, #12, 402ce4 <ferror@plt+0x1344>
  402cd4:	ldrb	w21, [x8, #1]!
  402cd8:	cbnz	w21, 402cc8 <ferror@plt+0x1328>
  402cdc:	b	402ce4 <ferror@plt+0x1344>
  402ce0:	mov	x8, xzr
  402ce4:	cbz	x20, 402cec <ferror@plt+0x134c>
  402ce8:	str	x8, [x20]
  402cec:	cmp	x8, x19
  402cf0:	b.ls	402d04 <ferror@plt+0x1364>  // b.plast
  402cf4:	ldrb	w8, [x8]
  402cf8:	cmp	w8, #0x0
  402cfc:	cset	w0, eq  // eq = none
  402d00:	b	402d08 <ferror@plt+0x1368>
  402d04:	mov	w0, wzr
  402d08:	ldp	x20, x19, [sp, #32]
  402d0c:	ldr	x21, [sp, #16]
  402d10:	ldp	x29, x30, [sp], #48
  402d14:	ret
  402d18:	sub	sp, sp, #0x110
  402d1c:	stp	x29, x30, [sp, #208]
  402d20:	add	x29, sp, #0xd0
  402d24:	mov	x8, #0xffffffffffffffd0    	// #-48
  402d28:	mov	x9, sp
  402d2c:	sub	x10, x29, #0x50
  402d30:	stp	x28, x23, [sp, #224]
  402d34:	stp	x22, x21, [sp, #240]
  402d38:	stp	x20, x19, [sp, #256]
  402d3c:	mov	x20, x1
  402d40:	mov	x19, x0
  402d44:	movk	x8, #0xff80, lsl #32
  402d48:	add	x11, x29, #0x40
  402d4c:	add	x9, x9, #0x80
  402d50:	add	x22, x10, #0x30
  402d54:	mov	w23, #0xffffffd0            	// #-48
  402d58:	stp	x2, x3, [x29, #-80]
  402d5c:	stp	x4, x5, [x29, #-64]
  402d60:	stp	x6, x7, [x29, #-48]
  402d64:	stp	q1, q2, [sp, #16]
  402d68:	stp	q3, q4, [sp, #48]
  402d6c:	str	q0, [sp]
  402d70:	stp	q5, q6, [sp, #80]
  402d74:	str	q7, [sp, #112]
  402d78:	stp	x9, x8, [x29, #-16]
  402d7c:	stp	x11, x22, [x29, #-32]
  402d80:	tbnz	w23, #31, 402d8c <ferror@plt+0x13ec>
  402d84:	mov	w8, w23
  402d88:	b	402da4 <ferror@plt+0x1404>
  402d8c:	add	w8, w23, #0x8
  402d90:	cmn	w23, #0x8
  402d94:	stur	w8, [x29, #-8]
  402d98:	b.gt	402da4 <ferror@plt+0x1404>
  402d9c:	add	x9, x22, w23, sxtw
  402da0:	b	402db0 <ferror@plt+0x1410>
  402da4:	ldur	x9, [x29, #-32]
  402da8:	add	x10, x9, #0x8
  402dac:	stur	x10, [x29, #-32]
  402db0:	ldr	x1, [x9]
  402db4:	cbz	x1, 402e2c <ferror@plt+0x148c>
  402db8:	tbnz	w8, #31, 402dc4 <ferror@plt+0x1424>
  402dbc:	mov	w23, w8
  402dc0:	b	402ddc <ferror@plt+0x143c>
  402dc4:	add	w23, w8, #0x8
  402dc8:	cmn	w8, #0x8
  402dcc:	stur	w23, [x29, #-8]
  402dd0:	b.gt	402ddc <ferror@plt+0x143c>
  402dd4:	add	x8, x22, w8, sxtw
  402dd8:	b	402de8 <ferror@plt+0x1448>
  402ddc:	ldur	x8, [x29, #-32]
  402de0:	add	x9, x8, #0x8
  402de4:	stur	x9, [x29, #-32]
  402de8:	ldr	x21, [x8]
  402dec:	cbz	x21, 402e2c <ferror@plt+0x148c>
  402df0:	mov	x0, x19
  402df4:	bl	401830 <strcmp@plt>
  402df8:	cbz	w0, 402e10 <ferror@plt+0x1470>
  402dfc:	mov	x0, x19
  402e00:	mov	x1, x21
  402e04:	bl	401830 <strcmp@plt>
  402e08:	cbnz	w0, 402d80 <ferror@plt+0x13e0>
  402e0c:	b	402e14 <ferror@plt+0x1474>
  402e10:	mov	w0, #0x1                   	// #1
  402e14:	ldp	x20, x19, [sp, #256]
  402e18:	ldp	x22, x21, [sp, #240]
  402e1c:	ldp	x28, x23, [sp, #224]
  402e20:	ldp	x29, x30, [sp, #208]
  402e24:	add	sp, sp, #0x110
  402e28:	ret
  402e2c:	adrp	x8, 415000 <ferror@plt+0x13660>
  402e30:	ldr	w0, [x8, #576]
  402e34:	adrp	x1, 404000 <ferror@plt+0x2660>
  402e38:	add	x1, x1, #0x926
  402e3c:	mov	x2, x20
  402e40:	mov	x3, x19
  402e44:	bl	401910 <errx@plt>
  402e48:	cbz	x1, 402e6c <ferror@plt+0x14cc>
  402e4c:	sxtb	w8, w2
  402e50:	ldrsb	w9, [x0]
  402e54:	cbz	w9, 402e6c <ferror@plt+0x14cc>
  402e58:	cmp	w8, w9
  402e5c:	b.eq	402e70 <ferror@plt+0x14d0>  // b.none
  402e60:	sub	x1, x1, #0x1
  402e64:	add	x0, x0, #0x1
  402e68:	cbnz	x1, 402e50 <ferror@plt+0x14b0>
  402e6c:	mov	x0, xzr
  402e70:	ret
  402e74:	stp	x29, x30, [sp, #-32]!
  402e78:	stp	x20, x19, [sp, #16]
  402e7c:	mov	x29, sp
  402e80:	mov	x20, x1
  402e84:	mov	x19, x0
  402e88:	bl	402ec8 <ferror@plt+0x1528>
  402e8c:	cmp	w0, w0, sxth
  402e90:	b.ne	402ea0 <ferror@plt+0x1500>  // b.any
  402e94:	ldp	x20, x19, [sp, #16]
  402e98:	ldp	x29, x30, [sp], #32
  402e9c:	ret
  402ea0:	bl	401940 <__errno_location@plt>
  402ea4:	mov	w8, #0x22                  	// #34
  402ea8:	str	w8, [x0]
  402eac:	adrp	x8, 415000 <ferror@plt+0x13660>
  402eb0:	ldr	w0, [x8, #576]
  402eb4:	adrp	x1, 404000 <ferror@plt+0x2660>
  402eb8:	add	x1, x1, #0x926
  402ebc:	mov	x2, x20
  402ec0:	mov	x3, x19
  402ec4:	bl	401980 <err@plt>
  402ec8:	stp	x29, x30, [sp, #-32]!
  402ecc:	stp	x20, x19, [sp, #16]
  402ed0:	mov	x29, sp
  402ed4:	mov	x20, x1
  402ed8:	mov	x19, x0
  402edc:	bl	402f80 <ferror@plt+0x15e0>
  402ee0:	cmp	x0, w0, sxtw
  402ee4:	b.ne	402ef4 <ferror@plt+0x1554>  // b.any
  402ee8:	ldp	x20, x19, [sp, #16]
  402eec:	ldp	x29, x30, [sp], #32
  402ef0:	ret
  402ef4:	bl	401940 <__errno_location@plt>
  402ef8:	mov	w8, #0x22                  	// #34
  402efc:	str	w8, [x0]
  402f00:	adrp	x8, 415000 <ferror@plt+0x13660>
  402f04:	ldr	w0, [x8, #576]
  402f08:	adrp	x1, 404000 <ferror@plt+0x2660>
  402f0c:	add	x1, x1, #0x926
  402f10:	mov	x2, x20
  402f14:	mov	x3, x19
  402f18:	bl	401980 <err@plt>
  402f1c:	mov	w2, #0xa                   	// #10
  402f20:	b	402f24 <ferror@plt+0x1584>
  402f24:	stp	x29, x30, [sp, #-32]!
  402f28:	stp	x20, x19, [sp, #16]
  402f2c:	mov	x29, sp
  402f30:	mov	x20, x1
  402f34:	mov	x19, x0
  402f38:	bl	40303c <ferror@plt+0x169c>
  402f3c:	cmp	w0, #0x10, lsl #12
  402f40:	b.cs	402f50 <ferror@plt+0x15b0>  // b.hs, b.nlast
  402f44:	ldp	x20, x19, [sp, #16]
  402f48:	ldp	x29, x30, [sp], #32
  402f4c:	ret
  402f50:	bl	401940 <__errno_location@plt>
  402f54:	mov	w8, #0x22                  	// #34
  402f58:	str	w8, [x0]
  402f5c:	adrp	x8, 415000 <ferror@plt+0x13660>
  402f60:	ldr	w0, [x8, #576]
  402f64:	adrp	x1, 404000 <ferror@plt+0x2660>
  402f68:	add	x1, x1, #0x926
  402f6c:	mov	x2, x20
  402f70:	mov	x3, x19
  402f74:	bl	401980 <err@plt>
  402f78:	mov	w2, #0x10                  	// #16
  402f7c:	b	402f24 <ferror@plt+0x1584>
  402f80:	stp	x29, x30, [sp, #-48]!
  402f84:	mov	x29, sp
  402f88:	str	x21, [sp, #16]
  402f8c:	stp	x20, x19, [sp, #32]
  402f90:	mov	x20, x1
  402f94:	mov	x19, x0
  402f98:	str	xzr, [x29, #24]
  402f9c:	bl	401940 <__errno_location@plt>
  402fa0:	str	wzr, [x0]
  402fa4:	cbz	x19, 402ff4 <ferror@plt+0x1654>
  402fa8:	ldrb	w8, [x19]
  402fac:	cbz	w8, 402ff4 <ferror@plt+0x1654>
  402fb0:	mov	x21, x0
  402fb4:	add	x1, x29, #0x18
  402fb8:	mov	w2, #0xa                   	// #10
  402fbc:	mov	x0, x19
  402fc0:	bl	401640 <strtoimax@plt>
  402fc4:	ldr	w8, [x21]
  402fc8:	cbnz	w8, 403010 <ferror@plt+0x1670>
  402fcc:	ldr	x8, [x29, #24]
  402fd0:	cmp	x8, x19
  402fd4:	b.eq	402ff4 <ferror@plt+0x1654>  // b.none
  402fd8:	cbz	x8, 402fe4 <ferror@plt+0x1644>
  402fdc:	ldrb	w8, [x8]
  402fe0:	cbnz	w8, 402ff4 <ferror@plt+0x1654>
  402fe4:	ldp	x20, x19, [sp, #32]
  402fe8:	ldr	x21, [sp, #16]
  402fec:	ldp	x29, x30, [sp], #48
  402ff0:	ret
  402ff4:	adrp	x8, 415000 <ferror@plt+0x13660>
  402ff8:	ldr	w0, [x8, #576]
  402ffc:	adrp	x1, 404000 <ferror@plt+0x2660>
  403000:	add	x1, x1, #0x926
  403004:	mov	x2, x20
  403008:	mov	x3, x19
  40300c:	bl	401910 <errx@plt>
  403010:	adrp	x9, 415000 <ferror@plt+0x13660>
  403014:	ldr	w0, [x9, #576]
  403018:	cmp	w8, #0x22
  40301c:	b.ne	402ffc <ferror@plt+0x165c>  // b.any
  403020:	adrp	x1, 404000 <ferror@plt+0x2660>
  403024:	add	x1, x1, #0x926
  403028:	mov	x2, x20
  40302c:	mov	x3, x19
  403030:	bl	401980 <err@plt>
  403034:	mov	w2, #0xa                   	// #10
  403038:	b	40303c <ferror@plt+0x169c>
  40303c:	stp	x29, x30, [sp, #-32]!
  403040:	stp	x20, x19, [sp, #16]
  403044:	mov	x29, sp
  403048:	mov	x20, x1
  40304c:	mov	x19, x0
  403050:	bl	4030a0 <ferror@plt+0x1700>
  403054:	lsr	x8, x0, #32
  403058:	cbnz	x8, 403068 <ferror@plt+0x16c8>
  40305c:	ldp	x20, x19, [sp, #16]
  403060:	ldp	x29, x30, [sp], #32
  403064:	ret
  403068:	bl	401940 <__errno_location@plt>
  40306c:	mov	w8, #0x22                  	// #34
  403070:	str	w8, [x0]
  403074:	adrp	x8, 415000 <ferror@plt+0x13660>
  403078:	ldr	w0, [x8, #576]
  40307c:	adrp	x1, 404000 <ferror@plt+0x2660>
  403080:	add	x1, x1, #0x926
  403084:	mov	x2, x20
  403088:	mov	x3, x19
  40308c:	bl	401980 <err@plt>
  403090:	mov	w2, #0x10                  	// #16
  403094:	b	40303c <ferror@plt+0x169c>
  403098:	mov	w2, #0xa                   	// #10
  40309c:	b	4030a0 <ferror@plt+0x1700>
  4030a0:	sub	sp, sp, #0x40
  4030a4:	stp	x29, x30, [sp, #16]
  4030a8:	stp	x22, x21, [sp, #32]
  4030ac:	stp	x20, x19, [sp, #48]
  4030b0:	add	x29, sp, #0x10
  4030b4:	mov	w21, w2
  4030b8:	mov	x20, x1
  4030bc:	mov	x19, x0
  4030c0:	str	xzr, [sp, #8]
  4030c4:	bl	401940 <__errno_location@plt>
  4030c8:	str	wzr, [x0]
  4030cc:	cbz	x19, 403120 <ferror@plt+0x1780>
  4030d0:	ldrb	w8, [x19]
  4030d4:	cbz	w8, 403120 <ferror@plt+0x1780>
  4030d8:	mov	x22, x0
  4030dc:	add	x1, sp, #0x8
  4030e0:	mov	x0, x19
  4030e4:	mov	w2, w21
  4030e8:	bl	4017c0 <strtoumax@plt>
  4030ec:	ldr	w8, [x22]
  4030f0:	cbnz	w8, 40313c <ferror@plt+0x179c>
  4030f4:	ldr	x8, [sp, #8]
  4030f8:	cmp	x8, x19
  4030fc:	b.eq	403120 <ferror@plt+0x1780>  // b.none
  403100:	cbz	x8, 40310c <ferror@plt+0x176c>
  403104:	ldrb	w8, [x8]
  403108:	cbnz	w8, 403120 <ferror@plt+0x1780>
  40310c:	ldp	x20, x19, [sp, #48]
  403110:	ldp	x22, x21, [sp, #32]
  403114:	ldp	x29, x30, [sp, #16]
  403118:	add	sp, sp, #0x40
  40311c:	ret
  403120:	adrp	x8, 415000 <ferror@plt+0x13660>
  403124:	ldr	w0, [x8, #576]
  403128:	adrp	x1, 404000 <ferror@plt+0x2660>
  40312c:	add	x1, x1, #0x926
  403130:	mov	x2, x20
  403134:	mov	x3, x19
  403138:	bl	401910 <errx@plt>
  40313c:	adrp	x9, 415000 <ferror@plt+0x13660>
  403140:	ldr	w0, [x9, #576]
  403144:	cmp	w8, #0x22
  403148:	b.ne	403128 <ferror@plt+0x1788>  // b.any
  40314c:	adrp	x1, 404000 <ferror@plt+0x2660>
  403150:	add	x1, x1, #0x926
  403154:	mov	x2, x20
  403158:	mov	x3, x19
  40315c:	bl	401980 <err@plt>
  403160:	mov	w2, #0x10                  	// #16
  403164:	b	4030a0 <ferror@plt+0x1700>
  403168:	stp	x29, x30, [sp, #-48]!
  40316c:	mov	x29, sp
  403170:	str	x21, [sp, #16]
  403174:	stp	x20, x19, [sp, #32]
  403178:	mov	x20, x1
  40317c:	mov	x19, x0
  403180:	str	xzr, [x29, #24]
  403184:	bl	401940 <__errno_location@plt>
  403188:	str	wzr, [x0]
  40318c:	cbz	x19, 4031d8 <ferror@plt+0x1838>
  403190:	ldrb	w8, [x19]
  403194:	cbz	w8, 4031d8 <ferror@plt+0x1838>
  403198:	mov	x21, x0
  40319c:	add	x1, x29, #0x18
  4031a0:	mov	x0, x19
  4031a4:	bl	401650 <strtod@plt>
  4031a8:	ldr	w8, [x21]
  4031ac:	cbnz	w8, 4031f4 <ferror@plt+0x1854>
  4031b0:	ldr	x8, [x29, #24]
  4031b4:	cmp	x8, x19
  4031b8:	b.eq	4031d8 <ferror@plt+0x1838>  // b.none
  4031bc:	cbz	x8, 4031c8 <ferror@plt+0x1828>
  4031c0:	ldrb	w8, [x8]
  4031c4:	cbnz	w8, 4031d8 <ferror@plt+0x1838>
  4031c8:	ldp	x20, x19, [sp, #32]
  4031cc:	ldr	x21, [sp, #16]
  4031d0:	ldp	x29, x30, [sp], #48
  4031d4:	ret
  4031d8:	adrp	x8, 415000 <ferror@plt+0x13660>
  4031dc:	ldr	w0, [x8, #576]
  4031e0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4031e4:	add	x1, x1, #0x926
  4031e8:	mov	x2, x20
  4031ec:	mov	x3, x19
  4031f0:	bl	401910 <errx@plt>
  4031f4:	adrp	x9, 415000 <ferror@plt+0x13660>
  4031f8:	ldr	w0, [x9, #576]
  4031fc:	cmp	w8, #0x22
  403200:	b.ne	4031e0 <ferror@plt+0x1840>  // b.any
  403204:	adrp	x1, 404000 <ferror@plt+0x2660>
  403208:	add	x1, x1, #0x926
  40320c:	mov	x2, x20
  403210:	mov	x3, x19
  403214:	bl	401980 <err@plt>
  403218:	stp	x29, x30, [sp, #-48]!
  40321c:	mov	x29, sp
  403220:	str	x21, [sp, #16]
  403224:	stp	x20, x19, [sp, #32]
  403228:	mov	x20, x1
  40322c:	mov	x19, x0
  403230:	str	xzr, [x29, #24]
  403234:	bl	401940 <__errno_location@plt>
  403238:	str	wzr, [x0]
  40323c:	cbz	x19, 40328c <ferror@plt+0x18ec>
  403240:	ldrb	w8, [x19]
  403244:	cbz	w8, 40328c <ferror@plt+0x18ec>
  403248:	mov	x21, x0
  40324c:	add	x1, x29, #0x18
  403250:	mov	w2, #0xa                   	// #10
  403254:	mov	x0, x19
  403258:	bl	401860 <strtol@plt>
  40325c:	ldr	w8, [x21]
  403260:	cbnz	w8, 4032a8 <ferror@plt+0x1908>
  403264:	ldr	x8, [x29, #24]
  403268:	cmp	x8, x19
  40326c:	b.eq	40328c <ferror@plt+0x18ec>  // b.none
  403270:	cbz	x8, 40327c <ferror@plt+0x18dc>
  403274:	ldrb	w8, [x8]
  403278:	cbnz	w8, 40328c <ferror@plt+0x18ec>
  40327c:	ldp	x20, x19, [sp, #32]
  403280:	ldr	x21, [sp, #16]
  403284:	ldp	x29, x30, [sp], #48
  403288:	ret
  40328c:	adrp	x8, 415000 <ferror@plt+0x13660>
  403290:	ldr	w0, [x8, #576]
  403294:	adrp	x1, 404000 <ferror@plt+0x2660>
  403298:	add	x1, x1, #0x926
  40329c:	mov	x2, x20
  4032a0:	mov	x3, x19
  4032a4:	bl	401910 <errx@plt>
  4032a8:	adrp	x9, 415000 <ferror@plt+0x13660>
  4032ac:	ldr	w0, [x9, #576]
  4032b0:	cmp	w8, #0x22
  4032b4:	b.ne	403294 <ferror@plt+0x18f4>  // b.any
  4032b8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4032bc:	add	x1, x1, #0x926
  4032c0:	mov	x2, x20
  4032c4:	mov	x3, x19
  4032c8:	bl	401980 <err@plt>
  4032cc:	stp	x29, x30, [sp, #-48]!
  4032d0:	mov	x29, sp
  4032d4:	str	x21, [sp, #16]
  4032d8:	stp	x20, x19, [sp, #32]
  4032dc:	mov	x20, x1
  4032e0:	mov	x19, x0
  4032e4:	str	xzr, [x29, #24]
  4032e8:	bl	401940 <__errno_location@plt>
  4032ec:	str	wzr, [x0]
  4032f0:	cbz	x19, 403340 <ferror@plt+0x19a0>
  4032f4:	ldrb	w8, [x19]
  4032f8:	cbz	w8, 403340 <ferror@plt+0x19a0>
  4032fc:	mov	x21, x0
  403300:	add	x1, x29, #0x18
  403304:	mov	w2, #0xa                   	// #10
  403308:	mov	x0, x19
  40330c:	bl	4015f0 <strtoul@plt>
  403310:	ldr	w8, [x21]
  403314:	cbnz	w8, 40335c <ferror@plt+0x19bc>
  403318:	ldr	x8, [x29, #24]
  40331c:	cmp	x8, x19
  403320:	b.eq	403340 <ferror@plt+0x19a0>  // b.none
  403324:	cbz	x8, 403330 <ferror@plt+0x1990>
  403328:	ldrb	w8, [x8]
  40332c:	cbnz	w8, 403340 <ferror@plt+0x19a0>
  403330:	ldp	x20, x19, [sp, #32]
  403334:	ldr	x21, [sp, #16]
  403338:	ldp	x29, x30, [sp], #48
  40333c:	ret
  403340:	adrp	x8, 415000 <ferror@plt+0x13660>
  403344:	ldr	w0, [x8, #576]
  403348:	adrp	x1, 404000 <ferror@plt+0x2660>
  40334c:	add	x1, x1, #0x926
  403350:	mov	x2, x20
  403354:	mov	x3, x19
  403358:	bl	401910 <errx@plt>
  40335c:	adrp	x9, 415000 <ferror@plt+0x13660>
  403360:	ldr	w0, [x9, #576]
  403364:	cmp	w8, #0x22
  403368:	b.ne	403348 <ferror@plt+0x19a8>  // b.any
  40336c:	adrp	x1, 404000 <ferror@plt+0x2660>
  403370:	add	x1, x1, #0x926
  403374:	mov	x2, x20
  403378:	mov	x3, x19
  40337c:	bl	401980 <err@plt>
  403380:	sub	sp, sp, #0x30
  403384:	stp	x20, x19, [sp, #32]
  403388:	mov	x20, x1
  40338c:	add	x1, sp, #0x8
  403390:	mov	x2, xzr
  403394:	stp	x29, x30, [sp, #16]
  403398:	add	x29, sp, #0x10
  40339c:	mov	x19, x0
  4033a0:	bl	40286c <ferror@plt+0xecc>
  4033a4:	cbnz	w0, 4033bc <ferror@plt+0x1a1c>
  4033a8:	ldr	x0, [sp, #8]
  4033ac:	ldp	x20, x19, [sp, #32]
  4033b0:	ldp	x29, x30, [sp, #16]
  4033b4:	add	sp, sp, #0x30
  4033b8:	ret
  4033bc:	bl	401940 <__errno_location@plt>
  4033c0:	adrp	x9, 415000 <ferror@plt+0x13660>
  4033c4:	ldr	w8, [x0]
  4033c8:	ldr	w0, [x9, #576]
  4033cc:	adrp	x1, 404000 <ferror@plt+0x2660>
  4033d0:	add	x1, x1, #0x926
  4033d4:	mov	x2, x20
  4033d8:	mov	x3, x19
  4033dc:	cbnz	w8, 4033e4 <ferror@plt+0x1a44>
  4033e0:	bl	401910 <errx@plt>
  4033e4:	bl	401980 <err@plt>
  4033e8:	stp	x29, x30, [sp, #-32]!
  4033ec:	str	x19, [sp, #16]
  4033f0:	mov	x19, x1
  4033f4:	mov	x1, x2
  4033f8:	mov	x29, sp
  4033fc:	bl	403168 <ferror@plt+0x17c8>
  403400:	adrp	x8, 404000 <ferror@plt+0x2660>
  403404:	ldr	d1, [x8, #2304]
  403408:	fcvtzs	x8, d0
  40340c:	scvtf	d2, x8
  403410:	fsub	d0, d0, d2
  403414:	fmul	d0, d0, d1
  403418:	fcvtzs	x9, d0
  40341c:	stp	x8, x9, [x19]
  403420:	ldr	x19, [sp, #16]
  403424:	ldp	x29, x30, [sp], #32
  403428:	ret
  40342c:	and	w8, w0, #0xf000
  403430:	sub	w8, w8, #0x1, lsl #12
  403434:	lsr	w9, w8, #12
  403438:	cmp	w9, #0xb
  40343c:	mov	w8, wzr
  403440:	b.hi	403494 <ferror@plt+0x1af4>  // b.pmore
  403444:	adrp	x10, 404000 <ferror@plt+0x2660>
  403448:	add	x10, x10, #0x908
  40344c:	adr	x11, 403460 <ferror@plt+0x1ac0>
  403450:	ldrb	w12, [x10, x9]
  403454:	add	x11, x11, x12, lsl #2
  403458:	mov	w9, #0x64                  	// #100
  40345c:	br	x11
  403460:	mov	w9, #0x70                  	// #112
  403464:	b	40348c <ferror@plt+0x1aec>
  403468:	mov	w9, #0x63                  	// #99
  40346c:	b	40348c <ferror@plt+0x1aec>
  403470:	mov	w9, #0x62                  	// #98
  403474:	b	40348c <ferror@plt+0x1aec>
  403478:	mov	w9, #0x6c                  	// #108
  40347c:	b	40348c <ferror@plt+0x1aec>
  403480:	mov	w9, #0x73                  	// #115
  403484:	b	40348c <ferror@plt+0x1aec>
  403488:	mov	w9, #0x2d                  	// #45
  40348c:	mov	w8, #0x1                   	// #1
  403490:	strb	w9, [x1]
  403494:	tst	w0, #0x100
  403498:	mov	w9, #0x72                  	// #114
  40349c:	mov	w10, #0x2d                  	// #45
  4034a0:	add	x11, x1, x8
  4034a4:	mov	w12, #0x77                  	// #119
  4034a8:	csel	w17, w10, w9, eq  // eq = none
  4034ac:	tst	w0, #0x80
  4034b0:	mov	w14, #0x53                  	// #83
  4034b4:	mov	w15, #0x73                  	// #115
  4034b8:	mov	w16, #0x78                  	// #120
  4034bc:	strb	w17, [x11]
  4034c0:	csel	w17, w10, w12, eq  // eq = none
  4034c4:	tst	w0, #0x40
  4034c8:	orr	x13, x8, #0x2
  4034cc:	strb	w17, [x11, #1]
  4034d0:	csel	w11, w15, w14, ne  // ne = any
  4034d4:	csel	w17, w16, w10, ne  // ne = any
  4034d8:	tst	w0, #0x800
  4034dc:	csel	w11, w17, w11, eq  // eq = none
  4034e0:	add	x13, x13, x1
  4034e4:	tst	w0, #0x20
  4034e8:	strb	w11, [x13]
  4034ec:	csel	w11, w10, w9, eq  // eq = none
  4034f0:	tst	w0, #0x10
  4034f4:	strb	w11, [x13, #1]
  4034f8:	csel	w11, w10, w12, eq  // eq = none
  4034fc:	tst	w0, #0x8
  403500:	csel	w14, w15, w14, ne  // ne = any
  403504:	csel	w15, w16, w10, ne  // ne = any
  403508:	tst	w0, #0x400
  40350c:	orr	x8, x8, #0x6
  403510:	csel	w14, w15, w14, eq  // eq = none
  403514:	tst	w0, #0x4
  403518:	add	x8, x8, x1
  40351c:	csel	w9, w10, w9, eq  // eq = none
  403520:	tst	w0, #0x2
  403524:	mov	w17, #0x54                  	// #84
  403528:	strb	w11, [x13, #2]
  40352c:	mov	w11, #0x74                  	// #116
  403530:	strb	w14, [x13, #3]
  403534:	strb	w9, [x8]
  403538:	csel	w9, w10, w12, eq  // eq = none
  40353c:	tst	w0, #0x1
  403540:	strb	w9, [x8, #1]
  403544:	csel	w9, w11, w17, ne  // ne = any
  403548:	csel	w10, w16, w10, ne  // ne = any
  40354c:	tst	w0, #0x200
  403550:	csel	w9, w10, w9, eq  // eq = none
  403554:	mov	x0, x1
  403558:	strb	w9, [x8, #2]
  40355c:	strb	wzr, [x8, #3]
  403560:	ret
  403564:	sub	sp, sp, #0x50
  403568:	add	x8, sp, #0x8
  40356c:	stp	x29, x30, [sp, #48]
  403570:	stp	x20, x19, [sp, #64]
  403574:	add	x29, sp, #0x30
  403578:	tbz	w0, #1, 403588 <ferror@plt+0x1be8>
  40357c:	orr	x8, x8, #0x1
  403580:	mov	w9, #0x20                  	// #32
  403584:	strb	w9, [sp, #8]
  403588:	mov	x9, xzr
  40358c:	add	x10, x9, #0xa
  403590:	lsr	x11, x1, x10
  403594:	cbz	x11, 4035ac <ferror@plt+0x1c0c>
  403598:	cmp	x10, #0x33
  40359c:	mov	x9, x10
  4035a0:	b.cc	40358c <ferror@plt+0x1bec>  // b.lo, b.ul, b.last
  4035a4:	mov	w9, #0x3c                  	// #60
  4035a8:	b	4035b0 <ferror@plt+0x1c10>
  4035ac:	cbz	w9, 403664 <ferror@plt+0x1cc4>
  4035b0:	mov	w10, #0x6667                	// #26215
  4035b4:	movk	w10, #0x6666, lsl #16
  4035b8:	smull	x10, w9, w10
  4035bc:	adrp	x11, 404000 <ferror@plt+0x2660>
  4035c0:	lsr	x12, x10, #63
  4035c4:	asr	x10, x10, #34
  4035c8:	add	x11, x11, #0x92f
  4035cc:	add	w10, w10, w12
  4035d0:	ldrb	w12, [x11, w10, sxtw]
  4035d4:	mov	x10, #0xffffffffffffffff    	// #-1
  4035d8:	lsl	x10, x10, x9
  4035dc:	mov	x11, x8
  4035e0:	lsr	x19, x1, x9
  4035e4:	bic	x10, x1, x10
  4035e8:	strb	w12, [x11], #1
  4035ec:	tbz	w0, #0, 403608 <ferror@plt+0x1c68>
  4035f0:	add	w12, w9, #0x9
  4035f4:	cmp	w12, #0x13
  4035f8:	b.cc	403608 <ferror@plt+0x1c68>  // b.lo, b.ul, b.last
  4035fc:	mov	w11, #0x4269                	// #17001
  403600:	sturh	w11, [x8, #1]
  403604:	add	x11, x8, #0x3
  403608:	strb	wzr, [x11]
  40360c:	cbz	x10, 4036dc <ferror@plt+0x1d3c>
  403610:	sub	w8, w9, #0xa
  403614:	lsr	x8, x10, x8
  403618:	tbnz	w0, #2, 403630 <ferror@plt+0x1c90>
  40361c:	sub	x9, x8, #0x3b6
  403620:	cmp	x9, #0x64
  403624:	b.cs	403674 <ferror@plt+0x1cd4>  // b.hs, b.nlast
  403628:	add	w19, w19, #0x1
  40362c:	b	4036dc <ferror@plt+0x1d3c>
  403630:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403634:	add	x8, x8, #0x5
  403638:	movk	x9, #0xcccd
  40363c:	umulh	x10, x8, x9
  403640:	lsr	x20, x10, #3
  403644:	mul	x9, x20, x9
  403648:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40364c:	ror	x9, x9, #1
  403650:	movk	x10, #0x1999, lsl #48
  403654:	cmp	x9, x10
  403658:	b.ls	403678 <ferror@plt+0x1cd8>  // b.plast
  40365c:	cbnz	x20, 403698 <ferror@plt+0x1cf8>
  403660:	b	4036dc <ferror@plt+0x1d3c>
  403664:	mov	w9, #0x42                  	// #66
  403668:	strh	w9, [x8]
  40366c:	mov	w19, w1
  403670:	b	4036dc <ferror@plt+0x1d3c>
  403674:	add	x8, x8, #0x32
  403678:	mov	x9, #0xf5c3                	// #62915
  40367c:	movk	x9, #0x5c28, lsl #16
  403680:	movk	x9, #0xc28f, lsl #32
  403684:	lsr	x8, x8, #2
  403688:	movk	x9, #0x28f5, lsl #48
  40368c:	umulh	x8, x8, x9
  403690:	lsr	x20, x8, #2
  403694:	cbz	x20, 4036dc <ferror@plt+0x1d3c>
  403698:	bl	4016b0 <localeconv@plt>
  40369c:	cbz	x0, 4036b0 <ferror@plt+0x1d10>
  4036a0:	ldr	x4, [x0]
  4036a4:	cbz	x4, 4036b0 <ferror@plt+0x1d10>
  4036a8:	ldrb	w8, [x4]
  4036ac:	cbnz	w8, 4036b8 <ferror@plt+0x1d18>
  4036b0:	adrp	x4, 404000 <ferror@plt+0x2660>
  4036b4:	add	x4, x4, #0x937
  4036b8:	adrp	x2, 404000 <ferror@plt+0x2660>
  4036bc:	add	x2, x2, #0x939
  4036c0:	add	x0, sp, #0x10
  4036c4:	add	x6, sp, #0x8
  4036c8:	mov	w1, #0x20                  	// #32
  4036cc:	mov	w3, w19
  4036d0:	mov	x5, x20
  4036d4:	bl	4016a0 <snprintf@plt>
  4036d8:	b	4036f8 <ferror@plt+0x1d58>
  4036dc:	adrp	x2, 404000 <ferror@plt+0x2660>
  4036e0:	add	x2, x2, #0x943
  4036e4:	add	x0, sp, #0x10
  4036e8:	add	x4, sp, #0x8
  4036ec:	mov	w1, #0x20                  	// #32
  4036f0:	mov	w3, w19
  4036f4:	bl	4016a0 <snprintf@plt>
  4036f8:	add	x0, sp, #0x10
  4036fc:	bl	401780 <strdup@plt>
  403700:	ldp	x20, x19, [sp, #64]
  403704:	ldp	x29, x30, [sp, #48]
  403708:	add	sp, sp, #0x50
  40370c:	ret
  403710:	stp	x29, x30, [sp, #-64]!
  403714:	stp	x24, x23, [sp, #16]
  403718:	stp	x22, x21, [sp, #32]
  40371c:	stp	x20, x19, [sp, #48]
  403720:	mov	x29, sp
  403724:	cbz	x0, 4037d8 <ferror@plt+0x1e38>
  403728:	mov	x19, x3
  40372c:	mov	x9, x0
  403730:	mov	w0, #0xffffffff            	// #-1
  403734:	cbz	x3, 4037dc <ferror@plt+0x1e3c>
  403738:	mov	x20, x2
  40373c:	cbz	x2, 4037dc <ferror@plt+0x1e3c>
  403740:	mov	x21, x1
  403744:	cbz	x1, 4037dc <ferror@plt+0x1e3c>
  403748:	ldrb	w10, [x9]
  40374c:	cbz	w10, 4037dc <ferror@plt+0x1e3c>
  403750:	mov	x23, xzr
  403754:	mov	x8, xzr
  403758:	add	x22, x9, #0x1
  40375c:	cmp	x23, x20
  403760:	b.cs	4037f0 <ferror@plt+0x1e50>  // b.hs, b.nlast
  403764:	and	w11, w10, #0xff
  403768:	ldrb	w10, [x22]
  40376c:	sub	x9, x22, #0x1
  403770:	cmp	x8, #0x0
  403774:	csel	x8, x9, x8, eq  // eq = none
  403778:	cmp	w11, #0x2c
  40377c:	csel	x9, x9, xzr, eq  // eq = none
  403780:	cmp	w10, #0x0
  403784:	csel	x24, x22, x9, eq  // eq = none
  403788:	cbz	x8, 4037c4 <ferror@plt+0x1e24>
  40378c:	cbz	x24, 4037c4 <ferror@plt+0x1e24>
  403790:	subs	x1, x24, x8
  403794:	b.ls	4037d8 <ferror@plt+0x1e38>  // b.plast
  403798:	mov	x0, x8
  40379c:	blr	x19
  4037a0:	cmn	w0, #0x1
  4037a4:	b.eq	4037d8 <ferror@plt+0x1e38>  // b.none
  4037a8:	str	w0, [x21, x23, lsl #2]
  4037ac:	ldrb	w8, [x24]
  4037b0:	add	x0, x23, #0x1
  4037b4:	cbz	w8, 4037dc <ferror@plt+0x1e3c>
  4037b8:	ldrb	w10, [x22]
  4037bc:	mov	x8, xzr
  4037c0:	b	4037c8 <ferror@plt+0x1e28>
  4037c4:	mov	x0, x23
  4037c8:	add	x22, x22, #0x1
  4037cc:	mov	x23, x0
  4037d0:	cbnz	w10, 40375c <ferror@plt+0x1dbc>
  4037d4:	b	4037dc <ferror@plt+0x1e3c>
  4037d8:	mov	w0, #0xffffffff            	// #-1
  4037dc:	ldp	x20, x19, [sp, #48]
  4037e0:	ldp	x22, x21, [sp, #32]
  4037e4:	ldp	x24, x23, [sp, #16]
  4037e8:	ldp	x29, x30, [sp], #64
  4037ec:	ret
  4037f0:	mov	w0, #0xfffffffe            	// #-2
  4037f4:	b	4037dc <ferror@plt+0x1e3c>
  4037f8:	stp	x29, x30, [sp, #-32]!
  4037fc:	str	x19, [sp, #16]
  403800:	mov	x29, sp
  403804:	cbz	x0, 403828 <ferror@plt+0x1e88>
  403808:	mov	x19, x3
  40380c:	mov	w8, #0xffffffff            	// #-1
  403810:	cbz	x3, 40382c <ferror@plt+0x1e8c>
  403814:	ldrb	w9, [x0]
  403818:	cbz	w9, 40382c <ferror@plt+0x1e8c>
  40381c:	ldr	x8, [x19]
  403820:	cmp	x8, x2
  403824:	b.ls	40383c <ferror@plt+0x1e9c>  // b.plast
  403828:	mov	w8, #0xffffffff            	// #-1
  40382c:	ldr	x19, [sp, #16]
  403830:	mov	w0, w8
  403834:	ldp	x29, x30, [sp], #32
  403838:	ret
  40383c:	cmp	w9, #0x2b
  403840:	b.ne	40384c <ferror@plt+0x1eac>  // b.any
  403844:	add	x0, x0, #0x1
  403848:	b	403854 <ferror@plt+0x1eb4>
  40384c:	mov	x8, xzr
  403850:	str	xzr, [x19]
  403854:	add	x1, x1, x8, lsl #2
  403858:	sub	x2, x2, x8
  40385c:	mov	x3, x4
  403860:	bl	403710 <ferror@plt+0x1d70>
  403864:	mov	w8, w0
  403868:	cmp	w0, #0x1
  40386c:	b.lt	40382c <ferror@plt+0x1e8c>  // b.tstop
  403870:	ldr	x9, [x19]
  403874:	add	x9, x9, w8, uxtw
  403878:	str	x9, [x19]
  40387c:	b	40382c <ferror@plt+0x1e8c>
  403880:	stp	x29, x30, [sp, #-64]!
  403884:	mov	x8, x0
  403888:	mov	w0, #0xffffffea            	// #-22
  40388c:	str	x23, [sp, #16]
  403890:	stp	x22, x21, [sp, #32]
  403894:	stp	x20, x19, [sp, #48]
  403898:	mov	x29, sp
  40389c:	cbz	x1, 40393c <ferror@plt+0x1f9c>
  4038a0:	cbz	x8, 40393c <ferror@plt+0x1f9c>
  4038a4:	mov	x19, x2
  4038a8:	cbz	x2, 40393c <ferror@plt+0x1f9c>
  4038ac:	ldrb	w9, [x8]
  4038b0:	cbz	w9, 403938 <ferror@plt+0x1f98>
  4038b4:	mov	x20, x1
  4038b8:	mov	x0, xzr
  4038bc:	add	x21, x8, #0x1
  4038c0:	mov	w22, #0x1                   	// #1
  4038c4:	mov	x8, x21
  4038c8:	ldrb	w10, [x8], #-1
  4038cc:	and	w9, w9, #0xff
  4038d0:	cmp	x0, #0x0
  4038d4:	csel	x0, x8, x0, eq  // eq = none
  4038d8:	cmp	w9, #0x2c
  4038dc:	csel	x8, x8, xzr, eq  // eq = none
  4038e0:	cmp	w10, #0x0
  4038e4:	mov	w9, w10
  4038e8:	csel	x23, x21, x8, eq  // eq = none
  4038ec:	cbz	x0, 403930 <ferror@plt+0x1f90>
  4038f0:	cbz	x23, 403930 <ferror@plt+0x1f90>
  4038f4:	subs	x1, x23, x0
  4038f8:	b.ls	403950 <ferror@plt+0x1fb0>  // b.plast
  4038fc:	blr	x19
  403900:	tbnz	w0, #31, 40393c <ferror@plt+0x1f9c>
  403904:	mov	w8, w0
  403908:	lsr	x8, x8, #3
  40390c:	ldrb	w9, [x20, x8]
  403910:	and	w10, w0, #0x7
  403914:	lsl	w10, w22, w10
  403918:	orr	w9, w9, w10
  40391c:	strb	w9, [x20, x8]
  403920:	ldrb	w8, [x23]
  403924:	cbz	w8, 403938 <ferror@plt+0x1f98>
  403928:	ldrb	w9, [x21]
  40392c:	mov	x0, xzr
  403930:	add	x21, x21, #0x1
  403934:	cbnz	w9, 4038c4 <ferror@plt+0x1f24>
  403938:	mov	w0, wzr
  40393c:	ldp	x20, x19, [sp, #48]
  403940:	ldp	x22, x21, [sp, #32]
  403944:	ldr	x23, [sp, #16]
  403948:	ldp	x29, x30, [sp], #64
  40394c:	ret
  403950:	mov	w0, #0xffffffff            	// #-1
  403954:	b	40393c <ferror@plt+0x1f9c>
  403958:	stp	x29, x30, [sp, #-48]!
  40395c:	mov	x8, x0
  403960:	mov	w0, #0xffffffea            	// #-22
  403964:	stp	x22, x21, [sp, #16]
  403968:	stp	x20, x19, [sp, #32]
  40396c:	mov	x29, sp
  403970:	cbz	x1, 4039fc <ferror@plt+0x205c>
  403974:	cbz	x8, 4039fc <ferror@plt+0x205c>
  403978:	mov	x19, x2
  40397c:	cbz	x2, 4039fc <ferror@plt+0x205c>
  403980:	ldrb	w9, [x8]
  403984:	cbz	w9, 4039f8 <ferror@plt+0x2058>
  403988:	mov	x20, x1
  40398c:	mov	x0, xzr
  403990:	add	x21, x8, #0x1
  403994:	mov	x8, x21
  403998:	ldrb	w10, [x8], #-1
  40399c:	and	w9, w9, #0xff
  4039a0:	cmp	x0, #0x0
  4039a4:	csel	x0, x8, x0, eq  // eq = none
  4039a8:	cmp	w9, #0x2c
  4039ac:	csel	x8, x8, xzr, eq  // eq = none
  4039b0:	cmp	w10, #0x0
  4039b4:	mov	w9, w10
  4039b8:	csel	x22, x21, x8, eq  // eq = none
  4039bc:	cbz	x0, 4039f0 <ferror@plt+0x2050>
  4039c0:	cbz	x22, 4039f0 <ferror@plt+0x2050>
  4039c4:	subs	x1, x22, x0
  4039c8:	b.ls	403a0c <ferror@plt+0x206c>  // b.plast
  4039cc:	blr	x19
  4039d0:	tbnz	x0, #63, 4039fc <ferror@plt+0x205c>
  4039d4:	ldr	x8, [x20]
  4039d8:	orr	x8, x8, x0
  4039dc:	str	x8, [x20]
  4039e0:	ldrb	w8, [x22]
  4039e4:	cbz	w8, 4039f8 <ferror@plt+0x2058>
  4039e8:	ldrb	w9, [x21]
  4039ec:	mov	x0, xzr
  4039f0:	add	x21, x21, #0x1
  4039f4:	cbnz	w9, 403994 <ferror@plt+0x1ff4>
  4039f8:	mov	w0, wzr
  4039fc:	ldp	x20, x19, [sp, #32]
  403a00:	ldp	x22, x21, [sp, #16]
  403a04:	ldp	x29, x30, [sp], #48
  403a08:	ret
  403a0c:	mov	w0, #0xffffffff            	// #-1
  403a10:	b	4039fc <ferror@plt+0x205c>
  403a14:	stp	x29, x30, [sp, #-64]!
  403a18:	mov	x29, sp
  403a1c:	str	x23, [sp, #16]
  403a20:	stp	x22, x21, [sp, #32]
  403a24:	stp	x20, x19, [sp, #48]
  403a28:	str	xzr, [x29, #24]
  403a2c:	cbz	x0, 403b04 <ferror@plt+0x2164>
  403a30:	mov	w21, w3
  403a34:	mov	x19, x2
  403a38:	mov	x23, x1
  403a3c:	mov	x22, x0
  403a40:	str	w3, [x1]
  403a44:	str	w3, [x2]
  403a48:	bl	401940 <__errno_location@plt>
  403a4c:	str	wzr, [x0]
  403a50:	ldrb	w8, [x22]
  403a54:	mov	x20, x0
  403a58:	cmp	w8, #0x3a
  403a5c:	b.ne	403a68 <ferror@plt+0x20c8>  // b.any
  403a60:	add	x21, x22, #0x1
  403a64:	b	403ac4 <ferror@plt+0x2124>
  403a68:	add	x1, x29, #0x18
  403a6c:	mov	w2, #0xa                   	// #10
  403a70:	mov	x0, x22
  403a74:	bl	401860 <strtol@plt>
  403a78:	str	w0, [x23]
  403a7c:	str	w0, [x19]
  403a80:	ldr	x8, [x29, #24]
  403a84:	mov	w0, #0xffffffff            	// #-1
  403a88:	cmp	x8, x22
  403a8c:	b.eq	403b04 <ferror@plt+0x2164>  // b.none
  403a90:	ldr	w9, [x20]
  403a94:	cbnz	w9, 403b04 <ferror@plt+0x2164>
  403a98:	cbz	x8, 403b04 <ferror@plt+0x2164>
  403a9c:	ldrb	w9, [x8]
  403aa0:	cmp	w9, #0x2d
  403aa4:	b.eq	403ab8 <ferror@plt+0x2118>  // b.none
  403aa8:	cmp	w9, #0x3a
  403aac:	b.ne	403b00 <ferror@plt+0x2160>  // b.any
  403ab0:	ldrb	w9, [x8, #1]
  403ab4:	cbz	w9, 403b18 <ferror@plt+0x2178>
  403ab8:	add	x21, x8, #0x1
  403abc:	str	xzr, [x29, #24]
  403ac0:	str	wzr, [x20]
  403ac4:	add	x1, x29, #0x18
  403ac8:	mov	w2, #0xa                   	// #10
  403acc:	mov	x0, x21
  403ad0:	bl	401860 <strtol@plt>
  403ad4:	str	w0, [x19]
  403ad8:	ldr	w8, [x20]
  403adc:	mov	w0, #0xffffffff            	// #-1
  403ae0:	cbnz	w8, 403b04 <ferror@plt+0x2164>
  403ae4:	ldr	x8, [x29, #24]
  403ae8:	cbz	x8, 403b04 <ferror@plt+0x2164>
  403aec:	cmp	x8, x21
  403af0:	mov	w0, #0xffffffff            	// #-1
  403af4:	b.eq	403b04 <ferror@plt+0x2164>  // b.none
  403af8:	ldrb	w8, [x8]
  403afc:	cbnz	w8, 403b04 <ferror@plt+0x2164>
  403b00:	mov	w0, wzr
  403b04:	ldp	x20, x19, [sp, #48]
  403b08:	ldp	x22, x21, [sp, #32]
  403b0c:	ldr	x23, [sp, #16]
  403b10:	ldp	x29, x30, [sp], #64
  403b14:	ret
  403b18:	str	w21, [x19]
  403b1c:	b	403b00 <ferror@plt+0x2160>
  403b20:	sub	sp, sp, #0x40
  403b24:	mov	w8, wzr
  403b28:	stp	x29, x30, [sp, #16]
  403b2c:	str	x21, [sp, #32]
  403b30:	stp	x20, x19, [sp, #48]
  403b34:	add	x29, sp, #0x10
  403b38:	cbz	x1, 403bd8 <ferror@plt+0x2238>
  403b3c:	cbz	x0, 403bd8 <ferror@plt+0x2238>
  403b40:	mov	x20, x1
  403b44:	add	x1, x29, #0x18
  403b48:	bl	403bf0 <ferror@plt+0x2250>
  403b4c:	mov	x19, x0
  403b50:	add	x1, sp, #0x8
  403b54:	mov	x0, x20
  403b58:	bl	403bf0 <ferror@plt+0x2250>
  403b5c:	ldr	x20, [x29, #24]
  403b60:	ldr	x8, [sp, #8]
  403b64:	mov	x21, x0
  403b68:	add	x9, x8, x20
  403b6c:	cmp	x9, #0x1
  403b70:	b.eq	403b7c <ferror@plt+0x21dc>  // b.none
  403b74:	cbnz	x9, 403b9c <ferror@plt+0x21fc>
  403b78:	b	403bd4 <ferror@plt+0x2234>
  403b7c:	cbz	x19, 403b8c <ferror@plt+0x21ec>
  403b80:	ldrb	w9, [x19]
  403b84:	cmp	w9, #0x2f
  403b88:	b.eq	403bd4 <ferror@plt+0x2234>  // b.none
  403b8c:	cbz	x21, 403bcc <ferror@plt+0x222c>
  403b90:	ldrb	w9, [x21]
  403b94:	cmp	w9, #0x2f
  403b98:	b.eq	403bd4 <ferror@plt+0x2234>  // b.none
  403b9c:	cbz	x19, 403bcc <ferror@plt+0x222c>
  403ba0:	cbz	x21, 403bcc <ferror@plt+0x222c>
  403ba4:	cmp	x20, x8
  403ba8:	b.ne	403bcc <ferror@plt+0x222c>  // b.any
  403bac:	mov	x0, x19
  403bb0:	mov	x1, x21
  403bb4:	mov	x2, x20
  403bb8:	bl	401720 <strncmp@plt>
  403bbc:	cbnz	w0, 403bcc <ferror@plt+0x222c>
  403bc0:	add	x0, x19, x20
  403bc4:	add	x20, x21, x20
  403bc8:	b	403b44 <ferror@plt+0x21a4>
  403bcc:	mov	w8, wzr
  403bd0:	b	403bd8 <ferror@plt+0x2238>
  403bd4:	mov	w8, #0x1                   	// #1
  403bd8:	ldp	x20, x19, [sp, #48]
  403bdc:	ldr	x21, [sp, #32]
  403be0:	ldp	x29, x30, [sp, #16]
  403be4:	mov	w0, w8
  403be8:	add	sp, sp, #0x40
  403bec:	ret
  403bf0:	mov	x8, x0
  403bf4:	str	xzr, [x1]
  403bf8:	mov	x0, x8
  403bfc:	cbz	x8, 403c28 <ferror@plt+0x2288>
  403c00:	ldrb	w8, [x0]
  403c04:	cmp	w8, #0x2f
  403c08:	b.ne	403c20 <ferror@plt+0x2280>  // b.any
  403c0c:	mov	x8, x0
  403c10:	ldrb	w9, [x8, #1]!
  403c14:	cmp	w9, #0x2f
  403c18:	b.eq	403bf8 <ferror@plt+0x2258>  // b.none
  403c1c:	b	403c2c <ferror@plt+0x228c>
  403c20:	cbnz	w8, 403c2c <ferror@plt+0x228c>
  403c24:	mov	x0, xzr
  403c28:	ret
  403c2c:	mov	w8, #0x1                   	// #1
  403c30:	str	x8, [x1]
  403c34:	ldrb	w9, [x0, x8]
  403c38:	cbz	w9, 403c28 <ferror@plt+0x2288>
  403c3c:	cmp	w9, #0x2f
  403c40:	b.eq	403c28 <ferror@plt+0x2288>  // b.none
  403c44:	add	x8, x8, #0x1
  403c48:	b	403c30 <ferror@plt+0x2290>
  403c4c:	stp	x29, x30, [sp, #-64]!
  403c50:	orr	x8, x0, x1
  403c54:	stp	x24, x23, [sp, #16]
  403c58:	stp	x22, x21, [sp, #32]
  403c5c:	stp	x20, x19, [sp, #48]
  403c60:	mov	x29, sp
  403c64:	cbz	x8, 403c98 <ferror@plt+0x22f8>
  403c68:	mov	x19, x1
  403c6c:	mov	x21, x0
  403c70:	mov	x20, x2
  403c74:	cbz	x0, 403cb4 <ferror@plt+0x2314>
  403c78:	cbz	x19, 403cd0 <ferror@plt+0x2330>
  403c7c:	mov	x0, x21
  403c80:	bl	401600 <strlen@plt>
  403c84:	mvn	x8, x0
  403c88:	cmp	x8, x20
  403c8c:	b.cs	403cd8 <ferror@plt+0x2338>  // b.hs, b.nlast
  403c90:	mov	x22, xzr
  403c94:	b	403d14 <ferror@plt+0x2374>
  403c98:	adrp	x0, 404000 <ferror@plt+0x2660>
  403c9c:	add	x0, x0, #0x682
  403ca0:	ldp	x20, x19, [sp, #48]
  403ca4:	ldp	x22, x21, [sp, #32]
  403ca8:	ldp	x24, x23, [sp, #16]
  403cac:	ldp	x29, x30, [sp], #64
  403cb0:	b	401780 <strdup@plt>
  403cb4:	mov	x0, x19
  403cb8:	mov	x1, x20
  403cbc:	ldp	x20, x19, [sp, #48]
  403cc0:	ldp	x22, x21, [sp, #32]
  403cc4:	ldp	x24, x23, [sp, #16]
  403cc8:	ldp	x29, x30, [sp], #64
  403ccc:	b	4018a0 <strndup@plt>
  403cd0:	mov	x0, x21
  403cd4:	b	403ca0 <ferror@plt+0x2300>
  403cd8:	add	x24, x0, x20
  403cdc:	mov	x23, x0
  403ce0:	add	x0, x24, #0x1
  403ce4:	bl	4016f0 <malloc@plt>
  403ce8:	mov	x22, x0
  403cec:	cbz	x0, 403d14 <ferror@plt+0x2374>
  403cf0:	mov	x0, x22
  403cf4:	mov	x1, x21
  403cf8:	mov	x2, x23
  403cfc:	bl	4015d0 <memcpy@plt>
  403d00:	add	x0, x22, x23
  403d04:	mov	x1, x19
  403d08:	mov	x2, x20
  403d0c:	bl	4015d0 <memcpy@plt>
  403d10:	strb	wzr, [x22, x24]
  403d14:	mov	x0, x22
  403d18:	ldp	x20, x19, [sp, #48]
  403d1c:	ldp	x22, x21, [sp, #32]
  403d20:	ldp	x24, x23, [sp, #16]
  403d24:	ldp	x29, x30, [sp], #64
  403d28:	ret
  403d2c:	stp	x29, x30, [sp, #-32]!
  403d30:	stp	x20, x19, [sp, #16]
  403d34:	mov	x19, x1
  403d38:	mov	x20, x0
  403d3c:	mov	x29, sp
  403d40:	cbz	x1, 403d54 <ferror@plt+0x23b4>
  403d44:	mov	x0, x19
  403d48:	bl	401600 <strlen@plt>
  403d4c:	mov	x2, x0
  403d50:	b	403d58 <ferror@plt+0x23b8>
  403d54:	mov	x2, xzr
  403d58:	mov	x0, x20
  403d5c:	mov	x1, x19
  403d60:	ldp	x20, x19, [sp, #16]
  403d64:	ldp	x29, x30, [sp], #32
  403d68:	b	403c4c <ferror@plt+0x22ac>
  403d6c:	sub	sp, sp, #0x120
  403d70:	stp	x29, x30, [sp, #256]
  403d74:	add	x29, sp, #0x100
  403d78:	add	x9, sp, #0x80
  403d7c:	mov	x10, sp
  403d80:	mov	x11, #0xffffffffffffffd0    	// #-48
  403d84:	add	x8, x29, #0x20
  403d88:	movk	x11, #0xff80, lsl #32
  403d8c:	add	x9, x9, #0x30
  403d90:	add	x10, x10, #0x80
  403d94:	stp	x8, x9, [x29, #-32]
  403d98:	stp	x10, x11, [x29, #-16]
  403d9c:	stp	q1, q2, [sp, #16]
  403da0:	str	q0, [sp]
  403da4:	ldp	q0, q1, [x29, #-32]
  403da8:	stp	x28, x19, [sp, #272]
  403dac:	mov	x19, x0
  403db0:	stp	x2, x3, [sp, #128]
  403db4:	sub	x0, x29, #0x28
  403db8:	sub	x2, x29, #0x50
  403dbc:	stp	x4, x5, [sp, #144]
  403dc0:	stp	x6, x7, [sp, #160]
  403dc4:	stp	q3, q4, [sp, #48]
  403dc8:	stp	q5, q6, [sp, #80]
  403dcc:	str	q7, [sp, #112]
  403dd0:	stp	q0, q1, [x29, #-80]
  403dd4:	bl	401890 <vasprintf@plt>
  403dd8:	tbnz	w0, #31, 403e00 <ferror@plt+0x2460>
  403ddc:	ldur	x1, [x29, #-40]
  403de0:	mov	w2, w0
  403de4:	mov	x0, x19
  403de8:	bl	403c4c <ferror@plt+0x22ac>
  403dec:	ldur	x8, [x29, #-40]
  403df0:	mov	x19, x0
  403df4:	mov	x0, x8
  403df8:	bl	401870 <free@plt>
  403dfc:	b	403e04 <ferror@plt+0x2464>
  403e00:	mov	x19, xzr
  403e04:	mov	x0, x19
  403e08:	ldp	x28, x19, [sp, #272]
  403e0c:	ldp	x29, x30, [sp, #256]
  403e10:	add	sp, sp, #0x120
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-80]!
  403e1c:	stp	x24, x23, [sp, #32]
  403e20:	stp	x22, x21, [sp, #48]
  403e24:	stp	x20, x19, [sp, #64]
  403e28:	ldr	x19, [x0]
  403e2c:	str	x25, [sp, #16]
  403e30:	mov	x29, sp
  403e34:	ldrb	w8, [x19]
  403e38:	cbz	w8, 403f38 <ferror@plt+0x2598>
  403e3c:	mov	x20, x0
  403e40:	mov	x22, x1
  403e44:	mov	x0, x19
  403e48:	mov	x1, x2
  403e4c:	mov	w23, w3
  403e50:	mov	x21, x2
  403e54:	bl	4018b0 <strspn@plt>
  403e58:	add	x19, x19, x0
  403e5c:	ldrb	w25, [x19]
  403e60:	cbz	x25, 403f34 <ferror@plt+0x2594>
  403e64:	cbz	w23, 403ee8 <ferror@plt+0x2548>
  403e68:	cmp	w25, #0x3f
  403e6c:	b.hi	403f04 <ferror@plt+0x2564>  // b.pmore
  403e70:	mov	w8, #0x1                   	// #1
  403e74:	mov	x9, #0x1                   	// #1
  403e78:	lsl	x8, x8, x25
  403e7c:	movk	x9, #0x84, lsl #32
  403e80:	and	x8, x8, x9
  403e84:	cbz	x8, 403f04 <ferror@plt+0x2564>
  403e88:	add	x23, x19, #0x1
  403e8c:	add	x1, x29, #0x1c
  403e90:	mov	x0, x23
  403e94:	strb	w25, [x29, #28]
  403e98:	strb	wzr, [x29, #29]
  403e9c:	bl	403f58 <ferror@plt+0x25b8>
  403ea0:	str	x0, [x22]
  403ea4:	add	x8, x0, x19
  403ea8:	ldrb	w8, [x8, #1]
  403eac:	cbz	w8, 403f34 <ferror@plt+0x2594>
  403eb0:	cmp	w8, w25
  403eb4:	b.ne	403f34 <ferror@plt+0x2594>  // b.any
  403eb8:	add	x8, x0, x19
  403ebc:	ldrsb	w1, [x8, #2]
  403ec0:	mov	x24, x0
  403ec4:	cbz	w1, 403ed4 <ferror@plt+0x2534>
  403ec8:	mov	x0, x21
  403ecc:	bl	4018c0 <strchr@plt>
  403ed0:	cbz	x0, 403f34 <ferror@plt+0x2594>
  403ed4:	add	x8, x19, x24
  403ed8:	add	x8, x8, #0x2
  403edc:	str	x8, [x20]
  403ee0:	mov	x19, x23
  403ee4:	b	403f3c <ferror@plt+0x259c>
  403ee8:	mov	x0, x19
  403eec:	mov	x1, x21
  403ef0:	bl	401920 <strcspn@plt>
  403ef4:	add	x8, x19, x0
  403ef8:	str	x0, [x22]
  403efc:	str	x8, [x20]
  403f00:	b	403f3c <ferror@plt+0x259c>
  403f04:	mov	x0, x19
  403f08:	mov	x1, x21
  403f0c:	bl	403f58 <ferror@plt+0x25b8>
  403f10:	str	x0, [x22]
  403f14:	add	x22, x19, x0
  403f18:	ldrsb	w1, [x22]
  403f1c:	cbz	w1, 403f2c <ferror@plt+0x258c>
  403f20:	mov	x0, x21
  403f24:	bl	4018c0 <strchr@plt>
  403f28:	cbz	x0, 403f34 <ferror@plt+0x2594>
  403f2c:	str	x22, [x20]
  403f30:	b	403f3c <ferror@plt+0x259c>
  403f34:	str	x19, [x20]
  403f38:	mov	x19, xzr
  403f3c:	mov	x0, x19
  403f40:	ldp	x20, x19, [sp, #64]
  403f44:	ldp	x22, x21, [sp, #48]
  403f48:	ldp	x24, x23, [sp, #32]
  403f4c:	ldr	x25, [sp, #16]
  403f50:	ldp	x29, x30, [sp], #80
  403f54:	ret
  403f58:	stp	x29, x30, [sp, #-48]!
  403f5c:	stp	x20, x19, [sp, #32]
  403f60:	ldrb	w9, [x0]
  403f64:	str	x21, [sp, #16]
  403f68:	mov	x29, sp
  403f6c:	cbz	w9, 403fc8 <ferror@plt+0x2628>
  403f70:	mov	x19, x1
  403f74:	mov	x21, xzr
  403f78:	mov	w8, wzr
  403f7c:	add	x20, x0, #0x1
  403f80:	cbz	w8, 403f98 <ferror@plt+0x25f8>
  403f84:	mov	w8, wzr
  403f88:	ldrb	w9, [x20, x21]
  403f8c:	add	x21, x21, #0x1
  403f90:	cbnz	w9, 403f80 <ferror@plt+0x25e0>
  403f94:	b	403fc4 <ferror@plt+0x2624>
  403f98:	and	w8, w9, #0xff
  403f9c:	cmp	w8, #0x5c
  403fa0:	b.ne	403fac <ferror@plt+0x260c>  // b.any
  403fa4:	mov	w8, #0x1                   	// #1
  403fa8:	b	403f88 <ferror@plt+0x25e8>
  403fac:	sxtb	w1, w9
  403fb0:	mov	x0, x19
  403fb4:	bl	4018c0 <strchr@plt>
  403fb8:	cbz	x0, 403f84 <ferror@plt+0x25e4>
  403fbc:	mov	w8, wzr
  403fc0:	b	403fd0 <ferror@plt+0x2630>
  403fc4:	b	403fd0 <ferror@plt+0x2630>
  403fc8:	mov	w8, wzr
  403fcc:	mov	w21, wzr
  403fd0:	sub	w8, w21, w8
  403fd4:	ldp	x20, x19, [sp, #32]
  403fd8:	ldr	x21, [sp, #16]
  403fdc:	sxtw	x0, w8
  403fe0:	ldp	x29, x30, [sp], #48
  403fe4:	ret
  403fe8:	stp	x29, x30, [sp, #-32]!
  403fec:	str	x19, [sp, #16]
  403ff0:	mov	x19, x0
  403ff4:	mov	x29, sp
  403ff8:	mov	x0, x19
  403ffc:	bl	401750 <fgetc@plt>
  404000:	cmp	w0, #0xa
  404004:	b.eq	404018 <ferror@plt+0x2678>  // b.none
  404008:	cmn	w0, #0x1
  40400c:	b.ne	403ff8 <ferror@plt+0x2658>  // b.any
  404010:	mov	w0, #0x1                   	// #1
  404014:	b	40401c <ferror@plt+0x267c>
  404018:	mov	w0, wzr
  40401c:	ldr	x19, [sp, #16]
  404020:	ldp	x29, x30, [sp], #32
  404024:	ret
  404028:	stp	x29, x30, [sp, #-64]!
  40402c:	mov	x29, sp
  404030:	stp	x19, x20, [sp, #16]
  404034:	adrp	x20, 414000 <ferror@plt+0x12660>
  404038:	add	x20, x20, #0xde0
  40403c:	stp	x21, x22, [sp, #32]
  404040:	adrp	x21, 414000 <ferror@plt+0x12660>
  404044:	add	x21, x21, #0xdd8
  404048:	sub	x20, x20, x21
  40404c:	mov	w22, w0
  404050:	stp	x23, x24, [sp, #48]
  404054:	mov	x23, x1
  404058:	mov	x24, x2
  40405c:	bl	401598 <memcpy@plt-0x38>
  404060:	cmp	xzr, x20, asr #3
  404064:	b.eq	404090 <ferror@plt+0x26f0>  // b.none
  404068:	asr	x20, x20, #3
  40406c:	mov	x19, #0x0                   	// #0
  404070:	ldr	x3, [x21, x19, lsl #3]
  404074:	mov	x2, x24
  404078:	add	x19, x19, #0x1
  40407c:	mov	x1, x23
  404080:	mov	w0, w22
  404084:	blr	x3
  404088:	cmp	x20, x19
  40408c:	b.ne	404070 <ferror@plt+0x26d0>  // b.any
  404090:	ldp	x19, x20, [sp, #16]
  404094:	ldp	x21, x22, [sp, #32]
  404098:	ldp	x23, x24, [sp, #48]
  40409c:	ldp	x29, x30, [sp], #64
  4040a0:	ret
  4040a4:	nop
  4040a8:	ret
  4040ac:	nop
  4040b0:	adrp	x2, 415000 <ferror@plt+0x13660>
  4040b4:	mov	x1, #0x0                   	// #0
  4040b8:	ldr	x2, [x2, #504]
  4040bc:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004040c0 <.fini>:
  4040c0:	stp	x29, x30, [sp, #-16]!
  4040c4:	mov	x29, sp
  4040c8:	ldp	x29, x30, [sp], #16
  4040cc:	ret
