# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../demo.srcs/sources_1/new/BasicLEDController.v" \
"../../../../demo.ip_user_files/bd/MainDesign/ip/MainDesign_BasicLEDController_0_0/sim/MainDesign_BasicLEDController_0_0.v" \
"../../../../demo.ip_user_files/bd/MainDesign/sim/MainDesign.v" \
"../../../../demo.gen/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
