#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0056] Two significant advantages of the arrangement described above are the relatively low mask count and simplified wafer scale packaging.
1-1	0-1	[	_	_	
1-2	1-5	0056	_	_	
1-3	5-6	]	_	_	
1-4	7-10	Two	_	_	
1-5	11-22	significant	_	_	
1-6	23-33	advantages	_	_	
1-7	34-36	of	_	_	
1-8	37-40	the	_	_	
1-9	41-52	arrangement	_	_	
1-10	53-62	described	_	_	
1-11	63-68	above	_	_	
1-12	69-72	are	_	_	
1-13	73-76	the	_	_	
1-14	77-87	relatively	_	_	
1-15	88-91	low	_	_	
1-16	92-96	mask	_	_	
1-17	97-102	count	_	_	
1-18	103-106	and	_	_	
1-19	107-117	simplified	_	_	
1-20	118-123	wafer	_	_	
1-21	124-129	scale	_	_	
1-22	130-139	packaging	_	_	
1-23	139-140	.	_	_	

#Text=Both result in a significantly lower cost than existing solutions.
2-1	141-145	Both	_	_	
2-2	146-152	result	_	_	
2-3	153-155	in	_	_	
2-4	156-157	a	_	_	
2-5	158-171	significantly	_	_	
2-6	172-177	lower	_	_	
2-7	178-182	cost	_	_	
2-8	183-187	than	_	_	
2-9	188-196	existing	_	_	
2-10	197-206	solutions	_	_	
2-11	206-207	.	_	_	

#Text=This is realised by making the accelerometer sensor in the handle wafer (comparable to bulk MEMS).
3-1	208-212	This	_	_	
3-2	213-215	is	_	_	
3-3	216-224	realised	_	_	
3-4	225-227	by	_	_	
3-5	228-234	making	_	_	
3-6	235-238	the	_	_	
3-7	239-252	accelerometer	_	_	
3-8	253-259	sensor	_	_	
3-9	260-262	in	_	_	
3-10	263-266	the	_	_	
3-11	267-273	handle	_	_	
3-12	274-279	wafer	_	_	
3-13	280-281	(	_	_	
3-14	281-291	comparable	_	_	
3-15	292-294	to	_	_	
3-16	295-299	bulk	_	_	
3-17	300-304	MEMS	_	_	
3-18	304-305	)	_	_	
3-19	305-306	.	_	_	

#Text=This is done by etching very deep trenches from the back of the wafer, until the buried oxide is reached.
4-1	307-311	This	_	_	
4-2	312-314	is	_	_	
4-3	315-319	done	_	_	
4-4	320-322	by	_	_	
4-5	323-330	etching	_	_	
4-6	331-335	very	_	_	
4-7	336-340	deep	_	_	
4-8	341-349	trenches	_	_	
4-9	350-354	from	_	_	
4-10	355-358	the	_	_	
4-11	359-363	back	_	_	
4-12	364-366	of	_	_	
4-13	367-370	the	_	_	
4-14	371-376	wafer	_	_	
4-15	376-377	,	_	_	
4-16	378-383	until	_	_	
4-17	384-387	the	_	_	
4-18	388-394	buried	_	_	
4-19	395-400	oxide	_	_	
4-20	401-403	is	_	_	
4-21	404-411	reached	_	_	
4-22	411-412	.	_	_	

#Text=The buried oxide is etched to release the proof mass.
5-1	413-416	The	_	_	
5-2	417-423	buried	_	_	
5-3	424-429	oxide	_	_	
5-4	430-432	is	_	_	
5-5	433-439	etched	_	_	
5-6	440-442	to	_	_	
5-7	443-450	release	_	_	
5-8	451-454	the	_	_	
5-9	455-460	proof	_	_	
5-10	461-465	mass	_	_	
5-11	465-466	.	_	_	

#Text=It is the existing buried oxide that is used as the sacrificial layer.
6-1	467-469	It	_	_	
6-2	470-472	is	_	_	
6-3	473-476	the	_	_	
6-4	477-485	existing	_	_	
6-5	486-492	buried	_	_	
6-6	493-498	oxide	_	_	
6-7	499-503	that	_	_	
6-8	504-506	is	_	_	
6-9	507-511	used	_	_	
6-10	512-514	as	_	_	
6-11	515-518	the	_	_	
6-12	519-530	sacrificial	_	_	
6-13	531-536	layer	_	_	
6-14	536-537	.	_	_	

#Text=The existing handle wafer contacts provide the electrical connection.
#Text=[0057] As the wafer is relatively thick (100-200 .mu.m), large capacitance variations can be achieved with only a single plate (as compared to the much thinner polysilicon layer used in surface MEMS).
7-1	538-541	The	_	_	
7-2	542-550	existing	_	_	
7-3	551-557	handle	_	_	
7-4	558-563	wafer	_	_	
7-5	564-572	contacts	_	_	
7-6	573-580	provide	_	_	
7-7	581-584	the	_	_	
7-8	585-595	electrical	_	_	
7-9	596-606	connection	_	_	
7-10	606-607	.	_	_	
7-11	608-609	[	_	_	
7-12	609-613	0057	_	_	
7-13	613-614	]	_	_	
7-14	615-617	As	_	_	
7-15	618-621	the	_	_	
7-16	622-627	wafer	_	_	
7-17	628-630	is	_	_	
7-18	631-641	relatively	_	_	
7-19	642-647	thick	_	_	
7-20	648-649	(	_	_	
7-21	649-652	100	_	_	
7-22	652-653	-	_	_	
7-23	653-656	200	_	_	
7-24	657-658	.	_	_	
7-25	658-662	mu.m	_	_	
7-26	662-663	)	_	_	
7-27	663-664	,	_	_	
7-28	665-670	large	_	_	
7-29	671-682	capacitance	_	_	
7-30	683-693	variations	_	_	
7-31	694-697	can	_	_	
7-32	698-700	be	_	_	
7-33	701-709	achieved	_	_	
7-34	710-714	with	_	_	
7-35	715-719	only	_	_	
7-36	720-721	a	_	_	
7-37	722-728	single	_	_	
7-38	729-734	plate	_	_	
7-39	735-736	(	_	_	
7-40	736-738	as	_	_	
7-41	739-747	compared	_	_	
7-42	748-750	to	_	_	
7-43	751-754	the	_	_	
7-44	755-759	much	_	_	
7-45	760-767	thinner	_	_	
7-46	768-779	polysilicon	_	_	
7-47	780-785	layer	_	_	
7-48	786-790	used	_	_	
7-49	791-793	in	_	_	
7-50	794-801	surface	_	_	
7-51	802-806	MEMS	_	_	
7-52	806-807	)	_	_	
7-53	807-808	.	_	_	

#Text=Also, the proof mass is larger, which increases sensitivity.
#Text=[0058] The moving part is not exposed from the top side.
8-1	809-813	Also	_	_	
8-2	813-814	,	_	_	
8-3	815-818	the	_	_	
8-4	819-824	proof	_	_	
8-5	825-829	mass	_	_	
8-6	830-832	is	_	_	
8-7	833-839	larger	_	_	
8-8	839-840	,	_	_	
8-9	841-846	which	_	_	
8-10	847-856	increases	_	_	
8-11	857-868	sensitivity	_	_	
8-12	868-869	.	_	_	
8-13	870-871	[	_	_	
8-14	871-875	0058	_	_	
8-15	875-876	]	_	_	
8-16	877-880	The	_	_	
8-17	881-887	moving	_	_	
8-18	888-892	part	_	_	
8-19	893-895	is	_	_	
8-20	896-899	not	_	_	
8-21	900-907	exposed	_	_	
8-22	908-912	from	_	_	
8-23	913-916	the	_	_	
8-24	917-920	top	_	_	
8-25	921-925	side	_	_	
8-26	925-926	.	_	_	

#Text=Most metal and dielectric layers of the back-end process can be applied on top of the MEMS structure to improve stiffness.
9-1	927-931	Most	_	_	
9-2	932-937	metal	_	_	
9-3	938-941	and	_	_	
9-4	942-952	dielectric	_	_	
9-5	953-959	layers	_	_	
9-6	960-962	of	_	_	
9-7	963-966	the	_	_	
9-8	967-975	back-end	_	_	
9-9	976-983	process	_	_	
9-10	984-987	can	_	_	
9-11	988-990	be	_	_	
9-12	991-998	applied	_	_	
9-13	999-1001	on	_	_	
9-14	1002-1005	top	_	_	
9-15	1006-1008	of	_	_	
9-16	1009-1012	the	_	_	
9-17	1013-1017	MEMS	_	_	
9-18	1018-1027	structure	_	_	
9-19	1028-1030	to	_	_	
9-20	1031-1038	improve	_	_	
9-21	1039-1048	stiffness	_	_	
9-22	1048-1049	.	_	_	

#Text=In order to seal the bottom of the structure, either a wafer with predefined cavities can be bonded, or the cavities can be etched prior to trench etching.
10-1	1050-1052	In	_	_	
10-2	1053-1058	order	_	_	
10-3	1059-1061	to	_	_	
10-4	1062-1066	seal	_	_	
10-5	1067-1070	the	_	_	
10-6	1071-1077	bottom	_	_	
10-7	1078-1080	of	_	_	
10-8	1081-1084	the	_	_	
10-9	1085-1094	structure	_	_	
10-10	1094-1095	,	_	_	
10-11	1096-1102	either	_	_	
10-12	1103-1104	a	_	_	
10-13	1105-1110	wafer	_	_	
10-14	1111-1115	with	_	_	
10-15	1116-1126	predefined	_	_	
10-16	1127-1135	cavities	_	_	
10-17	1136-1139	can	_	_	
10-18	1140-1142	be	_	_	
10-19	1143-1149	bonded	_	_	
10-20	1149-1150	,	_	_	
10-21	1151-1153	or	_	_	
10-22	1154-1157	the	_	_	
10-23	1158-1166	cavities	_	_	
10-24	1167-1170	can	_	_	
10-25	1171-1173	be	_	_	
10-26	1174-1180	etched	_	_	
10-27	1181-1186	prior	_	_	
10-28	1187-1189	to	_	_	
10-29	1190-1196	trench	_	_	
10-30	1197-1204	etching	_	_	
10-31	1204-1205	.	_	_	

#Text=In the latter case, a flat wafer can be used for sealing.
11-1	1206-1208	In	*[1]	12-4[2_1]	
11-2	1209-1212	the	*[1]	_	
11-3	1213-1219	latter	*[1]	_	
11-4	1220-1224	case	*[1]	_	
11-5	1224-1225	,	*[1]	_	
11-6	1226-1227	a	*[1]	_	
11-7	1228-1232	flat	*[1]	_	
11-8	1233-1238	wafer	*[1]	_	
11-9	1239-1242	can	*[1]	_	
11-10	1243-1245	be	*[1]	_	
11-11	1246-1250	used	*[1]	_	
11-12	1251-1254	for	*[1]	_	
11-13	1255-1262	sealing	*[1]	_	
11-14	1262-1263	.	*[1]	_	

#Text=The advantage of this solution is that nothing special needs to be done to provide electrical contact for bonding wires.
#Text=[0059] It should be noted that the above-mentioned embodiment illustrates rather than limits the invention, and that those skilled in the art will be capable of designing many alternative embodiments without departing from the scope of the invention as defined by the appended claims.
12-1	1264-1267	The	_	_	
12-2	1268-1277	advantage	_	_	
12-3	1278-1280	of	_	_	
12-4	1281-1285	this	*[2]	_	
12-5	1286-1294	solution	*[2]	_	
12-6	1295-1297	is	_	_	
12-7	1298-1302	that	_	_	
12-8	1303-1310	nothing	_	_	
12-9	1311-1318	special	_	_	
12-10	1319-1324	needs	_	_	
12-11	1325-1327	to	_	_	
12-12	1328-1330	be	_	_	
12-13	1331-1335	done	_	_	
12-14	1336-1338	to	_	_	
12-15	1339-1346	provide	_	_	
12-16	1347-1357	electrical	_	_	
12-17	1358-1365	contact	_	_	
12-18	1366-1369	for	_	_	
12-19	1370-1377	bonding	_	_	
12-20	1378-1383	wires	_	_	
12-21	1383-1384	.	_	_	
12-22	1385-1386	[	_	_	
12-23	1386-1390	0059	_	_	
12-24	1390-1391	]	_	_	
12-25	1392-1394	It	_	_	
12-26	1395-1401	should	_	_	
12-27	1402-1404	be	_	_	
12-28	1405-1410	noted	_	_	
12-29	1411-1415	that	_	_	
12-30	1416-1419	the	_	_	
12-31	1420-1435	above-mentioned	_	_	
12-32	1436-1446	embodiment	_	_	
12-33	1447-1458	illustrates	_	_	
12-34	1459-1465	rather	_	_	
12-35	1466-1470	than	_	_	
12-36	1471-1477	limits	_	_	
12-37	1478-1481	the	_	_	
12-38	1482-1491	invention	_	_	
12-39	1491-1492	,	_	_	
12-40	1493-1496	and	_	_	
12-41	1497-1501	that	_	_	
12-42	1502-1507	those	_	_	
12-43	1508-1515	skilled	_	_	
12-44	1516-1518	in	_	_	
12-45	1519-1522	the	_	_	
12-46	1523-1526	art	_	_	
12-47	1527-1531	will	_	_	
12-48	1532-1534	be	_	_	
12-49	1535-1542	capable	_	_	
12-50	1543-1545	of	_	_	
12-51	1546-1555	designing	_	_	
12-52	1556-1560	many	_	_	
12-53	1561-1572	alternative	_	_	
12-54	1573-1584	embodiments	_	_	
12-55	1585-1592	without	_	_	
12-56	1593-1602	departing	_	_	
12-57	1603-1607	from	_	_	
12-58	1608-1611	the	_	_	
12-59	1612-1617	scope	_	_	
12-60	1618-1620	of	_	_	
12-61	1621-1624	the	_	_	
12-62	1625-1634	invention	_	_	
12-63	1635-1637	as	_	_	
12-64	1638-1645	defined	_	_	
12-65	1646-1648	by	_	_	
12-66	1649-1652	the	_	_	
12-67	1653-1661	appended	_	_	
12-68	1662-1668	claims	_	_	
12-69	1668-1669	.	_	_	

#Text=In the claims, any reference signs placed in parentheses shall not be construed as limiting the claims.
13-1	1670-1672	In	_	_	
13-2	1673-1676	the	_	_	
13-3	1677-1683	claims	_	_	
13-4	1683-1684	,	_	_	
13-5	1685-1688	any	_	_	
13-6	1689-1698	reference	_	_	
13-7	1699-1704	signs	_	_	
13-8	1705-1711	placed	_	_	
13-9	1712-1714	in	_	_	
13-10	1715-1726	parentheses	_	_	
13-11	1727-1732	shall	_	_	
13-12	1733-1736	not	_	_	
13-13	1737-1739	be	_	_	
13-14	1740-1749	construed	_	_	
13-15	1750-1752	as	_	_	
13-16	1753-1761	limiting	_	_	
13-17	1762-1765	the	_	_	
13-18	1766-1772	claims	_	_	
13-19	1772-1773	.	_	_	

#Text=The word "comprising" and "comprises", and the like, does not exclude the presence of elements or steps other than those listed in any claim or the specification as a whole.
14-1	1774-1777	The	_	_	
14-2	1778-1782	word	_	_	
14-3	1783-1784	"	_	_	
14-4	1784-1794	comprising	_	_	
14-5	1794-1795	"	_	_	
14-6	1796-1799	and	_	_	
14-7	1800-1801	"	_	_	
14-8	1801-1810	comprises	_	_	
14-9	1810-1811	"	_	_	
14-10	1811-1812	,	_	_	
14-11	1813-1816	and	_	_	
14-12	1817-1820	the	_	_	
14-13	1821-1825	like	_	_	
14-14	1825-1826	,	_	_	
14-15	1827-1831	does	_	_	
14-16	1832-1835	not	_	_	
14-17	1836-1843	exclude	_	_	
14-18	1844-1847	the	_	_	
14-19	1848-1856	presence	_	_	
14-20	1857-1859	of	_	_	
14-21	1860-1868	elements	_	_	
14-22	1869-1871	or	_	_	
14-23	1872-1877	steps	_	_	
14-24	1878-1883	other	_	_	
14-25	1884-1888	than	_	_	
14-26	1889-1894	those	_	_	
14-27	1895-1901	listed	_	_	
14-28	1902-1904	in	_	_	
14-29	1905-1908	any	_	_	
14-30	1909-1914	claim	_	_	
14-31	1915-1917	or	_	_	
14-32	1918-1921	the	_	_	
14-33	1922-1935	specification	_	_	
14-34	1936-1938	as	_	_	
14-35	1939-1940	a	_	_	
14-36	1941-1946	whole	_	_	
14-37	1946-1947	.	_	_	

#Text=The singular reference of an element does not exclude the plural reference of such elements and vice-versa The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer.
15-1	1948-1951	The	_	_	
15-2	1952-1960	singular	_	_	
15-3	1961-1970	reference	_	_	
15-4	1971-1973	of	_	_	
15-5	1974-1976	an	_	_	
15-6	1977-1984	element	_	_	
15-7	1985-1989	does	_	_	
15-8	1990-1993	not	_	_	
15-9	1994-2001	exclude	_	_	
15-10	2002-2005	the	_	_	
15-11	2006-2012	plural	_	_	
15-12	2013-2022	reference	_	_	
15-13	2023-2025	of	_	_	
15-14	2026-2030	such	_	_	
15-15	2031-2039	elements	_	_	
15-16	2040-2043	and	_	_	
15-17	2044-2054	vice-versa	_	_	
15-18	2055-2058	The	_	_	
15-19	2059-2068	invention	_	_	
15-20	2069-2072	may	_	_	
15-21	2073-2075	be	_	_	
15-22	2076-2087	implemented	_	_	
15-23	2088-2090	by	_	_	
15-24	2091-2096	means	_	_	
15-25	2097-2099	of	_	_	
15-26	2100-2108	hardware	_	_	
15-27	2109-2119	comprising	_	_	
15-28	2120-2127	several	_	_	
15-29	2128-2136	distinct	_	_	
15-30	2137-2145	elements	_	_	
15-31	2145-2146	,	_	_	
15-32	2147-2150	and	_	_	
15-33	2151-2153	by	_	_	
15-34	2154-2159	means	_	_	
15-35	2160-2162	of	_	_	
15-36	2163-2164	a	_	_	
15-37	2165-2173	suitably	_	_	
15-38	2174-2184	programmed	_	_	
15-39	2185-2193	computer	_	_	
15-40	2193-2194	.	_	_	

#Text=In a device claim enumerating several means, a number of these means may be embodied by one and the same item of hardware.
16-1	2195-2197	In	_	_	
16-2	2198-2199	a	_	_	
16-3	2200-2206	device	_	_	
16-4	2207-2212	claim	_	_	
16-5	2213-2224	enumerating	_	_	
16-6	2225-2232	several	_	_	
16-7	2233-2238	means	_	_	
16-8	2238-2239	,	_	_	
16-9	2240-2241	a	_	_	
16-10	2242-2248	number	_	_	
16-11	2249-2251	of	_	_	
16-12	2252-2257	these	_	_	
16-13	2258-2263	means	_	_	
16-14	2264-2267	may	_	_	
16-15	2268-2270	be	_	_	
16-16	2271-2279	embodied	_	_	
16-17	2280-2282	by	_	_	
16-18	2283-2286	one	_	_	
16-19	2287-2290	and	_	_	
16-20	2291-2294	the	_	_	
16-21	2295-2299	same	_	_	
16-22	2300-2304	item	_	_	
16-23	2305-2307	of	_	_	
16-24	2308-2316	hardware	_	_	
16-25	2316-2317	.	_	_	

#Text=The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.
17-1	2318-2321	The	_	_	
17-2	2322-2326	mere	_	_	
17-3	2327-2331	fact	_	_	
17-4	2332-2336	that	_	_	
17-5	2337-2344	certain	_	_	
17-6	2345-2353	measures	_	_	
17-7	2354-2357	are	_	_	
17-8	2358-2365	recited	_	_	
17-9	2366-2368	in	_	_	
17-10	2369-2377	mutually	_	_	
17-11	2378-2387	different	_	_	
17-12	2388-2397	dependent	_	_	
17-13	2398-2404	claims	_	_	
17-14	2405-2409	does	_	_	
17-15	2410-2413	not	_	_	
17-16	2414-2422	indicate	_	_	
17-17	2423-2427	that	_	_	
17-18	2428-2429	a	_	_	
17-19	2430-2441	combination	_	_	
17-20	2442-2444	of	_	_	
17-21	2445-2450	these	_	_	
17-22	2451-2459	measures	_	_	
17-23	2460-2466	cannot	_	_	
17-24	2467-2469	be	_	_	
17-25	2470-2474	used	_	_	
17-26	2475-2477	to	_	_	
17-27	2478-2487	advantage	_	_	
17-28	2487-2488	.	_	_	
