11:31:46 INFO  : Registering command handlers for SDK TCF services
11:31:47 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
11:31:49 INFO  : XSCT server has started successfully.
11:31:49 INFO  : Successfully done setting XSCT server connection channel  
11:31:49 INFO  : Successfully done setting SDK workspace  
11:31:49 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
11:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:36:15 INFO  : 'jtag frequency' command is executed.
11:36:15 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:15 INFO  : Context for 'APU' is selected.
11:36:15 INFO  : System reset is completed.
11:36:18 INFO  : 'after 3000' command is executed.
11:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:36:21 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:36:21 INFO  : Context for 'APU' is selected.
11:36:21 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:21 INFO  : Context for 'APU' is selected.
11:36:21 INFO  : 'ps7_init' command is executed.
11:36:21 INFO  : 'ps7_post_config' command is executed.
11:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:21 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:21 INFO  : Memory regions updated for context APU
11:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:21 INFO  : 'con' command is executed.
11:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:36:21 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:38:35 INFO  : Disconnected from the channel tcfchan#1.
11:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:36 INFO  : 'jtag frequency' command is executed.
11:38:36 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:36 INFO  : Context for 'APU' is selected.
11:38:36 INFO  : System reset is completed.
11:38:39 INFO  : 'after 3000' command is executed.
11:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:41 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:38:41 INFO  : Context for 'APU' is selected.
11:38:42 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:42 INFO  : Context for 'APU' is selected.
11:38:43 INFO  : 'ps7_init' command is executed.
11:38:43 INFO  : 'ps7_post_config' command is executed.
11:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:43 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:43 INFO  : Memory regions updated for context APU
11:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:43 INFO  : 'con' command is executed.
11:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:38:43 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:39:04 INFO  : Disconnected from the channel tcfchan#2.
11:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:05 INFO  : 'jtag frequency' command is executed.
11:39:05 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:05 INFO  : Context for 'APU' is selected.
11:39:05 INFO  : System reset is completed.
11:39:08 INFO  : 'after 3000' command is executed.
11:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:39:10 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:39:10 INFO  : Context for 'APU' is selected.
11:39:11 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:11 INFO  : Context for 'APU' is selected.
11:39:11 INFO  : 'ps7_init' command is executed.
11:39:11 INFO  : 'ps7_post_config' command is executed.
11:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:12 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:12 INFO  : Memory regions updated for context APU
11:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:12 INFO  : 'con' command is executed.
11:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:39:12 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:40:11 INFO  : Disconnected from the channel tcfchan#3.
11:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:12 INFO  : 'jtag frequency' command is executed.
11:40:12 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:12 INFO  : Context for 'APU' is selected.
11:40:12 INFO  : System reset is completed.
11:40:15 INFO  : 'after 3000' command is executed.
11:40:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:18 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:40:18 INFO  : Context for 'APU' is selected.
11:40:19 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:19 INFO  : Context for 'APU' is selected.
11:40:19 INFO  : 'ps7_init' command is executed.
11:40:19 INFO  : 'ps7_post_config' command is executed.
11:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:19 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:19 INFO  : Memory regions updated for context APU
11:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:19 INFO  : 'con' command is executed.
11:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:40:19 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:47:20 INFO  : Disconnected from the channel tcfchan#4.
11:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:21 INFO  : 'jtag frequency' command is executed.
11:47:21 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:21 INFO  : Context for 'APU' is selected.
11:47:21 INFO  : System reset is completed.
11:47:24 INFO  : 'after 3000' command is executed.
11:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:27 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:47:27 INFO  : Context for 'APU' is selected.
11:47:27 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:27 INFO  : Context for 'APU' is selected.
11:47:28 INFO  : 'ps7_init' command is executed.
11:47:28 INFO  : 'ps7_post_config' command is executed.
11:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:28 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:28 INFO  : Memory regions updated for context APU
11:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:28 INFO  : 'con' command is executed.
11:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:47:28 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:47:49 INFO  : Disconnected from the channel tcfchan#5.
11:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:50 INFO  : 'jtag frequency' command is executed.
11:47:50 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:50 INFO  : Context for 'APU' is selected.
11:47:50 INFO  : System reset is completed.
11:47:53 INFO  : 'after 3000' command is executed.
11:47:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:55 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:47:55 INFO  : Context for 'APU' is selected.
11:47:56 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:56 INFO  : Context for 'APU' is selected.
11:47:56 INFO  : 'ps7_init' command is executed.
11:47:56 INFO  : 'ps7_post_config' command is executed.
11:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:56 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:56 INFO  : Memory regions updated for context APU
11:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:56 INFO  : 'con' command is executed.
11:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:47:56 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:49:19 INFO  : Disconnected from the channel tcfchan#6.
11:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:49:21 INFO  : 'jtag frequency' command is executed.
11:49:21 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:21 INFO  : Context for 'APU' is selected.
11:49:21 INFO  : System reset is completed.
11:49:24 INFO  : 'after 3000' command is executed.
11:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:49:26 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:49:26 INFO  : Context for 'APU' is selected.
11:49:27 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:49:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:27 INFO  : Context for 'APU' is selected.
11:49:27 INFO  : 'ps7_init' command is executed.
11:49:27 INFO  : 'ps7_post_config' command is executed.
11:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:27 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:27 INFO  : Memory regions updated for context APU
11:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:27 INFO  : 'con' command is executed.
11:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:49:27 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:49:47 INFO  : Disconnected from the channel tcfchan#7.
11:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:49:48 INFO  : 'jtag frequency' command is executed.
11:49:48 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:48 INFO  : Context for 'APU' is selected.
11:49:48 INFO  : System reset is completed.
11:49:51 INFO  : 'after 3000' command is executed.
11:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:49:54 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:49:54 INFO  : Context for 'APU' is selected.
11:49:55 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:55 INFO  : Context for 'APU' is selected.
11:49:55 INFO  : 'ps7_init' command is executed.
11:49:55 INFO  : 'ps7_post_config' command is executed.
11:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:55 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:55 INFO  : Memory regions updated for context APU
11:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:55 INFO  : 'con' command is executed.
11:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:49:55 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:53:43 INFO  : Disconnected from the channel tcfchan#8.
11:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:53:45 INFO  : 'jtag frequency' command is executed.
11:53:45 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:45 INFO  : Context for 'APU' is selected.
11:53:45 INFO  : System reset is completed.
11:53:48 INFO  : 'after 3000' command is executed.
11:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:53:50 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:53:50 INFO  : Context for 'APU' is selected.
11:53:51 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:51 INFO  : Context for 'APU' is selected.
11:53:51 INFO  : 'ps7_init' command is executed.
11:53:51 INFO  : 'ps7_post_config' command is executed.
11:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:51 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:51 INFO  : Memory regions updated for context APU
11:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:51 INFO  : 'con' command is executed.
11:53:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:53:51 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:56:45 INFO  : Disconnected from the channel tcfchan#9.
11:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:47 INFO  : 'jtag frequency' command is executed.
11:56:47 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:47 INFO  : Context for 'APU' is selected.
11:56:47 INFO  : System reset is completed.
11:56:50 INFO  : 'after 3000' command is executed.
11:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:56:52 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:56:52 INFO  : Context for 'APU' is selected.
11:56:53 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:53 INFO  : Context for 'APU' is selected.
11:56:53 INFO  : 'ps7_init' command is executed.
11:56:53 INFO  : 'ps7_post_config' command is executed.
11:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:53 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:53 INFO  : Memory regions updated for context APU
11:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:53 INFO  : 'con' command is executed.
11:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:56:53 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:57:22 INFO  : Disconnected from the channel tcfchan#10.
11:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:57:23 INFO  : 'jtag frequency' command is executed.
11:57:23 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:24 INFO  : Context for 'APU' is selected.
11:57:24 INFO  : System reset is completed.
11:57:27 INFO  : 'after 3000' command is executed.
11:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:57:29 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:57:29 INFO  : Context for 'APU' is selected.
11:57:30 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:30 INFO  : Context for 'APU' is selected.
11:57:30 INFO  : 'ps7_init' command is executed.
11:57:30 INFO  : 'ps7_post_config' command is executed.
11:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:30 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:30 INFO  : Memory regions updated for context APU
11:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:30 INFO  : 'con' command is executed.
11:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:57:30 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:58:03 INFO  : Disconnected from the channel tcfchan#11.
11:58:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:04 INFO  : 'jtag frequency' command is executed.
11:58:04 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:04 INFO  : Context for 'APU' is selected.
11:58:04 INFO  : System reset is completed.
11:58:07 INFO  : 'after 3000' command is executed.
11:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:09 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:58:10 INFO  : Context for 'APU' is selected.
11:58:10 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:10 INFO  : Context for 'APU' is selected.
11:58:11 INFO  : 'ps7_init' command is executed.
11:58:11 INFO  : 'ps7_post_config' command is executed.
11:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:11 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:11 INFO  : Memory regions updated for context APU
11:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:11 INFO  : 'con' command is executed.
11:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:58:11 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
11:58:43 INFO  : Disconnected from the channel tcfchan#12.
11:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:44 INFO  : 'jtag frequency' command is executed.
11:58:44 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:44 INFO  : Context for 'APU' is selected.
11:58:44 INFO  : System reset is completed.
11:58:47 INFO  : 'after 3000' command is executed.
11:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:50 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
11:58:50 INFO  : Context for 'APU' is selected.
11:58:50 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
11:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:50 INFO  : Context for 'APU' is selected.
11:58:50 INFO  : 'ps7_init' command is executed.
11:58:50 INFO  : 'ps7_post_config' command is executed.
11:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:51 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:51 INFO  : Memory regions updated for context APU
11:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:51 INFO  : 'con' command is executed.
11:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:58:51 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
12:02:24 INFO  : Disconnected from the channel tcfchan#13.
12:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:25 INFO  : 'jtag frequency' command is executed.
12:02:25 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:25 INFO  : Context for 'APU' is selected.
12:02:25 INFO  : System reset is completed.
12:02:28 INFO  : 'after 3000' command is executed.
12:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:02:31 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:02:31 INFO  : Context for 'APU' is selected.
12:02:32 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:32 INFO  : Context for 'APU' is selected.
12:02:32 INFO  : 'ps7_init' command is executed.
12:02:32 INFO  : 'ps7_post_config' command is executed.
12:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:32 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:32 INFO  : Memory regions updated for context APU
12:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:32 INFO  : 'con' command is executed.
12:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:02:32 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
12:04:09 INFO  : Disconnected from the channel tcfchan#14.
12:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:10 INFO  : 'jtag frequency' command is executed.
12:04:10 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:10 INFO  : Context for 'APU' is selected.
12:04:10 INFO  : System reset is completed.
12:04:13 INFO  : 'after 3000' command is executed.
12:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:15 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:04:15 INFO  : Context for 'APU' is selected.
12:04:16 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:04:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:16 INFO  : Context for 'APU' is selected.
12:04:16 INFO  : 'ps7_init' command is executed.
12:04:16 INFO  : 'ps7_post_config' command is executed.
12:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:17 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:17 INFO  : Memory regions updated for context APU
12:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:17 INFO  : 'con' command is executed.
12:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:04:17 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
12:04:39 INFO  : Disconnected from the channel tcfchan#15.
12:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:40 INFO  : 'jtag frequency' command is executed.
12:04:40 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:40 INFO  : Context for 'APU' is selected.
12:04:40 INFO  : System reset is completed.
12:04:43 INFO  : 'after 3000' command is executed.
12:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:46 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:04:46 INFO  : Context for 'APU' is selected.
12:04:47 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:47 INFO  : Context for 'APU' is selected.
12:04:47 INFO  : 'ps7_init' command is executed.
12:04:47 INFO  : 'ps7_post_config' command is executed.
12:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:47 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:47 INFO  : Memory regions updated for context APU
12:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:47 INFO  : 'con' command is executed.
12:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:04:47 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
12:10:33 INFO  : Disconnected from the channel tcfchan#16.
12:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:35 INFO  : 'jtag frequency' command is executed.
12:10:35 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:35 INFO  : Context for 'APU' is selected.
12:10:35 INFO  : System reset is completed.
12:10:38 INFO  : 'after 3000' command is executed.
12:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:40 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:10:40 INFO  : Context for 'APU' is selected.
12:10:41 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:41 INFO  : Context for 'APU' is selected.
12:10:41 INFO  : 'ps7_init' command is executed.
12:10:41 INFO  : 'ps7_post_config' command is executed.
12:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:41 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:41 INFO  : Memory regions updated for context APU
12:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:41 INFO  : 'con' command is executed.
12:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:10:41 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
12:11:01 INFO  : Disconnected from the channel tcfchan#17.
12:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:02 INFO  : 'jtag frequency' command is executed.
12:11:02 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:02 INFO  : Context for 'APU' is selected.
12:11:02 INFO  : System reset is completed.
12:11:05 INFO  : 'after 3000' command is executed.
12:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:07 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:11:07 INFO  : Context for 'APU' is selected.
12:11:08 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:08 INFO  : Context for 'APU' is selected.
12:11:08 INFO  : 'ps7_init' command is executed.
12:11:09 INFO  : 'ps7_post_config' command is executed.
12:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:09 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:09 INFO  : Memory regions updated for context APU
12:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:09 INFO  : 'con' command is executed.
12:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:09 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
12:29:41 INFO  : Disconnected from the channel tcfchan#18.
12:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:29:42 INFO  : 'jtag frequency' command is executed.
12:29:42 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:42 INFO  : Context for 'APU' is selected.
12:29:42 INFO  : System reset is completed.
12:29:45 INFO  : 'after 3000' command is executed.
12:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:29:48 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:29:48 INFO  : Context for 'APU' is selected.
12:29:49 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:49 INFO  : Context for 'APU' is selected.
12:29:49 INFO  : 'ps7_init' command is executed.
12:29:49 INFO  : 'ps7_post_config' command is executed.
12:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:49 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:49 INFO  : Memory regions updated for context APU
12:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:49 INFO  : 'con' command is executed.
12:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:29:49 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
12:30:22 INFO  : Disconnected from the channel tcfchan#19.
12:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:24 INFO  : 'jtag frequency' command is executed.
12:30:24 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:24 INFO  : Context for 'APU' is selected.
12:30:24 INFO  : System reset is completed.
12:30:27 INFO  : 'after 3000' command is executed.
12:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:29 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
12:30:29 INFO  : Context for 'APU' is selected.
12:30:30 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
12:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:30 INFO  : Context for 'APU' is selected.
12:30:30 INFO  : 'ps7_init' command is executed.
12:30:30 INFO  : 'ps7_post_config' command is executed.
12:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:31 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:31 INFO  : Memory regions updated for context APU
12:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:31 INFO  : 'con' command is executed.
12:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:31 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:01:54 INFO  : Disconnected from the channel tcfchan#20.
13:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:56 INFO  : 'jtag frequency' command is executed.
13:01:56 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:56 INFO  : Context for 'APU' is selected.
13:01:56 INFO  : System reset is completed.
13:01:59 INFO  : 'after 3000' command is executed.
13:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:01 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:02:01 INFO  : Context for 'APU' is selected.
13:02:02 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:02 INFO  : Context for 'APU' is selected.
13:02:02 INFO  : 'ps7_init' command is executed.
13:02:02 INFO  : 'ps7_post_config' command is executed.
13:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:02 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:02 INFO  : Memory regions updated for context APU
13:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:02 INFO  : 'con' command is executed.
13:02:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:02 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:04:11 INFO  : Disconnected from the channel tcfchan#21.
13:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:12 INFO  : 'jtag frequency' command is executed.
13:04:12 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:12 INFO  : Context for 'APU' is selected.
13:04:12 INFO  : System reset is completed.
13:04:15 INFO  : 'after 3000' command is executed.
13:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:04:18 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:04:18 INFO  : Context for 'APU' is selected.
13:04:19 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:19 INFO  : Context for 'APU' is selected.
13:04:19 INFO  : 'ps7_init' command is executed.
13:04:19 INFO  : 'ps7_post_config' command is executed.
13:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:19 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:19 INFO  : Memory regions updated for context APU
13:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:19 INFO  : 'con' command is executed.
13:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:04:19 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:05:09 INFO  : Disconnected from the channel tcfchan#22.
13:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:10 INFO  : 'jtag frequency' command is executed.
13:05:10 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:10 INFO  : Context for 'APU' is selected.
13:05:10 INFO  : System reset is completed.
13:05:13 INFO  : 'after 3000' command is executed.
13:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:16 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:05:16 INFO  : Context for 'APU' is selected.
13:05:17 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:17 INFO  : Context for 'APU' is selected.
13:05:17 INFO  : 'ps7_init' command is executed.
13:05:17 INFO  : 'ps7_post_config' command is executed.
13:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:17 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:17 INFO  : Memory regions updated for context APU
13:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:17 INFO  : 'con' command is executed.
13:05:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:05:17 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:07:12 INFO  : Disconnected from the channel tcfchan#23.
13:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:07:13 INFO  : 'jtag frequency' command is executed.
13:07:13 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:13 INFO  : Context for 'APU' is selected.
13:07:13 INFO  : System reset is completed.
13:07:16 INFO  : 'after 3000' command is executed.
13:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:07:19 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:07:19 INFO  : Context for 'APU' is selected.
13:07:20 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:20 INFO  : Context for 'APU' is selected.
13:07:20 INFO  : 'ps7_init' command is executed.
13:07:20 INFO  : 'ps7_post_config' command is executed.
13:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:20 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:20 INFO  : Memory regions updated for context APU
13:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:20 INFO  : 'con' command is executed.
13:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:07:20 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:07:47 INFO  : Disconnected from the channel tcfchan#24.
13:07:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:07:48 INFO  : 'jtag frequency' command is executed.
13:07:48 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:48 INFO  : Context for 'APU' is selected.
13:07:48 INFO  : System reset is completed.
13:07:51 INFO  : 'after 3000' command is executed.
13:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:07:54 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:07:54 INFO  : Context for 'APU' is selected.
13:07:55 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:55 INFO  : Context for 'APU' is selected.
13:07:55 INFO  : 'ps7_init' command is executed.
13:07:55 INFO  : 'ps7_post_config' command is executed.
13:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:55 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:55 INFO  : Memory regions updated for context APU
13:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:55 INFO  : 'con' command is executed.
13:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:07:55 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:16:47 INFO  : Disconnected from the channel tcfchan#25.
13:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:48 INFO  : 'jtag frequency' command is executed.
13:16:48 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:48 INFO  : Context for 'APU' is selected.
13:16:48 INFO  : System reset is completed.
13:16:51 INFO  : 'after 3000' command is executed.
13:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:16:53 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:16:53 INFO  : Context for 'APU' is selected.
13:16:54 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:16:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:54 INFO  : Context for 'APU' is selected.
13:16:55 INFO  : 'ps7_init' command is executed.
13:16:55 INFO  : 'ps7_post_config' command is executed.
13:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:55 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:55 INFO  : Memory regions updated for context APU
13:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:55 INFO  : 'con' command is executed.
13:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:16:55 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:17:10 INFO  : Disconnected from the channel tcfchan#26.
13:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:17:12 INFO  : 'jtag frequency' command is executed.
13:17:12 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:12 INFO  : Context for 'APU' is selected.
13:17:12 INFO  : System reset is completed.
13:17:15 INFO  : 'after 3000' command is executed.
13:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:17:17 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:17:17 INFO  : Context for 'APU' is selected.
13:17:18 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:18 INFO  : Context for 'APU' is selected.
13:17:18 INFO  : 'ps7_init' command is executed.
13:17:18 INFO  : 'ps7_post_config' command is executed.
13:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:18 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:18 INFO  : Memory regions updated for context APU
13:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:18 INFO  : 'con' command is executed.
13:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:17:18 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:18:21 INFO  : Disconnected from the channel tcfchan#27.
13:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:22 INFO  : 'jtag frequency' command is executed.
13:18:22 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:22 INFO  : Context for 'APU' is selected.
13:18:22 INFO  : System reset is completed.
13:18:25 INFO  : 'after 3000' command is executed.
13:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:18:27 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:18:27 INFO  : Context for 'APU' is selected.
13:18:28 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:28 INFO  : Context for 'APU' is selected.
13:18:28 INFO  : 'ps7_init' command is executed.
13:18:28 INFO  : 'ps7_post_config' command is executed.
13:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:29 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:29 INFO  : Memory regions updated for context APU
13:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:29 INFO  : 'con' command is executed.
13:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:18:29 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:25:14 INFO  : Disconnected from the channel tcfchan#28.
13:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:25:15 INFO  : 'jtag frequency' command is executed.
13:25:15 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:15 INFO  : Context for 'APU' is selected.
13:25:15 INFO  : System reset is completed.
13:25:18 INFO  : 'after 3000' command is executed.
13:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:25:21 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:25:21 INFO  : Context for 'APU' is selected.
13:25:21 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:21 INFO  : Context for 'APU' is selected.
13:25:22 INFO  : 'ps7_init' command is executed.
13:25:22 INFO  : 'ps7_post_config' command is executed.
13:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:22 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:22 INFO  : Memory regions updated for context APU
13:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:22 INFO  : 'con' command is executed.
13:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:25:22 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:26:08 INFO  : Disconnected from the channel tcfchan#29.
13:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:26:09 INFO  : 'jtag frequency' command is executed.
13:26:09 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:09 INFO  : Context for 'APU' is selected.
13:26:09 INFO  : System reset is completed.
13:26:12 INFO  : 'after 3000' command is executed.
13:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:26:15 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:26:15 INFO  : Context for 'APU' is selected.
13:26:16 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:16 INFO  : Context for 'APU' is selected.
13:26:16 INFO  : 'ps7_init' command is executed.
13:26:16 INFO  : 'ps7_post_config' command is executed.
13:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:16 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:16 INFO  : Memory regions updated for context APU
13:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:16 INFO  : 'con' command is executed.
13:26:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:26:16 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:26:49 INFO  : Disconnected from the channel tcfchan#30.
13:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:26:50 INFO  : 'jtag frequency' command is executed.
13:26:50 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:50 INFO  : Context for 'APU' is selected.
13:26:50 INFO  : System reset is completed.
13:26:53 INFO  : 'after 3000' command is executed.
13:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:26:55 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:26:55 INFO  : Context for 'APU' is selected.
13:26:56 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:26:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:56 INFO  : Context for 'APU' is selected.
13:26:56 INFO  : 'ps7_init' command is executed.
13:26:56 INFO  : 'ps7_post_config' command is executed.
13:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:57 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:57 INFO  : Memory regions updated for context APU
13:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:57 INFO  : 'con' command is executed.
13:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:26:57 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:28:20 INFO  : Disconnected from the channel tcfchan#31.
13:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:21 INFO  : 'jtag frequency' command is executed.
13:28:21 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:21 INFO  : Context for 'APU' is selected.
13:28:21 INFO  : System reset is completed.
13:28:24 INFO  : 'after 3000' command is executed.
13:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:28:27 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:28:27 INFO  : Context for 'APU' is selected.
13:28:28 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:28 INFO  : Context for 'APU' is selected.
13:28:28 INFO  : 'ps7_init' command is executed.
13:28:28 INFO  : 'ps7_post_config' command is executed.
13:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:28 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:28 INFO  : Memory regions updated for context APU
13:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:28 INFO  : 'con' command is executed.
13:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:28:28 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:30:13 INFO  : Disconnected from the channel tcfchan#32.
13:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:15 INFO  : 'jtag frequency' command is executed.
13:30:15 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:15 INFO  : Context for 'APU' is selected.
13:30:15 INFO  : System reset is completed.
13:30:18 INFO  : 'after 3000' command is executed.
13:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:20 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:30:20 INFO  : Context for 'APU' is selected.
13:30:21 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:21 INFO  : Context for 'APU' is selected.
13:30:21 INFO  : 'ps7_init' command is executed.
13:30:21 INFO  : 'ps7_post_config' command is executed.
13:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:21 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:21 INFO  : Memory regions updated for context APU
13:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:22 INFO  : 'con' command is executed.
13:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:22 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:32:10 INFO  : Disconnected from the channel tcfchan#33.
13:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:12 INFO  : 'jtag frequency' command is executed.
13:32:12 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:12 INFO  : Context for 'APU' is selected.
13:32:12 INFO  : System reset is completed.
13:32:15 INFO  : 'after 3000' command is executed.
13:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:32:17 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:32:17 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:18 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : 'ps7_init' command is executed.
13:32:18 INFO  : 'ps7_post_config' command is executed.
13:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:18 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:18 INFO  : Memory regions updated for context APU
13:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:18 INFO  : 'con' command is executed.
13:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:32:18 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:32:52 INFO  : Disconnected from the channel tcfchan#34.
13:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:53 INFO  : 'jtag frequency' command is executed.
13:32:53 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:53 INFO  : Context for 'APU' is selected.
13:32:53 INFO  : System reset is completed.
13:32:56 INFO  : 'after 3000' command is executed.
13:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:32:58 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:32:59 INFO  : Context for 'APU' is selected.
13:32:59 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:59 INFO  : Context for 'APU' is selected.
13:33:00 INFO  : 'ps7_init' command is executed.
13:33:00 INFO  : 'ps7_post_config' command is executed.
13:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:00 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:00 INFO  : Memory regions updated for context APU
13:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:00 INFO  : 'con' command is executed.
13:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:33:00 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:42:41 INFO  : Disconnected from the channel tcfchan#35.
13:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:42 INFO  : 'jtag frequency' command is executed.
13:42:42 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:42 INFO  : Context for 'APU' is selected.
13:42:42 INFO  : System reset is completed.
13:42:45 INFO  : 'after 3000' command is executed.
13:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:48 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:42:48 INFO  : Context for 'APU' is selected.
13:42:49 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:49 INFO  : Context for 'APU' is selected.
13:42:49 INFO  : 'ps7_init' command is executed.
13:42:49 INFO  : 'ps7_post_config' command is executed.
13:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:49 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:49 INFO  : Memory regions updated for context APU
13:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:49 INFO  : 'con' command is executed.
13:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:49 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:49:46 INFO  : Disconnected from the channel tcfchan#36.
13:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:49:47 INFO  : 'jtag frequency' command is executed.
13:49:47 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:47 INFO  : Context for 'APU' is selected.
13:49:47 INFO  : System reset is completed.
13:49:50 INFO  : 'after 3000' command is executed.
13:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:49:52 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:49:52 INFO  : Context for 'APU' is selected.
13:49:53 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:53 INFO  : Context for 'APU' is selected.
13:49:53 INFO  : 'ps7_init' command is executed.
13:49:53 INFO  : 'ps7_post_config' command is executed.
13:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:54 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:54 INFO  : Memory regions updated for context APU
13:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:54 INFO  : 'con' command is executed.
13:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:49:54 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
13:57:23 INFO  : Disconnected from the channel tcfchan#37.
13:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:24 INFO  : 'jtag frequency' command is executed.
13:57:24 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:24 INFO  : Context for 'APU' is selected.
13:57:24 INFO  : System reset is completed.
13:57:27 INFO  : 'after 3000' command is executed.
13:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:57:30 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
13:57:30 INFO  : Context for 'APU' is selected.
13:57:31 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
13:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:31 INFO  : Context for 'APU' is selected.
13:57:31 INFO  : 'ps7_init' command is executed.
13:57:31 INFO  : 'ps7_post_config' command is executed.
13:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:31 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:31 INFO  : Memory regions updated for context APU
13:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:31 INFO  : 'con' command is executed.
13:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:57:31 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
14:06:04 INFO  : Disconnected from the channel tcfchan#38.
14:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:05 INFO  : 'jtag frequency' command is executed.
14:06:05 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:05 INFO  : Context for 'APU' is selected.
14:06:05 INFO  : System reset is completed.
14:06:08 INFO  : 'after 3000' command is executed.
14:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:10 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
14:06:10 INFO  : Context for 'APU' is selected.
14:06:11 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
14:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:11 INFO  : Context for 'APU' is selected.
14:06:11 INFO  : 'ps7_init' command is executed.
14:06:11 INFO  : 'ps7_post_config' command is executed.
14:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:12 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:12 INFO  : Memory regions updated for context APU
14:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:12 INFO  : 'con' command is executed.
14:06:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:12 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
14:12:28 INFO  : Disconnected from the channel tcfchan#39.
14:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:29 INFO  : 'jtag frequency' command is executed.
14:12:29 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:29 INFO  : Context for 'APU' is selected.
14:12:29 INFO  : System reset is completed.
14:12:32 INFO  : 'after 3000' command is executed.
14:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:34 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
14:12:34 INFO  : Context for 'APU' is selected.
14:12:35 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
14:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:35 INFO  : Context for 'APU' is selected.
14:12:35 INFO  : 'ps7_init' command is executed.
14:12:35 INFO  : 'ps7_post_config' command is executed.
14:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:36 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:36 INFO  : Memory regions updated for context APU
14:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:36 INFO  : 'con' command is executed.
14:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:36 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
14:26:04 ERROR : (XSDB Server)Hangup

