
*** Running vivado
    with args -log ElectronicClock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ElectronicClock.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ElectronicClock.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/utils_1/imports/synth_1/ElectronicClock.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/utils_1/imports/synth_1/ElectronicClock.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ElectronicClock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.914 ; gain = 0.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ElectronicClock' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'Divider' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (0#1) [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce5' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Debounce5' (0#1) [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (0#1) [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'Alarm' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/alarm.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Alarm' (0#1) [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bcd7seg' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/bcd7seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Bcd7seg' (0#1) [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/bcd7seg.v:22]
INFO: [Synth 8-6157] synthesizing module 'SelectSeg' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/select_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SelectSeg' (0#1) [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/select_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ElectronicClock' (0#1) [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:3]
WARNING: [Synth 8-7137] Register Q_reg in module Counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/counter.v:38]
WARNING: [Synth 8-7137] Register rco_reg in module Counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/counter.v:39]
WARNING: [Synth 8-3848] Net hour_count in module/entity Alarm does not have driver. [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/alarm.v:26]
WARNING: [Synth 8-3848] Net minute_count in module/entity Alarm does not have driver. [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/alarm.v:27]
WARNING: [Synth 8-7129] Port hour_count[31] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[30] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[29] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[28] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[27] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[26] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[25] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[24] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[23] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[22] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[21] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[20] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[19] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[18] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[17] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[16] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[15] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[14] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[13] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[12] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[11] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[10] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[9] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[8] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[7] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[6] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[5] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[4] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[3] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[2] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[1] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[0] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[31] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[30] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[29] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[28] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[27] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[26] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[25] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[24] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[23] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[22] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[21] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[20] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[19] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[18] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[17] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[16] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[15] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[14] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[13] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[12] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[11] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[10] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[9] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[8] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[7] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[6] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[5] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[4] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[3] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[2] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[1] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port minute_count[0] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module ElectronicClock is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module ElectronicClock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1626.223 ; gain = 84.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1626.223 ; gain = 84.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1626.223 ; gain = 84.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1626.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/constrs_1/new/nexysa7.xdc]
Finished Parsing XDC File [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/constrs_1/new/nexysa7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/constrs_1/new/nexysa7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ElectronicClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ElectronicClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1697.934 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.934 ; gain = 156.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.934 ; gain = 156.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.934 ; gain = 156.484
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[0]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[1]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[2]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[3]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[4]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[5]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[6]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg[7]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1697.934 ; gain = 156.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 11    
	   2 Input   20 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port hour_count[31] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[30] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[29] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[28] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[27] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[26] in module Alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port hour_count[25] in module Alarm is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[4] with 1st driver pin 'alarm/hour_alarm[4]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[4] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net hour_alarm[4] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[3] with 1st driver pin 'alarm/hour_alarm[3]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[3] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net hour_alarm[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[2] with 1st driver pin 'alarm/hour_alarm[2]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[2] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net hour_alarm[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[1] with 1st driver pin 'alarm/hour_alarm[1]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[1] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net hour_alarm[1] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[0] with 1st driver pin 'alarm/hour_alarm[0]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin hour_alarm[0] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net hour_alarm[0] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[5] with 1st driver pin 'alarm/minute_alarm[5]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[5] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net minute_alarm[5] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[4] with 1st driver pin 'alarm/minute_alarm[4]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[4] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net minute_alarm[4] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[3] with 1st driver pin 'alarm/minute_alarm[3]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[3] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net minute_alarm[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[2] with 1st driver pin 'alarm/minute_alarm[2]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[2] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net minute_alarm[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[1] with 1st driver pin 'alarm/minute_alarm[1]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[1] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net minute_alarm[1] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[0] with 1st driver pin 'alarm/minute_alarm[0]' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin minute_alarm[0] with 2nd driver pin 'GND' [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net minute_alarm[0] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.srcs/sources_1/new/electronic_clock.v:58]
WARNING: [Synth 8-3332] Sequential element (in_reg[0][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[0][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[0][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[0][0]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[1][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[1][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[1][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[1][0]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[2][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[2][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[2][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[2][0]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[3][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[3][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[3][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[3][0]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[4][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[4][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[4][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[4][0]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[5][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[5][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[5][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[5][0]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[6][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[6][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[6][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[6][0]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[7][3]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[7][2]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[7][1]) is unused and will be removed from module ElectronicClock.
WARNING: [Synth 8-3332] Sequential element (in_reg[7][0]) is unused and will be removed from module ElectronicClock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1697.934 ; gain = 156.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1697.934 ; gain = 156.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1697.934 ; gain = 156.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1719.211 ; gain = 177.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1732.953 ; gain = 191.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1732.953 ; gain = 191.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1732.953 ; gain = 191.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1732.953 ; gain = 191.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1732.953 ; gain = 191.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1732.953 ; gain = 191.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |  1245|
|3     |LUT1   |   207|
|4     |LUT2   |  2625|
|5     |LUT3   |   968|
|6     |LUT4   |  1100|
|7     |LUT5   |   326|
|8     |LUT6   |   884|
|9     |MUXF7  |     1|
|10    |FDCE   |    32|
|11    |FDRE   |   242|
|12    |IBUF   |     5|
|13    |OBUF   |    17|
|14    |OBUFT  |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1732.953 ; gain = 191.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 134 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1732.953 ; gain = 119.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1732.953 ; gain = 191.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1745.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1748.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a6815181
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 145 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1748.664 ; gain = 207.215
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Digital_Logic_Experiments/lab04_2/lab04_2.runs/synth_1/ElectronicClock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ElectronicClock_utilization_synth.rpt -pb ElectronicClock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 18:47:56 2023...
