Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun  1 14:52:37 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.391    -1403.306                    600                 7251        0.047        0.000                      0                 7237        1.845        0.000                       0                  2563  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.391    -1403.075                    552                 2592        0.082        0.000                      0                 2578        3.500        0.000                       0                   975  
clk_fpga_0                                             0.216        0.000                      0                 4186        0.047        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.681      -58.490                    208                 1341        0.151        0.000                      0                 1341  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  2.942        0.000                      0                   44        0.640        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          552  Failing Endpoints,  Worst Slack       -5.391ns,  Total Violation    -1403.075ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.391ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.264ns  (logic 6.784ns (51.146%)  route 6.480ns (48.854%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.060    17.581    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.705 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7/O
                         net (fo=5, routed)           0.393    18.098    system_i/biquadFilter/biquadFilter_0/inst/resize__0[2]
    SLICE_X28Y25         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X28Y25         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1/C
                         clock pessimism              0.364    12.758    
                         clock uncertainty           -0.035    12.723    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.016    12.707    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -18.098    
  -------------------------------------------------------------------
                         slack                                 -5.391    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.265ns  (logic 6.784ns (51.142%)  route 6.481ns (48.858%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.060    17.581    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.705 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7/O
                         net (fo=5, routed)           0.394    18.099    system_i/biquadFilter/biquadFilter_0/inst/resize__0[2]
    SLICE_X28Y25         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X28Y25         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp/C
                         clock pessimism              0.364    12.758    
                         clock uncertainty           -0.035    12.723    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.013    12.710    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -18.099    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.370ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.254ns  (logic 6.784ns (51.186%)  route 6.470ns (48.814%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.060    17.581    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.705 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7/O
                         net (fo=5, routed)           0.382    18.088    system_i/biquadFilter/biquadFilter_0/inst/resize__0[2]
    SLICE_X31Y24         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y24         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_3/C
                         clock pessimism              0.399    12.793    
                         clock uncertainty           -0.035    12.758    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.040    12.718    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -18.088    
  -------------------------------------------------------------------
                         slack                                 -5.370    

Slack (VIOLATED) :        -5.348ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 6.784ns (51.497%)  route 6.389ns (48.503%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.019    17.541    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7/O
                         net (fo=4, routed)           0.343    18.008    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-31]
    SLICE_X27Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.485    12.397    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_2/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)       -0.066    12.660    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                 -5.348    

Slack (VIOLATED) :        -5.336ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 6.784ns (51.497%)  route 6.389ns (48.503%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.019    17.541    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7/O
                         net (fo=4, routed)           0.343    18.008    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-31]
    SLICE_X27Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.485    12.397    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_1/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)       -0.054    12.672    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                 -5.336    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 6.784ns (51.498%)  route 6.389ns (48.502%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.019    17.541    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7/O
                         net (fo=4, routed)           0.342    18.007    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-31]
    SLICE_X27Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.485    12.397    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)       -0.047    12.679    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                 -5.329    

Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 6.784ns (51.275%)  route 6.447ns (48.725%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.060    17.581    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.705 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_7/O
                         net (fo=5, routed)           0.359    18.065    system_i/biquadFilter/biquadFilter_0/inst/resize__0[2]
    SLICE_X30Y24         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X30Y24         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[2]/C
                         clock pessimism              0.399    12.793    
                         clock uncertainty           -0.035    12.758    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.016    12.742    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[2]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.301ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.138ns  (logic 6.784ns (51.635%)  route 6.354ns (48.365%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.971    17.493    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    17.617 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.356    17.972    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X26Y15         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y15         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-7]/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X26Y15         FDRE (Setup_fdre_C_D)       -0.062    12.672    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -17.972    
  -------------------------------------------------------------------
                         slack                                 -5.301    

Slack (VIOLATED) :        -5.299ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.137ns  (logic 6.784ns (51.639%)  route 6.353ns (48.361%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.971    17.493    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    17.617 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.355    17.971    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X26Y13         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.494    12.406    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y13         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X26Y13         FDRE (Setup_fdre_C_D)       -0.062    12.673    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                 -5.299    

Slack (VIOLATED) :        -5.298ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.155ns  (logic 6.784ns (51.569%)  route 6.371ns (48.431%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y7          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.631     5.922    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_85
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.046 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2/O
                         net (fo=1, routed)           0.757     6.802    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__4_i_2_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.206    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.440    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.557    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.791    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.908    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.025 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.025    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.348 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__12/O[1]
                         net (fo=2, routed)           0.876     9.225    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306     9.531 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.531    system_i/biquadFilter/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.081 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.081    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.394 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.578    10.972    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.306    11.278 r  system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.278    system_i/biquadFilter/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.921 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[3]
                         net (fo=3, routed)           0.754    12.674    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_4
    SLICE_X27Y19         LUT2 (Prop_lut2_I1_O)        0.307    12.981 r  system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.981    system_i/biquadFilter/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.382    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.716 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[1]
                         net (fo=3, routed)           0.591    14.307    system_i/biquadFilter/biquadFilter_0/inst/resize[80]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.303    14.610 r  system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.610    system_i/biquadFilter/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.160 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.160    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.841    16.223    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.971    17.493    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    17.617 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.373    17.989    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X26Y13         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.494    12.406    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y13         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X26Y13         FDRE (Setup_fdre_C_D)       -0.043    12.692    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -17.989    
  -------------------------------------------------------------------
                         slack                                 -5.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.460%)  route 0.279ns (68.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.561     1.616    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.128     1.744 r  system_i/delay/delay_0/inst/output_0_reg[13]/Q
                         net (fo=2, routed)           0.279     2.023    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.876     2.022    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242     1.941    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.351%)  route 0.313ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.559     1.614    system_i/delay/delay_0/inst/clk_i
    SLICE_X10Y31         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164     1.778 r  system_i/delay/delay_0/inst/output_0_reg[1]/Q
                         net (fo=2, routed)           0.313     2.092    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.869     2.015    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.692    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.988    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.856%)  route 0.320ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.559     1.614    system_i/delay/delay_0/inst/clk_i
    SLICE_X10Y31         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164     1.778 r  system_i/delay/delay_0/inst/output_0_reg[1]/Q
                         net (fo=2, routed)           0.320     2.099    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.874     2.020    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.697    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.993    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.526%)  route 0.306ns (70.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.561     1.616    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.128     1.744 r  system_i/delay/delay_0/inst/output_0_reg[13]/Q
                         net (fo=2, routed)           0.306     2.050    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.877     2.023    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.700    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242     1.942    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.523%)  route 0.371ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.561     1.616    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/delay/delay_0/inst/output_0_reg[10]/Q
                         net (fo=2, routed)           0.371     2.128    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.876     2.022    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.995    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.919%)  route 0.366ns (69.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.559     1.614    system_i/delay/delay_0/inst/clk_i
    SLICE_X10Y31         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164     1.778 r  system_i/delay/delay_0/inst/output_0_reg[4]/Q
                         net (fo=2, routed)           0.366     2.145    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.874     2.020    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.697    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.993    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.940%)  route 0.221ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.565     1.620    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y9          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-1]/Q
                         net (fo=2, routed)           0.221     1.982    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_1]
    DSP48_X0Y3           DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.923     2.068    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y3           DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.745    
    DSP48_X0Y3           DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.082     1.827    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.259%)  route 0.396ns (73.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.561     1.616    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/delay/delay_0/inst/output_0_reg[10]/Q
                         net (fo=2, routed)           0.396     2.153    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.877     2.023    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.700    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.996    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.554     1.609    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X33Y20         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3/Q
                         net (fo=1, routed)           0.188     1.938    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_n_3
    DSP48_X1Y8           DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.909     2.054    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y8           DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/CLK
                         clock pessimism             -0.343     1.712    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.778    system_i/biquadFilter/biquadFilter_0/inst/arg__0
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.128ns (26.098%)  route 0.362ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.561     1.616    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.128     1.744 r  system_i/delay/delay_0/inst/output_0_reg[9]/Q
                         net (fo=2, routed)           0.362     2.107    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.876     2.022    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     1.942    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y7    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y9    system_i/biquadFilter/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y3    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y5    system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6   system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y7   system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y9   system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y8   system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y21  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y21  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y21  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y21  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y21  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y21  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_9_psdsp/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y21  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y21  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y21  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y15  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y5   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[12]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y6   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[12]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[13]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y3   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[13]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[14]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y3   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[14]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y6   system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[15]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y5   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 1.450ns (19.493%)  route 5.988ns (80.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.988    10.511    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X19Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)       -0.067    10.727    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.450ns (20.203%)  route 5.727ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.727    10.250    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X19Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.687    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X19Y36         FDRE (Setup_fdre_C_D)       -0.081    10.712    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.450ns (20.209%)  route 5.725ns (79.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.725    10.248    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X21Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.917    
                         clock uncertainty           -0.125    10.792    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)       -0.067    10.725    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.450ns (20.281%)  route 5.699ns (79.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.699    10.222    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X15Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.498    10.690    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.067    10.729    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.450ns (20.845%)  route 5.506ns (79.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.506    10.029    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X18Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.687    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)       -0.093    10.700    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 1.450ns (20.815%)  route 5.516ns (79.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          5.516    10.039    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X18Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[22].FDRE_inst/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)       -0.081    10.713    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 1.450ns (21.232%)  route 5.379ns (78.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.379     9.902    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X14Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)       -0.093    10.701    system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.701    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.450ns (21.324%)  route 5.350ns (78.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.350     9.873    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X19Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.687    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.093    10.700    system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[18].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.572ns (24.692%)  route 4.795ns (75.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          3.931     8.429    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.146     8.575 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.864     9.439    system_i/PS7/axi_cfg_register_0/inst/CE0247_out
    SLICE_X15Y34         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[18].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y34         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[18].FDRE_inst/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.409    10.384    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[18].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[22].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.580ns (9.182%)  route 5.737ns (90.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.046     4.481    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.605 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.691     9.296    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X13Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[22].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.497    10.689    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[22].FDRE_inst/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.429    10.251    system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.105     1.171    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.514%)  route 0.205ns (49.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.205     1.274    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X13Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.319 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.319    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__0_n_0
    SLICE_X13Y49         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y49         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.696%)  route 0.197ns (58.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.197     1.243    system_i/PS7/rst_ps7_0_125M/U0/SEQ/lpf_int
    SLICE_X14Y51         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.831     1.201    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y51         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y51         FDSE (Hold_fdse_C_S)        -0.018     1.154    system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.165    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y46          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y46          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.157     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.126    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.177     1.243    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.315%)  route 0.287ns (60.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.287     1.334    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X11Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.379 r  system_i/PS7/axi_cfg_register_0/inst/int_rvalid_reg_i_1/O
                         net (fo=1, routed)           0.000     1.379    system_i/PS7/axi_cfg_register_0/inst/int_rvalid_reg_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rvalid_reg_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/PS7/axi_cfg_register_0/inst/int_rvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y34          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.172     1.216    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y37          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.830     1.200    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y37          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X8Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.120    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X1Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.078     1.002    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.104     1.170    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X4Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.051    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y32   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y37   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y37   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y37   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y37   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y36   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y36   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y35   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y35   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          208  Failing Endpoints,  Worst Slack       -0.681ns,  Total Violation      -58.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[0])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[10])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[11])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[12])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[13])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[14])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[15])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[16])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[17])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 6.190ns (71.295%)  route 2.492ns (28.705%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.506     3.946    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.473     4.543    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.123 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.123    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.237    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.351    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.579 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.579    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.693 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.693    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.807 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.807    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.512     7.631    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[18])
                                                      4.033    11.664 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.666    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_135
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.598    12.510    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.125    12.385    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.985    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 -0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.316ns (34.246%)  route 0.607ns (65.754%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.260     1.301    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[9]
    SLICE_X9Y24          LUT1 (Prop_lut1_I0_O)        0.098     1.399 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.399    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[9]
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.469 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.347     1.816    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[9]
    DSP48_X0Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.912     2.057    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.665    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.292ns (30.669%)  route 0.660ns (69.331%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.358     1.400    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[13]
    SLICE_X11Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.445 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.445    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[13]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.551 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/O[1]
                         net (fo=2, routed)           0.303     1.854    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[14]
    DSP48_X0Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.924     2.069    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.125     2.194    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                     -0.517     1.677    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.250ns (26.378%)  route 0.698ns (73.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.897    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=2, routed)           0.436     1.474    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[12]
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.519 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.519    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[12]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.583 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[3]
                         net (fo=2, routed)           0.262     1.844    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[12]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -0.521     1.663    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.256ns (26.718%)  route 0.702ns (73.282%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.557     0.898    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y20          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.039 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.355     1.393    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[5]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.438 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.438    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[5]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.508 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/O[0]
                         net (fo=2, routed)           0.347     1.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[5]
    DSP48_X0Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.912     2.057    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.517     1.665    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.252ns (26.112%)  route 0.713ns (73.888%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[2].FDRE_inst/Q
                         net (fo=2, routed)           0.450     1.485    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[2]
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_4/O
                         net (fo=1, routed)           0.000     1.530    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[2]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.596 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/O[1]
                         net (fo=2, routed)           0.263     1.859    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[2]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.518     1.666    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.256ns (26.417%)  route 0.713ns (73.583%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.358     1.400    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[13]
    SLICE_X11Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.445 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.445    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[13]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.515 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/O[0]
                         net (fo=2, routed)           0.356     1.871    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[13]
    DSP48_X0Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.924     2.069    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.125     2.194    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.517     1.677    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[10].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.252ns (26.099%)  route 0.714ns (73.901%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.897    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[10].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[10].FDRE_inst/Q
                         net (fo=2, routed)           0.459     1.496    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[10]
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.541 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.541    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[10]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.607 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[1]
                         net (fo=2, routed)           0.255     1.862    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[10]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -0.518     1.666    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.272ns (28.060%)  route 0.697ns (71.940%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.309     1.368    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[16]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.413    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[16]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.476 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/O[3]
                         net (fo=2, routed)           0.388     1.864    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[16]
    DSP48_X0Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.912     2.057    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.520     1.662    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.256ns (26.161%)  route 0.723ns (73.839%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.468     1.503    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[5]
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.548 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.548    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.618 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/O[0]
                         net (fo=2, routed)           0.254     1.872    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[5]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.515     1.669    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.275ns (27.812%)  route 0.714ns (72.188%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[19].FDRE_inst/Q
                         net (fo=2, routed)           0.328     1.388    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[19]
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.433    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.499 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/O[2]
                         net (fo=2, routed)           0.386     1.885    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[19]
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.917     2.062    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.125     2.187    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.518     1.669    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 0.733ns (12.731%)  route 5.025ns (87.269%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.657     2.965    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.807     4.228    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.352 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.459     5.811    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.153     5.964 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.758     8.723    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X31Y18         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y18         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X31Y18         FDCE (Recov_fdce_C_CLR)     -0.612    11.664    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 0.730ns (14.032%)  route 4.472ns (85.968%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.980     8.174    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y36         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y36         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[12]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.563    11.719    system_i/delay/delay_0/inst/address_wr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 0.730ns (14.032%)  route 4.472ns (85.968%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.980     8.174    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y36         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y36         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[12]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.521    11.761    system_i/delay/delay_0/inst/address_rd_reg[12]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.730ns (14.416%)  route 4.334ns (85.584%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.842     8.036    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y35         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y35         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[10]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.563    11.719    system_i/delay/delay_0/inst/address_wr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.730ns (14.416%)  route 4.334ns (85.584%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.842     8.036    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y35         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y35         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[11]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.563    11.719    system_i/delay/delay_0/inst/address_wr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.730ns (14.416%)  route 4.334ns (85.584%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.842     8.036    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y35         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y35         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[8]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.563    11.719    system_i/delay/delay_0/inst/address_wr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.730ns (14.416%)  route 4.334ns (85.584%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.842     8.036    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y35         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y35         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[9]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.563    11.719    system_i/delay/delay_0/inst/address_wr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.730ns (14.416%)  route 4.334ns (85.584%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.842     8.036    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y35         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y35         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[10]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.521    11.761    system_i/delay/delay_0/inst/address_rd_reg[10]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.730ns (14.416%)  route 4.334ns (85.584%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.842     8.036    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y35         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y35         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[11]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.521    11.761    system_i/delay/delay_0/inst/address_rd_reg[11]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.730ns (14.416%)  route 4.334ns (85.584%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.603     4.031    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.889     6.044    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.150     6.194 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.842     8.036    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X16Y35         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         1.495    12.407    system_i/delay/delay_0/inst/clk_i
    SLICE_X16Y35         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[8]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.521    11.761    system_i/delay/delay_0/inst/address_rd_reg[8]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[3]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/address_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[10]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/output_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[11]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/output_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[12]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[12]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/output_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[13]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[13]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/output_0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[3]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/output_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[5]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/output_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.232ns (13.729%)  route 1.458ns (86.271%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=3, routed)           0.236     1.272    system_i/delay/delay_0/inst/enable
    SLICE_X19Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.835     2.152    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.046     2.198 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.387     2.584    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X9Y33          FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.827     1.973    system_i/delay/delay_0/inst/clk_i
    SLICE_X9Y33          FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[9]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/delay/delay_0/inst/output_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.235ns (13.224%)  route 1.542ns (86.776%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.552     0.893    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.299     1.332    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.377 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.621     1.999    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.049     2.048 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.622     2.670    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y26         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.813     1.959    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y26         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.125     2.084    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.135     1.949    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.235ns (12.833%)  route 1.596ns (87.167%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.552     0.893    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.299     1.332    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.377 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.621     1.999    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.049     2.048 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.676     2.724    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y27         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=989, routed)         0.815     1.961    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y27         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X22Y27         FDPE (Remov_fdpe_C_PRE)     -0.163     1.923    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.801    





