0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1668624444,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_0/sim/c_accum_0.vhd,1668622169,vhdl,,,,c_accum_0,,,,,,,,
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_1/sim/c_accum_1.vhd,1668622169,vhdl,,,,c_accum_1,,,,,,,,
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/imports/new/phasetest.vhd,1668622169,vhdl,,,,phase_test,,,,,,,,
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/new/main_sim.vhd,1668875362,vhdl,,,,main_sim,,,,,,,,
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/main.vhd,1668884151,vhdl,,,,main,,,,,,,,
C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/phase_for_Diego.vhd,1668622169,vhdl,,,,phase_accumulator_for_diego_ref,,,,,,,,
