{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-52-geb099a92)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "12000000.000000",
        "cst.filename": "./constraints/constraints.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "./fpga/fpga.v:20.1-35.10",
        "hdlname": "fpga"
      },
      "ports": {
        "rst_ni": {
          "direction": "input",
          "bits": [ 7314 ]
        },
        "out_o": {
          "direction": "output",
          "bits": [ 7313 ]
        },
        "clk_i": {
          "direction": "input",
          "bits": [ 7312 ]
        }
      },
      "cells": {
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 7344 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 7344 ]
          }
        },
        "out_o_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "./fpga/fpga.v:24.10-24.15",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7313 ],
            "I": [ 7327 ]
          }
        },
        "inst_top.inst_timer.rst_ni_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT0",
            "src": "/home/jefo/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7331 ],
            "F": [ 7323 ]
          }
        },
        "inst_top.inst_timer.rst_ni_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "./fpga/fpga.v:23.9-23.15",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7331 ],
            "I": [ 7314 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000010",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7345 ]
          }
        },
        "inst_top.inst_timer.out_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF2",
            "src": "rtl/timer/timer.v:22.1-29.4|/home/jefo/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7327 ],
            "D": [ 7344 ],
            "CLK": [ 7320 ],
            "CLEAR": [ 7323 ]
          }
        },
        "inst_top.clk_i_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "./fpga/fpga.v:22.9-22.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7320 ],
            "I": [ 7312 ]
          }
        }
      },
      "netnames": {
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 7344 ] ,
          "attributes": {
            "ROUTING": "X0Y0/S220;X0Y0/S220/VCC;1;X0Y0/C4;X0Y0/C4/S220;1;X0Y0/VCC;;1;X1Y12/W220;X1Y12/W220/VCC;1;X1Y12/C2;X1Y12/C2/W220;1;X1Y12/XD2;X1Y12/XD2/C2;1"
          }
        },
        "out_o": {
          "hide_name": 0,
          "bits": [ 7313 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "./fpga/fpga.v:24.10-24.15"
          }
        },
        "inst_top.rst_ni": {
          "hide_name": 0,
          "bits": [ 7331 ] ,
          "attributes": {
            "ROUTING": "X0Y4/F6;;1;X0Y4/E100;X0Y4/E100/F6;1;X1Y4/S800;X1Y4/S800/E101;1;X1Y12/N100;X1Y12/N100/S808;1;X1Y12/A0;X1Y12/A0/N100;1",
            "src": "rtl/top/top.v:18.9-18.15",
            "hdlname": "inst_top rst_ni"
          }
        },
        "rst_ni": {
          "hide_name": 0,
          "bits": [ 7314 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "./fpga/fpga.v:23.9-23.15"
          }
        },
        "inst_top.out_o": {
          "hide_name": 0,
          "bits": [ 7327 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q2;;1;X1Y12/W100;X1Y12/W100/Q2;1;X0Y12/S200;X0Y12/S200/W101;1;X0Y14/X01;X0Y14/X01/S202;1;X0Y14/A0;X0Y14/A0/X01;1",
            "src": "rtl/top/top.v:19.10-19.15",
            "hdlname": "inst_top out_o"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 7345 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "inst_top.inst_timer.out_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 7323 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F0;;1;X1Y12/X05;X1Y12/X05/F0;1;X1Y12/LSR1;X1Y12/LSR1/X05;1"
          }
        },
        "inst_top.clk_i": {
          "hide_name": 0,
          "bits": [ 7320 ] ,
          "attributes": {
            "ROUTING": "X15Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y10/GT00;X3Y19/GT00/SPINE16;5;X2Y12/GB00;X3Y12/GBO0/GT00;5;X1Y12/CLK1;X1Y12/CLK1/GB00;5;X29Y9/PCLKR1;;5",
            "src": "rtl/timer/timer.v:15.11-15.16",
            "hdlname": "inst_top inst_timer clk_i"
          }
        },
        "clk_i": {
          "hide_name": 0,
          "bits": [ 7312 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "./fpga/fpga.v:22.9-22.14"
          }
        }
      }
    }
  }
}
