INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/RealDiv/RealDiv.srcs/sources_1/new/LV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/RealDiv/RealDiv.srcs/sources_1/new/LV_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/RealDiv/RealDiv.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/RealDiv/RealDiv.srcs/sim_1/imports/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
