

================================================================
== Vivado HLS Report for 'sha256_mem'
================================================================
* Date:           Sat May  6 21:35:31 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        sha256_mem
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+------+-----+------+---------+
        |                   |        |   Latency  |  Interval  | Pipeline|
        |      Instance     | Module | min |  max | min |  max |   Type  |
        +-------------------+--------+-----+------+-----+------+---------+
        |grp_update_fu_311  |update  |    2|  2488|    2|  2488|   none  |
        |grp_final_fu_324   |final   |    ?|     ?|    ?|     ?|   none  |
        +-------------------+--------+-----+------+-----+------+---------+

        * Loop: 
        +-------------+-----+-----+------------+-----------+-----------+------+----------+
        |             |  Latency  |  Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+------------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?| 645 ~ 3131 |          -|          -|     ?|    no    |
        | + Loop 1.1  |  640|  640|          10|          -|          -|    64|    no    |
        +-------------+-----+-----+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     244|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       17|      -|    2521|    6358|    -|
|Memory           |        3|      -|      16|       8|    -|
|Multiplexer      |        -|      -|       -|     552|    -|
|Register         |        -|      -|     460|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       20|      0|    2997|    7162|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+------+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+---------------------------+---------+-------+------+------+
    |grp_final_fu_324             |final                      |        5|      0|   735|  2024|
    |sha256_mem_AXILiteS_s_axi_U  |sha256_mem_AXILiteS_s_axi  |        0|      0|   106|   168|
    |sha256_mem_mem_m_axi_U       |sha256_mem_mem_m_axi       |        2|      0|   548|   700|
    |grp_update_fu_311            |update                     |       10|      0|  1132|  3466|
    +-----------------------------+---------------------------+---------+-------+------+------+
    |Total                        |                           |       17|      0|  2521|  6358|
    +-----------------------------+---------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cipher_m_block_U  |sha256_mem_ciphereOg  |        1|   0|   0|   128|    8|     1|         1024|
    |cipher_m_h_U      |sha256_mem_cipherfYi  |        2|   0|   0|     8|   32|     1|          256|
    |data_buffer_U     |sha256_mem_data_bdEe  |        0|  16|   8|    64|    8|     1|          512|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        3|  16|   8|   200|   48|     3|         1792|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |block_counter_1_fu_343_p2  |     +    |      0|  0|  39|          32|           1|
    |buffer_index_1_fu_361_p2   |     +    |      0|  0|  15|           7|           1|
    |data_index_2_fu_349_p2     |     +    |      0|  0|  39|          32|           7|
    |indvars_iv_next_fu_388_p2  |     +    |      0|  0|  39|          32|           7|
    |tmp_3_fu_382_p2            |     +    |      0|  0|  39|          32|           1|
    |tmp_fu_367_p2              |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_338_p2        |   icmp   |      0|  0|  16|          32|          32|
    |exitcond_fu_355_p2         |   icmp   |      0|  0|  16|          32|          32|
    |ap_block_state4            |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 244|         232|         114|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  89|         18|    1|         18|
    |ap_sig_ioackin_mem_ARREADY  |   9|          2|    1|          2|
    |block_counter_reg_266       |   9|          2|   32|         64|
    |buffer_index_reg_299        |   9|          2|    7|         14|
    |cipher_m_block_address0     |  15|          3|    7|         21|
    |cipher_m_block_address1     |  15|          3|    7|         21|
    |cipher_m_block_ce0          |  15|          3|    1|          3|
    |cipher_m_block_ce1          |  15|          3|    1|          3|
    |cipher_m_block_d0           |  15|          3|    8|         24|
    |cipher_m_block_we0          |  15|          3|    1|          3|
    |cipher_m_h_address0         |  38|          7|    3|         21|
    |cipher_m_h_address1         |  27|          5|    3|         15|
    |cipher_m_h_ce0              |  21|          4|    1|          4|
    |cipher_m_h_d0               |  38|          7|   32|        224|
    |cipher_m_h_d1               |  27|          5|   32|        160|
    |cipher_m_h_we0              |  21|          4|    1|          4|
    |cipher_m_len_reg_230        |   9|          2|   32|         64|
    |cipher_m_tot_len_reg_242    |   9|          2|   32|         64|
    |data_buffer_address0        |  15|          3|    6|         18|
    |data_buffer_ce0             |  15|          3|    1|          3|
    |data_buffer_ce1             |   9|          2|    1|          2|
    |data_index_1_reg_289        |   9|          2|   32|         64|
    |data_index_reg_277          |   9|          2|   32|         64|
    |indvars_iv_reg_254          |   9|          2|   32|         64|
    |mem_blk_n_AR                |   9|          2|    1|          2|
    |mem_blk_n_R                 |   9|          2|    1|          2|
    |message_addr_ap_vld_in_sig  |   9|          2|    1|          2|
    |message_addr_ap_vld_preg    |   9|          2|    1|          2|
    |message_addr_blk_n          |   9|          2|    1|          2|
    |message_addr_in_sig         |   9|          2|   32|         64|
    |num_blocks_ap_vld_in_sig    |   9|          2|    1|          2|
    |num_blocks_ap_vld_preg      |   9|          2|    1|          2|
    |num_blocks_blk_n            |   9|          2|    1|          2|
    |num_blocks_in_sig           |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 552|        112|  378|       1088|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  17|   0|   17|          0|
    |ap_reg_grp_final_fu_324_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_update_fu_311_ap_start  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_ARREADY         |   1|   0|    1|          0|
    |block_counter_1_reg_420            |  32|   0|   32|          0|
    |block_counter_reg_266              |  32|   0|   32|          0|
    |buffer_index_1_reg_433             |   7|   0|    7|          0|
    |buffer_index_reg_299               |   7|   0|    7|          0|
    |cipher_m_len_reg_230               |  32|   0|   32|          0|
    |cipher_m_tot_len_reg_242           |  32|   0|   32|          0|
    |data_index_1_reg_289               |  32|   0|   32|          0|
    |data_index_2_reg_425               |  32|   0|   32|          0|
    |data_index_reg_277                 |  32|   0|   32|          0|
    |indvars_iv_next_reg_449            |  32|   0|   32|          0|
    |indvars_iv_reg_254                 |  32|   0|   32|          0|
    |mem_addr_read_reg_454              |   8|   0|    8|          0|
    |mem_addr_reg_438                   |  32|   0|   32|          0|
    |message_addr_ap_vld_preg           |   1|   0|    1|          0|
    |message_addr_preg                  |  32|   0|   32|          0|
    |num_blocks_ap_vld_preg             |   1|   0|    1|          0|
    |num_blocks_preg                    |  32|   0|   32|          0|
    |tmp_3_reg_444                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 460|   0|  460|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  sha256_mem  | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR        | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR        | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|digest_out_address0     | out |    5|  ap_memory |  digest_out  |     array    |
|digest_out_ce0          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_we0          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_d0           | out |    8|  ap_memory |  digest_out  |     array    |
|digest_out_address1     | out |    5|  ap_memory |  digest_out  |     array    |
|digest_out_ce1          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_we1          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_d1           | out |    8|  ap_memory |  digest_out  |     array    |
|digest_valid            | out |    1|   ap_none  | digest_valid |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

