//===--------------------------------------------------------------------------------*- C++ -*-===//
//                          _
//                         | |
//                       __| | __ ___      ___ ___
//                      / _` |/ _` \ \ /\ / / '_  |
//                     | (_| | (_| |\ V  V /| | | |
//                      \__,_|\__,_| \_/\_/ |_| |_| - Compiler Toolchain
//
//
//  This file is distributed under the MIT License (MIT).
//  See LICENSE.txt for details.
//
//===------------------------------------------------------------------------------------------===//

#include "dawn/Compiler/Driver.h"
#include "dawn/IIR/StencilInstantiation.h"
#include "dawn/SIR/SIR.h"
#include "dawn/Serialization/SIRSerializer.h"
#include "dawn/Support/FileSystem.h"
#include <fstream>
#include <gtest/gtest.h>
#include <streambuf>
#include <string>

using namespace dawn;

namespace {

std::shared_ptr<iir::StencilInstantiation> loadTest(const std::string& sirFilename,
                                                    const std::string& stencilName) {
  auto sir = SIRSerializer::deserialize(sirFilename, SIRSerializer::Format::Json);

  // stage merger segfaults if stage reordering is not run beforehand
  auto stencilInstantiationMap = run(sir, {PassGroup::StageReordering, PassGroup::StageMerger});

  DAWN_ASSERT_MSG(stencilInstantiationMap.count(stencilName),
                  "compute_extent_test_stencil not found in sir");

  return stencilInstantiationMap[stencilName];
}

TEST(MultiStageTest, test_compute_ordered_do_methods) {
  //    Stencil_0
  //    {
  //      MultiStage_0 [forward]
  //      {
  //        Stage_0
  //        {
  //          Do_0 { Start : Start }
  //          {
  //            tmp[0, 0, 0] = a[0, 0, 0];
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                a : [(0, 0), (0, 0), (0, 0)]

  //          }
  //          Do_1 { Start+1 : End-1 }
  //          {
  //            tmp[0, 0, 0] = tmp[0, 0, -1];
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 0), (0, 0), (-1, 0)]

  //          }
  //          Extents: [(0, 1), (0, 0), (-1, 0)]
  //        }
  //        Stage_1
  //        {
  //          Do_0 { Start : Start }
  //          {
  //            b[0, 0, 0] = tmp[0, 0, 0];
  //              Write Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]

  //          }
  //          Do_1 { Start+1 : End-4 }
  //          {
  //            b[0, 0, 0] = tmp[1, 0, -1];
  //              Write Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 1), (0, 0), (-1, 0)]

  //          }
  //          Do_2 { End : End }
  //          {
  //            tmp[0, 0, 0] = (tmp[0, 0, -1] + a[0, 0, 0]);
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                a : [(0, 0), (0, 0), (0, 0)]
  //                tmp : [(0, 0), (0, 0), (-1, 0)]

  //          }
  //          Extents: [(0, 1), (0, 0), (-1, 0)]
  //        }
  //        Stage_2
  //        {
  //          Do_0 { End-3 : End }
  //          {
  //            b[0, 0, 0] = (tmp[1, 0, -1] + a[0, 0, 0]);
  //              Write Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                a : [(0, 0), (0, 0), (0, 0)]
  //                tmp : [(0, 1), (0, 0), (-1, 0)]

  //          }
  //          Extents: [(0, 0), (0, 0), (0, 0)]
  //        }
  //      }
  //    }

  auto stencilInstantiation = loadTest("input/test_compute_ordered_do_methods.sir", "stencil");
  const auto& stencils = stencilInstantiation->getStencils();
  EXPECT_EQ(stencils.size(), 1);
  const std::unique_ptr<iir::Stencil>& stencil = stencils[0];

  EXPECT_EQ(stencil->getChildren().size(), 1);

  auto const& mss = (*stencil->childrenBegin());

  EXPECT_EQ(mss->getChildren().size(), 3);
  auto stageit = mss->getChildren().begin();
  auto const& stage0 = *stageit;
  EXPECT_EQ(stage0->getChildren().size(), 2);
  auto const& do0_0 = stage0->getChildren().at(0);
  auto const& do0_1 = stage0->getChildren().at(1);

  stageit++;
  auto const& stage1 = *stageit;
  EXPECT_EQ(stage1->getChildren().size(), 3);
  auto const& do1_0 = stage1->getChildren().at(0);
  auto const& do1_1 = stage1->getChildren().at(1);
  auto const& do1_2 = stage1->getChildren().at(2);

  stageit++;
  auto const& stage2 = *stageit;
  EXPECT_EQ(stage2->getChildren().size(), 1);
  auto const& do2_0 = stage2->getChildren().at(0);

  auto orderedDoMethods = mss->computeOrderedDoMethods();
  EXPECT_EQ(orderedDoMethods.size(), 8);

  EXPECT_EQ(orderedDoMethods[0]->getInterval(), (iir::Interval{0, 0}));
  EXPECT_EQ(orderedDoMethods[0]->getID(), do0_0->getID());

  EXPECT_EQ(orderedDoMethods[1]->getInterval(), (iir::Interval{0, 0}));
  EXPECT_EQ(orderedDoMethods[1]->getID(), do1_0->getID());

  EXPECT_EQ(orderedDoMethods[2]->getInterval(), (iir::Interval{1, sir::Interval::End - 4}));
  EXPECT_EQ(orderedDoMethods[2]->getID(), do0_1->getID());

  EXPECT_EQ(orderedDoMethods[3]->getInterval(), (iir::Interval{1, sir::Interval::End - 4}));
  EXPECT_EQ(orderedDoMethods[3]->getID(), do1_1->getID());

  EXPECT_EQ(orderedDoMethods[4]->getInterval(),
            (iir::Interval{sir::Interval::End - 3, sir::Interval::End - 1}));
  EXPECT_EQ(orderedDoMethods[4]->getID(), do0_1->getID());

  EXPECT_EQ(orderedDoMethods[5]->getInterval(),
            (iir::Interval{sir::Interval::End - 3, sir::Interval::End - 1}));
  EXPECT_EQ(orderedDoMethods[5]->getID(), do2_0->getID());

  EXPECT_EQ(orderedDoMethods[6]->getInterval(),
            (iir::Interval{sir::Interval::End, sir::Interval::End}));
  EXPECT_EQ(orderedDoMethods[6]->getID(), do1_2->getID());

  EXPECT_EQ(orderedDoMethods[7]->getInterval(),
            (iir::Interval{sir::Interval::End, sir::Interval::End}));
  EXPECT_EQ(orderedDoMethods[7]->getID(), do2_0->getID());
}

TEST(MultiStageTest, test_compute_read_access_interval) {

  //    Stencil_0
  //    {
  //      MultiStage_0 [forward]
  //      {
  //        Stage_0
  //        {
  //          Do_0 { Start+2 : End-1 }
  //          {
  //            tmp[0, 0, 0] = tmp[0, 0, -2];
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 0), (0, 0), (-2, 0)]

  //          }
  //          Do_1 { End : End }
  //          {
  //            tmp[0, 0, 0] = (tmp[0, 0, -1] + a[0, 0, 0]);
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                a : [(0, 0), (0, 0), (0, 0)]
  //                tmp : [(0, 0), (0, 0), (-1, 0)]

  //          }
  //          Extents: [(0, 0), (0, 0), (0, 0)]
  //        }
  //      }
  //    }

  auto stencilInstantiation = loadTest("input/test_compute_read_access_interval.sir", "stencil");
  const auto& stencils = stencilInstantiation->getStencils();
  EXPECT_EQ(stencils.size(), 1);
  const std::unique_ptr<iir::Stencil>& stencil = stencils[0];

  EXPECT_EQ(stencil->getChildren().size(), 1);

  auto const& mss = *stencil->childrenBegin();

  int accessID = stencilInstantiation->getMetaData().getAccessIDFromName("tmp");
  auto interval = mss->computeReadAccessInterval(accessID);

  EXPECT_EQ(interval, (iir::MultiInterval{iir::Interval{0, 1}}));
}

TEST(MultiStageTest, DISABLED_test_compute_read_access_interval_02) {

  //    Stencil_0
  //    {
  //      MultiStage_0 [forward]
  //      {
  //        Stage_0
  //        {
  //          Do_0 { End-3 : End }
  //          {
  //            b[0, 0, 0] = (tmp[1, 0, 1] + a[0, 0, 0]);
  //              Write Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                a : [(0, 0), (0, 0), (0, 0)]
  //                tmp : [(0, 1), (0, 0), (0, 1)]

  //          }
  //          Do_1 { Start+2 : End-4 }
  //          {
  //            tmp[0, 0, 0] = tmp[0, 0, -2];
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 0), (0, 0), (-2, 0)]

  //          }
  //          Do_2 { Start : Start }
  //          {
  //            b[0, 0, 0] = tmp[-2, 0, 0];
  //              Write Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(-2, 0), (0, 0), (0, 0)]

  //          }
  //          Extents: [(0, 1), (0, 0), (-1, 0)]
  //        }
  //        Stage_1
  //        {
  //          Do_0 { Start+1 : End-4 }
  //          {
  //            b[0, 0, 0] = tmp[1, 0, -1];
  //              Write Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 1), (0, 0), (-1, 0)]

  //          }
  //          Extents: [(0, 0), (0, 0), (0, 0)]
  //        }
  //      }
  //    }

  auto stencilInstantiation = loadTest("input/test_compute_read_access_interval_02.sir", "stencil");
  const auto& stencils = stencilInstantiation->getStencils();
  EXPECT_EQ(stencils.size(), 1);
  const std::unique_ptr<iir::Stencil>& stencil = stencils[0];

  EXPECT_EQ(stencil->getChildren().size(), 1);

  auto const& mss = *stencil->childrenBegin();

  int accessID = stencilInstantiation->getMetaData().getAccessIDFromName("tmp");
  auto interval = mss->computeReadAccessInterval(accessID);

  EXPECT_EQ(interval,
            (iir::MultiInterval{iir::Interval{0, 1},
                                iir::Interval{sir::Interval::End - 2, sir::Interval::End + 1}}));
}

TEST(MultiStageTest, test_field_access_interval_04) {

  //    Stencil_0
  //    {
  //      MultiStage_0 [backward]
  //      {
  //        Stage_0
  //        {
  //          Do_0 { Start : Start+8 }
  //          {
  //            out2[0, 0, 0] = u[0, 0, 6];
  //              Write Accesses:
  //                out2 : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                u : [(0, 0), (0, 0), (6, 6)]

  //          }
  //          Extents: [(0, 0), (0, 0), (0, 0)]
  //        }
  //        Stage_1
  //        {
  //          Do_0 { Start+2 : Start+3 }
  //          {
  //            u[0, 0, 0] = in[0, 0, 0];
  //              Write Accesses:
  //                u : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                in : [(0, 0), (0, 0), (0, 0)]

  //          }
  //          Extents: [(0, 0), (0, 0), (0, 2)]
  //        }
  //        Stage_2
  //        {
  //          Do_0 { Start+2 : Start+10 }
  //          {
  //            out1[0, 0, 0] = (u[0, 0, 2] + u[0, 0, 1]);
  //              Write Accesses:
  //                out1 : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                u : [(0, 0), (0, 0), (0, 2)]

  //          }
  //          Extents: [(0, 0), (0, 0), (0, 0)]
  //        }
  //      }
  //    }

  auto stencilInstantiation =
      loadTest("input/test_field_access_interval_04.sir", "compute_extent_test_stencil");
  const auto& stencils = stencilInstantiation->getStencils();
  EXPECT_EQ(stencils.size(), 1);
  const std::unique_ptr<iir::Stencil>& stencil = stencils[0];

  EXPECT_EQ(stencil->getChildren().size(), 1);

  auto const& mss = *stencil->childrenBegin();

  int accessID = stencilInstantiation->getMetaData().getAccessIDFromName("u");
  auto interval = mss->computeReadAccessInterval(accessID);

  EXPECT_EQ(interval, (iir::MultiInterval{iir::Interval{4, 14}}));
}

TEST(MultiStageTest, test_compute_read_access_interval_03) {
  //    Stencil_0
  //    {
  //      MultiStage_0 [forward]
  //      {
  //        Stage_0
  //        {
  //          Do_0 { Start : Start }
  //          {
  //            tmp[0, 0, 0] = a[0, 0, 0];
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                a : [(0, 0), (0, 0), (0, 0)]

  //          }
  //          Do_1 { Start+1 : End }
  //          {
  //            b[0, 0, 0] = tmp[0, 0, -1];
  //              Write Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 0), (0, 0), (-1, 0)]

  //          }
  //          Extents: [(0, 0), (0, 0), (-1, 0)]
  //        }
  //      }
  //      MultiStage_1 [backward]
  //      {
  //        Stage_0
  //        {
  //          Do_0 { End : End }
  //          {
  //            tmp[0, 0, 0] = ((b[0, 0, -1] + b[0, 0, 0]) * tmp[0, 0, 0]);
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //                b : [(0, 0), (0, 0), (-1, 0)]

  //          }
  //          Do_1 { Start : End-1 }
  //          {
  //            tmp[0, 0, 0] = (2 * b[0, 0, 0]);
  //              Write Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                b : [(0, 0), (0, 0), (0, 0)]
  //                2 : [(0, 0), (0, 0), (0, 0)]

  //            c[0, 0, 0] = tmp[0, 0, 1];
  //              Write Accesses:
  //                c : [(0, 0), (0, 0), (0, 0)]
  //              Read Accesses:
  //                tmp : [(0, 0), (0, 0), (0, 1)]

  //          }
  //          Extents: [(0, 0), (0, 0), (0, 0)]
  //        }
  //      }
  //    }

  auto stencilInstantiation = loadTest("input/test_compute_read_access_interval_03.sir", "stencil");
  const auto& stencils = stencilInstantiation->getStencils();
  EXPECT_EQ(stencils.size(), 1);
  const std::unique_ptr<iir::Stencil>& stencil = stencils[0];

  EXPECT_EQ(stencil->getChildren().size(), 2);

  auto const mss0it = stencil->childrenBegin();
  auto const& mss0 = *mss0it;

  int accessID = stencilInstantiation->getMetaData().getAccessIDFromName("tmp");
  auto interval0 = mss0->computeReadAccessInterval(accessID);

  EXPECT_EQ(interval0, (iir::MultiInterval{iir::Interval{1, sir::Interval::End - 1}}));

  auto const& mss1 = *(std::next(mss0it));
  auto interval1 = mss1->computeReadAccessInterval(accessID);

  EXPECT_EQ(interval1, (iir::MultiInterval{iir::Interval{sir::Interval::End, sir::Interval::End}}));
}

TEST(MultiStageTest, test_compute_read_access_interval_04) {

  // Stencil_0
  //{
  //  MultiStage_0 [parallel]
  //  {
  //    Stage_0
  //    {
  //      Do_0 { Start : End }
  //      {
  //        tmp[0, 0, 0] = in[0, 0, 0];
  //          Write Accesses:
  //            tmp : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            in : [(0, 0), (0, 0), (0, 0)]

  //        b1[0, 0, 0] = a1[0, 0, 0];
  //          Write Accesses:
  //            b1 : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            a1 : [(0, 0), (0, 0), (0, 0)]

  //      }
  //      Extents: [(0, 0), (0, 0), (-2, 2)]
  //    }
  //  }
  //  MultiStage_1 [parallel]
  //  {
  //    Stage_0
  //    {
  //      Do_0 { Start : End }
  //      {
  //        c1[0, 0, 0] = b1[0, 0, 1];
  //          Write Accesses:
  //            c1 : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            b1 : [(0, 0), (0, 0), (0, 1)]

  //        c1[0, 0, 0] = b1[0, 0, -1];
  //          Write Accesses:
  //            c1 : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            b1 : [(0, 0), (0, 0), (-1, 0)]

  //        out[0, 0, 0] = tmp[0, 0, 0];
  //          Write Accesses:
  //            out : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            tmp : [(0, 0), (0, 0), (0, 0)]

  //        tmp[0, 0, 0] = in[0, 0, 0];
  //          Write Accesses:
  //            tmp : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            in : [(0, 0), (0, 0), (0, 0)]

  //        b2[0, 0, 0] = a2[0, 0, 0];
  //          Write Accesses:
  //            b2 : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            a2 : [(0, 0), (0, 0), (0, 0)]

  //      }
  //      Extents: [(0, 0), (0, 0), (-1, 1)]
  //    }
  //  }
  //  MultiStage_2 [parallel]
  //  {
  //    Stage_0
  //    {
  //      Do_0 { Start : End }
  //      {
  //        c2[0, 0, 0] = b2[0, 0, 1];
  //          Write Accesses:
  //            c2 : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            b2 : [(0, 0), (0, 0), (0, 1)]

  //        c2[0, 0, 0] = b2[0, 0, -1];
  //          Write Accesses:
  //            c2 : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            b2 : [(0, 0), (0, 0), (-1, 0)]

  //        out[0, 0, 0] = tmp[0, 0, 0];
  //          Write Accesses:
  //            out : [(0, 0), (0, 0), (0, 0)]
  //          Read Accesses:
  //            tmp : [(0, 0), (0, 0), (0, 0)]

  //      }
  //      Extents: [(0, 0), (0, 0), (0, 0)]
  //    }
  //  }
  //}

  auto stencilInstantiation = loadTest("input/test_compute_read_access_interval_04.sir", "stencil");
  const auto& stencils = stencilInstantiation->getStencils();
  EXPECT_EQ(stencils.size(), 1);
  const std::unique_ptr<iir::Stencil>& stencil = stencils[0];

  EXPECT_EQ(stencil->getChildren().size(), 3);

  auto const mss0it = stencil->childrenBegin();
  auto const& mss0 = *(mss0it);

  int accessID = stencilInstantiation->getMetaData().getAccessIDFromName("tmp");
  auto interval0 = mss0->computeReadAccessInterval(accessID);

  auto const mss1it = std::next(mss0it);
  auto const& mss1 = *(mss1it);

  auto interval1 = mss1->computeReadAccessInterval(accessID);

  EXPECT_EQ(interval1, (iir::MultiInterval{iir::Interval{0, sir::Interval::End}}));

  auto const mss2it = std::next(mss1it);
  auto const& mss2 = *(mss2it);

  auto interval2 = mss2->computeReadAccessInterval(accessID);

  EXPECT_EQ(interval2, (iir::MultiInterval{iir::Interval{0, sir::Interval::End}}));
}

} // anonymous namespace
