{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603958894051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603958894060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 16:08:13 2020 " "Processing started: Thu Oct 29 16:08:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603958894060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958894060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958894061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603958894466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603958894466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958904374 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clk " "Found entity 2: div_clk" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958904374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958904374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603958904418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(30) " "Verilog HDL assignment warning at main.v(30): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904432 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(31) " "Verilog HDL assignment warning at main.v(31): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904433 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(32) " "Verilog HDL assignment warning at main.v(32): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904433 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(33) " "Verilog HDL assignment warning at main.v(33): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904433 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(34) " "Verilog HDL assignment warning at main.v(34): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904433 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(35) " "Verilog HDL assignment warning at main.v(35): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904433 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(39) " "Verilog HDL assignment warning at main.v(39): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904434 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(45) " "Verilog HDL assignment warning at main.v(45): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904434 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(50) " "Verilog HDL assignment warning at main.v(50): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904434 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(55) " "Verilog HDL assignment warning at main.v(55): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904434 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(58) " "Verilog HDL assignment warning at main.v(58): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904435 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(59) " "Verilog HDL assignment warning at main.v(59): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904435 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(60) " "Verilog HDL assignment warning at main.v(60): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904435 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(61) " "Verilog HDL assignment warning at main.v(61): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904435 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(62) " "Verilog HDL assignment warning at main.v(62): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904435 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(63) " "Verilog HDL assignment warning at main.v(63): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904435 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(69) " "Verilog HDL assignment warning at main.v(69): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904435 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(74) " "Verilog HDL assignment warning at main.v(74): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(79) " "Verilog HDL assignment warning at main.v(79): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(82) " "Verilog HDL assignment warning at main.v(82): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(83) " "Verilog HDL assignment warning at main.v(83): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(84) " "Verilog HDL assignment warning at main.v(84): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(85) " "Verilog HDL assignment warning at main.v(85): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(86) " "Verilog HDL assignment warning at main.v(86): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(87) " "Verilog HDL assignment warning at main.v(87): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(93) " "Verilog HDL assignment warning at main.v(93): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904436 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(99) " "Verilog HDL assignment warning at main.v(99): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(105) " "Verilog HDL assignment warning at main.v(105): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(118) " "Verilog HDL assignment warning at main.v(118): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(119) " "Verilog HDL assignment warning at main.v(119): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(120) " "Verilog HDL assignment warning at main.v(120): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(121) " "Verilog HDL assignment warning at main.v(121): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(122) " "Verilog HDL assignment warning at main.v(122): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(123) " "Verilog HDL assignment warning at main.v(123): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603958904437 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag main.v(18) " "Verilog HDL Always Construct warning at main.v(18): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603958904439 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[0\] main.v(37) " "Inferred latch for \"flag\[0\]\" at main.v(37)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958904442 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[1\] main.v(37) " "Inferred latch for \"flag\[1\]\" at main.v(37)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958904442 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[2\] main.v(37) " "Inferred latch for \"flag\[2\]\" at main.v(37)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958904442 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[3\] main.v(37) " "Inferred latch for \"flag\[3\]\" at main.v(37)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958904442 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:dc " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:dc\"" {  } { { "main.v" "dc" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603958904487 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "main.v" "Div6" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "main.v" "Div3" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "main.v" "Div0" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "main.v" "Mod6" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "main.v" "Mod3" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "main.v" "Mod0" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "main.v" "Div7" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "main.v" "Div4" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "main.v" "Div1" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "main.v" "Mod7" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "main.v" "Mod4" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "main.v" "Mod1" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "main.v" "Div8" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "main.v" "Div5" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "main.v" "Div2" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "main.v" "Mod8" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "main.v" "Mod5" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "main.v" "Mod2" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603958904842 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603958904842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603958904968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958904969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958904969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958904969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958904969 ""}  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603958904969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958905044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958905044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958905098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958905098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958905152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958905152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958905241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958905241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958905329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958905329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603958905449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958905450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958905450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958905450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603958905450 ""}  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603958905450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603958905531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958905531 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out5\[0\]~reg0 out5\[0\]~reg0_emulated out5\[0\]~1 " "Register \"out5\[0\]~reg0\" is converted into an equivalent circuit using register \"out5\[0\]~reg0_emulated\" and latch \"out5\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out5[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out5\[1\]~reg0 out5\[1\]~reg0_emulated out5\[1\]~6 " "Register \"out5\[1\]~reg0\" is converted into an equivalent circuit using register \"out5\[1\]~reg0_emulated\" and latch \"out5\[1\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out5[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out5\[2\]~reg0 out5\[2\]~reg0_emulated out5\[2\]~11 " "Register \"out5\[2\]~reg0\" is converted into an equivalent circuit using register \"out5\[2\]~reg0_emulated\" and latch \"out5\[2\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out5[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out5\[3\]~reg0 out5\[3\]~reg0_emulated out5\[3\]~16 " "Register \"out5\[3\]~reg0\" is converted into an equivalent circuit using register \"out5\[3\]~reg0_emulated\" and latch \"out5\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out5[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out4\[0\]~reg0 out4\[0\]~reg0_emulated out4\[0\]~1 " "Register \"out4\[0\]~reg0\" is converted into an equivalent circuit using register \"out4\[0\]~reg0_emulated\" and latch \"out4\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out4[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out4\[1\]~reg0 out4\[1\]~reg0_emulated out4\[1\]~6 " "Register \"out4\[1\]~reg0\" is converted into an equivalent circuit using register \"out4\[1\]~reg0_emulated\" and latch \"out4\[1\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out4[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out4\[2\]~reg0 out4\[2\]~reg0_emulated out4\[2\]~11 " "Register \"out4\[2\]~reg0\" is converted into an equivalent circuit using register \"out4\[2\]~reg0_emulated\" and latch \"out4\[2\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out4[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out4\[3\]~reg0 out4\[3\]~reg0_emulated out4\[3\]~16 " "Register \"out4\[3\]~reg0\" is converted into an equivalent circuit using register \"out4\[3\]~reg0_emulated\" and latch \"out4\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out4[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out3\[0\]~reg0 out3\[0\]~reg0_emulated out3\[0\]~1 " "Register \"out3\[0\]~reg0\" is converted into an equivalent circuit using register \"out3\[0\]~reg0_emulated\" and latch \"out3\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out3[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out3\[1\]~reg0 out3\[1\]~reg0_emulated out3\[1\]~6 " "Register \"out3\[1\]~reg0\" is converted into an equivalent circuit using register \"out3\[1\]~reg0_emulated\" and latch \"out3\[1\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out3[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out3\[2\]~reg0 out3\[2\]~reg0_emulated out3\[2\]~11 " "Register \"out3\[2\]~reg0\" is converted into an equivalent circuit using register \"out3\[2\]~reg0_emulated\" and latch \"out3\[2\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out3[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out3\[3\]~reg0 out3\[3\]~reg0_emulated out3\[3\]~16 " "Register \"out3\[3\]~reg0\" is converted into an equivalent circuit using register \"out3\[3\]~reg0_emulated\" and latch \"out3\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out3[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out2\[0\]~reg0 out2\[0\]~reg0_emulated out2\[0\]~1 " "Register \"out2\[0\]~reg0\" is converted into an equivalent circuit using register \"out2\[0\]~reg0_emulated\" and latch \"out2\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out2[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out2\[1\]~reg0 out2\[1\]~reg0_emulated out2\[1\]~6 " "Register \"out2\[1\]~reg0\" is converted into an equivalent circuit using register \"out2\[1\]~reg0_emulated\" and latch \"out2\[1\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out2[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out2\[2\]~reg0 out2\[2\]~reg0_emulated out2\[2\]~11 " "Register \"out2\[2\]~reg0\" is converted into an equivalent circuit using register \"out2\[2\]~reg0_emulated\" and latch \"out2\[2\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out2[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out2\[3\]~reg0 out2\[3\]~reg0_emulated out2\[3\]~16 " "Register \"out2\[3\]~reg0\" is converted into an equivalent circuit using register \"out2\[3\]~reg0_emulated\" and latch \"out2\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out2[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out1\[0\]~reg0 out1\[0\]~reg0_emulated out1\[0\]~1 " "Register \"out1\[0\]~reg0\" is converted into an equivalent circuit using register \"out1\[0\]~reg0_emulated\" and latch \"out1\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out1[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out1\[1\]~reg0 out1\[1\]~reg0_emulated out1\[1\]~6 " "Register \"out1\[1\]~reg0\" is converted into an equivalent circuit using register \"out1\[1\]~reg0_emulated\" and latch \"out1\[1\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out1[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out1\[2\]~reg0 out1\[2\]~reg0_emulated out1\[2\]~11 " "Register \"out1\[2\]~reg0\" is converted into an equivalent circuit using register \"out1\[2\]~reg0_emulated\" and latch \"out1\[2\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out1[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out1\[3\]~reg0 out1\[3\]~reg0_emulated out1\[3\]~16 " "Register \"out1\[3\]~reg0\" is converted into an equivalent circuit using register \"out1\[3\]~reg0_emulated\" and latch \"out1\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out1[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out0\[0\]~reg0 out0\[0\]~reg0_emulated out0\[0\]~1 " "Register \"out0\[0\]~reg0\" is converted into an equivalent circuit using register \"out0\[0\]~reg0_emulated\" and latch \"out0\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out0[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out0\[1\]~reg0 out0\[1\]~reg0_emulated out0\[1\]~6 " "Register \"out0\[1\]~reg0\" is converted into an equivalent circuit using register \"out0\[1\]~reg0_emulated\" and latch \"out0\[1\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out0[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out0\[2\]~reg0 out0\[2\]~reg0_emulated out0\[2\]~11 " "Register \"out0\[2\]~reg0\" is converted into an equivalent circuit using register \"out0\[2\]~reg0_emulated\" and latch \"out0\[2\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out0[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out0\[3\]~reg0 out0\[3\]~reg0_emulated out0\[3\]~16 " "Register \"out0\[3\]~reg0\" is converted into an equivalent circuit using register \"out0\[3\]~reg0_emulated\" and latch \"out0\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|out0[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[6\] hour\[6\]~_emulated hour\[6\]~1 " "Register \"hour\[6\]\" is converted into an equivalent circuit using register \"hour\[6\]~_emulated\" and latch \"hour\[6\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|hour[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[5\] hour\[5\]~_emulated hour\[5\]~6 " "Register \"hour\[5\]\" is converted into an equivalent circuit using register \"hour\[5\]~_emulated\" and latch \"hour\[5\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[4\] hour\[4\]~_emulated hour\[4\]~11 " "Register \"hour\[4\]\" is converted into an equivalent circuit using register \"hour\[4\]~_emulated\" and latch \"hour\[4\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|hour[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[3\] hour\[3\]~_emulated hour\[3\]~16 " "Register \"hour\[3\]\" is converted into an equivalent circuit using register \"hour\[3\]~_emulated\" and latch \"hour\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[2\] hour\[2\]~_emulated hour\[2\]~21 " "Register \"hour\[2\]\" is converted into an equivalent circuit using register \"hour\[2\]~_emulated\" and latch \"hour\[2\]~21\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[1\] hour\[1\]~_emulated hour\[1\]~26 " "Register \"hour\[1\]\" is converted into an equivalent circuit using register \"hour\[1\]~_emulated\" and latch \"hour\[1\]~26\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[0\] hour\[0\]~_emulated out4\[0\]~1 " "Register \"hour\[0\]\" is converted into an equivalent circuit using register \"hour\[0\]~_emulated\" and latch \"out4\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seconds\[6\] seconds\[6\]~_emulated seconds\[6\]~1 " "Register \"seconds\[6\]\" is converted into an equivalent circuit using register \"seconds\[6\]~_emulated\" and latch \"seconds\[6\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|seconds[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seconds\[5\] seconds\[5\]~_emulated seconds\[5\]~6 " "Register \"seconds\[5\]\" is converted into an equivalent circuit using register \"seconds\[5\]~_emulated\" and latch \"seconds\[5\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|seconds[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seconds\[4\] seconds\[4\]~_emulated seconds\[4\]~11 " "Register \"seconds\[4\]\" is converted into an equivalent circuit using register \"seconds\[4\]~_emulated\" and latch \"seconds\[4\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|seconds[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seconds\[3\] seconds\[3\]~_emulated seconds\[3\]~16 " "Register \"seconds\[3\]\" is converted into an equivalent circuit using register \"seconds\[3\]~_emulated\" and latch \"seconds\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|seconds[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seconds\[2\] seconds\[2\]~_emulated seconds\[2\]~21 " "Register \"seconds\[2\]\" is converted into an equivalent circuit using register \"seconds\[2\]~_emulated\" and latch \"seconds\[2\]~21\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|seconds[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seconds\[1\] seconds\[1\]~_emulated seconds\[1\]~26 " "Register \"seconds\[1\]\" is converted into an equivalent circuit using register \"seconds\[1\]~_emulated\" and latch \"seconds\[1\]~26\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|seconds[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seconds\[0\] seconds\[0\]~_emulated out0\[0\]~1 " "Register \"seconds\[0\]\" is converted into an equivalent circuit using register \"seconds\[0\]~_emulated\" and latch \"out0\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|seconds[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[6\] minutes\[6\]~_emulated minutes\[6\]~1 " "Register \"minutes\[6\]\" is converted into an equivalent circuit using register \"minutes\[6\]~_emulated\" and latch \"minutes\[6\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|minutes[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[5\] minutes\[5\]~_emulated minutes\[5\]~6 " "Register \"minutes\[5\]\" is converted into an equivalent circuit using register \"minutes\[5\]~_emulated\" and latch \"minutes\[5\]~6\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|minutes[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[4\] minutes\[4\]~_emulated minutes\[4\]~11 " "Register \"minutes\[4\]\" is converted into an equivalent circuit using register \"minutes\[4\]~_emulated\" and latch \"minutes\[4\]~11\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|minutes[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[3\] minutes\[3\]~_emulated minutes\[3\]~16 " "Register \"minutes\[3\]\" is converted into an equivalent circuit using register \"minutes\[3\]~_emulated\" and latch \"minutes\[3\]~16\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|minutes[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[2\] minutes\[2\]~_emulated minutes\[2\]~21 " "Register \"minutes\[2\]\" is converted into an equivalent circuit using register \"minutes\[2\]~_emulated\" and latch \"minutes\[2\]~21\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|minutes[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[1\] minutes\[1\]~_emulated minutes\[1\]~26 " "Register \"minutes\[1\]\" is converted into an equivalent circuit using register \"minutes\[1\]~_emulated\" and latch \"minutes\[1\]~26\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|minutes[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[0\] minutes\[0\]~_emulated out2\[0\]~1 " "Register \"minutes\[0\]\" is converted into an equivalent circuit using register \"minutes\[0\]~_emulated\" and latch \"out2\[0\]~1\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603958906341 "|main|minutes[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1603958906341 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[4\] GND " "Pin \"out5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[5\] GND " "Pin \"out5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[6\] GND " "Pin \"out5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[4\] GND " "Pin \"out4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[5\] GND " "Pin \"out4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[6\] GND " "Pin \"out4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[4\] GND " "Pin \"out3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[5\] GND " "Pin \"out3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[6\] GND " "Pin \"out3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[4\] GND " "Pin \"out2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[5\] GND " "Pin \"out2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[6\] GND " "Pin \"out2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[4\] GND " "Pin \"out0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[5\] GND " "Pin \"out0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[6\] GND " "Pin \"out0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t3/main.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603958906971 "|main|out0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603958906971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603958907146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603958908393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603958908393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1274 " "Implemented 1274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603958908548 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603958908548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1226 " "Implemented 1226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603958908548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603958908548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603958908569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 16:08:28 2020 " "Processing ended: Thu Oct 29 16:08:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603958908569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603958908569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603958908569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603958908569 ""}
