
*** Running vivado
    with args -log ram_block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_block.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ram_block.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.340 ; gain = 0.000
Command: synth_design -top ram_block -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.727 ; gain = 37.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram_block' [C:/Users/franc/dev_board_test/dev_board_test.srcs/sources_1/new/ram_block.vhd:56]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'fpga_process' of component 'design_1_wrapper' [C:/Users/franc/dev_board_test/dev_board_test.srcs/sources_1/new/ram_block.vhd:103]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1450' bound to instance 'design_1_i' of component 'design_1' [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:98]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1489]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1945]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1988]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:2013]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_iomodule_0_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_iomodule_0_0_stub.vhdl:5' bound to instance 'iomodule_0' of component 'design_1_iomodule_0_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:2022]
INFO: [Synth 8-638] synthesizing module 'design_1_iomodule_0_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_iomodule_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_iomodule_1_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_iomodule_1_0_stub.vhdl:5' bound to instance 'iomodule_1' of component 'design_1_iomodule_1_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:2041]
INFO: [Synth 8-638] synthesizing module 'design_1_iomodule_1_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_iomodule_1_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_iomodule_2_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_iomodule_2_0_stub.vhdl:5' bound to instance 'iomodule_2' of component 'design_1_iomodule_2_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:2060]
INFO: [Synth 8-638] synthesizing module 'design_1_iomodule_2_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_iomodule_2_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:2080]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_1' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_microblaze_0_1_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_1' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:2093]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_microblaze_0_1_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:917]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (3#1) [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:917]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1385]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (4#1) [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:275]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:537]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:591]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:634]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:688]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:716]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (5#1) [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:275]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:2269]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/.Xil/Vivado-672-DESKTOP-3JGF4VF/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/synth/design_1.vhd:1489]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:131]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:138]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:145]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:152]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ram_block' (9#1) [C:/Users/franc/dev_board_test/dev_board_test.srcs/sources_1/new/ram_block.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1243.305 ; gain = 99.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.305 ; gain = 99.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.305 ; gain = 99.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1243.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'fpga_process/design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'fpga_process/design_1_i/mdm_1'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'fpga_process/design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'fpga_process/design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'fpga_process/design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0/design_1_iomodule_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/iomodule_0'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0/design_1_iomodule_0_0_in_context.xdc] for cell 'fpga_process/design_1_i/iomodule_0'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_iomodule_1_0/design_1_iomodule_1_0/design_1_iomodule_1_0_in_context.xdc] for cell 'fpga_process/design_1_i/iomodule_1'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_iomodule_1_0/design_1_iomodule_1_0/design_1_iomodule_1_0_in_context.xdc] for cell 'fpga_process/design_1_i/iomodule_1'
Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_iomodule_2_0/design_1_iomodule_2_0/design_1_iomodule_2_0_in_context.xdc] for cell 'fpga_process/design_1_i/iomodule_2'
Finished Parsing XDC File [c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_iomodule_2_0/design_1_iomodule_2_0/design_1_iomodule_2_0_in_context.xdc] for cell 'fpga_process/design_1_i/iomodule_2'
Parsing XDC File [C:/Users/franc/digilent-xdc-master/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [C:/Users/franc/digilent-xdc-master/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/franc/digilent-xdc-master/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ram_block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ram_block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1299.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1299.250 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'fpga_process/design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.227 ; gain = 159.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.227 ; gain = 159.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for fpga_process. (constraint file  C:/Users/franc/digilent-xdc-master/Cmod-S7-25-Master.xdc, line 92).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/iomodule_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/iomodule_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_process/design_1_i/iomodule_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.227 ; gain = 159.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.227 ; gain = 159.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1303.227 ; gain = 159.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1305.902 ; gain = 162.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1306.273 ; gain = 162.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1325.328 ; gain = 181.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_axi_quad_spi_0_0     |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_clk_wiz_0_0          |         1|
|5     |design_1_iomodule_0_0         |         1|
|6     |design_1_iomodule_1_0         |         1|
|7     |design_1_iomodule_2_0         |         1|
|8     |design_1_mdm_1_0              |         1|
|9     |design_1_microblaze_0_1       |         1|
|10    |design_1_rst_clk_wiz_0_100M_0 |         1|
|11    |design_1_dlmb_bram_if_cntlr_0 |         1|
|12    |design_1_dlmb_v10_0           |         1|
|13    |design_1_ilmb_bram_if_cntlr_0 |         1|
|14    |design_1_ilmb_v10_0           |         1|
|15    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_axi_quad_spi_0_0_bbox     |     1|
|2     |design_1_axi_uartlite_0_0_bbox     |     1|
|3     |design_1_clk_wiz_0_0_bbox          |     1|
|4     |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|5     |design_1_dlmb_v10_0_bbox           |     1|
|6     |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|7     |design_1_ilmb_v10_0_bbox           |     1|
|8     |design_1_iomodule_0_0_bbox         |     1|
|9     |design_1_iomodule_1_0_bbox         |     1|
|10    |design_1_iomodule_2_0_bbox         |     1|
|11    |design_1_lmb_bram_0_bbox           |     1|
|12    |design_1_mdm_1_0_bbox              |     1|
|13    |design_1_microblaze_0_1_bbox       |     1|
|14    |design_1_rst_clk_wiz_0_100M_0_bbox |     1|
|15    |design_1_xbar_0_bbox               |     1|
|16    |FDRE                               |     1|
|17    |IBUF                               |     3|
|18    |IOBUF                              |     5|
|19    |OBUF                               |     6|
|20    |OBUFT                              |     2|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.406 ; gain = 128.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.406 ; gain = 188.066
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1331.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1350.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1350.219 ; gain = 206.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/franc/dev_board_test/dev_board_test.runs/synth_1/ram_block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ram_block_utilization_synth.rpt -pb ram_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 17 17:50:05 2021...
