
DS3231.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c74  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08003d80  08003d80  00013d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e28  08003e28  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003e28  08003e28  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e28  08003e28  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e28  08003e28  00013e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e2c  08003e2c  00013e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003e30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  08003ea0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  08003ea0  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bdde  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2d  00000000  00000000  0002be77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  0002d9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf8  00000000  00000000  0002e660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f7a  00000000  00000000  0002f258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e81c  00000000  00000000  000471d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aa23  00000000  00000000  000559ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0411  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003980  00000000  00000000  000e0464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d68 	.word	0x08003d68

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003d68 	.word	0x08003d68

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fa93 	bl	800067c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f891 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f945 	bl	80003e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800015e:	f000 f8c9 	bl	80002f4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000162:	f000 f8f5 	bl	8000350 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  lcd_i2c_init(&p_lcd, &hi2c1, 20, 4, 0x27<<1);
 8000166:	234e      	movs	r3, #78	; 0x4e
 8000168:	9300      	str	r3, [sp, #0]
 800016a:	2304      	movs	r3, #4
 800016c:	2214      	movs	r2, #20
 800016e:	493a      	ldr	r1, [pc, #232]	; (8000258 <main+0x10c>)
 8000170:	483a      	ldr	r0, [pc, #232]	; (800025c <main+0x110>)
 8000172:	f003 f833 	bl	80031dc <lcd_i2c_init>

  for (int i = 0; i < 255; i++)
 8000176:	2300      	movs	r3, #0
 8000178:	607b      	str	r3, [r7, #4]
 800017a:	e010      	b.n	800019e <main+0x52>
  {
	   if (HAL_I2C_IsDeviceReady(&hi2c1, i, 1, 100) == HAL_OK)
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	b299      	uxth	r1, r3
 8000180:	2364      	movs	r3, #100	; 0x64
 8000182:	2201      	movs	r2, #1
 8000184:	4834      	ldr	r0, [pc, #208]	; (8000258 <main+0x10c>)
 8000186:	f001 fb0b 	bl	80017a0 <HAL_I2C_IsDeviceReady>
 800018a:	4603      	mov	r3, r0
 800018c:	2b00      	cmp	r3, #0
 800018e:	d103      	bne.n	8000198 <main+0x4c>
	   {
		   device = i;
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	b2da      	uxtb	r2, r3
 8000194:	4b32      	ldr	r3, [pc, #200]	; (8000260 <main+0x114>)
 8000196:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 255; i++)
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	3301      	adds	r3, #1
 800019c:	607b      	str	r3, [r7, #4]
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2bfe      	cmp	r3, #254	; 0xfe
 80001a2:	ddeb      	ble.n	800017c <main+0x30>
	   }
  }

  DS3231_Init(&DS3231, &hi2c1);
 80001a4:	492c      	ldr	r1, [pc, #176]	; (8000258 <main+0x10c>)
 80001a6:	482f      	ldr	r0, [pc, #188]	; (8000264 <main+0x118>)
 80001a8:	f002 ff66 	bl	8003078 <DS3231_Init>
  //DS3231_SetTime(&DS3231, 0, 27, 11);
  DS3231_SetDate(&DS3231, 23, 3, 15, 1);
 80001ac:	2301      	movs	r3, #1
 80001ae:	9300      	str	r3, [sp, #0]
 80001b0:	230f      	movs	r3, #15
 80001b2:	2203      	movs	r2, #3
 80001b4:	2117      	movs	r1, #23
 80001b6:	482b      	ldr	r0, [pc, #172]	; (8000264 <main+0x118>)
 80001b8:	f002 ff91 	bl	80030de <DS3231_SetDate>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  DS3231_GetTime(&DS3231);
 80001bc:	4829      	ldr	r0, [pc, #164]	; (8000264 <main+0x118>)
 80001be:	f002 ff68 	bl	8003092 <DS3231_GetTime>
	  DS3231_GetDate(&DS3231);
 80001c2:	4828      	ldr	r0, [pc, #160]	; (8000264 <main+0x118>)
 80001c4:	f002 ffbf 	bl	8003146 <DS3231_GetDate>
	  HAL_Delay(200);
 80001c8:	20c8      	movs	r0, #200	; 0xc8
 80001ca:	f000 fab9 	bl	8000740 <HAL_Delay>

	  lcd_set_cursor(&p_lcd, 0, 0);
 80001ce:	2200      	movs	r2, #0
 80001d0:	2100      	movs	r1, #0
 80001d2:	4822      	ldr	r0, [pc, #136]	; (800025c <main+0x110>)
 80001d4:	f003 f8da 	bl	800338c <lcd_set_cursor>
	  lcd_send_string(&p_lcd, "HELLO PhamTuan!");
 80001d8:	4923      	ldr	r1, [pc, #140]	; (8000268 <main+0x11c>)
 80001da:	4820      	ldr	r0, [pc, #128]	; (800025c <main+0x110>)
 80001dc:	f003 f900 	bl	80033e0 <lcd_send_string>
	  sprintf(time, "%02d:%02d:%02d", DS3231.Hour, DS3231.Min, DS3231.Sec);
 80001e0:	4b20      	ldr	r3, [pc, #128]	; (8000264 <main+0x118>)
 80001e2:	799b      	ldrb	r3, [r3, #6]
 80001e4:	461a      	mov	r2, r3
 80001e6:	4b1f      	ldr	r3, [pc, #124]	; (8000264 <main+0x118>)
 80001e8:	795b      	ldrb	r3, [r3, #5]
 80001ea:	4619      	mov	r1, r3
 80001ec:	4b1d      	ldr	r3, [pc, #116]	; (8000264 <main+0x118>)
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	9300      	str	r3, [sp, #0]
 80001f2:	460b      	mov	r3, r1
 80001f4:	491d      	ldr	r1, [pc, #116]	; (800026c <main+0x120>)
 80001f6:	481e      	ldr	r0, [pc, #120]	; (8000270 <main+0x124>)
 80001f8:	f003 f93c 	bl	8003474 <siprintf>
	  lcd_set_cursor(&p_lcd, 0, 1);
 80001fc:	2201      	movs	r2, #1
 80001fe:	2100      	movs	r1, #0
 8000200:	4816      	ldr	r0, [pc, #88]	; (800025c <main+0x110>)
 8000202:	f003 f8c3 	bl	800338c <lcd_set_cursor>
	  lcd_send_string(&p_lcd, time);
 8000206:	491a      	ldr	r1, [pc, #104]	; (8000270 <main+0x124>)
 8000208:	4814      	ldr	r0, [pc, #80]	; (800025c <main+0x110>)
 800020a:	f003 f8e9 	bl	80033e0 <lcd_send_string>
	  sprintf(time, "%02d-%02d-%02d-20%02d", DS3231.Date, DS3231.Month, DS3231.Year);
 800020e:	4b15      	ldr	r3, [pc, #84]	; (8000264 <main+0x118>)
 8000210:	79db      	ldrb	r3, [r3, #7]
 8000212:	461a      	mov	r2, r3
 8000214:	4b13      	ldr	r3, [pc, #76]	; (8000264 <main+0x118>)
 8000216:	7a5b      	ldrb	r3, [r3, #9]
 8000218:	4619      	mov	r1, r3
 800021a:	4b12      	ldr	r3, [pc, #72]	; (8000264 <main+0x118>)
 800021c:	7a9b      	ldrb	r3, [r3, #10]
 800021e:	9300      	str	r3, [sp, #0]
 8000220:	460b      	mov	r3, r1
 8000222:	4914      	ldr	r1, [pc, #80]	; (8000274 <main+0x128>)
 8000224:	4812      	ldr	r0, [pc, #72]	; (8000270 <main+0x124>)
 8000226:	f003 f925 	bl	8003474 <siprintf>
	  lcd_set_cursor(&p_lcd, 0, 2);
 800022a:	2202      	movs	r2, #2
 800022c:	2100      	movs	r1, #0
 800022e:	480b      	ldr	r0, [pc, #44]	; (800025c <main+0x110>)
 8000230:	f003 f8ac 	bl	800338c <lcd_set_cursor>
	  lcd_send_string(&p_lcd, time);
 8000234:	490e      	ldr	r1, [pc, #56]	; (8000270 <main+0x124>)
 8000236:	4809      	ldr	r0, [pc, #36]	; (800025c <main+0x110>)
 8000238:	f003 f8d2 	bl	80033e0 <lcd_send_string>
	  lcd_set_cursor(&p_lcd, 0, 3);
 800023c:	2203      	movs	r2, #3
 800023e:	2100      	movs	r1, #0
 8000240:	4806      	ldr	r0, [pc, #24]	; (800025c <main+0x110>)
 8000242:	f003 f8a3 	bl	800338c <lcd_set_cursor>
	  lcd_send_string(&p_lcd, "HAVE A NICE DAY!");
 8000246:	490c      	ldr	r1, [pc, #48]	; (8000278 <main+0x12c>)
 8000248:	4804      	ldr	r0, [pc, #16]	; (800025c <main+0x110>)
 800024a:	f003 f8c9 	bl	80033e0 <lcd_send_string>
	  HAL_Delay(200);
 800024e:	20c8      	movs	r0, #200	; 0xc8
 8000250:	f000 fa76 	bl	8000740 <HAL_Delay>
	  DS3231_GetTime(&DS3231);
 8000254:	e7b2      	b.n	80001bc <main+0x70>
 8000256:	bf00      	nop
 8000258:	200000ac 	.word	0x200000ac
 800025c:	20000148 	.word	0x20000148
 8000260:	2000008c 	.word	0x2000008c
 8000264:	20000090 	.word	0x20000090
 8000268:	08003d80 	.word	0x08003d80
 800026c:	08003d90 	.word	0x08003d90
 8000270:	20000154 	.word	0x20000154
 8000274:	08003da0 	.word	0x08003da0
 8000278:	08003db8 	.word	0x08003db8

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b090      	sub	sp, #64	; 0x40
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	f107 0318 	add.w	r3, r7, #24
 8000286:	2228      	movs	r2, #40	; 0x28
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f003 f8ea 	bl	8003464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2200      	movs	r2, #0
 8000294:	601a      	str	r2, [r3, #0]
 8000296:	605a      	str	r2, [r3, #4]
 8000298:	609a      	str	r2, [r3, #8]
 800029a:	60da      	str	r2, [r3, #12]
 800029c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800029e:	2302      	movs	r3, #2
 80002a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a2:	2301      	movs	r3, #1
 80002a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a6:	2310      	movs	r3, #16
 80002a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002aa:	2300      	movs	r3, #0
 80002ac:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	f107 0318 	add.w	r3, r7, #24
 80002b2:	4618      	mov	r0, r3
 80002b4:	f001 ff7e 	bl	80021b4 <HAL_RCC_OscConfig>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002be:	f000 f8c1 	bl	8000444 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c2:	230f      	movs	r3, #15
 80002c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f002 f9ec 	bl	80026b8 <HAL_RCC_ClockConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002e6:	f000 f8ad 	bl	8000444 <Error_Handler>
  }
}
 80002ea:	bf00      	nop
 80002ec:	3740      	adds	r7, #64	; 0x40
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002f8:	4b12      	ldr	r3, [pc, #72]	; (8000344 <MX_I2C1_Init+0x50>)
 80002fa:	4a13      	ldr	r2, [pc, #76]	; (8000348 <MX_I2C1_Init+0x54>)
 80002fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80002fe:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_I2C1_Init+0x50>)
 8000300:	4a12      	ldr	r2, [pc, #72]	; (800034c <MX_I2C1_Init+0x58>)
 8000302:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000304:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <MX_I2C1_Init+0x50>)
 8000306:	2200      	movs	r2, #0
 8000308:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <MX_I2C1_Init+0x50>)
 800030c:	2200      	movs	r2, #0
 800030e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000310:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <MX_I2C1_Init+0x50>)
 8000312:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000316:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000318:	4b0a      	ldr	r3, [pc, #40]	; (8000344 <MX_I2C1_Init+0x50>)
 800031a:	2200      	movs	r2, #0
 800031c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800031e:	4b09      	ldr	r3, [pc, #36]	; (8000344 <MX_I2C1_Init+0x50>)
 8000320:	2200      	movs	r2, #0
 8000322:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000324:	4b07      	ldr	r3, [pc, #28]	; (8000344 <MX_I2C1_Init+0x50>)
 8000326:	2200      	movs	r2, #0
 8000328:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800032a:	4b06      	ldr	r3, [pc, #24]	; (8000344 <MX_I2C1_Init+0x50>)
 800032c:	2200      	movs	r2, #0
 800032e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000330:	4804      	ldr	r0, [pc, #16]	; (8000344 <MX_I2C1_Init+0x50>)
 8000332:	f000 fc91 	bl	8000c58 <HAL_I2C_Init>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800033c:	f000 f882 	bl	8000444 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000340:	bf00      	nop
 8000342:	bd80      	pop	{r7, pc}
 8000344:	200000ac 	.word	0x200000ac
 8000348:	40005400 	.word	0x40005400
 800034c:	000186a0 	.word	0x000186a0

08000350 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b086      	sub	sp, #24
 8000354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000356:	f107 0308 	add.w	r3, r7, #8
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
 800035e:	605a      	str	r2, [r3, #4]
 8000360:	609a      	str	r2, [r3, #8]
 8000362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000364:	463b      	mov	r3, r7
 8000366:	2200      	movs	r2, #0
 8000368:	601a      	str	r2, [r3, #0]
 800036a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800036c:	4b1d      	ldr	r3, [pc, #116]	; (80003e4 <MX_TIM2_Init+0x94>)
 800036e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000372:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8000374:	4b1b      	ldr	r3, [pc, #108]	; (80003e4 <MX_TIM2_Init+0x94>)
 8000376:	2247      	movs	r2, #71	; 0x47
 8000378:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800037a:	4b1a      	ldr	r3, [pc, #104]	; (80003e4 <MX_TIM2_Init+0x94>)
 800037c:	2200      	movs	r2, #0
 800037e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000380:	4b18      	ldr	r3, [pc, #96]	; (80003e4 <MX_TIM2_Init+0x94>)
 8000382:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000386:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000388:	4b16      	ldr	r3, [pc, #88]	; (80003e4 <MX_TIM2_Init+0x94>)
 800038a:	2200      	movs	r2, #0
 800038c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800038e:	4b15      	ldr	r3, [pc, #84]	; (80003e4 <MX_TIM2_Init+0x94>)
 8000390:	2200      	movs	r2, #0
 8000392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000394:	4813      	ldr	r0, [pc, #76]	; (80003e4 <MX_TIM2_Init+0x94>)
 8000396:	f002 fb13 	bl	80029c0 <HAL_TIM_Base_Init>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80003a0:	f000 f850 	bl	8000444 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003aa:	f107 0308 	add.w	r3, r7, #8
 80003ae:	4619      	mov	r1, r3
 80003b0:	480c      	ldr	r0, [pc, #48]	; (80003e4 <MX_TIM2_Init+0x94>)
 80003b2:	f002 fbc5 	bl	8002b40 <HAL_TIM_ConfigClockSource>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80003bc:	f000 f842 	bl	8000444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003c0:	2300      	movs	r3, #0
 80003c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003c8:	463b      	mov	r3, r7
 80003ca:	4619      	mov	r1, r3
 80003cc:	4805      	ldr	r0, [pc, #20]	; (80003e4 <MX_TIM2_Init+0x94>)
 80003ce:	f002 fd73 	bl	8002eb8 <HAL_TIMEx_MasterConfigSynchronization>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80003d8:	f000 f834 	bl	8000444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80003dc:	bf00      	nop
 80003de:	3718      	adds	r7, #24
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000100 	.word	0x20000100

080003e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b085      	sub	sp, #20
 80003ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003ee:	4b14      	ldr	r3, [pc, #80]	; (8000440 <MX_GPIO_Init+0x58>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	4a13      	ldr	r2, [pc, #76]	; (8000440 <MX_GPIO_Init+0x58>)
 80003f4:	f043 0320 	orr.w	r3, r3, #32
 80003f8:	6193      	str	r3, [r2, #24]
 80003fa:	4b11      	ldr	r3, [pc, #68]	; (8000440 <MX_GPIO_Init+0x58>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	f003 0320 	and.w	r3, r3, #32
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <MX_GPIO_Init+0x58>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	4a0d      	ldr	r2, [pc, #52]	; (8000440 <MX_GPIO_Init+0x58>)
 800040c:	f043 0304 	orr.w	r3, r3, #4
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <MX_GPIO_Init+0x58>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0304 	and.w	r3, r3, #4
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800041e:	4b08      	ldr	r3, [pc, #32]	; (8000440 <MX_GPIO_Init+0x58>)
 8000420:	699b      	ldr	r3, [r3, #24]
 8000422:	4a07      	ldr	r2, [pc, #28]	; (8000440 <MX_GPIO_Init+0x58>)
 8000424:	f043 0308 	orr.w	r3, r3, #8
 8000428:	6193      	str	r3, [r2, #24]
 800042a:	4b05      	ldr	r3, [pc, #20]	; (8000440 <MX_GPIO_Init+0x58>)
 800042c:	699b      	ldr	r3, [r3, #24]
 800042e:	f003 0308 	and.w	r3, r3, #8
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]

}
 8000436:	bf00      	nop
 8000438:	3714      	adds	r7, #20
 800043a:	46bd      	mov	sp, r7
 800043c:	bc80      	pop	{r7}
 800043e:	4770      	bx	lr
 8000440:	40021000 	.word	0x40021000

08000444 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000448:	b672      	cpsid	i
}
 800044a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800044c:	e7fe      	b.n	800044c <Error_Handler+0x8>
	...

08000450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000450:	b480      	push	{r7}
 8000452:	b085      	sub	sp, #20
 8000454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000456:	4b15      	ldr	r3, [pc, #84]	; (80004ac <HAL_MspInit+0x5c>)
 8000458:	699b      	ldr	r3, [r3, #24]
 800045a:	4a14      	ldr	r2, [pc, #80]	; (80004ac <HAL_MspInit+0x5c>)
 800045c:	f043 0301 	orr.w	r3, r3, #1
 8000460:	6193      	str	r3, [r2, #24]
 8000462:	4b12      	ldr	r3, [pc, #72]	; (80004ac <HAL_MspInit+0x5c>)
 8000464:	699b      	ldr	r3, [r3, #24]
 8000466:	f003 0301 	and.w	r3, r3, #1
 800046a:	60bb      	str	r3, [r7, #8]
 800046c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800046e:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <HAL_MspInit+0x5c>)
 8000470:	69db      	ldr	r3, [r3, #28]
 8000472:	4a0e      	ldr	r2, [pc, #56]	; (80004ac <HAL_MspInit+0x5c>)
 8000474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000478:	61d3      	str	r3, [r2, #28]
 800047a:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <HAL_MspInit+0x5c>)
 800047c:	69db      	ldr	r3, [r3, #28]
 800047e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000486:	4b0a      	ldr	r3, [pc, #40]	; (80004b0 <HAL_MspInit+0x60>)
 8000488:	685b      	ldr	r3, [r3, #4]
 800048a:	60fb      	str	r3, [r7, #12]
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000492:	60fb      	str	r3, [r7, #12]
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800049a:	60fb      	str	r3, [r7, #12]
 800049c:	4a04      	ldr	r2, [pc, #16]	; (80004b0 <HAL_MspInit+0x60>)
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr
 80004ac:	40021000 	.word	0x40021000
 80004b0:	40010000 	.word	0x40010000

080004b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b088      	sub	sp, #32
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004bc:	f107 0310 	add.w	r3, r7, #16
 80004c0:	2200      	movs	r2, #0
 80004c2:	601a      	str	r2, [r3, #0]
 80004c4:	605a      	str	r2, [r3, #4]
 80004c6:	609a      	str	r2, [r3, #8]
 80004c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a15      	ldr	r2, [pc, #84]	; (8000524 <HAL_I2C_MspInit+0x70>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d123      	bne.n	800051c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d4:	4b14      	ldr	r3, [pc, #80]	; (8000528 <HAL_I2C_MspInit+0x74>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	4a13      	ldr	r2, [pc, #76]	; (8000528 <HAL_I2C_MspInit+0x74>)
 80004da:	f043 0308 	orr.w	r3, r3, #8
 80004de:	6193      	str	r3, [r2, #24]
 80004e0:	4b11      	ldr	r3, [pc, #68]	; (8000528 <HAL_I2C_MspInit+0x74>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	f003 0308 	and.w	r3, r3, #8
 80004e8:	60fb      	str	r3, [r7, #12]
 80004ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80004ec:	23c0      	movs	r3, #192	; 0xc0
 80004ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004f0:	2312      	movs	r3, #18
 80004f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004f4:	2303      	movs	r3, #3
 80004f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f8:	f107 0310 	add.w	r3, r7, #16
 80004fc:	4619      	mov	r1, r3
 80004fe:	480b      	ldr	r0, [pc, #44]	; (800052c <HAL_I2C_MspInit+0x78>)
 8000500:	f000 fa26 	bl	8000950 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000504:	4b08      	ldr	r3, [pc, #32]	; (8000528 <HAL_I2C_MspInit+0x74>)
 8000506:	69db      	ldr	r3, [r3, #28]
 8000508:	4a07      	ldr	r2, [pc, #28]	; (8000528 <HAL_I2C_MspInit+0x74>)
 800050a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800050e:	61d3      	str	r3, [r2, #28]
 8000510:	4b05      	ldr	r3, [pc, #20]	; (8000528 <HAL_I2C_MspInit+0x74>)
 8000512:	69db      	ldr	r3, [r3, #28]
 8000514:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000518:	60bb      	str	r3, [r7, #8]
 800051a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800051c:	bf00      	nop
 800051e:	3720      	adds	r7, #32
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40005400 	.word	0x40005400
 8000528:	40021000 	.word	0x40021000
 800052c:	40010c00 	.word	0x40010c00

08000530 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000540:	d10b      	bne.n	800055a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000542:	4b08      	ldr	r3, [pc, #32]	; (8000564 <HAL_TIM_Base_MspInit+0x34>)
 8000544:	69db      	ldr	r3, [r3, #28]
 8000546:	4a07      	ldr	r2, [pc, #28]	; (8000564 <HAL_TIM_Base_MspInit+0x34>)
 8000548:	f043 0301 	orr.w	r3, r3, #1
 800054c:	61d3      	str	r3, [r2, #28]
 800054e:	4b05      	ldr	r3, [pc, #20]	; (8000564 <HAL_TIM_Base_MspInit+0x34>)
 8000550:	69db      	ldr	r3, [r3, #28]
 8000552:	f003 0301 	and.w	r3, r3, #1
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000

08000568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800056c:	e7fe      	b.n	800056c <NMI_Handler+0x4>

0800056e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056e:	b480      	push	{r7}
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000572:	e7fe      	b.n	8000572 <HardFault_Handler+0x4>

08000574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000578:	e7fe      	b.n	8000578 <MemManage_Handler+0x4>

0800057a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800057e:	e7fe      	b.n	800057e <BusFault_Handler+0x4>

08000580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000584:	e7fe      	b.n	8000584 <UsageFault_Handler+0x4>

08000586 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr

08000592 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000596:	bf00      	nop
 8000598:	46bd      	mov	sp, r7
 800059a:	bc80      	pop	{r7}
 800059c:	4770      	bx	lr

0800059e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr

080005aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005aa:	b580      	push	{r7, lr}
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005ae:	f000 f8ab 	bl	8000708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
	...

080005b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c0:	4a14      	ldr	r2, [pc, #80]	; (8000614 <_sbrk+0x5c>)
 80005c2:	4b15      	ldr	r3, [pc, #84]	; (8000618 <_sbrk+0x60>)
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005cc:	4b13      	ldr	r3, [pc, #76]	; (800061c <_sbrk+0x64>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d102      	bne.n	80005da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d4:	4b11      	ldr	r3, [pc, #68]	; (800061c <_sbrk+0x64>)
 80005d6:	4a12      	ldr	r2, [pc, #72]	; (8000620 <_sbrk+0x68>)
 80005d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005da:	4b10      	ldr	r3, [pc, #64]	; (800061c <_sbrk+0x64>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4413      	add	r3, r2
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d207      	bcs.n	80005f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005e8:	f002 ff12 	bl	8003410 <__errno>
 80005ec:	4603      	mov	r3, r0
 80005ee:	220c      	movs	r2, #12
 80005f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	e009      	b.n	800060c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <_sbrk+0x64>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005fe:	4b07      	ldr	r3, [pc, #28]	; (800061c <_sbrk+0x64>)
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4413      	add	r3, r2
 8000606:	4a05      	ldr	r2, [pc, #20]	; (800061c <_sbrk+0x64>)
 8000608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800060a:	68fb      	ldr	r3, [r7, #12]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3718      	adds	r7, #24
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20005000 	.word	0x20005000
 8000618:	00000400 	.word	0x00000400
 800061c:	20000164 	.word	0x20000164
 8000620:	20000180 	.word	0x20000180

08000624 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr

08000630 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000632:	490d      	ldr	r1, [pc, #52]	; (8000668 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000636:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000638:	e002      	b.n	8000640 <LoopCopyDataInit>

0800063a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800063c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800063e:	3304      	adds	r3, #4

08000640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000644:	d3f9      	bcc.n	800063a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000646:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000648:	4c0a      	ldr	r4, [pc, #40]	; (8000674 <LoopFillZerobss+0x22>)
  movs r3, #0
 800064a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800064c:	e001      	b.n	8000652 <LoopFillZerobss>

0800064e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800064e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000650:	3204      	adds	r2, #4

08000652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000654:	d3fb      	bcc.n	800064e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000656:	f7ff ffe5 	bl	8000624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800065a:	f002 fedf 	bl	800341c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800065e:	f7ff fd75 	bl	800014c <main>
  bx lr
 8000662:	4770      	bx	lr
  ldr r0, =_sdata
 8000664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000668:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800066c:	08003e30 	.word	0x08003e30
  ldr r2, =_sbss
 8000670:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000674:	2000017c 	.word	0x2000017c

08000678 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000678:	e7fe      	b.n	8000678 <ADC1_2_IRQHandler>
	...

0800067c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000680:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <HAL_Init+0x28>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a07      	ldr	r2, [pc, #28]	; (80006a4 <HAL_Init+0x28>)
 8000686:	f043 0310 	orr.w	r3, r3, #16
 800068a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068c:	2003      	movs	r0, #3
 800068e:	f000 f92b 	bl	80008e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000692:	200f      	movs	r0, #15
 8000694:	f000 f808 	bl	80006a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000698:	f7ff feda 	bl	8000450 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800069c:	2300      	movs	r3, #0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40022000 	.word	0x40022000

080006a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b0:	4b12      	ldr	r3, [pc, #72]	; (80006fc <HAL_InitTick+0x54>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <HAL_InitTick+0x58>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	4619      	mov	r1, r3
 80006ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006be:	fbb3 f3f1 	udiv	r3, r3, r1
 80006c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 f935 	bl	8000936 <HAL_SYSTICK_Config>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006d2:	2301      	movs	r3, #1
 80006d4:	e00e      	b.n	80006f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b0f      	cmp	r3, #15
 80006da:	d80a      	bhi.n	80006f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006dc:	2200      	movs	r2, #0
 80006de:	6879      	ldr	r1, [r7, #4]
 80006e0:	f04f 30ff 	mov.w	r0, #4294967295
 80006e4:	f000 f90b 	bl	80008fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006e8:	4a06      	ldr	r2, [pc, #24]	; (8000704 <HAL_InitTick+0x5c>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006ee:	2300      	movs	r3, #0
 80006f0:	e000      	b.n	80006f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006f2:	2301      	movs	r3, #1
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000000 	.word	0x20000000
 8000700:	20000008 	.word	0x20000008
 8000704:	20000004 	.word	0x20000004

08000708 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800070c:	4b05      	ldr	r3, [pc, #20]	; (8000724 <HAL_IncTick+0x1c>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	461a      	mov	r2, r3
 8000712:	4b05      	ldr	r3, [pc, #20]	; (8000728 <HAL_IncTick+0x20>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4413      	add	r3, r2
 8000718:	4a03      	ldr	r2, [pc, #12]	; (8000728 <HAL_IncTick+0x20>)
 800071a:	6013      	str	r3, [r2, #0]
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	20000008 	.word	0x20000008
 8000728:	20000168 	.word	0x20000168

0800072c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return uwTick;
 8000730:	4b02      	ldr	r3, [pc, #8]	; (800073c <HAL_GetTick+0x10>)
 8000732:	681b      	ldr	r3, [r3, #0]
}
 8000734:	4618      	mov	r0, r3
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	20000168 	.word	0x20000168

08000740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000748:	f7ff fff0 	bl	800072c <HAL_GetTick>
 800074c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000758:	d005      	beq.n	8000766 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <HAL_Delay+0x44>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	461a      	mov	r2, r3
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	4413      	add	r3, r2
 8000764:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000766:	bf00      	nop
 8000768:	f7ff ffe0 	bl	800072c <HAL_GetTick>
 800076c:	4602      	mov	r2, r0
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	1ad3      	subs	r3, r2, r3
 8000772:	68fa      	ldr	r2, [r7, #12]
 8000774:	429a      	cmp	r2, r3
 8000776:	d8f7      	bhi.n	8000768 <HAL_Delay+0x28>
  {
  }
}
 8000778:	bf00      	nop
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000008 	.word	0x20000008

08000788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	f003 0307 	and.w	r3, r3, #7
 8000796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <__NVIC_SetPriorityGrouping+0x44>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007a4:	4013      	ands	r3, r2
 80007a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ba:	4a04      	ldr	r2, [pc, #16]	; (80007cc <__NVIC_SetPriorityGrouping+0x44>)
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	60d3      	str	r3, [r2, #12]
}
 80007c0:	bf00      	nop
 80007c2:	3714      	adds	r7, #20
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007d4:	4b04      	ldr	r3, [pc, #16]	; (80007e8 <__NVIC_GetPriorityGrouping+0x18>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	0a1b      	lsrs	r3, r3, #8
 80007da:	f003 0307 	and.w	r3, r3, #7
}
 80007de:	4618      	mov	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	6039      	str	r1, [r7, #0]
 80007f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	db0a      	blt.n	8000816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	b2da      	uxtb	r2, r3
 8000804:	490c      	ldr	r1, [pc, #48]	; (8000838 <__NVIC_SetPriority+0x4c>)
 8000806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080a:	0112      	lsls	r2, r2, #4
 800080c:	b2d2      	uxtb	r2, r2
 800080e:	440b      	add	r3, r1
 8000810:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000814:	e00a      	b.n	800082c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	b2da      	uxtb	r2, r3
 800081a:	4908      	ldr	r1, [pc, #32]	; (800083c <__NVIC_SetPriority+0x50>)
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	f003 030f 	and.w	r3, r3, #15
 8000822:	3b04      	subs	r3, #4
 8000824:	0112      	lsls	r2, r2, #4
 8000826:	b2d2      	uxtb	r2, r2
 8000828:	440b      	add	r3, r1
 800082a:	761a      	strb	r2, [r3, #24]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	e000e100 	.word	0xe000e100
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000840:	b480      	push	{r7}
 8000842:	b089      	sub	sp, #36	; 0x24
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000854:	69fb      	ldr	r3, [r7, #28]
 8000856:	f1c3 0307 	rsb	r3, r3, #7
 800085a:	2b04      	cmp	r3, #4
 800085c:	bf28      	it	cs
 800085e:	2304      	movcs	r3, #4
 8000860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	3304      	adds	r3, #4
 8000866:	2b06      	cmp	r3, #6
 8000868:	d902      	bls.n	8000870 <NVIC_EncodePriority+0x30>
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	3b03      	subs	r3, #3
 800086e:	e000      	b.n	8000872 <NVIC_EncodePriority+0x32>
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	f04f 32ff 	mov.w	r2, #4294967295
 8000878:	69bb      	ldr	r3, [r7, #24]
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	43da      	mvns	r2, r3
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	401a      	ands	r2, r3
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000888:	f04f 31ff 	mov.w	r1, #4294967295
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	fa01 f303 	lsl.w	r3, r1, r3
 8000892:	43d9      	mvns	r1, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	4313      	orrs	r3, r2
         );
}
 800089a:	4618      	mov	r0, r3
 800089c:	3724      	adds	r7, #36	; 0x24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr

080008a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3b01      	subs	r3, #1
 80008b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008b4:	d301      	bcc.n	80008ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008b6:	2301      	movs	r3, #1
 80008b8:	e00f      	b.n	80008da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ba:	4a0a      	ldr	r2, [pc, #40]	; (80008e4 <SysTick_Config+0x40>)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3b01      	subs	r3, #1
 80008c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008c2:	210f      	movs	r1, #15
 80008c4:	f04f 30ff 	mov.w	r0, #4294967295
 80008c8:	f7ff ff90 	bl	80007ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008cc:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <SysTick_Config+0x40>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d2:	4b04      	ldr	r3, [pc, #16]	; (80008e4 <SysTick_Config+0x40>)
 80008d4:	2207      	movs	r2, #7
 80008d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008d8:	2300      	movs	r3, #0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	e000e010 	.word	0xe000e010

080008e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f7ff ff49 	bl	8000788 <__NVIC_SetPriorityGrouping>
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008fe:	b580      	push	{r7, lr}
 8000900:	b086      	sub	sp, #24
 8000902:	af00      	add	r7, sp, #0
 8000904:	4603      	mov	r3, r0
 8000906:	60b9      	str	r1, [r7, #8]
 8000908:	607a      	str	r2, [r7, #4]
 800090a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000910:	f7ff ff5e 	bl	80007d0 <__NVIC_GetPriorityGrouping>
 8000914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	68b9      	ldr	r1, [r7, #8]
 800091a:	6978      	ldr	r0, [r7, #20]
 800091c:	f7ff ff90 	bl	8000840 <NVIC_EncodePriority>
 8000920:	4602      	mov	r2, r0
 8000922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000926:	4611      	mov	r1, r2
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ff5f 	bl	80007ec <__NVIC_SetPriority>
}
 800092e:	bf00      	nop
 8000930:	3718      	adds	r7, #24
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f7ff ffb0 	bl	80008a4 <SysTick_Config>
 8000944:	4603      	mov	r3, r0
}
 8000946:	4618      	mov	r0, r3
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000950:	b480      	push	{r7}
 8000952:	b08b      	sub	sp, #44	; 0x2c
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000962:	e169      	b.n	8000c38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000964:	2201      	movs	r2, #1
 8000966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	69fa      	ldr	r2, [r7, #28]
 8000974:	4013      	ands	r3, r2
 8000976:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000978:	69ba      	ldr	r2, [r7, #24]
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	429a      	cmp	r2, r3
 800097e:	f040 8158 	bne.w	8000c32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	4a9a      	ldr	r2, [pc, #616]	; (8000bf0 <HAL_GPIO_Init+0x2a0>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d05e      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 800098c:	4a98      	ldr	r2, [pc, #608]	; (8000bf0 <HAL_GPIO_Init+0x2a0>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d875      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 8000992:	4a98      	ldr	r2, [pc, #608]	; (8000bf4 <HAL_GPIO_Init+0x2a4>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d058      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 8000998:	4a96      	ldr	r2, [pc, #600]	; (8000bf4 <HAL_GPIO_Init+0x2a4>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d86f      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 800099e:	4a96      	ldr	r2, [pc, #600]	; (8000bf8 <HAL_GPIO_Init+0x2a8>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d052      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 80009a4:	4a94      	ldr	r2, [pc, #592]	; (8000bf8 <HAL_GPIO_Init+0x2a8>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d869      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009aa:	4a94      	ldr	r2, [pc, #592]	; (8000bfc <HAL_GPIO_Init+0x2ac>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d04c      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 80009b0:	4a92      	ldr	r2, [pc, #584]	; (8000bfc <HAL_GPIO_Init+0x2ac>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d863      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009b6:	4a92      	ldr	r2, [pc, #584]	; (8000c00 <HAL_GPIO_Init+0x2b0>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d046      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 80009bc:	4a90      	ldr	r2, [pc, #576]	; (8000c00 <HAL_GPIO_Init+0x2b0>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d85d      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009c2:	2b12      	cmp	r3, #18
 80009c4:	d82a      	bhi.n	8000a1c <HAL_GPIO_Init+0xcc>
 80009c6:	2b12      	cmp	r3, #18
 80009c8:	d859      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009ca:	a201      	add	r2, pc, #4	; (adr r2, 80009d0 <HAL_GPIO_Init+0x80>)
 80009cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d0:	08000a4b 	.word	0x08000a4b
 80009d4:	08000a25 	.word	0x08000a25
 80009d8:	08000a37 	.word	0x08000a37
 80009dc:	08000a79 	.word	0x08000a79
 80009e0:	08000a7f 	.word	0x08000a7f
 80009e4:	08000a7f 	.word	0x08000a7f
 80009e8:	08000a7f 	.word	0x08000a7f
 80009ec:	08000a7f 	.word	0x08000a7f
 80009f0:	08000a7f 	.word	0x08000a7f
 80009f4:	08000a7f 	.word	0x08000a7f
 80009f8:	08000a7f 	.word	0x08000a7f
 80009fc:	08000a7f 	.word	0x08000a7f
 8000a00:	08000a7f 	.word	0x08000a7f
 8000a04:	08000a7f 	.word	0x08000a7f
 8000a08:	08000a7f 	.word	0x08000a7f
 8000a0c:	08000a7f 	.word	0x08000a7f
 8000a10:	08000a7f 	.word	0x08000a7f
 8000a14:	08000a2d 	.word	0x08000a2d
 8000a18:	08000a41 	.word	0x08000a41
 8000a1c:	4a79      	ldr	r2, [pc, #484]	; (8000c04 <HAL_GPIO_Init+0x2b4>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d013      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a22:	e02c      	b.n	8000a7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	623b      	str	r3, [r7, #32]
          break;
 8000a2a:	e029      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	3304      	adds	r3, #4
 8000a32:	623b      	str	r3, [r7, #32]
          break;
 8000a34:	e024      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	68db      	ldr	r3, [r3, #12]
 8000a3a:	3308      	adds	r3, #8
 8000a3c:	623b      	str	r3, [r7, #32]
          break;
 8000a3e:	e01f      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	330c      	adds	r3, #12
 8000a46:	623b      	str	r3, [r7, #32]
          break;
 8000a48:	e01a      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a52:	2304      	movs	r3, #4
 8000a54:	623b      	str	r3, [r7, #32]
          break;
 8000a56:	e013      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	689b      	ldr	r3, [r3, #8]
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d105      	bne.n	8000a6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a60:	2308      	movs	r3, #8
 8000a62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	69fa      	ldr	r2, [r7, #28]
 8000a68:	611a      	str	r2, [r3, #16]
          break;
 8000a6a:	e009      	b.n	8000a80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	69fa      	ldr	r2, [r7, #28]
 8000a74:	615a      	str	r2, [r3, #20]
          break;
 8000a76:	e003      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	623b      	str	r3, [r7, #32]
          break;
 8000a7c:	e000      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          break;
 8000a7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	2bff      	cmp	r3, #255	; 0xff
 8000a84:	d801      	bhi.n	8000a8a <HAL_GPIO_Init+0x13a>
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	e001      	b.n	8000a8e <HAL_GPIO_Init+0x13e>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	3304      	adds	r3, #4
 8000a8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	2bff      	cmp	r3, #255	; 0xff
 8000a94:	d802      	bhi.n	8000a9c <HAL_GPIO_Init+0x14c>
 8000a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	e002      	b.n	8000aa2 <HAL_GPIO_Init+0x152>
 8000a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a9e:	3b08      	subs	r3, #8
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	210f      	movs	r1, #15
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	401a      	ands	r2, r3
 8000ab4:	6a39      	ldr	r1, [r7, #32]
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8000abc:	431a      	orrs	r2, r3
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	f000 80b1 	beq.w	8000c32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ad0:	4b4d      	ldr	r3, [pc, #308]	; (8000c08 <HAL_GPIO_Init+0x2b8>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	4a4c      	ldr	r2, [pc, #304]	; (8000c08 <HAL_GPIO_Init+0x2b8>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	6193      	str	r3, [r2, #24]
 8000adc:	4b4a      	ldr	r3, [pc, #296]	; (8000c08 <HAL_GPIO_Init+0x2b8>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ae8:	4a48      	ldr	r2, [pc, #288]	; (8000c0c <HAL_GPIO_Init+0x2bc>)
 8000aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aec:	089b      	lsrs	r3, r3, #2
 8000aee:	3302      	adds	r3, #2
 8000af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af8:	f003 0303 	and.w	r3, r3, #3
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	220f      	movs	r2, #15
 8000b00:	fa02 f303 	lsl.w	r3, r2, r3
 8000b04:	43db      	mvns	r3, r3
 8000b06:	68fa      	ldr	r2, [r7, #12]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a40      	ldr	r2, [pc, #256]	; (8000c10 <HAL_GPIO_Init+0x2c0>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d013      	beq.n	8000b3c <HAL_GPIO_Init+0x1ec>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a3f      	ldr	r2, [pc, #252]	; (8000c14 <HAL_GPIO_Init+0x2c4>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d00d      	beq.n	8000b38 <HAL_GPIO_Init+0x1e8>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a3e      	ldr	r2, [pc, #248]	; (8000c18 <HAL_GPIO_Init+0x2c8>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d007      	beq.n	8000b34 <HAL_GPIO_Init+0x1e4>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a3d      	ldr	r2, [pc, #244]	; (8000c1c <HAL_GPIO_Init+0x2cc>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d101      	bne.n	8000b30 <HAL_GPIO_Init+0x1e0>
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	e006      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b30:	2304      	movs	r3, #4
 8000b32:	e004      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b34:	2302      	movs	r3, #2
 8000b36:	e002      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e000      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b40:	f002 0203 	and.w	r2, r2, #3
 8000b44:	0092      	lsls	r2, r2, #2
 8000b46:	4093      	lsls	r3, r2
 8000b48:	68fa      	ldr	r2, [r7, #12]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b4e:	492f      	ldr	r1, [pc, #188]	; (8000c0c <HAL_GPIO_Init+0x2bc>)
 8000b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b52:	089b      	lsrs	r3, r3, #2
 8000b54:	3302      	adds	r3, #2
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d006      	beq.n	8000b76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b68:	4b2d      	ldr	r3, [pc, #180]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	492c      	ldr	r1, [pc, #176]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	600b      	str	r3, [r1, #0]
 8000b74:	e006      	b.n	8000b84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b76:	4b2a      	ldr	r3, [pc, #168]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	43db      	mvns	r3, r3
 8000b7e:	4928      	ldr	r1, [pc, #160]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d006      	beq.n	8000b9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b90:	4b23      	ldr	r3, [pc, #140]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b92:	685a      	ldr	r2, [r3, #4]
 8000b94:	4922      	ldr	r1, [pc, #136]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	604b      	str	r3, [r1, #4]
 8000b9c:	e006      	b.n	8000bac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b9e:	4b20      	ldr	r3, [pc, #128]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000ba0:	685a      	ldr	r2, [r3, #4]
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	491e      	ldr	r1, [pc, #120]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000ba8:	4013      	ands	r3, r2
 8000baa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d006      	beq.n	8000bc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bb8:	4b19      	ldr	r3, [pc, #100]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bba:	689a      	ldr	r2, [r3, #8]
 8000bbc:	4918      	ldr	r1, [pc, #96]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bbe:	69bb      	ldr	r3, [r7, #24]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	608b      	str	r3, [r1, #8]
 8000bc4:	e006      	b.n	8000bd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bc6:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bc8:	689a      	ldr	r2, [r3, #8]
 8000bca:	69bb      	ldr	r3, [r7, #24]
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	4914      	ldr	r1, [pc, #80]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d021      	beq.n	8000c24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000be0:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000be2:	68da      	ldr	r2, [r3, #12]
 8000be4:	490e      	ldr	r1, [pc, #56]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	60cb      	str	r3, [r1, #12]
 8000bec:	e021      	b.n	8000c32 <HAL_GPIO_Init+0x2e2>
 8000bee:	bf00      	nop
 8000bf0:	10320000 	.word	0x10320000
 8000bf4:	10310000 	.word	0x10310000
 8000bf8:	10220000 	.word	0x10220000
 8000bfc:	10210000 	.word	0x10210000
 8000c00:	10120000 	.word	0x10120000
 8000c04:	10110000 	.word	0x10110000
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	40010000 	.word	0x40010000
 8000c10:	40010800 	.word	0x40010800
 8000c14:	40010c00 	.word	0x40010c00
 8000c18:	40011000 	.word	0x40011000
 8000c1c:	40011400 	.word	0x40011400
 8000c20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c24:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <HAL_GPIO_Init+0x304>)
 8000c26:	68da      	ldr	r2, [r3, #12]
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	43db      	mvns	r3, r3
 8000c2c:	4909      	ldr	r1, [pc, #36]	; (8000c54 <HAL_GPIO_Init+0x304>)
 8000c2e:	4013      	ands	r3, r2
 8000c30:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c34:	3301      	adds	r3, #1
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f47f ae8e 	bne.w	8000964 <HAL_GPIO_Init+0x14>
  }
}
 8000c48:	bf00      	nop
 8000c4a:	bf00      	nop
 8000c4c:	372c      	adds	r7, #44	; 0x2c
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr
 8000c54:	40010400 	.word	0x40010400

08000c58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e12b      	b.n	8000ec2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d106      	bne.n	8000c84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff fc18 	bl	80004b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2224      	movs	r2, #36	; 0x24
 8000c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f022 0201 	bic.w	r2, r2, #1
 8000c9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000caa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000cba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000cbc:	f001 fe4e 	bl	800295c <HAL_RCC_GetPCLK1Freq>
 8000cc0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	4a81      	ldr	r2, [pc, #516]	; (8000ecc <HAL_I2C_Init+0x274>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d807      	bhi.n	8000cdc <HAL_I2C_Init+0x84>
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4a80      	ldr	r2, [pc, #512]	; (8000ed0 <HAL_I2C_Init+0x278>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	bf94      	ite	ls
 8000cd4:	2301      	movls	r3, #1
 8000cd6:	2300      	movhi	r3, #0
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	e006      	b.n	8000cea <HAL_I2C_Init+0x92>
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	4a7d      	ldr	r2, [pc, #500]	; (8000ed4 <HAL_I2C_Init+0x27c>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	bf94      	ite	ls
 8000ce4:	2301      	movls	r3, #1
 8000ce6:	2300      	movhi	r3, #0
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e0e7      	b.n	8000ec2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	4a78      	ldr	r2, [pc, #480]	; (8000ed8 <HAL_I2C_Init+0x280>)
 8000cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8000cfa:	0c9b      	lsrs	r3, r3, #18
 8000cfc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	68ba      	ldr	r2, [r7, #8]
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	6a1b      	ldr	r3, [r3, #32]
 8000d18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	4a6a      	ldr	r2, [pc, #424]	; (8000ecc <HAL_I2C_Init+0x274>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d802      	bhi.n	8000d2c <HAL_I2C_Init+0xd4>
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	e009      	b.n	8000d40 <HAL_I2C_Init+0xe8>
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000d32:	fb02 f303 	mul.w	r3, r2, r3
 8000d36:	4a69      	ldr	r2, [pc, #420]	; (8000edc <HAL_I2C_Init+0x284>)
 8000d38:	fba2 2303 	umull	r2, r3, r2, r3
 8000d3c:	099b      	lsrs	r3, r3, #6
 8000d3e:	3301      	adds	r3, #1
 8000d40:	687a      	ldr	r2, [r7, #4]
 8000d42:	6812      	ldr	r2, [r2, #0]
 8000d44:	430b      	orrs	r3, r1
 8000d46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	69db      	ldr	r3, [r3, #28]
 8000d4e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000d52:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	495c      	ldr	r1, [pc, #368]	; (8000ecc <HAL_I2C_Init+0x274>)
 8000d5c:	428b      	cmp	r3, r1
 8000d5e:	d819      	bhi.n	8000d94 <HAL_I2C_Init+0x13c>
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	1e59      	subs	r1, r3, #1
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d6e:	1c59      	adds	r1, r3, #1
 8000d70:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000d74:	400b      	ands	r3, r1
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d00a      	beq.n	8000d90 <HAL_I2C_Init+0x138>
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	1e59      	subs	r1, r3, #1
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d88:	3301      	adds	r3, #1
 8000d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d8e:	e051      	b.n	8000e34 <HAL_I2C_Init+0x1dc>
 8000d90:	2304      	movs	r3, #4
 8000d92:	e04f      	b.n	8000e34 <HAL_I2C_Init+0x1dc>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d111      	bne.n	8000dc0 <HAL_I2C_Init+0x168>
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	1e58      	subs	r0, r3, #1
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6859      	ldr	r1, [r3, #4]
 8000da4:	460b      	mov	r3, r1
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	440b      	add	r3, r1
 8000daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8000dae:	3301      	adds	r3, #1
 8000db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	bf0c      	ite	eq
 8000db8:	2301      	moveq	r3, #1
 8000dba:	2300      	movne	r3, #0
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	e012      	b.n	8000de6 <HAL_I2C_Init+0x18e>
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	1e58      	subs	r0, r3, #1
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6859      	ldr	r1, [r3, #4]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	440b      	add	r3, r1
 8000dce:	0099      	lsls	r1, r3, #2
 8000dd0:	440b      	add	r3, r1
 8000dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	bf0c      	ite	eq
 8000de0:	2301      	moveq	r3, #1
 8000de2:	2300      	movne	r3, #0
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <HAL_I2C_Init+0x196>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e022      	b.n	8000e34 <HAL_I2C_Init+0x1dc>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d10e      	bne.n	8000e14 <HAL_I2C_Init+0x1bc>
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	1e58      	subs	r0, r3, #1
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6859      	ldr	r1, [r3, #4]
 8000dfe:	460b      	mov	r3, r1
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	440b      	add	r3, r1
 8000e04:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e08:	3301      	adds	r3, #1
 8000e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e12:	e00f      	b.n	8000e34 <HAL_I2C_Init+0x1dc>
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	1e58      	subs	r0, r3, #1
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6859      	ldr	r1, [r3, #4]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	440b      	add	r3, r1
 8000e22:	0099      	lsls	r1, r3, #2
 8000e24:	440b      	add	r3, r1
 8000e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e34:	6879      	ldr	r1, [r7, #4]
 8000e36:	6809      	ldr	r1, [r1, #0]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	69da      	ldr	r2, [r3, #28]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6a1b      	ldr	r3, [r3, #32]
 8000e4e:	431a      	orrs	r2, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	430a      	orrs	r2, r1
 8000e56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000e62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	6911      	ldr	r1, [r2, #16]
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	68d2      	ldr	r2, [r2, #12]
 8000e6e:	4311      	orrs	r1, r2
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	6812      	ldr	r2, [r2, #0]
 8000e74:	430b      	orrs	r3, r1
 8000e76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	695a      	ldr	r2, [r3, #20]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	430a      	orrs	r2, r1
 8000e92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f042 0201 	orr.w	r2, r2, #1
 8000ea2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2220      	movs	r2, #32
 8000eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3710      	adds	r7, #16
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	000186a0 	.word	0x000186a0
 8000ed0:	001e847f 	.word	0x001e847f
 8000ed4:	003d08ff 	.word	0x003d08ff
 8000ed8:	431bde83 	.word	0x431bde83
 8000edc:	10624dd3 	.word	0x10624dd3

08000ee0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af02      	add	r7, sp, #8
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	607a      	str	r2, [r7, #4]
 8000eea:	461a      	mov	r2, r3
 8000eec:	460b      	mov	r3, r1
 8000eee:	817b      	strh	r3, [r7, #10]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8000ef4:	f7ff fc1a 	bl	800072c <HAL_GetTick>
 8000ef8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	2b20      	cmp	r3, #32
 8000f04:	f040 80e0 	bne.w	80010c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2319      	movs	r3, #25
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4970      	ldr	r1, [pc, #448]	; (80010d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	f000 ff72 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	e0d3      	b.n	80010ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d101      	bne.n	8000f30 <HAL_I2C_Master_Transmit+0x50>
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	e0cc      	b.n	80010ca <HAL_I2C_Master_Transmit+0x1ea>
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	2201      	movs	r2, #1
 8000f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d007      	beq.n	8000f56 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f042 0201 	orr.w	r2, r2, #1
 8000f54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	2221      	movs	r2, #33	; 0x21
 8000f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2210      	movs	r2, #16
 8000f72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	893a      	ldrh	r2, [r7, #8]
 8000f86:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f8c:	b29a      	uxth	r2, r3
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	4a50      	ldr	r2, [pc, #320]	; (80010d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8000f96:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000f98:	8979      	ldrh	r1, [r7, #10]
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	6a3a      	ldr	r2, [r7, #32]
 8000f9e:	68f8      	ldr	r0, [r7, #12]
 8000fa0:	f000 fd2c 	bl	80019fc <I2C_MasterRequestWrite>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e08d      	b.n	80010ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	695b      	ldr	r3, [r3, #20]
 8000fb8:	613b      	str	r3, [r7, #16]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	613b      	str	r3, [r7, #16]
 8000fc2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8000fc4:	e066      	b.n	8001094 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	6a39      	ldr	r1, [r7, #32]
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	f000 ffec 	bl	8001fa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d00d      	beq.n	8000ff2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fda:	2b04      	cmp	r3, #4
 8000fdc:	d107      	bne.n	8000fee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e06b      	b.n	80010ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff6:	781a      	ldrb	r2, [r3, #0]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001002:	1c5a      	adds	r2, r3, #1
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800100c:	b29b      	uxth	r3, r3
 800100e:	3b01      	subs	r3, #1
 8001010:	b29a      	uxth	r2, r3
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800101a:	3b01      	subs	r3, #1
 800101c:	b29a      	uxth	r2, r3
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	f003 0304 	and.w	r3, r3, #4
 800102c:	2b04      	cmp	r3, #4
 800102e:	d11b      	bne.n	8001068 <HAL_I2C_Master_Transmit+0x188>
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001034:	2b00      	cmp	r3, #0
 8001036:	d017      	beq.n	8001068 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001052:	b29b      	uxth	r3, r3
 8001054:	3b01      	subs	r3, #1
 8001056:	b29a      	uxth	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001060:	3b01      	subs	r3, #1
 8001062:	b29a      	uxth	r2, r3
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001068:	697a      	ldr	r2, [r7, #20]
 800106a:	6a39      	ldr	r1, [r7, #32]
 800106c:	68f8      	ldr	r0, [r7, #12]
 800106e:	f000 ffdc 	bl	800202a <I2C_WaitOnBTFFlagUntilTimeout>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d00d      	beq.n	8001094 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107c:	2b04      	cmp	r3, #4
 800107e:	d107      	bne.n	8001090 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800108e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e01a      	b.n	80010ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001098:	2b00      	cmp	r3, #0
 800109a:	d194      	bne.n	8000fc6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80010aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2220      	movs	r2, #32
 80010b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	e000      	b.n	80010ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80010c8:	2302      	movs	r3, #2
  }
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	00100002 	.word	0x00100002
 80010d8:	ffff0000 	.word	0xffff0000

080010dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af02      	add	r7, sp, #8
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	4608      	mov	r0, r1
 80010e6:	4611      	mov	r1, r2
 80010e8:	461a      	mov	r2, r3
 80010ea:	4603      	mov	r3, r0
 80010ec:	817b      	strh	r3, [r7, #10]
 80010ee:	460b      	mov	r3, r1
 80010f0:	813b      	strh	r3, [r7, #8]
 80010f2:	4613      	mov	r3, r2
 80010f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80010f6:	f7ff fb19 	bl	800072c <HAL_GetTick>
 80010fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2b20      	cmp	r3, #32
 8001106:	f040 80d9 	bne.w	80012bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2319      	movs	r3, #25
 8001110:	2201      	movs	r2, #1
 8001112:	496d      	ldr	r1, [pc, #436]	; (80012c8 <HAL_I2C_Mem_Write+0x1ec>)
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f000 fe71 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001120:	2302      	movs	r3, #2
 8001122:	e0cc      	b.n	80012be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800112a:	2b01      	cmp	r3, #1
 800112c:	d101      	bne.n	8001132 <HAL_I2C_Mem_Write+0x56>
 800112e:	2302      	movs	r3, #2
 8001130:	e0c5      	b.n	80012be <HAL_I2C_Mem_Write+0x1e2>
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2201      	movs	r2, #1
 8001136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	2b01      	cmp	r3, #1
 8001146:	d007      	beq.n	8001158 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f042 0201 	orr.w	r2, r2, #1
 8001156:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001166:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2221      	movs	r2, #33	; 0x21
 800116c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2240      	movs	r2, #64	; 0x40
 8001174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2200      	movs	r2, #0
 800117c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6a3a      	ldr	r2, [r7, #32]
 8001182:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001188:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800118e:	b29a      	uxth	r2, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4a4d      	ldr	r2, [pc, #308]	; (80012cc <HAL_I2C_Mem_Write+0x1f0>)
 8001198:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800119a:	88f8      	ldrh	r0, [r7, #6]
 800119c:	893a      	ldrh	r2, [r7, #8]
 800119e:	8979      	ldrh	r1, [r7, #10]
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	4603      	mov	r3, r0
 80011aa:	68f8      	ldr	r0, [r7, #12]
 80011ac:	f000 fca8 	bl	8001b00 <I2C_RequestMemoryWrite>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d052      	beq.n	800125c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e081      	b.n	80012be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80011be:	68f8      	ldr	r0, [r7, #12]
 80011c0:	f000 fef2 	bl	8001fa8 <I2C_WaitOnTXEFlagUntilTimeout>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00d      	beq.n	80011e6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	d107      	bne.n	80011e2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e06b      	b.n	80012be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	781a      	ldrb	r2, [r3, #0]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f6:	1c5a      	adds	r2, r3, #1
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001200:	3b01      	subs	r3, #1
 8001202:	b29a      	uxth	r2, r3
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800120c:	b29b      	uxth	r3, r3
 800120e:	3b01      	subs	r3, #1
 8001210:	b29a      	uxth	r2, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	2b04      	cmp	r3, #4
 8001222:	d11b      	bne.n	800125c <HAL_I2C_Mem_Write+0x180>
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001228:	2b00      	cmp	r3, #0
 800122a:	d017      	beq.n	800125c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001230:	781a      	ldrb	r2, [r3, #0]
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123c:	1c5a      	adds	r2, r3, #1
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001246:	3b01      	subs	r3, #1
 8001248:	b29a      	uxth	r2, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001252:	b29b      	uxth	r3, r3
 8001254:	3b01      	subs	r3, #1
 8001256:	b29a      	uxth	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1aa      	bne.n	80011ba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001264:	697a      	ldr	r2, [r7, #20]
 8001266:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f000 fede 	bl	800202a <I2C_WaitOnBTFFlagUntilTimeout>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d00d      	beq.n	8001290 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001278:	2b04      	cmp	r3, #4
 800127a:	d107      	bne.n	800128c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800128a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e016      	b.n	80012be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800129e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2220      	movs	r2, #32
 80012a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80012b8:	2300      	movs	r3, #0
 80012ba:	e000      	b.n	80012be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80012bc:	2302      	movs	r3, #2
  }
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	00100002 	.word	0x00100002
 80012cc:	ffff0000 	.word	0xffff0000

080012d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08c      	sub	sp, #48	; 0x30
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	4608      	mov	r0, r1
 80012da:	4611      	mov	r1, r2
 80012dc:	461a      	mov	r2, r3
 80012de:	4603      	mov	r3, r0
 80012e0:	817b      	strh	r3, [r7, #10]
 80012e2:	460b      	mov	r3, r1
 80012e4:	813b      	strh	r3, [r7, #8]
 80012e6:	4613      	mov	r3, r2
 80012e8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80012ee:	f7ff fa1d 	bl	800072c <HAL_GetTick>
 80012f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	2b20      	cmp	r3, #32
 80012fe:	f040 8244 	bne.w	800178a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	2319      	movs	r3, #25
 8001308:	2201      	movs	r2, #1
 800130a:	4982      	ldr	r1, [pc, #520]	; (8001514 <HAL_I2C_Mem_Read+0x244>)
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f000 fd75 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8001318:	2302      	movs	r3, #2
 800131a:	e237      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001322:	2b01      	cmp	r3, #1
 8001324:	d101      	bne.n	800132a <HAL_I2C_Mem_Read+0x5a>
 8001326:	2302      	movs	r3, #2
 8001328:	e230      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2201      	movs	r2, #1
 800132e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	2b01      	cmp	r3, #1
 800133e:	d007      	beq.n	8001350 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f042 0201 	orr.w	r2, r2, #1
 800134e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800135e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2222      	movs	r2, #34	; 0x22
 8001364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2240      	movs	r2, #64	; 0x40
 800136c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2200      	movs	r2, #0
 8001374:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800137a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001380:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001386:	b29a      	uxth	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4a62      	ldr	r2, [pc, #392]	; (8001518 <HAL_I2C_Mem_Read+0x248>)
 8001390:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001392:	88f8      	ldrh	r0, [r7, #6]
 8001394:	893a      	ldrh	r2, [r7, #8]
 8001396:	8979      	ldrh	r1, [r7, #10]
 8001398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139a:	9301      	str	r3, [sp, #4]
 800139c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	4603      	mov	r3, r0
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f000 fc42 	bl	8001c2c <I2C_RequestMemoryRead>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e1ec      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d113      	bne.n	80013e2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	61fb      	str	r3, [r7, #28]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	61fb      	str	r3, [r7, #28]
 80013ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	e1c0      	b.n	8001764 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d11e      	bne.n	8001428 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80013fa:	b672      	cpsid	i
}
 80013fc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013fe:	2300      	movs	r3, #0
 8001400:	61bb      	str	r3, [r7, #24]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	695b      	ldr	r3, [r3, #20]
 8001408:	61bb      	str	r3, [r7, #24]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	61bb      	str	r3, [r7, #24]
 8001412:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001422:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001424:	b662      	cpsie	i
}
 8001426:	e035      	b.n	8001494 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800142c:	2b02      	cmp	r3, #2
 800142e:	d11e      	bne.n	800146e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800143e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001440:	b672      	cpsid	i
}
 8001442:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001468:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800146a:	b662      	cpsie	i
}
 800146c:	e012      	b.n	8001494 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800147c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	695b      	ldr	r3, [r3, #20]
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001494:	e166      	b.n	8001764 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800149a:	2b03      	cmp	r3, #3
 800149c:	f200 811f 	bhi.w	80016de <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d123      	bne.n	80014f0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80014ac:	68f8      	ldr	r0, [r7, #12]
 80014ae:	f000 fdfd 	bl	80020ac <I2C_WaitOnRXNEFlagUntilTimeout>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e167      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	691a      	ldr	r2, [r3, #16]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c6:	b2d2      	uxtb	r2, r2
 80014c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	1c5a      	adds	r2, r3, #1
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014d8:	3b01      	subs	r3, #1
 80014da:	b29a      	uxth	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	3b01      	subs	r3, #1
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80014ee:	e139      	b.n	8001764 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d152      	bne.n	800159e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80014f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014fe:	2200      	movs	r2, #0
 8001500:	4906      	ldr	r1, [pc, #24]	; (800151c <HAL_I2C_Mem_Read+0x24c>)
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f000 fc7a 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d008      	beq.n	8001520 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e13c      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
 8001512:	bf00      	nop
 8001514:	00100002 	.word	0x00100002
 8001518:	ffff0000 	.word	0xffff0000
 800151c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001520:	b672      	cpsid	i
}
 8001522:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001532:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	691a      	ldr	r2, [r3, #16]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001550:	3b01      	subs	r3, #1
 8001552:	b29a      	uxth	r2, r3
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800155c:	b29b      	uxth	r3, r3
 800155e:	3b01      	subs	r3, #1
 8001560:	b29a      	uxth	r2, r3
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001566:	b662      	cpsie	i
}
 8001568:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	691a      	ldr	r2, [r3, #16]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001586:	3b01      	subs	r3, #1
 8001588:	b29a      	uxth	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001592:	b29b      	uxth	r3, r3
 8001594:	3b01      	subs	r3, #1
 8001596:	b29a      	uxth	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800159c:	e0e2      	b.n	8001764 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	9300      	str	r3, [sp, #0]
 80015a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015a4:	2200      	movs	r2, #0
 80015a6:	497b      	ldr	r1, [pc, #492]	; (8001794 <HAL_I2C_Mem_Read+0x4c4>)
 80015a8:	68f8      	ldr	r0, [r7, #12]
 80015aa:	f000 fc27 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e0e9      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80015c8:	b672      	cpsid	i
}
 80015ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	691a      	ldr	r2, [r3, #16]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015de:	1c5a      	adds	r2, r3, #1
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015e8:	3b01      	subs	r3, #1
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	3b01      	subs	r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80015fe:	4b66      	ldr	r3, [pc, #408]	; (8001798 <HAL_I2C_Mem_Read+0x4c8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	08db      	lsrs	r3, r3, #3
 8001604:	4a65      	ldr	r2, [pc, #404]	; (800179c <HAL_I2C_Mem_Read+0x4cc>)
 8001606:	fba2 2303 	umull	r2, r3, r2, r3
 800160a:	0a1a      	lsrs	r2, r3, #8
 800160c:	4613      	mov	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4413      	add	r3, r2
 8001612:	00da      	lsls	r2, r3, #3
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8001618:	6a3b      	ldr	r3, [r7, #32]
 800161a:	3b01      	subs	r3, #1
 800161c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800161e:	6a3b      	ldr	r3, [r7, #32]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d118      	bne.n	8001656 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2200      	movs	r2, #0
 8001628:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2220      	movs	r2, #32
 800162e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	2200      	movs	r2, #0
 8001636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	f043 0220 	orr.w	r2, r3, #32
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001646:	b662      	cpsie	i
}
 8001648:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e09a      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	695b      	ldr	r3, [r3, #20]
 800165c:	f003 0304 	and.w	r3, r3, #4
 8001660:	2b04      	cmp	r3, #4
 8001662:	d1d9      	bne.n	8001618 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001672:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	691a      	ldr	r2, [r3, #16]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001690:	3b01      	subs	r3, #1
 8001692:	b29a      	uxth	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800169c:	b29b      	uxth	r3, r3
 800169e:	3b01      	subs	r3, #1
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80016a6:	b662      	cpsie	i
}
 80016a8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	691a      	ldr	r2, [r3, #16]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016c6:	3b01      	subs	r3, #1
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	3b01      	subs	r3, #1
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80016dc:	e042      	b.n	8001764 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 fce2 	bl	80020ac <I2C_WaitOnRXNEFlagUntilTimeout>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e04c      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	691a      	ldr	r2, [r3, #16]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	b2d2      	uxtb	r2, r2
 80016fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001704:	1c5a      	adds	r2, r3, #1
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800170e:	3b01      	subs	r3, #1
 8001710:	b29a      	uxth	r2, r3
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800171a:	b29b      	uxth	r3, r3
 800171c:	3b01      	subs	r3, #1
 800171e:	b29a      	uxth	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	2b04      	cmp	r3, #4
 8001730:	d118      	bne.n	8001764 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	691a      	ldr	r2, [r3, #16]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001744:	1c5a      	adds	r2, r3, #1
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800174e:	3b01      	subs	r3, #1
 8001750:	b29a      	uxth	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800175a:	b29b      	uxth	r3, r3
 800175c:	3b01      	subs	r3, #1
 800175e:	b29a      	uxth	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001768:	2b00      	cmp	r3, #0
 800176a:	f47f ae94 	bne.w	8001496 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2220      	movs	r2, #32
 8001772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2200      	movs	r2, #0
 8001782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001786:	2300      	movs	r3, #0
 8001788:	e000      	b.n	800178c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800178a:	2302      	movs	r3, #2
  }
}
 800178c:	4618      	mov	r0, r3
 800178e:	3728      	adds	r7, #40	; 0x28
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	00010004 	.word	0x00010004
 8001798:	20000000 	.word	0x20000000
 800179c:	14f8b589 	.word	0x14f8b589

080017a0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	; 0x28
 80017a4:	af02      	add	r7, sp, #8
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	607a      	str	r2, [r7, #4]
 80017aa:	603b      	str	r3, [r7, #0]
 80017ac:	460b      	mov	r3, r1
 80017ae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80017b0:	f7fe ffbc 	bl	800072c <HAL_GetTick>
 80017b4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80017b6:	2301      	movs	r3, #1
 80017b8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b20      	cmp	r3, #32
 80017c4:	f040 8111 	bne.w	80019ea <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	2319      	movs	r3, #25
 80017ce:	2201      	movs	r2, #1
 80017d0:	4988      	ldr	r1, [pc, #544]	; (80019f4 <HAL_I2C_IsDeviceReady+0x254>)
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f000 fb12 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80017de:	2302      	movs	r3, #2
 80017e0:	e104      	b.n	80019ec <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d101      	bne.n	80017f0 <HAL_I2C_IsDeviceReady+0x50>
 80017ec:	2302      	movs	r3, #2
 80017ee:	e0fd      	b.n	80019ec <HAL_I2C_IsDeviceReady+0x24c>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	2b01      	cmp	r3, #1
 8001804:	d007      	beq.n	8001816 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f042 0201 	orr.w	r2, r2, #1
 8001814:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001824:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2224      	movs	r2, #36	; 0x24
 800182a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2200      	movs	r2, #0
 8001832:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4a70      	ldr	r2, [pc, #448]	; (80019f8 <HAL_I2C_IsDeviceReady+0x258>)
 8001838:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001848:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	2200      	movs	r2, #0
 8001852:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 fad0 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d00d      	beq.n	800187e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001870:	d103      	bne.n	800187a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001878:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e0b6      	b.n	80019ec <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800187e:	897b      	ldrh	r3, [r7, #10]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	461a      	mov	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800188c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800188e:	f7fe ff4d 	bl	800072c <HAL_GetTick>
 8001892:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b02      	cmp	r3, #2
 80018a0:	bf0c      	ite	eq
 80018a2:	2301      	moveq	r3, #1
 80018a4:	2300      	movne	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018b8:	bf0c      	ite	eq
 80018ba:	2301      	moveq	r3, #1
 80018bc:	2300      	movne	r3, #0
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80018c2:	e025      	b.n	8001910 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80018c4:	f7fe ff32 	bl	800072c <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d302      	bcc.n	80018da <HAL_I2C_IsDeviceReady+0x13a>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d103      	bne.n	80018e2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	22a0      	movs	r2, #160	; 0xa0
 80018de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	bf0c      	ite	eq
 80018f0:	2301      	moveq	r3, #1
 80018f2:	2300      	movne	r3, #0
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001906:	bf0c      	ite	eq
 8001908:	2301      	moveq	r3, #1
 800190a:	2300      	movne	r3, #0
 800190c:	b2db      	uxtb	r3, r3
 800190e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2ba0      	cmp	r3, #160	; 0xa0
 800191a:	d005      	beq.n	8001928 <HAL_I2C_IsDeviceReady+0x188>
 800191c:	7dfb      	ldrb	r3, [r7, #23]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d102      	bne.n	8001928 <HAL_I2C_IsDeviceReady+0x188>
 8001922:	7dbb      	ldrb	r3, [r7, #22]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d0cd      	beq.n	80018c4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2220      	movs	r2, #32
 800192c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b02      	cmp	r3, #2
 800193c:	d129      	bne.n	8001992 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800194c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	695b      	ldr	r3, [r3, #20]
 8001958:	613b      	str	r3, [r7, #16]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	2319      	movs	r3, #25
 800196a:	2201      	movs	r2, #1
 800196c:	4921      	ldr	r1, [pc, #132]	; (80019f4 <HAL_I2C_IsDeviceReady+0x254>)
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f000 fa44 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e036      	b.n	80019ec <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2220      	movs	r2, #32
 8001982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800198e:	2300      	movs	r3, #0
 8001990:	e02c      	b.n	80019ec <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019a0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80019aa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2319      	movs	r3, #25
 80019b2:	2201      	movs	r2, #1
 80019b4:	490f      	ldr	r1, [pc, #60]	; (80019f4 <HAL_I2C_IsDeviceReady+0x254>)
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f000 fa20 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e012      	b.n	80019ec <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	3301      	adds	r3, #1
 80019ca:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	f4ff af32 	bcc.w	800183a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2220      	movs	r2, #32
 80019da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80019ea:	2302      	movs	r3, #2
  }
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	00100002 	.word	0x00100002
 80019f8:	ffff0000 	.word	0xffff0000

080019fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af02      	add	r7, sp, #8
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	607a      	str	r2, [r7, #4]
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d006      	beq.n	8001a26 <I2C_MasterRequestWrite+0x2a>
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d003      	beq.n	8001a26 <I2C_MasterRequestWrite+0x2a>
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001a24:	d108      	bne.n	8001a38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	e00b      	b.n	8001a50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3c:	2b12      	cmp	r3, #18
 8001a3e:	d107      	bne.n	8001a50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f000 f9cd 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00d      	beq.n	8001a84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a76:	d103      	bne.n	8001a80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e035      	b.n	8001af0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a8c:	d108      	bne.n	8001aa0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a8e:	897b      	ldrh	r3, [r7, #10]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	461a      	mov	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001a9c:	611a      	str	r2, [r3, #16]
 8001a9e:	e01b      	b.n	8001ad8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001aa0:	897b      	ldrh	r3, [r7, #10]
 8001aa2:	11db      	asrs	r3, r3, #7
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	f003 0306 	and.w	r3, r3, #6
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	f063 030f 	orn	r3, r3, #15
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	490e      	ldr	r1, [pc, #56]	; (8001af8 <I2C_MasterRequestWrite+0xfc>)
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	f000 f9f3 	bl	8001eaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e010      	b.n	8001af0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001ace:	897b      	ldrh	r3, [r7, #10]
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	4907      	ldr	r1, [pc, #28]	; (8001afc <I2C_MasterRequestWrite+0x100>)
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f000 f9e3 	bl	8001eaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e000      	b.n	8001af0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	00010008 	.word	0x00010008
 8001afc:	00010002 	.word	0x00010002

08001b00 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	4608      	mov	r0, r1
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4603      	mov	r3, r0
 8001b10:	817b      	strh	r3, [r7, #10]
 8001b12:	460b      	mov	r3, r1
 8001b14:	813b      	strh	r3, [r7, #8]
 8001b16:	4613      	mov	r3, r2
 8001b18:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	6a3b      	ldr	r3, [r7, #32]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	f000 f960 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d00d      	beq.n	8001b5e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b50:	d103      	bne.n	8001b5a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b58:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e05f      	b.n	8001c1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b5e:	897b      	ldrh	r3, [r7, #10]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	461a      	mov	r2, r3
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001b6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b70:	6a3a      	ldr	r2, [r7, #32]
 8001b72:	492d      	ldr	r1, [pc, #180]	; (8001c28 <I2C_RequestMemoryWrite+0x128>)
 8001b74:	68f8      	ldr	r0, [r7, #12]
 8001b76:	f000 f998 	bl	8001eaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e04c      	b.n	8001c1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b9c:	6a39      	ldr	r1, [r7, #32]
 8001b9e:	68f8      	ldr	r0, [r7, #12]
 8001ba0:	f000 fa02 	bl	8001fa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d00d      	beq.n	8001bc6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	d107      	bne.n	8001bc2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e02b      	b.n	8001c1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d105      	bne.n	8001bd8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001bcc:	893b      	ldrh	r3, [r7, #8]
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	611a      	str	r2, [r3, #16]
 8001bd6:	e021      	b.n	8001c1c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001bd8:	893b      	ldrh	r3, [r7, #8]
 8001bda:	0a1b      	lsrs	r3, r3, #8
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be8:	6a39      	ldr	r1, [r7, #32]
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f000 f9dc 	bl	8001fa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00d      	beq.n	8001c12 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d107      	bne.n	8001c0e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e005      	b.n	8001c1e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c12:	893b      	ldrh	r3, [r7, #8]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	00010002 	.word	0x00010002

08001c2c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b088      	sub	sp, #32
 8001c30:	af02      	add	r7, sp, #8
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	4608      	mov	r0, r1
 8001c36:	4611      	mov	r1, r2
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	817b      	strh	r3, [r7, #10]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	813b      	strh	r3, [r7, #8]
 8001c42:	4613      	mov	r3, r2
 8001c44:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c54:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c64:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	6a3b      	ldr	r3, [r7, #32]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f000 f8c2 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00d      	beq.n	8001c9a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c8c:	d103      	bne.n	8001c96 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c94:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e0aa      	b.n	8001df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001c9a:	897b      	ldrh	r3, [r7, #10]
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001ca8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	6a3a      	ldr	r2, [r7, #32]
 8001cae:	4952      	ldr	r1, [pc, #328]	; (8001df8 <I2C_RequestMemoryRead+0x1cc>)
 8001cb0:	68f8      	ldr	r0, [r7, #12]
 8001cb2:	f000 f8fa 	bl	8001eaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e097      	b.n	8001df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd8:	6a39      	ldr	r1, [r7, #32]
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f000 f964 	bl	8001fa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d00d      	beq.n	8001d02 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d107      	bne.n	8001cfe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cfc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e076      	b.n	8001df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d105      	bne.n	8001d14 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d08:	893b      	ldrh	r3, [r7, #8]
 8001d0a:	b2da      	uxtb	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	611a      	str	r2, [r3, #16]
 8001d12:	e021      	b.n	8001d58 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001d14:	893b      	ldrh	r3, [r7, #8]
 8001d16:	0a1b      	lsrs	r3, r3, #8
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d24:	6a39      	ldr	r1, [r7, #32]
 8001d26:	68f8      	ldr	r0, [r7, #12]
 8001d28:	f000 f93e 	bl	8001fa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d00d      	beq.n	8001d4e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d107      	bne.n	8001d4a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d48:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e050      	b.n	8001df0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d4e:	893b      	ldrh	r3, [r7, #8]
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d5a:	6a39      	ldr	r1, [r7, #32]
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f000 f923 	bl	8001fa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d00d      	beq.n	8001d84 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d107      	bne.n	8001d80 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d7e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e035      	b.n	8001df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d92:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	6a3b      	ldr	r3, [r7, #32]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f000 f82b 	bl	8001dfc <I2C_WaitOnFlagUntilTimeout>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00d      	beq.n	8001dc8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dba:	d103      	bne.n	8001dc4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e013      	b.n	8001df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001dc8:	897b      	ldrh	r3, [r7, #10]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	6a3a      	ldr	r2, [r7, #32]
 8001ddc:	4906      	ldr	r1, [pc, #24]	; (8001df8 <I2C_RequestMemoryRead+0x1cc>)
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 f863 	bl	8001eaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	00010002 	.word	0x00010002

08001dfc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e0c:	e025      	b.n	8001e5a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e14:	d021      	beq.n	8001e5a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e16:	f7fe fc89 	bl	800072c <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d302      	bcc.n	8001e2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d116      	bne.n	8001e5a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2220      	movs	r2, #32
 8001e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e46:	f043 0220 	orr.w	r2, r3, #32
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e023      	b.n	8001ea2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	0c1b      	lsrs	r3, r3, #16
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d10d      	bne.n	8001e80 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	43da      	mvns	r2, r3
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	bf0c      	ite	eq
 8001e76:	2301      	moveq	r3, #1
 8001e78:	2300      	movne	r3, #0
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	e00c      	b.n	8001e9a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	43da      	mvns	r2, r3
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	461a      	mov	r2, r3
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d0b6      	beq.n	8001e0e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	60f8      	str	r0, [r7, #12]
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
 8001eb6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001eb8:	e051      	b.n	8001f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ec8:	d123      	bne.n	8001f12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ed8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001ee2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2220      	movs	r2, #32
 8001eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f043 0204 	orr.w	r2, r3, #4
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e046      	b.n	8001fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f18:	d021      	beq.n	8001f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f1a:	f7fe fc07 	bl	800072c <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d302      	bcc.n	8001f30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d116      	bne.n	8001f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2200      	movs	r2, #0
 8001f34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2220      	movs	r2, #32
 8001f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f043 0220 	orr.w	r2, r3, #32
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e020      	b.n	8001fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	0c1b      	lsrs	r3, r3, #16
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d10c      	bne.n	8001f82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	43da      	mvns	r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	4013      	ands	r3, r2
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	bf14      	ite	ne
 8001f7a:	2301      	movne	r3, #1
 8001f7c:	2300      	moveq	r3, #0
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	e00b      	b.n	8001f9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	43da      	mvns	r2, r3
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	bf14      	ite	ne
 8001f94:	2301      	movne	r3, #1
 8001f96:	2300      	moveq	r3, #0
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d18d      	bne.n	8001eba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fb4:	e02d      	b.n	8002012 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001fb6:	68f8      	ldr	r0, [r7, #12]
 8001fb8:	f000 f8ce 	bl	8002158 <I2C_IsAcknowledgeFailed>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e02d      	b.n	8002022 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fcc:	d021      	beq.n	8002012 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fce:	f7fe fbad 	bl	800072c <HAL_GetTick>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	68ba      	ldr	r2, [r7, #8]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d302      	bcc.n	8001fe4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d116      	bne.n	8002012 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2220      	movs	r2, #32
 8001fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffe:	f043 0220 	orr.w	r2, r3, #32
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e007      	b.n	8002022 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	695b      	ldr	r3, [r3, #20]
 8002018:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800201c:	2b80      	cmp	r3, #128	; 0x80
 800201e:	d1ca      	bne.n	8001fb6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b084      	sub	sp, #16
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002036:	e02d      	b.n	8002094 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	f000 f88d 	bl	8002158 <I2C_IsAcknowledgeFailed>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e02d      	b.n	80020a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204e:	d021      	beq.n	8002094 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002050:	f7fe fb6c 	bl	800072c <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	68ba      	ldr	r2, [r7, #8]
 800205c:	429a      	cmp	r2, r3
 800205e:	d302      	bcc.n	8002066 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d116      	bne.n	8002094 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2200      	movs	r2, #0
 800206a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2220      	movs	r2, #32
 8002070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002080:	f043 0220 	orr.w	r2, r3, #32
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e007      	b.n	80020a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	2b04      	cmp	r3, #4
 80020a0:	d1ca      	bne.n	8002038 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80020b8:	e042      	b.n	8002140 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	f003 0310 	and.w	r3, r3, #16
 80020c4:	2b10      	cmp	r3, #16
 80020c6:	d119      	bne.n	80020fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f06f 0210 	mvn.w	r2, #16
 80020d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e029      	b.n	8002150 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020fc:	f7fe fb16 	bl	800072c <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	68ba      	ldr	r2, [r7, #8]
 8002108:	429a      	cmp	r2, r3
 800210a:	d302      	bcc.n	8002112 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d116      	bne.n	8002140 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2220      	movs	r2, #32
 800211c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	f043 0220 	orr.w	r2, r3, #32
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e007      	b.n	8002150 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800214a:	2b40      	cmp	r3, #64	; 0x40
 800214c:	d1b5      	bne.n	80020ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800216a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800216e:	d11b      	bne.n	80021a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002178:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2220      	movs	r2, #32
 8002184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002194:	f043 0204 	orr.w	r2, r3, #4
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e000      	b.n	80021aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e272      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 8087 	beq.w	80022e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021d4:	4b92      	ldr	r3, [pc, #584]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 030c 	and.w	r3, r3, #12
 80021dc:	2b04      	cmp	r3, #4
 80021de:	d00c      	beq.n	80021fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021e0:	4b8f      	ldr	r3, [pc, #572]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 030c 	and.w	r3, r3, #12
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d112      	bne.n	8002212 <HAL_RCC_OscConfig+0x5e>
 80021ec:	4b8c      	ldr	r3, [pc, #560]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f8:	d10b      	bne.n	8002212 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021fa:	4b89      	ldr	r3, [pc, #548]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d06c      	beq.n	80022e0 <HAL_RCC_OscConfig+0x12c>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d168      	bne.n	80022e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e24c      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800221a:	d106      	bne.n	800222a <HAL_RCC_OscConfig+0x76>
 800221c:	4b80      	ldr	r3, [pc, #512]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a7f      	ldr	r2, [pc, #508]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	e02e      	b.n	8002288 <HAL_RCC_OscConfig+0xd4>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10c      	bne.n	800224c <HAL_RCC_OscConfig+0x98>
 8002232:	4b7b      	ldr	r3, [pc, #492]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a7a      	ldr	r2, [pc, #488]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	4b78      	ldr	r3, [pc, #480]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a77      	ldr	r2, [pc, #476]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002244:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002248:	6013      	str	r3, [r2, #0]
 800224a:	e01d      	b.n	8002288 <HAL_RCC_OscConfig+0xd4>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002254:	d10c      	bne.n	8002270 <HAL_RCC_OscConfig+0xbc>
 8002256:	4b72      	ldr	r3, [pc, #456]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a71      	ldr	r2, [pc, #452]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 800225c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002260:	6013      	str	r3, [r2, #0]
 8002262:	4b6f      	ldr	r3, [pc, #444]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a6e      	ldr	r2, [pc, #440]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	e00b      	b.n	8002288 <HAL_RCC_OscConfig+0xd4>
 8002270:	4b6b      	ldr	r3, [pc, #428]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a6a      	ldr	r2, [pc, #424]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4b68      	ldr	r3, [pc, #416]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a67      	ldr	r2, [pc, #412]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002286:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d013      	beq.n	80022b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002290:	f7fe fa4c 	bl	800072c <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002298:	f7fe fa48 	bl	800072c <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b64      	cmp	r3, #100	; 0x64
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e200      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022aa:	4b5d      	ldr	r3, [pc, #372]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0f0      	beq.n	8002298 <HAL_RCC_OscConfig+0xe4>
 80022b6:	e014      	b.n	80022e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b8:	f7fe fa38 	bl	800072c <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c0:	f7fe fa34 	bl	800072c <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	; 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e1ec      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d2:	4b53      	ldr	r3, [pc, #332]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f0      	bne.n	80022c0 <HAL_RCC_OscConfig+0x10c>
 80022de:	e000      	b.n	80022e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d063      	beq.n	80023b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ee:	4b4c      	ldr	r3, [pc, #304]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022fa:	4b49      	ldr	r3, [pc, #292]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 030c 	and.w	r3, r3, #12
 8002302:	2b08      	cmp	r3, #8
 8002304:	d11c      	bne.n	8002340 <HAL_RCC_OscConfig+0x18c>
 8002306:	4b46      	ldr	r3, [pc, #280]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d116      	bne.n	8002340 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002312:	4b43      	ldr	r3, [pc, #268]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d005      	beq.n	800232a <HAL_RCC_OscConfig+0x176>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d001      	beq.n	800232a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e1c0      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800232a:	4b3d      	ldr	r3, [pc, #244]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	695b      	ldr	r3, [r3, #20]
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	4939      	ldr	r1, [pc, #228]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 800233a:	4313      	orrs	r3, r2
 800233c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233e:	e03a      	b.n	80023b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d020      	beq.n	800238a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002348:	4b36      	ldr	r3, [pc, #216]	; (8002424 <HAL_RCC_OscConfig+0x270>)
 800234a:	2201      	movs	r2, #1
 800234c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234e:	f7fe f9ed 	bl	800072c <HAL_GetTick>
 8002352:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002356:	f7fe f9e9 	bl	800072c <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e1a1      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002368:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0f0      	beq.n	8002356 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002374:	4b2a      	ldr	r3, [pc, #168]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	695b      	ldr	r3, [r3, #20]
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4927      	ldr	r1, [pc, #156]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 8002384:	4313      	orrs	r3, r2
 8002386:	600b      	str	r3, [r1, #0]
 8002388:	e015      	b.n	80023b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800238a:	4b26      	ldr	r3, [pc, #152]	; (8002424 <HAL_RCC_OscConfig+0x270>)
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002390:	f7fe f9cc 	bl	800072c <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002398:	f7fe f9c8 	bl	800072c <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e180      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023aa:	4b1d      	ldr	r3, [pc, #116]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f0      	bne.n	8002398 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d03a      	beq.n	8002438 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d019      	beq.n	80023fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ca:	4b17      	ldr	r3, [pc, #92]	; (8002428 <HAL_RCC_OscConfig+0x274>)
 80023cc:	2201      	movs	r2, #1
 80023ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d0:	f7fe f9ac 	bl	800072c <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023d8:	f7fe f9a8 	bl	800072c <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e160      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ea:	4b0d      	ldr	r3, [pc, #52]	; (8002420 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d0f0      	beq.n	80023d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023f6:	2001      	movs	r0, #1
 80023f8:	f000 fac4 	bl	8002984 <RCC_Delay>
 80023fc:	e01c      	b.n	8002438 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023fe:	4b0a      	ldr	r3, [pc, #40]	; (8002428 <HAL_RCC_OscConfig+0x274>)
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002404:	f7fe f992 	bl	800072c <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800240a:	e00f      	b.n	800242c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800240c:	f7fe f98e 	bl	800072c <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d908      	bls.n	800242c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e146      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000
 8002424:	42420000 	.word	0x42420000
 8002428:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800242c:	4b92      	ldr	r3, [pc, #584]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800242e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1e9      	bne.n	800240c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0304 	and.w	r3, r3, #4
 8002440:	2b00      	cmp	r3, #0
 8002442:	f000 80a6 	beq.w	8002592 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002446:	2300      	movs	r3, #0
 8002448:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800244a:	4b8b      	ldr	r3, [pc, #556]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10d      	bne.n	8002472 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002456:	4b88      	ldr	r3, [pc, #544]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	4a87      	ldr	r2, [pc, #540]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800245c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002460:	61d3      	str	r3, [r2, #28]
 8002462:	4b85      	ldr	r3, [pc, #532]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246a:	60bb      	str	r3, [r7, #8]
 800246c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800246e:	2301      	movs	r3, #1
 8002470:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002472:	4b82      	ldr	r3, [pc, #520]	; (800267c <HAL_RCC_OscConfig+0x4c8>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247a:	2b00      	cmp	r3, #0
 800247c:	d118      	bne.n	80024b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800247e:	4b7f      	ldr	r3, [pc, #508]	; (800267c <HAL_RCC_OscConfig+0x4c8>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a7e      	ldr	r2, [pc, #504]	; (800267c <HAL_RCC_OscConfig+0x4c8>)
 8002484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800248a:	f7fe f94f 	bl	800072c <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002492:	f7fe f94b 	bl	800072c <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b64      	cmp	r3, #100	; 0x64
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e103      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a4:	4b75      	ldr	r3, [pc, #468]	; (800267c <HAL_RCC_OscConfig+0x4c8>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0f0      	beq.n	8002492 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d106      	bne.n	80024c6 <HAL_RCC_OscConfig+0x312>
 80024b8:	4b6f      	ldr	r3, [pc, #444]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	4a6e      	ldr	r2, [pc, #440]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	6213      	str	r3, [r2, #32]
 80024c4:	e02d      	b.n	8002522 <HAL_RCC_OscConfig+0x36e>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10c      	bne.n	80024e8 <HAL_RCC_OscConfig+0x334>
 80024ce:	4b6a      	ldr	r3, [pc, #424]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	4a69      	ldr	r2, [pc, #420]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	f023 0301 	bic.w	r3, r3, #1
 80024d8:	6213      	str	r3, [r2, #32]
 80024da:	4b67      	ldr	r3, [pc, #412]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	4a66      	ldr	r2, [pc, #408]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024e0:	f023 0304 	bic.w	r3, r3, #4
 80024e4:	6213      	str	r3, [r2, #32]
 80024e6:	e01c      	b.n	8002522 <HAL_RCC_OscConfig+0x36e>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	2b05      	cmp	r3, #5
 80024ee:	d10c      	bne.n	800250a <HAL_RCC_OscConfig+0x356>
 80024f0:	4b61      	ldr	r3, [pc, #388]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	4a60      	ldr	r2, [pc, #384]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024f6:	f043 0304 	orr.w	r3, r3, #4
 80024fa:	6213      	str	r3, [r2, #32]
 80024fc:	4b5e      	ldr	r3, [pc, #376]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	4a5d      	ldr	r2, [pc, #372]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002502:	f043 0301 	orr.w	r3, r3, #1
 8002506:	6213      	str	r3, [r2, #32]
 8002508:	e00b      	b.n	8002522 <HAL_RCC_OscConfig+0x36e>
 800250a:	4b5b      	ldr	r3, [pc, #364]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	4a5a      	ldr	r2, [pc, #360]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002510:	f023 0301 	bic.w	r3, r3, #1
 8002514:	6213      	str	r3, [r2, #32]
 8002516:	4b58      	ldr	r3, [pc, #352]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	4a57      	ldr	r2, [pc, #348]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800251c:	f023 0304 	bic.w	r3, r3, #4
 8002520:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d015      	beq.n	8002556 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800252a:	f7fe f8ff 	bl	800072c <HAL_GetTick>
 800252e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002530:	e00a      	b.n	8002548 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002532:	f7fe f8fb 	bl	800072c <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002540:	4293      	cmp	r3, r2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e0b1      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002548:	4b4b      	ldr	r3, [pc, #300]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800254a:	6a1b      	ldr	r3, [r3, #32]
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d0ee      	beq.n	8002532 <HAL_RCC_OscConfig+0x37e>
 8002554:	e014      	b.n	8002580 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002556:	f7fe f8e9 	bl	800072c <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800255c:	e00a      	b.n	8002574 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255e:	f7fe f8e5 	bl	800072c <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	f241 3288 	movw	r2, #5000	; 0x1388
 800256c:	4293      	cmp	r3, r2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e09b      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002574:	4b40      	ldr	r3, [pc, #256]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d1ee      	bne.n	800255e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002580:	7dfb      	ldrb	r3, [r7, #23]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d105      	bne.n	8002592 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002586:	4b3c      	ldr	r3, [pc, #240]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	4a3b      	ldr	r2, [pc, #236]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800258c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002590:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 8087 	beq.w	80026aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800259c:	4b36      	ldr	r3, [pc, #216]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 030c 	and.w	r3, r3, #12
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	d061      	beq.n	800266c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d146      	bne.n	800263e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b0:	4b33      	ldr	r3, [pc, #204]	; (8002680 <HAL_RCC_OscConfig+0x4cc>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b6:	f7fe f8b9 	bl	800072c <HAL_GetTick>
 80025ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025be:	f7fe f8b5 	bl	800072c <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e06d      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025d0:	4b29      	ldr	r3, [pc, #164]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1f0      	bne.n	80025be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025e4:	d108      	bne.n	80025f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025e6:	4b24      	ldr	r3, [pc, #144]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	4921      	ldr	r1, [pc, #132]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025f8:	4b1f      	ldr	r3, [pc, #124]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a19      	ldr	r1, [r3, #32]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	430b      	orrs	r3, r1
 800260a:	491b      	ldr	r1, [pc, #108]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 800260c:	4313      	orrs	r3, r2
 800260e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002610:	4b1b      	ldr	r3, [pc, #108]	; (8002680 <HAL_RCC_OscConfig+0x4cc>)
 8002612:	2201      	movs	r2, #1
 8002614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002616:	f7fe f889 	bl	800072c <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261e:	f7fe f885 	bl	800072c <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e03d      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002630:	4b11      	ldr	r3, [pc, #68]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0f0      	beq.n	800261e <HAL_RCC_OscConfig+0x46a>
 800263c:	e035      	b.n	80026aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263e:	4b10      	ldr	r3, [pc, #64]	; (8002680 <HAL_RCC_OscConfig+0x4cc>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7fe f872 	bl	800072c <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264c:	f7fe f86e 	bl	800072c <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e026      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800265e:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_RCC_OscConfig+0x4c4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x498>
 800266a:	e01e      	b.n	80026aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d107      	bne.n	8002684 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e019      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
 8002678:	40021000 	.word	0x40021000
 800267c:	40007000 	.word	0x40007000
 8002680:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002684:	4b0b      	ldr	r3, [pc, #44]	; (80026b4 <HAL_RCC_OscConfig+0x500>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	429a      	cmp	r2, r3
 8002696:	d106      	bne.n	80026a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d001      	beq.n	80026aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e000      	b.n	80026ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40021000 	.word	0x40021000

080026b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e0d0      	b.n	800286e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026cc:	4b6a      	ldr	r3, [pc, #424]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d910      	bls.n	80026fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026da:	4b67      	ldr	r3, [pc, #412]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f023 0207 	bic.w	r2, r3, #7
 80026e2:	4965      	ldr	r1, [pc, #404]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ea:	4b63      	ldr	r3, [pc, #396]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d001      	beq.n	80026fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e0b8      	b.n	800286e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d020      	beq.n	800274a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002714:	4b59      	ldr	r3, [pc, #356]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	4a58      	ldr	r2, [pc, #352]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 800271a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800271e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800272c:	4b53      	ldr	r3, [pc, #332]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	4a52      	ldr	r2, [pc, #328]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002732:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002736:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002738:	4b50      	ldr	r3, [pc, #320]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	494d      	ldr	r1, [pc, #308]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002746:	4313      	orrs	r3, r2
 8002748:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d040      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d107      	bne.n	800276e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275e:	4b47      	ldr	r3, [pc, #284]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d115      	bne.n	8002796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e07f      	b.n	800286e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2b02      	cmp	r3, #2
 8002774:	d107      	bne.n	8002786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002776:	4b41      	ldr	r3, [pc, #260]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d109      	bne.n	8002796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e073      	b.n	800286e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002786:	4b3d      	ldr	r3, [pc, #244]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e06b      	b.n	800286e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002796:	4b39      	ldr	r3, [pc, #228]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f023 0203 	bic.w	r2, r3, #3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4936      	ldr	r1, [pc, #216]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027a8:	f7fd ffc0 	bl	800072c <HAL_GetTick>
 80027ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b0:	f7fd ffbc 	bl	800072c <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e053      	b.n	800286e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027c6:	4b2d      	ldr	r3, [pc, #180]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f003 020c 	and.w	r2, r3, #12
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d1eb      	bne.n	80027b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027d8:	4b27      	ldr	r3, [pc, #156]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d210      	bcs.n	8002808 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e6:	4b24      	ldr	r3, [pc, #144]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f023 0207 	bic.w	r2, r3, #7
 80027ee:	4922      	ldr	r1, [pc, #136]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027f6:	4b20      	ldr	r3, [pc, #128]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	429a      	cmp	r2, r3
 8002802:	d001      	beq.n	8002808 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e032      	b.n	800286e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	2b00      	cmp	r3, #0
 8002812:	d008      	beq.n	8002826 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002814:	4b19      	ldr	r3, [pc, #100]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	4916      	ldr	r1, [pc, #88]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002822:	4313      	orrs	r3, r2
 8002824:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0308 	and.w	r3, r3, #8
 800282e:	2b00      	cmp	r3, #0
 8002830:	d009      	beq.n	8002846 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002832:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	490e      	ldr	r1, [pc, #56]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002842:	4313      	orrs	r3, r2
 8002844:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002846:	f000 f821 	bl	800288c <HAL_RCC_GetSysClockFreq>
 800284a:	4602      	mov	r2, r0
 800284c:	4b0b      	ldr	r3, [pc, #44]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	091b      	lsrs	r3, r3, #4
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	490a      	ldr	r1, [pc, #40]	; (8002880 <HAL_RCC_ClockConfig+0x1c8>)
 8002858:	5ccb      	ldrb	r3, [r1, r3]
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	4a09      	ldr	r2, [pc, #36]	; (8002884 <HAL_RCC_ClockConfig+0x1cc>)
 8002860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002862:	4b09      	ldr	r3, [pc, #36]	; (8002888 <HAL_RCC_ClockConfig+0x1d0>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7fd ff1e 	bl	80006a8 <HAL_InitTick>

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40022000 	.word	0x40022000
 800287c:	40021000 	.word	0x40021000
 8002880:	08003ddc 	.word	0x08003ddc
 8002884:	20000000 	.word	0x20000000
 8002888:	20000004 	.word	0x20000004

0800288c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800288c:	b490      	push	{r4, r7}
 800288e:	b08a      	sub	sp, #40	; 0x28
 8002890:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002892:	4b29      	ldr	r3, [pc, #164]	; (8002938 <HAL_RCC_GetSysClockFreq+0xac>)
 8002894:	1d3c      	adds	r4, r7, #4
 8002896:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002898:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800289c:	f240 2301 	movw	r3, #513	; 0x201
 80028a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
 80028a6:	2300      	movs	r3, #0
 80028a8:	61bb      	str	r3, [r7, #24]
 80028aa:	2300      	movs	r3, #0
 80028ac:	627b      	str	r3, [r7, #36]	; 0x24
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028b6:	4b21      	ldr	r3, [pc, #132]	; (800293c <HAL_RCC_GetSysClockFreq+0xb0>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	f003 030c 	and.w	r3, r3, #12
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d002      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x40>
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d003      	beq.n	80028d2 <HAL_RCC_GetSysClockFreq+0x46>
 80028ca:	e02b      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028cc:	4b1c      	ldr	r3, [pc, #112]	; (8002940 <HAL_RCC_GetSysClockFreq+0xb4>)
 80028ce:	623b      	str	r3, [r7, #32]
      break;
 80028d0:	e02b      	b.n	800292a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	0c9b      	lsrs	r3, r3, #18
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	3328      	adds	r3, #40	; 0x28
 80028dc:	443b      	add	r3, r7
 80028de:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80028e2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d012      	beq.n	8002914 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028ee:	4b13      	ldr	r3, [pc, #76]	; (800293c <HAL_RCC_GetSysClockFreq+0xb0>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	0c5b      	lsrs	r3, r3, #17
 80028f4:	f003 0301 	and.w	r3, r3, #1
 80028f8:	3328      	adds	r3, #40	; 0x28
 80028fa:	443b      	add	r3, r7
 80028fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002900:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	4a0e      	ldr	r2, [pc, #56]	; (8002940 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002906:	fb03 f202 	mul.w	r2, r3, r2
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
 8002912:	e004      	b.n	800291e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	4a0b      	ldr	r2, [pc, #44]	; (8002944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002918:	fb02 f303 	mul.w	r3, r2, r3
 800291c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	623b      	str	r3, [r7, #32]
      break;
 8002922:	e002      	b.n	800292a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002924:	4b06      	ldr	r3, [pc, #24]	; (8002940 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002926:	623b      	str	r3, [r7, #32]
      break;
 8002928:	bf00      	nop
    }
  }
  return sysclockfreq;
 800292a:	6a3b      	ldr	r3, [r7, #32]
}
 800292c:	4618      	mov	r0, r3
 800292e:	3728      	adds	r7, #40	; 0x28
 8002930:	46bd      	mov	sp, r7
 8002932:	bc90      	pop	{r4, r7}
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	08003dcc 	.word	0x08003dcc
 800293c:	40021000 	.word	0x40021000
 8002940:	007a1200 	.word	0x007a1200
 8002944:	003d0900 	.word	0x003d0900

08002948 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800294c:	4b02      	ldr	r3, [pc, #8]	; (8002958 <HAL_RCC_GetHCLKFreq+0x10>)
 800294e:	681b      	ldr	r3, [r3, #0]
}
 8002950:	4618      	mov	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	20000000 	.word	0x20000000

0800295c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002960:	f7ff fff2 	bl	8002948 <HAL_RCC_GetHCLKFreq>
 8002964:	4602      	mov	r2, r0
 8002966:	4b05      	ldr	r3, [pc, #20]	; (800297c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	0a1b      	lsrs	r3, r3, #8
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	4903      	ldr	r1, [pc, #12]	; (8002980 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002972:	5ccb      	ldrb	r3, [r1, r3]
 8002974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002978:	4618      	mov	r0, r3
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40021000 	.word	0x40021000
 8002980:	08003dec 	.word	0x08003dec

08002984 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800298c:	4b0a      	ldr	r3, [pc, #40]	; (80029b8 <RCC_Delay+0x34>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <RCC_Delay+0x38>)
 8002992:	fba2 2303 	umull	r2, r3, r2, r3
 8002996:	0a5b      	lsrs	r3, r3, #9
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	fb02 f303 	mul.w	r3, r2, r3
 800299e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029a0:	bf00      	nop
  }
  while (Delay --);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	1e5a      	subs	r2, r3, #1
 80029a6:	60fa      	str	r2, [r7, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1f9      	bne.n	80029a0 <RCC_Delay+0x1c>
}
 80029ac:	bf00      	nop
 80029ae:	bf00      	nop
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr
 80029b8:	20000000 	.word	0x20000000
 80029bc:	10624dd3 	.word	0x10624dd3

080029c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e041      	b.n	8002a56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d106      	bne.n	80029ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f7fd fda2 	bl	8000530 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3304      	adds	r3, #4
 80029fc:	4619      	mov	r1, r3
 80029fe:	4610      	mov	r0, r2
 8002a00:	f000 f962 	bl	8002cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
	...

08002a60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d001      	beq.n	8002a78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e032      	b.n	8002ade <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a18      	ldr	r2, [pc, #96]	; (8002ae8 <HAL_TIM_Base_Start+0x88>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d00e      	beq.n	8002aa8 <HAL_TIM_Base_Start+0x48>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a92:	d009      	beq.n	8002aa8 <HAL_TIM_Base_Start+0x48>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a14      	ldr	r2, [pc, #80]	; (8002aec <HAL_TIM_Base_Start+0x8c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d004      	beq.n	8002aa8 <HAL_TIM_Base_Start+0x48>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a13      	ldr	r2, [pc, #76]	; (8002af0 <HAL_TIM_Base_Start+0x90>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d111      	bne.n	8002acc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b06      	cmp	r3, #6
 8002ab8:	d010      	beq.n	8002adc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f042 0201 	orr.w	r2, r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aca:	e007      	b.n	8002adc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f042 0201 	orr.w	r2, r2, #1
 8002ada:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr
 8002ae8:	40012c00 	.word	0x40012c00
 8002aec:	40000400 	.word	0x40000400
 8002af0:	40000800 	.word	0x40000800

08002af4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6a1a      	ldr	r2, [r3, #32]
 8002b02:	f241 1311 	movw	r3, #4369	; 0x1111
 8002b06:	4013      	ands	r3, r2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10f      	bne.n	8002b2c <HAL_TIM_Base_Stop+0x38>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6a1a      	ldr	r2, [r3, #32]
 8002b12:	f240 4344 	movw	r3, #1092	; 0x444
 8002b16:	4013      	ands	r3, r2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d107      	bne.n	8002b2c <HAL_TIM_Base_Stop+0x38>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0201 	bic.w	r2, r2, #1
 8002b2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d101      	bne.n	8002b58 <HAL_TIM_ConfigClockSource+0x18>
 8002b54:	2302      	movs	r3, #2
 8002b56:	e0b3      	b.n	8002cc0 <HAL_TIM_ConfigClockSource+0x180>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2202      	movs	r2, #2
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b7e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b90:	d03e      	beq.n	8002c10 <HAL_TIM_ConfigClockSource+0xd0>
 8002b92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b96:	f200 8087 	bhi.w	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b9e:	f000 8085 	beq.w	8002cac <HAL_TIM_ConfigClockSource+0x16c>
 8002ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ba6:	d87f      	bhi.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002ba8:	2b70      	cmp	r3, #112	; 0x70
 8002baa:	d01a      	beq.n	8002be2 <HAL_TIM_ConfigClockSource+0xa2>
 8002bac:	2b70      	cmp	r3, #112	; 0x70
 8002bae:	d87b      	bhi.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002bb0:	2b60      	cmp	r3, #96	; 0x60
 8002bb2:	d050      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x116>
 8002bb4:	2b60      	cmp	r3, #96	; 0x60
 8002bb6:	d877      	bhi.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002bb8:	2b50      	cmp	r3, #80	; 0x50
 8002bba:	d03c      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0xf6>
 8002bbc:	2b50      	cmp	r3, #80	; 0x50
 8002bbe:	d873      	bhi.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002bc0:	2b40      	cmp	r3, #64	; 0x40
 8002bc2:	d058      	beq.n	8002c76 <HAL_TIM_ConfigClockSource+0x136>
 8002bc4:	2b40      	cmp	r3, #64	; 0x40
 8002bc6:	d86f      	bhi.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002bc8:	2b30      	cmp	r3, #48	; 0x30
 8002bca:	d064      	beq.n	8002c96 <HAL_TIM_ConfigClockSource+0x156>
 8002bcc:	2b30      	cmp	r3, #48	; 0x30
 8002bce:	d86b      	bhi.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002bd0:	2b20      	cmp	r3, #32
 8002bd2:	d060      	beq.n	8002c96 <HAL_TIM_ConfigClockSource+0x156>
 8002bd4:	2b20      	cmp	r3, #32
 8002bd6:	d867      	bhi.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d05c      	beq.n	8002c96 <HAL_TIM_ConfigClockSource+0x156>
 8002bdc:	2b10      	cmp	r3, #16
 8002bde:	d05a      	beq.n	8002c96 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002be0:	e062      	b.n	8002ca8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6899      	ldr	r1, [r3, #8]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f000 f942 	bl	8002e7a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c04:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	609a      	str	r2, [r3, #8]
      break;
 8002c0e:	e04e      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6818      	ldr	r0, [r3, #0]
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	6899      	ldr	r1, [r3, #8]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	f000 f92b 	bl	8002e7a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c32:	609a      	str	r2, [r3, #8]
      break;
 8002c34:	e03b      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6818      	ldr	r0, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6859      	ldr	r1, [r3, #4]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	461a      	mov	r2, r3
 8002c44:	f000 f8a2 	bl	8002d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2150      	movs	r1, #80	; 0x50
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f8f9 	bl	8002e46 <TIM_ITRx_SetConfig>
      break;
 8002c54:	e02b      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	6859      	ldr	r1, [r3, #4]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	461a      	mov	r2, r3
 8002c64:	f000 f8c0 	bl	8002de8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2160      	movs	r1, #96	; 0x60
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 f8e9 	bl	8002e46 <TIM_ITRx_SetConfig>
      break;
 8002c74:	e01b      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	6859      	ldr	r1, [r3, #4]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	461a      	mov	r2, r3
 8002c84:	f000 f882 	bl	8002d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2140      	movs	r1, #64	; 0x40
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f000 f8d9 	bl	8002e46 <TIM_ITRx_SetConfig>
      break;
 8002c94:	e00b      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	f000 f8d0 	bl	8002e46 <TIM_ITRx_SetConfig>
        break;
 8002ca6:	e002      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002ca8:	bf00      	nop
 8002caa:	e000      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002cac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a29      	ldr	r2, [pc, #164]	; (8002d80 <TIM_Base_SetConfig+0xb8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d00b      	beq.n	8002cf8 <TIM_Base_SetConfig+0x30>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ce6:	d007      	beq.n	8002cf8 <TIM_Base_SetConfig+0x30>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a26      	ldr	r2, [pc, #152]	; (8002d84 <TIM_Base_SetConfig+0xbc>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d003      	beq.n	8002cf8 <TIM_Base_SetConfig+0x30>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a25      	ldr	r2, [pc, #148]	; (8002d88 <TIM_Base_SetConfig+0xc0>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d108      	bne.n	8002d0a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a1c      	ldr	r2, [pc, #112]	; (8002d80 <TIM_Base_SetConfig+0xb8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00b      	beq.n	8002d2a <TIM_Base_SetConfig+0x62>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d18:	d007      	beq.n	8002d2a <TIM_Base_SetConfig+0x62>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a19      	ldr	r2, [pc, #100]	; (8002d84 <TIM_Base_SetConfig+0xbc>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d003      	beq.n	8002d2a <TIM_Base_SetConfig+0x62>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <TIM_Base_SetConfig+0xc0>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d108      	bne.n	8002d3c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a07      	ldr	r2, [pc, #28]	; (8002d80 <TIM_Base_SetConfig+0xb8>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d103      	bne.n	8002d70 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	615a      	str	r2, [r3, #20]
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr
 8002d80:	40012c00 	.word	0x40012c00
 8002d84:	40000400 	.word	0x40000400
 8002d88:	40000800 	.word	0x40000800

08002d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b087      	sub	sp, #28
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	f023 0201 	bic.w	r2, r3, #1
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	011b      	lsls	r3, r3, #4
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	f023 030a 	bic.w	r3, r3, #10
 8002dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	621a      	str	r2, [r3, #32]
}
 8002dde:	bf00      	nop
 8002de0:	371c      	adds	r7, #28
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr

08002de8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b087      	sub	sp, #28
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6a1b      	ldr	r3, [r3, #32]
 8002df8:	f023 0210 	bic.w	r2, r3, #16
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e12:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	031b      	lsls	r3, r3, #12
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	011b      	lsls	r3, r3, #4
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	621a      	str	r2, [r3, #32]
}
 8002e3c:	bf00      	nop
 8002e3e:	371c      	adds	r7, #28
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr

08002e46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b085      	sub	sp, #20
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
 8002e4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e5e:	683a      	ldr	r2, [r7, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f043 0307 	orr.w	r3, r3, #7
 8002e68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	609a      	str	r2, [r3, #8]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr

08002e7a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b087      	sub	sp, #28
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
 8002e86:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e94:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	021a      	lsls	r2, r3, #8
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	609a      	str	r2, [r3, #8]
}
 8002eae:	bf00      	nop
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e046      	b.n	8002f5e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68fa      	ldr	r2, [r7, #12]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a16      	ldr	r2, [pc, #88]	; (8002f68 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d00e      	beq.n	8002f32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f1c:	d009      	beq.n	8002f32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d004      	beq.n	8002f32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a10      	ldr	r2, [pc, #64]	; (8002f70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d10c      	bne.n	8002f4c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3714      	adds	r7, #20
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr
 8002f68:	40012c00 	.word	0x40012c00
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40000800 	.word	0x40000800

08002f74 <I2C_Read_Time>:
{
	HAL_I2C_Mem_Write(DS3231->I2C, DS3231_ADDR, 0, I2C_MEMADD_SIZE_8BIT, DS3231->TxTimeBuff, 3, 1000);
}

static void I2C_Read_Time(DS3231_Time* DS3231)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af04      	add	r7, sp, #16
 8002f7a:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(DS3231->I2C, DS3231_ADDR, 0, I2C_MEMADD_SIZE_8BIT, DS3231->RxTimeBuff, 3, 1000);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	330e      	adds	r3, #14
 8002f84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002f88:	9202      	str	r2, [sp, #8]
 8002f8a:	2203      	movs	r2, #3
 8002f8c:	9201      	str	r2, [sp, #4]
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	2301      	movs	r3, #1
 8002f92:	2200      	movs	r2, #0
 8002f94:	21d0      	movs	r1, #208	; 0xd0
 8002f96:	f7fe f99b 	bl	80012d0 <HAL_I2C_Mem_Read>
}
 8002f9a:	bf00      	nop
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <I2C_Write_Date>:

static void I2C_Write_Date(DS3231_Time* DS3231)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b086      	sub	sp, #24
 8002fa6:	af04      	add	r7, sp, #16
 8002fa8:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Write(DS3231->I2C, DS3231_ADDR, 3, I2C_MEMADD_SIZE_8BIT, DS3231->TxTimeBuff, 4, 1000);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6818      	ldr	r0, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	330b      	adds	r3, #11
 8002fb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002fb6:	9202      	str	r2, [sp, #8]
 8002fb8:	2204      	movs	r2, #4
 8002fba:	9201      	str	r2, [sp, #4]
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	21d0      	movs	r1, #208	; 0xd0
 8002fc4:	f7fe f88a 	bl	80010dc <HAL_I2C_Mem_Write>
}
 8002fc8:	bf00      	nop
 8002fca:	3708      	adds	r7, #8
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <I2C_Read_Date>:

static void I2C_Read_Date(DS3231_Time* DS3231)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af04      	add	r7, sp, #16
 8002fd6:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(DS3231->I2C, DS3231_ADDR, 3, I2C_MEMADD_SIZE_8BIT, DS3231->RxTimeBuff, 4,1000);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6818      	ldr	r0, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	330e      	adds	r3, #14
 8002fe0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002fe4:	9202      	str	r2, [sp, #8]
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	9201      	str	r2, [sp, #4]
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2301      	movs	r3, #1
 8002fee:	2203      	movs	r2, #3
 8002ff0:	21d0      	movs	r1, #208	; 0xd0
 8002ff2:	f7fe f96d 	bl	80012d0 <HAL_I2C_Mem_Read>
}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <BCD_DEC>:

static uint8_t BCD_DEC (uint8_t data)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	4603      	mov	r3, r0
 8003006:	71fb      	strb	r3, [r7, #7]
	return (data>>4) * 10 + (data & 0x0F);
 8003008:	79fb      	ldrb	r3, [r7, #7]
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	b2db      	uxtb	r3, r3
 800300e:	461a      	mov	r2, r3
 8003010:	0092      	lsls	r2, r2, #2
 8003012:	4413      	add	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	b2da      	uxtb	r2, r3
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	b2db      	uxtb	r3, r3
 8003020:	4413      	add	r3, r2
 8003022:	b2db      	uxtb	r3, r3
}
 8003024:	4618      	mov	r0, r3
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr
	...

08003030 <DEC_BCD>:

static uint8_t DEC_BCD (uint8_t data)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	71fb      	strb	r3, [r7, #7]
	return (data/10) << 4 | (data%10);
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	4a0d      	ldr	r2, [pc, #52]	; (8003074 <DEC_BCD+0x44>)
 800303e:	fba2 2303 	umull	r2, r3, r2, r3
 8003042:	08db      	lsrs	r3, r3, #3
 8003044:	b2db      	uxtb	r3, r3
 8003046:	011b      	lsls	r3, r3, #4
 8003048:	b258      	sxtb	r0, r3
 800304a:	79fa      	ldrb	r2, [r7, #7]
 800304c:	4b09      	ldr	r3, [pc, #36]	; (8003074 <DEC_BCD+0x44>)
 800304e:	fba3 1302 	umull	r1, r3, r3, r2
 8003052:	08d9      	lsrs	r1, r3, #3
 8003054:	460b      	mov	r3, r1
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	b2db      	uxtb	r3, r3
 8003060:	b25b      	sxtb	r3, r3
 8003062:	4303      	orrs	r3, r0
 8003064:	b25b      	sxtb	r3, r3
 8003066:	b2db      	uxtb	r3, r3
}
 8003068:	4618      	mov	r0, r3
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	cccccccd 	.word	0xcccccccd

08003078 <DS3231_Init>:


/************************************Main Layer****************************/

void DS3231_Init(DS3231_Time* DS3231, I2C_HandleTypeDef* I2C_In)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
	DS3231->I2C = I2C_In;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	601a      	str	r2, [r3, #0]
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr

08003092 <DS3231_GetTime>:
	DS3231->TxTimeBuff[2] = DEC_BCD(Sec);
	I2C_Write_Time(DS3231);
}

void DS3231_GetTime(DS3231_Time* DS3231)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
	I2C_Read_Time(DS3231);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7ff ff6a 	bl	8002f74 <I2C_Read_Time>
	DS3231->Sec = BCD_DEC(DS3231->RxTimeBuff[0]);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	7b9b      	ldrb	r3, [r3, #14]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff ffaa 	bl	8002ffe <BCD_DEC>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	711a      	strb	r2, [r3, #4]
	DS3231->Min = BCD_DEC(DS3231->RxTimeBuff[1]);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	7bdb      	ldrb	r3, [r3, #15]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff ffa1 	bl	8002ffe <BCD_DEC>
 80030bc:	4603      	mov	r3, r0
 80030be:	461a      	mov	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	715a      	strb	r2, [r3, #5]
	DS3231->Hour = BCD_DEC(DS3231->RxTimeBuff[2]);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	7c1b      	ldrb	r3, [r3, #16]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff98 	bl	8002ffe <BCD_DEC>
 80030ce:	4603      	mov	r3, r0
 80030d0:	461a      	mov	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	719a      	strb	r2, [r3, #6]
}
 80030d6:	bf00      	nop
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <DS3231_SetDate>:

void DS3231_SetDate(DS3231_Time* DS3231, uint8_t Day, uint8_t Date, uint8_t Month, uint8_t Year)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b082      	sub	sp, #8
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
 80030e6:	4608      	mov	r0, r1
 80030e8:	4611      	mov	r1, r2
 80030ea:	461a      	mov	r2, r3
 80030ec:	4603      	mov	r3, r0
 80030ee:	70fb      	strb	r3, [r7, #3]
 80030f0:	460b      	mov	r3, r1
 80030f2:	70bb      	strb	r3, [r7, #2]
 80030f4:	4613      	mov	r3, r2
 80030f6:	707b      	strb	r3, [r7, #1]
	DS3231->TxDateBuff[0] = DEC_BCD(Day);
 80030f8:	78fb      	ldrb	r3, [r7, #3]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff ff98 	bl	8003030 <DEC_BCD>
 8003100:	4603      	mov	r3, r0
 8003102:	461a      	mov	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	745a      	strb	r2, [r3, #17]
	DS3231->TxDateBuff[1] = DEC_BCD(Date);
 8003108:	78bb      	ldrb	r3, [r7, #2]
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff ff90 	bl	8003030 <DEC_BCD>
 8003110:	4603      	mov	r3, r0
 8003112:	461a      	mov	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	749a      	strb	r2, [r3, #18]
	DS3231->TxDateBuff[2] = DEC_BCD(Month);
 8003118:	787b      	ldrb	r3, [r7, #1]
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff ff88 	bl	8003030 <DEC_BCD>
 8003120:	4603      	mov	r3, r0
 8003122:	461a      	mov	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	74da      	strb	r2, [r3, #19]
	DS3231->TxDateBuff[3] = DEC_BCD(Year);
 8003128:	7c3b      	ldrb	r3, [r7, #16]
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff ff80 	bl	8003030 <DEC_BCD>
 8003130:	4603      	mov	r3, r0
 8003132:	461a      	mov	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	751a      	strb	r2, [r3, #20]
	I2C_Write_Date(DS3231);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff ff32 	bl	8002fa2 <I2C_Write_Date>
}
 800313e:	bf00      	nop
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <DS3231_GetDate>:

void DS3231_GetDate(DS3231_Time* DS3231)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	b082      	sub	sp, #8
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
	I2C_Read_Date(DS3231);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff ff3e 	bl	8002fd0 <I2C_Read_Date>
	DS3231->Day = BCD_DEC(DS3231->RxDateBuff[0]);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	7d5b      	ldrb	r3, [r3, #21]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff ff50 	bl	8002ffe <BCD_DEC>
 800315e:	4603      	mov	r3, r0
 8003160:	461a      	mov	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	721a      	strb	r2, [r3, #8]
	DS3231->Date = BCD_DEC(DS3231->RxDateBuff[1]);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	7d9b      	ldrb	r3, [r3, #22]
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff ff47 	bl	8002ffe <BCD_DEC>
 8003170:	4603      	mov	r3, r0
 8003172:	461a      	mov	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	71da      	strb	r2, [r3, #7]
	DS3231->Month = BCD_DEC(DS3231->RxDateBuff[2]);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	7ddb      	ldrb	r3, [r3, #23]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff3e 	bl	8002ffe <BCD_DEC>
 8003182:	4603      	mov	r3, r0
 8003184:	461a      	mov	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	725a      	strb	r2, [r3, #9]
	DS3231->Year = BCD_DEC(DS3231->RxDateBuff[3]);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	7e1b      	ldrb	r3, [r3, #24]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff ff35 	bl	8002ffe <BCD_DEC>
 8003194:	4603      	mov	r3, r0
 8003196:	461a      	mov	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	729a      	strb	r2, [r3, #10]
}
 800319c:	bf00      	nop
 800319e:	3708      	adds	r7, #8
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <delay_us>:
 */

#include "lcd_i2c.h"

void delay_us(uint32_t us)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
	htim2.Instance->CNT = 0;
 80031ac:	4b0a      	ldr	r3, [pc, #40]	; (80031d8 <delay_us+0x34>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2200      	movs	r2, #0
 80031b2:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start(&htim2);
 80031b4:	4808      	ldr	r0, [pc, #32]	; (80031d8 <delay_us+0x34>)
 80031b6:	f7ff fc53 	bl	8002a60 <HAL_TIM_Base_Start>
	while(htim2.Instance->CNT < us);
 80031ba:	bf00      	nop
 80031bc:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <delay_us+0x34>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d8f9      	bhi.n	80031bc <delay_us+0x18>
	HAL_TIM_Base_Stop(&htim2);
 80031c8:	4803      	ldr	r0, [pc, #12]	; (80031d8 <delay_us+0x34>)
 80031ca:	f7ff fc93 	bl	8002af4 <HAL_TIM_Base_Stop>
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000100 	.word	0x20000100

080031dc <lcd_i2c_init>:

void lcd_i2c_init(LCD_I2C_HandleTypeDef *p_LCD, I2C_HandleTypeDef *p_hi2c, uint8_t p_col, uint8_t p_row, uint8_t p_Slave_Address)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	4611      	mov	r1, r2
 80031e8:	461a      	mov	r2, r3
 80031ea:	460b      	mov	r3, r1
 80031ec:	71fb      	strb	r3, [r7, #7]
 80031ee:	4613      	mov	r3, r2
 80031f0:	71bb      	strb	r3, [r7, #6]
	p_LCD->SLAVE_ADDRESS = p_Slave_Address;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	7e3a      	ldrb	r2, [r7, #24]
 80031f6:	709a      	strb	r2, [r3, #2]
	p_LCD->LCD_Backlight_Value = lcd_backlight_on;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2208      	movs	r2, #8
 80031fc:	70da      	strb	r2, [r3, #3]
	p_LCD->LCD_Columns = p_col;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	79fa      	ldrb	r2, [r7, #7]
 8003202:	701a      	strb	r2, [r3, #0]
	p_LCD->LCD_Rows = p_row;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	79ba      	ldrb	r2, [r7, #6]
 8003208:	705a      	strb	r2, [r3, #1]
	p_LCD->hi2c = p_hi2c;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	609a      	str	r2, [r3, #8]
	p_LCD->LCD_Display_Option = lcd_display_on | lcd_cursor_off | lcd_blinkOff;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2204      	movs	r2, #4
 8003214:	711a      	strb	r2, [r3, #4]


	//4 bit initialization
	delay_us(40000); 	//waiting for > 40ms
 8003216:	f649 4040 	movw	r0, #40000	; 0x9c40
 800321a:	f7ff ffc3 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, 0x30);
 800321e:	2130      	movs	r1, #48	; 0x30
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 f851 	bl	80032c8 <lcd_send_cmd>
	delay_us(5000);  // waiting for >4.1ms
 8003226:	f241 3088 	movw	r0, #5000	; 0x1388
 800322a:	f7ff ffbb 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, 0x30);
 800322e:	2130      	movs	r1, #48	; 0x30
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 f849 	bl	80032c8 <lcd_send_cmd>
	delay_us(1000);  // waiting for >100us
 8003236:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800323a:	f7ff ffb3 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, 0x30);
 800323e:	2130      	movs	r1, #48	; 0x30
 8003240:	68f8      	ldr	r0, [r7, #12]
 8003242:	f000 f841 	bl	80032c8 <lcd_send_cmd>
	delay_us(10000);
 8003246:	f242 7010 	movw	r0, #10000	; 0x2710
 800324a:	f7ff ffab 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, 0x20);	//4 bit mode
 800324e:	2120      	movs	r1, #32
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 f839 	bl	80032c8 <lcd_send_cmd>
	delay_us(10000);
 8003256:	f242 7010 	movw	r0, #10000	; 0x2710
 800325a:	f7ff ffa3 	bl	80031a4 <delay_us>

	//display initialization
	lcd_send_cmd(p_LCD, 0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800325e:	2128      	movs	r1, #40	; 0x28
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f000 f831 	bl	80032c8 <lcd_send_cmd>
	delay_us(1000);
 8003266:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800326a:	f7ff ff9b 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, 0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off		HAL_Delay(1);
 800326e:	2108      	movs	r1, #8
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	f000 f829 	bl	80032c8 <lcd_send_cmd>
	delay_us(1000);
 8003276:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800327a:	f7ff ff93 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, 0x01);  // clear display
 800327e:	2101      	movs	r1, #1
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 f821 	bl	80032c8 <lcd_send_cmd>
	delay_us(1000);
 8003286:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800328a:	f7ff ff8b 	bl	80031a4 <delay_us>
	delay_us(1000);
 800328e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003292:	f7ff ff87 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, 0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8003296:	2106      	movs	r1, #6
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f815 	bl	80032c8 <lcd_send_cmd>
	delay_us(1000);
 800329e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032a2:	f7ff ff7f 	bl	80031a4 <delay_us>
	lcd_send_cmd(p_LCD, lcd_displaycontrol | p_LCD -> LCD_Display_Option); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	791b      	ldrb	r3, [r3, #4]
 80032aa:	f043 0308 	orr.w	r3, r3, #8
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	4619      	mov	r1, r3
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f808 	bl	80032c8 <lcd_send_cmd>
	delay_us(1000);
 80032b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032bc:	f7ff ff72 	bl	80031a4 <delay_us>
}
 80032c0:	bf00      	nop
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <lcd_send_cmd>:

void lcd_send_cmd (LCD_I2C_HandleTypeDef *p_lcd, char cmd)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af02      	add	r7, sp, #8
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	460b      	mov	r3, r1
 80032d2:	70fb      	strb	r3, [r7, #3]
	char data_h, data_l;
	uint8_t data_t[4];
	data_h = (cmd & 0xf0);
 80032d4:	78fb      	ldrb	r3, [r7, #3]
 80032d6:	f023 030f 	bic.w	r3, r3, #15
 80032da:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4) & 0xf0);
 80032dc:	78fb      	ldrb	r3, [r7, #3]
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	73bb      	strb	r3, [r7, #14]

	data_t[0] = data_h | 0x0C;	//en=1, rs=0
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	f043 030c 	orr.w	r3, r3, #12
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_h | 0x08;	//en=0, rs=0
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
 80032ee:	f043 0308 	orr.w	r3, r3, #8
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;	//en=1, rs=0
 80032f6:	7bbb      	ldrb	r3, [r7, #14]
 80032f8:	f043 030c 	orr.w	r3, r3, #12
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;	//en=0, rs=1
 8003300:	7bbb      	ldrb	r3, [r7, #14]
 8003302:	f043 0308 	orr.w	r3, r3, #8
 8003306:	b2db      	uxtb	r3, r3
 8003308:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(p_lcd->hi2c, p_lcd->SLAVE_ADDRESS, data_t, 4, 100);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6898      	ldr	r0, [r3, #8]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	789b      	ldrb	r3, [r3, #2]
 8003312:	b299      	uxth	r1, r3
 8003314:	f107 0208 	add.w	r2, r7, #8
 8003318:	2364      	movs	r3, #100	; 0x64
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	2304      	movs	r3, #4
 800331e:	f7fd fddf 	bl	8000ee0 <HAL_I2C_Master_Transmit>
}
 8003322:	bf00      	nop
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <lcd_send_data>:

void lcd_send_data (LCD_I2C_HandleTypeDef *p_LCD, char data)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b086      	sub	sp, #24
 800332e:	af02      	add	r7, sp, #8
 8003330:	6078      	str	r0, [r7, #4]
 8003332:	460b      	mov	r3, r1
 8003334:	70fb      	strb	r3, [r7, #3]
	char data_h, data_l;
	uint8_t data_t[4];
	data_h = (data & 0xf0);
 8003336:	78fb      	ldrb	r3, [r7, #3]
 8003338:	f023 030f 	bic.w	r3, r3, #15
 800333c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 800333e:	78fb      	ldrb	r3, [r7, #3]
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	73bb      	strb	r3, [r7, #14]

	data_t[0] = data_h | 0x0D; //en=1, rs=0
 8003344:	7bfb      	ldrb	r3, [r7, #15]
 8003346:	f043 030d 	orr.w	r3, r3, #13
 800334a:	b2db      	uxtb	r3, r3
 800334c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_h | 0x09; //en=0, rs=0
 800334e:	7bfb      	ldrb	r3, [r7, #15]
 8003350:	f043 0309 	orr.w	r3, r3, #9
 8003354:	b2db      	uxtb	r3, r3
 8003356:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;
 8003358:	7bbb      	ldrb	r3, [r7, #14]
 800335a:	f043 030d 	orr.w	r3, r3, #13
 800335e:	b2db      	uxtb	r3, r3
 8003360:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;
 8003362:	7bbb      	ldrb	r3, [r7, #14]
 8003364:	f043 0309 	orr.w	r3, r3, #9
 8003368:	b2db      	uxtb	r3, r3
 800336a:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(p_LCD -> hi2c, p_LCD->SLAVE_ADDRESS, data_t, 4, 100);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6898      	ldr	r0, [r3, #8]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	789b      	ldrb	r3, [r3, #2]
 8003374:	b299      	uxth	r1, r3
 8003376:	f107 0208 	add.w	r2, r7, #8
 800337a:	2364      	movs	r3, #100	; 0x64
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	2304      	movs	r3, #4
 8003380:	f7fd fdae 	bl	8000ee0 <HAL_I2C_Master_Transmit>
}
 8003384:	bf00      	nop
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <lcd_set_cursor>:


void lcd_set_cursor(LCD_I2C_HandleTypeDef *p_LCD, uint8_t p_col, uint8_t p_row)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	460b      	mov	r3, r1
 8003396:	70fb      	strb	r3, [r7, #3]
 8003398:	4613      	mov	r3, r2
 800339a:	70bb      	strb	r3, [r7, #2]
	uint8_t t_row_Offets[] = {0x00, 0x40, 0x14, 0x54};
 800339c:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <lcd_set_cursor+0x50>)
 800339e:	60fb      	str	r3, [r7, #12]
	if(p_row > p_LCD->LCD_Rows) p_row = p_LCD->LCD_Rows - 1;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	785b      	ldrb	r3, [r3, #1]
 80033a4:	78ba      	ldrb	r2, [r7, #2]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d903      	bls.n	80033b2 <lcd_set_cursor+0x26>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	785b      	ldrb	r3, [r3, #1]
 80033ae:	3b01      	subs	r3, #1
 80033b0:	70bb      	strb	r3, [r7, #2]
	lcd_send_cmd(p_LCD, 0x80 | (p_col + t_row_Offets[p_row]));
 80033b2:	78bb      	ldrb	r3, [r7, #2]
 80033b4:	3310      	adds	r3, #16
 80033b6:	443b      	add	r3, r7
 80033b8:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80033bc:	78fb      	ldrb	r3, [r7, #3]
 80033be:	4413      	add	r3, r2
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	b25b      	sxtb	r3, r3
 80033c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80033c8:	b25b      	sxtb	r3, r3
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	4619      	mov	r1, r3
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f7ff ff7a 	bl	80032c8 <lcd_send_cmd>
}
 80033d4:	bf00      	nop
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	54144000 	.word	0x54144000

080033e0 <lcd_send_string>:

void lcd_send_string (LCD_I2C_HandleTypeDef *p_LCD, char *str)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
	while (*str) lcd_send_data(p_LCD, *str++);
 80033ea:	e007      	b.n	80033fc <lcd_send_string+0x1c>
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	1c5a      	adds	r2, r3, #1
 80033f0:	603a      	str	r2, [r7, #0]
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	4619      	mov	r1, r3
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7ff ff97 	bl	800332a <lcd_send_data>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1f3      	bne.n	80033ec <lcd_send_string+0xc>
}
 8003404:	bf00      	nop
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
	...

08003410 <__errno>:
 8003410:	4b01      	ldr	r3, [pc, #4]	; (8003418 <__errno+0x8>)
 8003412:	6818      	ldr	r0, [r3, #0]
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	2000000c 	.word	0x2000000c

0800341c <__libc_init_array>:
 800341c:	b570      	push	{r4, r5, r6, lr}
 800341e:	2600      	movs	r6, #0
 8003420:	4d0c      	ldr	r5, [pc, #48]	; (8003454 <__libc_init_array+0x38>)
 8003422:	4c0d      	ldr	r4, [pc, #52]	; (8003458 <__libc_init_array+0x3c>)
 8003424:	1b64      	subs	r4, r4, r5
 8003426:	10a4      	asrs	r4, r4, #2
 8003428:	42a6      	cmp	r6, r4
 800342a:	d109      	bne.n	8003440 <__libc_init_array+0x24>
 800342c:	f000 fc9c 	bl	8003d68 <_init>
 8003430:	2600      	movs	r6, #0
 8003432:	4d0a      	ldr	r5, [pc, #40]	; (800345c <__libc_init_array+0x40>)
 8003434:	4c0a      	ldr	r4, [pc, #40]	; (8003460 <__libc_init_array+0x44>)
 8003436:	1b64      	subs	r4, r4, r5
 8003438:	10a4      	asrs	r4, r4, #2
 800343a:	42a6      	cmp	r6, r4
 800343c:	d105      	bne.n	800344a <__libc_init_array+0x2e>
 800343e:	bd70      	pop	{r4, r5, r6, pc}
 8003440:	f855 3b04 	ldr.w	r3, [r5], #4
 8003444:	4798      	blx	r3
 8003446:	3601      	adds	r6, #1
 8003448:	e7ee      	b.n	8003428 <__libc_init_array+0xc>
 800344a:	f855 3b04 	ldr.w	r3, [r5], #4
 800344e:	4798      	blx	r3
 8003450:	3601      	adds	r6, #1
 8003452:	e7f2      	b.n	800343a <__libc_init_array+0x1e>
 8003454:	08003e28 	.word	0x08003e28
 8003458:	08003e28 	.word	0x08003e28
 800345c:	08003e28 	.word	0x08003e28
 8003460:	08003e2c 	.word	0x08003e2c

08003464 <memset>:
 8003464:	4603      	mov	r3, r0
 8003466:	4402      	add	r2, r0
 8003468:	4293      	cmp	r3, r2
 800346a:	d100      	bne.n	800346e <memset+0xa>
 800346c:	4770      	bx	lr
 800346e:	f803 1b01 	strb.w	r1, [r3], #1
 8003472:	e7f9      	b.n	8003468 <memset+0x4>

08003474 <siprintf>:
 8003474:	b40e      	push	{r1, r2, r3}
 8003476:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800347a:	b500      	push	{lr}
 800347c:	b09c      	sub	sp, #112	; 0x70
 800347e:	ab1d      	add	r3, sp, #116	; 0x74
 8003480:	9002      	str	r0, [sp, #8]
 8003482:	9006      	str	r0, [sp, #24]
 8003484:	9107      	str	r1, [sp, #28]
 8003486:	9104      	str	r1, [sp, #16]
 8003488:	4808      	ldr	r0, [pc, #32]	; (80034ac <siprintf+0x38>)
 800348a:	4909      	ldr	r1, [pc, #36]	; (80034b0 <siprintf+0x3c>)
 800348c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003490:	9105      	str	r1, [sp, #20]
 8003492:	6800      	ldr	r0, [r0, #0]
 8003494:	a902      	add	r1, sp, #8
 8003496:	9301      	str	r3, [sp, #4]
 8003498:	f000 f868 	bl	800356c <_svfiprintf_r>
 800349c:	2200      	movs	r2, #0
 800349e:	9b02      	ldr	r3, [sp, #8]
 80034a0:	701a      	strb	r2, [r3, #0]
 80034a2:	b01c      	add	sp, #112	; 0x70
 80034a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80034a8:	b003      	add	sp, #12
 80034aa:	4770      	bx	lr
 80034ac:	2000000c 	.word	0x2000000c
 80034b0:	ffff0208 	.word	0xffff0208

080034b4 <__ssputs_r>:
 80034b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b8:	688e      	ldr	r6, [r1, #8]
 80034ba:	4682      	mov	sl, r0
 80034bc:	429e      	cmp	r6, r3
 80034be:	460c      	mov	r4, r1
 80034c0:	4690      	mov	r8, r2
 80034c2:	461f      	mov	r7, r3
 80034c4:	d838      	bhi.n	8003538 <__ssputs_r+0x84>
 80034c6:	898a      	ldrh	r2, [r1, #12]
 80034c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80034cc:	d032      	beq.n	8003534 <__ssputs_r+0x80>
 80034ce:	6825      	ldr	r5, [r4, #0]
 80034d0:	6909      	ldr	r1, [r1, #16]
 80034d2:	3301      	adds	r3, #1
 80034d4:	eba5 0901 	sub.w	r9, r5, r1
 80034d8:	6965      	ldr	r5, [r4, #20]
 80034da:	444b      	add	r3, r9
 80034dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80034e4:	106d      	asrs	r5, r5, #1
 80034e6:	429d      	cmp	r5, r3
 80034e8:	bf38      	it	cc
 80034ea:	461d      	movcc	r5, r3
 80034ec:	0553      	lsls	r3, r2, #21
 80034ee:	d531      	bpl.n	8003554 <__ssputs_r+0xa0>
 80034f0:	4629      	mov	r1, r5
 80034f2:	f000 fb6f 	bl	8003bd4 <_malloc_r>
 80034f6:	4606      	mov	r6, r0
 80034f8:	b950      	cbnz	r0, 8003510 <__ssputs_r+0x5c>
 80034fa:	230c      	movs	r3, #12
 80034fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003500:	f8ca 3000 	str.w	r3, [sl]
 8003504:	89a3      	ldrh	r3, [r4, #12]
 8003506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800350a:	81a3      	strh	r3, [r4, #12]
 800350c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003510:	464a      	mov	r2, r9
 8003512:	6921      	ldr	r1, [r4, #16]
 8003514:	f000 face 	bl	8003ab4 <memcpy>
 8003518:	89a3      	ldrh	r3, [r4, #12]
 800351a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800351e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003522:	81a3      	strh	r3, [r4, #12]
 8003524:	6126      	str	r6, [r4, #16]
 8003526:	444e      	add	r6, r9
 8003528:	6026      	str	r6, [r4, #0]
 800352a:	463e      	mov	r6, r7
 800352c:	6165      	str	r5, [r4, #20]
 800352e:	eba5 0509 	sub.w	r5, r5, r9
 8003532:	60a5      	str	r5, [r4, #8]
 8003534:	42be      	cmp	r6, r7
 8003536:	d900      	bls.n	800353a <__ssputs_r+0x86>
 8003538:	463e      	mov	r6, r7
 800353a:	4632      	mov	r2, r6
 800353c:	4641      	mov	r1, r8
 800353e:	6820      	ldr	r0, [r4, #0]
 8003540:	f000 fac6 	bl	8003ad0 <memmove>
 8003544:	68a3      	ldr	r3, [r4, #8]
 8003546:	2000      	movs	r0, #0
 8003548:	1b9b      	subs	r3, r3, r6
 800354a:	60a3      	str	r3, [r4, #8]
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	4433      	add	r3, r6
 8003550:	6023      	str	r3, [r4, #0]
 8003552:	e7db      	b.n	800350c <__ssputs_r+0x58>
 8003554:	462a      	mov	r2, r5
 8003556:	f000 fbb1 	bl	8003cbc <_realloc_r>
 800355a:	4606      	mov	r6, r0
 800355c:	2800      	cmp	r0, #0
 800355e:	d1e1      	bne.n	8003524 <__ssputs_r+0x70>
 8003560:	4650      	mov	r0, sl
 8003562:	6921      	ldr	r1, [r4, #16]
 8003564:	f000 face 	bl	8003b04 <_free_r>
 8003568:	e7c7      	b.n	80034fa <__ssputs_r+0x46>
	...

0800356c <_svfiprintf_r>:
 800356c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003570:	4698      	mov	r8, r3
 8003572:	898b      	ldrh	r3, [r1, #12]
 8003574:	4607      	mov	r7, r0
 8003576:	061b      	lsls	r3, r3, #24
 8003578:	460d      	mov	r5, r1
 800357a:	4614      	mov	r4, r2
 800357c:	b09d      	sub	sp, #116	; 0x74
 800357e:	d50e      	bpl.n	800359e <_svfiprintf_r+0x32>
 8003580:	690b      	ldr	r3, [r1, #16]
 8003582:	b963      	cbnz	r3, 800359e <_svfiprintf_r+0x32>
 8003584:	2140      	movs	r1, #64	; 0x40
 8003586:	f000 fb25 	bl	8003bd4 <_malloc_r>
 800358a:	6028      	str	r0, [r5, #0]
 800358c:	6128      	str	r0, [r5, #16]
 800358e:	b920      	cbnz	r0, 800359a <_svfiprintf_r+0x2e>
 8003590:	230c      	movs	r3, #12
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	f04f 30ff 	mov.w	r0, #4294967295
 8003598:	e0d1      	b.n	800373e <_svfiprintf_r+0x1d2>
 800359a:	2340      	movs	r3, #64	; 0x40
 800359c:	616b      	str	r3, [r5, #20]
 800359e:	2300      	movs	r3, #0
 80035a0:	9309      	str	r3, [sp, #36]	; 0x24
 80035a2:	2320      	movs	r3, #32
 80035a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80035a8:	2330      	movs	r3, #48	; 0x30
 80035aa:	f04f 0901 	mov.w	r9, #1
 80035ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80035b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003758 <_svfiprintf_r+0x1ec>
 80035b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80035ba:	4623      	mov	r3, r4
 80035bc:	469a      	mov	sl, r3
 80035be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035c2:	b10a      	cbz	r2, 80035c8 <_svfiprintf_r+0x5c>
 80035c4:	2a25      	cmp	r2, #37	; 0x25
 80035c6:	d1f9      	bne.n	80035bc <_svfiprintf_r+0x50>
 80035c8:	ebba 0b04 	subs.w	fp, sl, r4
 80035cc:	d00b      	beq.n	80035e6 <_svfiprintf_r+0x7a>
 80035ce:	465b      	mov	r3, fp
 80035d0:	4622      	mov	r2, r4
 80035d2:	4629      	mov	r1, r5
 80035d4:	4638      	mov	r0, r7
 80035d6:	f7ff ff6d 	bl	80034b4 <__ssputs_r>
 80035da:	3001      	adds	r0, #1
 80035dc:	f000 80aa 	beq.w	8003734 <_svfiprintf_r+0x1c8>
 80035e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035e2:	445a      	add	r2, fp
 80035e4:	9209      	str	r2, [sp, #36]	; 0x24
 80035e6:	f89a 3000 	ldrb.w	r3, [sl]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 80a2 	beq.w	8003734 <_svfiprintf_r+0x1c8>
 80035f0:	2300      	movs	r3, #0
 80035f2:	f04f 32ff 	mov.w	r2, #4294967295
 80035f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80035fa:	f10a 0a01 	add.w	sl, sl, #1
 80035fe:	9304      	str	r3, [sp, #16]
 8003600:	9307      	str	r3, [sp, #28]
 8003602:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003606:	931a      	str	r3, [sp, #104]	; 0x68
 8003608:	4654      	mov	r4, sl
 800360a:	2205      	movs	r2, #5
 800360c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003610:	4851      	ldr	r0, [pc, #324]	; (8003758 <_svfiprintf_r+0x1ec>)
 8003612:	f000 fa41 	bl	8003a98 <memchr>
 8003616:	9a04      	ldr	r2, [sp, #16]
 8003618:	b9d8      	cbnz	r0, 8003652 <_svfiprintf_r+0xe6>
 800361a:	06d0      	lsls	r0, r2, #27
 800361c:	bf44      	itt	mi
 800361e:	2320      	movmi	r3, #32
 8003620:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003624:	0711      	lsls	r1, r2, #28
 8003626:	bf44      	itt	mi
 8003628:	232b      	movmi	r3, #43	; 0x2b
 800362a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800362e:	f89a 3000 	ldrb.w	r3, [sl]
 8003632:	2b2a      	cmp	r3, #42	; 0x2a
 8003634:	d015      	beq.n	8003662 <_svfiprintf_r+0xf6>
 8003636:	4654      	mov	r4, sl
 8003638:	2000      	movs	r0, #0
 800363a:	f04f 0c0a 	mov.w	ip, #10
 800363e:	9a07      	ldr	r2, [sp, #28]
 8003640:	4621      	mov	r1, r4
 8003642:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003646:	3b30      	subs	r3, #48	; 0x30
 8003648:	2b09      	cmp	r3, #9
 800364a:	d94e      	bls.n	80036ea <_svfiprintf_r+0x17e>
 800364c:	b1b0      	cbz	r0, 800367c <_svfiprintf_r+0x110>
 800364e:	9207      	str	r2, [sp, #28]
 8003650:	e014      	b.n	800367c <_svfiprintf_r+0x110>
 8003652:	eba0 0308 	sub.w	r3, r0, r8
 8003656:	fa09 f303 	lsl.w	r3, r9, r3
 800365a:	4313      	orrs	r3, r2
 800365c:	46a2      	mov	sl, r4
 800365e:	9304      	str	r3, [sp, #16]
 8003660:	e7d2      	b.n	8003608 <_svfiprintf_r+0x9c>
 8003662:	9b03      	ldr	r3, [sp, #12]
 8003664:	1d19      	adds	r1, r3, #4
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	9103      	str	r1, [sp, #12]
 800366a:	2b00      	cmp	r3, #0
 800366c:	bfbb      	ittet	lt
 800366e:	425b      	neglt	r3, r3
 8003670:	f042 0202 	orrlt.w	r2, r2, #2
 8003674:	9307      	strge	r3, [sp, #28]
 8003676:	9307      	strlt	r3, [sp, #28]
 8003678:	bfb8      	it	lt
 800367a:	9204      	strlt	r2, [sp, #16]
 800367c:	7823      	ldrb	r3, [r4, #0]
 800367e:	2b2e      	cmp	r3, #46	; 0x2e
 8003680:	d10c      	bne.n	800369c <_svfiprintf_r+0x130>
 8003682:	7863      	ldrb	r3, [r4, #1]
 8003684:	2b2a      	cmp	r3, #42	; 0x2a
 8003686:	d135      	bne.n	80036f4 <_svfiprintf_r+0x188>
 8003688:	9b03      	ldr	r3, [sp, #12]
 800368a:	3402      	adds	r4, #2
 800368c:	1d1a      	adds	r2, r3, #4
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	9203      	str	r2, [sp, #12]
 8003692:	2b00      	cmp	r3, #0
 8003694:	bfb8      	it	lt
 8003696:	f04f 33ff 	movlt.w	r3, #4294967295
 800369a:	9305      	str	r3, [sp, #20]
 800369c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800375c <_svfiprintf_r+0x1f0>
 80036a0:	2203      	movs	r2, #3
 80036a2:	4650      	mov	r0, sl
 80036a4:	7821      	ldrb	r1, [r4, #0]
 80036a6:	f000 f9f7 	bl	8003a98 <memchr>
 80036aa:	b140      	cbz	r0, 80036be <_svfiprintf_r+0x152>
 80036ac:	2340      	movs	r3, #64	; 0x40
 80036ae:	eba0 000a 	sub.w	r0, r0, sl
 80036b2:	fa03 f000 	lsl.w	r0, r3, r0
 80036b6:	9b04      	ldr	r3, [sp, #16]
 80036b8:	3401      	adds	r4, #1
 80036ba:	4303      	orrs	r3, r0
 80036bc:	9304      	str	r3, [sp, #16]
 80036be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036c2:	2206      	movs	r2, #6
 80036c4:	4826      	ldr	r0, [pc, #152]	; (8003760 <_svfiprintf_r+0x1f4>)
 80036c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80036ca:	f000 f9e5 	bl	8003a98 <memchr>
 80036ce:	2800      	cmp	r0, #0
 80036d0:	d038      	beq.n	8003744 <_svfiprintf_r+0x1d8>
 80036d2:	4b24      	ldr	r3, [pc, #144]	; (8003764 <_svfiprintf_r+0x1f8>)
 80036d4:	bb1b      	cbnz	r3, 800371e <_svfiprintf_r+0x1b2>
 80036d6:	9b03      	ldr	r3, [sp, #12]
 80036d8:	3307      	adds	r3, #7
 80036da:	f023 0307 	bic.w	r3, r3, #7
 80036de:	3308      	adds	r3, #8
 80036e0:	9303      	str	r3, [sp, #12]
 80036e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e4:	4433      	add	r3, r6
 80036e6:	9309      	str	r3, [sp, #36]	; 0x24
 80036e8:	e767      	b.n	80035ba <_svfiprintf_r+0x4e>
 80036ea:	460c      	mov	r4, r1
 80036ec:	2001      	movs	r0, #1
 80036ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80036f2:	e7a5      	b.n	8003640 <_svfiprintf_r+0xd4>
 80036f4:	2300      	movs	r3, #0
 80036f6:	f04f 0c0a 	mov.w	ip, #10
 80036fa:	4619      	mov	r1, r3
 80036fc:	3401      	adds	r4, #1
 80036fe:	9305      	str	r3, [sp, #20]
 8003700:	4620      	mov	r0, r4
 8003702:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003706:	3a30      	subs	r2, #48	; 0x30
 8003708:	2a09      	cmp	r2, #9
 800370a:	d903      	bls.n	8003714 <_svfiprintf_r+0x1a8>
 800370c:	2b00      	cmp	r3, #0
 800370e:	d0c5      	beq.n	800369c <_svfiprintf_r+0x130>
 8003710:	9105      	str	r1, [sp, #20]
 8003712:	e7c3      	b.n	800369c <_svfiprintf_r+0x130>
 8003714:	4604      	mov	r4, r0
 8003716:	2301      	movs	r3, #1
 8003718:	fb0c 2101 	mla	r1, ip, r1, r2
 800371c:	e7f0      	b.n	8003700 <_svfiprintf_r+0x194>
 800371e:	ab03      	add	r3, sp, #12
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	462a      	mov	r2, r5
 8003724:	4638      	mov	r0, r7
 8003726:	4b10      	ldr	r3, [pc, #64]	; (8003768 <_svfiprintf_r+0x1fc>)
 8003728:	a904      	add	r1, sp, #16
 800372a:	f3af 8000 	nop.w
 800372e:	1c42      	adds	r2, r0, #1
 8003730:	4606      	mov	r6, r0
 8003732:	d1d6      	bne.n	80036e2 <_svfiprintf_r+0x176>
 8003734:	89ab      	ldrh	r3, [r5, #12]
 8003736:	065b      	lsls	r3, r3, #25
 8003738:	f53f af2c 	bmi.w	8003594 <_svfiprintf_r+0x28>
 800373c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800373e:	b01d      	add	sp, #116	; 0x74
 8003740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003744:	ab03      	add	r3, sp, #12
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	462a      	mov	r2, r5
 800374a:	4638      	mov	r0, r7
 800374c:	4b06      	ldr	r3, [pc, #24]	; (8003768 <_svfiprintf_r+0x1fc>)
 800374e:	a904      	add	r1, sp, #16
 8003750:	f000 f87c 	bl	800384c <_printf_i>
 8003754:	e7eb      	b.n	800372e <_svfiprintf_r+0x1c2>
 8003756:	bf00      	nop
 8003758:	08003df4 	.word	0x08003df4
 800375c:	08003dfa 	.word	0x08003dfa
 8003760:	08003dfe 	.word	0x08003dfe
 8003764:	00000000 	.word	0x00000000
 8003768:	080034b5 	.word	0x080034b5

0800376c <_printf_common>:
 800376c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003770:	4616      	mov	r6, r2
 8003772:	4699      	mov	r9, r3
 8003774:	688a      	ldr	r2, [r1, #8]
 8003776:	690b      	ldr	r3, [r1, #16]
 8003778:	4607      	mov	r7, r0
 800377a:	4293      	cmp	r3, r2
 800377c:	bfb8      	it	lt
 800377e:	4613      	movlt	r3, r2
 8003780:	6033      	str	r3, [r6, #0]
 8003782:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003786:	460c      	mov	r4, r1
 8003788:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800378c:	b10a      	cbz	r2, 8003792 <_printf_common+0x26>
 800378e:	3301      	adds	r3, #1
 8003790:	6033      	str	r3, [r6, #0]
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	0699      	lsls	r1, r3, #26
 8003796:	bf42      	ittt	mi
 8003798:	6833      	ldrmi	r3, [r6, #0]
 800379a:	3302      	addmi	r3, #2
 800379c:	6033      	strmi	r3, [r6, #0]
 800379e:	6825      	ldr	r5, [r4, #0]
 80037a0:	f015 0506 	ands.w	r5, r5, #6
 80037a4:	d106      	bne.n	80037b4 <_printf_common+0x48>
 80037a6:	f104 0a19 	add.w	sl, r4, #25
 80037aa:	68e3      	ldr	r3, [r4, #12]
 80037ac:	6832      	ldr	r2, [r6, #0]
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	42ab      	cmp	r3, r5
 80037b2:	dc28      	bgt.n	8003806 <_printf_common+0x9a>
 80037b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80037b8:	1e13      	subs	r3, r2, #0
 80037ba:	6822      	ldr	r2, [r4, #0]
 80037bc:	bf18      	it	ne
 80037be:	2301      	movne	r3, #1
 80037c0:	0692      	lsls	r2, r2, #26
 80037c2:	d42d      	bmi.n	8003820 <_printf_common+0xb4>
 80037c4:	4649      	mov	r1, r9
 80037c6:	4638      	mov	r0, r7
 80037c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037cc:	47c0      	blx	r8
 80037ce:	3001      	adds	r0, #1
 80037d0:	d020      	beq.n	8003814 <_printf_common+0xa8>
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	68e5      	ldr	r5, [r4, #12]
 80037d6:	f003 0306 	and.w	r3, r3, #6
 80037da:	2b04      	cmp	r3, #4
 80037dc:	bf18      	it	ne
 80037de:	2500      	movne	r5, #0
 80037e0:	6832      	ldr	r2, [r6, #0]
 80037e2:	f04f 0600 	mov.w	r6, #0
 80037e6:	68a3      	ldr	r3, [r4, #8]
 80037e8:	bf08      	it	eq
 80037ea:	1aad      	subeq	r5, r5, r2
 80037ec:	6922      	ldr	r2, [r4, #16]
 80037ee:	bf08      	it	eq
 80037f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037f4:	4293      	cmp	r3, r2
 80037f6:	bfc4      	itt	gt
 80037f8:	1a9b      	subgt	r3, r3, r2
 80037fa:	18ed      	addgt	r5, r5, r3
 80037fc:	341a      	adds	r4, #26
 80037fe:	42b5      	cmp	r5, r6
 8003800:	d11a      	bne.n	8003838 <_printf_common+0xcc>
 8003802:	2000      	movs	r0, #0
 8003804:	e008      	b.n	8003818 <_printf_common+0xac>
 8003806:	2301      	movs	r3, #1
 8003808:	4652      	mov	r2, sl
 800380a:	4649      	mov	r1, r9
 800380c:	4638      	mov	r0, r7
 800380e:	47c0      	blx	r8
 8003810:	3001      	adds	r0, #1
 8003812:	d103      	bne.n	800381c <_printf_common+0xb0>
 8003814:	f04f 30ff 	mov.w	r0, #4294967295
 8003818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800381c:	3501      	adds	r5, #1
 800381e:	e7c4      	b.n	80037aa <_printf_common+0x3e>
 8003820:	2030      	movs	r0, #48	; 0x30
 8003822:	18e1      	adds	r1, r4, r3
 8003824:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800382e:	4422      	add	r2, r4
 8003830:	3302      	adds	r3, #2
 8003832:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003836:	e7c5      	b.n	80037c4 <_printf_common+0x58>
 8003838:	2301      	movs	r3, #1
 800383a:	4622      	mov	r2, r4
 800383c:	4649      	mov	r1, r9
 800383e:	4638      	mov	r0, r7
 8003840:	47c0      	blx	r8
 8003842:	3001      	adds	r0, #1
 8003844:	d0e6      	beq.n	8003814 <_printf_common+0xa8>
 8003846:	3601      	adds	r6, #1
 8003848:	e7d9      	b.n	80037fe <_printf_common+0x92>
	...

0800384c <_printf_i>:
 800384c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003850:	7e0f      	ldrb	r7, [r1, #24]
 8003852:	4691      	mov	r9, r2
 8003854:	2f78      	cmp	r7, #120	; 0x78
 8003856:	4680      	mov	r8, r0
 8003858:	460c      	mov	r4, r1
 800385a:	469a      	mov	sl, r3
 800385c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800385e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003862:	d807      	bhi.n	8003874 <_printf_i+0x28>
 8003864:	2f62      	cmp	r7, #98	; 0x62
 8003866:	d80a      	bhi.n	800387e <_printf_i+0x32>
 8003868:	2f00      	cmp	r7, #0
 800386a:	f000 80d9 	beq.w	8003a20 <_printf_i+0x1d4>
 800386e:	2f58      	cmp	r7, #88	; 0x58
 8003870:	f000 80a4 	beq.w	80039bc <_printf_i+0x170>
 8003874:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003878:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800387c:	e03a      	b.n	80038f4 <_printf_i+0xa8>
 800387e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003882:	2b15      	cmp	r3, #21
 8003884:	d8f6      	bhi.n	8003874 <_printf_i+0x28>
 8003886:	a101      	add	r1, pc, #4	; (adr r1, 800388c <_printf_i+0x40>)
 8003888:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800388c:	080038e5 	.word	0x080038e5
 8003890:	080038f9 	.word	0x080038f9
 8003894:	08003875 	.word	0x08003875
 8003898:	08003875 	.word	0x08003875
 800389c:	08003875 	.word	0x08003875
 80038a0:	08003875 	.word	0x08003875
 80038a4:	080038f9 	.word	0x080038f9
 80038a8:	08003875 	.word	0x08003875
 80038ac:	08003875 	.word	0x08003875
 80038b0:	08003875 	.word	0x08003875
 80038b4:	08003875 	.word	0x08003875
 80038b8:	08003a07 	.word	0x08003a07
 80038bc:	08003929 	.word	0x08003929
 80038c0:	080039e9 	.word	0x080039e9
 80038c4:	08003875 	.word	0x08003875
 80038c8:	08003875 	.word	0x08003875
 80038cc:	08003a29 	.word	0x08003a29
 80038d0:	08003875 	.word	0x08003875
 80038d4:	08003929 	.word	0x08003929
 80038d8:	08003875 	.word	0x08003875
 80038dc:	08003875 	.word	0x08003875
 80038e0:	080039f1 	.word	0x080039f1
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	1d1a      	adds	r2, r3, #4
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	602a      	str	r2, [r5, #0]
 80038ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0a4      	b.n	8003a42 <_printf_i+0x1f6>
 80038f8:	6820      	ldr	r0, [r4, #0]
 80038fa:	6829      	ldr	r1, [r5, #0]
 80038fc:	0606      	lsls	r6, r0, #24
 80038fe:	f101 0304 	add.w	r3, r1, #4
 8003902:	d50a      	bpl.n	800391a <_printf_i+0xce>
 8003904:	680e      	ldr	r6, [r1, #0]
 8003906:	602b      	str	r3, [r5, #0]
 8003908:	2e00      	cmp	r6, #0
 800390a:	da03      	bge.n	8003914 <_printf_i+0xc8>
 800390c:	232d      	movs	r3, #45	; 0x2d
 800390e:	4276      	negs	r6, r6
 8003910:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003914:	230a      	movs	r3, #10
 8003916:	485e      	ldr	r0, [pc, #376]	; (8003a90 <_printf_i+0x244>)
 8003918:	e019      	b.n	800394e <_printf_i+0x102>
 800391a:	680e      	ldr	r6, [r1, #0]
 800391c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003920:	602b      	str	r3, [r5, #0]
 8003922:	bf18      	it	ne
 8003924:	b236      	sxthne	r6, r6
 8003926:	e7ef      	b.n	8003908 <_printf_i+0xbc>
 8003928:	682b      	ldr	r3, [r5, #0]
 800392a:	6820      	ldr	r0, [r4, #0]
 800392c:	1d19      	adds	r1, r3, #4
 800392e:	6029      	str	r1, [r5, #0]
 8003930:	0601      	lsls	r1, r0, #24
 8003932:	d501      	bpl.n	8003938 <_printf_i+0xec>
 8003934:	681e      	ldr	r6, [r3, #0]
 8003936:	e002      	b.n	800393e <_printf_i+0xf2>
 8003938:	0646      	lsls	r6, r0, #25
 800393a:	d5fb      	bpl.n	8003934 <_printf_i+0xe8>
 800393c:	881e      	ldrh	r6, [r3, #0]
 800393e:	2f6f      	cmp	r7, #111	; 0x6f
 8003940:	bf0c      	ite	eq
 8003942:	2308      	moveq	r3, #8
 8003944:	230a      	movne	r3, #10
 8003946:	4852      	ldr	r0, [pc, #328]	; (8003a90 <_printf_i+0x244>)
 8003948:	2100      	movs	r1, #0
 800394a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800394e:	6865      	ldr	r5, [r4, #4]
 8003950:	2d00      	cmp	r5, #0
 8003952:	bfa8      	it	ge
 8003954:	6821      	ldrge	r1, [r4, #0]
 8003956:	60a5      	str	r5, [r4, #8]
 8003958:	bfa4      	itt	ge
 800395a:	f021 0104 	bicge.w	r1, r1, #4
 800395e:	6021      	strge	r1, [r4, #0]
 8003960:	b90e      	cbnz	r6, 8003966 <_printf_i+0x11a>
 8003962:	2d00      	cmp	r5, #0
 8003964:	d04d      	beq.n	8003a02 <_printf_i+0x1b6>
 8003966:	4615      	mov	r5, r2
 8003968:	fbb6 f1f3 	udiv	r1, r6, r3
 800396c:	fb03 6711 	mls	r7, r3, r1, r6
 8003970:	5dc7      	ldrb	r7, [r0, r7]
 8003972:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003976:	4637      	mov	r7, r6
 8003978:	42bb      	cmp	r3, r7
 800397a:	460e      	mov	r6, r1
 800397c:	d9f4      	bls.n	8003968 <_printf_i+0x11c>
 800397e:	2b08      	cmp	r3, #8
 8003980:	d10b      	bne.n	800399a <_printf_i+0x14e>
 8003982:	6823      	ldr	r3, [r4, #0]
 8003984:	07de      	lsls	r6, r3, #31
 8003986:	d508      	bpl.n	800399a <_printf_i+0x14e>
 8003988:	6923      	ldr	r3, [r4, #16]
 800398a:	6861      	ldr	r1, [r4, #4]
 800398c:	4299      	cmp	r1, r3
 800398e:	bfde      	ittt	le
 8003990:	2330      	movle	r3, #48	; 0x30
 8003992:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003996:	f105 35ff 	addle.w	r5, r5, #4294967295
 800399a:	1b52      	subs	r2, r2, r5
 800399c:	6122      	str	r2, [r4, #16]
 800399e:	464b      	mov	r3, r9
 80039a0:	4621      	mov	r1, r4
 80039a2:	4640      	mov	r0, r8
 80039a4:	f8cd a000 	str.w	sl, [sp]
 80039a8:	aa03      	add	r2, sp, #12
 80039aa:	f7ff fedf 	bl	800376c <_printf_common>
 80039ae:	3001      	adds	r0, #1
 80039b0:	d14c      	bne.n	8003a4c <_printf_i+0x200>
 80039b2:	f04f 30ff 	mov.w	r0, #4294967295
 80039b6:	b004      	add	sp, #16
 80039b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039bc:	4834      	ldr	r0, [pc, #208]	; (8003a90 <_printf_i+0x244>)
 80039be:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80039c2:	6829      	ldr	r1, [r5, #0]
 80039c4:	6823      	ldr	r3, [r4, #0]
 80039c6:	f851 6b04 	ldr.w	r6, [r1], #4
 80039ca:	6029      	str	r1, [r5, #0]
 80039cc:	061d      	lsls	r5, r3, #24
 80039ce:	d514      	bpl.n	80039fa <_printf_i+0x1ae>
 80039d0:	07df      	lsls	r7, r3, #31
 80039d2:	bf44      	itt	mi
 80039d4:	f043 0320 	orrmi.w	r3, r3, #32
 80039d8:	6023      	strmi	r3, [r4, #0]
 80039da:	b91e      	cbnz	r6, 80039e4 <_printf_i+0x198>
 80039dc:	6823      	ldr	r3, [r4, #0]
 80039de:	f023 0320 	bic.w	r3, r3, #32
 80039e2:	6023      	str	r3, [r4, #0]
 80039e4:	2310      	movs	r3, #16
 80039e6:	e7af      	b.n	8003948 <_printf_i+0xfc>
 80039e8:	6823      	ldr	r3, [r4, #0]
 80039ea:	f043 0320 	orr.w	r3, r3, #32
 80039ee:	6023      	str	r3, [r4, #0]
 80039f0:	2378      	movs	r3, #120	; 0x78
 80039f2:	4828      	ldr	r0, [pc, #160]	; (8003a94 <_printf_i+0x248>)
 80039f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80039f8:	e7e3      	b.n	80039c2 <_printf_i+0x176>
 80039fa:	0659      	lsls	r1, r3, #25
 80039fc:	bf48      	it	mi
 80039fe:	b2b6      	uxthmi	r6, r6
 8003a00:	e7e6      	b.n	80039d0 <_printf_i+0x184>
 8003a02:	4615      	mov	r5, r2
 8003a04:	e7bb      	b.n	800397e <_printf_i+0x132>
 8003a06:	682b      	ldr	r3, [r5, #0]
 8003a08:	6826      	ldr	r6, [r4, #0]
 8003a0a:	1d18      	adds	r0, r3, #4
 8003a0c:	6961      	ldr	r1, [r4, #20]
 8003a0e:	6028      	str	r0, [r5, #0]
 8003a10:	0635      	lsls	r5, r6, #24
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	d501      	bpl.n	8003a1a <_printf_i+0x1ce>
 8003a16:	6019      	str	r1, [r3, #0]
 8003a18:	e002      	b.n	8003a20 <_printf_i+0x1d4>
 8003a1a:	0670      	lsls	r0, r6, #25
 8003a1c:	d5fb      	bpl.n	8003a16 <_printf_i+0x1ca>
 8003a1e:	8019      	strh	r1, [r3, #0]
 8003a20:	2300      	movs	r3, #0
 8003a22:	4615      	mov	r5, r2
 8003a24:	6123      	str	r3, [r4, #16]
 8003a26:	e7ba      	b.n	800399e <_printf_i+0x152>
 8003a28:	682b      	ldr	r3, [r5, #0]
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	1d1a      	adds	r2, r3, #4
 8003a2e:	602a      	str	r2, [r5, #0]
 8003a30:	681d      	ldr	r5, [r3, #0]
 8003a32:	6862      	ldr	r2, [r4, #4]
 8003a34:	4628      	mov	r0, r5
 8003a36:	f000 f82f 	bl	8003a98 <memchr>
 8003a3a:	b108      	cbz	r0, 8003a40 <_printf_i+0x1f4>
 8003a3c:	1b40      	subs	r0, r0, r5
 8003a3e:	6060      	str	r0, [r4, #4]
 8003a40:	6863      	ldr	r3, [r4, #4]
 8003a42:	6123      	str	r3, [r4, #16]
 8003a44:	2300      	movs	r3, #0
 8003a46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a4a:	e7a8      	b.n	800399e <_printf_i+0x152>
 8003a4c:	462a      	mov	r2, r5
 8003a4e:	4649      	mov	r1, r9
 8003a50:	4640      	mov	r0, r8
 8003a52:	6923      	ldr	r3, [r4, #16]
 8003a54:	47d0      	blx	sl
 8003a56:	3001      	adds	r0, #1
 8003a58:	d0ab      	beq.n	80039b2 <_printf_i+0x166>
 8003a5a:	6823      	ldr	r3, [r4, #0]
 8003a5c:	079b      	lsls	r3, r3, #30
 8003a5e:	d413      	bmi.n	8003a88 <_printf_i+0x23c>
 8003a60:	68e0      	ldr	r0, [r4, #12]
 8003a62:	9b03      	ldr	r3, [sp, #12]
 8003a64:	4298      	cmp	r0, r3
 8003a66:	bfb8      	it	lt
 8003a68:	4618      	movlt	r0, r3
 8003a6a:	e7a4      	b.n	80039b6 <_printf_i+0x16a>
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	4632      	mov	r2, r6
 8003a70:	4649      	mov	r1, r9
 8003a72:	4640      	mov	r0, r8
 8003a74:	47d0      	blx	sl
 8003a76:	3001      	adds	r0, #1
 8003a78:	d09b      	beq.n	80039b2 <_printf_i+0x166>
 8003a7a:	3501      	adds	r5, #1
 8003a7c:	68e3      	ldr	r3, [r4, #12]
 8003a7e:	9903      	ldr	r1, [sp, #12]
 8003a80:	1a5b      	subs	r3, r3, r1
 8003a82:	42ab      	cmp	r3, r5
 8003a84:	dcf2      	bgt.n	8003a6c <_printf_i+0x220>
 8003a86:	e7eb      	b.n	8003a60 <_printf_i+0x214>
 8003a88:	2500      	movs	r5, #0
 8003a8a:	f104 0619 	add.w	r6, r4, #25
 8003a8e:	e7f5      	b.n	8003a7c <_printf_i+0x230>
 8003a90:	08003e05 	.word	0x08003e05
 8003a94:	08003e16 	.word	0x08003e16

08003a98 <memchr>:
 8003a98:	4603      	mov	r3, r0
 8003a9a:	b510      	push	{r4, lr}
 8003a9c:	b2c9      	uxtb	r1, r1
 8003a9e:	4402      	add	r2, r0
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	d101      	bne.n	8003aaa <memchr+0x12>
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	e003      	b.n	8003ab2 <memchr+0x1a>
 8003aaa:	7804      	ldrb	r4, [r0, #0]
 8003aac:	3301      	adds	r3, #1
 8003aae:	428c      	cmp	r4, r1
 8003ab0:	d1f6      	bne.n	8003aa0 <memchr+0x8>
 8003ab2:	bd10      	pop	{r4, pc}

08003ab4 <memcpy>:
 8003ab4:	440a      	add	r2, r1
 8003ab6:	4291      	cmp	r1, r2
 8003ab8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003abc:	d100      	bne.n	8003ac0 <memcpy+0xc>
 8003abe:	4770      	bx	lr
 8003ac0:	b510      	push	{r4, lr}
 8003ac2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ac6:	4291      	cmp	r1, r2
 8003ac8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003acc:	d1f9      	bne.n	8003ac2 <memcpy+0xe>
 8003ace:	bd10      	pop	{r4, pc}

08003ad0 <memmove>:
 8003ad0:	4288      	cmp	r0, r1
 8003ad2:	b510      	push	{r4, lr}
 8003ad4:	eb01 0402 	add.w	r4, r1, r2
 8003ad8:	d902      	bls.n	8003ae0 <memmove+0x10>
 8003ada:	4284      	cmp	r4, r0
 8003adc:	4623      	mov	r3, r4
 8003ade:	d807      	bhi.n	8003af0 <memmove+0x20>
 8003ae0:	1e43      	subs	r3, r0, #1
 8003ae2:	42a1      	cmp	r1, r4
 8003ae4:	d008      	beq.n	8003af8 <memmove+0x28>
 8003ae6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003aea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003aee:	e7f8      	b.n	8003ae2 <memmove+0x12>
 8003af0:	4601      	mov	r1, r0
 8003af2:	4402      	add	r2, r0
 8003af4:	428a      	cmp	r2, r1
 8003af6:	d100      	bne.n	8003afa <memmove+0x2a>
 8003af8:	bd10      	pop	{r4, pc}
 8003afa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003afe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b02:	e7f7      	b.n	8003af4 <memmove+0x24>

08003b04 <_free_r>:
 8003b04:	b538      	push	{r3, r4, r5, lr}
 8003b06:	4605      	mov	r5, r0
 8003b08:	2900      	cmp	r1, #0
 8003b0a:	d040      	beq.n	8003b8e <_free_r+0x8a>
 8003b0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b10:	1f0c      	subs	r4, r1, #4
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	bfb8      	it	lt
 8003b16:	18e4      	addlt	r4, r4, r3
 8003b18:	f000 f910 	bl	8003d3c <__malloc_lock>
 8003b1c:	4a1c      	ldr	r2, [pc, #112]	; (8003b90 <_free_r+0x8c>)
 8003b1e:	6813      	ldr	r3, [r2, #0]
 8003b20:	b933      	cbnz	r3, 8003b30 <_free_r+0x2c>
 8003b22:	6063      	str	r3, [r4, #4]
 8003b24:	6014      	str	r4, [r2, #0]
 8003b26:	4628      	mov	r0, r5
 8003b28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b2c:	f000 b90c 	b.w	8003d48 <__malloc_unlock>
 8003b30:	42a3      	cmp	r3, r4
 8003b32:	d908      	bls.n	8003b46 <_free_r+0x42>
 8003b34:	6820      	ldr	r0, [r4, #0]
 8003b36:	1821      	adds	r1, r4, r0
 8003b38:	428b      	cmp	r3, r1
 8003b3a:	bf01      	itttt	eq
 8003b3c:	6819      	ldreq	r1, [r3, #0]
 8003b3e:	685b      	ldreq	r3, [r3, #4]
 8003b40:	1809      	addeq	r1, r1, r0
 8003b42:	6021      	streq	r1, [r4, #0]
 8003b44:	e7ed      	b.n	8003b22 <_free_r+0x1e>
 8003b46:	461a      	mov	r2, r3
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	b10b      	cbz	r3, 8003b50 <_free_r+0x4c>
 8003b4c:	42a3      	cmp	r3, r4
 8003b4e:	d9fa      	bls.n	8003b46 <_free_r+0x42>
 8003b50:	6811      	ldr	r1, [r2, #0]
 8003b52:	1850      	adds	r0, r2, r1
 8003b54:	42a0      	cmp	r0, r4
 8003b56:	d10b      	bne.n	8003b70 <_free_r+0x6c>
 8003b58:	6820      	ldr	r0, [r4, #0]
 8003b5a:	4401      	add	r1, r0
 8003b5c:	1850      	adds	r0, r2, r1
 8003b5e:	4283      	cmp	r3, r0
 8003b60:	6011      	str	r1, [r2, #0]
 8003b62:	d1e0      	bne.n	8003b26 <_free_r+0x22>
 8003b64:	6818      	ldr	r0, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	4401      	add	r1, r0
 8003b6a:	6011      	str	r1, [r2, #0]
 8003b6c:	6053      	str	r3, [r2, #4]
 8003b6e:	e7da      	b.n	8003b26 <_free_r+0x22>
 8003b70:	d902      	bls.n	8003b78 <_free_r+0x74>
 8003b72:	230c      	movs	r3, #12
 8003b74:	602b      	str	r3, [r5, #0]
 8003b76:	e7d6      	b.n	8003b26 <_free_r+0x22>
 8003b78:	6820      	ldr	r0, [r4, #0]
 8003b7a:	1821      	adds	r1, r4, r0
 8003b7c:	428b      	cmp	r3, r1
 8003b7e:	bf01      	itttt	eq
 8003b80:	6819      	ldreq	r1, [r3, #0]
 8003b82:	685b      	ldreq	r3, [r3, #4]
 8003b84:	1809      	addeq	r1, r1, r0
 8003b86:	6021      	streq	r1, [r4, #0]
 8003b88:	6063      	str	r3, [r4, #4]
 8003b8a:	6054      	str	r4, [r2, #4]
 8003b8c:	e7cb      	b.n	8003b26 <_free_r+0x22>
 8003b8e:	bd38      	pop	{r3, r4, r5, pc}
 8003b90:	2000016c 	.word	0x2000016c

08003b94 <sbrk_aligned>:
 8003b94:	b570      	push	{r4, r5, r6, lr}
 8003b96:	4e0e      	ldr	r6, [pc, #56]	; (8003bd0 <sbrk_aligned+0x3c>)
 8003b98:	460c      	mov	r4, r1
 8003b9a:	6831      	ldr	r1, [r6, #0]
 8003b9c:	4605      	mov	r5, r0
 8003b9e:	b911      	cbnz	r1, 8003ba6 <sbrk_aligned+0x12>
 8003ba0:	f000 f8bc 	bl	8003d1c <_sbrk_r>
 8003ba4:	6030      	str	r0, [r6, #0]
 8003ba6:	4621      	mov	r1, r4
 8003ba8:	4628      	mov	r0, r5
 8003baa:	f000 f8b7 	bl	8003d1c <_sbrk_r>
 8003bae:	1c43      	adds	r3, r0, #1
 8003bb0:	d00a      	beq.n	8003bc8 <sbrk_aligned+0x34>
 8003bb2:	1cc4      	adds	r4, r0, #3
 8003bb4:	f024 0403 	bic.w	r4, r4, #3
 8003bb8:	42a0      	cmp	r0, r4
 8003bba:	d007      	beq.n	8003bcc <sbrk_aligned+0x38>
 8003bbc:	1a21      	subs	r1, r4, r0
 8003bbe:	4628      	mov	r0, r5
 8003bc0:	f000 f8ac 	bl	8003d1c <_sbrk_r>
 8003bc4:	3001      	adds	r0, #1
 8003bc6:	d101      	bne.n	8003bcc <sbrk_aligned+0x38>
 8003bc8:	f04f 34ff 	mov.w	r4, #4294967295
 8003bcc:	4620      	mov	r0, r4
 8003bce:	bd70      	pop	{r4, r5, r6, pc}
 8003bd0:	20000170 	.word	0x20000170

08003bd4 <_malloc_r>:
 8003bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bd8:	1ccd      	adds	r5, r1, #3
 8003bda:	f025 0503 	bic.w	r5, r5, #3
 8003bde:	3508      	adds	r5, #8
 8003be0:	2d0c      	cmp	r5, #12
 8003be2:	bf38      	it	cc
 8003be4:	250c      	movcc	r5, #12
 8003be6:	2d00      	cmp	r5, #0
 8003be8:	4607      	mov	r7, r0
 8003bea:	db01      	blt.n	8003bf0 <_malloc_r+0x1c>
 8003bec:	42a9      	cmp	r1, r5
 8003bee:	d905      	bls.n	8003bfc <_malloc_r+0x28>
 8003bf0:	230c      	movs	r3, #12
 8003bf2:	2600      	movs	r6, #0
 8003bf4:	603b      	str	r3, [r7, #0]
 8003bf6:	4630      	mov	r0, r6
 8003bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bfc:	4e2e      	ldr	r6, [pc, #184]	; (8003cb8 <_malloc_r+0xe4>)
 8003bfe:	f000 f89d 	bl	8003d3c <__malloc_lock>
 8003c02:	6833      	ldr	r3, [r6, #0]
 8003c04:	461c      	mov	r4, r3
 8003c06:	bb34      	cbnz	r4, 8003c56 <_malloc_r+0x82>
 8003c08:	4629      	mov	r1, r5
 8003c0a:	4638      	mov	r0, r7
 8003c0c:	f7ff ffc2 	bl	8003b94 <sbrk_aligned>
 8003c10:	1c43      	adds	r3, r0, #1
 8003c12:	4604      	mov	r4, r0
 8003c14:	d14d      	bne.n	8003cb2 <_malloc_r+0xde>
 8003c16:	6834      	ldr	r4, [r6, #0]
 8003c18:	4626      	mov	r6, r4
 8003c1a:	2e00      	cmp	r6, #0
 8003c1c:	d140      	bne.n	8003ca0 <_malloc_r+0xcc>
 8003c1e:	6823      	ldr	r3, [r4, #0]
 8003c20:	4631      	mov	r1, r6
 8003c22:	4638      	mov	r0, r7
 8003c24:	eb04 0803 	add.w	r8, r4, r3
 8003c28:	f000 f878 	bl	8003d1c <_sbrk_r>
 8003c2c:	4580      	cmp	r8, r0
 8003c2e:	d13a      	bne.n	8003ca6 <_malloc_r+0xd2>
 8003c30:	6821      	ldr	r1, [r4, #0]
 8003c32:	3503      	adds	r5, #3
 8003c34:	1a6d      	subs	r5, r5, r1
 8003c36:	f025 0503 	bic.w	r5, r5, #3
 8003c3a:	3508      	adds	r5, #8
 8003c3c:	2d0c      	cmp	r5, #12
 8003c3e:	bf38      	it	cc
 8003c40:	250c      	movcc	r5, #12
 8003c42:	4638      	mov	r0, r7
 8003c44:	4629      	mov	r1, r5
 8003c46:	f7ff ffa5 	bl	8003b94 <sbrk_aligned>
 8003c4a:	3001      	adds	r0, #1
 8003c4c:	d02b      	beq.n	8003ca6 <_malloc_r+0xd2>
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	442b      	add	r3, r5
 8003c52:	6023      	str	r3, [r4, #0]
 8003c54:	e00e      	b.n	8003c74 <_malloc_r+0xa0>
 8003c56:	6822      	ldr	r2, [r4, #0]
 8003c58:	1b52      	subs	r2, r2, r5
 8003c5a:	d41e      	bmi.n	8003c9a <_malloc_r+0xc6>
 8003c5c:	2a0b      	cmp	r2, #11
 8003c5e:	d916      	bls.n	8003c8e <_malloc_r+0xba>
 8003c60:	1961      	adds	r1, r4, r5
 8003c62:	42a3      	cmp	r3, r4
 8003c64:	6025      	str	r5, [r4, #0]
 8003c66:	bf18      	it	ne
 8003c68:	6059      	strne	r1, [r3, #4]
 8003c6a:	6863      	ldr	r3, [r4, #4]
 8003c6c:	bf08      	it	eq
 8003c6e:	6031      	streq	r1, [r6, #0]
 8003c70:	5162      	str	r2, [r4, r5]
 8003c72:	604b      	str	r3, [r1, #4]
 8003c74:	4638      	mov	r0, r7
 8003c76:	f104 060b 	add.w	r6, r4, #11
 8003c7a:	f000 f865 	bl	8003d48 <__malloc_unlock>
 8003c7e:	f026 0607 	bic.w	r6, r6, #7
 8003c82:	1d23      	adds	r3, r4, #4
 8003c84:	1af2      	subs	r2, r6, r3
 8003c86:	d0b6      	beq.n	8003bf6 <_malloc_r+0x22>
 8003c88:	1b9b      	subs	r3, r3, r6
 8003c8a:	50a3      	str	r3, [r4, r2]
 8003c8c:	e7b3      	b.n	8003bf6 <_malloc_r+0x22>
 8003c8e:	6862      	ldr	r2, [r4, #4]
 8003c90:	42a3      	cmp	r3, r4
 8003c92:	bf0c      	ite	eq
 8003c94:	6032      	streq	r2, [r6, #0]
 8003c96:	605a      	strne	r2, [r3, #4]
 8003c98:	e7ec      	b.n	8003c74 <_malloc_r+0xa0>
 8003c9a:	4623      	mov	r3, r4
 8003c9c:	6864      	ldr	r4, [r4, #4]
 8003c9e:	e7b2      	b.n	8003c06 <_malloc_r+0x32>
 8003ca0:	4634      	mov	r4, r6
 8003ca2:	6876      	ldr	r6, [r6, #4]
 8003ca4:	e7b9      	b.n	8003c1a <_malloc_r+0x46>
 8003ca6:	230c      	movs	r3, #12
 8003ca8:	4638      	mov	r0, r7
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	f000 f84c 	bl	8003d48 <__malloc_unlock>
 8003cb0:	e7a1      	b.n	8003bf6 <_malloc_r+0x22>
 8003cb2:	6025      	str	r5, [r4, #0]
 8003cb4:	e7de      	b.n	8003c74 <_malloc_r+0xa0>
 8003cb6:	bf00      	nop
 8003cb8:	2000016c 	.word	0x2000016c

08003cbc <_realloc_r>:
 8003cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cc0:	4680      	mov	r8, r0
 8003cc2:	4614      	mov	r4, r2
 8003cc4:	460e      	mov	r6, r1
 8003cc6:	b921      	cbnz	r1, 8003cd2 <_realloc_r+0x16>
 8003cc8:	4611      	mov	r1, r2
 8003cca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cce:	f7ff bf81 	b.w	8003bd4 <_malloc_r>
 8003cd2:	b92a      	cbnz	r2, 8003ce0 <_realloc_r+0x24>
 8003cd4:	f7ff ff16 	bl	8003b04 <_free_r>
 8003cd8:	4625      	mov	r5, r4
 8003cda:	4628      	mov	r0, r5
 8003cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ce0:	f000 f838 	bl	8003d54 <_malloc_usable_size_r>
 8003ce4:	4284      	cmp	r4, r0
 8003ce6:	4607      	mov	r7, r0
 8003ce8:	d802      	bhi.n	8003cf0 <_realloc_r+0x34>
 8003cea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003cee:	d812      	bhi.n	8003d16 <_realloc_r+0x5a>
 8003cf0:	4621      	mov	r1, r4
 8003cf2:	4640      	mov	r0, r8
 8003cf4:	f7ff ff6e 	bl	8003bd4 <_malloc_r>
 8003cf8:	4605      	mov	r5, r0
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	d0ed      	beq.n	8003cda <_realloc_r+0x1e>
 8003cfe:	42bc      	cmp	r4, r7
 8003d00:	4622      	mov	r2, r4
 8003d02:	4631      	mov	r1, r6
 8003d04:	bf28      	it	cs
 8003d06:	463a      	movcs	r2, r7
 8003d08:	f7ff fed4 	bl	8003ab4 <memcpy>
 8003d0c:	4631      	mov	r1, r6
 8003d0e:	4640      	mov	r0, r8
 8003d10:	f7ff fef8 	bl	8003b04 <_free_r>
 8003d14:	e7e1      	b.n	8003cda <_realloc_r+0x1e>
 8003d16:	4635      	mov	r5, r6
 8003d18:	e7df      	b.n	8003cda <_realloc_r+0x1e>
	...

08003d1c <_sbrk_r>:
 8003d1c:	b538      	push	{r3, r4, r5, lr}
 8003d1e:	2300      	movs	r3, #0
 8003d20:	4d05      	ldr	r5, [pc, #20]	; (8003d38 <_sbrk_r+0x1c>)
 8003d22:	4604      	mov	r4, r0
 8003d24:	4608      	mov	r0, r1
 8003d26:	602b      	str	r3, [r5, #0]
 8003d28:	f7fc fc46 	bl	80005b8 <_sbrk>
 8003d2c:	1c43      	adds	r3, r0, #1
 8003d2e:	d102      	bne.n	8003d36 <_sbrk_r+0x1a>
 8003d30:	682b      	ldr	r3, [r5, #0]
 8003d32:	b103      	cbz	r3, 8003d36 <_sbrk_r+0x1a>
 8003d34:	6023      	str	r3, [r4, #0]
 8003d36:	bd38      	pop	{r3, r4, r5, pc}
 8003d38:	20000174 	.word	0x20000174

08003d3c <__malloc_lock>:
 8003d3c:	4801      	ldr	r0, [pc, #4]	; (8003d44 <__malloc_lock+0x8>)
 8003d3e:	f000 b811 	b.w	8003d64 <__retarget_lock_acquire_recursive>
 8003d42:	bf00      	nop
 8003d44:	20000178 	.word	0x20000178

08003d48 <__malloc_unlock>:
 8003d48:	4801      	ldr	r0, [pc, #4]	; (8003d50 <__malloc_unlock+0x8>)
 8003d4a:	f000 b80c 	b.w	8003d66 <__retarget_lock_release_recursive>
 8003d4e:	bf00      	nop
 8003d50:	20000178 	.word	0x20000178

08003d54 <_malloc_usable_size_r>:
 8003d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d58:	1f18      	subs	r0, r3, #4
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	bfbc      	itt	lt
 8003d5e:	580b      	ldrlt	r3, [r1, r0]
 8003d60:	18c0      	addlt	r0, r0, r3
 8003d62:	4770      	bx	lr

08003d64 <__retarget_lock_acquire_recursive>:
 8003d64:	4770      	bx	lr

08003d66 <__retarget_lock_release_recursive>:
 8003d66:	4770      	bx	lr

08003d68 <_init>:
 8003d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d6a:	bf00      	nop
 8003d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d6e:	bc08      	pop	{r3}
 8003d70:	469e      	mov	lr, r3
 8003d72:	4770      	bx	lr

08003d74 <_fini>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	bf00      	nop
 8003d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7a:	bc08      	pop	{r3}
 8003d7c:	469e      	mov	lr, r3
 8003d7e:	4770      	bx	lr
