

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_281_22'
================================================================
* Date:           Sat May 11 11:31:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.404 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      124|      124|  0.992 us|  0.992 us|  124|  124|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_281_22  |      122|      122|        13|          8|          1|    14|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1273_74_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln1273_74"   --->   Operation 18 'read' 'sext_ln1273_74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1273_72_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln1273_72"   --->   Operation 19 'read' 'sext_ln1273_72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273_74_cast = sext i24 %sext_ln1273_74_read"   --->   Operation 20 'sext' 'sext_ln1273_74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1273_72_cast = sext i24 %sext_ln1273_72_read"   --->   Operation 21 'sext' 'sext_ln1273_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 236, i13 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body855.0.split"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [receiver.cpp:287]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_4, i32 5, i32 12"   --->   Operation 26 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i8 %lshr_ln"   --->   Operation 27 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273"   --->   Operation 28 'getelementptr' 'matched_I_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr"   --->   Operation 29 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273"   --->   Operation 30 'getelementptr' 'matched_Q_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr"   --->   Operation 31 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln1273 = add i8 %lshr_ln, i8 1"   --->   Operation 32 'add' 'add_ln1273' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i8 %add_ln1273"   --->   Operation 33 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_2"   --->   Operation 34 'getelementptr' 'matched_I_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1"   --->   Operation 35 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_2"   --->   Operation 36 'getelementptr' 'matched_Q_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1"   --->   Operation 37 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr"   --->   Operation 38 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %matched_I_12_load"   --->   Operation 39 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr"   --->   Operation 40 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i18 %matched_Q_12_load"   --->   Operation 41 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 42 'mul' 'mul_ln813' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 43 'mul' 'mul_ln1347' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1"   --->   Operation 44 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i18 %matched_I_12_load_1"   --->   Operation 45 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1"   --->   Operation 46 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i18 %matched_Q_12_load_1"   --->   Operation 47 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 48 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 49 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln1273_1 = add i8 %lshr_ln, i8 2"   --->   Operation 50 'add' 'add_ln1273_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i8 %add_ln1273_1"   --->   Operation 51 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_4"   --->   Operation 52 'getelementptr' 'matched_I_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2"   --->   Operation 53 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_4"   --->   Operation 54 'getelementptr' 'matched_Q_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2"   --->   Operation 55 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln1273_2 = add i8 %lshr_ln, i8 3"   --->   Operation 56 'add' 'add_ln1273_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i8 %add_ln1273_2"   --->   Operation 57 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_6"   --->   Operation 58 'getelementptr' 'matched_I_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3"   --->   Operation 59 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_6"   --->   Operation 60 'getelementptr' 'matched_Q_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3"   --->   Operation 61 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 62 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 62 'mul' 'mul_ln813' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1348 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_8"   --->   Operation 63 'mul' 'mul_ln1348' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln813_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273"   --->   Operation 64 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 65 'mul' 'mul_ln1347' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 66 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1348_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_10"   --->   Operation 67 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln813_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_9"   --->   Operation 68 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 69 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2"   --->   Operation 70 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i18 %matched_I_12_load_2"   --->   Operation 71 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2"   --->   Operation 72 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i18 %matched_Q_12_load_2"   --->   Operation 73 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 74 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 75 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3"   --->   Operation 76 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i18 %matched_I_12_load_3"   --->   Operation 77 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3"   --->   Operation 78 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i18 %matched_Q_12_load_3"   --->   Operation 79 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 80 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 81 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln1273_3 = add i8 %lshr_ln, i8 4"   --->   Operation 82 'add' 'add_ln1273_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i8 %add_ln1273_3"   --->   Operation 83 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_8"   --->   Operation 84 'getelementptr' 'matched_I_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4"   --->   Operation 85 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_8"   --->   Operation 86 'getelementptr' 'matched_Q_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4"   --->   Operation 87 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln1273_4 = add i8 %lshr_ln, i8 5"   --->   Operation 88 'add' 'add_ln1273_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i8 %add_ln1273_4"   --->   Operation 89 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_10"   --->   Operation 90 'getelementptr' 'matched_I_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5"   --->   Operation 91 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_10"   --->   Operation 92 'getelementptr' 'matched_Q_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5"   --->   Operation 93 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 94 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 94 'mul' 'mul_ln813' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1348 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_8"   --->   Operation 95 'mul' 'mul_ln1348' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln813_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273"   --->   Operation 96 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 97 'mul' 'mul_ln1347' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 98 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1348_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_10"   --->   Operation 99 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln813_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_9"   --->   Operation 100 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 101 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 102 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1348_2 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_12"   --->   Operation 103 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln813_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_11"   --->   Operation 104 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 105 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 106 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1348_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_14"   --->   Operation 107 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [3/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln813_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_13"   --->   Operation 108 'mul' 'mul_ln813_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 109 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4"   --->   Operation 110 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i18 %matched_I_12_load_4"   --->   Operation 111 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4"   --->   Operation 112 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i18 %matched_Q_12_load_4"   --->   Operation 113 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 114 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 115 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5"   --->   Operation 116 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i18 %matched_I_12_load_5"   --->   Operation 117 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5"   --->   Operation 118 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i18 %matched_Q_12_load_5"   --->   Operation 119 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 120 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 121 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln1273_5 = add i8 %lshr_ln, i8 6"   --->   Operation 122 'add' 'add_ln1273_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i8 %add_ln1273_5"   --->   Operation 123 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_12"   --->   Operation 124 'getelementptr' 'matched_I_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6"   --->   Operation 125 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_12"   --->   Operation 126 'getelementptr' 'matched_Q_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6"   --->   Operation 127 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln1273_6 = add i8 %lshr_ln, i8 7"   --->   Operation 128 'add' 'add_ln1273_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i8 %add_ln1273_6"   --->   Operation 129 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_14"   --->   Operation 130 'getelementptr' 'matched_I_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7"   --->   Operation 131 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_14"   --->   Operation 132 'getelementptr' 'matched_Q_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7"   --->   Operation 133 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 134 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1348 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_8"   --->   Operation 135 'mul' 'mul_ln1348' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i40 %mul_ln813, i40 %mul_ln1348"   --->   Operation 136 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln813_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273"   --->   Operation 137 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 138 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i40 %mul_ln1347, i40 %mul_ln813_1"   --->   Operation 139 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 140 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1348_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_10"   --->   Operation 141 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = sub i40 %mul_ln813_2, i40 %mul_ln1348_1"   --->   Operation 142 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln813_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_9"   --->   Operation 143 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 144 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i40 %mul_ln1347_1, i40 %mul_ln813_3"   --->   Operation 145 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 146 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1348_2 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_12"   --->   Operation 147 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln813_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_11"   --->   Operation 148 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 149 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 150 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [2/3] (1.05ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1348_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_14"   --->   Operation 151 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [2/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln813_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_13"   --->   Operation 152 'mul' 'mul_ln813_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 153 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 154 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1348_4 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_16"   --->   Operation 155 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [3/3] (1.05ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln813_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_15"   --->   Operation 156 'mul' 'mul_ln813_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 157 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 158 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1348_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_18"   --->   Operation 159 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [3/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln813_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_17"   --->   Operation 160 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 161 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6"   --->   Operation 162 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i18 %matched_I_12_load_6"   --->   Operation 163 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6"   --->   Operation 164 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i18 %matched_Q_12_load_6"   --->   Operation 165 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 166 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 167 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7"   --->   Operation 168 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i18 %matched_I_12_load_7"   --->   Operation 169 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7"   --->   Operation 170 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i18 %matched_Q_12_load_7"   --->   Operation 171 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 172 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 173 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/1] (1.91ns)   --->   "%add_ln1273_7 = add i8 %lshr_ln, i8 8"   --->   Operation 174 'add' 'add_ln1273_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i8 %add_ln1273_7"   --->   Operation 175 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%matched_I_12_addr_8 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_16"   --->   Operation 176 'getelementptr' 'matched_I_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8"   --->   Operation 177 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_8 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_16"   --->   Operation 178 'getelementptr' 'matched_Q_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [2/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8"   --->   Operation 179 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 180 [1/1] (1.91ns)   --->   "%add_ln1273_8 = add i8 %lshr_ln, i8 9"   --->   Operation 180 'add' 'add_ln1273_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i8 %add_ln1273_8"   --->   Operation 181 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%matched_I_12_addr_9 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_18"   --->   Operation 182 'getelementptr' 'matched_I_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9"   --->   Operation 183 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_9 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_18"   --->   Operation 184 'getelementptr' 'matched_Q_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9"   --->   Operation 185 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 6 <SV = 5> <Delay = 5.40>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [receiver.cpp:281]   --->   Operation 186 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j_1" [receiver.cpp:281]   --->   Operation 187 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i40 %mul_ln813, i40 %mul_ln1348"   --->   Operation 188 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 189 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %j_cast" [receiver.cpp:285]   --->   Operation 190 'getelementptr' 'real_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_s, i8 %real_output_addr" [receiver.cpp:285]   --->   Operation 191 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 192 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i40 %mul_ln1347, i40 %mul_ln813_1"   --->   Operation 192 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39"   --->   Operation 193 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %j_cast" [receiver.cpp:286]   --->   Operation 194 'getelementptr' 'imag_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_15, i8 %imag_output_addr" [receiver.cpp:286]   --->   Operation 195 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln281 = or i8 %j_1, i8 1" [receiver.cpp:281]   --->   Operation 196 'or' 'or_ln281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i8 %or_ln281"   --->   Operation 197 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = sub i40 %mul_ln813_2, i40 %mul_ln1348_1"   --->   Operation 198 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_2, i32 8, i32 39"   --->   Operation 199 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%real_output_addr_1 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_1" [receiver.cpp:285]   --->   Operation 200 'getelementptr' 'real_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_16, i8 %real_output_addr_1" [receiver.cpp:285]   --->   Operation 201 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i40 %mul_ln1347_1, i40 %mul_ln813_3"   --->   Operation 202 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_3, i32 8, i32 39"   --->   Operation 203 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%imag_output_addr_1 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_1" [receiver.cpp:286]   --->   Operation 204 'getelementptr' 'imag_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_17, i8 %imag_output_addr_1" [receiver.cpp:286]   --->   Operation 205 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 206 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 206 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1348_2 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_12"   --->   Operation 207 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_4 = sub i40 %mul_ln813_4, i40 %mul_ln1348_2"   --->   Operation 208 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln813_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_11"   --->   Operation 209 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 210 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i40 %mul_ln1347_2, i40 %mul_ln813_5"   --->   Operation 211 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 212 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/3] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1348_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_14"   --->   Operation 213 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_6 = sub i40 %mul_ln813_6, i40 %mul_ln1348_3"   --->   Operation 214 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln813_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_13"   --->   Operation 215 'mul' 'mul_ln813_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 216 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i40 %mul_ln1347_3, i40 %mul_ln813_7"   --->   Operation 217 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 218 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1348_4 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_16"   --->   Operation 219 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 220 [2/3] (1.05ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln813_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_15"   --->   Operation 220 'mul' 'mul_ln813_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 221 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 222 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 222 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [2/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1348_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_18"   --->   Operation 223 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [2/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln813_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_17"   --->   Operation 224 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 225 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 226 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1348_6 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_20"   --->   Operation 227 'mul' 'mul_ln1348_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [3/3] (1.05ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln813_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_19"   --->   Operation 228 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 229 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 230 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [3/3] (1.05ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1348_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_22"   --->   Operation 231 'mul' 'mul_ln1348_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node ret_V_15)   --->   "%mul_ln813_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_21"   --->   Operation 232 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 233 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 234 [1/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8"   --->   Operation 234 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i18 %matched_I_12_load_8"   --->   Operation 235 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8"   --->   Operation 236 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i18 %matched_Q_12_load_8"   --->   Operation 237 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 238 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 239 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9"   --->   Operation 240 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i18 %matched_I_12_load_9"   --->   Operation 241 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9"   --->   Operation 242 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i18 %matched_Q_12_load_9"   --->   Operation 243 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 244 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 245 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/1] (1.91ns)   --->   "%add_ln1273_9 = add i8 %lshr_ln, i8 10"   --->   Operation 246 'add' 'add_ln1273_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i8 %add_ln1273_9"   --->   Operation 247 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%matched_I_12_addr_10 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_20"   --->   Operation 248 'getelementptr' 'matched_I_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [2/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10"   --->   Operation 249 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_10 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_20"   --->   Operation 250 'getelementptr' 'matched_Q_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [2/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10"   --->   Operation 251 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 252 [1/1] (1.91ns)   --->   "%add_ln1273_10 = add i8 %lshr_ln, i8 11"   --->   Operation 252 'add' 'add_ln1273_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i8 %add_ln1273_10"   --->   Operation 253 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%matched_I_12_addr_11 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_22"   --->   Operation 254 'getelementptr' 'matched_I_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [2/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11"   --->   Operation 255 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_11 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_22"   --->   Operation 256 'getelementptr' 'matched_Q_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [2/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11"   --->   Operation 257 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln281_1 = or i8 %j_1, i8 2" [receiver.cpp:281]   --->   Operation 258 'or' 'or_ln281_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i8 %or_ln281_1"   --->   Operation 259 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_4 = sub i40 %mul_ln813_4, i40 %mul_ln1348_2"   --->   Operation 260 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_4, i32 8, i32 39"   --->   Operation 261 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%real_output_addr_2 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_3" [receiver.cpp:285]   --->   Operation 262 'getelementptr' 'real_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_18, i8 %real_output_addr_2" [receiver.cpp:285]   --->   Operation 263 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 264 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i40 %mul_ln1347_2, i40 %mul_ln813_5"   --->   Operation 264 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_5, i32 8, i32 39"   --->   Operation 265 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%imag_output_addr_2 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_3" [receiver.cpp:286]   --->   Operation 266 'getelementptr' 'imag_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_19, i8 %imag_output_addr_2" [receiver.cpp:286]   --->   Operation 267 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln281_2 = or i8 %j_1, i8 3" [receiver.cpp:281]   --->   Operation 268 'or' 'or_ln281_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i8 %or_ln281_2"   --->   Operation 269 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_6 = sub i40 %mul_ln813_6, i40 %mul_ln1348_3"   --->   Operation 270 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_6, i32 8, i32 39"   --->   Operation 271 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%real_output_addr_3 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_5" [receiver.cpp:285]   --->   Operation 272 'getelementptr' 'real_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_20, i8 %real_output_addr_3" [receiver.cpp:285]   --->   Operation 273 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 274 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i40 %mul_ln1347_3, i40 %mul_ln813_7"   --->   Operation 274 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_7, i32 8, i32 39"   --->   Operation 275 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%imag_output_addr_3 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_5" [receiver.cpp:286]   --->   Operation 276 'getelementptr' 'imag_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_21, i8 %imag_output_addr_3" [receiver.cpp:286]   --->   Operation 277 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 278 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 278 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1348_4 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_16"   --->   Operation 279 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 280 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = sub i40 %mul_ln813_8, i40 %mul_ln1348_4"   --->   Operation 280 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/3] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln813_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_15"   --->   Operation 281 'mul' 'mul_ln813_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 282 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 282 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_9 = add i40 %mul_ln1347_4, i40 %mul_ln813_9"   --->   Operation 283 'add' 'ret_V_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 284 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 284 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1348_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_18"   --->   Operation 285 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 286 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = sub i40 %mul_ln813_10, i40 %mul_ln1348_5"   --->   Operation 286 'sub' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln813_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_17"   --->   Operation 287 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 288 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 288 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 289 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i40 %mul_ln1347_5, i40 %mul_ln813_11"   --->   Operation 289 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 290 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 290 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 291 [2/3] (1.05ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1348_6 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_20"   --->   Operation 291 'mul' 'mul_ln1348_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [2/3] (1.05ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln813_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_19"   --->   Operation 292 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 293 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 294 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 294 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [2/3] (1.05ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1348_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_22"   --->   Operation 295 'mul' 'mul_ln1348_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 296 [2/3] (1.05ns) (grouped into DSP with root node ret_V_15)   --->   "%mul_ln813_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_21"   --->   Operation 296 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 297 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 297 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 298 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 298 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 299 [3/3] (1.05ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1348_8 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_24"   --->   Operation 299 'mul' 'mul_ln1348_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 300 [3/3] (1.05ns) (grouped into DSP with root node ret_V_17)   --->   "%mul_ln813_17 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_23"   --->   Operation 300 'mul' 'mul_ln813_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 301 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 301 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 302 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 302 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 303 [3/3] (1.05ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1348_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_26"   --->   Operation 303 'mul' 'mul_ln1348_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 304 [3/3] (1.05ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln813_19 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_25"   --->   Operation 304 'mul' 'mul_ln813_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 305 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 305 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 306 [1/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10"   --->   Operation 306 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i18 %matched_I_12_load_10"   --->   Operation 307 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10"   --->   Operation 308 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i18 %matched_Q_12_load_10"   --->   Operation 309 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 310 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 311 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 311 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 312 [1/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11"   --->   Operation 312 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i18 %matched_I_12_load_11"   --->   Operation 313 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11"   --->   Operation 314 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i18 %matched_Q_12_load_11"   --->   Operation 315 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 316 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 317 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 317 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln281_11 = or i8 %j_1, i8 12" [receiver.cpp:281]   --->   Operation 318 'or' 'or_ln281_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (1.55ns)   --->   "%icmp_ln281 = icmp_ult  i8 %or_ln281_11, i8 236" [receiver.cpp:281]   --->   Operation 319 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.inc902.preheader.exitStub, void %for.body855.12" [receiver.cpp:281]   --->   Operation 320 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (1.91ns)   --->   "%add_ln1273_11 = add i8 %lshr_ln, i8 12"   --->   Operation 321 'add' 'add_ln1273_11' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i8 %add_ln1273_11"   --->   Operation 322 'zext' 'zext_ln1273_23' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%matched_I_12_addr_12 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_23"   --->   Operation 323 'getelementptr' 'matched_I_12_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 324 [2/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12"   --->   Operation 324 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_12 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_23"   --->   Operation 325 'getelementptr' 'matched_Q_12_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 326 [2/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12"   --->   Operation 326 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 327 [1/1] (1.91ns)   --->   "%add_ln1273_12 = add i8 %lshr_ln, i8 13"   --->   Operation 327 'add' 'add_ln1273_12' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i8 %add_ln1273_12"   --->   Operation 328 'zext' 'zext_ln1273_25' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%matched_I_12_addr_13 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_25"   --->   Operation 329 'getelementptr' 'matched_I_12_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 330 [2/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13"   --->   Operation 330 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_13 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_25"   --->   Operation 331 'getelementptr' 'matched_Q_12_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 332 [2/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13"   --->   Operation 332 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 8 <SV = 7> <Delay = 5.40>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln281_3 = or i8 %j_1, i8 4" [receiver.cpp:281]   --->   Operation 333 'or' 'or_ln281_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i8 %or_ln281_3"   --->   Operation 334 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = sub i40 %mul_ln813_8, i40 %mul_ln1348_4"   --->   Operation 335 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_8, i32 8, i32 39"   --->   Operation 336 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%real_output_addr_4 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_7" [receiver.cpp:285]   --->   Operation 337 'getelementptr' 'real_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_22, i8 %real_output_addr_4" [receiver.cpp:285]   --->   Operation 338 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_9 = add i40 %mul_ln1347_4, i40 %mul_ln813_9"   --->   Operation 339 'add' 'ret_V_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_9, i32 8, i32 39"   --->   Operation 340 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%imag_output_addr_4 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_7" [receiver.cpp:286]   --->   Operation 341 'getelementptr' 'imag_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_23, i8 %imag_output_addr_4" [receiver.cpp:286]   --->   Operation 342 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln281_4 = or i8 %j_1, i8 5" [receiver.cpp:281]   --->   Operation 343 'or' 'or_ln281_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i8 %or_ln281_4"   --->   Operation 344 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = sub i40 %mul_ln813_10, i40 %mul_ln1348_5"   --->   Operation 345 'sub' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_10, i32 8, i32 39"   --->   Operation 346 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%real_output_addr_5 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_9" [receiver.cpp:285]   --->   Operation 347 'getelementptr' 'real_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_24, i8 %real_output_addr_5" [receiver.cpp:285]   --->   Operation 348 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 349 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i40 %mul_ln1347_5, i40 %mul_ln813_11"   --->   Operation 349 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_11, i32 8, i32 39"   --->   Operation 350 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%imag_output_addr_5 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_9" [receiver.cpp:286]   --->   Operation 351 'getelementptr' 'imag_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_25, i8 %imag_output_addr_5" [receiver.cpp:286]   --->   Operation 352 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 353 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 353 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 354 [1/3] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1348_6 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_20"   --->   Operation 354 'mul' 'mul_ln1348_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_12 = sub i40 %mul_ln813_12, i40 %mul_ln1348_6"   --->   Operation 355 'sub' 'ret_V_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 356 [1/3] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln813_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_19"   --->   Operation 356 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 357 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 357 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 358 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_13 = add i40 %mul_ln1347_6, i40 %mul_ln813_13"   --->   Operation 358 'add' 'ret_V_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 359 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 359 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1348_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_22"   --->   Operation 360 'mul' 'mul_ln1348_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 361 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_14 = sub i40 %mul_ln813_14, i40 %mul_ln1348_7"   --->   Operation 361 'sub' 'ret_V_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%mul_ln813_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_21"   --->   Operation 362 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 363 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 363 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_15 = add i40 %mul_ln1347_7, i40 %mul_ln813_15"   --->   Operation 364 'add' 'ret_V_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 365 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 365 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 366 [2/3] (1.05ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1348_8 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_24"   --->   Operation 366 'mul' 'mul_ln1348_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 367 [2/3] (1.05ns) (grouped into DSP with root node ret_V_17)   --->   "%mul_ln813_17 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_23"   --->   Operation 367 'mul' 'mul_ln813_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 368 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 368 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 369 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 369 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 370 [2/3] (1.05ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1348_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_26"   --->   Operation 370 'mul' 'mul_ln1348_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 371 [2/3] (1.05ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln813_19 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_25"   --->   Operation 371 'mul' 'mul_ln813_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 372 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 372 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 373 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 373 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 374 [3/3] (1.05ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1348_10 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_28"   --->   Operation 374 'mul' 'mul_ln1348_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 375 [3/3] (1.05ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln813_21 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_27"   --->   Operation 375 'mul' 'mul_ln813_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 376 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 376 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 377 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 377 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 378 [3/3] (1.05ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1348_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_30"   --->   Operation 378 'mul' 'mul_ln1348_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 379 [3/3] (1.05ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln813_23 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_29"   --->   Operation 379 'mul' 'mul_ln813_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 380 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 380 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 381 [1/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12"   --->   Operation 381 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i18 %matched_I_12_load_12"   --->   Operation 382 'sext' 'sext_ln1273_31' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 383 [1/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12"   --->   Operation 383 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i18 %matched_Q_12_load_12"   --->   Operation 384 'sext' 'sext_ln1273_32' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 385 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 385 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 386 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 386 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 387 [1/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13"   --->   Operation 387 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i18 %matched_I_12_load_13"   --->   Operation 388 'sext' 'sext_ln1273_33' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 389 [1/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13"   --->   Operation 389 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i18 %matched_Q_12_load_13"   --->   Operation 390 'sext' 'sext_ln1273_34' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 391 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 391 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 392 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 392 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 393 [1/1] (1.91ns)   --->   "%add_ln1273_13 = add i8 %lshr_ln, i8 14"   --->   Operation 393 'add' 'add_ln1273_13' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i8 %add_ln1273_13"   --->   Operation 394 'zext' 'zext_ln1273_27' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%matched_I_12_addr_14 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_27"   --->   Operation 395 'getelementptr' 'matched_I_12_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 396 [2/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14"   --->   Operation 396 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_14 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_27"   --->   Operation 397 'getelementptr' 'matched_Q_12_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 398 [2/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14"   --->   Operation 398 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 399 [1/1] (1.91ns)   --->   "%add_ln1273_14 = add i8 %lshr_ln, i8 15"   --->   Operation 399 'add' 'add_ln1273_14' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i8 %add_ln1273_14"   --->   Operation 400 'zext' 'zext_ln1273_29' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%matched_I_12_addr_15 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_29"   --->   Operation 401 'getelementptr' 'matched_I_12_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 402 [2/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15"   --->   Operation 402 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_15 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_29"   --->   Operation 403 'getelementptr' 'matched_Q_12_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 404 [2/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15"   --->   Operation 404 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 405 [1/1] (1.67ns)   --->   "%add_ln287 = add i13 %i_4, i13 512" [receiver.cpp:287]   --->   Operation 405 'add' 'add_ln287' <Predicate = (icmp_ln281)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (1.58ns)   --->   "%store_ln281 = store i13 %add_ln287, i13 %i" [receiver.cpp:281]   --->   Operation 406 'store' 'store_ln281' <Predicate = (icmp_ln281)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.40>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln281_5 = or i8 %j_1, i8 6" [receiver.cpp:281]   --->   Operation 407 'or' 'or_ln281_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i8 %or_ln281_5"   --->   Operation 408 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_12 = sub i40 %mul_ln813_12, i40 %mul_ln1348_6"   --->   Operation 409 'sub' 'ret_V_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_12, i32 8, i32 39"   --->   Operation 410 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%real_output_addr_6 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_11" [receiver.cpp:285]   --->   Operation 411 'getelementptr' 'real_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_26, i8 %real_output_addr_6" [receiver.cpp:285]   --->   Operation 412 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 413 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_13 = add i40 %mul_ln1347_6, i40 %mul_ln813_13"   --->   Operation 413 'add' 'ret_V_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_13, i32 8, i32 39"   --->   Operation 414 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%imag_output_addr_6 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_11" [receiver.cpp:286]   --->   Operation 415 'getelementptr' 'imag_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_27, i8 %imag_output_addr_6" [receiver.cpp:286]   --->   Operation 416 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln281_6 = or i8 %j_1, i8 7" [receiver.cpp:281]   --->   Operation 417 'or' 'or_ln281_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i8 %or_ln281_6"   --->   Operation 418 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 419 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_14 = sub i40 %mul_ln813_14, i40 %mul_ln1348_7"   --->   Operation 419 'sub' 'ret_V_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_14, i32 8, i32 39"   --->   Operation 420 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%real_output_addr_7 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_13" [receiver.cpp:285]   --->   Operation 421 'getelementptr' 'real_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_28, i8 %real_output_addr_7" [receiver.cpp:285]   --->   Operation 422 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 423 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_15 = add i40 %mul_ln1347_7, i40 %mul_ln813_15"   --->   Operation 423 'add' 'ret_V_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_15, i32 8, i32 39"   --->   Operation 424 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%imag_output_addr_7 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_13" [receiver.cpp:286]   --->   Operation 425 'getelementptr' 'imag_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_29, i8 %imag_output_addr_7" [receiver.cpp:286]   --->   Operation 426 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 427 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 427 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 428 [1/3] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1348_8 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_24"   --->   Operation 428 'mul' 'mul_ln1348_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 429 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_16 = sub i40 %mul_ln813_16, i40 %mul_ln1348_8"   --->   Operation 429 'sub' 'ret_V_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 430 [1/3] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%mul_ln813_17 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_23"   --->   Operation 430 'mul' 'mul_ln813_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 431 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 431 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 432 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_17 = add i40 %mul_ln1347_8, i40 %mul_ln813_17"   --->   Operation 432 'add' 'ret_V_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 433 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 433 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1348_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_26"   --->   Operation 434 'mul' 'mul_ln1348_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 435 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_18 = sub i40 %mul_ln813_18, i40 %mul_ln1348_9"   --->   Operation 435 'sub' 'ret_V_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 436 [1/3] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln813_19 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_25"   --->   Operation 436 'mul' 'mul_ln813_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 437 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 437 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 438 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_19 = add i40 %mul_ln1347_9, i40 %mul_ln813_19"   --->   Operation 438 'add' 'ret_V_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 439 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 439 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 440 [2/3] (1.05ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1348_10 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_28"   --->   Operation 440 'mul' 'mul_ln1348_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 441 [2/3] (1.05ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln813_21 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_27"   --->   Operation 441 'mul' 'mul_ln813_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 442 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 442 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 443 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 443 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 444 [2/3] (1.05ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1348_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_30"   --->   Operation 444 'mul' 'mul_ln1348_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 445 [2/3] (1.05ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln813_23 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_29"   --->   Operation 445 'mul' 'mul_ln813_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 446 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 446 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 447 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 447 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 448 [3/3] (1.05ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1348_12 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_32"   --->   Operation 448 'mul' 'mul_ln1348_12' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 449 [3/3] (1.05ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln813_25 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_31"   --->   Operation 449 'mul' 'mul_ln813_25' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 450 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 450 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 451 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 451 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 452 [3/3] (1.05ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln1348_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_34"   --->   Operation 452 'mul' 'mul_ln1348_13' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 453 [3/3] (1.05ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln813_27 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_33"   --->   Operation 453 'mul' 'mul_ln813_27' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 454 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 454 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 455 [1/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14"   --->   Operation 455 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i18 %matched_I_12_load_14"   --->   Operation 456 'sext' 'sext_ln1273_35' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 457 [1/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14"   --->   Operation 457 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i18 %matched_Q_12_load_14"   --->   Operation 458 'sext' 'sext_ln1273_36' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 459 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 459 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 460 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 460 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 461 [1/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15"   --->   Operation 461 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i18 %matched_I_12_load_15"   --->   Operation 462 'sext' 'sext_ln1273_37' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 463 [1/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15"   --->   Operation 463 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i18 %matched_Q_12_load_15"   --->   Operation 464 'sext' 'sext_ln1273_38' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 465 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 465 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 466 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 466 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.35>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln281_7 = or i8 %j_1, i8 8" [receiver.cpp:281]   --->   Operation 467 'or' 'or_ln281_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i8 %or_ln281_7"   --->   Operation 468 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 469 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_16 = sub i40 %mul_ln813_16, i40 %mul_ln1348_8"   --->   Operation 469 'sub' 'ret_V_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_16, i32 8, i32 39"   --->   Operation 470 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%real_output_addr_8 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_15" [receiver.cpp:285]   --->   Operation 471 'getelementptr' 'real_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_30, i8 %real_output_addr_8" [receiver.cpp:285]   --->   Operation 472 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_17 = add i40 %mul_ln1347_8, i40 %mul_ln813_17"   --->   Operation 473 'add' 'ret_V_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_17, i32 8, i32 39"   --->   Operation 474 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%imag_output_addr_8 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_15" [receiver.cpp:286]   --->   Operation 475 'getelementptr' 'imag_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_31, i8 %imag_output_addr_8" [receiver.cpp:286]   --->   Operation 476 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%or_ln281_8 = or i8 %j_1, i8 9" [receiver.cpp:281]   --->   Operation 477 'or' 'or_ln281_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i8 %or_ln281_8"   --->   Operation 478 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 479 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_18 = sub i40 %mul_ln813_18, i40 %mul_ln1348_9"   --->   Operation 479 'sub' 'ret_V_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_18, i32 8, i32 39"   --->   Operation 480 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%real_output_addr_9 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_17" [receiver.cpp:285]   --->   Operation 481 'getelementptr' 'real_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_32, i8 %real_output_addr_9" [receiver.cpp:285]   --->   Operation 482 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 483 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_19 = add i40 %mul_ln1347_9, i40 %mul_ln813_19"   --->   Operation 483 'add' 'ret_V_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_19, i32 8, i32 39"   --->   Operation 484 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%imag_output_addr_9 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_17" [receiver.cpp:286]   --->   Operation 485 'getelementptr' 'imag_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_33, i8 %imag_output_addr_9" [receiver.cpp:286]   --->   Operation 486 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 487 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 487 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 488 [1/3] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1348_10 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_28"   --->   Operation 488 'mul' 'mul_ln1348_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 489 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_20 = sub i40 %mul_ln813_20, i40 %mul_ln1348_10"   --->   Operation 489 'sub' 'ret_V_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 490 [1/3] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln813_21 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_27"   --->   Operation 490 'mul' 'mul_ln813_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 491 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 491 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 492 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_21 = add i40 %mul_ln1347_10, i40 %mul_ln813_21"   --->   Operation 492 'add' 'ret_V_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 493 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 493 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1348_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_30"   --->   Operation 494 'mul' 'mul_ln1348_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 495 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_22 = sub i40 %mul_ln813_22, i40 %mul_ln1348_11"   --->   Operation 495 'sub' 'ret_V_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 496 [1/3] (0.00ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln813_23 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_29"   --->   Operation 496 'mul' 'mul_ln813_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 497 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 497 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 498 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_23 = add i40 %mul_ln1347_11, i40 %mul_ln813_23"   --->   Operation 498 'add' 'ret_V_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 499 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 499 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 500 [2/3] (1.05ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1348_12 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_32"   --->   Operation 500 'mul' 'mul_ln1348_12' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 501 [2/3] (1.05ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln813_25 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_31"   --->   Operation 501 'mul' 'mul_ln813_25' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 502 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 502 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 503 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 503 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 504 [2/3] (1.05ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln1348_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_34"   --->   Operation 504 'mul' 'mul_ln1348_13' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 505 [2/3] (1.05ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln813_27 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_33"   --->   Operation 505 'mul' 'mul_ln813_27' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 506 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 506 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 507 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 507 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 508 [3/3] (1.05ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1348_14 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_36"   --->   Operation 508 'mul' 'mul_ln1348_14' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 509 [3/3] (1.05ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln813_29 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_35"   --->   Operation 509 'mul' 'mul_ln813_29' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 510 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 510 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 511 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 511 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 512 [3/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1348_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_38"   --->   Operation 512 'mul' 'mul_ln1348_15' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 513 [3/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln813_31 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_37"   --->   Operation 513 'mul' 'mul_ln813_31' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 514 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 514 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.35>
ST_11 : Operation 515 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 515 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 516 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [receiver.cpp:280]   --->   Operation 516 'specloopname' 'specloopname_ln280' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln281_9 = or i8 %j_1, i8 10" [receiver.cpp:281]   --->   Operation 517 'or' 'or_ln281_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i8 %or_ln281_9"   --->   Operation 518 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 519 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_20 = sub i40 %mul_ln813_20, i40 %mul_ln1348_10"   --->   Operation 519 'sub' 'ret_V_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_20, i32 8, i32 39"   --->   Operation 520 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 521 [1/1] (0.00ns)   --->   "%real_output_addr_10 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_19" [receiver.cpp:285]   --->   Operation 521 'getelementptr' 'real_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_34, i8 %real_output_addr_10" [receiver.cpp:285]   --->   Operation 522 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 523 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_21 = add i40 %mul_ln1347_10, i40 %mul_ln813_21"   --->   Operation 523 'add' 'ret_V_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_21, i32 8, i32 39"   --->   Operation 524 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%imag_output_addr_10 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_19" [receiver.cpp:286]   --->   Operation 525 'getelementptr' 'imag_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_35, i8 %imag_output_addr_10" [receiver.cpp:286]   --->   Operation 526 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%or_ln281_10 = or i8 %j_1, i8 11" [receiver.cpp:281]   --->   Operation 527 'or' 'or_ln281_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i8 %or_ln281_10"   --->   Operation 528 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_22 = sub i40 %mul_ln813_22, i40 %mul_ln1348_11"   --->   Operation 529 'sub' 'ret_V_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_22, i32 8, i32 39"   --->   Operation 530 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%real_output_addr_11 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_21" [receiver.cpp:285]   --->   Operation 531 'getelementptr' 'real_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_36, i8 %real_output_addr_11" [receiver.cpp:285]   --->   Operation 532 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 533 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_23 = add i40 %mul_ln1347_11, i40 %mul_ln813_23"   --->   Operation 533 'add' 'ret_V_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_23, i32 8, i32 39"   --->   Operation 534 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%imag_output_addr_11 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_21" [receiver.cpp:286]   --->   Operation 535 'getelementptr' 'imag_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_37, i8 %imag_output_addr_11" [receiver.cpp:286]   --->   Operation 536 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 537 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 538 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 539 [1/3] (0.00ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1348_12 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_32"   --->   Operation 539 'mul' 'mul_ln1348_12' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 540 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_24 = sub i40 %mul_ln813_24, i40 %mul_ln1348_12"   --->   Operation 540 'sub' 'ret_V_24' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 541 [1/3] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln813_25 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_31"   --->   Operation 541 'mul' 'mul_ln813_25' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 542 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 542 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 543 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_25 = add i40 %mul_ln1347_12, i40 %mul_ln813_25"   --->   Operation 543 'add' 'ret_V_25' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 544 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 544 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln1348_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_34"   --->   Operation 545 'mul' 'mul_ln1348_13' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 546 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_26 = sub i40 %mul_ln813_26, i40 %mul_ln1348_13"   --->   Operation 546 'sub' 'ret_V_26' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 547 [1/3] (0.00ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln813_27 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_33"   --->   Operation 547 'mul' 'mul_ln813_27' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 548 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 548 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 549 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_27 = add i40 %mul_ln1347_13, i40 %mul_ln813_27"   --->   Operation 549 'add' 'ret_V_27' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 550 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 550 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 551 [2/3] (1.05ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1348_14 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_36"   --->   Operation 551 'mul' 'mul_ln1348_14' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 552 [2/3] (1.05ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln813_29 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_35"   --->   Operation 552 'mul' 'mul_ln813_29' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 553 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 553 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 554 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 554 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 555 [2/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1348_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_38"   --->   Operation 555 'mul' 'mul_ln1348_15' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 556 [2/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln813_31 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_37"   --->   Operation 556 'mul' 'mul_ln813_31' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 557 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 557 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 612 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 612 'ret' 'ret_ln0' <Predicate = (!icmp_ln281)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.35>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i8 %or_ln281_11" [receiver.cpp:281]   --->   Operation 558 'zext' 'zext_ln281' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 559 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_24 = sub i40 %mul_ln813_24, i40 %mul_ln1348_12"   --->   Operation 559 'sub' 'ret_V_24' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_24, i32 8, i32 39"   --->   Operation 560 'partselect' 'trunc_ln818_38' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%real_output_addr_12 = getelementptr i32 %real_output, i64 0, i64 %zext_ln281" [receiver.cpp:285]   --->   Operation 561 'getelementptr' 'real_output_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_38, i8 %real_output_addr_12" [receiver.cpp:285]   --->   Operation 562 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 563 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_25 = add i40 %mul_ln1347_12, i40 %mul_ln813_25"   --->   Operation 563 'add' 'ret_V_25' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_25, i32 8, i32 39"   --->   Operation 564 'partselect' 'trunc_ln818_39' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%imag_output_addr_12 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln281" [receiver.cpp:286]   --->   Operation 565 'getelementptr' 'imag_output_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_39, i8 %imag_output_addr_12" [receiver.cpp:286]   --->   Operation 566 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln281_12 = or i8 %j_1, i8 13" [receiver.cpp:281]   --->   Operation 567 'or' 'or_ln281_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i8 %or_ln281_12"   --->   Operation 568 'zext' 'zext_ln1273_24' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 569 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_26 = sub i40 %mul_ln813_26, i40 %mul_ln1348_13"   --->   Operation 569 'sub' 'ret_V_26' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_26, i32 8, i32 39"   --->   Operation 570 'partselect' 'trunc_ln818_40' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%real_output_addr_13 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_24" [receiver.cpp:285]   --->   Operation 571 'getelementptr' 'real_output_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_40, i8 %real_output_addr_13" [receiver.cpp:285]   --->   Operation 572 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 573 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_27 = add i40 %mul_ln1347_13, i40 %mul_ln813_27"   --->   Operation 573 'add' 'ret_V_27' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_27, i32 8, i32 39"   --->   Operation 574 'partselect' 'trunc_ln818_41' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%imag_output_addr_13 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_24" [receiver.cpp:286]   --->   Operation 575 'getelementptr' 'imag_output_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_41, i8 %imag_output_addr_13" [receiver.cpp:286]   --->   Operation 576 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 577 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 577 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 578 [1/3] (0.00ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1348_14 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_36"   --->   Operation 578 'mul' 'mul_ln1348_14' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 579 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_28 = sub i40 %mul_ln813_28, i40 %mul_ln1348_14"   --->   Operation 579 'sub' 'ret_V_28' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln813_29 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_35"   --->   Operation 580 'mul' 'mul_ln813_29' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 581 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 581 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 582 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_29 = add i40 %mul_ln1347_14, i40 %mul_ln813_29"   --->   Operation 582 'add' 'ret_V_29' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 583 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 583 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1348_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_38"   --->   Operation 584 'mul' 'mul_ln1348_15' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 585 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = sub i40 %mul_ln813_30, i40 %mul_ln1348_15"   --->   Operation 585 'sub' 'ret_V_30' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 586 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln813_31 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_37"   --->   Operation 586 'mul' 'mul_ln813_31' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 587 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 587 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 588 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i40 %mul_ln1347_15, i40 %mul_ln813_31"   --->   Operation 588 'add' 'ret_V_31' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 5.35>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln281_13 = or i8 %j_1, i8 14" [receiver.cpp:281]   --->   Operation 589 'or' 'or_ln281_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i8 %or_ln281_13"   --->   Operation 590 'zext' 'zext_ln1273_26' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 591 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_28 = sub i40 %mul_ln813_28, i40 %mul_ln1348_14"   --->   Operation 591 'sub' 'ret_V_28' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_28, i32 8, i32 39"   --->   Operation 592 'partselect' 'trunc_ln818_42' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%real_output_addr_14 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_26" [receiver.cpp:285]   --->   Operation 593 'getelementptr' 'real_output_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_42, i8 %real_output_addr_14" [receiver.cpp:285]   --->   Operation 594 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 595 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_29 = add i40 %mul_ln1347_14, i40 %mul_ln813_29"   --->   Operation 595 'add' 'ret_V_29' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_29, i32 8, i32 39"   --->   Operation 596 'partselect' 'trunc_ln818_43' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%imag_output_addr_14 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_26" [receiver.cpp:286]   --->   Operation 597 'getelementptr' 'imag_output_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_43, i8 %imag_output_addr_14" [receiver.cpp:286]   --->   Operation 598 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln281_14 = or i8 %j_1, i8 15" [receiver.cpp:281]   --->   Operation 599 'or' 'or_ln281_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i8 %or_ln281_14"   --->   Operation 600 'zext' 'zext_ln1273_28' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 601 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = sub i40 %mul_ln813_30, i40 %mul_ln1348_15"   --->   Operation 601 'sub' 'ret_V_30' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_30, i32 8, i32 39"   --->   Operation 602 'partselect' 'trunc_ln818_44' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%real_output_addr_15 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_28" [receiver.cpp:285]   --->   Operation 603 'getelementptr' 'real_output_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 604 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_44, i8 %real_output_addr_15" [receiver.cpp:285]   --->   Operation 604 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 605 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i40 %mul_ln1347_15, i40 %mul_ln813_31"   --->   Operation 605 'add' 'ret_V_31' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_31, i32 8, i32 39"   --->   Operation 606 'partselect' 'trunc_ln818_45' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 607 [1/1] (0.00ns)   --->   "%imag_output_addr_15 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_28" [receiver.cpp:286]   --->   Operation 607 'getelementptr' 'imag_output_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 608 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_45, i8 %imag_output_addr_15" [receiver.cpp:286]   --->   Operation 608 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 609 [1/1] (1.91ns)   --->   "%add_ln281 = add i8 %j_1, i8 16" [receiver.cpp:281]   --->   Operation 609 'add' 'add_ln281' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [1/1] (1.58ns)   --->   "%store_ln281 = store i8 %add_ln281, i8 %j" [receiver.cpp:281]   --->   Operation 610 'store' 'store_ln281' <Predicate = (icmp_ln281)> <Delay = 1.58>
ST_13 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.body855.0.split" [receiver.cpp:281]   --->   Operation 611 'br' 'br_ln281' <Predicate = (icmp_ln281)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', receiver.cpp:287) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln1273') [44]  (1.92 ns)
	'getelementptr' operation ('matched_I_12_addr_1') [46]  (0 ns)
	'load' operation ('matched_I_12_load_1') on array 'matched_I_12' [47]  (3.25 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load') on array 'matched_I_12' [25]  (3.25 ns)
	'mul' operation of DSP[30] ('mul_ln813') [30]  (2.15 ns)

 <State 3>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_2') on array 'matched_I_12' [69]  (3.25 ns)
	'mul' operation of DSP[74] ('mul_ln813_4') [74]  (2.15 ns)

 <State 4>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_4') on array 'matched_I_12' [113]  (3.25 ns)
	'mul' operation of DSP[118] ('mul_ln813_8') [118]  (2.15 ns)

 <State 5>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_6') on array 'matched_I_12' [157]  (3.25 ns)
	'mul' operation of DSP[162] ('mul_ln813_12') [162]  (2.15 ns)

 <State 6>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_8') on array 'matched_I_12' [201]  (3.25 ns)
	'mul' operation of DSP[206] ('mul_ln813_16') [206]  (2.15 ns)

 <State 7>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_10') on array 'matched_I_12' [245]  (3.25 ns)
	'mul' operation of DSP[250] ('mul_ln813_20') [250]  (2.15 ns)

 <State 8>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_12') on array 'matched_I_12' [293]  (3.25 ns)
	'mul' operation of DSP[298] ('mul_ln813_24') [298]  (2.15 ns)

 <State 9>: 5.4ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_14') on array 'matched_I_12' [337]  (3.25 ns)
	'mul' operation of DSP[342] ('mul_ln813_28') [342]  (2.15 ns)

 <State 10>: 5.35ns
The critical path consists of the following:
	'sub' operation of DSP[208] ('ret.V') [208]  (2.1 ns)
	'store' operation ('store_ln285', receiver.cpp:285) of variable 'trunc_ln818_30' on array 'real_output' [211]  (3.25 ns)

 <State 11>: 5.35ns
The critical path consists of the following:
	'sub' operation of DSP[252] ('ret.V') [252]  (2.1 ns)
	'store' operation ('store_ln285', receiver.cpp:285) of variable 'trunc_ln818_34' on array 'real_output' [255]  (3.25 ns)

 <State 12>: 5.35ns
The critical path consists of the following:
	'sub' operation of DSP[300] ('ret.V') [300]  (2.1 ns)
	'store' operation ('store_ln285', receiver.cpp:285) of variable 'trunc_ln818_38' on array 'real_output' [303]  (3.25 ns)

 <State 13>: 5.35ns
The critical path consists of the following:
	'sub' operation of DSP[344] ('ret.V') [344]  (2.1 ns)
	'store' operation ('store_ln285', receiver.cpp:285) of variable 'trunc_ln818_42' on array 'real_output' [347]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
