/**
 * LatticeMico32 timer emulation.
 *
 * Copyright (c) 2011 Reginaldo Silva (reginaldo@ubercomp.com)
 * Created: 11/09/11 00:26
 *
 * With strong inspiration from QEMU's hw/lm32_timer.c
 *
 * Specification available at:
 *   http://www.latticesemi.com/documents/mico32timer.pdf
 *
 * This Javascript code is free software; you can redistribute it
 * and/or modify it under the terms of the GNU Lesser General Public
 * License, version 2.1, as published by the Free Software Foundation.
 *
 * This code is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this code; if not, see
 * <http://www.gnu.org/licenses/lgpl-2.1.html>
 */
"use strict";

lm32.lm32Timer = function(params) {
    // dependencies
    var bits = lm32.bits;

    // parameters
    var id = params.id;
    var set_irq  = params.set_irq;  // function(irq_line, irq_value)
    var irq_line = params.irq_line; // my irq number

    // constants
    var R_SR       = 0; // status register
    var R_CR       = 1; // control register
    var R_PERIOD   = 2; // period register
    var R_SNAPSHOT = 3; // snapshot register
    var R_MAX      = 4;

    var SR_TO  = (1 << 0); // time out
    var SR_RUN = (1 << 1); // running

    var CR_ITO   = (1 << 0); // interrupt
    var CR_CONT  = (1 << 1); // continuous?
    var CR_START = (1 << 2); // start?
    var CR_STOP  = (1 << 3); // stop?

    // state
    var regs = new Array(R_MAX);

    function update_irq() {
        // the line below works only because ITO is the LSB
        var state = (regs[R_SR] & SR_TO) && (regs[R_CR] & CR_ITO);
        set_irq(irq_line, state);
        return state;
    }

    function read_32(addr) {
        var r = 0;
        addr = addr >> 2;

        switch (addr) {
            case R_SR:
            case R_CR:
            case R_PERIOD:
            case R_SNAPSHOT:
                r = regs[addr];
                break;
            default:
                r = 0;
                //console.log("lm32_timer: read access to unknown register 0x" + (addr << 2).toString(16));
                break;
        }
        return r;
    }

    function write_32(addr, value) {
        addr = addr >> 2;
        value = value | 0;
        switch (addr) {
            case R_SR:
                if(value & SR_TO) {
                    regs[R_SR] |= SR_TO;
                } else {
                    regs[R_SR] &= ~SR_TO;
                }
                break;
            case R_CR:
                regs[R_CR] = value;
                if((value & CR_START) != 0) {
                    regs[R_SR] |= SR_RUN;
                }
                if((value & CR_STOP) != 0) {
                    regs[R_SR] &= ~SR_RUN;
                }
                break;
            case R_PERIOD:
                if(value < 0) {
                    throw ('timer' + id + 'bad period ' + value);
                } else {
                    regs[addr] = value;
                    regs[R_SNAPSHOT] = value;
                }
                break;
            case R_SNAPSHOT:
                //console.log("lm32_timer: write access to read only register 0x" + (addr << 2).toString(16));
                break;
            default:
                //console.log("lm32_timer: write access to unknown register 0x" + (addr << 2).toString(16));
                break;
        }
        update_irq();
    }

    function on_tick(ticks) {
        if((regs[R_SR] & SR_RUN)) {
            regs[R_SNAPSHOT] -= ticks;
            if(regs[R_SNAPSHOT] <= 0) {
                hit(-regs[R_SNAPSHOT]);
            }
        }

    }

    function hit(remainder) {
        if(remainder >= regs[R_PERIOD]) {
            //console.log('bad remainder. missed an entire period. run less instructions per cpu.step() call');
        }

        // timeout
        regs[R_SR] = regs[R_SR] | SR_TO;

        // when counter is zero, snapshot is updated, regardless of CR_CONT
        regs[R_SNAPSHOT] = regs[R_PERIOD];

        if((regs[R_CR] & CR_CONT) == 0) {
            // not continuous, stop running
            regs[R_SR] &= ~SR_RUN;
        }
        update_irq();
    }

    function reset() {
        for(var i = 0; i < R_MAX; i++) {
            regs[i] = 0;
        }
    }

    function get_mmio_handlers() {
        var handlers = {
            read_32: read_32,
            write_32: write_32
        };
        return handlers;
    }

    //initialization:
    reset()
    // publication:
    return {
        iomem_size: 4 * R_MAX,
        get_mmio_handlers: get_mmio_handlers,
        on_tick: on_tick,
        reset: reset,
        update_irq: update_irq
    };
};

