Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 12 02:05:17 2020
| Host         : DESKTOP-LUFQO37 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           19 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+--------------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+--------------------------+------------------+----------------+
|  clk_wiz_inst/inst/clk_out2 |               |                          |                1 |              1 |
|  clk_wiz_inst/inst/clk_out2 |               | vga1/h_sync0             |                1 |              1 |
|  clk_wiz_inst/inst/clk_out2 |               | vga1/v_sync0             |                1 |              1 |
|  clk_wiz_inst/inst/clk_out2 | vga1/eqOp__61 |                          |                1 |              1 |
|  s_clk_IBUF_BUFG            |               |                          |                1 |              1 |
|  clk_wiz_inst/inst/clk_out2 | vga1/eqOp__61 | vga1/v_count[31]_i_1_n_0 |                8 |             31 |
|  s_clk_IBUF_BUFG            |               | led0_cntr/eqOp           |                8 |             31 |
|  clk_wiz_inst/inst/clk_out2 |               | vga1/eqOp__61            |                9 |             32 |
+-----------------------------+---------------+--------------------------+------------------+----------------+


