[ START MERGED ]
un1_PACKETISER_i[0] opRxStream.Valid_Q
PACKETISER/rx_state_i[0] PACKETISER/rx_state[0]
[ END MERGED ]
[ START CLIPPED ]
VCC
PACKETISER/rx_len_7_s_7_0_S1
PACKETISER/rx_len_7_s_7_0_COUT
PACKETISER/UART_Inst/clk_cnt_cry_0_S0[0]
PACKETISER/UART_Inst/N_1
PACKETISER/UART_Inst/clk_cnt_cry_0_COUT[7]
PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_0_0_S1
PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_0_0_S0
PACKETISER/UART_Inst/N_2
PACKETISER/UART_Inst/un1_clk_cnt2_11_s_9_0_S1
PACKETISER/UART_Inst/un1_clk_cnt2_11_s_9_0_COUT
PACKETISER/UART_Inst/un1_tx_cnt_6_cry_0_0_S1
PACKETISER/UART_Inst/un1_tx_cnt_6_cry_0_0_S0
PACKETISER/UART_Inst/N_3
PACKETISER/UART_Inst/un1_tx_cnt_6_s_3_0_S1
PACKETISER/UART_Inst/un1_tx_cnt_6_s_3_0_COUT
PACKETISER/UART_Inst/un1_rx_cnt_6_cry_0_0_S1
PACKETISER/UART_Inst/un1_rx_cnt_6_cry_0_0_S0
PACKETISER/UART_Inst/N_4
PACKETISER/UART_Inst/un1_rx_cnt_6_s_3_0_S1
PACKETISER/UART_Inst/un1_rx_cnt_6_s_3_0_COUT
PACKETISER/rx_len_7_cry_0_0_S1
PACKETISER/rx_len_7_cry_0_0_S0
PACKETISER/N_1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.0.240.2 -- WARNING: Map write only section -- Wed May 11 09:28:56 2022

SYSCONFIG DONE_OD=ON DONE_EX=OFF CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF INBUF=ON MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE MY_ASSP=OFF ONE_TIME_PROGRAM=OFF ;
LOCATE COMP "opLED[0]" SITE "46" ;
LOCATE COMP "ipClk" SITE "21" ;
LOCATE COMP "opUART_Tx" SITE "109" ;
LOCATE COMP "opLED[7]" SITE "37" ;
LOCATE COMP "opLED[6]" SITE "38" ;
LOCATE COMP "opLED[5]" SITE "39" ;
LOCATE COMP "opLED[4]" SITE "40" ;
LOCATE COMP "opLED[3]" SITE "43" ;
LOCATE COMP "opLED[2]" SITE "44" ;
LOCATE COMP "opLED[1]" SITE "45" ;
LOCATE COMP "ipUART_Rx" SITE "110" ;
LOCATE COMP "ipnReset" SITE "19" ;
FREQUENCY PORT "ipClk" 50.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
