                   SYNTHESIS REPORT
====================Information====================
commit date: Sat_Jan_1_23:50:58_2022_+0800
top_name: ysyx_210703
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
317011.1  317011.1  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
31139  31139  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210703
Date   : Sat Jan  1 23:58:36 2022
****************************************
    
Number of ports:                         8917
Number of nets:                         39368
Number of cells:                        31617
Number of combinational cells:          26196
Number of sequential cells:              4943
Number of macros/black boxes:               0
Number of buf/inv:                       5961
Number of references:                       2
Combinational area:             190708.777015
Buf/Inv area:                    26233.013512
Noncombinational area:          126302.275482
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                317011.052497
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
ysyx_210703                       317011.0525    100.0     759.8120       0.0000  0.0000  ysyx_210703
core                              316251.2405     99.8       0.0000       0.0000  0.0000  ysyx_210703_SimTop_0
core/arbiter_core_mmu               1955.3392      0.6    1955.3392       0.0000  0.0000  ysyx_210703_CoreArbiter2to1_0
core/arbiter_mmu_io                 2271.3672      0.7    2271.3672       0.0000  0.0000  ysyx_210703_BusArbiter1to2_0
core/clint                         14765.9042      4.7    7356.0560    7409.8483  0.0000  ysyx_210703_Clint_0
core/core                         270628.8998     85.4       0.0000       0.0000  0.0000  ysyx_210703_Core_0
core/core/csr                      36735.9022     11.6   17214.7847   19521.1175  0.0000  ysyx_210703_Csr_0
core/core/decode                    2557.8096      0.8    2557.8096       0.0000  0.0000  ysyx_210703_Decode_0
core/core/execution               118147.4048     37.3    8485.6880   17810.5318  0.0000  ysyx_210703_Execution_0
core/core/execution/alu            27700.1903      8.7   27700.1903       0.0000  0.0000  ysyx_210703_Alu_0
core/core/execution/bju             8298.7608      2.6    8298.7608       0.0000  0.0000  ysyx_210703_Bju_0
core/core/execution/lsu             8552.9281      2.7    6789.8952    1763.0329  0.0000  ysyx_210703_Lsu_0
core/core/execution/mdu            47299.3058     14.9   37283.2351   10016.0707  0.0000  ysyx_210703_Mdu_0
core/core/fetch                     8101.0753      2.6    4650.3184    3450.7569  0.0000  ysyx_210703_InstFetch_0
core/core/rf                      101131.6511     31.9   50438.0686   50693.5825  0.0000  ysyx_210703_RegFile_0
core/core/writeback                 3955.0568      1.2    3955.0568       0.0000  0.0000  ysyx_210703_WriteBack_0
core/mmu                           16220.9779      5.1    6102.7024   10118.2755  0.0000  ysyx_210703_MMU_0
core/rw_axi                        10408.7522      3.3    4889.6928    5519.0594  0.0000  ysyx_210703_AXI4_0
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
Total                                                   190708.7770  126302.2755  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210703
Date   : Sat Jan  1 23:58:33 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/core/execution/dispatch_info_uop_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/fetch/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_uop_reg_4_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_uop_reg_4_/Q (LVT_DQHDV1)
                                                        0.2153    0.3496     0.3496 f
  core/core/execution/alu_io_dispatch_info_bits_uop[4] (net)
                                               11                 0.0000     0.3496 f
  core/core/execution/bju/io_dispatch_info_bits_uop[4] (ysyx_210703_Bju_0)
                                                                  0.0000     0.3496 f
  core/core/execution/bju/io_dispatch_info_bits_uop[4] (net)      0.0000     0.3496 f
  core/core/execution/bju/U9/A2 (LVT_NOR2HDV1)          0.2153    0.0000     0.3496 f
  core/core/execution/bju/U9/ZN (LVT_NOR2HDV1)          0.2040    0.1548     0.5044 r
  core/core/execution/bju/n465 (net)            3                 0.0000     0.5044 r
  core/core/execution/bju/U98/A3 (LVT_AND4HDV2)         0.2040    0.0000     0.5044 r
  core/core/execution/bju/U98/Z (LVT_AND4HDV2)          0.3486    0.3868     0.8912 r
  core/core/execution/bju/n467 (net)           26                 0.0000     0.8912 r
  core/core/execution/bju/U99/I (LVT_INHDV4)            0.3486    0.0000     0.8912 r
  core/core/execution/bju/U99/ZN (LVT_INHDV4)           0.2473    0.2157     1.1068 f
  core/core/execution/bju/n1077 (net)          41                 0.0000     1.1068 f
  core/core/execution/bju/U668/B1 (LVT_OAI22HDV1)       0.2473    0.0000     1.1068 f
  core/core/execution/bju/U668/ZN (LVT_OAI22HDV1)       0.2692    0.1949     1.3017 r
  core/core/execution/bju/n543 (net)            2                 0.0000     1.3017 r
  core/core/execution/bju/U671/A1 (LVT_NAND2HDV1)       0.2692    0.0000     1.3017 r
  core/core/execution/bju/U671/ZN (LVT_NAND2HDV1)       0.1420    0.1171     1.4188 f
  core/core/execution/bju/n555 (net)            3                 0.0000     1.4188 f
  core/core/execution/bju/U685/A2 (LVT_OAI21HDV1)       0.1420    0.0000     1.4188 f
  core/core/execution/bju/U685/ZN (LVT_OAI21HDV1)       0.1945    0.1471     1.5659 r
  core/core/execution/bju/n580 (net)            2                 0.0000     1.5659 r
  core/core/execution/bju/U707/A1 (LVT_AOI21HDV1)       0.1945    0.0000     1.5659 r
  core/core/execution/bju/U707/ZN (LVT_AOI21HDV1)       0.1220    0.1074     1.6733 f
  core/core/execution/bju/n627 (net)            2                 0.0000     1.6733 f
  core/core/execution/bju/U752/A1 (LVT_OAI21HDV1)       0.1220    0.0000     1.6733 f
  core/core/execution/bju/U752/ZN (LVT_OAI21HDV1)       0.1499    0.1159     1.7892 r
  core/core/execution/bju/n628 (net)            1                 0.0000     1.7892 r
  core/core/execution/bju/U753/B (LVT_AOI21HDV1)        0.1499    0.0000     1.7892 r
  core/core/execution/bju/U753/ZN (LVT_AOI21HDV1)       0.1203    0.0619     1.8511 f
  core/core/execution/bju/n809 (net)            2                 0.0000     1.8511 f
  core/core/execution/bju/U930/A1 (LVT_OAI21HDV1)       0.1203    0.0000     1.8511 f
  core/core/execution/bju/U930/ZN (LVT_OAI21HDV1)       0.2068    0.1478     1.9990 r
  core/core/execution/bju/n839 (net)            2                 0.0000     1.9990 r
  core/core/execution/bju/U963/A1 (LVT_AOI21HDV2)       0.2068    0.0000     1.9990 r
  core/core/execution/bju/U963/ZN (LVT_AOI21HDV2)       0.1173    0.1037     2.1027 f
  core/core/execution/bju/n847 (net)            2                 0.0000     2.1027 f
  core/core/execution/bju/U972/A1 (LVT_OAI21HDV2)       0.1173    0.0000     2.1027 f
  core/core/execution/bju/U972/ZN (LVT_OAI21HDV2)       0.1845    0.1343     2.2370 r
  core/core/execution/bju/n855 (net)            2                 0.0000     2.2370 r
  core/core/execution/bju/U981/A1 (LVT_AOI21HDV2)       0.1845    0.0000     2.2370 r
  core/core/execution/bju/U981/ZN (LVT_AOI21HDV2)       0.1279    0.1142     2.3511 f
  core/core/execution/bju/n863 (net)            2                 0.0000     2.3511 f
  core/core/execution/bju/U990/A1 (LVT_OAI21HDV4)       0.1279    0.0000     2.3511 f
  core/core/execution/bju/U990/ZN (LVT_OAI21HDV4)       0.1545    0.1189     2.4700 r
  core/core/execution/bju/n872 (net)            2                 0.0000     2.4700 r
  core/core/execution/bju/U999/A1 (LVT_AOI21HDV4)       0.1545    0.0000     2.4700 r
  core/core/execution/bju/U999/ZN (LVT_AOI21HDV4)       0.0822    0.0741     2.5441 f
  core/core/execution/bju/n881 (net)            2                 0.0000     2.5441 f
  core/core/execution/bju/U1006/A1 (LVT_OAI21HDV1)      0.0822    0.0000     2.5441 f
  core/core/execution/bju/U1006/ZN (LVT_OAI21HDV1)      0.2152    0.1427     2.6868 r
  core/core/execution/bju/n889 (net)            2                 0.0000     2.6868 r
  core/core/execution/bju/U1014/A1 (LVT_AOI21HDV1)      0.2152    0.0000     2.6868 r
  core/core/execution/bju/U1014/ZN (LVT_AOI21HDV1)      0.1413    0.1232     2.8101 f
  core/core/execution/bju/n897 (net)            2                 0.0000     2.8101 f
  core/core/execution/bju/U93/A1 (LVT_OAI21HDV2)        0.1413    0.0000     2.8101 f
  core/core/execution/bju/U93/ZN (LVT_OAI21HDV2)        0.1769    0.1350     2.9451 r
  core/core/execution/bju/n906 (net)            2                 0.0000     2.9451 r
  core/core/execution/bju/U1028/A1 (LVT_AOI21HDV1)      0.1769    0.0000     2.9451 r
  core/core/execution/bju/U1028/ZN (LVT_AOI21HDV1)      0.1331    0.1169     3.0619 f
  core/core/execution/bju/n915 (net)            2                 0.0000     3.0619 f
  core/core/execution/bju/U101/A1 (LVT_OAI21HDV2)       0.1331    0.0000     3.0619 f
  core/core/execution/bju/U101/ZN (LVT_OAI21HDV2)       0.1761    0.1329     3.1948 r
  core/core/execution/bju/n924 (net)            2                 0.0000     3.1948 r
  core/core/execution/bju/U1043/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.1948 r
  core/core/execution/bju/U1043/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.3115 f
  core/core/execution/bju/n933 (net)            2                 0.0000     3.3115 f
  core/core/execution/bju/U88/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.3115 f
  core/core/execution/bju/U88/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.4443 r
  core/core/execution/bju/n942 (net)            2                 0.0000     3.4443 r
  core/core/execution/bju/U1058/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.4443 r
  core/core/execution/bju/U1058/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.5610 f
  core/core/execution/bju/n951 (net)            2                 0.0000     3.5610 f
  core/core/execution/bju/U85/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.5610 f
  core/core/execution/bju/U85/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.6939 r
  core/core/execution/bju/n961 (net)            2                 0.0000     3.6939 r
  core/core/execution/bju/U1071/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.6939 r
  core/core/execution/bju/U1071/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.8105 f
  core/core/execution/bju/n970 (net)            2                 0.0000     3.8105 f
  core/core/execution/bju/U82/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.8105 f
  core/core/execution/bju/U82/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.9434 r
  core/core/execution/bju/n979 (net)            2                 0.0000     3.9434 r
  core/core/execution/bju/U1086/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.9434 r
  core/core/execution/bju/U1086/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.0601 f
  core/core/execution/bju/n988 (net)            2                 0.0000     4.0601 f
  core/core/execution/bju/U67/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.0601 f
  core/core/execution/bju/U67/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.1929 r
  core/core/execution/bju/n997 (net)            2                 0.0000     4.1929 r
  core/core/execution/bju/U1102/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.1929 r
  core/core/execution/bju/U1102/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.3096 f
  core/core/execution/bju/n1006 (net)           2                 0.0000     4.3096 f
  core/core/execution/bju/U77/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.3096 f
  core/core/execution/bju/U77/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.4425 r
  core/core/execution/bju/n1015 (net)           2                 0.0000     4.4425 r
  core/core/execution/bju/U1118/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.4425 r
  core/core/execution/bju/U1118/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.5591 f
  core/core/execution/bju/n1024 (net)           2                 0.0000     4.5591 f
  core/core/execution/bju/U74/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.5591 f
  core/core/execution/bju/U74/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.6920 r
  core/core/execution/bju/n1033 (net)           2                 0.0000     4.6920 r
  core/core/execution/bju/U1134/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.6920 r
  core/core/execution/bju/U1134/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.8087 f
  core/core/execution/bju/n1042 (net)           2                 0.0000     4.8087 f
  core/core/execution/bju/U71/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.8087 f
  core/core/execution/bju/U71/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.9415 r
  core/core/execution/bju/n1051 (net)           2                 0.0000     4.9415 r
  core/core/execution/bju/U1150/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.9415 r
  core/core/execution/bju/U1150/ZN (LVT_AOI21HDV1)      0.1330    0.1167     5.0582 f
  core/core/execution/bju/n1062 (net)           2                 0.0000     5.0582 f
  core/core/execution/bju/U1159/A1 (LVT_OAI21HDV2)      0.1330    0.0000     5.0582 f
  core/core/execution/bju/U1159/ZN (LVT_OAI21HDV2)      0.1493    0.1174     5.1756 r
  core/core/execution/bju/n1066 (net)           1                 0.0000     5.1756 r
  core/core/execution/bju/U1163/CI (LVT_AD1HDV1)        0.1493    0.0000     5.1756 r
  core/core/execution/bju/U1163/CO (LVT_AD1HDV1)        0.1223    0.2019     5.3775 r
  core/core/execution/bju/n1071 (net)           1                 0.0000     5.3775 r
  core/core/execution/bju/U1167/CI (LVT_AD1HDV1)        0.1223    0.0000     5.3775 r
  core/core/execution/bju/U1167/CO (LVT_AD1HDV1)        0.1223    0.1964     5.5739 r
  core/core/execution/bju/n1074 (net)           1                 0.0000     5.5739 r
  core/core/execution/bju/U1168/CI (LVT_AD1HDV1)        0.1223    0.0000     5.5739 r
  core/core/execution/bju/U1168/CO (LVT_AD1HDV1)        0.1262    0.1989     5.7728 r
  core/core/execution/bju/n1081 (net)           1                 0.0000     5.7728 r
  core/core/execution/bju/U1173/A1 (LVT_XOR2HDV2)       0.1262    0.0000     5.7728 r
  core/core/execution/bju/U1173/Z (LVT_XOR2HDV2)        0.0611    0.1417     5.9145 f
  core/core/execution/bju/n1082 (net)           1                 0.0000     5.9145 f
  core/core/execution/bju/U1174/A1 (LVT_AND2HDV2)       0.0611    0.0000     5.9145 f
  core/core/execution/bju/U1174/Z (LVT_AND2HDV2)        0.0535    0.1053     6.0198 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (net)
                                                1                 0.0000     6.0198 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (ysyx_210703_Bju_0)
                                                                  0.0000     6.0198 f
  core/core/execution/io_redirect_info_bits_addr[63] (net)        0.0000     6.0198 f
  core/core/execution/io_redirect_info_bits_addr[63] (ysyx_210703_Execution_0)
                                                                  0.0000     6.0198 f
  core/core/execution_io_redirect_info_bits_addr[63] (net)        0.0000     6.0198 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (ysyx_210703_InstFetch_0)
                                                                  0.0000     6.0198 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (net)             0.0000     6.0198 f
  core/core/fetch/U553/B2 (LVT_AOI22HDV2)               0.0535    0.0000     6.0198 f
  core/core/fetch/U553/ZN (LVT_AOI22HDV2)               0.1522    0.0902     6.1100 r
  core/core/fetch/n439 (net)                    1                 0.0000     6.1100 r
  core/core/fetch/U554/C (LVT_OAI211HDV1)               0.1522    0.0000     6.1100 r
  core/core/fetch/U554/ZN (LVT_OAI211HDV1)              0.1174    0.1034     6.2134 f
  core/core/fetch/N89 (net)                     1                 0.0000     6.2134 f
  core/core/fetch/pc_reg_63_/D (LVT_DQHDV4)             0.1174    0.0000     6.2134 f
  data arrival time                                                          6.2134
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/fetch/pc_reg_63_/CK (LVT_DQHDV4)                      0.0000     6.3500 r
  library setup time                                             -0.1356     6.2144
  data required time                                                         6.2144
  ------------------------------------------------------------------------------------
  data required time                                                         6.2144
  data arrival time                                                         -6.2134
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0010
  Startpoint: core/core/execution/dispatch_info_need_imm_reg
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/writeback_info_data_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_need_imm_reg/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_need_imm_reg/Q (LVT_DQHDV1)
                                                        0.3780    0.4200     0.4200 r
  core/core/execution/alu_io_dispatch_info_bits_need_imm (net)
                                               13                 0.0000     0.4200 r
  core/core/execution/alu/io_dispatch_info_bits_need_imm (ysyx_210703_Alu_0)
                                                                  0.0000     0.4200 r
  core/core/execution/alu/io_dispatch_info_bits_need_imm (net)    0.0000     0.4200 r
  core/core/execution/alu/U92/I (LVT_BUFHDV1)           0.3780    0.0000     0.4200 r
  core/core/execution/alu/U92/Z (LVT_BUFHDV1)           0.0937    0.1475     0.5676 r
  core/core/execution/alu/n2241 (net)           1                 0.0000     0.5676 r
  core/core/execution/alu/U32/I (LVT_INHDV4)            0.0937    0.0000     0.5676 r
  core/core/execution/alu/U32/ZN (LVT_INHDV4)           0.0589    0.0525     0.6201 f
  core/core/execution/alu/n20 (net)             3                 0.0000     0.6201 f
  core/core/execution/alu/U7/I (LVT_INHDV6)             0.0589    0.0000     0.6201 f
  core/core/execution/alu/U7/ZN (LVT_INHDV6)            0.1656    0.1082     0.7283 r
  core/core/execution/alu/n23 (net)            26                 0.0000     0.7283 r
  core/core/execution/alu/U528/A2 (LVT_NAND2HDV1)       0.1656    0.0000     0.7283 r
  core/core/execution/alu/U528/ZN (LVT_NAND2HDV1)       0.0942    0.0603     0.7886 f
  core/core/execution/alu/n258 (net)            1                 0.0000     0.7886 f
  core/core/execution/alu/U146/A2 (LVT_AND2HDV2)        0.0942    0.0000     0.7886 f
  core/core/execution/alu/U146/Z (LVT_AND2HDV2)         0.2750    0.2817     1.0703 f
  core/core/execution/alu/n24 (net)            25                 0.0000     1.0703 f
  core/core/execution/alu/U61/I (LVT_INHDV2)            0.2750    0.0000     1.0703 f
  core/core/execution/alu/U61/ZN (LVT_INHDV2)           0.2042    0.1688     1.2391 r
  core/core/execution/alu/n1145 (net)           9                 0.0000     1.2391 r
  core/core/execution/alu/U986/A1 (LVT_NOR2HDV1)        0.2042    0.0000     1.2391 r
  core/core/execution/alu/U986/ZN (LVT_NOR2HDV1)        0.1374    0.0651     1.3042 f
  core/core/execution/alu/n434 (net)            2                 0.0000     1.3042 f
  core/core/execution/alu/U994/A1 (LVT_OAI21HDV1)       0.1374    0.0000     1.3042 f
  core/core/execution/alu/U994/ZN (LVT_OAI21HDV1)       0.1517    0.1200     1.4242 r
  core/core/execution/alu/n435 (net)            1                 0.0000     1.4242 r
  core/core/execution/alu/U995/B (LVT_AOI21HDV1)        0.1517    0.0000     1.4242 r
  core/core/execution/alu/U995/ZN (LVT_AOI21HDV1)       0.1172    0.0635     1.4877 f
  core/core/execution/alu/n586 (net)            2                 0.0000     1.4877 f
  core/core/execution/alu/U1011/A2 (LVT_OAI21HDV1)      0.1172    0.0000     1.4877 f
  core/core/execution/alu/U1011/ZN (LVT_OAI21HDV1)      0.1929    0.1429     1.6306 r
  core/core/execution/alu/n698 (net)            2                 0.0000     1.6306 r
  core/core/execution/alu/U1419/A1 (LVT_AOI21HDV1)      0.1929    0.0000     1.6306 r
  core/core/execution/alu/U1419/ZN (LVT_AOI21HDV1)      0.1203    0.1060     1.7366 f
  core/core/execution/alu/n1277 (net)           2                 0.0000     1.7366 f
  core/core/execution/alu/U2130/A1 (LVT_OAI21HDV1)      0.1203    0.0000     1.7366 f
  core/core/execution/alu/U2130/ZN (LVT_OAI21HDV1)      0.2154    0.1527     1.8893 r
  core/core/execution/alu/n3413 (net)           2                 0.0000     1.8893 r
  core/core/execution/alu/U2137/A1 (LVT_AOI21HDV1)      0.2154    0.0000     1.8893 r
  core/core/execution/alu/U2137/ZN (LVT_AOI21HDV1)      0.1346    0.1174     2.0066 f
  core/core/execution/alu/n3463 (net)           2                 0.0000     2.0066 f
  core/core/execution/alu/U129/A1 (LVT_OAI21HDV1)       0.1346    0.0000     2.0066 f
  core/core/execution/alu/U129/ZN (LVT_OAI21HDV1)       0.2160    0.1564     2.1630 r
  core/core/execution/alu/n3502 (net)           2                 0.0000     2.1630 r
  core/core/execution/alu/U128/A1 (LVT_AOI21HDV1)       0.2160    0.0000     2.1630 r
  core/core/execution/alu/U128/ZN (LVT_AOI21HDV1)       0.1347    0.1174     2.2805 f
  core/core/execution/alu/n3539 (net)           2                 0.0000     2.2805 f
  core/core/execution/alu/U142/A1 (LVT_OAI21HDV1)       0.1347    0.0000     2.2805 f
  core/core/execution/alu/U142/ZN (LVT_OAI21HDV1)       0.2159    0.1565     2.4369 r
  core/core/execution/alu/n3546 (net)           2                 0.0000     2.4369 r
  core/core/execution/alu/U126/A1 (LVT_AOI21HDV1)       0.2159    0.0000     2.4369 r
  core/core/execution/alu/U126/ZN (LVT_AOI21HDV1)       0.1414    0.1233     2.5603 f
  core/core/execution/alu/n3586 (net)           2                 0.0000     2.5603 f
  core/core/execution/alu/U2162/A1 (LVT_OAI21HDV2)      0.1414    0.0000     2.5603 f
  core/core/execution/alu/U2162/ZN (LVT_OAI21HDV2)      0.1769    0.1350     2.6953 r
  core/core/execution/alu/n1436 (net)           2                 0.0000     2.6953 r
  core/core/execution/alu/U2168/A1 (LVT_AOI21HDV1)      0.1769    0.0000     2.6953 r
  core/core/execution/alu/U2168/ZN (LVT_AOI21HDV1)      0.1331    0.1169     2.8122 f
  core/core/execution/alu/n1487 (net)           2                 0.0000     2.8122 f
  core/core/execution/alu/U122/A1 (LVT_OAI21HDV2)       0.1331    0.0000     2.8122 f
  core/core/execution/alu/U122/ZN (LVT_OAI21HDV2)       0.1763    0.1329     2.9450 r
  core/core/execution/alu/n1547 (net)           2                 0.0000     2.9450 r
  core/core/execution/alu/U2438/A1 (LVT_AOI21HDV1)      0.1763    0.0000     2.9450 r
  core/core/execution/alu/U2438/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.0618 f
  core/core/execution/alu/n3631 (net)           2                 0.0000     3.0618 f
  core/core/execution/alu/U117/A1 (LVT_OAI21HDV2)       0.1330    0.0000     3.0618 f
  core/core/execution/alu/U117/ZN (LVT_OAI21HDV2)       0.1768    0.1329     3.1946 r
  core/core/execution/alu/n1595 (net)           2                 0.0000     3.1946 r
  core/core/execution/alu/U2489/A1 (LVT_AOI21HDV1)      0.1768    0.0000     3.1946 r
  core/core/execution/alu/U2489/ZN (LVT_AOI21HDV1)      0.1331    0.1168     3.3115 f
  core/core/execution/alu/n1670 (net)           2                 0.0000     3.3115 f
  core/core/execution/alu/U111/A1 (LVT_OAI21HDV2)       0.1331    0.0000     3.3115 f
  core/core/execution/alu/U111/ZN (LVT_OAI21HDV2)       0.1761    0.1329     3.4443 r
  core/core/execution/alu/n1716 (net)           2                 0.0000     3.4443 r
  core/core/execution/alu/U2592/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.4443 r
  core/core/execution/alu/U2592/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.5610 f
  core/core/execution/alu/n3670 (net)           2                 0.0000     3.5610 f
  core/core/execution/alu/U140/A1 (LVT_OAI21HDV2)       0.1330    0.0000     3.5610 f
  core/core/execution/alu/U140/ZN (LVT_OAI21HDV2)       0.1769    0.1329     3.6939 r
  core/core/execution/alu/n3708 (net)           2                 0.0000     3.6939 r
  core/core/execution/alu/U2602/A1 (LVT_AOI21HDV1)      0.1769    0.0000     3.6939 r
  core/core/execution/alu/U2602/ZN (LVT_AOI21HDV1)      0.1331    0.1169     3.8107 f
  core/core/execution/alu/n1771 (net)           2                 0.0000     3.8107 f
  core/core/execution/alu/U104/A1 (LVT_OAI21HDV2)       0.1331    0.0000     3.8107 f
  core/core/execution/alu/U104/ZN (LVT_OAI21HDV2)       0.1761    0.1329     3.9436 r
  core/core/execution/alu/n1814 (net)           2                 0.0000     3.9436 r
  core/core/execution/alu/U2705/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.9436 r
  core/core/execution/alu/U2705/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.0603 f
  core/core/execution/alu/n3752 (net)           2                 0.0000     4.0603 f
  core/core/execution/alu/U100/A1 (LVT_OAI21HDV2)       0.1330    0.0000     4.0603 f
  core/core/execution/alu/U100/ZN (LVT_OAI21HDV2)       0.1761    0.1329     4.1931 r
  core/core/execution/alu/n1867 (net)           2                 0.0000     4.1931 r
  core/core/execution/alu/U2757/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.1931 r
  core/core/execution/alu/U2757/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.3098 f
  core/core/execution/alu/n1922 (net)           2                 0.0000     4.3098 f
  core/core/execution/alu/U97/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.3098 f
  core/core/execution/alu/U97/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.4427 r
  core/core/execution/alu/n1988 (net)           2                 0.0000     4.4427 r
  core/core/execution/alu/U2858/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.4427 r
  core/core/execution/alu/U2858/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.5593 f
  core/core/execution/alu/n3788 (net)           2                 0.0000     4.5593 f
  core/core/execution/alu/U138/A1 (LVT_OAI21HDV2)       0.1330    0.0000     4.5593 f
  core/core/execution/alu/U138/ZN (LVT_OAI21HDV2)       0.1761    0.1329     4.6922 r
  core/core/execution/alu/n3827 (net)           2                 0.0000     4.6922 r
  core/core/execution/alu/U2870/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.6922 r
  core/core/execution/alu/U2870/ZN (LVT_AOI21HDV1)      0.1560    0.1329     4.8251 f
  core/core/execution/alu/n2047 (net)           2                 0.0000     4.8251 f
  core/core/execution/alu/U2924/A1 (LVT_OAI21HDV4)      0.1560    0.0000     4.8251 f
  core/core/execution/alu/U2924/ZN (LVT_OAI21HDV4)      0.1351    0.1124     4.9375 r
  core/core/execution/alu/n2152 (net)           2                 0.0000     4.9375 r
  core/core/execution/alu/U3006/A1 (LVT_AOI21HDV1)      0.1351    0.0000     4.9375 r
  core/core/execution/alu/U3006/ZN (LVT_AOI21HDV1)      0.1200    0.1015     5.0390 f
  core/core/execution/alu/n3880 (net)           2                 0.0000     5.0390 f
  core/core/execution/alu/U136/A1 (LVT_OAI21HDV1)       0.1200    0.0000     5.0390 f
  core/core/execution/alu/U136/ZN (LVT_OAI21HDV1)       0.1773    0.1305     5.1696 r
  core/core/execution/alu/n3916 (net)           1                 0.0000     5.1696 r
  core/core/execution/alu/U4110/CI (LVT_AD1HDV1)        0.1773    0.0000     5.1696 r
  core/core/execution/alu/U4110/CO (LVT_AD1HDV1)        0.1265    0.2076     5.3772 r
  core/core/execution/alu/n3961 (net)           1                 0.0000     5.3772 r
  core/core/execution/alu/U4133/CI (LVT_AD1HDV1)        0.1265    0.0000     5.3772 r
  core/core/execution/alu/U4133/CO (LVT_AD1HDV1)        0.1284    0.1973     5.5745 r
  core/core/execution/alu/n4008 (net)           1                 0.0000     5.5745 r
  core/core/execution/alu/U4155/CI (LVT_AD1HDV1)        0.1284    0.0000     5.5745 r
  core/core/execution/alu/U4155/CO (LVT_AD1HDV1)        0.1228    0.1958     5.7702 r
  core/core/execution/alu/n4011 (net)           1                 0.0000     5.7702 r
  core/core/execution/alu/U4156/A1 (LVT_XOR2HDV1)       0.1228    0.0000     5.7702 r
  core/core/execution/alu/U4156/Z (LVT_XOR2HDV1)        0.0770    0.1587     5.9289 f
  core/core/execution/alu/n4056 (net)           1                 0.0000     5.9289 f
  core/core/execution/alu/U4175/A2 (LVT_AOI21HDV1)      0.0770    0.0000     5.9289 f
  core/core/execution/alu/U4175/ZN (LVT_AOI21HDV1)      0.1491    0.1191     6.0480 r
  core/core/execution/alu/n4057 (net)           1                 0.0000     6.0480 r
  core/core/execution/alu/U4176/B (LVT_IOA21HDV2)       0.1491    0.0000     6.0480 r
  core/core/execution/alu/U4176/ZN (LVT_IOA21HDV2)      0.0629    0.0562     6.1043 f
  core/core/execution/alu/io_wb_info_bits_data[63] (net)
                                                1                 0.0000     6.1043 f
  core/core/execution/alu/io_wb_info_bits_data[63] (ysyx_210703_Alu_0)
                                                                  0.0000     6.1043 f
  core/core/execution/alu_io_wb_info_bits_data[63] (net)          0.0000     6.1043 f
  core/core/execution/U55/A1 (LVT_NAND2HDV1)            0.0629    0.0000     6.1043 f
  core/core/execution/U55/ZN (LVT_NAND2HDV1)            0.0967    0.0483     6.1525 r
  core/core/execution/n18 (net)                 1                 0.0000     6.1525 r
  core/core/execution/U54/A1 (LVT_NAND2HDV1)            0.0967    0.0000     6.1525 r
  core/core/execution/U54/ZN (LVT_NAND2HDV1)            0.0568    0.0510     6.2035 f
  core/core/execution/N624 (net)                1                 0.0000     6.2035 f
  core/core/execution/writeback_info_data_reg_63_/D (LVT_DQHDV1)
                                                        0.0568    0.0000     6.2035 f
  data arrival time                                                          6.2035
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/writeback_info_data_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1452     6.2048
  data required time                                                         6.2048
  ------------------------------------------------------------------------------------
  data required time                                                         6.2048
  data arrival time                                                         -6.2035
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0013
  Startpoint: core/core/execution/mdu/multiplier_divisor_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/mdu/multiplicand_dividend_reg_127_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/mdu/multiplier_divisor_reg_1_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/mdu/multiplier_divisor_reg_1_/Q (LVT_DQHDV1)
                                                        0.1640    0.3092     0.3092 f
  core/core/execution/mdu/multiplier_divisor_hi_1[1] (net)
                                                7                 0.0000     0.3092 f
  core/core/execution/mdu/U869/A1 (LVT_INOR2HDV1)       0.1640    0.0000     0.3092 f
  core/core/execution/mdu/U869/ZN (LVT_INOR2HDV1)       0.0801    0.1450     0.4542 f
  core/core/execution/mdu/n2136 (net)           2                 0.0000     0.4542 f
  core/core/execution/mdu/U874/A1 (LVT_OAI21HDV1)       0.0801    0.0000     0.4542 f
  core/core/execution/mdu/U874/ZN (LVT_OAI21HDV1)       0.1924    0.1305     0.5847 r
  core/core/execution/mdu/n2177 (net)           2                 0.0000     0.5847 r
  core/core/execution/mdu/U258/A2 (LVT_AOI21HDV1)       0.1924    0.0000     0.5847 r
  core/core/execution/mdu/U258/ZN (LVT_AOI21HDV1)       0.1376    0.1188     0.7035 f
  core/core/execution/mdu/n1533 (net)           3                 0.0000     0.7035 f
  core/core/execution/mdu/U1146/A1 (LVT_OAI21HDV1)      0.1376    0.0000     0.7035 f
  core/core/execution/mdu/U1146/ZN (LVT_OAI21HDV1)      0.1940    0.1444     0.8479 r
  core/core/execution/mdu/n1335 (net)           2                 0.0000     0.8479 r
  core/core/execution/mdu/U1174/A1 (LVT_AOI21HDV1)      0.1940    0.0000     0.8479 r
  core/core/execution/mdu/U1174/ZN (LVT_AOI21HDV1)      0.1206    0.1062     0.9541 f
  core/core/execution/mdu/n1359 (net)           2                 0.0000     0.9541 f
  core/core/execution/mdu/U1241/A1 (LVT_OAI21HDV1)      0.1206    0.0000     0.9541 f
  core/core/execution/mdu/U1241/ZN (LVT_OAI21HDV1)      0.1929    0.1400     1.0941 r
  core/core/execution/mdu/n1378 (net)           2                 0.0000     1.0941 r
  core/core/execution/mdu/U1369/A1 (LVT_AOI21HDV1)      0.1929    0.0000     1.0941 r
  core/core/execution/mdu/U1369/ZN (LVT_AOI21HDV1)      0.1203    0.1060     1.2001 f
  core/core/execution/mdu/n1373 (net)           2                 0.0000     1.2001 f
  core/core/execution/mdu/U195/A1 (LVT_OAI21HDV1)       0.1203    0.0000     1.2001 f
  core/core/execution/mdu/U195/ZN (LVT_OAI21HDV1)       0.2154    0.1527     1.3528 r
  core/core/execution/mdu/n2111 (net)           2                 0.0000     1.3528 r
  core/core/execution/mdu/U1502/A1 (LVT_AOI21HDV1)      0.2154    0.0000     1.3528 r
  core/core/execution/mdu/U1502/ZN (LVT_AOI21HDV1)      0.1346    0.1174     1.4701 f
  core/core/execution/mdu/n2579 (net)           2                 0.0000     1.4701 f
  core/core/execution/mdu/U42/A1 (LVT_OAI21HDV1)        0.1346    0.0000     1.4701 f
  core/core/execution/mdu/U42/ZN (LVT_OAI21HDV1)        0.2159    0.1564     1.6266 r
  core/core/execution/mdu/n2118 (net)           2                 0.0000     1.6266 r
  core/core/execution/mdu/U1509/A1 (LVT_AOI21HDV1)      0.2159    0.0000     1.6266 r
  core/core/execution/mdu/U1509/ZN (LVT_AOI21HDV1)      0.1347    0.1174     1.7440 f
  core/core/execution/mdu/n2527 (net)           2                 0.0000     1.7440 f
  core/core/execution/mdu/U35/A1 (LVT_OAI21HDV1)        0.1347    0.0000     1.7440 f
  core/core/execution/mdu/U35/ZN (LVT_OAI21HDV1)        0.2159    0.1564     1.9004 r
  core/core/execution/mdu/n2149 (net)           2                 0.0000     1.9004 r
  core/core/execution/mdu/U1513/A1 (LVT_AOI21HDV1)      0.2159    0.0000     1.9004 r
  core/core/execution/mdu/U1513/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.0179 f
  core/core/execution/mdu/n2542 (net)           2                 0.0000     2.0179 f
  core/core/execution/mdu/U32/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.0179 f
  core/core/execution/mdu/U32/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.1743 r
  core/core/execution/mdu/n2173 (net)           2                 0.0000     2.1743 r
  core/core/execution/mdu/U1516/A1 (LVT_AOI21HDV1)      0.2159    0.0000     2.1743 r
  core/core/execution/mdu/U1516/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.2918 f
  core/core/execution/mdu/n2132 (net)           2                 0.0000     2.2918 f
  core/core/execution/mdu/U29/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.2918 f
  core/core/execution/mdu/U29/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.4482 r
  core/core/execution/mdu/n2534 (net)           2                 0.0000     2.4482 r
  core/core/execution/mdu/U1521/A1 (LVT_AOI21HDV1)      0.2159    0.0000     2.4482 r
  core/core/execution/mdu/U1521/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.5656 f
  core/core/execution/mdu/n2611 (net)           2                 0.0000     2.5656 f
  core/core/execution/mdu/U25/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.5656 f
  core/core/execution/mdu/U25/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.7221 r
  core/core/execution/mdu/n2801 (net)           2                 0.0000     2.7221 r
  core/core/execution/mdu/U1525/A1 (LVT_AOI21HDV1)      0.2159    0.0000     2.7221 r
  core/core/execution/mdu/U1525/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.8395 f
  core/core/execution/mdu/n2952 (net)           2                 0.0000     2.8395 f
  core/core/execution/mdu/U23/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.8395 f
  core/core/execution/mdu/U23/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.9960 r
  core/core/execution/mdu/n3087 (net)           2                 0.0000     2.9960 r
  core/core/execution/mdu/U1529/A1 (LVT_AOI21HDV1)      0.2159    0.0000     2.9960 r
  core/core/execution/mdu/U1529/ZN (LVT_AOI21HDV1)      0.1347    0.1174     3.1134 f
  core/core/execution/mdu/n3121 (net)           2                 0.0000     3.1134 f
  core/core/execution/mdu/U21/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.1134 f
  core/core/execution/mdu/U21/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.2699 r
  core/core/execution/mdu/n3651 (net)           2                 0.0000     3.2699 r
  core/core/execution/mdu/U1534/A1 (LVT_AOI21HDV1)      0.2159    0.0000     3.2699 r
  core/core/execution/mdu/U1534/ZN (LVT_AOI21HDV1)      0.1347    0.1174     3.3873 f
  core/core/execution/mdu/n3645 (net)           2                 0.0000     3.3873 f
  core/core/execution/mdu/U19/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.3873 f
  core/core/execution/mdu/U19/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.5437 r
  core/core/execution/mdu/n3639 (net)           2                 0.0000     3.5437 r
  core/core/execution/mdu/U1540/A1 (LVT_AOI21HDV1)      0.2159    0.0000     3.5437 r
  core/core/execution/mdu/U1540/ZN (LVT_AOI21HDV1)      0.1347    0.1174     3.6612 f
  core/core/execution/mdu/n3633 (net)           2                 0.0000     3.6612 f
  core/core/execution/mdu/U17/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.6612 f
  core/core/execution/mdu/U17/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.8176 r
  core/core/execution/mdu/n3626 (net)           2                 0.0000     3.8176 r
  core/core/execution/mdu/U1545/A1 (LVT_AOI21HDV1)      0.2159    0.0000     3.8176 r
  core/core/execution/mdu/U1545/ZN (LVT_AOI21HDV1)      0.1347    0.1174     3.9351 f
  core/core/execution/mdu/n3619 (net)           2                 0.0000     3.9351 f
  core/core/execution/mdu/U15/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.9351 f
  core/core/execution/mdu/U15/ZN (LVT_OAI21HDV1)        0.2159    0.1564     4.0915 r
  core/core/execution/mdu/n3613 (net)           2                 0.0000     4.0915 r
  core/core/execution/mdu/U1550/A1 (LVT_AOI21HDV1)      0.2159    0.0000     4.0915 r
  core/core/execution/mdu/U1550/ZN (LVT_AOI21HDV1)      0.1347    0.1174     4.2090 f
  core/core/execution/mdu/n3607 (net)           2                 0.0000     4.2090 f
  core/core/execution/mdu/U203/A1 (LVT_OAI21HDV1)       0.1347    0.0000     4.2090 f
  core/core/execution/mdu/U203/ZN (LVT_OAI21HDV1)       0.2159    0.1564     4.3654 r
  core/core/execution/mdu/n3600 (net)           2                 0.0000     4.3654 r
  core/core/execution/mdu/U1556/A1 (LVT_AOI21HDV1)      0.2159    0.0000     4.3654 r
  core/core/execution/mdu/U1556/ZN (LVT_AOI21HDV1)      0.1347    0.1174     4.4828 f
  core/core/execution/mdu/n3594 (net)           2                 0.0000     4.4828 f
  core/core/execution/mdu/U87/A1 (LVT_OAI21HDV1)        0.1347    0.0000     4.4828 f
  core/core/execution/mdu/U87/ZN (LVT_OAI21HDV1)        0.2159    0.1564     4.6393 r
  core/core/execution/mdu/n3587 (net)           2                 0.0000     4.6393 r
  core/core/execution/mdu/U1561/A1 (LVT_AOI21HDV1)      0.2159    0.0000     4.6393 r
  core/core/execution/mdu/U1561/ZN (LVT_AOI21HDV1)      0.1347    0.1174     4.7567 f
  core/core/execution/mdu/n3581 (net)           2                 0.0000     4.7567 f
  core/core/execution/mdu/U205/A1 (LVT_OAI21HDV1)       0.1347    0.0000     4.7567 f
  core/core/execution/mdu/U205/ZN (LVT_OAI21HDV1)       0.2089    0.1524     4.9091 r
  core/core/execution/mdu/n3574 (net)           2                 0.0000     4.9091 r
  core/core/execution/mdu/U96/A1 (LVT_AO21HDV2)         0.2089    0.0000     4.9091 r
  core/core/execution/mdu/U96/Z (LVT_AO21HDV2)          0.0679    0.1683     5.0774 r
  core/core/execution/mdu/n3567 (net)           1                 0.0000     5.0774 r
  core/core/execution/mdu/U95/CI (LVT_AD1HDV1)          0.0679    0.0000     5.0774 r
  core/core/execution/mdu/U95/CO (LVT_AD1HDV1)          0.1227    0.1851     5.2625 r
  core/core/execution/mdu/n3563 (net)           1                 0.0000     5.2625 r
  core/core/execution/mdu/U3939/CI (LVT_AD1HDV1)        0.1227    0.0000     5.2625 r
  core/core/execution/mdu/U3939/CO (LVT_AD1HDV1)        0.1225    0.1965     5.4590 r
  core/core/execution/mdu/n3559 (net)           1                 0.0000     5.4590 r
  core/core/execution/mdu/U3937/CI (LVT_AD1HDV1)        0.1225    0.0000     5.4590 r
  core/core/execution/mdu/U3937/CO (LVT_AD1HDV1)        0.1231    0.1964     5.6554 r
  core/core/execution/mdu/n3555 (net)           1                 0.0000     5.6554 r
  core/core/execution/mdu/U3935/CI (LVT_AD1HDV1)        0.1231    0.0000     5.6554 r
  core/core/execution/mdu/U3935/CO (LVT_AD1HDV1)        0.1202    0.1947     5.8501 r
  core/core/execution/mdu/n609 (net)            1                 0.0000     5.8501 r
  core/core/execution/mdu/U252/A1 (LVT_XOR2HDV1)        0.1202    0.0000     5.8501 r
  core/core/execution/mdu/U252/Z (LVT_XOR2HDV1)         0.0707    0.1522     6.0023 f
  core/core/execution/mdu/n611 (net)            1                 0.0000     6.0023 f
  core/core/execution/mdu/U251/B1 (LVT_AO22HDV1)        0.0707    0.0000     6.0023 f
  core/core/execution/mdu/U251/Z (LVT_AO22HDV1)         0.0746    0.1908     6.1931 f
  core/core/execution/mdu/n1931 (net)           1                 0.0000     6.1931 f
  core/core/execution/mdu/multiplicand_dividend_reg_127_/D (LVT_DQHDV1)
                                                        0.0746    0.0000     6.1931 f
  data arrival time                                                          6.1931
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/mdu/multiplicand_dividend_reg_127_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1489     6.2011
  data required time                                                         6.2011
  ------------------------------------------------------------------------------------
  data required time                                                         6.2011
  data arrival time                                                         -6.1931
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0080
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1378
    Unconnected ports (LINT-28)                                   176
    Feedthrough (LINT-29)                                         782
    Shorted outputs (LINT-31)                                     252
    Constant outputs (LINT-52)                                    168
Cells                                                               6
    Cells do not drive (LINT-1)                                     6
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210703_MMU', cell 'C18495' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_48' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[63]' is connected directly to output port 'io_decode_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[62]' is connected directly to output port 'io_decode_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[61]' is connected directly to output port 'io_decode_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[60]' is connected directly to output port 'io_decode_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[59]' is connected directly to output port 'io_decode_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[58]' is connected directly to output port 'io_decode_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[57]' is connected directly to output port 'io_decode_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[56]' is connected directly to output port 'io_decode_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[55]' is connected directly to output port 'io_decode_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[54]' is connected directly to output port 'io_decode_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[53]' is connected directly to output port 'io_decode_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[52]' is connected directly to output port 'io_decode_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[51]' is connected directly to output port 'io_decode_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[50]' is connected directly to output port 'io_decode_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[49]' is connected directly to output port 'io_decode_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[48]' is connected directly to output port 'io_decode_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[47]' is connected directly to output port 'io_decode_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[46]' is connected directly to output port 'io_decode_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[45]' is connected directly to output port 'io_decode_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[44]' is connected directly to output port 'io_decode_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[43]' is connected directly to output port 'io_decode_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[42]' is connected directly to output port 'io_decode_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[41]' is connected directly to output port 'io_decode_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[40]' is connected directly to output port 'io_decode_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[39]' is connected directly to output port 'io_decode_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[38]' is connected directly to output port 'io_decode_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[37]' is connected directly to output port 'io_decode_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[36]' is connected directly to output port 'io_decode_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[35]' is connected directly to output port 'io_decode_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[34]' is connected directly to output port 'io_decode_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[33]' is connected directly to output port 'io_decode_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[32]' is connected directly to output port 'io_decode_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[31]' is connected directly to output port 'io_decode_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[30]' is connected directly to output port 'io_decode_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[29]' is connected directly to output port 'io_decode_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[28]' is connected directly to output port 'io_decode_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[27]' is connected directly to output port 'io_decode_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[26]' is connected directly to output port 'io_decode_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[25]' is connected directly to output port 'io_decode_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[24]' is connected directly to output port 'io_decode_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[23]' is connected directly to output port 'io_decode_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[22]' is connected directly to output port 'io_decode_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[21]' is connected directly to output port 'io_decode_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[20]' is connected directly to output port 'io_decode_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[19]' is connected directly to output port 'io_decode_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[18]' is connected directly to output port 'io_decode_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[17]' is connected directly to output port 'io_decode_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[16]' is connected directly to output port 'io_decode_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[15]' is connected directly to output port 'io_decode_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[14]' is connected directly to output port 'io_decode_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[13]' is connected directly to output port 'io_decode_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[12]' is connected directly to output port 'io_decode_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[11]' is connected directly to output port 'io_decode_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[10]' is connected directly to output port 'io_decode_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[9]' is connected directly to output port 'io_decode_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[8]' is connected directly to output port 'io_decode_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[7]' is connected directly to output port 'io_decode_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[6]' is connected directly to output port 'io_decode_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[5]' is connected directly to output port 'io_decode_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[4]' is connected directly to output port 'io_decode_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[3]' is connected directly to output port 'io_decode_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[2]' is connected directly to output port 'io_decode_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[1]' is connected directly to output port 'io_decode_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[0]' is connected directly to output port 'io_decode_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_valid' is connected directly to output port 'io_decode_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[19]' is connected directly to output port 'io_decode_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[18]' is connected directly to output port 'io_decode_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[17]' is connected directly to output port 'io_decode_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[16]' is connected directly to output port 'io_decode_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[15]' is connected directly to output port 'io_decode_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[14]' is connected directly to output port 'io_decode_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[13]' is connected directly to output port 'io_decode_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[12]' is connected directly to output port 'io_decode_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[11]' is connected directly to output port 'io_decode_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[10]' is connected directly to output port 'io_decode_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[9]' is connected directly to output port 'io_decode_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[8]' is connected directly to output port 'io_decode_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[7]' is connected directly to output port 'io_decode_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[6]' is connected directly to output port 'io_decode_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[5]' is connected directly to output port 'io_decode_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[4]' is connected directly to output port 'io_decode_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[3]' is connected directly to output port 'io_decode_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[2]' is connected directly to output port 'io_decode_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[1]' is connected directly to output port 'io_decode_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[0]' is connected directly to output port 'io_decode_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_decode_info_ready' is connected directly to output port 'io_inst_ready'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[4]' is connected directly to output port 'io_reg_read_rs1_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[3]' is connected directly to output port 'io_reg_read_rs1_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[2]' is connected directly to output port 'io_reg_read_rs1_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[1]' is connected directly to output port 'io_reg_read_rs1_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[0]' is connected directly to output port 'io_reg_read_rs1_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[4]' is connected directly to output port 'io_reg_read_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[3]' is connected directly to output port 'io_reg_read_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[2]' is connected directly to output port 'io_reg_read_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[1]' is connected directly to output port 'io_reg_read_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[0]' is connected directly to output port 'io_reg_read_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_read_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_read_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_read_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_read_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_read_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_read_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_read_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_read_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_read_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_read_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_read_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_read_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_valid' is connected directly to output port 'io_except_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[63]' is connected directly to output port 'io_except_info_bits_epc[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[62]' is connected directly to output port 'io_except_info_bits_epc[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[61]' is connected directly to output port 'io_except_info_bits_epc[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[60]' is connected directly to output port 'io_except_info_bits_epc[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[59]' is connected directly to output port 'io_except_info_bits_epc[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[58]' is connected directly to output port 'io_except_info_bits_epc[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[57]' is connected directly to output port 'io_except_info_bits_epc[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[56]' is connected directly to output port 'io_except_info_bits_epc[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[55]' is connected directly to output port 'io_except_info_bits_epc[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[54]' is connected directly to output port 'io_except_info_bits_epc[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[53]' is connected directly to output port 'io_except_info_bits_epc[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[52]' is connected directly to output port 'io_except_info_bits_epc[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[51]' is connected directly to output port 'io_except_info_bits_epc[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[50]' is connected directly to output port 'io_except_info_bits_epc[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[49]' is connected directly to output port 'io_except_info_bits_epc[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[48]' is connected directly to output port 'io_except_info_bits_epc[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[47]' is connected directly to output port 'io_except_info_bits_epc[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[46]' is connected directly to output port 'io_except_info_bits_epc[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[45]' is connected directly to output port 'io_except_info_bits_epc[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[44]' is connected directly to output port 'io_except_info_bits_epc[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[43]' is connected directly to output port 'io_except_info_bits_epc[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[42]' is connected directly to output port 'io_except_info_bits_epc[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[41]' is connected directly to output port 'io_except_info_bits_epc[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[40]' is connected directly to output port 'io_except_info_bits_epc[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[39]' is connected directly to output port 'io_except_info_bits_epc[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[38]' is connected directly to output port 'io_except_info_bits_epc[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[37]' is connected directly to output port 'io_except_info_bits_epc[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[36]' is connected directly to output port 'io_except_info_bits_epc[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[35]' is connected directly to output port 'io_except_info_bits_epc[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[34]' is connected directly to output port 'io_except_info_bits_epc[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[33]' is connected directly to output port 'io_except_info_bits_epc[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[32]' is connected directly to output port 'io_except_info_bits_epc[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[31]' is connected directly to output port 'io_except_info_bits_epc[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[30]' is connected directly to output port 'io_except_info_bits_epc[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[29]' is connected directly to output port 'io_except_info_bits_epc[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[28]' is connected directly to output port 'io_except_info_bits_epc[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[27]' is connected directly to output port 'io_except_info_bits_epc[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[26]' is connected directly to output port 'io_except_info_bits_epc[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[25]' is connected directly to output port 'io_except_info_bits_epc[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[24]' is connected directly to output port 'io_except_info_bits_epc[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[23]' is connected directly to output port 'io_except_info_bits_epc[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[22]' is connected directly to output port 'io_except_info_bits_epc[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[21]' is connected directly to output port 'io_except_info_bits_epc[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[20]' is connected directly to output port 'io_except_info_bits_epc[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[19]' is connected directly to output port 'io_except_info_bits_epc[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[18]' is connected directly to output port 'io_except_info_bits_epc[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[17]' is connected directly to output port 'io_except_info_bits_epc[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[16]' is connected directly to output port 'io_except_info_bits_epc[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[15]' is connected directly to output port 'io_except_info_bits_epc[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[14]' is connected directly to output port 'io_except_info_bits_epc[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[13]' is connected directly to output port 'io_except_info_bits_epc[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[12]' is connected directly to output port 'io_except_info_bits_epc[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[11]' is connected directly to output port 'io_except_info_bits_epc[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[10]' is connected directly to output port 'io_except_info_bits_epc[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[9]' is connected directly to output port 'io_except_info_bits_epc[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[8]' is connected directly to output port 'io_except_info_bits_epc[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[7]' is connected directly to output port 'io_except_info_bits_epc[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[6]' is connected directly to output port 'io_except_info_bits_epc[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[5]' is connected directly to output port 'io_except_info_bits_epc[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[4]' is connected directly to output port 'io_except_info_bits_epc[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[3]' is connected directly to output port 'io_except_info_bits_epc[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[2]' is connected directly to output port 'io_except_info_bits_epc[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[1]' is connected directly to output port 'io_except_info_bits_epc[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[0]' is connected directly to output port 'io_except_info_bits_epc[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[63]' is connected directly to output port 'io_commit_info_bits_commit_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[62]' is connected directly to output port 'io_commit_info_bits_commit_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[61]' is connected directly to output port 'io_commit_info_bits_commit_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[60]' is connected directly to output port 'io_commit_info_bits_commit_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[59]' is connected directly to output port 'io_commit_info_bits_commit_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[58]' is connected directly to output port 'io_commit_info_bits_commit_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[57]' is connected directly to output port 'io_commit_info_bits_commit_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[56]' is connected directly to output port 'io_commit_info_bits_commit_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[55]' is connected directly to output port 'io_commit_info_bits_commit_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[54]' is connected directly to output port 'io_commit_info_bits_commit_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[53]' is connected directly to output port 'io_commit_info_bits_commit_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[52]' is connected directly to output port 'io_commit_info_bits_commit_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[51]' is connected directly to output port 'io_commit_info_bits_commit_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[50]' is connected directly to output port 'io_commit_info_bits_commit_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[49]' is connected directly to output port 'io_commit_info_bits_commit_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[48]' is connected directly to output port 'io_commit_info_bits_commit_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[47]' is connected directly to output port 'io_commit_info_bits_commit_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[46]' is connected directly to output port 'io_commit_info_bits_commit_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[45]' is connected directly to output port 'io_commit_info_bits_commit_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[44]' is connected directly to output port 'io_commit_info_bits_commit_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[43]' is connected directly to output port 'io_commit_info_bits_commit_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[42]' is connected directly to output port 'io_commit_info_bits_commit_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[41]' is connected directly to output port 'io_commit_info_bits_commit_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[40]' is connected directly to output port 'io_commit_info_bits_commit_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[39]' is connected directly to output port 'io_commit_info_bits_commit_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[38]' is connected directly to output port 'io_commit_info_bits_commit_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[37]' is connected directly to output port 'io_commit_info_bits_commit_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[36]' is connected directly to output port 'io_commit_info_bits_commit_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[35]' is connected directly to output port 'io_commit_info_bits_commit_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[34]' is connected directly to output port 'io_commit_info_bits_commit_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[33]' is connected directly to output port 'io_commit_info_bits_commit_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[32]' is connected directly to output port 'io_commit_info_bits_commit_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[31]' is connected directly to output port 'io_commit_info_bits_commit_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[30]' is connected directly to output port 'io_commit_info_bits_commit_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[29]' is connected directly to output port 'io_commit_info_bits_commit_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[28]' is connected directly to output port 'io_commit_info_bits_commit_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[27]' is connected directly to output port 'io_commit_info_bits_commit_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[26]' is connected directly to output port 'io_commit_info_bits_commit_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[25]' is connected directly to output port 'io_commit_info_bits_commit_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[24]' is connected directly to output port 'io_commit_info_bits_commit_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[23]' is connected directly to output port 'io_commit_info_bits_commit_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[22]' is connected directly to output port 'io_commit_info_bits_commit_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[21]' is connected directly to output port 'io_commit_info_bits_commit_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[20]' is connected directly to output port 'io_commit_info_bits_commit_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[19]' is connected directly to output port 'io_commit_info_bits_commit_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[18]' is connected directly to output port 'io_commit_info_bits_commit_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[17]' is connected directly to output port 'io_commit_info_bits_commit_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[16]' is connected directly to output port 'io_commit_info_bits_commit_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[15]' is connected directly to output port 'io_commit_info_bits_commit_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[14]' is connected directly to output port 'io_commit_info_bits_commit_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[13]' is connected directly to output port 'io_commit_info_bits_commit_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[12]' is connected directly to output port 'io_commit_info_bits_commit_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[11]' is connected directly to output port 'io_commit_info_bits_commit_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[10]' is connected directly to output port 'io_commit_info_bits_commit_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[9]' is connected directly to output port 'io_commit_info_bits_commit_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[8]' is connected directly to output port 'io_commit_info_bits_commit_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[7]' is connected directly to output port 'io_commit_info_bits_commit_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[6]' is connected directly to output port 'io_commit_info_bits_commit_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[5]' is connected directly to output port 'io_commit_info_bits_commit_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[4]' is connected directly to output port 'io_commit_info_bits_commit_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[3]' is connected directly to output port 'io_commit_info_bits_commit_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[2]' is connected directly to output port 'io_commit_info_bits_commit_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[1]' is connected directly to output port 'io_commit_info_bits_commit_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[0]' is connected directly to output port 'io_commit_info_bits_commit_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[4]' is connected directly to output port 'io_commit_info_bits_commit_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[3]' is connected directly to output port 'io_commit_info_bits_commit_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[2]' is connected directly to output port 'io_commit_info_bits_commit_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[1]' is connected directly to output port 'io_commit_info_bits_commit_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[0]' is connected directly to output port 'io_commit_info_bits_commit_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wen' is connected directly to output port 'io_csr_write_info_bits_csr_wen'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[63]' is connected directly to output port 'io_csr_write_info_bits_csr_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[62]' is connected directly to output port 'io_csr_write_info_bits_csr_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[61]' is connected directly to output port 'io_csr_write_info_bits_csr_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[60]' is connected directly to output port 'io_csr_write_info_bits_csr_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[59]' is connected directly to output port 'io_csr_write_info_bits_csr_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[58]' is connected directly to output port 'io_csr_write_info_bits_csr_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[57]' is connected directly to output port 'io_csr_write_info_bits_csr_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[56]' is connected directly to output port 'io_csr_write_info_bits_csr_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[55]' is connected directly to output port 'io_csr_write_info_bits_csr_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[54]' is connected directly to output port 'io_csr_write_info_bits_csr_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[53]' is connected directly to output port 'io_csr_write_info_bits_csr_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[52]' is connected directly to output port 'io_csr_write_info_bits_csr_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[51]' is connected directly to output port 'io_csr_write_info_bits_csr_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[50]' is connected directly to output port 'io_csr_write_info_bits_csr_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[49]' is connected directly to output port 'io_csr_write_info_bits_csr_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[48]' is connected directly to output port 'io_csr_write_info_bits_csr_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[47]' is connected directly to output port 'io_csr_write_info_bits_csr_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[46]' is connected directly to output port 'io_csr_write_info_bits_csr_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[45]' is connected directly to output port 'io_csr_write_info_bits_csr_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[44]' is connected directly to output port 'io_csr_write_info_bits_csr_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[43]' is connected directly to output port 'io_csr_write_info_bits_csr_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[42]' is connected directly to output port 'io_csr_write_info_bits_csr_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[41]' is connected directly to output port 'io_csr_write_info_bits_csr_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[40]' is connected directly to output port 'io_csr_write_info_bits_csr_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[39]' is connected directly to output port 'io_csr_write_info_bits_csr_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[38]' is connected directly to output port 'io_csr_write_info_bits_csr_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[37]' is connected directly to output port 'io_csr_write_info_bits_csr_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[36]' is connected directly to output port 'io_csr_write_info_bits_csr_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[35]' is connected directly to output port 'io_csr_write_info_bits_csr_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[34]' is connected directly to output port 'io_csr_write_info_bits_csr_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[33]' is connected directly to output port 'io_csr_write_info_bits_csr_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[32]' is connected directly to output port 'io_csr_write_info_bits_csr_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[31]' is connected directly to output port 'io_csr_write_info_bits_csr_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[30]' is connected directly to output port 'io_csr_write_info_bits_csr_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[29]' is connected directly to output port 'io_csr_write_info_bits_csr_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[28]' is connected directly to output port 'io_csr_write_info_bits_csr_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[27]' is connected directly to output port 'io_csr_write_info_bits_csr_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[26]' is connected directly to output port 'io_csr_write_info_bits_csr_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[25]' is connected directly to output port 'io_csr_write_info_bits_csr_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[24]' is connected directly to output port 'io_csr_write_info_bits_csr_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[23]' is connected directly to output port 'io_csr_write_info_bits_csr_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[22]' is connected directly to output port 'io_csr_write_info_bits_csr_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[21]' is connected directly to output port 'io_csr_write_info_bits_csr_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[20]' is connected directly to output port 'io_csr_write_info_bits_csr_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[19]' is connected directly to output port 'io_csr_write_info_bits_csr_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[18]' is connected directly to output port 'io_csr_write_info_bits_csr_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[17]' is connected directly to output port 'io_csr_write_info_bits_csr_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[16]' is connected directly to output port 'io_csr_write_info_bits_csr_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[15]' is connected directly to output port 'io_csr_write_info_bits_csr_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[14]' is connected directly to output port 'io_csr_write_info_bits_csr_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[13]' is connected directly to output port 'io_csr_write_info_bits_csr_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[12]' is connected directly to output port 'io_csr_write_info_bits_csr_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[11]' is connected directly to output port 'io_csr_write_info_bits_csr_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[10]' is connected directly to output port 'io_csr_write_info_bits_csr_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[9]' is connected directly to output port 'io_csr_write_info_bits_csr_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[8]' is connected directly to output port 'io_csr_write_info_bits_csr_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[7]' is connected directly to output port 'io_csr_write_info_bits_csr_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[6]' is connected directly to output port 'io_csr_write_info_bits_csr_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[5]' is connected directly to output port 'io_csr_write_info_bits_csr_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[4]' is connected directly to output port 'io_csr_write_info_bits_csr_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[3]' is connected directly to output port 'io_csr_write_info_bits_csr_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[2]' is connected directly to output port 'io_csr_write_info_bits_csr_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[1]' is connected directly to output port 'io_csr_write_info_bits_csr_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[0]' is connected directly to output port 'io_csr_write_info_bits_csr_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[11]' is connected directly to output port 'io_wb_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[10]' is connected directly to output port 'io_wb_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[9]' is connected directly to output port 'io_wb_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[8]' is connected directly to output port 'io_wb_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[7]' is connected directly to output port 'io_wb_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[6]' is connected directly to output port 'io_wb_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[5]' is connected directly to output port 'io_wb_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[4]' is connected directly to output port 'io_wb_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[3]' is connected directly to output port 'io_wb_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[2]' is connected directly to output port 'io_wb_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[1]' is connected directly to output port 'io_wb_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[0]' is connected directly to output port 'io_wb_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[7]' is connected directly to output port 'io_axi_rw_req_bits_data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[6]' is connected directly to output port 'io_axi_rw_req_bits_data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[5]' is connected directly to output port 'io_axi_rw_req_bits_data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[4]' is connected directly to output port 'io_axi_rw_req_bits_data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[3]' is connected directly to output port 'io_axi_rw_req_bits_data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[2]' is connected directly to output port 'io_axi_rw_req_bits_data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[1]' is connected directly to output port 'io_axi_rw_req_bits_data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[0]' is connected directly to output port 'io_axi_rw_req_bits_data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_aw_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[1]' is connected directly to output port 'io_axi_ar_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[0]' is connected directly to output port 'io_axi_ar_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[31]' is connected directly to output port 'io_axi_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[30]' is connected directly to output port 'io_axi_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[29]' is connected directly to output port 'io_axi_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[28]' is connected directly to output port 'io_axi_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[27]' is connected directly to output port 'io_axi_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[26]' is connected directly to output port 'io_axi_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[25]' is connected directly to output port 'io_axi_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[24]' is connected directly to output port 'io_axi_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[23]' is connected directly to output port 'io_axi_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[22]' is connected directly to output port 'io_axi_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[21]' is connected directly to output port 'io_axi_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[20]' is connected directly to output port 'io_axi_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[19]' is connected directly to output port 'io_axi_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[18]' is connected directly to output port 'io_axi_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[17]' is connected directly to output port 'io_axi_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[16]' is connected directly to output port 'io_axi_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[15]' is connected directly to output port 'io_axi_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[14]' is connected directly to output port 'io_axi_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[13]' is connected directly to output port 'io_axi_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[12]' is connected directly to output port 'io_axi_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[11]' is connected directly to output port 'io_axi_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[10]' is connected directly to output port 'io_axi_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[9]' is connected directly to output port 'io_axi_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[8]' is connected directly to output port 'io_axi_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[7]' is connected directly to output port 'io_axi_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[6]' is connected directly to output port 'io_axi_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[5]' is connected directly to output port 'io_axi_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[4]' is connected directly to output port 'io_axi_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[3]' is connected directly to output port 'io_axi_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[2]' is connected directly to output port 'io_axi_ar_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[1]' is connected directly to output port 'io_axi_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[0]' is connected directly to output port 'io_axi_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[2]' is connected directly to output port 'io_axi_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[1]' is connected directly to output port 'io_axi_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[0]' is connected directly to output port 'io_axi_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[38]' is connected directly to output port 'io_pc[38]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[37]' is connected directly to output port 'io_pc[37]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[36]' is connected directly to output port 'io_pc[36]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[35]' is connected directly to output port 'io_pc[35]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[34]' is connected directly to output port 'io_pc[34]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[33]' is connected directly to output port 'io_pc[33]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[32]' is connected directly to output port 'io_pc[32]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[31]' is connected directly to output port 'io_pc[31]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[30]' is connected directly to output port 'io_pc[30]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[29]' is connected directly to output port 'io_pc[29]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[28]' is connected directly to output port 'io_pc[28]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[27]' is connected directly to output port 'io_pc[27]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[26]' is connected directly to output port 'io_pc[26]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[25]' is connected directly to output port 'io_pc[25]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[24]' is connected directly to output port 'io_pc[24]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[23]' is connected directly to output port 'io_pc[23]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[22]' is connected directly to output port 'io_pc[22]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[21]' is connected directly to output port 'io_pc[21]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[20]' is connected directly to output port 'io_pc[20]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[19]' is connected directly to output port 'io_pc[19]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[18]' is connected directly to output port 'io_pc[18]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[17]' is connected directly to output port 'io_pc[17]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[16]' is connected directly to output port 'io_pc[16]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[15]' is connected directly to output port 'io_pc[15]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[14]' is connected directly to output port 'io_pc[14]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[13]' is connected directly to output port 'io_pc[13]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[12]' is connected directly to output port 'io_pc[12]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[11]' is connected directly to output port 'io_pc[11]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[10]' is connected directly to output port 'io_pc[10]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[9]' is connected directly to output port 'io_pc[9]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[8]' is connected directly to output port 'io_pc[8]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[7]' is connected directly to output port 'io_pc[7]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[6]' is connected directly to output port 'io_pc[6]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[5]' is connected directly to output port 'io_pc[5]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[4]' is connected directly to output port 'io_pc[4]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[3]' is connected directly to output port 'io_pc[3]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[2]' is connected directly to output port 'io_pc[2]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[1]' is connected directly to output port 'io_pc[1]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[0]' is connected directly to output port 'io_pc[0]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_csr_idx[11]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_csr_idx[10]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_csr_idx[9]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_csr_idx[8]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_csr_idx[7]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_csr_idx[6]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_csr_idx[5]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_csr_idx[4]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_csr_idx[3]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_csr_idx[2]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_csr_idx[1]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_csr_idx[0]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[61]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[60]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[59]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[58]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[57]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[56]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[55]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[54]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[53]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[52]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[51]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[50]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[49]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[48]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[47]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[46]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[45]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[44]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[43]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[42]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[41]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[40]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[39]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[38]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[37]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[36]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[35]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[34]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[33]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[32]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[31]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[30]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[29]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[28]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[27]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[26]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[25]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[24]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[23]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[22]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[21]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[20]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[19]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[18]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[17]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[16]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[15]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[14]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[13]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[12]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[11]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[10]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[9]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[8]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[7]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[6]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[5]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[4]'. (LINT-31)
Warning: In design 'ysyx_210703_Bju', output port 'io_wb_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-31)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_is_write' is connected directly to output port 'is_st_0'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_CoreArbiter2to1', output port 'io_core_slave_0_req_bits_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
