
---------- Begin Simulation Statistics ----------
final_tick                               14257283421357                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87708                       # Simulator instruction rate (inst/s)
host_mem_usage                               17296280                       # Number of bytes of host memory used
host_op_rate                                    96540                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11397.98                       # Real time elapsed on the host
host_tick_rate                               47221605                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999692897                       # Number of instructions simulated
sim_ops                                    1100364406                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.538231                       # Number of seconds simulated
sim_ticks                                538230826071                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12661908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      4663207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     21973251                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      4663207                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12654864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      4657512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     21961175                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      4657512                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12656344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      4663822                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     21963801                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      4663822                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12662778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      4658010                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     21974691                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      4658010                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu3.num_int_insts                           8                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     38468253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       76611046                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22518428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45086591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          9300039                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4425571                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249983279                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            275157118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.465667                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.465667                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        455051462                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       206092172                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  10440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1661568                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.222565                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           193664942                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          31308023                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      288212095                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77988480                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     31364682                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    275445922                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    162356919                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1587                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    359734067                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1853581                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    484023081                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          7498                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    486381321                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2161                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        377992294                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            275306061                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.532371                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        201232262                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.170330                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             275307025                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       423376086                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       36245355                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.154663                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.154663                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     40337240     11.21%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     11.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        37196      0.01%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     11.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     77275717     21.48%     32.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1488285      0.41%     33.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     46931074     13.05%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     46.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54542212     15.16%     61.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       129215      0.04%     61.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead    107815753     29.97%     91.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     31178962      8.67%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     359735654                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      322624275                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    610708105                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    237270516                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    237575636                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           45152649                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.125516                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         490685      1.09%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      5086665     11.27%     12.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      5204023     11.53%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      10587027     23.45%     47.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24949      0.06%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     21953467     48.62%     96.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      1805833      4.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      82264028                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1770214566                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     38035545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     38161158                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         275445922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        359735654                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       288711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          398                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       468325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1616298316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.222568                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.040284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1525642918     94.39%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14879301      0.92%     95.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11736778      0.73%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6935681      0.43%     96.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27642199      1.71%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7902691      0.49%     98.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7503775      0.46%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6968931      0.43%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      7086042      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1616298316                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.222566                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2704235                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       991495                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77988480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     31364682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      202301432                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1616308756                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          9294856                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         4423075                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249838265                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            274997711                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      6.469420                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                6.469420                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        454784834                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       205972116                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         6482                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1660658                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.221541                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           192107023                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          31290336                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      277909685                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77943427                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     31346602                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    275285932                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    160816687                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1648                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    358079152                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1812766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    481088769                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          7509                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    483401774                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2160                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        377870094                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            275146453                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.532228                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        201112927                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.170231                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             275147426                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       420239559                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       36224409                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.154573                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.154573                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     40314073     11.26%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        37212      0.01%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     11.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     77230259     21.57%     32.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      1487388      0.42%     33.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     46903593     13.10%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     53926152     15.06%     61.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129174      0.04%     61.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead    106891673     29.85%     91.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     31161276      8.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     358080800                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      321288247                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    608342784                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    237132778                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    237437116                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           44665242                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.124735                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         490359      1.10%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      5093733     11.40%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      5210172     11.66%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      10405727     23.30%     47.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        25542      0.06%     47.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead     21655110     48.48%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1784599      4.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      81457795                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1768781723                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     38013675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     38139118                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         275285932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        358080800                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       288142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued          456                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       467001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1616297209                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.221544                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.038729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1526174624     94.42%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14784031      0.91%     95.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11656212      0.72%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6909692      0.43%     96.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27289393      1.69%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7931692      0.49%     98.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7513797      0.46%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6945689      0.43%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7092079      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1616297209                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.221542                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2710745                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       990107                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77943427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     31346602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      200738696                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1616308756                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9296095                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         4423723                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249871277                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            275034001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.468566                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.468566                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        454845769                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       205999606                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  12055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6481                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1660872                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.221832                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           192554527                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          31294570                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      274546931                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77954048                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     31351150                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    275323280                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    161259957                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         1494                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    358548881                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1809009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    483433066                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7505                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    485743868                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2166                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        377943030                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            275183680                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.532223                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        201150089                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.170254                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             275184621                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       421139747                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       36229666                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.154594                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.154594                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     40319475     11.25%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        37206      0.01%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     77240606     21.54%     32.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1487592      0.41%     33.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     46909859     13.08%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     46.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     54163848     15.11%     61.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       129197      0.04%     61.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead    107097086     29.87%     91.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     31165506      8.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     358550375                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      321648243                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    608932357                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    237164509                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    237469851                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           44878794                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.125167                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         490118      1.09%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      5090575     11.34%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      5212196     11.61%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     24.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      10489799     23.37%     47.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        24606      0.05%     47.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead     21766586     48.50%     95.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      1804914      4.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      81780926                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1769344306                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     38019171                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     38144818                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         275323280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        358550375                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       289223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          418                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       467568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1616296701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.221835                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.039244                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1526065048     94.42%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14769613      0.91%     95.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11667480      0.72%     96.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6912804      0.43%     96.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27385186      1.69%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7937412      0.49%     98.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7525114      0.47%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6943450      0.43%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7090594      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1616296701                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.221833                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2714720                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       991188                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77954048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     31351150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      201187338                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1616308756                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          9300655                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         4425879                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            275175496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      6.465235                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                6.465235                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        455082659                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       206106408                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  12081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1661675                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.222079                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           192868473                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          31310358                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      287848498                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77993737                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     31366915                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    275464832                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    161558115                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1497                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    358948874                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1830350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    481942138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7505                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    484276181                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2153                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        378021373                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            275325228                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.532322                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        201229101                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.170342                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             275326161                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       421785583                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       36247813                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.154673                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.154673                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     40339950     11.24%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     11.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        37208      0.01%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     77280970     21.53%     32.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1488387      0.41%     33.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     46934272     13.08%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     46.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54257545     15.12%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       129196      0.04%     61.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead    107301556     29.89%     91.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     31181291      8.69%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     358950375                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      321966463                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    609548600                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    237287092                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    237592550                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           44912399                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.125121                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         490565      1.09%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      5091681     11.34%     12.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      5214760     11.61%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      10502324     23.38%     47.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        25509      0.06%     47.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead     21779933     48.49%     95.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      1807627      4.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      81896311                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1769561632                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     38038136                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     38163734                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         275464832                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        358950375                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       289299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued          412                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined       467505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1616296675                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.222082                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.039503                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1525871159     94.41%     94.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14854148      0.92%     95.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11707336      0.72%     96.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6933071      0.43%     96.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27462274      1.70%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7916954      0.49%     98.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7501287      0.46%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6962814      0.43%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7087632      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1616296675                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.222080                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2702666                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       990987                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77993737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     31366915                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      201505522                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1616308756                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     65049002                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65049003                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67726407                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67726408                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11441839                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11441846                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     29034725                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29034732                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 2071388974116                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2071388974116                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 2071388974116                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2071388974116                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     76490841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     76490849                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96761132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96761140                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.875000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.149584                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149585                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.875000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.300066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300066                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 181036.367853                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 181036.257097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 71341.780372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71341.763172                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    615775027                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5495687                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   112.046961                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9310308                       # number of writebacks
system.cpu0.dcache.writebacks::total          9310308                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7333001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7333001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7333001                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7333001                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      4108838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4108838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12660193                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12660193                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 174515218497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 174515218497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 6135711339879                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6135711339879                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.053717                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053717                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.130840                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130840                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 42473.131941                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42473.131941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 484645.956020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 484645.956020                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9310308                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     38351880                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38351881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6838656                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6838662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1803581989623                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1803581989623                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     45190536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     45190543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.857143                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.151329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.151329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 263733.398730                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 263733.167339                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      6769408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6769408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        69248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        69248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  22387886703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  22387886703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 323300.119902                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 323300.119902                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26697122                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26697122                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      4603183                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4603184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 267806984493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 267806984493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     31300305                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31300306                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.147065                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.147065                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 58178.652574                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58178.639936                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       563593                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       563593                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      4039590                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4039590                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 152127331794                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 152127331794                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.129059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.129059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 37659.101987                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37659.101987                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2677405                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2677405                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data     17592886                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total     17592886                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     20270291                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     20270291                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.867915                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.867915                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      8551355                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      8551355                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 5961196121382                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 5961196121382                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421866                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421866                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 697105.443685                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 697105.443685                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.988553                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80386592                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9310820                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.633675                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.018363                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.970190                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000036                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        783399940                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       783399940                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     21911268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21911295                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     21911268                       # number of overall hits
system.cpu0.icache.overall_hits::total       21911295                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      7636689                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7636689                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      7636689                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7636689                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     21911321                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21911350                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     21911321                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21911350                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 144088.471698                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 138848.890909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 144088.471698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 138848.890909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      7619040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7619040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      7619040                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7619040                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 143755.471698                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 143755.471698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 143755.471698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 143755.471698                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     21911268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21911295                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      7636689                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7636689                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     21911321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21911350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 144088.471698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 138848.890909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      7619040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7619040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 143755.471698                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 143755.471698                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           52.629304                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21911350                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         398388.181818                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    50.629304                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.098885                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.102792                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175290855                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175290855                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        8620648                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     15796820                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7484796                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq      3349364                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp      3349364                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        690227                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       690227                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      8620664                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     34630692                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           34630802                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1191752192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1191755712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     13971308                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              894163712                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      26632435                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.175095                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.380048                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            21969228     82.49%     82.49% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             4663207     17.51%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        26632435                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     13518558686                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    10416840399                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data         1684                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1684                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data         1684                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1684                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      9309145                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      9309207                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      9309145                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      9309207                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      7583409                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 6111354741128                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 6111362324537                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      7583409                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 6111354741128                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 6111362324537                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      9310829                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      9310891                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      9310829                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      9310891                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 143083.188679                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 656489.370520                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 656485.812866                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 143083.188679                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 656489.370520                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 656485.812866                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     13971308                       # number of writebacks
system.cpu0.l2cache.writebacks::total        13971308                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      9309145                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      9309198                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      9309145                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      9309198                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      7565760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 6108254801171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 6108262366931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      7565760                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 6108254801171                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 6108262366931                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999818                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999818                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 142750.188679                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 656156.371092                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 656153.448120                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 142750.188679                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 656156.371092                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 656153.448120                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             13971308                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      7898998                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      7898998                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      7898998                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      7898998                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1411310                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1411310                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1411310                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1411310                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data      3349364                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total      3349364                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data      3349364                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total      3349364                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          734                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          734                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       689492                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       689493                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 136364476356                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 136364476356                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       690226                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       690227                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.998937                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998937                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 197775.284348                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 197774.997507                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       689492                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       689492                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 136134875520                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 136134875520                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.998937                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998935                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 197442.284348                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 197442.284348                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          950                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          950                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8619653                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8619714                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7583409                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 5974990264772                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 5974997848181                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8620603                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      8620664                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 143083.188679                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 693182.227263                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 693178.201525                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8619653                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8619706                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7565760                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 5972119925651                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 5972127491411                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 142750.188679                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 692849.227881                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 692845.845486                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1081.997534                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          21970547                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        13972393                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.572425                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   253.955727                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000488                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    50.629304                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   775.412015                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.062001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.012361                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.189310                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.264160                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       365501401                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      365501401                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 538230816071                       # Cumulative time (in ticks) in various power states
system.cpu0.thread4619.numInsts                     0                       # Number of Instructions committed
system.cpu0.thread4619.numOps                       0                       # Number of Ops committed
system.cpu0.thread4619.numMemRefs                   0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     65015398                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        65015399                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67689551                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67689552                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11450229                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11450236                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     29034302                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29034309                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 2129607662775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2129607662775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 2129607662775                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2129607662775                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     76465627                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     76465635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     96723853                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     96723861                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149743                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149744                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.300177                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.300177                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 185988.215849                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 185988.102147                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 73347.988967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73347.971284                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    595924304                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5460024                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   109.143166                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      9305279                       # number of writebacks
system.cpu1.dcache.writebacks::total          9305279                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      7343406                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7343406                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      7343406                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7343406                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4106823                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4106823                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12653219                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12653219                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 173313419119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 173313419119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 6120829609792                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6120829609792                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.053708                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053708                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.130818                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.130818                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 42201.336439                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42201.336439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 483736.953402                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 483736.953402                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9305279                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38344621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38344622                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6838469                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6838475                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1857336742395                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1857336742395                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     45183090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45183097                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.151350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 271601.252034                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 271601.013734                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      6769210                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6769210                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        69259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  21270032010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21270032010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 307108.563652                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 307108.563652                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26670777                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26670777                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4611760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4611761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 272270920380                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 272270920380                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     31282537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31282538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.147423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.147423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 59038.397571                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59038.384769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       574196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       574196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4037564                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4037564                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 152043387109                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 152043387109                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.129068                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129068                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 37657.207938                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37657.207938                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2674153                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2674153                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     17584073                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     17584073                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     20258226                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     20258226                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.867997                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.867997                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      8546396                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      8546396                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 5947516190673                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 5947516190673                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421873                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421873                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 695909.268734                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 695909.268734                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.988610                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           80342762                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9305791                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.633631                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.018375                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.970235                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000036                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        783096679                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       783096679                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21898671                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21898698                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21898671                       # number of overall hits
system.cpu1.icache.overall_hits::total       21898698                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      7415577                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7415577                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      7415577                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7415577                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21898724                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21898753                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21898724                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21898753                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 139916.547170                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 134828.672727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 139916.547170                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 134828.672727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7397928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7397928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7397928                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7397928                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 139583.547170                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 139583.547170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 139583.547170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 139583.547170                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21898671                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21898698                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      7415577                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7415577                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21898724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21898753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 139916.547170                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 134828.672727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7397928                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7397928                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 139583.547170                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 139583.547170                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           52.629204                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21898753                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         398159.145455                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    50.629204                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.098885                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.102791                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175190079                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175190079                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        8615700                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     15788004                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7477579                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq      3347419                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp      3347419                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        690146                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       690146                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      8615716                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     34611715                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           34611825                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1191108480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1191112000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     13960304                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              893459456                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      26614428                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.175000                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.379967                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            21956916     82.50%     82.50% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             4657512     17.50%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        26614428                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     13511158496                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    10411168743                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data         1963                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           1963                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data         1963                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          1963                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      9303837                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      9303899                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      9303837                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      9303899                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7362297                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 6096457923149                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 6096465285446                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7362297                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 6096457923149                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 6096465285446                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      9305800                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      9305862                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      9305800                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      9305862                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.999789                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.999789                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 138911.264151                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 655262.761283                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 655259.186009                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 138911.264151                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 655262.761283                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 655259.186009                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     13960304                       # number of writebacks
system.cpu1.l2cache.writebacks::total        13960304                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      9303837                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      9303890                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      9303837                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      9303890                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7344648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 6093359750756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 6093367095404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7344648                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 6093359750756                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 6093367095404                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.999788                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.999788                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 138578.264151                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 654929.761856                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 654926.820438                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 138578.264151                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 654929.761856                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 654926.820438                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             13960304                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      7894728                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      7894728                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      7894728                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      7894728                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1410551                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1410551                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1410551                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1410551                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data      3347419                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total      3347419                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data      3347419                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total      3347419                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1009                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1009                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       689136                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       689137                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 136293648255                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 136293648255                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       690145                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       690146                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.998538                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.998538                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 197774.674745                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 197774.387756                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       689136                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       689136                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 136064165967                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 136064165967                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.998538                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.998537                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 197441.674745                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 197441.674745                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data          954                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          954                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8614701                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8614762                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7362297                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 5960164274894                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 5960171637191                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      8615655                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      8615716                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 138911.264151                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 691859.679737                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 691855.635384                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8614701                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8614754                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7344648                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 5957295584789                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 5957302929437                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999888                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 138578.264151                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 691526.680356                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 691523.278487                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1074.405191                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          21958544                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        13961382                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.572806                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   255.570900                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     5.000146                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    37.630140                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   774.204005                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.062395                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009187                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.189015                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.262306                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          738                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       365298342                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      365298342                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 538230816071                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30098.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30098.numOps                      0                       # Number of Ops committed
system.cpu1.thread30098.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     65042343                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65042344                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67713051                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67713052                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11459131                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11459138                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     29049706                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29049713                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 2124812554202                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2124812554202                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 2124812554202                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2124812554202                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     76501474                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76501482                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     96762757                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     96762765                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.875000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.875000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.300216                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.300216                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 185425.278252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 185425.164982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 73144.029554                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73144.011929                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    589648643                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          5484635                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   107.509186                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9306435                       # number of writebacks
system.cpu2.dcache.writebacks::total          9306435                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      7351847                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7351847                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      7351847                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7351847                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      4107284                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4107284                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12654818                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12654818                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 177451669581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 177451669581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 6077497348950                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6077497348950                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.053689                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053689                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.130782                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.130782                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 43204.139178                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43204.139178                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 480251.659799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 480251.659799                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9306435                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     38369898                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38369899                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6844992                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6844998                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1849521184110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1849521184110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     45214890                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     45214897                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.857143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.151388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 270200.634874                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 270200.398029                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      6775742                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6775742                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        69250                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69250                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  21874590513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  21874590513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 315878.563365                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 315878.563365                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26672445                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26672445                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4614139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4614140                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 275291370092                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 275291370092                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     31286584                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     31286585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.147480                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.147480                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 59662.565452                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59662.552522                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       576105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       576105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4038034                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4038034                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 155577079068                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 155577079068                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.129066                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.129066                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 38527.926973                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 38527.926973                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2670708                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2670708                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data     17590575                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total     17590575                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     20261283                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     20261283                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.868187                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.868187                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      8547534                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      8547534                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 5900045679369                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 5900045679369                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 690262.908503                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 690262.908503                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.988691                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80367861                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9306947                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.635255                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.018365                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.970326                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000036                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999942                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783409067                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783409067                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21901652                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21901679                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21901652                       # number of overall hits
system.cpu2.icache.overall_hits::total       21901679                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      8030961                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8030961                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      8030961                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8030961                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21901705                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21901734                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21901705                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21901734                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 151527.566038                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 146017.472727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 151527.566038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 146017.472727                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8013312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8013312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8013312                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8013312                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 151194.566038                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 151194.566038                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 151194.566038                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 151194.566038                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21901652                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21901679                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      8030961                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8030961                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21901705                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21901734                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 151527.566038                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 146017.472727                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8013312                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8013312                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 151194.566038                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 151194.566038                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           52.629254                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21901734                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         398213.345455                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    50.629254                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.098885                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.102792                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175213927                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175213927                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        8616829                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     15790237                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7484244                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq      3347862                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp      3347862                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        690173                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       690173                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      8616845                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     34616069                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           34616179                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1191256448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1191259968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     13968046                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              893954944                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      26623709                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.175176                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.380117                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            21959887     82.48%     82.48% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             4663822     17.52%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        26623709                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     13512766545                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    10412471106                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1688                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1688                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1688                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1688                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      9305268                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      9305330                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      9305268                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      9305330                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7977681                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 6053123215396                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 6053131193077                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7977681                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 6053123215396                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 6053131193077                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      9306956                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      9307018                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      9306956                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      9307018                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 150522.283019                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 650504.984423                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 650501.507531                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 150522.283019                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 650504.984423                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 650501.507531                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     13968046                       # number of writebacks
system.cpu2.l2cache.writebacks::total        13968046                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      9305268                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      9305321                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      9305268                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      9305321                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7960032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 6050024566480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 6050032526512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7960032                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 6050024566480                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 6050032526512                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999818                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999818                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 150189.283019                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 650171.984996                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 650169.137262                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 150189.283019                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 650171.984996                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 650169.137262                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             13968046                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      7895705                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      7895705                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      7895705                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      7895705                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1410730                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1410730                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1410730                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1410730                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data      3347862                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total      3347862                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data      3347862                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total      3347862                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          734                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          734                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       689438                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       689439                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 139823762274                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 139823762274                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       690172                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       690173                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.998936                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998936                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 202808.319637                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 202808.025473                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       689438                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       689438                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 139594179420                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 139594179420                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.998936                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998935                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 202475.319637                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 202475.319637                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data          954                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          954                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8615830                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8615891                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7977681                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 5913299453122                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 5913307430803                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      8616784                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      8616845                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 150522.283019                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 686329.634304                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 686325.701057                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8615830                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8615883                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7960032                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 5910430387060                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 5910438347092                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999888                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 150189.283019                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 685996.634922                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 685993.338941                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1081.997414                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          21961299                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        13969131                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.572131                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   254.819268                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000491                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    50.629254                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   774.548402                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.062212                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012361                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.189099                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.264160                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          943                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       365350171                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      365350171                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 538230816071                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30098.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30098.numOps                      0                       # Number of Ops committed
system.cpu2.thread30098.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65048262                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65048263                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67726562                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67726563                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11434564                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11434571                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            7                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     29027924                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29027931                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 2104454337849                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2104454337849                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 2104454337849                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2104454337849                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     76482826                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     76482834                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     96754486                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     96754494                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.875000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.149505                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149505                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.875000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.300016                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.300016                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 184043.251483                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184043.138816                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 72497.583287                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 72497.565805                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    609705307                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          5471653                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   111.429820                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9310875                       # number of writebacks
system.cpu3.dcache.writebacks::total          9310875                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      7325502                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7325502                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      7325502                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7325502                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      4109062                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4109062                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12660983                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12660983                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 171925944537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 171925944537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 6149700789600                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6149700789600                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.053725                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053725                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.130857                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.130857                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 41840.679098                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 41840.679098                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 485720.641881                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 485720.641881                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9310875                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     38339833                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       38339834                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            6                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6840655                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6840661                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1838019351456                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1838019351456                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     45180488                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     45180495                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.857143                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.151407                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151407                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 268690.549583                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 268690.313912                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      6771405                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6771405                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        69250                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69250                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  21555291132                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21555291132                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 311267.741978                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 311267.741978                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26708429                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26708429                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4593909                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4593910                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 266434986393                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 266434986393                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     31302338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31302339                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.146759                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.146759                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 57997.445398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57997.432774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       554097                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       554097                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4039812                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4039812                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 150370653405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 150370653405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 37222.190885                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37222.190885                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2678300                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2678300                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data     17593360                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total     17593360                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     20271660                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     20271660                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.867880                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.867880                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data      8551921                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total      8551921                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 5977774845063                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 5977774845063                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.421866                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.421866                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 698997.902935                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 698997.902935                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.988766                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80387538                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9311387                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.633251                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.018367                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.970398                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000036                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999942                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783347339                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783347339                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     21912878                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21912905                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     21912878                       # number of overall hits
system.cpu3.icache.overall_hits::total       21912905                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      8145513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8145513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      8145513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8145513                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           29                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     21912931                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21912960                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           29                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     21912931                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21912960                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.068966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.068966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 153688.924528                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 148100.236364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 153688.924528                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 148100.236364                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      8127864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8127864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      8127864                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8127864                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 153355.924528                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 153355.924528                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 153355.924528                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 153355.924528                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     21912878                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21912905                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      8145513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8145513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     21912931                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21912960                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 153688.924528                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 148100.236364                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      8127864                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8127864                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 153355.924528                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 153355.924528                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           52.629282                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21912960                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         398417.454545                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    50.629282                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.098885                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.102792                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        175303735                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       175303735                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        8621217                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     15797502                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7479775                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq      3349588                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp      3349587                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        690225                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       690225                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      8621232                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     34632839                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           34632949                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1191824768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1191828288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     13966402                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              893849728                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      26628317                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.174927                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.379905                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            21970307     82.51%     82.51% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             4658010     17.49%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        26628317                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     13519442712                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    10417481091                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1959                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1959                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1959                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1959                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      9309436                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      9309498                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            7                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      9309436                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      9309498                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      8092233                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 6125337457553                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 6125345549786                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      8092233                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 6125337457553                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 6125345549786                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      9311395                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      9311457                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      9311395                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      9311457                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.999790                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999790                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.999790                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999790                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 152683.641509                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 657970.843513                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 657967.330761                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 152683.641509                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 657970.843513                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 657967.330761                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     13966402                       # number of writebacks
system.cpu3.l2cache.writebacks::total        13966402                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      9309436                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      9309489                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      9309436                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      9309489                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      8074584                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 6122237420360                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 6122245494944                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      8074584                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 6122237420360                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 6122245494944                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.999790                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.999790                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 152350.641509                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 657637.844050                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 657634.967391                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 152350.641509                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 657637.844050                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 657634.967391                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             13966402                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      7899476                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      7899476                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      7899476                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      7899476                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1411399                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1411399                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data      3349588                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total      3349588                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data      3349588                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total      3349588                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1007                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1007                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       689217                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       689218                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 134612116470                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 134612116470                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       690224                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       690225                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.998541                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998541                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 195311.660145                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 195311.376763                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       689217                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       689217                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 134382607209                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 134382607209                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.998541                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 194978.660145                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 194978.660145                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data          952                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8620219                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8620280                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8092233                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 5990725341083                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 5990733433316                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      8621171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      8621232                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 152683.641509                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 694962.081715                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 694958.102674                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8620219                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8620272                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8074584                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 5987854813151                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 5987862887735                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 152350.641509                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 694629.082295                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 694625.748206                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1074.405689                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          21971905                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        13967480                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.573076                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   253.653069                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.000145                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    37.630211                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   776.122263                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.061927                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.009187                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.189483                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.262306                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       365518200                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      365518200                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 538230816071                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            34470584                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      48459400                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       5639853                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           5623775                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2757287                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2757287                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       34470647                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     27926499                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     27910574                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     27914868                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     27927373                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               111679314                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191506688                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1190827200                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191010432                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191544000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               4764888320                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          22499519                       # Total snoops (count)
system.l3bus.snoopTraffic                  1080047616                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           60642312                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 60642312    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             60642312                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          38563818843                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6268493712                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6265893651                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6267607445                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6269059511                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      3665900                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      3663648                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      3664373                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      3665853                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            14659774                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      3665900                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      3663648                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      3664373                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      3665853                       # number of overall hits
system.l3cache.overall_hits::total           14659774                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      5643245                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      5640189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      5640895                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      5643583                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          22568160                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            7                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      5643245                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      5640189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      5640895                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      5643583                       # number of overall misses
system.l3cache.overall_misses::total         22568160                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      7352307                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 6014814711326                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7131528                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 6000051498782                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7747578                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 5956628713390                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      7862796                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 6028869706718                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 24000394724425                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      7352307                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 6014814711326                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7131528                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 6000051498782                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7747578                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 5956628713390                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      7862796                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 6028869706718                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 24000394724425                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      9309145                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      9303837                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      9305268                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      9309436                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        37227934                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      9309145                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      9303837                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      9305268                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      9309436                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       37227934                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.606204                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.606204                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.606216                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.606204                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.606204                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.606216                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 138722.773585                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 1065843.271261                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 134557.132075                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 1063803.269497                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 146180.716981                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 1055972.272732                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 148354.641509                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 1068269.875134                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 1063462.627189                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 138722.773585                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 1065843.271261                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 134557.132075                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 1063803.269497                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 146180.716981                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 1055972.272732                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 148354.641509                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 1068269.875134                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 1063462.627189                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks       16875744                       # number of writebacks
system.l3cache.writebacks::total             16875744                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      5643245                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      5640189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      5640895                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      5643583                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     22568124                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      5643245                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      5640189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      5640895                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      5643583                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     22568124                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      6999327                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 5977230806186                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6778548                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 5962487946602                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7394598                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 5919060459250                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      7509816                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 5991283543838                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 23850091438165                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      6999327                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 5977230806186                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6778548                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 5962487946602                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7394598                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 5919060459250                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      7509816                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 5991283543838                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 23850091438165                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606204                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606204                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.606215                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606204                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606204                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.606215                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 132062.773585                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 1059183.290144                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 127897.132075                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 1057143.288390                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 139520.716981                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 1049312.291622                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 141694.641509                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 1061609.892835                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 1056804.342185                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 132062.773585                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 1059183.290144                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 127897.132075                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 1057143.288390                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 139520.716981                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 1049312.291622                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 141694.641509                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 1061609.892835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 1056804.342185                       # average overall mshr miss latency
system.l3cache.replacements                  22499519                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     31583656                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     31583656                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     31583656                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     31583656                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      5639853                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      5639853                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      5639853                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      5639853                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       316525                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       316219                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       316501                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       316255                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1265500                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data       372967                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       372917                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       372937                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       372962                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1491787                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 128876973256                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 128807739306                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 132331115112                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 127123389459                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 517139217133                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       689492                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       689136                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       689438                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       689217                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2757287                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.540930                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.541137                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.540929                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.541139                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.541034                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 345545.244636                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 345405.919564                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 354835.039462                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 340848.101037                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 346657.543693                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       372967                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       372917                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       372937                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       372962                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1491783                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 126393013036                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 126324112086                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 129847354692                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 124639462539                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 507203942353                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.540930                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.541137                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.540929                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.541139                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.541033                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 338885.244636                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 338745.919564                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 348175.039462                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 334188.101037                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 339998.473205                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      3349375                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      3347429                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      3347872                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      3349598                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total     13394274                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      5270278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      5267272                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      5267958                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      5270621                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     21076373                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7352307                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 5885937738070                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7131528                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 5871243759476                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7747578                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 5824297598278                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7862796                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 5901746317259                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 23483255507292                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8619653                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8614701                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8615830                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8620219                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     34470647                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.611428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.611428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.611425                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.611430                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 138722.773585                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 1116817.317430                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 134557.132075                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 1114665.002961                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 146180.716981                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 1105608.206876                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 148354.641509                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 1119744.014464                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 1114198.135860                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      5270278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      5267272                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      5267958                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      5270621                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     21076341                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      6999327                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 5850837793150                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6778548                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 5836163834516                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7394598                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 5789213104558                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7509816                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 5866644081299                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 23342887495812                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.611428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.611428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.611425                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.611429                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 132062.773585                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 1110157.337649                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 127897.132075                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 1108005.023192                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 139520.716981                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 1098948.227104                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 141694.641509                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 1113084.033418                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 1107539.847444                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64215.239143                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51883283                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             37223509                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.393831                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719085587261                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64215.239143                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979847                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979847                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64216                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          630                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4536                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        35160                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        23890                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979858                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1228446597                       # Number of tag accesses
system.l3cache.tags.data_accesses          1228446597                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  16875743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   5643245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   5640189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   5640895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   5643582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023560584                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1054394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1054395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23721978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16125233                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22568123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16875743                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22568123                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16875743                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      44.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                     104.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         4                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     18910                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22568123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16875743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  234006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  324643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  329856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  267440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  166738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   86925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   54363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   72065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   83607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  86469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  82700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  79081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  80521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  85252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  88765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  92151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  97624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 107723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 110141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 113715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 121672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 133485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 146037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 160388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 181885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 209936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 247337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 290287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 330583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 369326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 402520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 440052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 495664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 526989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 571495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 607930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 626168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 645281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 651962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 670157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 697543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 712101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 741447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 738016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                 736080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                 744552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                 702166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                 737316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                 688153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                 691289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                 678753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                 639523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                 598753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                 550579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                 493944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                 455349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                 384519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                 335389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                 268642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                 187031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                 153003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  54340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  48756                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  22802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  37073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  50079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  60933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  68715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  73705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  77110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  79522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  81227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  82474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  82614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  83372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  85632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  85114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  23979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  16598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  11604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   8387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   3488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   4713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   5243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   6810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   7781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  40321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                 100470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 166521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 237740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 307845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 374583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 441162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                509697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                581161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                659291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                745797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                838998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                939199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106               1052457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107               1182239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108               1348469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109               1173523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                953983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                789507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                660273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                548257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                447840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                363078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                291168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                232240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                183142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                142968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                110577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                 84745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                 63828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                 47501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                 35318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                 25775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                 18080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                 30597                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      1054395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.403801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.129825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.053093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      1054394    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1054395                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1054394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.125516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1052141     99.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              698      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              708      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              444      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              228      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              108      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               46      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1054394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1444359872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1080047552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2683.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2006.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  538230694536                       # Total gap between requests
system.mem_ctrls.avgGap                      13645.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    361166656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    360971072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    361016256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    361188352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   1080040896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 6302.128818523948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 671025586.989246845245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 6302.128818523948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 670662203.863408923149                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 6302.128818523948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 670746152.975595235825                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 6302.128818523948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 671065896.832067131996                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2006650016.469937086105                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      5643245                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      5640189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      5640895                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      5643582                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     16875743                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5012504                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 5764141840270                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4792488                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 5749569774150                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5407337                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 5706068361516                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5522981                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 5778255072609                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 55624562161182                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     94575.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data   1021423.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     90424.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data   1019393.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    102025.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data   1011553.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    104207.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data   1023863.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3296125.22                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         23729600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             136135                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                  2014737                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                2962734                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           12                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            6                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            7                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th           10                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    361166656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    360971072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    361016256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    361188352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1444358208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   1080047552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   1080047552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      5643229                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      5640173                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      5640879                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      5643568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       22568097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     16875743                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      16875743                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst         6302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    671025587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst         6302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    670662204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst         6302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    670746153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst         6302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    671065897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2683529330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst         6302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst         6302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst         6302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst         6302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        26160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2006662383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2006662383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2006662383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst         6302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    671025587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst         6302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    670662204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst         6302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    670746153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst         6302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    671065897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4690191713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             22568061                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            16875639                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       705300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       705226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       705217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       705091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       705240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       705125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       705172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       705069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       705147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       705083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       705183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       705122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       705327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       705288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       705319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       705279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       705335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       705260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       705353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       705312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       705317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       705284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       705410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       705381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       705342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       705309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       705361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       705297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       705267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       705205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       705263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       705177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       527384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       527320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       527313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       527263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       527345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       527306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       527330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       527298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       527345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       527316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       527395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       527357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       527461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       527413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       527412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       527368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       527360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       527341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       527423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       527392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       527386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       527325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       527464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       527408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       527477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       527416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       527426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       527336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       527349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       527285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       527346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       527279                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            22603295260843                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           75196779252                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       22998055783855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat              1001561.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat         1019053.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            10448693                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            5265310                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           31.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     23729668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   106.381328                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.500892                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    79.726595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     15050000     63.42%     63.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      7033427     29.64%     93.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383      1155861      4.87%     97.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       327698      1.38%     99.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        95111      0.40%     99.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        38342      0.16%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        17334      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5894      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6001      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     23729668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1444355904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         1080040896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2683.525049                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2006.650016                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   24.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               39.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    74007036859.384598                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    98391290598.815781                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   94928414127.727386                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  63427010403.445107                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 191888655143.169861                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 453823506988.375916                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2656481430.224223                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  979122395551.504028                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1819.149607                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        73250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  48478500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 489752242821                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21076310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16875743                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5623775                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1491787                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1491787                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       21076372                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     67635774                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     67635774                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               67635774                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2524405760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2524405760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2524405760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22568163                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22568163    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22568163                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         37495882257                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41308320914                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1667905                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1649212                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6489                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       614671                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         614664                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998861                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       290766                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         6484                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1616256871                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.170243                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.040327                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1553365053     96.11%     96.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18773774      1.16%     97.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8036069      0.50%     97.77% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5621881      0.35%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3027385      0.19%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1668420      0.10%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1156391      0.07%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       807607      0.05%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     23800291      1.47%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1616256871                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249983279                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     275157118                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109112258                       # Number of memory references committed
system.switch_cpus0.commit.loads             77811943                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1661309                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         237240059                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          126078116                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     40320743     14.65%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     77268031     28.08%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1488285      0.54%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     46930937     17.06%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     20822173      7.57%     67.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     56989770     20.71%     88.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     31171287     11.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    275157118                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     23800291                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5099476                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1576511371                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23074746                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     11605189                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          7498                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       608508                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     275492988                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77986718                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           31308023                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                83145                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5069                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        15113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250601096                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1667905                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       614687                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1616275700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          15006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         21911321                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1616298316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.170656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.063855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1569732498     97.12%     97.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2880778      0.18%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1998771      0.12%     97.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2930039      0.18%     97.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5326824      0.33%     97.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5945951      0.37%     98.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3725593      0.23%     98.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3291379      0.20%     98.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20466483      1.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1616298316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.001032                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.155045                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           21911321                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           12525808                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         176508                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2161                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         64356                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       5339660                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 538230826071                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          7498                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10159350                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      785569269                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         29140965                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    791421198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     275456074                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents      41759187                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     555536622                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     225835146                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    246854700                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          837242944                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       254762088                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        455186363                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    246609584                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          245028                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         66473367                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1867904464                       # The number of ROB reads
system.switch_cpus0.rob.writes              550937310                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249983279                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          275157118                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1666962                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1648270                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         6487                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       614329                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         614323                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.999023                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       290228                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         6482                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1616255848                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.170145                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.040621                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1553514037     96.12%     96.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18703231      1.16%     97.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8008729      0.50%     97.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5580182      0.35%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3002701      0.19%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1642600      0.10%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1153367      0.07%     98.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       815538      0.05%     98.53% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     23835463      1.47%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1616255848                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249838265                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     274997711                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109049821                       # Number of memory references committed
system.switch_cpus1.commit.loads             77767261                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1660400                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         237101992                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          126006316                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     40297626     14.65%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     77222583     28.08%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      1487388      0.54%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     46903429     17.06%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     20810196      7.57%     67.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     56957065     20.71%     88.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     31153532     11.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    274997711                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     23835463                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5096848                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1576535982                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23052866                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     11603968                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          7509                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       608217                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     275334091                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           25                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77941472                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           31290336                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                83097                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5069                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        15103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250456517                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1666962                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       614346                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1616274592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          15028                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21898724                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1616297209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.170557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.063534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1569752737     97.12%     97.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2875355      0.18%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2011359      0.12%     97.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2937205      0.18%     97.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5310750      0.33%     97.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5930585      0.37%     98.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3735868      0.23%     98.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3296014      0.20%     98.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        20447336      1.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1616297209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.001031                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.154956                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21898724                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12500097                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         176139                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2160                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         64032                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       5303711                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 538230826071                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          7509                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10160386                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      771805451                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         29114665                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    805209162                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     275296413                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      40910398                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     568660052                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     226496311                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    246711485                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          836757495                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       254615940                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        454919891                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    246466415                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          244988                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         66506223                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1867708324                       # The number of ROB reads
system.switch_cpus1.rob.writes              550617332                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249838265                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          274997711                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1667219                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1648528                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         6486                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       614450                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         614444                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.999024                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       291302                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6481                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1616255190                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.170167                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.040737                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1553512636     96.12%     96.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18706546      1.16%     97.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      8004344      0.50%     97.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5575070      0.34%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3002792      0.19%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1640693      0.10%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1155523      0.07%     98.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       814902      0.05%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23842684      1.48%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1616255190                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249871277                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     275034001                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109064047                       # Number of memory references committed
system.switch_cpus2.commit.loads             77777437                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1660608                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         237133416                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          126022682                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     40302894     14.65%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     77232919     28.08%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1487592      0.54%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     46909685     17.06%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     20812922      7.57%     67.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     56964515     20.71%     88.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     31157582     11.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    275034001                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23842684                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5098345                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1576529689                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23058213                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     11602913                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7505                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       608281                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     275371657                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           25                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77952309                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           31294570                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                83108                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5069                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        14719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250491141                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1667219                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       614467                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1616274472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15020                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21901705                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1616296701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.170581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.063624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1569751242     97.12%     97.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2873457      0.18%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2009860      0.12%     97.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2932498      0.18%     97.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5311219      0.33%     97.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5932601      0.37%     98.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3737672      0.23%     98.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3299903      0.20%     98.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        20448249      1.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1616296701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.001031                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.154977                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21901705                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           12476085                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         176590                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2166                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         64533                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       5324214                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 538230826071                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7505                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10160375                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      770525264                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         29122545                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    806480976                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     275333423                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents      40436660                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     565948770                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     230473267                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    246744446                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          836870352                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       254650696                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        454980719                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    246499003                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          245387                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         66463895                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1867737809                       # The number of ROB reads
system.switch_cpus2.rob.writes              550692179                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249871277                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          275034001                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1668033                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1649342                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6489                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       614730                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         614724                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.999024                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       291402                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6484                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1616255139                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.170255                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.040659                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1553416475     96.11%     96.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18745591      1.16%     97.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8024439      0.50%     97.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5603118      0.35%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3016935      0.19%     98.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1652107      0.10%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1156412      0.07%     98.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       815570      0.05%     98.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     23824492      1.47%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1616255139                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     275175496                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109119439                       # Number of memory references committed
system.switch_cpus3.commit.loads             77817089                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1661412                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         237256004                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          126086363                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     40323396     14.65%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     77273279     28.08%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1488387      0.54%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     46934131     17.06%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     20823540      7.57%     67.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     56993549     20.71%     88.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31173322     11.33%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    275175496                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     23824492                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5100120                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1576509317                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23070494                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11609203                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7505                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved       608553                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     275513329                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           25                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77992004                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           31310358                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                83151                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5069                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        15341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250620201                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1668033                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       614747                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1616273824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15020                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         21912931                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1616296675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.170669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.063870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1569724072     97.12%     97.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2873673      0.18%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2014429      0.12%     97.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         2934972      0.18%     97.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5316398      0.33%     97.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5936251      0.37%     98.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3741382      0.23%     98.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3294838      0.20%     98.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20460660      1.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1616296675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.001032                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.155057                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           21912931                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14257283421357                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           12539780                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         176617                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2153                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         64565                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache       5318185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 538230826071                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7505                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10164059                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      782704308                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         29135493                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    794285274                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     275474873                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents      41909093                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     559668258                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     224549002                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    246871498                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          837300198                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       254779375                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        455217697                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    246626099                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          245355                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         66556652                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1867897545                       # The number of ROB reads
system.switch_cpus3.rob.writes              550975374                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          275175496                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
