[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMZ14203TZ-ADJ/NOPB production of TEXAS INSTRUMENTS from the text:VIN\nCINEnableRON\nRFBTCFF\nCSSRFBB COUTLMZ14203\nVOUTFBRON SSVIN\nEN\nGNDVOUT\n50556065707580859095100\n0 0.5 1 1.522.530.81.21.51.82.53.35.0\n25°C\nOUTPUT CURRENT (A)EFFICIENCY (%)\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017\nLMZ14203 SIMPLE SWITCHER®6-Vto42-V,3-APower Module inLeaded SMT-TO\nPackage\n11Features\n1•Integrated Shielded Inductor &Simple PCB\nLayout\n•Flexible Start-Up Sequencing Using External Soft-\nStart andPrecision Enable\n•Protection Against Inrush Currents andFaults\nSuch asInput UVLO andOutput Short Circuit\n•–40°Cto125°CJunction Temperature Range\n•Single Exposed Pad andStandard Pinout forEasy\nMounting andManufacturing\n•Fast Transient Response forPowering FPGAs\nandASICs\n•Low Output Voltage Ripple\n•Pin-to-Pin Compatible Family:\n–LMZ1420x (42VMaximum 3A,2A,1A)\n–LMZ1200x (20VMaximum 3A,2A,1A)\n•Fully Enabled forWEBENCH®Power Designer\n•Electrical Specifications\n–18-W Maximum Total Output Power\n–Upto3-AOutput Current\n–Input Voltage Range 6Vto42V\n–Output Voltage Range 0.8Vto6V\n–Efficiency upto90%\n•Performance Benefits\n–Operates atHigh Ambient Temperature With\nNoThermal Derating\n–High Efficiency Reduces System Heat\nGeneration\n–Low Radiated Emissions (Electromagnetic\nInterference [EMI]) Tested With EN55022\nClass BStandard\n–Passes 10-V/m Radiated Immunity EMI Test\nStandard EN61000 4-3\n•Create aCustom Design Using theLMZ14203\nWith theWEBENCH®Power Designer2Applications\n•Point ofLoad Conversions From 12-V and24-V\nInput Rail\n•Space Constrained andHigh Thermal\nRequirement Applications\n•Negative Output Voltage Applications\n(See AN-2027 SNVA425 )\n3Description\nThe LMZ14203 SIMPLE SWITCHER power module\nisaneasy-to-use step-down DC-DC solution thatcan\ndrive up to3-A load with exceptional power\nconversion efficiency, line and load regulation, and\noutput accuracy. The LMZ14203 isavailable inan\ninnovative package that enhances thermal\nperformance and allows for hand ormachine\nsoldering.\nThe LMZ14203 can accept aninput voltage rail\nbetween 6Vand 42Vand deliver anadjustable and\nhighly accurate output voltage aslowas0.8V.The\nLMZ14203 only requires three external resistors and\nfour external capacitors tocomplete the power\nsolution. The LMZ14203 isareliable and robust\ndesign with thefollowing protection features: thermal\nshutdown, input UVLO, output overvoltage protection,\nshort-circuit protection, output current limit, and\nallows start-up into aprebiased output. Asingle\nresistor adjusts theswitching frequency upto1MHz.\nDevice Information(1)(2)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMZ14203 TO-PMOD (7) 10.16 mm×9.85 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n(2)Peak reflow temperature equals 245°C.See SNAA214 for\nmore details.\nSimplified Application Schematic\nEfficiency 12-V Input at25°C\n2LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ...................................... 3\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 4\n6.6 Typical Characteristics ............................................. 6\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 10\n7.3 Feature Description ................................................. 10\n7.4 Device Functional Modes ........................................ 11\n8Application andImplementation ........................ 12\n8.1 Application Information ............................................ 128.2 Typical Application .................................................. 12\n9Power Supply Recommendations ...................... 18\n10Layout ................................................................... 18\n10.1 Layout Guidelines ................................................. 18\n10.2 Layout Example .................................................... 19\n10.3 Power Dissipation andBoard Thermal\nRequirements ........................................................... 20\n10.4 Power Module SMT Guidelines ............................ 20\n11Device andDocumentation Support ................. 22\n11.1 Custom Design With WEBENCH ®Tools ............. 22\n11.2 Device Support ...................................................... 22\n11.3 Documentation Support ........................................ 22\n11.4 Receiving Notification ofDocumentation Updates 22\n11.5 Community Resources .......................................... 22\n11.6 Trademarks ........................................................... 23\n11.7 Electrostatic Discharge Caution ............................ 23\n11.8 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision R(October 2015) toRevision S Page\n•Changed equation 9toputabracket around fsw*delta VIN................................................................................................ 15\n•Changed equation 10toputabracket around VINandRON2............................................................................................... 16\nChanges from Revision Q(August 2015) toRevision R Page\n•Added thisnew bullet tothePower Module SMT Guidelines .............................................................................................. 20\nChanges from Revision P(May 2015) toRevision Q Page\n•Changed thetitleofthedocument ......................................................................................................................................... 1\nChanges from Revision O(October 2013) toRevision P Page\n•Added ESD Rating table, Thermal Information table, Feature Description section, Device Functional Modes ,\nApplication andImplementation section, Power Supply Recommendations section, Layout section, Device and\nDocumentation Support section, andMechanical, Packaging, andOrderable Information section ..................................... 1\n•Removed Easy-to-Use PinPackage image ........................................................................................................................... 1\nChanges from Revision N(March 2013) toRevision O Page\n•Changed 12mils................................................................................................................................................................... 18\n•Changed 12mils................................................................................................................................................................... 20\n•Added Power Module SMT Guidelines ................................................................................................................................. 20\nExposed Pad \nConnect to GND5   SS6   FB\n3   EN\n1   VIN2   RON4   GND7   VOUT\n3LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nNDW Package\n7-Pin TO-PMOD\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nEN 3 AnalogEnable. Input totheprecision enable comparator. Rising threshold is1.18 Vnominal; 90mV\nhysteresis nominal. Maximum recommended input level is6.5V.\nFB 6 AnalogFeedback. Internally connected totheregulation, overvoltage, andshort-circuit comparators. The\nregulation reference point is0.8Vatthisinput pin.Connected thefeedback resistor divider between\ntheoutput andground tosettheoutput voltage.\nGND 4 GroundGround. Reference point forallstated voltages. Must beexternally connected toexposed thermal\npad.\nRON 2 AnalogON-time resistor. Anexternal resistor between thispinandtheVINpinsets theON-time ofthe\napplication. Typical values range from 25kΩto124kΩ.\nSS 5 AnalogSoft-start. Aninternal 8-µAcurrent source charges anexternal capacitor toproduce thesoft-start\nfunction. This node isdischarged at200µAduring disable, overcurrent, thermal shutdown and\ninternal UVLO conditions.\nVIN 1 PowerSupply input. Nominal operating range is6Vto42V.Asmall amount ofinternal capacitance is\ncontained within thepackage assembly. Additional external input capacitance isrequired between\nthispinandexposed pad.\nVOUT 7 PowerOutput voltage. Output from theinternal inductor. Connect theoutput capacitor between thispinand\nexposed pad.\nThermal\nPad— GroundExposed thermal pad. Internally connected topin4.Used todissipate heat from thepackage during\noperation. Must beelectrically connected topin4external tothepackage.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Forsoldering specifications, refer tothefollowing document: Absolute Maximum Ratings forSoldering (SNOA549).6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVIN, RON toGND –0.3 43.5 V\nEN,FB,SStoGND –0.3 7 V\nJunction Temperature 150 °C\nPeak Reflow Case Temperature (30sec) 245 °C\nStorage Temperature –65 150 °C\n4LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000 V\n(1) Absolute Maximum Ratings arelimits beyond which damage tothedevice may occur. Recommended Operating Ratings areconditions\nunder which operation ofthedevice isintended tobefunctional. Forensured specifications andtestconditions, seetheElectrical\nCharacteristics .6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN 6 42 V\nEN 0 6.5 V\nOperation Junction Temperature −40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)LMZ14203\nUNIT NDW (TO-PMOD)\n7PINS\nRθJAJunction-to-ambient\nthermal resistance4-layer JEDEC Printed Circuit Board, Noairflow 19.3\n°C/W\n2-layer JEDEC Printed Circuit Board, Noairflow 21.5\nRθJC(top)Junction-to-case (top)\nthermal resistanceNoairflow 1.9 °C/W\n(1) Minimum andmaximum limits are100% production tested at25°C.Limits over theoperating temperature range areensured through\ncorrelation using Statistical Quality Control (SQC) methods. Limits areused tocalculate Average Outgoing Quality Level (AOQL).\n(2) Typical numbers areat25°Candrepresent themost likely parametric norm.\n(3) EN55022:2006, +A1:2007, FCC Part 15Subpart B:2007. See AN-2024 andlayout forinformation ondevice under test.6.5 Electrical Characteristics\nTJ=25°Cunless otherwise noted. Minimum andmaximum limits areensured through test, design orstatistical correlation.\nTypical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless\notherwise stated thefollowing conditions apply: VIN=24V,Vout =3.3V\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nSYSTEM PARAMETERS\nEnable Control(3)\nVEN ENthreshold trip\npointVENrising TJ=25°C 1.18\nV over thejunction temperature (TJ)\nrange of–40°Cto+125 °C1.1 1.25\nVEN-HYS ENthreshold\nhysteresisVENfalling90 mV\nSoft Start\nISS SSsource current VSS=0V TJ=25°C 8\nµA over thejunction temperature (TJ)\nrange of–40°Cto+125 °C5 11\nISS-DIS SSdischarge\ncurrent–200 µA\nCurrent Limit\nICL Current limit\nthresholdDCaverage\nVIN=12Vto24VTJ=25°C 4.2\nA over thejunction temperature (TJ)\nrange of–40°Cto+125 °C3.2 5.25\n5LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=25°Cunless otherwise noted. Minimum andmaximum limits areensured through test, design orstatistical correlation.\nTypical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless\notherwise stated thefollowing conditions apply: VIN=24V,Vout =3.3V\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nON/OFF Timer\ntON-MIN ONtimer minimum\npulse width150 ns\ntOFF OFF timer pulse\nwidth260 ns\nRegulation andOvervoltage Comparator\nVFB In-regulation\nfeedback voltageVSS>0.8V\nTJ=–40°Cto125°C\nIO=3ATJ=25°C 0.804\nV over thejunction temperature (TJ)\nrange of–40°Cto+125 °C0.784 0.825\nVSS>0.8V\nTJ=25°C\nIO=10mA0.786 0.802 0.818 V\nVFB-OV Feedback\novervoltage\nprotection threshold0.92 V\nIFB Feedback input bias\ncurrent5 nA\nIQ Nonswitching Input\nCurrentVFB=0.86 V1 mA\nISD Shut Down\nQuiescent CurrentVEN=0V25 μA\nThermal Characteristics\nTSD Thermal Shutdown Rising 165 °C\nTSD-HYST Thermal shutdown\nhysteresisFalling15 °C\nPERFORMANCE PARAMETERS\nΔVO Output Voltage\nRipple8 mV PP\nΔVO/ΔVINLine Regulation VIN=12Vto42V,IO=3A 0.01%\nΔVO/IOUT Load Regulation VIN=24V 1.5 mV/A\nη Efficiency VIN=24VVO=3.3VIO=1A 92%\nη Efficiency VIN=24VVO=3.3VIO=3A 85%\n50556065707580859095100\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT(A)EFFICIENCY (%)\n25°C5.0\n3.3\n2.5\n1.8\n00.511.522.5\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)5.0\n3.3\n2.5\n1.8\n25°C\n50556065707580859095100\n0 0.5 1 1.522.530.81.21.51.82.53.35.0\n25°C\nOUTPUT CURRENT (A)EFFICIENCY (%)\n00.511.522.5\n00.51 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)\n25° C5.0\n3.3\n2.5\n1.8\n1.5\n0.81.2\n50556065707580859095100\n0 0.5 1 1.52 2.5 3\nOUTPUT CURRENT (A)EFFICIENCY (%)2.53.3\n1.8\n1.5\n1.2\n0.8\n25°C\n00.511.522.5\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)3.3\n2.5\n1.8\n1.5\n1.2\n0.8\n25°C\n6LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated6.6 Typical Characteristics\nUnless otherwise specified, thefollowing conditions apply: VIN=24V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 1.Efficiency 6-VInput at25°C Figure 2.Dissipation 6-VInput at25°C\nFigure 3.Efficiency 12-V Input at25°C Figure 4.Dissipation 12-V Input at25°C\nFigure 5.Efficiency 24-V Input at25°C Figure 6.Dissipation 24-V Input at25°C\n50556065707580859095100\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)EFFICIENCY (%)5.0\n3.3\n2.5\n1.8\n1.5\n1.2\n0.8\n85°C\n1.5\n00.511.522.53\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)5.0\n3.3\n2.5\n1.8\n1.2\n0.8\n85°C\n50556065707580859095100\n00.5 1 1.5 2 2.53\nOUTPUT CURRENT (A)EFFICIENCY (%)3.3\n2.5\n1.8\n1.5\n1.2\n0.8\n85°C\n00.511.522.53\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)3.3\n2.5\n1.8\n1.5\n1.2\n0.8\n85°C\n50556065707580859095100\n0 0.5 1 1.5 2 2.5 33.35.0\nOUTPUT CURRENT (A)EFFICIENCY (%)\n25°C\n00.511.522.5\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)5.0\n3.3\n25°C\n7LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=24V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 7.Efficiency 36-V Input at25°C Figure 8.Dissipation 36-V Input at25°C\nFigure 9.Efficiency 6-VInput at85°C Figure 10.Dissipation 6-VInput at85°C\nFigure 11.Efficiency 8-VInput at85°C Figure 12.Dissipation 8-VInput at85°C\n50556065707580859095100\n0 0.5 1 1.5 22.5 3\nOUTPUT CURRENT (A)EFFICIENCY (%)5.0\n3.3\n85°C\n00.511.522.53\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)5.0\n3.3\n85°C\n50556065707580859095100\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)EFFICIENCY (%)5.0\n3.3\n2.5\n1.8\n85°C\n00.511.522.53\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)5.0\n3.3\n2.5\n1.8\n85°C\n50556065707580859095100\n0 0.5 1 1.52 2.5 3\nOUTPUT CURRENT (A)EFFICIENCY (%)5.0\n3.3\n2.5\n1.8\n1.5\n1.2\n0.8\n85°C\n00.511.522.53\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)DISSIPATION (W)5.0\n3.3\n2.5\n1.8\n1.5\n1.2\n0.8\n85°C\n8LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=24V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 13.Efficiency 12-V Input at85°C Figure 14.Dissipation 12-V Input at85°C\nFigure 15.Efficiency 24-V Input at85°C Figure 16.Dissipation 24-V Input at85°C\nFigure 17.Efficiency 36-V Input at85°CFigure 18.Dissipation 36-V Input at85°C\n00.511.522.533.5\n50 60 70 80 90 100 110 120\nAMBIENT TEMPERATURE (°C)OUTPUT CURRENT (A)\nVOUT = 3.3V\x00JA = 19.6°C/W36VIN12Vin\n12Vin6Vin24Vin6Vin\n3.263.283.33.323.343.36\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT (A)OUTPUT VOLTAGE (V)68\n121520\n3642\n25°C\n9LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=24V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 19.Line andLoad Regulation at25°C Figure 20.Output Ripple\n24VIN3.3VO3A,BW=200MHz\nFigure 21.Transient Response\n24VIN3.3VO0.6-A to3-AStepFigure 22.Thermal Derating VOUT=3.3V\n0.47 éF\n6.8 éH\nCoCINCvccCBST\nFBENSSVin\nLinear reg\nRON\nTimerCss\nRON\nRFBT\nRFBBCFF\nRegulator ICVO\nInternal \nPassivesVOUT\nGNDVIN1\n23\n45\n67\n10LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMZ14203 power module isaneasy-to-use step-down DC-DC solution that candrive upto3-Aload with\nexceptional power conversion efficiency, lineandload regulation, andoutput accuracy.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 COT Control Circuit Overview\nConstant ON-Time control isbased onacomparator andanON-time oneshot, with theoutput voltage feedback\ncompared with aninternal 0.8-V reference. Ifthefeedback voltage isbelow thereference, themain MOSFET is\nturned onforafixed ON-time determined byaprogramming resistor RON.RONisconnected toVINsuch thatON-\ntime isreduced with increasing input supply voltage. Following thisON-time, themain MOSFET remains offfora\nminimum of260ns.Ifthevoltage onthefeedback pinfalls below thereference level again theON-time cycle is\nrepeated. Regulation isachieved inthismanner.\n7.3.2 Output Overvoltage Comparator\nThe voltage atFBiscompared toa0.92-V internal reference. IfFBrises above 0.92 VtheON-time is\nimmediately terminated. This condition isknown asovervoltage protection (OVP). Itcanoccur iftheinput voltage\nisincreased very suddenly oriftheoutput load isdecreased very suddenly. Once OVP isactivated, thetop\nMOSFET ON-times willbeinhibited until thecondition clears. Additionally, thesynchronous MOSFET willremain\nonuntil inductor current falls tozero.\n7.3.3 Current Limit\nCurrent limit detection iscarried outduring theOFF-time bymonitoring thecurrent inthesynchronous MOSFET.\nReferring totheFunctional Block Diagram, when thetopMOSFET isturned off,theinductor current flows\nthrough theload, thePGND pinandtheinternal synchronous MOSFET. Ifthiscurrent exceeds 4.2A(typical) the\ncurrent limit comparator disables thestart ofthenext ON-time period. The next switching cycle willoccur only if\ntheFBinput isless than 0.8Vandtheinductor current hasdecreased below 4.2A.Inductor current ismonitored\nduring theperiod oftime thesynchronous MOSFET isconducting. Solong asinductor current exceeds 4.2A,\nfurther ON-time intervals forthetopMOSFET willnotoccur. Switching frequency islower during current limit due\ntothelonger OFF-time.\nNOTE\nCurrent limit isdependent onboth duty cycle andtemperature.\n11LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 Thermal Protection\nThe junction temperature oftheLMZ14203 should notbeallowed toexceed itsmaximum ratings. Thermal\nprotection isimplemented byaninternal Thermal Shutdown circuit which activates at165°C(typical) causing the\ndevice toenter alowpower standby state. Inthisstate themain MOSFET remains offcausing VOtofall,and\nadditionally theCSS capacitor isdischarged toground. Thermal protection helps prevent catastrophic failures for\naccidental device overheating. When thejunction temperature falls back below 145°C(typical hysteresis =20°C)\ntheSSpinisreleased, VOrises smoothly, andnormal operation resumes.\nApplications requiring maximum output current especially those athigh input voltage may require application\nderating atelevated temperatures.\n7.3.5 Zero CoilCurrent Detection\nThe current ofthelower (synchronous) MOSFET ismonitored byazero coilcurrent detection circuit which\ninhibits thesynchronous MOSFET when itscurrent reaches zero until thenext ON-time. This circuit enables the\nDCM operating mode, which improves efficiency atlight loads.\n7.3.6 Prebiased Start-Up\nThe LMZ14203 willproperly start upinto aprebiased output. This start-up situation iscommon inmultiple rail\nlogic applications where current paths may exist between different power rails during thestart-up sequence.\nFigure 23isascope capture thatshows proper behavior during thisevent.\nFigure 23.Prebiased Start-Up\n7.4 Device Functional Modes\n7.4.1 Discontinuous Conduction andContinuous Conduction Modes\nAtlight-load, theregulator operates indiscontinuous conduction mode (DCM). With load currents above the\ncritical conduction point, itoperates incontinuous conduction mode (CCM). When operating inDCM the\nswitching cycle begins atzero amps inductor current; increases uptoapeak value, and then recedes back to\nzero before theend oftheOFF-time. During theperiod oftime that inductor current iszero, allload current is\nsupplied bytheoutput capacitor. The next ON-time period starts when thevoltage ontheFBpinfalls below the\ninternal reference. The switching frequency islower inDCM and varies more with load current ascompared to\nCCM. Conversion efficiency inDCM ismaintained because conduction and switching losses arereduced with\nthesmaller load andlower switching frequency.\n4\n5\n6\n7321EP\nVOUTFBRON SSVIN\nENGNDVIN\nCIN2 \n10 PFEnable\n8V to 42V\nCFF\n0.022 PFU1\nCSS\n0.022 PFRFBB\n1.07kLMZ14203TZ\n3.3VO @ 3A\nCO1\n1 PFCO2\n100 PFRON\n61.9kRENT\n68.1k\nRENB\n11.8kRFBT\n3.32k\nCIN1\n1 PF\n12LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LMZ14203 isastep-down DC-to-DC power module. Itistypically used toconvert ahigher DCvoltage toa\nlower DCvoltage with amaximum output current of3A.The following design procedure canbeused toselect\ncomponents fortheLMZ14203. Alternately, theWEBENCH software may beused togenerate complete designs.\nWhen generating adesign, the WEBENCH software uses iterative design procedure and accesses\ncomprehensive databases ofcomponents. Formore details, seewww.ti.com .\n8.2 Typical Application\nFigure 24.Evaluation Board Schematic Diagram\n8.2.1 Design Requirements\nForthisexample thefollowing application parameters exist.\n•VINRange =Upto42V\n•VOUT=0.8Vto5V\n•IOUT=3A\nPlease refer toTable 1formore information.\n13LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTable 1.Component Value Combinations\nVOUT (V) RFBT(kΩ) RFBB(kΩ) RDS(on) (kΩ)VIN(V)\nMIN MAX\n5 5.62\n1.07100 7.5 42\n3.3 3.32 61.9\n642\n2.5 2.26 47.5 30\n1.8 1.87 1.5 32.4 25\n1.5 1 1.13 28 21\n1.2 4.22 8.45 22.6 19\n0.8 0 39.2 24.9 18\nTable 2.ListofMaterials\nRefDes Description Case Size Manufacturer Manufacturer P/N\nU1 SIMPLE SWITCHER PFM-7 Texas Instruments LMZ14203TZ\nCIN1 1µF,50V,X7R 1206 Taiyo Yuden UMK316B7105KL-T\nCIN2 10µF,50V,X7R 1210 Taiyo Yuden UMK325BJ106MM-T\nCO1 1µF,50V,X7R 1206 Taiyo Yuden UMK316B7105KL-T\nCO2 100µF,6.3V,X7R 1210 Taiyo Yuden JMK325BJ107MM-T\nRFBT 3.32 kΩ 0603 Vishay Dale CRCW06033K32FKEA\nRFBB 1.07 kΩ 0603 Vishay Dale CRCW06031K07FKEA\nRON 61.9 kΩ 0603 Vishay Dale CRCW060361k9FKEA\nRENT 68.1 kΩ 0603 Vishay Dale CRCW060368k1FKEA\nRENB 11.8 kΩ 0603 Vishay Dale CRCW060311k8FKEA\nCFF 22nF,±10%, X7R, 16V 0603 TDK C1608X7R1H223K\nCSS 22nF,±10%, X7R, 16V 0603 TDK C1608X7R1H223K\n8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ14203 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Design Steps fortheLMZ14203 Application\nThe LMZ14203 isfully supported byWEBENCH and offers thefollowing: Component selection, electrical and\nthermal simulations aswell asthebuild-it board forareduction indesign time. The following listofsteps canbe\nused tomanually design theLMZ14203 application.\n1.Select minimum operating VINwith enable divider resistors\n2.Program VOwith divider resistor selection\n3.Program turnon time with soft-start capacitor selection\n14LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated4.Select CO\n5.Select CIN\n6.Setoperating frequency with RON\n7.Determine module dissipation\n8.LayoutPCB forrequired thermal performance\n8.2.2.2.1 Enable Divider, RENTandRENBSelection\nThe enable input provides aprecise 1.18-V band-gap rising threshold toallow direct logic drive orconnection to\navoltage divider from ahigher enable voltage such asVIN.The enable input also incorporates 90mV(typical) of\nhysteresis resulting inafalling threshold of1.09 V.The maximum recommended voltage intotheENpinis6.5V.\nForapplications where themidpoint oftheenable divider exceeds 6.5V,asmall Zener diode canbeadded to\nlimit thisvoltage.\nThe function ofthisresistive divider istoallow thedesigner tochoose aninput voltage below which thecircuit\nwillbedisabled. This implements thefeature ofprogrammable under voltage lockout. This isoften used in\nbattery powered systems toprevent deep discharge ofthesystem battery. Itisalso useful insystem designs for\nsequencing ofoutput rails ortoprevent early turnon ofthesupply asthemain input voltage railrises atpower-\nup.Applying theenable divider tothemain input railisoften done inthecase ofhigher input voltage systems\nsuch as24-V AC/DC systems where alower boundary ofoperation should beestablished. Inthecase of\nsequencing supplies, thedivider isconnected toarailthatbecomes active earlier inthepower-up cycle than the\nLMZ14203 output rail.The tworesistors should bechosen based onthefollowing ratio:\nRENT/RENB=(VINUVLO /1.18 V)–1 (1)\nThe LMZ14203 demonstration and evaluation boards use11.8 kΩforRENBand 68.1 kΩforRENTresulting ina\nrising UVLO of8V.This divider presents 6.25 VtotheENinput when thedivider input israised to42V.\nThe ENpinisinternally pulled uptoVINandcanbeleftfloating foralways-on operation.\n8.2.2.2.2 Output Voltage Selection\nOutput voltage isdetermined byadivider oftworesistors connected between VOand ground. The midpoint of\nthedivider isconnected totheFBinput. The voltage atFBiscompared toa0.8V internal reference. Innormal\noperation anON-time cycle isinitiated when thevoltage ontheFBpinfalls below 0.8V.The main MOSFET ON-\ntime cycle causes theoutput voltage toriseandthevoltage attheFBtoexceed 0.8V.Aslong asthevoltage at\nFBisabove 0.8V,ON-time cycles willnotoccur.\nThe regulated output voltage determined bytheexternal divider resistors RFBTandRFBBis:\nVO=0.8V×(1+RFBT/RFBB) (2)\nRearranging terms; theratio ofthefeedback resistors foradesired output voltage is:\nRFBT/RFBB=(VO/0.8V)-1 (3)\nThese resistors should bechosen from values intherange of1kΩto10kΩ.\nForVO=0.8VtheFBpincanbeconnected totheoutput directly solong asanoutput preload resistor remains\nthat draws more than 20uA.Converter operation requires thisminimum load tocreate asmall inductor ripple\ncurrent andmaintain proper regulation when noload ispresent.\nAfeed-forward capacitor isplaced inparallel with RFBTtoimprove load step transient response. Itsvalue is\nusually determined experimentally byload stepping between DCM andCCM conduction modes andadjusting for\nbest transient response andminimum output ripple.\nAtable ofvalues forRFBT,RFBB,CFFandRONisincluded intheapplications schematic.\n8.2.2.2.3 Soft-Start Capacitor Selection\nProgrammable soft-start permits theregulator toslowly ramp toitssteady state operating point after being\nenabled, thereby reducing current inrush from theinput supply and slowing theoutput voltage rise-time to\nprevent overshoot.\nUpon turnon, after allUVLO conditions have been passed, aninternal 8-uA current source begins charging the\nexternal soft-start capacitor. The soft-start time duration toreach steady-state operation isgiven bytheformula:\ntSS=VREF×CSS/Iss=0.8V×CSS/8uA (4)\n15LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedThis equation canberearranged asfollows:\nCSS=tSS×8μA/0.8V (5)\nUse ofa0.022-μFcapacitor results in2.2mssoft-start duration. This isrecommended asaminimum value.\nAsthesoft-start input exceeds 0.8Vtheoutput ofthepower stage willbeinregulation. The soft-start capacitor\ncontinues charging until itreaches approximately 3.8VontheSSpin.Voltage levels between 0.8Vand 3.8V\nhave noeffect onother circuit operation. Note thefollowing conditions willreset thesoft-start capacitor by\ndischarging theSSinput toground with aninternal 200-μAcurrent sink.\n•The enable input being pulled low\n•Thermal shutdown condition\n•Overcurrent fault\n•Internal VCCUVLO (Approx 4-Vinput toVIN)\n8.2.2.2.4 COSelection\nNone oftherequired COoutput capacitance iscontained within themodule. Ataminimum, theoutput capacitor\nmust meet theworst case minimum ripple current rating of0.5×ILRP-P,ascalculated inEquation 12below.\nBeyond that, additional capacitance willreduce output ripple solong astheESR islowenough topermit it.A\nminimum value of10μFisgenerally required. Experimentation willberequired ifattempting tooperate with a\nminimum value. Ceramic capacitors orother lowESR types arerecommended. See AN-2024 SNVA422 formore\ndetail.\nThe following equation provides agood firstpass approximation ofCOforload transient requirements:\nCO≥ISTEP ×VFB×L×VIN/(4×VO×(VIN–VO)×VOUT-TRAN ) (6)\nSolving:\nCO≥3A×0.8V×6.8μH×24V/(4×3.3V×(24V–3.3V)×33mV)≥43μF (7)\nThe LMZ14203 demonstration and evaluation boards arepopulated with a100-uF 6.3-V X5R output capacitor.\nLocations forextra output capacitors areprovided.\n8.2.2.2.5 CINSelection\nThe LMZ14203 module contains aninternal 0.47- µFinput ceramic capacitor. Additional input capacitance is\nrequired external tothemodule tohandle theinput ripple current oftheapplication. This input capacitance should\nbevery close tothemodule. Input capacitor selection isgenerally directed tosatisfy theinput ripple current\nrequirements rather than bycapacitance value. Worst-case input ripple current rating isdictated bytheequation:\nI(CIN(RMS) )≊1/2×IO×√(D/1–D)\nwhere\n•D≊VO/VIN (8)\n(Asapoint ofreference, theworst case ripple current willoccur when themodule ispresented with fullload\ncurrent andwhen VIN=2×VO).\nRecommended minimum input capacitance is10uF X7R ceramic with avoltage rating atleast 25% higher than\nthemaximum applied input voltage fortheapplication. TIalso recommends topayattention tothevoltage and\ntemperature deratings ofthecapacitor selected. Note ripple current rating ofceramic capacitors may bemissing\nfrom thecapacitor data sheet andyoumay need tocontact thecapacitor manufacturer forthisrating.\nIfthesystem design requires acertain minimum value ofinput ripple voltageΔVINbemaintained then the\nfollowing equation may beused.\nCIN≥IO×D×(1–D)/(fSW-CCM ×ΔVIN) (9)\nIfΔVINis1%ofVINfora24-V input to3.3-V output application thisequals 240mVandfSW=400kHz.\nCIN≥3A×3.3V/24V×(1–3.3V/24V)/(400000 ×0.240 V)\n≥3.7μF\nAdditional bulk capacitance with higher ESR may berequired todamp any resonant effects oftheinput\ncapacitance andparasitic inductance oftheincoming supply lines.\n16LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated8.2.2.2.6 Discontinuous Conduction andContinuous Conduction Mode Selection\nOperating frequency inDCM canbecalculated asfollows:\nfSW(DCM)≊VO×(VIN-1)×6.8μH×1.18 ×1020×IO/((VIN–VO)×RON2) (10)\nInCCM, current flows through theinductor through theentire switching cycle and never falls tozero during the\nOFF-time. The switching frequency remains relatively constant with load current andlinevoltage variations. The\nCCM operating frequency canbecalculated using Equation 7above.\nFollowing isacomparison pairofwaveforms oftheshowing both CCM (upper) andDCM operating modes.\nFigure 25.CCM andDCM Operating Modes VIN=24V,\nVO=3.3V,IO=3A/0.4 A2μs/div\nThe approximate formula fordetermining theDCM/CCM boundary isasfollows:\nIDCB≊VO×(VIN–VO)/(2×6.8μH×fSW(CCM) ×VIN) (11)\nFollowing isatypical waveform showing theboundary condition.\nFigure 26.Transition Mode Operation\nVIN=24V,VO=3.3V,IO=0.5A2μs/div\nThe inductor internal tothemodule is6.8μH.This value was chosen asagood balance between lowand high\ninput voltage applications. The main parameter affected bytheinductor istheamplitude oftheinductor ripple\ncurrent (ILR).ILRcanbecalculated with:\nILRP-P=VO×(VIN–VO)/(6.8µH×fSW×VIN)\nwhere\n•VINisthemaximum input voltage andfSWisdetermined from Equation 13. (12)\nIftheoutput current IOisdetermined byassuming that IO=IL,thehigher and lower peak ofILRcan be\ndetermined. Beaware thatthelower peak ofILRmust bepositive ifCCM operation isrequired.\n8.2.2.2.7 RONResistor Selection\nMany designs willbegin with adesired switching frequency inmind. Forthatpurpose thefollowing equation can\nbeused.\nfSW(CCM)≊VO/(1.3×10-10×RON) (13)\nThis canberearranged as\n50556065707580859095100\n0 0.5 1 1.5 2 2.5 3\nOUTPUT CURRENT(A)EFFICIENCY (%)\n25°C\n00.511.522.533.5\n20 40 60 80 100 120\nAMBIENT TEMPERATURE ( °C)OUTPUT CURRENT (A)\n17LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedRON≊VO/(1.3 ×10-10×fSW(CCM) ) (14)\nThe selection ofRON and fSW(CCM) must beconfined bylimitations intheON-time and OFF-time fortheCOT\nControl Circuit Overview section.\nThe ON-time oftheLMZ14203 timer isdetermined bytheresistor RONandtheinput voltage VIN.Itiscalculated\nasfollows:\ntON=(1.3×10-10×RON)/VIN (15)\nThe inverse relationship oftONand VINgives anearly constant switching frequency asVINisvaried. RONshould\nbeselected such thattheON-time atmaximum VINisgreater than 150ns.The ON-timer hasalimiter toensure\naminimum of150 nsfortON.This limits themaximum operating frequency, which isgoverned bythefollowing\nequation:\nfSW(MAX) =VO/(VIN(MAX) ×150ns) (16)\nThis equation canbeused toselect RONifacertain operating frequency isdesired solong astheminimum ON-\ntime of150nsisobserved. The limit forRONcanbecalculated asfollows:\nRON≥VIN(MAX) ×150ns/(1.3 ×10-10) (17)\nIfRONcalculated inEquation 14isless than theminimum value determined inEquation 17alower frequency\nshould beselected. Alternatively, VIN(MAX) canalso belimited tokeep thefrequency unchanged.\nNOTE\nThe minimum OFF-time of260 nslimits themaximum duty ratio. Larger RON(lower FSW)\nshould beselected inanyapplication requiring large duty ratio.\n8.2.3 Application Curves\nFigure 27.Efficiency VIN=24VVOUT=5.0V Figure 28.Thermal Derating Curve\nVIN=24V,VOUT=5.0V\nFigure 29.Radiated Emissions (EN55022 Class B)\nFrom Evaluation Board\n18LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated9Power Supply Recommendations\nThe LMZ14203 device isdesigned tooperate from aninput voltage supply range between 4.5Vand42V.This\ninput supply should bewell regulated and able towithstand maximum input current and maintain astable\nvoltage. The resistance oftheinput supply railshould belowenough that aninput current transient does not\ncause ahigh enough drop attheLMZ14203 supply voltage that can cause afalse UVLO fault triggering and\nsystem reset. Iftheinput supply islocated more than afew inches from theLMZ14203, additional bulk\ncapacitance may berequired inaddition totheceramic bypass capacitors. The amount ofbulk capacitance isnot\ncritical, buta47-μFor100-μFelectrolytic capacitor isatypical choice.\n10Layout\n10.1 Layout Guidelines\nPCB layout isanimportant part ofDC-DC converter design. Poor board layout candisrupt theperformance ofa\nDC-DC converter and surrounding circuitry bycontributing toEMI, ground bounce and resistive voltage drop in\nthetraces. These cansend erroneous signals totheDC-DC converter resulting inpoor regulation orinstability.\nGood layout canbeimplemented byfollowing afewsimple design rules.\n1.Minimize area ofswitched current loops.\nFrom anEMI reduction standpoint, itisimperative tominimize thehigh di/dt paths during PCB layout. The\nhigh current loops thatdonotoverlap have high di/dt content thatwillcause observable high frequency noise\nontheoutput piniftheinput capacitor (Cin1) isplaced atadistance away from theLMZ14203. Therefore\nplace CIN1asclose aspossible totheLMZ14203 VIN and GND exposed pad. This willminimize thehigh\ndi/dt area and reduce radiated EMI. Additionally, grounding forboth theinput and output capacitor should\nconsist ofalocalized topside plane thatconnects totheGND exposed pad(EP).\n2.Have asingle point ground.\nThe ground connections forthefeedback, soft-start, and enable components should berouted totheGND\npinofthedevice. This prevents anyswitched orload currents from flowing intheanalog ground traces. Ifnot\nproperly handled, poor grounding can result indegraded load regulation orerratic output voltage ripple\nbehavior. Provide thesingle point ground connection from pin4toEP.\n3.Minimize trace length totheFBpin.\nBoth feedback resistors, RFBTand RFBB,and thefeed forward capacitor CFF,should beclose totheFBpin.\nSince theFBnode ishigh impedance, maintain thecopper area assmall aspossible. The trace arefrom\nRFBT,RFBB,andCFFshould berouted away from thebody oftheLMZ14203 tominimize noise.\n4.Make input andoutput busconnections aswide aspossible.\nThis reduces anyvoltage drops ontheinput oroutput oftheconverter andmaximizes efficiency. Tooptimize\nvoltage accuracy attheload, ensure thataseparate feedback voltage sense trace ismade totheload. Doing\nsowillcorrect forvoltage drops andprovide optimum output accuracy.\n5.Provide adequate device heat-sinking.\nUse anarray ofheat-sinking vias toconnect theexposed padtotheground plane onthebottom PCB layer.\nIfthePCB hasaplurality ofcopper layers, these thermal vias canalso beemployed tomake connection to\ninner layer heat-spreading ground planes. Forbest results usea6×6viaarray with minimum viadiameter\nof8mils thermal vias spaced 59mils (1.5 mm). Ensure enough copper area isused forheat-sinking tokeep\nthejunction temperature below 125°C.\nRONENSS\nGNDFB\nVIN1 2 3 4 5 6 7Top View\nVINCOUT\nVOUT\nRENTRON\nCSSGNDThermal ViasVOUTCINGND\nRENBCFFRFBT\nRFBB\nGND PlaneEPAD\nVIN\nGNDVIN\nVO\nCin1 CO1\nLoop 1 Loop 2LMZ14203\nVOUT\nHigh \ndi/dt\n19LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated10.2 Layout Example\nFigure 30.Minimize Area ofCurrent Loops inBuck Module\nFigure 31.PCB Layout Guide\nFigure 32.EVM Board Layout -TopView\n20LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedLayout Example (continued)\nFigure 33.EVM Board Layout -Bottom View\n10.3 Power Dissipation andBoard Thermal Requirements\nForthedesign case ofVIN=24V,VO=3.3V,IO=3A,TAMB(MAX) =85°C,and TJUNCTION =125°C,thedevice\nmust seeathermal resistance from case toambient of:\nRθCA<(TJ-MAX –TAMB(MAX) )/PIC-LOSS –RθJC (18)\nGiven thetypical thermal resistance from junction tocase tobe1.9°C/W. Use the85°Cpower dissipation curves\nintheTypical Characteristics section toestimate thePIC-LOSS fortheapplication being designed. Inthis\napplication itis2.25 W.\nRθCA<(125 –85)/2.25 W–1.9=15.8\nToreach RθCA=15.8, thePCB isrequired todissipate heat effectively. With noairflow and noexternal heat, a\ngood estimate oftherequired board area covered by1oz.copper onboth thetopandbottom metal layers is:\nBoard Area_cm2>500°C×cm2/W/RθCA (19)\nAsaresult, approximately 31.5 square cmof1ozcopper ontopand bottom layers isrequired forthePCB\ndesign. The PCB copper heat sink must beconnected totheexposed pad. Approximately thirty six,8-mil thermal\nvias spaced 59mils (1.5 mm) apart must connect thetopcopper tothebottom copper. Foranexample ofahigh\nthermal performance PCB layout, refer totheEvaluation Board application note AN-2024 SNVA422 .\n10.4 Power Module SMT Guidelines\nThe recommendations below areforastandard module surface mount assembly\n•Land Pattern –Follow thePCB land pattern with either soldermask defined ornon-soldermask defined pads\n•Stencil Aperture\n–Fortheexposed dieattach pad(DAP), adjust thestencil forapproximately 80% coverage ofthePCB land\npattern\n–Forallother I/Opads usea1:1ratio between theaperture andtheland pattern recommendation\n•Solder Paste –Use astandard SAC Alloy such asSAC 305, type 3orhigher\n•Stencil Thickness –0.125 mmto0.15 mm\n•Reflow -Refer tosolder paste supplier recommendation andoptimized perboard size anddensity\n•Refer toANSNAA214 forReflow information.\n•Maximum number ofreflows allowed isone\n21LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedPower Module SMT Guidelines (continued)\nFigure 34.Sample Reflow Profile\nTable 3.Sample Reflow Profile Table\nProbeMax Temp\n(°C)Reached\nMax TempTime Above\n235°CReached\n235°CTime Above\n245°CReached\n245°CTime Above\n260°CReached\n260°C\n#1 242.5 6.58 0.49 6.39 0.00 – 0.00 –\n#2 242.5 7.10 0.55 6.31 0.00 7.10 0.00 –\n#3 241.0 7.09 0.42 6.44 0.00 – 0.00 –\n22LMZ14203\nSNVS632S –DECEMBER 2009 –REVISED JULY 2017 www.ti.com\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ14203 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Device Support\n11.2.1 Development Support\nWEBENCH software uses aniterative design procedure and accesses comprehensive databases of\ncomponents. Formore details, gotowww.ti.com/webench .\n11.2.2 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.3 Documentation Support\n11.3.1 Related Documentation\nThis section contains additional document support.\n•Design Summary LMZ1 andLMZ2 Power Modules ,SNAA214\n•Inverting Application fortheLMZ14203 SIMPLE SWITCHER Power Module ,SNVA425\n•Evaluation Board Application Note AN-2024 ,SNVA422\n•Absolute Maximum Ratings forSoldering ,SNOA549\n11.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.5 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\n23LMZ14203\nwww.ti.com SNVS632S –DECEMBER 2009 –REVISED JULY 2017\nProduct Folder Links: LMZ14203Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedCommunity Resources (continued)\ncontact information fortechnical support.\n11.6 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Feb-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead/Ball Finish\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ14203TZ-ADJ/NOPB ACTIVE TO-PMOD NDW 7250RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ14203\nTZ-ADJ\nLMZ14203TZE-ADJ/NOPB ACTIVE TO-PMOD NDW 745RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ14203\nTZ-ADJ\nLMZ14203TZX-ADJ/NOPB ACTIVE TO-PMOD NDW 7500RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ14203\nTZ-ADJ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish\nvalue exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Feb-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ14203TZ-ADJ/NOPB TO-\nPMODNDW 7250 330.0 24.410.614.225.016.024.0 Q2\nLMZ14203TZX-\nADJ/NOPBTO-\nPMODNDW 7500 330.0 24.410.614.225.016.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ14203TZ-ADJ/NOPB TO-PMOD NDW 7250 367.0 367.0 45.0\nLMZ14203TZX-ADJ/NOPB TO-PMOD NDW 7500 367.0 367.0 45.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMZ14203TZE-ADJ/NOPB NDW TO-PMOD 7 45 502 17 6700 8.4\nPack Materials-Page 3\nMECHANICAL  DATA\nNDW0007A\nwww .ti.comTZA07A (Rev D)TOP SIDE OF P ACKA GEBOTTOM SIDE OF P ACKA GE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMZ14203TZ-ADJ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 6V to 42V
  - Output Voltage Range: 0.8V to 6V
- **Current Ratings:**
  - Maximum Output Current: 3A
- **Power Consumption:**
  - Maximum Total Output Power: 18W
  - Efficiency: Up to 90%
- **Operating Temperature Range:**
  - Junction Temperature Range: -40°C to 125°C
- **Package Type:**
  - TO-PMOD (7 pins)
  - Dimensions: 10.16 mm x 9.85 mm
- **Special Features:**
  - Integrated shielded inductor
  - Fast transient response
  - Protection features: thermal shutdown, input UVLO, output short circuit protection, output current limit
  - Adjustable switching frequency up to 1 MHz
- **Moisture Sensitive Level (MSL):**
  - Level 3, according to JEDEC J-STD-020E

#### Description:
The **LMZ14203** is a **step-down DC-DC power module** designed for efficient power conversion. It can deliver up to 3A of output current with high efficiency and low output voltage ripple. The module integrates a shielded inductor, simplifying PCB layout and reducing the number of external components required for operation. It features a robust design with multiple protection mechanisms to ensure reliability in various applications.

#### Typical Applications:
- **Point of Load Conversions:** Ideal for converting higher DC voltages (e.g., 12V or 24V) to lower voltages required by FPGAs, ASICs, and other digital circuits.
- **Space-Constrained Applications:** Suitable for designs where board space is limited and thermal performance is critical.
- **Negative Output Voltage Applications:** Can be configured for applications requiring negative output voltages.
- **Power Management:** Used in systems requiring efficient power management solutions, such as battery-powered devices and industrial equipment.

This component is particularly beneficial in applications where high efficiency and thermal performance are essential, making it a popular choice in modern electronic designs.