# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 11:56:59  January 17, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_level_fil_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC7D6F31C7ES
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:56:59  JANUARY 17, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir.vhd"
set_global_assignment -name VERILOG_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/altera_avalon_sc_fifo.v"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_lib_pkg_hpfir.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library_package.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_storing.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_storing.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/rgmiiBridge.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwrxmac.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwtxmac.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwpingram.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILUDPCRC.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktMUX.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCmdProc.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWAsyncFIFO.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dpscram.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_bus2dut.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_controller.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dut2bus.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMdioAdv.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MDIOROM.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd"
set_location_assignment PIN_Y15 -to sysclk_p
set_instance_assignment -name IO_STANDARD LVDS -to sysclk_p
set_location_assignment PIN_AA15 -to sysclk_n
set_instance_assignment -name IO_STANDARD LVDS -to sysclk_n
set_location_assignment PIN_C17 -to ETH_MDC
set_location_assignment PIN_D18 -to ETH_MDIO
set_location_assignment PIN_J17 -to ETH_RESET_n
set_location_assignment PIN_G17 -to ETH_RXCLK
set_location_assignment PIN_AF8 -to ETH_RXD[0]
set_location_assignment PIN_AB9 -to ETH_RXD[1]
set_location_assignment PIN_AA9 -to ETH_RXD[2]
set_location_assignment PIN_AH7 -to ETH_RXD[3]
set_location_assignment PIN_D19 -to ETH_RX_CTL
set_location_assignment PIN_U9 -to ETH_TXCLK
set_location_assignment PIN_AG7 -to ETH_TXD[0]
set_location_assignment PIN_AB8 -to ETH_TXD[1]
set_location_assignment PIN_AA8 -to ETH_TXD[2]
set_location_assignment PIN_AG8 -to ETH_TXD[3]
set_location_assignment PIN_K20 -to ETH_TX_CTL
set_global_assignment -name SDC_FILE "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc"
set_global_assignment -name TOP_LEVEL_ENTITY top_level_fil
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top