
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000007338 <.init>:
    7338:	stp	x29, x30, [sp, #-16]!
    733c:	mov	x29, sp
    7340:	bl	8330 <*ABS*@plt+0x20>
    7344:	ldp	x29, x30, [sp], #16
    7348:	ret

Disassembly of section .plt:

0000000000007350 <mbrtowc@plt-0x20>:
    7350:	stp	x16, x30, [sp, #-16]!
    7354:	adrp	x16, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    7358:	ldr	x17, [x16, #4088]
    735c:	add	x16, x16, #0xff8
    7360:	br	x17
    7364:	nop
    7368:	nop
    736c:	nop

0000000000007370 <mbrtowc@plt>:
    7370:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7374:	ldr	x17, [x16]
    7378:	add	x16, x16, #0x0
    737c:	br	x17

0000000000007380 <memcpy@plt>:
    7380:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7384:	ldr	x17, [x16, #8]
    7388:	add	x16, x16, #0x8
    738c:	br	x17

0000000000007390 <getpwnam_r@plt>:
    7390:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7394:	ldr	x17, [x16, #16]
    7398:	add	x16, x16, #0x10
    739c:	br	x17

00000000000073a0 <memmove@plt>:
    73a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    73a4:	ldr	x17, [x16, #24]
    73a8:	add	x16, x16, #0x18
    73ac:	br	x17

00000000000073b0 <scols_parse_version_string@plt>:
    73b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    73b4:	ldr	x17, [x16, #32]
    73b8:	add	x16, x16, #0x20
    73bc:	br	x17

00000000000073c0 <scols_column_set_whint@plt>:
    73c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    73c4:	ldr	x17, [x16, #40]
    73c8:	add	x16, x16, #0x28
    73cc:	br	x17

00000000000073d0 <getcwd@plt>:
    73d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    73d4:	ldr	x17, [x16, #48]
    73d8:	add	x16, x16, #0x30
    73dc:	br	x17

00000000000073e0 <scols_symbols_set_branch@plt>:
    73e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    73e4:	ldr	x17, [x16, #56]
    73e8:	add	x16, x16, #0x38
    73ec:	br	x17

00000000000073f0 <setuid@plt>:
    73f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16, #64]
    73f8:	add	x16, x16, #0x40
    73fc:	br	x17

0000000000007400 <strtok@plt>:
    7400:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #72]
    7408:	add	x16, x16, #0x48
    740c:	br	x17

0000000000007410 <scols_table_remove_line@plt>:
    7410:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #80]
    7418:	add	x16, x16, #0x50
    741c:	br	x17

0000000000007420 <scols_new_column@plt>:
    7420:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #88]
    7428:	add	x16, x16, #0x58
    742c:	br	x17

0000000000007430 <strtoul@plt>:
    7430:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #96]
    7438:	add	x16, x16, #0x60
    743c:	br	x17

0000000000007440 <strlen@plt>:
    7440:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #104]
    7448:	add	x16, x16, #0x68
    744c:	br	x17

0000000000007450 <scols_column_is_strict_width@plt>:
    7450:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #112]
    7458:	add	x16, x16, #0x70
    745c:	br	x17

0000000000007460 <__sched_cpufree@plt>:
    7460:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #120]
    7468:	add	x16, x16, #0x78
    746c:	br	x17

0000000000007470 <fputs@plt>:
    7470:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #128]
    7478:	add	x16, x16, #0x80
    747c:	br	x17

0000000000007480 <mbstowcs@plt>:
    7480:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #136]
    7488:	add	x16, x16, #0x88
    748c:	br	x17

0000000000007490 <exit@plt>:
    7490:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #144]
    7498:	add	x16, x16, #0x90
    749c:	br	x17

00000000000074a0 <scols_column_get_safechars@plt>:
    74a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #152]
    74a8:	add	x16, x16, #0x98
    74ac:	br	x17

00000000000074b0 <scols_unref_symbols@plt>:
    74b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #160]
    74b8:	add	x16, x16, #0xa0
    74bc:	br	x17

00000000000074c0 <raise@plt>:
    74c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #168]
    74c8:	add	x16, x16, #0xa8
    74cc:	br	x17

00000000000074d0 <dup@plt>:
    74d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #176]
    74d8:	add	x16, x16, #0xb0
    74dc:	br	x17

00000000000074e0 <__libc_current_sigrtmax@plt>:
    74e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #184]
    74e8:	add	x16, x16, #0xb8
    74ec:	br	x17

00000000000074f0 <execl@plt>:
    74f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #192]
    74f8:	add	x16, x16, #0xc0
    74fc:	br	x17

0000000000007500 <scols_table_is_noheadings@plt>:
    7500:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #200]
    7508:	add	x16, x16, #0xc8
    750c:	br	x17

0000000000007510 <scols_table_is_tree@plt>:
    7510:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #208]
    7518:	add	x16, x16, #0xd0
    751c:	br	x17

0000000000007520 <strtoimax@plt>:
    7520:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #216]
    7528:	add	x16, x16, #0xd8
    752c:	br	x17

0000000000007530 <scols_reset_iter@plt>:
    7530:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #224]
    7538:	add	x16, x16, #0xe0
    753c:	br	x17

0000000000007540 <getegid@plt>:
    7540:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #232]
    7548:	add	x16, x16, #0xe8
    754c:	br	x17

0000000000007550 <strtoll@plt>:
    7550:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #240]
    7558:	add	x16, x16, #0xf0
    755c:	br	x17

0000000000007560 <scols_table_add_column@plt>:
    7560:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #248]
    7568:	add	x16, x16, #0xf8
    756c:	br	x17

0000000000007570 <strtod@plt>:
    7570:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #256]
    7578:	add	x16, x16, #0x100
    757c:	br	x17

0000000000007580 <geteuid@plt>:
    7580:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #264]
    7588:	add	x16, x16, #0x108
    758c:	br	x17

0000000000007590 <secure_getenv@plt>:
    7590:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #272]
    7598:	add	x16, x16, #0x110
    759c:	br	x17

00000000000075a0 <scols_new_line@plt>:
    75a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #280]
    75a8:	add	x16, x16, #0x118
    75ac:	br	x17

00000000000075b0 <ttyname@plt>:
    75b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #288]
    75b8:	add	x16, x16, #0x120
    75bc:	br	x17

00000000000075c0 <localtime_r@plt>:
    75c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #296]
    75c8:	add	x16, x16, #0x128
    75cc:	br	x17

00000000000075d0 <setenv@plt>:
    75d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #304]
    75d8:	add	x16, x16, #0x130
    75dc:	br	x17

00000000000075e0 <readlink@plt>:
    75e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #312]
    75e8:	add	x16, x16, #0x138
    75ec:	br	x17

00000000000075f0 <fgets_unlocked@plt>:
    75f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #320]
    75f8:	add	x16, x16, #0x140
    75fc:	br	x17

0000000000007600 <__cxa_finalize@plt>:
    7600:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #328]
    7608:	add	x16, x16, #0x148
    760c:	br	x17

0000000000007610 <sprintf@plt>:
    7610:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #336]
    7618:	add	x16, x16, #0x150
    761c:	br	x17

0000000000007620 <getuid@plt>:
    7620:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #344]
    7628:	add	x16, x16, #0x158
    762c:	br	x17

0000000000007630 <pipe@plt>:
    7630:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #352]
    7638:	add	x16, x16, #0x160
    763c:	br	x17

0000000000007640 <opendir@plt>:
    7640:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #360]
    7648:	add	x16, x16, #0x168
    764c:	br	x17

0000000000007650 <strftime@plt>:
    7650:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #368]
    7658:	add	x16, x16, #0x170
    765c:	br	x17

0000000000007660 <__cxa_atexit@plt>:
    7660:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #376]
    7668:	add	x16, x16, #0x178
    766c:	br	x17

0000000000007670 <fputc@plt>:
    7670:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #384]
    7678:	add	x16, x16, #0x180
    767c:	br	x17

0000000000007680 <scols_cell_get_data@plt>:
    7680:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #392]
    7688:	add	x16, x16, #0x188
    768c:	br	x17

0000000000007690 <qsort@plt>:
    7690:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #400]
    7698:	add	x16, x16, #0x190
    769c:	br	x17

00000000000076a0 <scols_cell_copy_content@plt>:
    76a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #408]
    76a8:	add	x16, x16, #0x198
    76ac:	br	x17

00000000000076b0 <asprintf@plt>:
    76b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #416]
    76b8:	add	x16, x16, #0x1a0
    76bc:	br	x17

00000000000076c0 <getpwuid_r@plt>:
    76c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #424]
    76c8:	add	x16, x16, #0x1a8
    76cc:	br	x17

00000000000076d0 <fork@plt>:
    76d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #432]
    76d8:	add	x16, x16, #0x1b0
    76dc:	br	x17

00000000000076e0 <strptime@plt>:
    76e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #440]
    76e8:	add	x16, x16, #0x1b8
    76ec:	br	x17

00000000000076f0 <lseek@plt>:
    76f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #448]
    76f8:	add	x16, x16, #0x1c0
    76fc:	br	x17

0000000000007700 <scols_column_set_flags@plt>:
    7700:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #456]
    7708:	add	x16, x16, #0x1c8
    770c:	br	x17

0000000000007710 <__ctype_tolower_loc@plt>:
    7710:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #464]
    7718:	add	x16, x16, #0x1d0
    771c:	br	x17

0000000000007720 <snprintf@plt>:
    7720:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #472]
    7728:	add	x16, x16, #0x1d8
    772c:	br	x17

0000000000007730 <gnu_dev_makedev@plt>:
    7730:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #480]
    7738:	add	x16, x16, #0x1e0
    773c:	br	x17

0000000000007740 <localeconv@plt>:
    7740:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #488]
    7748:	add	x16, x16, #0x1e8
    774c:	br	x17

0000000000007750 <stpcpy@plt>:
    7750:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #496]
    7758:	add	x16, x16, #0x1f0
    775c:	br	x17

0000000000007760 <scols_table_get_stream@plt>:
    7760:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #504]
    7768:	add	x16, x16, #0x1f8
    776c:	br	x17

0000000000007770 <scols_table_set_termwidth@plt>:
    7770:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #512]
    7778:	add	x16, x16, #0x200
    777c:	br	x17

0000000000007780 <scols_line_alloc_cells@plt>:
    7780:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #520]
    7788:	add	x16, x16, #0x208
    778c:	br	x17

0000000000007790 <scols_symbols_set_group_horizontal@plt>:
    7790:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #528]
    7798:	add	x16, x16, #0x210
    779c:	br	x17

00000000000077a0 <fclose@plt>:
    77a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #536]
    77a8:	add	x16, x16, #0x218
    77ac:	br	x17

00000000000077b0 <scols_table_print_range@plt>:
    77b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #544]
    77b8:	add	x16, x16, #0x220
    77bc:	br	x17

00000000000077c0 <getpid@plt>:
    77c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #552]
    77c8:	add	x16, x16, #0x228
    77cc:	br	x17

00000000000077d0 <nl_langinfo@plt>:
    77d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #560]
    77d8:	add	x16, x16, #0x230
    77dc:	br	x17

00000000000077e0 <strtok_r@plt>:
    77e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #568]
    77e8:	add	x16, x16, #0x238
    77ec:	br	x17

00000000000077f0 <fopen@plt>:
    77f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #576]
    77f8:	add	x16, x16, #0x240
    77fc:	br	x17

0000000000007800 <time@plt>:
    7800:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #584]
    7808:	add	x16, x16, #0x248
    780c:	br	x17

0000000000007810 <scols_table_set_stream@plt>:
    7810:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #592]
    7818:	add	x16, x16, #0x250
    781c:	br	x17

0000000000007820 <scols_symbols_set_group_vertical@plt>:
    7820:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #600]
    7828:	add	x16, x16, #0x258
    782c:	br	x17

0000000000007830 <malloc@plt>:
    7830:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #608]
    7838:	add	x16, x16, #0x260
    783c:	br	x17

0000000000007840 <scols_ref_symbols@plt>:
    7840:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #616]
    7848:	add	x16, x16, #0x268
    784c:	br	x17

0000000000007850 <setsockopt@plt>:
    7850:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #624]
    7858:	add	x16, x16, #0x270
    785c:	br	x17

0000000000007860 <wcwidth@plt>:
    7860:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #632]
    7868:	add	x16, x16, #0x278
    786c:	br	x17

0000000000007870 <scols_copy_line@plt>:
    7870:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #640]
    7878:	add	x16, x16, #0x280
    787c:	br	x17

0000000000007880 <scols_table_set_columns_iter@plt>:
    7880:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #648]
    7888:	add	x16, x16, #0x288
    788c:	br	x17

0000000000007890 <open@plt>:
    7890:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #656]
    7898:	add	x16, x16, #0x290
    789c:	br	x17

00000000000078a0 <scols_table_get_line@plt>:
    78a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #664]
    78a8:	add	x16, x16, #0x298
    78ac:	br	x17

00000000000078b0 <poll@plt>:
    78b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #672]
    78b8:	add	x16, x16, #0x2a0
    78bc:	br	x17

00000000000078c0 <wcswidth@plt>:
    78c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #680]
    78c8:	add	x16, x16, #0x2a8
    78cc:	br	x17

00000000000078d0 <__isoc99_fscanf@plt>:
    78d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #688]
    78d8:	add	x16, x16, #0x2b0
    78dc:	br	x17

00000000000078e0 <getppid@plt>:
    78e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #696]
    78e8:	add	x16, x16, #0x2b8
    78ec:	br	x17

00000000000078f0 <sigemptyset@plt>:
    78f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #704]
    78f8:	add	x16, x16, #0x2c0
    78fc:	br	x17

0000000000007900 <strncmp@plt>:
    7900:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #712]
    7908:	add	x16, x16, #0x2c8
    790c:	br	x17

0000000000007910 <__libc_current_sigrtmin@plt>:
    7910:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #720]
    7918:	add	x16, x16, #0x2d0
    791c:	br	x17

0000000000007920 <scols_column_set_color@plt>:
    7920:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #728]
    7928:	add	x16, x16, #0x2d8
    792c:	br	x17

0000000000007930 <fgetc@plt>:
    7930:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #736]
    7938:	add	x16, x16, #0x2e0
    793c:	br	x17

0000000000007940 <scols_column_is_customwrap@plt>:
    7940:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #744]
    7948:	add	x16, x16, #0x2e8
    794c:	br	x17

0000000000007950 <scols_column_get_header@plt>:
    7950:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #752]
    7958:	add	x16, x16, #0x2f0
    795c:	br	x17

0000000000007960 <memset@plt>:
    7960:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #760]
    7968:	add	x16, x16, #0x2f8
    796c:	br	x17

0000000000007970 <fdopen@plt>:
    7970:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #768]
    7978:	add	x16, x16, #0x300
    797c:	br	x17

0000000000007980 <gettimeofday@plt>:
    7980:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #776]
    7988:	add	x16, x16, #0x308
    798c:	br	x17

0000000000007990 <gmtime_r@plt>:
    7990:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #784]
    7998:	add	x16, x16, #0x310
    799c:	br	x17

00000000000079a0 <scols_cell_refer_data@plt>:
    79a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #792]
    79a8:	add	x16, x16, #0x318
    79ac:	br	x17

00000000000079b0 <random@plt>:
    79b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #800]
    79b8:	add	x16, x16, #0x320
    79bc:	br	x17

00000000000079c0 <scols_cell_set_color@plt>:
    79c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #808]
    79c8:	add	x16, x16, #0x328
    79cc:	br	x17

00000000000079d0 <scols_column_is_wrap@plt>:
    79d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #816]
    79d8:	add	x16, x16, #0x330
    79dc:	br	x17

00000000000079e0 <calloc@plt>:
    79e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #824]
    79e8:	add	x16, x16, #0x338
    79ec:	br	x17

00000000000079f0 <scols_table_is_maxout@plt>:
    79f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #832]
    79f8:	add	x16, x16, #0x340
    79fc:	br	x17

0000000000007a00 <setmntent@plt>:
    7a00:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #840]
    7a08:	add	x16, x16, #0x348
    7a0c:	br	x17

0000000000007a10 <scols_unref_line@plt>:
    7a10:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #848]
    7a18:	add	x16, x16, #0x350
    7a1c:	br	x17

0000000000007a20 <endmntent@plt>:
    7a20:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #856]
    7a28:	add	x16, x16, #0x358
    7a2c:	br	x17

0000000000007a30 <__xpg_basename@plt>:
    7a30:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #864]
    7a38:	add	x16, x16, #0x360
    7a3c:	br	x17

0000000000007a40 <bsearch@plt>:
    7a40:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #872]
    7a48:	add	x16, x16, #0x368
    7a4c:	br	x17

0000000000007a50 <strcasecmp@plt>:
    7a50:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #880]
    7a58:	add	x16, x16, #0x370
    7a5c:	br	x17

0000000000007a60 <readdir@plt>:
    7a60:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #888]
    7a68:	add	x16, x16, #0x378
    7a6c:	br	x17

0000000000007a70 <realloc@plt>:
    7a70:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #896]
    7a78:	add	x16, x16, #0x380
    7a7c:	br	x17

0000000000007a80 <scols_cell_set_data@plt>:
    7a80:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #904]
    7a88:	add	x16, x16, #0x388
    7a8c:	br	x17

0000000000007a90 <scols_new_table@plt>:
    7a90:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #912]
    7a98:	add	x16, x16, #0x390
    7a9c:	br	x17

0000000000007aa0 <strdup@plt>:
    7aa0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #920]
    7aa8:	add	x16, x16, #0x398
    7aac:	br	x17

0000000000007ab0 <closedir@plt>:
    7ab0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #928]
    7ab8:	add	x16, x16, #0x3a0
    7abc:	br	x17

0000000000007ac0 <strerror@plt>:
    7ac0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #936]
    7ac8:	add	x16, x16, #0x3a8
    7acc:	br	x17

0000000000007ad0 <scols_symbols_set_group_middle_child@plt>:
    7ad0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #944]
    7ad8:	add	x16, x16, #0x3b0
    7adc:	br	x17

0000000000007ae0 <close@plt>:
    7ae0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #952]
    7ae8:	add	x16, x16, #0x3b8
    7aec:	br	x17

0000000000007af0 <sigaction@plt>:
    7af0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #960]
    7af8:	add	x16, x16, #0x3c0
    7afc:	br	x17

0000000000007b00 <__sched_cpualloc@plt>:
    7b00:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #968]
    7b08:	add	x16, x16, #0x3c8
    7b0c:	br	x17

0000000000007b10 <strrchr@plt>:
    7b10:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #976]
    7b18:	add	x16, x16, #0x3d0
    7b1c:	br	x17

0000000000007b20 <__gmon_start__@plt>:
    7b20:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #984]
    7b28:	add	x16, x16, #0x3d8
    7b2c:	br	x17

0000000000007b30 <mktime@plt>:
    7b30:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #992]
    7b38:	add	x16, x16, #0x3e0
    7b3c:	br	x17

0000000000007b40 <fdopendir@plt>:
    7b40:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #1000]
    7b48:	add	x16, x16, #0x3e8
    7b4c:	br	x17

0000000000007b50 <write@plt>:
    7b50:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #1008]
    7b58:	add	x16, x16, #0x3f0
    7b5c:	br	x17

0000000000007b60 <strtoumax@plt>:
    7b60:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #1016]
    7b68:	add	x16, x16, #0x3f8
    7b6c:	br	x17

0000000000007b70 <scols_symbols_set_group_middle_member@plt>:
    7b70:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #1024]
    7b78:	add	x16, x16, #0x400
    7b7c:	br	x17

0000000000007b80 <abort@plt>:
    7b80:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #1032]
    7b88:	add	x16, x16, #0x408
    7b8c:	br	x17

0000000000007b90 <mkostemp@plt>:
    7b90:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #1040]
    7b98:	add	x16, x16, #0x410
    7b9c:	br	x17

0000000000007ba0 <setgid@plt>:
    7ba0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #1048]
    7ba8:	add	x16, x16, #0x418
    7bac:	br	x17

0000000000007bb0 <access@plt>:
    7bb0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #1056]
    7bb8:	add	x16, x16, #0x420
    7bbc:	br	x17

0000000000007bc0 <scols_table_set_symbols@plt>:
    7bc0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1064]
    7bc8:	add	x16, x16, #0x428
    7bcc:	br	x17

0000000000007bd0 <scols_line_free_cells@plt>:
    7bd0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1072]
    7bd8:	add	x16, x16, #0x430
    7bdc:	br	x17

0000000000007be0 <gnu_dev_major@plt>:
    7be0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1080]
    7be8:	add	x16, x16, #0x438
    7bec:	br	x17

0000000000007bf0 <scols_cell_get_alignment@plt>:
    7bf0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1088]
    7bf8:	add	x16, x16, #0x440
    7bfc:	br	x17

0000000000007c00 <scols_table_remove_columns@plt>:
    7c00:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1096]
    7c08:	add	x16, x16, #0x448
    7c0c:	br	x17

0000000000007c10 <strsep@plt>:
    7c10:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1104]
    7c18:	add	x16, x16, #0x450
    7c1c:	br	x17

0000000000007c20 <execvp@plt>:
    7c20:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1112]
    7c28:	add	x16, x16, #0x458
    7c2c:	br	x17

0000000000007c30 <strcmp@plt>:
    7c30:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1120]
    7c38:	add	x16, x16, #0x460
    7c3c:	br	x17

0000000000007c40 <getpwuid@plt>:
    7c40:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1128]
    7c48:	add	x16, x16, #0x468
    7c4c:	br	x17

0000000000007c50 <warn@plt>:
    7c50:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1136]
    7c58:	add	x16, x16, #0x470
    7c5c:	br	x17

0000000000007c60 <__ctype_b_loc@plt>:
    7c60:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1144]
    7c68:	add	x16, x16, #0x478
    7c6c:	br	x17

0000000000007c70 <rewinddir@plt>:
    7c70:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1152]
    7c78:	add	x16, x16, #0x480
    7c7c:	br	x17

0000000000007c80 <strtol@plt>:
    7c80:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1160]
    7c88:	add	x16, x16, #0x488
    7c8c:	br	x17

0000000000007c90 <wctomb@plt>:
    7c90:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1168]
    7c98:	add	x16, x16, #0x490
    7c9c:	br	x17

0000000000007ca0 <scols_column_is_right@plt>:
    7ca0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1176]
    7ca8:	add	x16, x16, #0x498
    7cac:	br	x17

0000000000007cb0 <scols_new_symbols@plt>:
    7cb0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1184]
    7cb8:	add	x16, x16, #0x4a0
    7cbc:	br	x17

0000000000007cc0 <free@plt>:
    7cc0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1192]
    7cc8:	add	x16, x16, #0x4a8
    7ccc:	br	x17

0000000000007cd0 <scols_get_library_version@plt>:
    7cd0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1200]
    7cd8:	add	x16, x16, #0x4b0
    7cdc:	br	x17

0000000000007ce0 <__ctype_get_mb_cur_max@plt>:
    7ce0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1208]
    7ce8:	add	x16, x16, #0x4b8
    7cec:	br	x17

0000000000007cf0 <getgid@plt>:
    7cf0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1216]
    7cf8:	add	x16, x16, #0x4c0
    7cfc:	br	x17

0000000000007d00 <scols_symbols_set_title_padding@plt>:
    7d00:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1224]
    7d08:	add	x16, x16, #0x4c8
    7d0c:	br	x17

0000000000007d10 <strncasecmp@plt>:
    7d10:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1232]
    7d18:	add	x16, x16, #0x4d0
    7d1c:	br	x17

0000000000007d20 <scols_table_get_termwidth@plt>:
    7d20:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1240]
    7d28:	add	x16, x16, #0x4d8
    7d2c:	br	x17

0000000000007d30 <nanosleep@plt>:
    7d30:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1248]
    7d38:	add	x16, x16, #0x4e0
    7d3c:	br	x17

0000000000007d40 <vasprintf@plt>:
    7d40:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1256]
    7d48:	add	x16, x16, #0x4e8
    7d4c:	br	x17

0000000000007d50 <scols_symbols_set_group_last_member@plt>:
    7d50:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1264]
    7d58:	add	x16, x16, #0x4f0
    7d5c:	br	x17

0000000000007d60 <scols_reset_cell@plt>:
    7d60:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1272]
    7d68:	add	x16, x16, #0x4f8
    7d6c:	br	x17

0000000000007d70 <hasmntopt@plt>:
    7d70:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1280]
    7d78:	add	x16, x16, #0x500
    7d7c:	br	x17

0000000000007d80 <scols_ref_line@plt>:
    7d80:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1288]
    7d88:	add	x16, x16, #0x508
    7d8c:	br	x17

0000000000007d90 <connect@plt>:
    7d90:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1296]
    7d98:	add	x16, x16, #0x510
    7d9c:	br	x17

0000000000007da0 <strndup@plt>:
    7da0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1304]
    7da8:	add	x16, x16, #0x518
    7dac:	br	x17

0000000000007db0 <strspn@plt>:
    7db0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1312]
    7db8:	add	x16, x16, #0x520
    7dbc:	br	x17

0000000000007dc0 <strchr@plt>:
    7dc0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1320]
    7dc8:	add	x16, x16, #0x528
    7dcc:	br	x17

0000000000007dd0 <scols_table_is_json@plt>:
    7dd0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1328]
    7dd8:	add	x16, x16, #0x530
    7ddc:	br	x17

0000000000007de0 <scols_table_is_minout@plt>:
    7de0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1336]
    7de8:	add	x16, x16, #0x538
    7dec:	br	x17

0000000000007df0 <__isoc99_vfscanf@plt>:
    7df0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1344]
    7df8:	add	x16, x16, #0x540
    7dfc:	br	x17

0000000000007e00 <scols_line_remove_child@plt>:
    7e00:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1352]
    7e08:	add	x16, x16, #0x548
    7e0c:	br	x17

0000000000007e10 <fwrite@plt>:
    7e10:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1360]
    7e18:	add	x16, x16, #0x550
    7e1c:	br	x17

0000000000007e20 <fcntl@plt>:
    7e20:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1368]
    7e28:	add	x16, x16, #0x558
    7e2c:	br	x17

0000000000007e30 <socket@plt>:
    7e30:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1376]
    7e38:	add	x16, x16, #0x560
    7e3c:	br	x17

0000000000007e40 <fflush@plt>:
    7e40:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1384]
    7e48:	add	x16, x16, #0x568
    7e4c:	br	x17

0000000000007e50 <gnu_dev_minor@plt>:
    7e50:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1392]
    7e58:	add	x16, x16, #0x570
    7e5c:	br	x17

0000000000007e60 <strcpy@plt>:
    7e60:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1400]
    7e68:	add	x16, x16, #0x578
    7e6c:	br	x17

0000000000007e70 <dirfd@plt>:
    7e70:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1408]
    7e78:	add	x16, x16, #0x580
    7e7c:	br	x17

0000000000007e80 <scols_copy_column@plt>:
    7e80:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1416]
    7e88:	add	x16, x16, #0x588
    7e8c:	br	x17

0000000000007e90 <scols_table_next_line@plt>:
    7e90:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1424]
    7e98:	add	x16, x16, #0x590
    7e9c:	br	x17

0000000000007ea0 <scols_unref_table@plt>:
    7ea0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1432]
    7ea8:	add	x16, x16, #0x598
    7eac:	br	x17

0000000000007eb0 <scols_table_set_column_separator@plt>:
    7eb0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1440]
    7eb8:	add	x16, x16, #0x5a0
    7ebc:	br	x17

0000000000007ec0 <scols_column_is_tree@plt>:
    7ec0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1448]
    7ec8:	add	x16, x16, #0x5a8
    7ecc:	br	x17

0000000000007ed0 <warnx@plt>:
    7ed0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1456]
    7ed8:	add	x16, x16, #0x5b0
    7edc:	br	x17

0000000000007ee0 <read@plt>:
    7ee0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1464]
    7ee8:	add	x16, x16, #0x5b8
    7eec:	br	x17

0000000000007ef0 <memchr@plt>:
    7ef0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1472]
    7ef8:	add	x16, x16, #0x5c0
    7efc:	br	x17

0000000000007f00 <isatty@plt>:
    7f00:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1480]
    7f08:	add	x16, x16, #0x5c8
    7f0c:	br	x17

0000000000007f10 <jrand48@plt>:
    7f10:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1488]
    7f18:	add	x16, x16, #0x5d0
    7f1c:	br	x17

0000000000007f20 <wcstombs@plt>:
    7f20:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1496]
    7f28:	add	x16, x16, #0x5d8
    7f2c:	br	x17

0000000000007f30 <scols_table_remove_lines@plt>:
    7f30:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1504]
    7f38:	add	x16, x16, #0x5e0
    7f3c:	br	x17

0000000000007f40 <select@plt>:
    7f40:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1512]
    7f48:	add	x16, x16, #0x5e8
    7f4c:	br	x17

0000000000007f50 <scols_symbols_set_right@plt>:
    7f50:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1520]
    7f58:	add	x16, x16, #0x5f0
    7f5c:	br	x17

0000000000007f60 <scols_line_add_child@plt>:
    7f60:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1528]
    7f68:	add	x16, x16, #0x5f8
    7f6c:	br	x17

0000000000007f70 <scols_symbols_set_group_last_child@plt>:
    7f70:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1536]
    7f78:	add	x16, x16, #0x600
    7f7c:	br	x17

0000000000007f80 <__fxstat@plt>:
    7f80:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1544]
    7f88:	add	x16, x16, #0x608
    7f8c:	br	x17

0000000000007f90 <strstr@plt>:
    7f90:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1552]
    7f98:	add	x16, x16, #0x610
    7f9c:	br	x17

0000000000007fa0 <scols_column_is_noextremes@plt>:
    7fa0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1560]
    7fa8:	add	x16, x16, #0x618
    7fac:	br	x17

0000000000007fb0 <scols_symbols_set_cell_padding@plt>:
    7fb0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1568]
    7fb8:	add	x16, x16, #0x620
    7fbc:	br	x17

0000000000007fc0 <dcgettext@plt>:
    7fc0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1576]
    7fc8:	add	x16, x16, #0x628
    7fcc:	br	x17

0000000000007fd0 <srandom@plt>:
    7fd0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1584]
    7fd8:	add	x16, x16, #0x630
    7fdc:	br	x17

0000000000007fe0 <realpath@plt>:
    7fe0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1592]
    7fe8:	add	x16, x16, #0x638
    7fec:	br	x17

0000000000007ff0 <scols_table_next_column@plt>:
    7ff0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1600]
    7ff8:	add	x16, x16, #0x640
    7ffc:	br	x17

0000000000008000 <__isoc99_sscanf@plt>:
    8000:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1608]
    8008:	add	x16, x16, #0x648
    800c:	br	x17

0000000000008010 <vsnprintf@plt>:
    8010:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1616]
    8018:	add	x16, x16, #0x650
    801c:	br	x17

0000000000008020 <scols_table_is_export@plt>:
    8020:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1624]
    8028:	add	x16, x16, #0x658
    802c:	br	x17

0000000000008030 <scols_table_set_default_symbols@plt>:
    8030:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1632]
    8038:	add	x16, x16, #0x660
    803c:	br	x17

0000000000008040 <scols_table_set_line_separator@plt>:
    8040:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1640]
    8048:	add	x16, x16, #0x668
    804c:	br	x17

0000000000008050 <getmntent@plt>:
    8050:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1648]
    8058:	add	x16, x16, #0x670
    805c:	br	x17

0000000000008060 <scols_column_is_trunc@plt>:
    8060:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1656]
    8068:	add	x16, x16, #0x678
    806c:	br	x17

0000000000008070 <dup2@plt>:
    8070:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1664]
    8078:	add	x16, x16, #0x680
    807c:	br	x17

0000000000008080 <scols_line_set_color@plt>:
    8080:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1672]
    8088:	add	x16, x16, #0x688
    808c:	br	x17

0000000000008090 <strncpy@plt>:
    8090:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1680]
    8098:	add	x16, x16, #0x690
    809c:	br	x17

00000000000080a0 <errx@plt>:
    80a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1688]
    80a8:	add	x16, x16, #0x698
    80ac:	br	x17

00000000000080b0 <scols_column_is_hidden@plt>:
    80b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1696]
    80b8:	add	x16, x16, #0x6a0
    80bc:	br	x17

00000000000080c0 <getrandom@plt>:
    80c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1704]
    80c8:	add	x16, x16, #0x6a8
    80cc:	br	x17

00000000000080d0 <iswprint@plt>:
    80d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1712]
    80d8:	add	x16, x16, #0x6b0
    80dc:	br	x17

00000000000080e0 <scols_table_add_line@plt>:
    80e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1720]
    80e8:	add	x16, x16, #0x6b8
    80ec:	br	x17

00000000000080f0 <umask@plt>:
    80f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1728]
    80f8:	add	x16, x16, #0x6c0
    80fc:	br	x17

0000000000008100 <strcspn@plt>:
    8100:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1736]
    8108:	add	x16, x16, #0x6c8
    810c:	br	x17

0000000000008110 <faccessat@plt>:
    8110:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1744]
    8118:	add	x16, x16, #0x6d0
    811c:	br	x17

0000000000008120 <vfprintf@plt>:
    8120:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1752]
    8128:	add	x16, x16, #0x6d8
    812c:	br	x17

0000000000008130 <openat@plt>:
    8130:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1760]
    8138:	add	x16, x16, #0x6e0
    813c:	br	x17

0000000000008140 <__assert_fail@plt>:
    8140:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1768]
    8148:	add	x16, x16, #0x6e8
    814c:	br	x17

0000000000008150 <__errno_location@plt>:
    8150:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1776]
    8158:	add	x16, x16, #0x6f0
    815c:	br	x17

0000000000008160 <tolower@plt>:
    8160:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1784]
    8168:	add	x16, x16, #0x6f8
    816c:	br	x17

0000000000008170 <uname@plt>:
    8170:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1792]
    8178:	add	x16, x16, #0x700
    817c:	br	x17

0000000000008180 <getenv@plt>:
    8180:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8184:	ldr	x17, [x16, #1800]
    8188:	add	x16, x16, #0x708
    818c:	br	x17

0000000000008190 <scols_symbols_set_group_first_member@plt>:
    8190:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8194:	ldr	x17, [x16, #1808]
    8198:	add	x16, x16, #0x710
    819c:	br	x17

00000000000081a0 <__xstat@plt>:
    81a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    81a4:	ldr	x17, [x16, #1816]
    81a8:	add	x16, x16, #0x718
    81ac:	br	x17

00000000000081b0 <prctl@plt>:
    81b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    81b4:	ldr	x17, [x16, #1824]
    81b8:	add	x16, x16, #0x720
    81bc:	br	x17

00000000000081c0 <open_memstream@plt>:
    81c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    81c4:	ldr	x17, [x16, #1832]
    81c8:	add	x16, x16, #0x728
    81cc:	br	x17

00000000000081d0 <getgrgid@plt>:
    81d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    81d4:	ldr	x17, [x16, #1840]
    81d8:	add	x16, x16, #0x730
    81dc:	br	x17

00000000000081e0 <scols_ref_column@plt>:
    81e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    81e4:	ldr	x17, [x16, #1848]
    81e8:	add	x16, x16, #0x738
    81ec:	br	x17

00000000000081f0 <scols_symbols_set_vertical@plt>:
    81f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    81f4:	ldr	x17, [x16, #1856]
    81f8:	add	x16, x16, #0x740
    81fc:	br	x17

0000000000008200 <scols_unref_column@plt>:
    8200:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8204:	ldr	x17, [x16, #1864]
    8208:	add	x16, x16, #0x748
    820c:	br	x17

0000000000008210 <syscall@plt>:
    8210:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8214:	ldr	x17, [x16, #1872]
    8218:	add	x16, x16, #0x750
    821c:	br	x17

0000000000008220 <waitpid@plt>:
    8220:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8224:	ldr	x17, [x16, #1880]
    8228:	add	x16, x16, #0x758
    822c:	br	x17

0000000000008230 <unlink@plt>:
    8230:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8234:	ldr	x17, [x16, #1888]
    8238:	add	x16, x16, #0x760
    823c:	br	x17

0000000000008240 <getdtablesize@plt>:
    8240:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8244:	ldr	x17, [x16, #1896]
    8248:	add	x16, x16, #0x768
    824c:	br	x17

0000000000008250 <getlogin@plt>:
    8250:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8254:	ldr	x17, [x16, #1904]
    8258:	add	x16, x16, #0x770
    825c:	br	x17

0000000000008260 <mkdir@plt>:
    8260:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8264:	ldr	x17, [x16, #1912]
    8268:	add	x16, x16, #0x778
    826c:	br	x17

0000000000008270 <scols_line_get_cell@plt>:
    8270:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8274:	ldr	x17, [x16, #1920]
    8278:	add	x16, x16, #0x780
    827c:	br	x17

0000000000008280 <fprintf@plt>:
    8280:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8284:	ldr	x17, [x16, #1928]
    8288:	add	x16, x16, #0x788
    828c:	br	x17

0000000000008290 <fgets@plt>:
    8290:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8294:	ldr	x17, [x16, #1936]
    8298:	add	x16, x16, #0x790
    829c:	br	x17

00000000000082a0 <scols_table_get_column@plt>:
    82a0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    82a4:	ldr	x17, [x16, #1944]
    82a8:	add	x16, x16, #0x798
    82ac:	br	x17

00000000000082b0 <err@plt>:
    82b0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    82b4:	ldr	x17, [x16, #1952]
    82b8:	add	x16, x16, #0x7a0
    82bc:	br	x17

00000000000082c0 <ioctl@plt>:
    82c0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    82c4:	ldr	x17, [x16, #1960]
    82c8:	add	x16, x16, #0x7a8
    82cc:	br	x17

00000000000082d0 <scols_line_next_child@plt>:
    82d0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    82d4:	ldr	x17, [x16, #1968]
    82d8:	add	x16, x16, #0x7b0
    82dc:	br	x17

00000000000082e0 <__fxstatat@plt>:
    82e0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    82e4:	ldr	x17, [x16, #1976]
    82e8:	add	x16, x16, #0x7b8
    82ec:	br	x17

00000000000082f0 <scols_table_remove_column@plt>:
    82f0:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    82f4:	ldr	x17, [x16, #1984]
    82f8:	add	x16, x16, #0x7c0
    82fc:	br	x17

0000000000008300 <readlinkat@plt>:
    8300:	adrp	x16, 3a000 <mbrtowc@GLIBC_2.17>
    8304:	ldr	x17, [x16, #1992]
    8308:	add	x16, x16, #0x7c8
    830c:	br	x17

0000000000008310 <*ABS*@plt>:
    8310:	stp	x2, x3, [sp, #-16]!
    8314:	adrp	x2, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8318:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    831c:	ldr	x2, [x2, #4064]
    8320:	add	x3, x3, #0xfe8
    8324:	br	x2
    8328:	nop
    832c:	nop

Disassembly of section .text:

0000000000008330 <scols_new_iter@@SMARTCOLS_2.25-0xd4>:
    8330:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8334:	ldr	x0, [x0, #4040]
    8338:	cbz	x0, 8340 <*ABS*@plt+0x30>
    833c:	b	7b20 <__gmon_start__@plt>
    8340:	ret
    8344:	nop
    8348:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
    834c:	add	x0, x0, #0x818
    8350:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
    8354:	add	x1, x1, #0x818
    8358:	cmp	x1, x0
    835c:	b.eq	8374 <*ABS*@plt+0x64>  // b.none
    8360:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8364:	ldr	x1, [x1, #4000]
    8368:	cbz	x1, 8374 <*ABS*@plt+0x64>
    836c:	mov	x16, x1
    8370:	br	x16
    8374:	ret
    8378:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
    837c:	add	x0, x0, #0x818
    8380:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
    8384:	add	x1, x1, #0x818
    8388:	sub	x1, x1, x0
    838c:	lsr	x2, x1, #63
    8390:	add	x1, x2, x1, asr #3
    8394:	cmp	xzr, x1, asr #1
    8398:	asr	x1, x1, #1
    839c:	b.eq	83b4 <*ABS*@plt+0xa4>  // b.none
    83a0:	adrp	x2, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    83a4:	ldr	x2, [x2, #4056]
    83a8:	cbz	x2, 83b4 <*ABS*@plt+0xa4>
    83ac:	mov	x16, x2
    83b0:	br	x16
    83b4:	ret
    83b8:	stp	x29, x30, [sp, #-32]!
    83bc:	mov	x29, sp
    83c0:	str	x19, [sp, #16]
    83c4:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
    83c8:	ldrb	w0, [x19, #2072]
    83cc:	cbnz	w0, 83f4 <*ABS*@plt+0xe4>
    83d0:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    83d4:	ldr	x0, [x0, #4008]
    83d8:	cbz	x0, 83e8 <*ABS*@plt+0xd8>
    83dc:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
    83e0:	ldr	x0, [x0, #2016]
    83e4:	bl	7600 <__cxa_finalize@plt>
    83e8:	bl	8348 <*ABS*@plt+0x38>
    83ec:	mov	w0, #0x1                   	// #1
    83f0:	strb	w0, [x19, #2072]
    83f4:	ldr	x19, [sp, #16]
    83f8:	ldp	x29, x30, [sp], #32
    83fc:	ret
    8400:	b	8378 <*ABS*@plt+0x68>

0000000000008404 <scols_new_iter@@SMARTCOLS_2.25>:
    8404:	stp	x29, x30, [sp, #-32]!
    8408:	str	x19, [sp, #16]
    840c:	mov	w19, w0
    8410:	mov	w0, #0x1                   	// #1
    8414:	mov	w1, #0x18                  	// #24
    8418:	mov	x29, sp
    841c:	bl	79e0 <calloc@plt>
    8420:	cbz	x0, 8428 <scols_new_iter@@SMARTCOLS_2.25+0x24>
    8424:	str	w19, [x0, #16]
    8428:	ldr	x19, [sp, #16]
    842c:	ldp	x29, x30, [sp], #32
    8430:	ret

0000000000008434 <scols_free_iter@@SMARTCOLS_2.25>:
    8434:	b	7cc0 <free@plt>

0000000000008438 <scols_reset_iter@@SMARTCOLS_2.25>:
    8438:	cmn	w1, #0x1
    843c:	b.ne	8444 <scols_reset_iter@@SMARTCOLS_2.25+0xc>  // b.any
    8440:	ldr	w1, [x0, #16]
    8444:	stp	xzr, xzr, [x0, #8]
    8448:	str	xzr, [x0]
    844c:	str	w1, [x0, #16]
    8450:	ret

0000000000008454 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    8454:	ldr	w0, [x0, #16]
    8458:	ret

000000000000845c <scols_new_symbols@@SMARTCOLS_2.25>:
    845c:	stp	x29, x30, [sp, #-32]!
    8460:	mov	w0, #0x1                   	// #1
    8464:	mov	w1, #0x68                  	// #104
    8468:	str	x19, [sp, #16]
    846c:	mov	x29, sp
    8470:	mov	w19, #0x1                   	// #1
    8474:	bl	79e0 <calloc@plt>
    8478:	cbz	x0, 8480 <scols_new_symbols@@SMARTCOLS_2.25+0x24>
    847c:	str	w19, [x0]
    8480:	ldr	x19, [sp, #16]
    8484:	ldp	x29, x30, [sp], #32
    8488:	ret

000000000000848c <scols_ref_symbols@@SMARTCOLS_2.25>:
    848c:	cbz	x0, 849c <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    8490:	ldr	w8, [x0]
    8494:	add	w8, w8, #0x1
    8498:	str	w8, [x0]
    849c:	ret

00000000000084a0 <scols_unref_symbols@@SMARTCOLS_2.25>:
    84a0:	stp	x29, x30, [sp, #-32]!
    84a4:	str	x19, [sp, #16]
    84a8:	mov	x29, sp
    84ac:	cbz	x0, 8534 <scols_unref_symbols@@SMARTCOLS_2.25+0x94>
    84b0:	ldr	w8, [x0]
    84b4:	mov	x19, x0
    84b8:	subs	w8, w8, #0x1
    84bc:	str	w8, [x0]
    84c0:	b.gt	8534 <scols_unref_symbols@@SMARTCOLS_2.25+0x94>
    84c4:	ldr	x0, [x19, #8]
    84c8:	bl	7cc0 <free@plt>
    84cc:	ldr	x0, [x19, #16]
    84d0:	bl	7cc0 <free@plt>
    84d4:	ldr	x0, [x19, #24]
    84d8:	bl	7cc0 <free@plt>
    84dc:	ldr	x0, [x19, #56]
    84e0:	bl	7cc0 <free@plt>
    84e4:	ldr	x0, [x19, #64]
    84e8:	bl	7cc0 <free@plt>
    84ec:	ldr	x0, [x19, #48]
    84f0:	bl	7cc0 <free@plt>
    84f4:	ldr	x0, [x19, #32]
    84f8:	bl	7cc0 <free@plt>
    84fc:	ldr	x0, [x19, #40]
    8500:	bl	7cc0 <free@plt>
    8504:	ldr	x0, [x19, #72]
    8508:	bl	7cc0 <free@plt>
    850c:	ldr	x0, [x19, #80]
    8510:	bl	7cc0 <free@plt>
    8514:	ldr	x0, [x19, #88]
    8518:	bl	7cc0 <free@plt>
    851c:	ldr	x0, [x19, #96]
    8520:	bl	7cc0 <free@plt>
    8524:	mov	x0, x19
    8528:	ldr	x19, [sp, #16]
    852c:	ldp	x29, x30, [sp], #32
    8530:	b	7cc0 <free@plt>
    8534:	ldr	x19, [sp, #16]
    8538:	ldp	x29, x30, [sp], #32
    853c:	ret

0000000000008540 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    8540:	stp	x29, x30, [sp, #-32]!
    8544:	stp	x20, x19, [sp, #16]
    8548:	mov	x29, sp
    854c:	cbz	x0, 8570 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x30>
    8550:	mov	x19, x0
    8554:	cbz	x1, 8578 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x38>
    8558:	mov	x0, x1
    855c:	bl	7aa0 <strdup@plt>
    8560:	mov	x20, x0
    8564:	cbnz	x0, 857c <scols_symbols_set_branch@@SMARTCOLS_2.25+0x3c>
    8568:	mov	w0, #0xfffffff4            	// #-12
    856c:	b	858c <scols_symbols_set_branch@@SMARTCOLS_2.25+0x4c>
    8570:	mov	w0, #0xffffffea            	// #-22
    8574:	b	858c <scols_symbols_set_branch@@SMARTCOLS_2.25+0x4c>
    8578:	mov	x20, xzr
    857c:	ldr	x0, [x19, #8]
    8580:	bl	7cc0 <free@plt>
    8584:	mov	w0, wzr
    8588:	str	x20, [x19, #8]
    858c:	ldp	x20, x19, [sp, #16]
    8590:	ldp	x29, x30, [sp], #32
    8594:	ret

0000000000008598 <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    8598:	stp	x29, x30, [sp, #-32]!
    859c:	stp	x20, x19, [sp, #16]
    85a0:	mov	x29, sp
    85a4:	cbz	x0, 85c8 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x30>
    85a8:	mov	x19, x0
    85ac:	cbz	x1, 85d0 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x38>
    85b0:	mov	x0, x1
    85b4:	bl	7aa0 <strdup@plt>
    85b8:	mov	x20, x0
    85bc:	cbnz	x0, 85d4 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x3c>
    85c0:	mov	w0, #0xfffffff4            	// #-12
    85c4:	b	85e4 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x4c>
    85c8:	mov	w0, #0xffffffea            	// #-22
    85cc:	b	85e4 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x4c>
    85d0:	mov	x20, xzr
    85d4:	ldr	x0, [x19, #16]
    85d8:	bl	7cc0 <free@plt>
    85dc:	mov	w0, wzr
    85e0:	str	x20, [x19, #16]
    85e4:	ldp	x20, x19, [sp, #16]
    85e8:	ldp	x29, x30, [sp], #32
    85ec:	ret

00000000000085f0 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    85f0:	stp	x29, x30, [sp, #-32]!
    85f4:	stp	x20, x19, [sp, #16]
    85f8:	mov	x29, sp
    85fc:	cbz	x0, 8620 <scols_symbols_set_right@@SMARTCOLS_2.25+0x30>
    8600:	mov	x19, x0
    8604:	cbz	x1, 8628 <scols_symbols_set_right@@SMARTCOLS_2.25+0x38>
    8608:	mov	x0, x1
    860c:	bl	7aa0 <strdup@plt>
    8610:	mov	x20, x0
    8614:	cbnz	x0, 862c <scols_symbols_set_right@@SMARTCOLS_2.25+0x3c>
    8618:	mov	w0, #0xfffffff4            	// #-12
    861c:	b	863c <scols_symbols_set_right@@SMARTCOLS_2.25+0x4c>
    8620:	mov	w0, #0xffffffea            	// #-22
    8624:	b	863c <scols_symbols_set_right@@SMARTCOLS_2.25+0x4c>
    8628:	mov	x20, xzr
    862c:	ldr	x0, [x19, #24]
    8630:	bl	7cc0 <free@plt>
    8634:	mov	w0, wzr
    8638:	str	x20, [x19, #24]
    863c:	ldp	x20, x19, [sp, #16]
    8640:	ldp	x29, x30, [sp], #32
    8644:	ret

0000000000008648 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    8648:	stp	x29, x30, [sp, #-32]!
    864c:	stp	x20, x19, [sp, #16]
    8650:	mov	x29, sp
    8654:	cbz	x0, 8678 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x30>
    8658:	mov	x19, x0
    865c:	cbz	x1, 8680 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x38>
    8660:	mov	x0, x1
    8664:	bl	7aa0 <strdup@plt>
    8668:	mov	x20, x0
    866c:	cbnz	x0, 8684 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x3c>
    8670:	mov	w0, #0xfffffff4            	// #-12
    8674:	b	8694 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x4c>
    8678:	mov	w0, #0xffffffea            	// #-22
    867c:	b	8694 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x4c>
    8680:	mov	x20, xzr
    8684:	ldr	x0, [x19, #88]
    8688:	bl	7cc0 <free@plt>
    868c:	mov	w0, wzr
    8690:	str	x20, [x19, #88]
    8694:	ldp	x20, x19, [sp, #16]
    8698:	ldp	x29, x30, [sp], #32
    869c:	ret

00000000000086a0 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    86a0:	stp	x29, x30, [sp, #-32]!
    86a4:	stp	x20, x19, [sp, #16]
    86a8:	mov	x29, sp
    86ac:	cbz	x0, 86d0 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x30>
    86b0:	mov	x19, x0
    86b4:	cbz	x1, 86d8 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x38>
    86b8:	mov	x0, x1
    86bc:	bl	7aa0 <strdup@plt>
    86c0:	mov	x20, x0
    86c4:	cbnz	x0, 86dc <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x3c>
    86c8:	mov	w0, #0xfffffff4            	// #-12
    86cc:	b	86ec <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x4c>
    86d0:	mov	w0, #0xffffffea            	// #-22
    86d4:	b	86ec <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x4c>
    86d8:	mov	x20, xzr
    86dc:	ldr	x0, [x19, #96]
    86e0:	bl	7cc0 <free@plt>
    86e4:	mov	w0, wzr
    86e8:	str	x20, [x19, #96]
    86ec:	ldp	x20, x19, [sp, #16]
    86f0:	ldp	x29, x30, [sp], #32
    86f4:	ret

00000000000086f8 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    86f8:	stp	x29, x30, [sp, #-32]!
    86fc:	stp	x20, x19, [sp, #16]
    8700:	mov	x29, sp
    8704:	cbz	x0, 8728 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x30>
    8708:	mov	x19, x0
    870c:	cbz	x1, 8730 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x38>
    8710:	mov	x0, x1
    8714:	bl	7aa0 <strdup@plt>
    8718:	mov	x20, x0
    871c:	cbnz	x0, 8734 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x3c>
    8720:	mov	w0, #0xfffffff4            	// #-12
    8724:	b	8744 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x4c>
    8728:	mov	w0, #0xffffffea            	// #-22
    872c:	b	8744 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x4c>
    8730:	mov	x20, xzr
    8734:	ldr	x0, [x19, #32]
    8738:	bl	7cc0 <free@plt>
    873c:	mov	w0, wzr
    8740:	str	x20, [x19, #32]
    8744:	ldp	x20, x19, [sp, #16]
    8748:	ldp	x29, x30, [sp], #32
    874c:	ret

0000000000008750 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    8750:	stp	x29, x30, [sp, #-32]!
    8754:	stp	x20, x19, [sp, #16]
    8758:	mov	x29, sp
    875c:	cbz	x0, 8780 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x30>
    8760:	mov	x19, x0
    8764:	cbz	x1, 8788 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x38>
    8768:	mov	x0, x1
    876c:	bl	7aa0 <strdup@plt>
    8770:	mov	x20, x0
    8774:	cbnz	x0, 878c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x3c>
    8778:	mov	w0, #0xfffffff4            	// #-12
    877c:	b	879c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x4c>
    8780:	mov	w0, #0xffffffea            	// #-22
    8784:	b	879c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x4c>
    8788:	mov	x20, xzr
    878c:	ldr	x0, [x19, #40]
    8790:	bl	7cc0 <free@plt>
    8794:	mov	w0, wzr
    8798:	str	x20, [x19, #40]
    879c:	ldp	x20, x19, [sp, #16]
    87a0:	ldp	x29, x30, [sp], #32
    87a4:	ret

00000000000087a8 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    87a8:	stp	x29, x30, [sp, #-32]!
    87ac:	stp	x20, x19, [sp, #16]
    87b0:	mov	x29, sp
    87b4:	cbz	x0, 87d8 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x30>
    87b8:	mov	x19, x0
    87bc:	cbz	x1, 87e0 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x38>
    87c0:	mov	x0, x1
    87c4:	bl	7aa0 <strdup@plt>
    87c8:	mov	x20, x0
    87cc:	cbnz	x0, 87e4 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x3c>
    87d0:	mov	w0, #0xfffffff4            	// #-12
    87d4:	b	87f4 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x4c>
    87d8:	mov	w0, #0xffffffea            	// #-22
    87dc:	b	87f4 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x4c>
    87e0:	mov	x20, xzr
    87e4:	ldr	x0, [x19, #48]
    87e8:	bl	7cc0 <free@plt>
    87ec:	mov	w0, wzr
    87f0:	str	x20, [x19, #48]
    87f4:	ldp	x20, x19, [sp, #16]
    87f8:	ldp	x29, x30, [sp], #32
    87fc:	ret

0000000000008800 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    8800:	stp	x29, x30, [sp, #-32]!
    8804:	stp	x20, x19, [sp, #16]
    8808:	mov	x29, sp
    880c:	cbz	x0, 8830 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x30>
    8810:	mov	x19, x0
    8814:	cbz	x1, 8838 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x38>
    8818:	mov	x0, x1
    881c:	bl	7aa0 <strdup@plt>
    8820:	mov	x20, x0
    8824:	cbnz	x0, 883c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x3c>
    8828:	mov	w0, #0xfffffff4            	// #-12
    882c:	b	884c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x4c>
    8830:	mov	w0, #0xffffffea            	// #-22
    8834:	b	884c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x4c>
    8838:	mov	x20, xzr
    883c:	ldr	x0, [x19, #56]
    8840:	bl	7cc0 <free@plt>
    8844:	mov	w0, wzr
    8848:	str	x20, [x19, #56]
    884c:	ldp	x20, x19, [sp, #16]
    8850:	ldp	x29, x30, [sp], #32
    8854:	ret

0000000000008858 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    8858:	stp	x29, x30, [sp, #-32]!
    885c:	stp	x20, x19, [sp, #16]
    8860:	mov	x29, sp
    8864:	cbz	x0, 8888 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x30>
    8868:	mov	x19, x0
    886c:	cbz	x1, 8890 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x38>
    8870:	mov	x0, x1
    8874:	bl	7aa0 <strdup@plt>
    8878:	mov	x20, x0
    887c:	cbnz	x0, 8894 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x3c>
    8880:	mov	w0, #0xfffffff4            	// #-12
    8884:	b	88a4 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x4c>
    8888:	mov	w0, #0xffffffea            	// #-22
    888c:	b	88a4 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x4c>
    8890:	mov	x20, xzr
    8894:	ldr	x0, [x19, #64]
    8898:	bl	7cc0 <free@plt>
    889c:	mov	w0, wzr
    88a0:	str	x20, [x19, #64]
    88a4:	ldp	x20, x19, [sp, #16]
    88a8:	ldp	x29, x30, [sp], #32
    88ac:	ret

00000000000088b0 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    88b0:	stp	x29, x30, [sp, #-32]!
    88b4:	stp	x20, x19, [sp, #16]
    88b8:	mov	x29, sp
    88bc:	cbz	x0, 88e0 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x30>
    88c0:	mov	x19, x0
    88c4:	cbz	x1, 88e8 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x38>
    88c8:	mov	x0, x1
    88cc:	bl	7aa0 <strdup@plt>
    88d0:	mov	x20, x0
    88d4:	cbnz	x0, 88ec <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x3c>
    88d8:	mov	w0, #0xfffffff4            	// #-12
    88dc:	b	88fc <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x4c>
    88e0:	mov	w0, #0xffffffea            	// #-22
    88e4:	b	88fc <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x4c>
    88e8:	mov	x20, xzr
    88ec:	ldr	x0, [x19, #72]
    88f0:	bl	7cc0 <free@plt>
    88f4:	mov	w0, wzr
    88f8:	str	x20, [x19, #72]
    88fc:	ldp	x20, x19, [sp, #16]
    8900:	ldp	x29, x30, [sp], #32
    8904:	ret

0000000000008908 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    8908:	stp	x29, x30, [sp, #-32]!
    890c:	stp	x20, x19, [sp, #16]
    8910:	mov	x29, sp
    8914:	cbz	x0, 8938 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x30>
    8918:	mov	x19, x0
    891c:	cbz	x1, 8940 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x38>
    8920:	mov	x0, x1
    8924:	bl	7aa0 <strdup@plt>
    8928:	mov	x20, x0
    892c:	cbnz	x0, 8944 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x3c>
    8930:	mov	w0, #0xfffffff4            	// #-12
    8934:	b	8954 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x4c>
    8938:	mov	w0, #0xffffffea            	// #-22
    893c:	b	8954 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x4c>
    8940:	mov	x20, xzr
    8944:	ldr	x0, [x19, #80]
    8948:	bl	7cc0 <free@plt>
    894c:	mov	w0, wzr
    8950:	str	x20, [x19, #80]
    8954:	ldp	x20, x19, [sp, #16]
    8958:	ldp	x29, x30, [sp], #32
    895c:	ret

0000000000008960 <scols_copy_symbols@@SMARTCOLS_2.25>:
    8960:	stp	x29, x30, [sp, #-48]!
    8964:	str	x21, [sp, #16]
    8968:	stp	x20, x19, [sp, #32]
    896c:	mov	x29, sp
    8970:	cbz	x0, 8a74 <scols_copy_symbols@@SMARTCOLS_2.25+0x114>
    8974:	mov	x20, x0
    8978:	mov	w0, #0x1                   	// #1
    897c:	mov	w1, #0x68                  	// #104
    8980:	mov	w21, #0x1                   	// #1
    8984:	bl	79e0 <calloc@plt>
    8988:	mov	x19, x0
    898c:	cbz	x0, 8a60 <scols_copy_symbols@@SMARTCOLS_2.25+0x100>
    8990:	str	w21, [x19]
    8994:	ldr	x1, [x20, #8]
    8998:	mov	x0, x19
    899c:	bl	73e0 <scols_symbols_set_branch@plt>
    89a0:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    89a4:	ldr	x1, [x20, #16]
    89a8:	mov	x0, x19
    89ac:	bl	81f0 <scols_symbols_set_vertical@plt>
    89b0:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    89b4:	ldr	x1, [x20, #24]
    89b8:	mov	x0, x19
    89bc:	bl	7f50 <scols_symbols_set_right@plt>
    89c0:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    89c4:	ldr	x1, [x20, #32]
    89c8:	mov	x0, x19
    89cc:	bl	7820 <scols_symbols_set_group_vertical@plt>
    89d0:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    89d4:	ldr	x1, [x20, #40]
    89d8:	mov	x0, x19
    89dc:	bl	7790 <scols_symbols_set_group_horizontal@plt>
    89e0:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    89e4:	ldr	x1, [x20, #48]
    89e8:	mov	x0, x19
    89ec:	bl	8190 <scols_symbols_set_group_first_member@plt>
    89f0:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    89f4:	ldr	x1, [x20, #56]
    89f8:	mov	x0, x19
    89fc:	bl	7d50 <scols_symbols_set_group_last_member@plt>
    8a00:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    8a04:	ldr	x1, [x20, #64]
    8a08:	mov	x0, x19
    8a0c:	bl	7b70 <scols_symbols_set_group_middle_member@plt>
    8a10:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    8a14:	ldr	x1, [x20, #80]
    8a18:	mov	x0, x19
    8a1c:	bl	7ad0 <scols_symbols_set_group_middle_child@plt>
    8a20:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    8a24:	ldr	x1, [x20, #72]
    8a28:	mov	x0, x19
    8a2c:	bl	7f70 <scols_symbols_set_group_last_child@plt>
    8a30:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    8a34:	ldr	x1, [x20, #88]
    8a38:	mov	x0, x19
    8a3c:	bl	7d00 <scols_symbols_set_title_padding@plt>
    8a40:	cbnz	w0, 8a54 <scols_copy_symbols@@SMARTCOLS_2.25+0xf4>
    8a44:	ldr	x1, [x20, #96]
    8a48:	mov	x0, x19
    8a4c:	bl	7fb0 <scols_symbols_set_cell_padding@plt>
    8a50:	cbz	w0, 8a60 <scols_copy_symbols@@SMARTCOLS_2.25+0x100>
    8a54:	mov	x0, x19
    8a58:	bl	74b0 <scols_unref_symbols@plt>
    8a5c:	mov	x19, xzr
    8a60:	mov	x0, x19
    8a64:	ldp	x20, x19, [sp, #32]
    8a68:	ldr	x21, [sp, #16]
    8a6c:	ldp	x29, x30, [sp], #48
    8a70:	ret
    8a74:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8a78:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8a7c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8a80:	add	x0, x0, #0x7e0
    8a84:	add	x1, x1, #0x7e3
    8a88:	add	x3, x3, #0x7fe
    8a8c:	mov	w2, #0x101                 	// #257
    8a90:	bl	8140 <__assert_fail@plt>

0000000000008a94 <scols_reset_cell@@SMARTCOLS_2.25>:
    8a94:	cbz	x0, 8ad0 <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    8a98:	stp	x29, x30, [sp, #-32]!
    8a9c:	str	x19, [sp, #16]
    8aa0:	mov	x19, x0
    8aa4:	ldr	x0, [x0]
    8aa8:	mov	x29, sp
    8aac:	bl	7cc0 <free@plt>
    8ab0:	ldr	x0, [x19, #8]
    8ab4:	bl	7cc0 <free@plt>
    8ab8:	movi	v0.2d, #0x0
    8abc:	stp	q0, q0, [x19]
    8ac0:	ldr	x19, [sp, #16]
    8ac4:	mov	w0, wzr
    8ac8:	ldp	x29, x30, [sp], #32
    8acc:	ret
    8ad0:	mov	w0, #0xffffffea            	// #-22
    8ad4:	ret

0000000000008ad8 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8ad8:	stp	x29, x30, [sp, #-32]!
    8adc:	stp	x20, x19, [sp, #16]
    8ae0:	mov	x29, sp
    8ae4:	cbz	x0, 8b08 <scols_cell_set_data@@SMARTCOLS_2.25+0x30>
    8ae8:	mov	x19, x0
    8aec:	cbz	x1, 8b10 <scols_cell_set_data@@SMARTCOLS_2.25+0x38>
    8af0:	mov	x0, x1
    8af4:	bl	7aa0 <strdup@plt>
    8af8:	mov	x20, x0
    8afc:	cbnz	x0, 8b14 <scols_cell_set_data@@SMARTCOLS_2.25+0x3c>
    8b00:	mov	w0, #0xfffffff4            	// #-12
    8b04:	b	8b24 <scols_cell_set_data@@SMARTCOLS_2.25+0x4c>
    8b08:	mov	w0, #0xffffffea            	// #-22
    8b0c:	b	8b24 <scols_cell_set_data@@SMARTCOLS_2.25+0x4c>
    8b10:	mov	x20, xzr
    8b14:	ldr	x0, [x19]
    8b18:	bl	7cc0 <free@plt>
    8b1c:	mov	w0, wzr
    8b20:	str	x20, [x19]
    8b24:	ldp	x20, x19, [sp, #16]
    8b28:	ldp	x29, x30, [sp], #32
    8b2c:	ret

0000000000008b30 <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8b30:	cbz	x0, 8b64 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8b34:	stp	x29, x30, [sp, #-32]!
    8b38:	stp	x20, x19, [sp, #16]
    8b3c:	mov	x20, x0
    8b40:	ldr	x0, [x0]
    8b44:	mov	x29, sp
    8b48:	mov	x19, x1
    8b4c:	bl	7cc0 <free@plt>
    8b50:	str	x19, [x20]
    8b54:	ldp	x20, x19, [sp, #16]
    8b58:	mov	w0, wzr
    8b5c:	ldp	x29, x30, [sp], #32
    8b60:	ret
    8b64:	mov	w0, #0xffffffea            	// #-22
    8b68:	ret

0000000000008b6c <scols_cell_get_data@@SMARTCOLS_2.25>:
    8b6c:	cbz	x0, 8b74 <scols_cell_get_data@@SMARTCOLS_2.25+0x8>
    8b70:	ldr	x0, [x0]
    8b74:	ret

0000000000008b78 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8b78:	cbz	x0, 8b8c <scols_cell_set_userdata@@SMARTCOLS_2.25+0x14>
    8b7c:	mov	x8, x0
    8b80:	mov	w0, wzr
    8b84:	str	x1, [x8, #16]
    8b88:	ret
    8b8c:	mov	w0, #0xffffffea            	// #-22
    8b90:	ret

0000000000008b94 <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    8b94:	ldr	x0, [x0, #16]
    8b98:	ret

0000000000008b9c <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    8b9c:	cmp	x0, x1
    8ba0:	b.eq	8bd4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x38>  // b.none
    8ba4:	cbz	x0, 8bac <scols_cmpstr_cells@@SMARTCOLS_2.25+0x10>
    8ba8:	ldr	x0, [x0]
    8bac:	cbz	x1, 8bdc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x40>
    8bb0:	ldr	x1, [x1]
    8bb4:	orr	x8, x0, x1
    8bb8:	cmp	x8, #0x0
    8bbc:	csetm	w8, ne  // ne = any
    8bc0:	cmp	x0, #0x0
    8bc4:	csinc	w8, w8, wzr, eq  // eq = none
    8bc8:	cbz	x0, 8be8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x4c>
    8bcc:	cbz	x1, 8be8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x4c>
    8bd0:	b	7c30 <strcmp@plt>
    8bd4:	mov	w8, wzr
    8bd8:	b	8be8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x4c>
    8bdc:	cmp	x0, #0x0
    8be0:	csetm	w8, ne  // ne = any
    8be4:	csinc	w8, w8, wzr, eq  // eq = none
    8be8:	mov	w0, w8
    8bec:	ret

0000000000008bf0 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8bf0:	stp	x29, x30, [sp, #-32]!
    8bf4:	stp	x20, x19, [sp, #16]
    8bf8:	mov	x20, x1
    8bfc:	mov	x19, x0
    8c00:	mov	x29, sp
    8c04:	cbz	x1, 8c2c <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8c08:	bl	7c60 <__ctype_b_loc@plt>
    8c0c:	ldr	x8, [x0]
    8c10:	ldrsb	x9, [x20]
    8c14:	ldrh	w8, [x8, x9, lsl #1]
    8c18:	tbz	w8, #10, 8c2c <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8c1c:	mov	x0, x20
    8c20:	bl	14c88 <scols_init_debug@@SMARTCOLS_2.25+0x1de0>
    8c24:	mov	x20, x0
    8c28:	cbz	x0, 8c58 <scols_cell_set_color@@SMARTCOLS_2.25+0x68>
    8c2c:	cbz	x19, 8c58 <scols_cell_set_color@@SMARTCOLS_2.25+0x68>
    8c30:	cbz	x20, 8c44 <scols_cell_set_color@@SMARTCOLS_2.25+0x54>
    8c34:	mov	x0, x20
    8c38:	bl	7aa0 <strdup@plt>
    8c3c:	mov	x20, x0
    8c40:	cbz	x0, 8c60 <scols_cell_set_color@@SMARTCOLS_2.25+0x70>
    8c44:	ldr	x0, [x19, #8]
    8c48:	bl	7cc0 <free@plt>
    8c4c:	mov	w0, wzr
    8c50:	str	x20, [x19, #8]
    8c54:	b	8c64 <scols_cell_set_color@@SMARTCOLS_2.25+0x74>
    8c58:	mov	w0, #0xffffffea            	// #-22
    8c5c:	b	8c64 <scols_cell_set_color@@SMARTCOLS_2.25+0x74>
    8c60:	mov	w0, #0xfffffff4            	// #-12
    8c64:	ldp	x20, x19, [sp, #16]
    8c68:	ldp	x29, x30, [sp], #32
    8c6c:	ret

0000000000008c70 <scols_cell_get_color@@SMARTCOLS_2.25>:
    8c70:	ldr	x0, [x0, #8]
    8c74:	ret

0000000000008c78 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    8c78:	cbz	x0, 8c8c <scols_cell_set_flags@@SMARTCOLS_2.28+0x14>
    8c7c:	mov	x8, x0
    8c80:	mov	w0, wzr
    8c84:	str	w1, [x8, #24]
    8c88:	ret
    8c8c:	mov	w0, #0xffffffea            	// #-22
    8c90:	ret

0000000000008c94 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    8c94:	ldr	w0, [x0, #24]
    8c98:	ret

0000000000008c9c <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    8c9c:	ldr	w8, [x0, #24]
    8ca0:	and	w9, w8, #0x1
    8ca4:	tst	w8, #0x2
    8ca8:	mov	w8, #0x2                   	// #2
    8cac:	csel	w0, w9, w8, eq  // eq = none
    8cb0:	ret

0000000000008cb4 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8cb4:	stp	x29, x30, [sp, #-48]!
    8cb8:	str	x21, [sp, #16]
    8cbc:	stp	x20, x19, [sp, #32]
    8cc0:	mov	x19, x1
    8cc4:	mov	x21, x0
    8cc8:	mov	x29, sp
    8ccc:	cbz	x1, 8cd4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x20>
    8cd0:	ldr	x1, [x19]
    8cd4:	mov	x0, x21
    8cd8:	bl	7a80 <scols_cell_set_data@plt>
    8cdc:	mov	w20, w0
    8ce0:	cbnz	w0, 8d00 <scols_cell_copy_content@@SMARTCOLS_2.25+0x4c>
    8ce4:	ldr	x1, [x19, #8]
    8ce8:	mov	x0, x21
    8cec:	bl	79c0 <scols_cell_set_color@plt>
    8cf0:	mov	w20, w0
    8cf4:	cbnz	w0, 8d00 <scols_cell_copy_content@@SMARTCOLS_2.25+0x4c>
    8cf8:	ldr	x8, [x19, #16]
    8cfc:	str	x8, [x21, #16]
    8d00:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8d04:	ldr	x8, [x8, #4024]
    8d08:	ldrb	w8, [x8]
    8d0c:	tbnz	w8, #2, 8d24 <scols_cell_copy_content@@SMARTCOLS_2.25+0x70>
    8d10:	mov	w0, w20
    8d14:	ldp	x20, x19, [sp, #32]
    8d18:	ldr	x21, [sp, #16]
    8d1c:	ldp	x29, x30, [sp], #48
    8d20:	ret
    8d24:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8d28:	ldr	x8, [x8, #4016]
    8d2c:	ldr	x21, [x8]
    8d30:	bl	77c0 <getpid@plt>
    8d34:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8d38:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8d3c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8d40:	mov	w2, w0
    8d44:	add	x1, x1, #0x84b
    8d48:	add	x3, x3, #0x859
    8d4c:	add	x4, x4, #0x866
    8d50:	mov	x0, x21
    8d54:	bl	8280 <fprintf@plt>
    8d58:	mov	x0, x19
    8d5c:	bl	8d64 <scols_cell_copy_content@@SMARTCOLS_2.25+0xb0>
    8d60:	b	8d10 <scols_cell_copy_content@@SMARTCOLS_2.25+0x5c>
    8d64:	sub	sp, sp, #0x110
    8d68:	stp	x29, x30, [sp, #240]
    8d6c:	add	x29, sp, #0xf0
    8d70:	stp	x28, x19, [sp, #256]
    8d74:	stp	x2, x3, [x29, #-112]
    8d78:	stp	x4, x5, [x29, #-96]
    8d7c:	stp	x6, x7, [x29, #-80]
    8d80:	stp	q1, q2, [sp, #16]
    8d84:	stp	q3, q4, [sp, #48]
    8d88:	str	q0, [sp]
    8d8c:	stp	q5, q6, [sp, #80]
    8d90:	str	q7, [sp, #112]
    8d94:	adrp	x19, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8d98:	ldr	x19, [x19, #4016]
    8d9c:	cbz	x0, 8dc8 <scols_cell_copy_content@@SMARTCOLS_2.25+0x114>
    8da0:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8da4:	ldr	x9, [x9, #4024]
    8da8:	ldrb	w9, [x9, #3]
    8dac:	tbnz	w9, #0, 8dc8 <scols_cell_copy_content@@SMARTCOLS_2.25+0x114>
    8db0:	mov	x8, x0
    8db4:	ldr	x0, [x19]
    8db8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8dbc:	add	x1, x1, #0x870
    8dc0:	mov	x2, x8
    8dc4:	bl	8280 <fprintf@plt>
    8dc8:	mov	x8, #0xffffffffffffffd0    	// #-48
    8dcc:	mov	x10, sp
    8dd0:	sub	x11, x29, #0x70
    8dd4:	movk	x8, #0xff80, lsl #32
    8dd8:	add	x9, x29, #0x20
    8ddc:	add	x10, x10, #0x80
    8de0:	add	x11, x11, #0x30
    8de4:	stp	x10, x8, [x29, #-16]
    8de8:	stp	x9, x11, [x29, #-32]
    8dec:	ldp	q0, q1, [x29, #-32]
    8df0:	ldr	x0, [x19]
    8df4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8df8:	add	x1, x1, #0x86b
    8dfc:	sub	x2, x29, #0x40
    8e00:	stp	q0, q1, [x29, #-64]
    8e04:	bl	8120 <vfprintf@plt>
    8e08:	ldr	x1, [x19]
    8e0c:	mov	w0, #0xa                   	// #10
    8e10:	bl	7670 <fputc@plt>
    8e14:	ldp	x28, x19, [sp, #256]
    8e18:	ldp	x29, x30, [sp, #240]
    8e1c:	add	sp, sp, #0x110
    8e20:	ret

0000000000008e24 <scols_new_column@@SMARTCOLS_2.25>:
    8e24:	stp	x29, x30, [sp, #-32]!
    8e28:	mov	w0, #0x1                   	// #1
    8e2c:	mov	w1, #0xe8                  	// #232
    8e30:	stp	x20, x19, [sp, #16]
    8e34:	mov	x29, sp
    8e38:	bl	79e0 <calloc@plt>
    8e3c:	mov	x19, x0
    8e40:	cbz	x0, 8e64 <scols_new_column@@SMARTCOLS_2.25+0x40>
    8e44:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8e48:	ldr	x8, [x8, #4024]
    8e4c:	ldrb	w8, [x8]
    8e50:	tbnz	w8, #5, 8e74 <scols_new_column@@SMARTCOLS_2.25+0x50>
    8e54:	mov	w8, #0x1                   	// #1
    8e58:	add	x9, x19, #0xc8
    8e5c:	str	w8, [x19]
    8e60:	stp	x9, x9, [x19, #200]
    8e64:	mov	x0, x19
    8e68:	ldp	x20, x19, [sp, #16]
    8e6c:	ldp	x29, x30, [sp], #32
    8e70:	ret
    8e74:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8e78:	ldr	x8, [x8, #4016]
    8e7c:	ldr	x20, [x8]
    8e80:	bl	77c0 <getpid@plt>
    8e84:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8e88:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8e8c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8e90:	mov	w2, w0
    8e94:	add	x1, x1, #0x84b
    8e98:	add	x3, x3, #0x859
    8e9c:	add	x4, x4, #0x877
    8ea0:	mov	x0, x20
    8ea4:	bl	8280 <fprintf@plt>
    8ea8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8eac:	add	x1, x1, #0x87d
    8eb0:	mov	x0, x19
    8eb4:	bl	8ebc <scols_new_column@@SMARTCOLS_2.25+0x98>
    8eb8:	b	8e54 <scols_new_column@@SMARTCOLS_2.25+0x30>
    8ebc:	sub	sp, sp, #0x120
    8ec0:	stp	x29, x30, [sp, #240]
    8ec4:	add	x29, sp, #0xf0
    8ec8:	str	x28, [sp, #256]
    8ecc:	stp	x20, x19, [sp, #272]
    8ed0:	stp	x2, x3, [x29, #-112]
    8ed4:	stp	x4, x5, [x29, #-96]
    8ed8:	stp	x6, x7, [x29, #-80]
    8edc:	stp	q1, q2, [sp, #16]
    8ee0:	stp	q3, q4, [sp, #48]
    8ee4:	str	q0, [sp]
    8ee8:	stp	q5, q6, [sp, #80]
    8eec:	str	q7, [sp, #112]
    8ef0:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8ef4:	ldr	x20, [x20, #4016]
    8ef8:	mov	x19, x1
    8efc:	cbz	x0, 8f28 <scols_new_column@@SMARTCOLS_2.25+0x104>
    8f00:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8f04:	ldr	x9, [x9, #4024]
    8f08:	ldrb	w9, [x9, #3]
    8f0c:	tbnz	w9, #0, 8f28 <scols_new_column@@SMARTCOLS_2.25+0x104>
    8f10:	mov	x8, x0
    8f14:	ldr	x0, [x20]
    8f18:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    8f1c:	add	x1, x1, #0x870
    8f20:	mov	x2, x8
    8f24:	bl	8280 <fprintf@plt>
    8f28:	mov	x8, #0xffffffffffffffd0    	// #-48
    8f2c:	mov	x10, sp
    8f30:	sub	x11, x29, #0x70
    8f34:	movk	x8, #0xff80, lsl #32
    8f38:	add	x9, x29, #0x30
    8f3c:	add	x10, x10, #0x80
    8f40:	add	x11, x11, #0x30
    8f44:	stp	x10, x8, [x29, #-16]
    8f48:	stp	x9, x11, [x29, #-32]
    8f4c:	ldp	q0, q1, [x29, #-32]
    8f50:	ldr	x0, [x20]
    8f54:	sub	x2, x29, #0x40
    8f58:	mov	x1, x19
    8f5c:	stp	q0, q1, [x29, #-64]
    8f60:	bl	8120 <vfprintf@plt>
    8f64:	ldr	x1, [x20]
    8f68:	mov	w0, #0xa                   	// #10
    8f6c:	bl	7670 <fputc@plt>
    8f70:	ldp	x20, x19, [sp, #272]
    8f74:	ldr	x28, [sp, #256]
    8f78:	ldp	x29, x30, [sp, #240]
    8f7c:	add	sp, sp, #0x120
    8f80:	ret

0000000000008f84 <scols_ref_column@@SMARTCOLS_2.25>:
    8f84:	cbz	x0, 8f94 <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8f88:	ldr	w8, [x0]
    8f8c:	add	w8, w8, #0x1
    8f90:	str	w8, [x0]
    8f94:	ret

0000000000008f98 <scols_unref_column@@SMARTCOLS_2.25>:
    8f98:	stp	x29, x30, [sp, #-32]!
    8f9c:	stp	x20, x19, [sp, #16]
    8fa0:	mov	x29, sp
    8fa4:	cbz	x0, 9008 <scols_unref_column@@SMARTCOLS_2.25+0x70>
    8fa8:	ldr	w8, [x0]
    8fac:	mov	x19, x0
    8fb0:	subs	w8, w8, #0x1
    8fb4:	str	w8, [x0]
    8fb8:	b.gt	9008 <scols_unref_column@@SMARTCOLS_2.25+0x70>
    8fbc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    8fc0:	ldr	x8, [x8, #4024]
    8fc4:	ldrb	w8, [x8]
    8fc8:	tbnz	w8, #5, 9014 <scols_unref_column@@SMARTCOLS_2.25+0x7c>
    8fcc:	ldp	x9, x8, [x19, #200]
    8fd0:	add	x0, x19, #0xa8
    8fd4:	str	x8, [x9, #8]
    8fd8:	str	x9, [x8]
    8fdc:	bl	7d60 <scols_reset_cell@plt>
    8fe0:	ldr	x0, [x19, #88]
    8fe4:	bl	7cc0 <free@plt>
    8fe8:	ldr	x0, [x19, #96]
    8fec:	bl	7cc0 <free@plt>
    8ff0:	ldr	x0, [x19, #120]
    8ff4:	bl	7cc0 <free@plt>
    8ff8:	mov	x0, x19
    8ffc:	ldp	x20, x19, [sp, #16]
    9000:	ldp	x29, x30, [sp], #32
    9004:	b	7cc0 <free@plt>
    9008:	ldp	x20, x19, [sp, #16]
    900c:	ldp	x29, x30, [sp], #32
    9010:	ret
    9014:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9018:	ldr	x8, [x8, #4016]
    901c:	ldr	x20, [x8]
    9020:	bl	77c0 <getpid@plt>
    9024:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9028:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    902c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9030:	mov	w2, w0
    9034:	add	x1, x1, #0x84b
    9038:	add	x3, x3, #0x859
    903c:	add	x4, x4, #0x877
    9040:	mov	x0, x20
    9044:	bl	8280 <fprintf@plt>
    9048:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    904c:	add	x1, x1, #0x87b
    9050:	mov	x0, x19
    9054:	bl	8ebc <scols_new_column@@SMARTCOLS_2.25+0x98>
    9058:	b	8fcc <scols_unref_column@@SMARTCOLS_2.25+0x34>

000000000000905c <scols_copy_column@@SMARTCOLS_2.25>:
    905c:	stp	x29, x30, [sp, #-48]!
    9060:	str	x21, [sp, #16]
    9064:	stp	x20, x19, [sp, #32]
    9068:	mov	x29, sp
    906c:	cbz	x0, 90b8 <scols_copy_column@@SMARTCOLS_2.25+0x5c>
    9070:	mov	x20, x0
    9074:	bl	7420 <scols_new_column@plt>
    9078:	mov	x19, x0
    907c:	cbz	x0, 90bc <scols_copy_column@@SMARTCOLS_2.25+0x60>
    9080:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9084:	ldr	x8, [x8, #4024]
    9088:	ldrb	w8, [x8]
    908c:	tbnz	w8, #5, 9118 <scols_copy_column@@SMARTCOLS_2.25+0xbc>
    9090:	ldr	x1, [x20, #88]
    9094:	mov	x0, x19
    9098:	bl	7920 <scols_column_set_color@plt>
    909c:	cbnz	w0, 90b0 <scols_copy_column@@SMARTCOLS_2.25+0x54>
    90a0:	add	x0, x19, #0xa8
    90a4:	add	x1, x20, #0xa8
    90a8:	bl	76a0 <scols_cell_copy_content@plt>
    90ac:	cbz	w0, 90d0 <scols_copy_column@@SMARTCOLS_2.25+0x74>
    90b0:	mov	x0, x19
    90b4:	bl	8200 <scols_unref_column@plt>
    90b8:	mov	x19, xzr
    90bc:	mov	x0, x19
    90c0:	ldp	x20, x19, [sp, #32]
    90c4:	ldr	x21, [sp, #16]
    90c8:	ldp	x29, x30, [sp], #48
    90cc:	ret
    90d0:	ldr	q0, [x20, #16]
    90d4:	ldrb	w9, [x19, #224]
    90d8:	str	q0, [x19, #16]
    90dc:	ldr	q0, [x20, #32]
    90e0:	str	q0, [x19, #32]
    90e4:	ldr	x8, [x20, #56]
    90e8:	str	x8, [x19, #56]
    90ec:	ldr	w8, [x20, #80]
    90f0:	str	w8, [x19, #80]
    90f4:	ldrb	w8, [x20, #224]
    90f8:	bfxil	w9, w8, #0, #1
    90fc:	strb	w9, [x19, #224]
    9100:	ldrb	w8, [x20, #224]
    9104:	and	w9, w9, #0xfffffffd
    9108:	and	w8, w8, #0x2
    910c:	orr	w8, w9, w8
    9110:	strb	w8, [x19, #224]
    9114:	b	90bc <scols_copy_column@@SMARTCOLS_2.25+0x60>
    9118:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    911c:	ldr	x8, [x8, #4016]
    9120:	ldr	x21, [x8]
    9124:	bl	77c0 <getpid@plt>
    9128:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    912c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9130:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9134:	mov	w2, w0
    9138:	add	x1, x1, #0x84b
    913c:	add	x3, x3, #0x859
    9140:	add	x4, x4, #0x877
    9144:	mov	x0, x21
    9148:	bl	8280 <fprintf@plt>
    914c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9150:	add	x1, x1, #0x86b
    9154:	mov	x0, x20
    9158:	bl	8ebc <scols_new_column@@SMARTCOLS_2.25+0x98>
    915c:	b	9090 <scols_copy_column@@SMARTCOLS_2.25+0x34>

0000000000009160 <scols_column_set_color@@SMARTCOLS_2.25>:
    9160:	stp	x29, x30, [sp, #-32]!
    9164:	stp	x20, x19, [sp, #16]
    9168:	mov	x20, x1
    916c:	mov	x19, x0
    9170:	mov	x29, sp
    9174:	cbz	x1, 919c <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    9178:	bl	7c60 <__ctype_b_loc@plt>
    917c:	ldr	x8, [x0]
    9180:	ldrsb	x9, [x20]
    9184:	ldrh	w8, [x8, x9, lsl #1]
    9188:	tbz	w8, #10, 919c <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    918c:	mov	x0, x20
    9190:	bl	14c88 <scols_init_debug@@SMARTCOLS_2.25+0x1de0>
    9194:	mov	x20, x0
    9198:	cbz	x0, 91c8 <scols_column_set_color@@SMARTCOLS_2.25+0x68>
    919c:	cbz	x19, 91c8 <scols_column_set_color@@SMARTCOLS_2.25+0x68>
    91a0:	cbz	x20, 91b4 <scols_column_set_color@@SMARTCOLS_2.25+0x54>
    91a4:	mov	x0, x20
    91a8:	bl	7aa0 <strdup@plt>
    91ac:	mov	x20, x0
    91b0:	cbz	x0, 91d0 <scols_column_set_color@@SMARTCOLS_2.25+0x70>
    91b4:	ldr	x0, [x19, #88]
    91b8:	bl	7cc0 <free@plt>
    91bc:	mov	w0, wzr
    91c0:	str	x20, [x19, #88]
    91c4:	b	91d4 <scols_column_set_color@@SMARTCOLS_2.25+0x74>
    91c8:	mov	w0, #0xffffffea            	// #-22
    91cc:	b	91d4 <scols_column_set_color@@SMARTCOLS_2.25+0x74>
    91d0:	mov	w0, #0xfffffff4            	// #-12
    91d4:	ldp	x20, x19, [sp, #16]
    91d8:	ldp	x29, x30, [sp], #32
    91dc:	ret

00000000000091e0 <scols_column_set_whint@@SMARTCOLS_2.25>:
    91e0:	cbz	x0, 91f4 <scols_column_set_whint@@SMARTCOLS_2.25+0x14>
    91e4:	mov	x8, x0
    91e8:	mov	w0, wzr
    91ec:	str	d0, [x8, #56]
    91f0:	ret
    91f4:	mov	w0, #0xffffffea            	// #-22
    91f8:	ret

00000000000091fc <scols_column_get_whint@@SMARTCOLS_2.25>:
    91fc:	ldr	d0, [x0, #56]
    9200:	ret

0000000000009204 <scols_column_set_flags@@SMARTCOLS_2.25>:
    9204:	cbz	x0, 9244 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    9208:	stp	x29, x30, [sp, #-48]!
    920c:	stp	x20, x19, [sp, #32]
    9210:	ldr	x8, [x0, #216]
    9214:	mov	w19, w1
    9218:	mov	x20, x0
    921c:	str	x21, [sp, #16]
    9220:	mov	x29, sp
    9224:	cbz	x8, 9260 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    9228:	ldr	w9, [x20, #80]
    922c:	and	w9, w9, #0x2
    9230:	tbz	w19, #1, 924c <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    9234:	cbnz	w9, 924c <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    9238:	ldr	x9, [x8, #24]
    923c:	add	x9, x9, #0x1
    9240:	b	925c <scols_column_set_flags@@SMARTCOLS_2.25+0x58>
    9244:	mov	w0, #0xffffffea            	// #-22
    9248:	ret
    924c:	tbnz	w19, #1, 9260 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    9250:	cbz	w9, 9260 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    9254:	ldr	x9, [x8, #24]
    9258:	sub	x9, x9, #0x1
    925c:	str	x9, [x8, #24]
    9260:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9264:	ldr	x8, [x8, #4024]
    9268:	ldrb	w8, [x8]
    926c:	tbnz	w8, #5, 9288 <scols_column_set_flags@@SMARTCOLS_2.25+0x84>
    9270:	str	w19, [x20, #80]
    9274:	ldp	x20, x19, [sp, #32]
    9278:	ldr	x21, [sp, #16]
    927c:	mov	w0, wzr
    9280:	ldp	x29, x30, [sp], #48
    9284:	ret
    9288:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    928c:	ldr	x8, [x8, #4016]
    9290:	ldr	x21, [x8]
    9294:	bl	77c0 <getpid@plt>
    9298:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    929c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    92a0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    92a4:	mov	w2, w0
    92a8:	add	x1, x1, #0x84b
    92ac:	add	x3, x3, #0x859
    92b0:	add	x4, x4, #0x877
    92b4:	mov	x0, x21
    92b8:	bl	8280 <fprintf@plt>
    92bc:	ldr	w2, [x20, #80]
    92c0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    92c4:	add	x1, x1, #0x883
    92c8:	mov	x0, x20
    92cc:	mov	w3, w19
    92d0:	bl	8ebc <scols_new_column@@SMARTCOLS_2.25+0x98>
    92d4:	b	9270 <scols_column_set_flags@@SMARTCOLS_2.25+0x6c>

00000000000092d8 <scols_column_set_json_type@@SMARTCOLS_2.33>:
    92d8:	cbz	x0, 92ec <scols_column_set_json_type@@SMARTCOLS_2.33+0x14>
    92dc:	mov	x8, x0
    92e0:	mov	w0, wzr
    92e4:	str	w1, [x8, #76]
    92e8:	ret
    92ec:	mov	w0, #0xffffffea            	// #-22
    92f0:	ret

00000000000092f4 <scols_column_get_json_type@@SMARTCOLS_2.33>:
    92f4:	cbz	x0, 9300 <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    92f8:	ldr	w0, [x0, #76]
    92fc:	ret
    9300:	mov	w0, #0xffffffea            	// #-22
    9304:	ret

0000000000009308 <scols_column_get_table@@SMARTCOLS_2.29>:
    9308:	ldr	x0, [x0, #216]
    930c:	ret

0000000000009310 <scols_column_get_flags@@SMARTCOLS_2.25>:
    9310:	ldr	w0, [x0, #80]
    9314:	ret

0000000000009318 <scols_column_get_header@@SMARTCOLS_2.25>:
    9318:	add	x0, x0, #0xa8
    931c:	ret

0000000000009320 <scols_column_get_color@@SMARTCOLS_2.25>:
    9320:	ldr	x0, [x0, #88]
    9324:	ret

0000000000009328 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9328:	stp	x29, x30, [sp, #-16]!
    932c:	mov	x0, x1
    9330:	mov	x29, sp
    9334:	cbz	x1, 9348 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    9338:	mov	w1, #0xa                   	// #10
    933c:	bl	7dc0 <strchr@plt>
    9340:	cbz	x0, 9348 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    9344:	strb	wzr, [x0], #1
    9348:	ldp	x29, x30, [sp], #16
    934c:	ret

0000000000009350 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    9350:	stp	x29, x30, [sp, #-48]!
    9354:	str	x21, [sp, #16]
    9358:	stp	x20, x19, [sp, #32]
    935c:	mov	x29, sp
    9360:	cbz	x1, 93b0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x60>
    9364:	ldrb	w8, [x1]
    9368:	mov	x20, x1
    936c:	cbz	w8, 93b0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x60>
    9370:	mov	x19, xzr
    9374:	mov	w1, #0xa                   	// #10
    9378:	mov	x0, x20
    937c:	bl	7dc0 <strchr@plt>
    9380:	cbz	x0, 93b8 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x68>
    9384:	mov	x21, x0
    9388:	sub	x1, x0, x20
    938c:	mov	x0, x20
    9390:	mov	x2, xzr
    9394:	bl	15128 <scols_init_debug@@SMARTCOLS_2.25+0x2280>
    9398:	ldrb	w8, [x21, #1]!
    939c:	cmp	x19, x0
    93a0:	csel	x19, x19, x0, hi  // hi = pmore
    93a4:	mov	x20, x21
    93a8:	cbnz	w8, 9374 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x24>
    93ac:	b	93c8 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x78>
    93b0:	mov	x19, xzr
    93b4:	b	93c8 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x78>
    93b8:	mov	x0, x20
    93bc:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
    93c0:	cmp	x19, x0
    93c4:	csel	x19, x19, x0, hi  // hi = pmore
    93c8:	mov	x0, x19
    93cc:	ldp	x20, x19, [sp, #32]
    93d0:	ldr	x21, [sp, #16]
    93d4:	ldp	x29, x30, [sp], #48
    93d8:	ret

00000000000093dc <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    93dc:	cbz	x0, 93f0 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x14>
    93e0:	mov	x8, x0
    93e4:	mov	w0, wzr
    93e8:	stp	x1, x2, [x8, #128]
    93ec:	ret
    93f0:	mov	w0, #0xffffffea            	// #-22
    93f4:	ret

00000000000093f8 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    93f8:	cbz	x0, 9410 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x18>
    93fc:	mov	x8, x0
    9400:	mov	w0, wzr
    9404:	stp	x1, x2, [x8, #144]
    9408:	str	x3, [x8, #160]
    940c:	ret
    9410:	mov	w0, #0xffffffea            	// #-22
    9414:	ret

0000000000009418 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9418:	stp	x29, x30, [sp, #-32]!
    941c:	stp	x20, x19, [sp, #16]
    9420:	mov	x29, sp
    9424:	cbz	x0, 9448 <scols_column_set_safechars@@SMARTCOLS_2.29+0x30>
    9428:	mov	x19, x0
    942c:	cbz	x1, 9450 <scols_column_set_safechars@@SMARTCOLS_2.29+0x38>
    9430:	mov	x0, x1
    9434:	bl	7aa0 <strdup@plt>
    9438:	mov	x20, x0
    943c:	cbnz	x0, 9454 <scols_column_set_safechars@@SMARTCOLS_2.29+0x3c>
    9440:	mov	w0, #0xfffffff4            	// #-12
    9444:	b	9464 <scols_column_set_safechars@@SMARTCOLS_2.29+0x4c>
    9448:	mov	w0, #0xffffffea            	// #-22
    944c:	b	9464 <scols_column_set_safechars@@SMARTCOLS_2.29+0x4c>
    9450:	mov	x20, xzr
    9454:	ldr	x0, [x19, #96]
    9458:	bl	7cc0 <free@plt>
    945c:	mov	w0, wzr
    9460:	str	x20, [x19, #96]
    9464:	ldp	x20, x19, [sp, #16]
    9468:	ldp	x29, x30, [sp], #32
    946c:	ret

0000000000009470 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    9470:	ldr	x0, [x0, #96]
    9474:	ret

0000000000009478 <scols_column_get_width@@SMARTCOLS_2.29>:
    9478:	ldr	x0, [x0, #16]
    947c:	ret

0000000000009480 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    9480:	ldr	w8, [x0, #80]
    9484:	ubfx	w0, w8, #5, #1
    9488:	ret

000000000000948c <scols_column_is_trunc@@SMARTCOLS_2.25>:
    948c:	ldr	w8, [x0, #80]
    9490:	and	w0, w8, #0x1
    9494:	ret

0000000000009498 <scols_column_is_tree@@SMARTCOLS_2.25>:
    9498:	ldr	w8, [x0, #80]
    949c:	ubfx	w0, w8, #1, #1
    94a0:	ret

00000000000094a4 <scols_column_is_right@@SMARTCOLS_2.25>:
    94a4:	ldr	w8, [x0, #80]
    94a8:	ubfx	w0, w8, #2, #1
    94ac:	ret

00000000000094b0 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    94b0:	ldr	w8, [x0, #80]
    94b4:	ubfx	w0, w8, #3, #1
    94b8:	ret

00000000000094bc <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    94bc:	ldr	w8, [x0, #80]
    94c0:	ubfx	w0, w8, #4, #1
    94c4:	ret

00000000000094c8 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    94c8:	ldr	w8, [x0, #80]
    94cc:	ubfx	w0, w8, #6, #1
    94d0:	ret

00000000000094d4 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    94d4:	ldrb	w8, [x0, #80]
    94d8:	tbz	w8, #6, 94f4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    94dc:	ldr	x8, [x0, #144]
    94e0:	cbz	x8, 94f4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    94e4:	ldr	x8, [x0, #152]
    94e8:	cmp	x8, #0x0
    94ec:	cset	w0, ne  // ne = any
    94f0:	ret
    94f4:	mov	w0, wzr
    94f8:	ret

00000000000094fc <scols_new_line@@SMARTCOLS_2.25>:
    94fc:	stp	x29, x30, [sp, #-32]!
    9500:	mov	w0, #0x1                   	// #1
    9504:	mov	w1, #0x88                  	// #136
    9508:	stp	x20, x19, [sp, #16]
    950c:	mov	x29, sp
    9510:	bl	79e0 <calloc@plt>
    9514:	mov	x19, x0
    9518:	cbz	x0, 9560 <scols_new_line@@SMARTCOLS_2.25+0x64>
    951c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9520:	ldr	x8, [x8, #4024]
    9524:	ldrb	w8, [x8]
    9528:	tbnz	w8, #3, 9570 <scols_new_line@@SMARTCOLS_2.25+0x74>
    952c:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9530:	ldr	q1, [x9, #2224]
    9534:	dup	v0.2d, x19
    9538:	mov	w8, #0x1                   	// #1
    953c:	add	x9, x19, #0x50
    9540:	add	v0.2d, v0.2d, v1.2d
    9544:	add	x10, x19, #0x60
    9548:	str	w8, [x19]
    954c:	mov	v1.16b, v0.16b
    9550:	fmov	x8, d0
    9554:	stp	x9, x9, [x19, #80]
    9558:	st2	{v0.2d, v1.2d}, [x8]
    955c:	stp	x10, x10, [x19, #96]
    9560:	mov	x0, x19
    9564:	ldp	x20, x19, [sp, #16]
    9568:	ldp	x29, x30, [sp], #32
    956c:	ret
    9570:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9574:	ldr	x8, [x8, #4016]
    9578:	ldr	x20, [x8]
    957c:	bl	77c0 <getpid@plt>
    9580:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9584:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9588:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    958c:	mov	w2, w0
    9590:	add	x1, x1, #0x84b
    9594:	add	x3, x3, #0x859
    9598:	add	x4, x4, #0x8c0
    959c:	mov	x0, x20
    95a0:	bl	8280 <fprintf@plt>
    95a4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    95a8:	add	x1, x1, #0x87d
    95ac:	mov	x0, x19
    95b0:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    95b4:	b	952c <scols_new_line@@SMARTCOLS_2.25+0x30>
    95b8:	sub	sp, sp, #0x120
    95bc:	stp	x29, x30, [sp, #240]
    95c0:	add	x29, sp, #0xf0
    95c4:	str	x28, [sp, #256]
    95c8:	stp	x20, x19, [sp, #272]
    95cc:	stp	x2, x3, [x29, #-112]
    95d0:	stp	x4, x5, [x29, #-96]
    95d4:	stp	x6, x7, [x29, #-80]
    95d8:	stp	q1, q2, [sp, #16]
    95dc:	stp	q3, q4, [sp, #48]
    95e0:	str	q0, [sp]
    95e4:	stp	q5, q6, [sp, #80]
    95e8:	str	q7, [sp, #112]
    95ec:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    95f0:	ldr	x20, [x20, #4016]
    95f4:	mov	x19, x1
    95f8:	cbz	x0, 9624 <scols_new_line@@SMARTCOLS_2.25+0x128>
    95fc:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9600:	ldr	x9, [x9, #4024]
    9604:	ldrb	w9, [x9, #3]
    9608:	tbnz	w9, #0, 9624 <scols_new_line@@SMARTCOLS_2.25+0x128>
    960c:	mov	x8, x0
    9610:	ldr	x0, [x20]
    9614:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9618:	add	x1, x1, #0x870
    961c:	mov	x2, x8
    9620:	bl	8280 <fprintf@plt>
    9624:	mov	x8, #0xffffffffffffffd0    	// #-48
    9628:	mov	x10, sp
    962c:	sub	x11, x29, #0x70
    9630:	movk	x8, #0xff80, lsl #32
    9634:	add	x9, x29, #0x30
    9638:	add	x10, x10, #0x80
    963c:	add	x11, x11, #0x30
    9640:	stp	x10, x8, [x29, #-16]
    9644:	stp	x9, x11, [x29, #-32]
    9648:	ldp	q0, q1, [x29, #-32]
    964c:	ldr	x0, [x20]
    9650:	sub	x2, x29, #0x40
    9654:	mov	x1, x19
    9658:	stp	q0, q1, [x29, #-64]
    965c:	bl	8120 <vfprintf@plt>
    9660:	ldr	x1, [x20]
    9664:	mov	w0, #0xa                   	// #10
    9668:	bl	7670 <fputc@plt>
    966c:	ldp	x20, x19, [sp, #272]
    9670:	ldr	x28, [sp, #256]
    9674:	ldp	x29, x30, [sp, #240]
    9678:	add	sp, sp, #0x120
    967c:	ret

0000000000009680 <scols_ref_line@@SMARTCOLS_2.25>:
    9680:	cbz	x0, 9690 <scols_ref_line@@SMARTCOLS_2.25+0x10>
    9684:	ldr	w8, [x0]
    9688:	add	w8, w8, #0x1
    968c:	str	w8, [x0]
    9690:	ret

0000000000009694 <scols_unref_line@@SMARTCOLS_2.25>:
    9694:	stp	x29, x30, [sp, #-32]!
    9698:	stp	x20, x19, [sp, #16]
    969c:	mov	x29, sp
    96a0:	cbz	x0, 9714 <scols_unref_line@@SMARTCOLS_2.25+0x80>
    96a4:	ldr	w8, [x0]
    96a8:	mov	x19, x0
    96ac:	subs	w8, w8, #0x1
    96b0:	str	w8, [x0]
    96b4:	b.gt	9714 <scols_unref_line@@SMARTCOLS_2.25+0x80>
    96b8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    96bc:	ldr	x8, [x8, #4024]
    96c0:	ldrb	w8, [x8]
    96c4:	tbnz	w8, #2, 9720 <scols_unref_line@@SMARTCOLS_2.25+0x8c>
    96c8:	ldp	x9, x8, [x19, #48]
    96cc:	str	x8, [x9, #8]
    96d0:	str	x9, [x8]
    96d4:	ldp	x9, x8, [x19, #80]
    96d8:	str	x8, [x9, #8]
    96dc:	str	x9, [x8]
    96e0:	ldp	x9, x8, [x19, #96]
    96e4:	str	x8, [x9, #8]
    96e8:	str	x9, [x8]
    96ec:	ldr	x0, [x19, #128]
    96f0:	bl	11694 <scols_get_library_version@@SMARTCOLS_2.25+0x183c>
    96f4:	mov	x0, x19
    96f8:	bl	7bd0 <scols_line_free_cells@plt>
    96fc:	ldr	x0, [x19, #24]
    9700:	bl	7cc0 <free@plt>
    9704:	mov	x0, x19
    9708:	ldp	x20, x19, [sp, #16]
    970c:	ldp	x29, x30, [sp], #32
    9710:	b	7cc0 <free@plt>
    9714:	ldp	x20, x19, [sp, #16]
    9718:	ldp	x29, x30, [sp], #32
    971c:	ret
    9720:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9724:	ldr	x8, [x8, #4016]
    9728:	ldr	x20, [x8]
    972c:	bl	77c0 <getpid@plt>
    9730:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9734:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9738:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    973c:	mov	w2, w0
    9740:	add	x1, x1, #0x84b
    9744:	add	x3, x3, #0x859
    9748:	add	x4, x4, #0x866
    974c:	mov	x0, x20
    9750:	bl	8280 <fprintf@plt>
    9754:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9758:	add	x1, x1, #0x87b
    975c:	mov	x0, x19
    9760:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9764:	b	96c8 <scols_unref_line@@SMARTCOLS_2.25+0x34>

0000000000009768 <scols_line_free_cells@@SMARTCOLS_2.25>:
    9768:	stp	x29, x30, [sp, #-48]!
    976c:	stp	x22, x21, [sp, #16]
    9770:	stp	x20, x19, [sp, #32]
    9774:	mov	x29, sp
    9778:	cbz	x0, 97d0 <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    977c:	mov	x21, x0
    9780:	mov	x19, x0
    9784:	ldr	x0, [x21, #32]!
    9788:	cbz	x0, 97d0 <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    978c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9790:	ldr	x8, [x8, #4024]
    9794:	ldrb	w8, [x8]
    9798:	tbnz	w8, #3, 97e0 <scols_line_free_cells@@SMARTCOLS_2.25+0x78>
    979c:	ldr	x8, [x19, #40]
    97a0:	cbz	x8, 97c8 <scols_line_free_cells@@SMARTCOLS_2.25+0x60>
    97a4:	mov	x20, xzr
    97a8:	mov	x22, xzr
    97ac:	add	x0, x0, x20
    97b0:	bl	7d60 <scols_reset_cell@plt>
    97b4:	ldp	x0, x8, [x19, #32]
    97b8:	add	x22, x22, #0x1
    97bc:	add	x20, x20, #0x20
    97c0:	cmp	x22, x8
    97c4:	b.cc	97ac <scols_line_free_cells@@SMARTCOLS_2.25+0x44>  // b.lo, b.ul, b.last
    97c8:	bl	7cc0 <free@plt>
    97cc:	stp	xzr, xzr, [x21]
    97d0:	ldp	x20, x19, [sp, #32]
    97d4:	ldp	x22, x21, [sp, #16]
    97d8:	ldp	x29, x30, [sp], #48
    97dc:	ret
    97e0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    97e4:	ldr	x8, [x8, #4016]
    97e8:	ldr	x20, [x8]
    97ec:	bl	77c0 <getpid@plt>
    97f0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    97f4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    97f8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    97fc:	mov	w2, w0
    9800:	add	x1, x1, #0x84b
    9804:	add	x3, x3, #0x859
    9808:	add	x4, x4, #0x8c0
    980c:	mov	x0, x20
    9810:	bl	8280 <fprintf@plt>
    9814:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9818:	add	x1, x1, #0x8c5
    981c:	mov	x0, x19
    9820:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9824:	ldr	x0, [x19, #32]
    9828:	b	979c <scols_line_free_cells@@SMARTCOLS_2.25+0x34>

000000000000982c <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    982c:	stp	x29, x30, [sp, #-48]!
    9830:	str	x21, [sp, #16]
    9834:	stp	x20, x19, [sp, #32]
    9838:	mov	x29, sp
    983c:	cbz	x0, 98a8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x7c>
    9840:	ldr	x8, [x0, #40]
    9844:	mov	x20, x1
    9848:	mov	x19, x0
    984c:	cmp	x8, x1
    9850:	b.eq	98b8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x8c>  // b.none
    9854:	cbz	x20, 98b0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x84>
    9858:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    985c:	ldr	x8, [x8, #4024]
    9860:	ldrb	w8, [x8]
    9864:	tbnz	w8, #3, 98dc <scols_line_alloc_cells@@SMARTCOLS_2.25+0xb0>
    9868:	ldr	x0, [x19, #32]
    986c:	lsl	x1, x20, #5
    9870:	bl	7a70 <realloc@plt>
    9874:	cbz	x0, 98cc <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa0>
    9878:	ldr	x8, [x19, #40]
    987c:	mov	x21, x0
    9880:	cmp	x8, x20
    9884:	b.cs	989c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x70>  // b.hs, b.nlast
    9888:	add	x0, x21, x8, lsl #5
    988c:	sub	x8, x20, x8
    9890:	lsl	x2, x8, #5
    9894:	mov	w1, wzr
    9898:	bl	7960 <memset@plt>
    989c:	mov	w0, wzr
    98a0:	stp	x21, x20, [x19, #32]
    98a4:	b	98bc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x90>
    98a8:	mov	w0, #0xffffffea            	// #-22
    98ac:	b	98bc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x90>
    98b0:	mov	x0, x19
    98b4:	bl	7bd0 <scols_line_free_cells@plt>
    98b8:	mov	w0, wzr
    98bc:	ldp	x20, x19, [sp, #32]
    98c0:	ldr	x21, [sp, #16]
    98c4:	ldp	x29, x30, [sp], #48
    98c8:	ret
    98cc:	bl	8150 <__errno_location@plt>
    98d0:	ldr	w8, [x0]
    98d4:	neg	w0, w8
    98d8:	b	98bc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x90>
    98dc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    98e0:	ldr	x8, [x8, #4016]
    98e4:	ldr	x21, [x8]
    98e8:	bl	77c0 <getpid@plt>
    98ec:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    98f0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    98f4:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    98f8:	mov	w2, w0
    98fc:	add	x1, x1, #0x84b
    9900:	add	x3, x3, #0x859
    9904:	add	x4, x4, #0x8c0
    9908:	mov	x0, x21
    990c:	bl	8280 <fprintf@plt>
    9910:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9914:	add	x1, x1, #0x8d0
    9918:	mov	x0, x19
    991c:	mov	x2, x20
    9920:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9924:	b	9868 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x3c>
    9928:	sub	sp, sp, #0x50
    992c:	stp	x29, x30, [sp, #32]
    9930:	stp	x22, x21, [sp, #48]
    9934:	stp	x20, x19, [sp, #64]
    9938:	add	x29, sp, #0x20
    993c:	cbz	x0, 9974 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x148>
    9940:	ldr	x8, [x0, #40]
    9944:	mov	x19, x1
    9948:	mov	x20, x0
    994c:	mov	w0, #0xffffffea            	// #-22
    9950:	cmp	x8, x1
    9954:	b.ls	99fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d0>  // b.plast
    9958:	mov	x21, x2
    995c:	cmp	x8, x2
    9960:	b.ls	99fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d0>  // b.plast
    9964:	cmp	x21, x19
    9968:	b.ne	997c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x150>  // b.any
    996c:	mov	w0, wzr
    9970:	b	99fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d0>
    9974:	mov	w0, #0xffffffea            	// #-22
    9978:	b	99fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d0>
    997c:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9980:	ldr	x9, [x9, #4024]
    9984:	ldrb	w9, [x9]
    9988:	tbnz	w9, #3, 9a10 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1e4>
    998c:	ldr	x9, [x20, #32]
    9990:	add	x0, x9, x21, lsl #5
    9994:	ldp	q1, q0, [x0]
    9998:	add	x9, x21, #0x1
    999c:	cmp	x9, x8
    99a0:	stp	q1, q0, [sp]
    99a4:	b.cs	99c0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x194>  // b.hs, b.nlast
    99a8:	mvn	x9, x21
    99ac:	add	x8, x8, x9
    99b0:	add	x1, x0, #0x20
    99b4:	lsl	x2, x8, #5
    99b8:	bl	73a0 <memmove@plt>
    99bc:	ldr	x8, [x20, #40]
    99c0:	add	x9, x19, #0x1
    99c4:	cmp	x9, x8
    99c8:	b.cs	99e8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1bc>  // b.hs, b.nlast
    99cc:	ldr	x9, [x20, #32]
    99d0:	mvn	x10, x19
    99d4:	add	x8, x8, x10
    99d8:	lsl	x2, x8, #5
    99dc:	add	x1, x9, x19, lsl #5
    99e0:	add	x0, x1, #0x20
    99e4:	bl	73a0 <memmove@plt>
    99e8:	ldr	x8, [x20, #32]
    99ec:	ldp	q1, q0, [sp]
    99f0:	mov	w0, wzr
    99f4:	add	x8, x8, x19, lsl #5
    99f8:	stp	q1, q0, [x8]
    99fc:	ldp	x20, x19, [sp, #64]
    9a00:	ldp	x22, x21, [sp, #48]
    9a04:	ldp	x29, x30, [sp, #32]
    9a08:	add	sp, sp, #0x50
    9a0c:	ret
    9a10:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9a14:	ldr	x8, [x8, #4016]
    9a18:	ldr	x22, [x8]
    9a1c:	bl	77c0 <getpid@plt>
    9a20:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9a24:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9a28:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9a2c:	mov	w2, w0
    9a30:	add	x1, x1, #0x84b
    9a34:	add	x3, x3, #0x859
    9a38:	add	x4, x4, #0x8c0
    9a3c:	mov	x0, x22
    9a40:	bl	8280 <fprintf@plt>
    9a44:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9a48:	add	x1, x1, #0x8e0
    9a4c:	mov	x0, x20
    9a50:	mov	x2, x21
    9a54:	mov	x3, x19
    9a58:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9a5c:	ldr	x8, [x20, #40]
    9a60:	b	998c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x160>

0000000000009a64 <scols_line_set_userdata@@SMARTCOLS_2.25>:
    9a64:	cbz	x0, 9a78 <scols_line_set_userdata@@SMARTCOLS_2.25+0x14>
    9a68:	mov	x8, x0
    9a6c:	mov	w0, wzr
    9a70:	str	x1, [x8, #16]
    9a74:	ret
    9a78:	mov	w0, #0xffffffea            	// #-22
    9a7c:	ret

0000000000009a80 <scols_line_get_userdata@@SMARTCOLS_2.25>:
    9a80:	ldr	x0, [x0, #16]
    9a84:	ret

0000000000009a88 <scols_line_remove_child@@SMARTCOLS_2.25>:
    9a88:	stp	x29, x30, [sp, #-48]!
    9a8c:	stp	x20, x19, [sp, #32]
    9a90:	mov	x19, x0
    9a94:	mov	w0, #0xffffffea            	// #-22
    9a98:	str	x21, [sp, #16]
    9a9c:	mov	x29, sp
    9aa0:	cbz	x19, 9af0 <scols_line_remove_child@@SMARTCOLS_2.25+0x68>
    9aa4:	mov	x20, x1
    9aa8:	cbz	x1, 9af0 <scols_line_remove_child@@SMARTCOLS_2.25+0x68>
    9aac:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9ab0:	ldr	x8, [x8, #4024]
    9ab4:	ldrb	w8, [x8]
    9ab8:	tbnz	w8, #3, 9b00 <scols_line_remove_child@@SMARTCOLS_2.25+0x78>
    9abc:	mov	x9, x20
    9ac0:	ldr	x8, [x20, #88]
    9ac4:	ldr	x10, [x9, #80]!
    9ac8:	mov	x0, x20
    9acc:	str	x8, [x10, #8]
    9ad0:	str	x10, [x8]
    9ad4:	str	x9, [x9]
    9ad8:	str	x9, [x20, #88]
    9adc:	str	xzr, [x20, #112]
    9ae0:	bl	7a10 <scols_unref_line@plt>
    9ae4:	mov	x0, x19
    9ae8:	bl	7a10 <scols_unref_line@plt>
    9aec:	mov	w0, wzr
    9af0:	ldp	x20, x19, [sp, #32]
    9af4:	ldr	x21, [sp, #16]
    9af8:	ldp	x29, x30, [sp], #48
    9afc:	ret
    9b00:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9b04:	ldr	x8, [x8, #4016]
    9b08:	ldr	x21, [x8]
    9b0c:	bl	77c0 <getpid@plt>
    9b10:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9b14:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9b18:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9b1c:	mov	w2, w0
    9b20:	add	x1, x1, #0x84b
    9b24:	add	x3, x3, #0x859
    9b28:	add	x4, x4, #0x8c0
    9b2c:	mov	x0, x21
    9b30:	bl	8280 <fprintf@plt>
    9b34:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9b38:	add	x1, x1, #0x8fe
    9b3c:	mov	x0, x19
    9b40:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9b44:	b	9abc <scols_line_remove_child@@SMARTCOLS_2.25+0x34>

0000000000009b48 <scols_line_add_child@@SMARTCOLS_2.25>:
    9b48:	stp	x29, x30, [sp, #-48]!
    9b4c:	stp	x20, x19, [sp, #32]
    9b50:	mov	x20, x0
    9b54:	mov	w0, #0xffffffea            	// #-22
    9b58:	str	x21, [sp, #16]
    9b5c:	mov	x29, sp
    9b60:	cbz	x20, 9bc4 <scols_line_add_child@@SMARTCOLS_2.25+0x7c>
    9b64:	mov	x19, x1
    9b68:	cbz	x1, 9bc4 <scols_line_add_child@@SMARTCOLS_2.25+0x7c>
    9b6c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9b70:	ldr	x8, [x8, #4024]
    9b74:	ldrb	w8, [x8]
    9b78:	tbnz	w8, #3, 9bd4 <scols_line_add_child@@SMARTCOLS_2.25+0x8c>
    9b7c:	ldr	w8, [x19]
    9b80:	add	w8, w8, #0x1
    9b84:	str	w8, [x19]
    9b88:	ldr	w8, [x20]
    9b8c:	add	w8, w8, #0x1
    9b90:	str	w8, [x20]
    9b94:	ldr	x0, [x19, #112]
    9b98:	cbz	x0, 9ba4 <scols_line_add_child@@SMARTCOLS_2.25+0x5c>
    9b9c:	mov	x1, x19
    9ba0:	bl	7e00 <scols_line_remove_child@plt>
    9ba4:	ldr	x9, [x20, #72]
    9ba8:	mov	w0, wzr
    9bac:	add	x8, x19, #0x50
    9bb0:	add	x10, x20, #0x40
    9bb4:	str	x8, [x20, #72]
    9bb8:	stp	x10, x9, [x19, #80]
    9bbc:	str	x8, [x9]
    9bc0:	str	x20, [x19, #112]
    9bc4:	ldp	x20, x19, [sp, #32]
    9bc8:	ldr	x21, [sp, #16]
    9bcc:	ldp	x29, x30, [sp], #48
    9bd0:	ret
    9bd4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9bd8:	ldr	x8, [x8, #4016]
    9bdc:	ldr	x21, [x8]
    9be0:	bl	77c0 <getpid@plt>
    9be4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9be8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9bec:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9bf0:	mov	w2, w0
    9bf4:	add	x1, x1, #0x84b
    9bf8:	add	x3, x3, #0x859
    9bfc:	add	x4, x4, #0x8c0
    9c00:	mov	x0, x21
    9c04:	bl	8280 <fprintf@plt>
    9c08:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9c0c:	add	x1, x1, #0x90b
    9c10:	mov	x0, x20
    9c14:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9c18:	b	9b7c <scols_line_add_child@@SMARTCOLS_2.25+0x34>

0000000000009c1c <scols_line_get_parent@@SMARTCOLS_2.25>:
    9c1c:	cbz	x0, 9c24 <scols_line_get_parent@@SMARTCOLS_2.25+0x8>
    9c20:	ldr	x0, [x0, #112]
    9c24:	ret

0000000000009c28 <scols_line_has_children@@SMARTCOLS_2.25>:
    9c28:	cbz	x0, 9c38 <scols_line_has_children@@SMARTCOLS_2.25+0x10>
    9c2c:	ldr	x8, [x0, #64]!
    9c30:	cmp	x8, x0
    9c34:	cset	w0, ne  // ne = any
    9c38:	ret

0000000000009c3c <scols_line_next_child@@SMARTCOLS_2.25>:
    9c3c:	mov	x8, x0
    9c40:	mov	w0, #0xffffffea            	// #-22
    9c44:	cbz	x8, 9cb0 <scols_line_next_child@@SMARTCOLS_2.25+0x74>
    9c48:	cbz	x1, 9cb0 <scols_line_next_child@@SMARTCOLS_2.25+0x74>
    9c4c:	cbz	x2, 9cb0 <scols_line_next_child@@SMARTCOLS_2.25+0x74>
    9c50:	str	xzr, [x2]
    9c54:	ldr	x9, [x1, #8]
    9c58:	cbz	x9, 9c64 <scols_line_next_child@@SMARTCOLS_2.25+0x28>
    9c5c:	ldr	x8, [x1]
    9c60:	b	9c80 <scols_line_next_child@@SMARTCOLS_2.25+0x44>
    9c64:	ldr	w10, [x1, #16]
    9c68:	add	x9, x8, #0x40
    9c6c:	add	x8, x8, #0x48
    9c70:	cmp	w10, #0x0
    9c74:	csel	x8, x9, x8, eq  // eq = none
    9c78:	ldr	x8, [x8]
    9c7c:	stp	x8, x9, [x1]
    9c80:	cmp	x8, x9
    9c84:	b.eq	9cb4 <scols_line_next_child@@SMARTCOLS_2.25+0x78>  // b.none
    9c88:	sub	x8, x8, #0x50
    9c8c:	str	x8, [x2]
    9c90:	ldr	x8, [x1]
    9c94:	ldr	w9, [x1, #16]
    9c98:	mov	w0, wzr
    9c9c:	add	x10, x8, #0x8
    9ca0:	cmp	w9, #0x0
    9ca4:	csel	x8, x8, x10, eq  // eq = none
    9ca8:	ldr	x8, [x8]
    9cac:	str	x8, [x1]
    9cb0:	ret
    9cb4:	mov	w0, #0x1                   	// #1
    9cb8:	ret
    9cbc:	mov	x8, x0
    9cc0:	mov	w0, #0xffffffea            	// #-22
    9cc4:	cbz	x8, 9d44 <scols_line_next_child@@SMARTCOLS_2.25+0x108>
    9cc8:	cbz	x1, 9d44 <scols_line_next_child@@SMARTCOLS_2.25+0x108>
    9ccc:	cbz	x2, 9d44 <scols_line_next_child@@SMARTCOLS_2.25+0x108>
    9cd0:	ldr	x9, [x8, #128]
    9cd4:	cbz	x9, 9cec <scols_line_next_child@@SMARTCOLS_2.25+0xb0>
    9cd8:	str	xzr, [x2]
    9cdc:	ldr	x9, [x1, #8]
    9ce0:	cbz	x9, 9cf4 <scols_line_next_child@@SMARTCOLS_2.25+0xb8>
    9ce4:	ldr	x8, [x1]
    9ce8:	b	9d14 <scols_line_next_child@@SMARTCOLS_2.25+0xd8>
    9cec:	mov	w0, #0xffffffea            	// #-22
    9cf0:	ret
    9cf4:	ldr	x8, [x8, #128]
    9cf8:	ldr	w10, [x1, #16]
    9cfc:	add	x9, x8, #0x20
    9d00:	add	x8, x8, #0x28
    9d04:	cmp	w10, #0x0
    9d08:	csel	x8, x9, x8, eq  // eq = none
    9d0c:	ldr	x8, [x8]
    9d10:	stp	x8, x9, [x1]
    9d14:	cmp	x8, x9
    9d18:	b.eq	9d48 <scols_line_next_child@@SMARTCOLS_2.25+0x10c>  // b.none
    9d1c:	sub	x8, x8, #0x50
    9d20:	str	x8, [x2]
    9d24:	ldr	x8, [x1]
    9d28:	ldr	w9, [x1, #16]
    9d2c:	mov	w0, wzr
    9d30:	add	x10, x8, #0x8
    9d34:	cmp	w9, #0x0
    9d38:	csel	x8, x8, x10, eq  // eq = none
    9d3c:	ldr	x8, [x8]
    9d40:	str	x8, [x1]
    9d44:	ret
    9d48:	mov	w0, #0x1                   	// #1
    9d4c:	ret

0000000000009d50 <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9d50:	cbz	x1, 9d64 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x14>
    9d54:	cmp	x1, x0
    9d58:	b.eq	9d6c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x1c>  // b.none
    9d5c:	ldr	x1, [x1, #112]
    9d60:	cbnz	x1, 9d54 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x4>
    9d64:	mov	w0, wzr
    9d68:	ret
    9d6c:	mov	w0, #0x1                   	// #1
    9d70:	ret

0000000000009d74 <scols_line_set_color@@SMARTCOLS_2.25>:
    9d74:	stp	x29, x30, [sp, #-32]!
    9d78:	stp	x20, x19, [sp, #16]
    9d7c:	mov	x20, x1
    9d80:	mov	x19, x0
    9d84:	mov	x29, sp
    9d88:	cbz	x1, 9db0 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9d8c:	bl	7c60 <__ctype_b_loc@plt>
    9d90:	ldr	x8, [x0]
    9d94:	ldrsb	x9, [x20]
    9d98:	ldrh	w8, [x8, x9, lsl #1]
    9d9c:	tbz	w8, #3, 9db0 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9da0:	mov	x0, x20
    9da4:	bl	14c88 <scols_init_debug@@SMARTCOLS_2.25+0x1de0>
    9da8:	mov	x20, x0
    9dac:	cbz	x0, 9ddc <scols_line_set_color@@SMARTCOLS_2.25+0x68>
    9db0:	cbz	x19, 9ddc <scols_line_set_color@@SMARTCOLS_2.25+0x68>
    9db4:	cbz	x20, 9dc8 <scols_line_set_color@@SMARTCOLS_2.25+0x54>
    9db8:	mov	x0, x20
    9dbc:	bl	7aa0 <strdup@plt>
    9dc0:	mov	x20, x0
    9dc4:	cbz	x0, 9de4 <scols_line_set_color@@SMARTCOLS_2.25+0x70>
    9dc8:	ldr	x0, [x19, #24]
    9dcc:	bl	7cc0 <free@plt>
    9dd0:	mov	w0, wzr
    9dd4:	str	x20, [x19, #24]
    9dd8:	b	9de8 <scols_line_set_color@@SMARTCOLS_2.25+0x74>
    9ddc:	mov	w0, #0xffffffea            	// #-22
    9de0:	b	9de8 <scols_line_set_color@@SMARTCOLS_2.25+0x74>
    9de4:	mov	w0, #0xfffffff4            	// #-12
    9de8:	ldp	x20, x19, [sp, #16]
    9dec:	ldp	x29, x30, [sp], #32
    9df0:	ret

0000000000009df4 <scols_line_get_color@@SMARTCOLS_2.25>:
    9df4:	ldr	x0, [x0, #24]
    9df8:	ret

0000000000009dfc <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9dfc:	ldr	x0, [x0, #40]
    9e00:	ret

0000000000009e04 <scols_line_get_cell@@SMARTCOLS_2.25>:
    9e04:	cbz	x0, 9e1c <scols_line_get_cell@@SMARTCOLS_2.25+0x18>
    9e08:	ldr	x8, [x0, #40]
    9e0c:	cmp	x8, x1
    9e10:	b.ls	9e20 <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9e14:	ldr	x8, [x0, #32]
    9e18:	add	x0, x8, x1, lsl #5
    9e1c:	ret
    9e20:	mov	x0, xzr
    9e24:	ret

0000000000009e28 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9e28:	mov	x8, x0
    9e2c:	mov	x0, xzr
    9e30:	cbz	x8, 9e50 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9e34:	cbz	x1, 9e50 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9e38:	ldr	x9, [x1, #8]
    9e3c:	ldr	x10, [x8, #40]
    9e40:	cmp	x10, x9
    9e44:	b.ls	9e54 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x2c>  // b.plast
    9e48:	ldr	x8, [x8, #32]
    9e4c:	add	x0, x8, x9, lsl #5
    9e50:	ret
    9e54:	mov	x0, xzr
    9e58:	ret

0000000000009e5c <scols_line_set_data@@SMARTCOLS_2.25>:
    9e5c:	cbz	x0, 9e80 <scols_line_set_data@@SMARTCOLS_2.25+0x24>
    9e60:	ldr	x8, [x0, #40]
    9e64:	cmp	x8, x1
    9e68:	b.ls	9e80 <scols_line_set_data@@SMARTCOLS_2.25+0x24>  // b.plast
    9e6c:	ldr	x8, [x0, #32]
    9e70:	cbz	x8, 9e80 <scols_line_set_data@@SMARTCOLS_2.25+0x24>
    9e74:	add	x0, x8, x1, lsl #5
    9e78:	mov	x1, x2
    9e7c:	b	7a80 <scols_cell_set_data@plt>
    9e80:	mov	w0, #0xffffffea            	// #-22
    9e84:	ret

0000000000009e88 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9e88:	cbz	x0, 9eb0 <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>
    9e8c:	ldr	x8, [x1, #8]
    9e90:	ldr	x9, [x0, #40]
    9e94:	cmp	x9, x8
    9e98:	b.ls	9eb0 <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>  // b.plast
    9e9c:	ldr	x9, [x0, #32]
    9ea0:	cbz	x9, 9eb0 <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>
    9ea4:	add	x0, x9, x8, lsl #5
    9ea8:	mov	x1, x2
    9eac:	b	7a80 <scols_cell_set_data@plt>
    9eb0:	mov	w0, #0xffffffea            	// #-22
    9eb4:	ret

0000000000009eb8 <scols_line_refer_data@@SMARTCOLS_2.25>:
    9eb8:	cbz	x0, 9edc <scols_line_refer_data@@SMARTCOLS_2.25+0x24>
    9ebc:	ldr	x8, [x0, #40]
    9ec0:	cmp	x8, x1
    9ec4:	b.ls	9edc <scols_line_refer_data@@SMARTCOLS_2.25+0x24>  // b.plast
    9ec8:	ldr	x8, [x0, #32]
    9ecc:	cbz	x8, 9edc <scols_line_refer_data@@SMARTCOLS_2.25+0x24>
    9ed0:	add	x0, x8, x1, lsl #5
    9ed4:	mov	x1, x2
    9ed8:	b	79a0 <scols_cell_refer_data@plt>
    9edc:	mov	w0, #0xffffffea            	// #-22
    9ee0:	ret

0000000000009ee4 <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9ee4:	cbz	x0, 9f0c <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>
    9ee8:	ldr	x8, [x1, #8]
    9eec:	ldr	x9, [x0, #40]
    9ef0:	cmp	x9, x8
    9ef4:	b.ls	9f0c <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>  // b.plast
    9ef8:	ldr	x9, [x0, #32]
    9efc:	cbz	x9, 9f0c <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>
    9f00:	add	x0, x9, x8, lsl #5
    9f04:	mov	x1, x2
    9f08:	b	79a0 <scols_cell_refer_data@plt>
    9f0c:	mov	w0, #0xffffffea            	// #-22
    9f10:	ret

0000000000009f14 <scols_copy_line@@SMARTCOLS_2.25>:
    9f14:	stp	x29, x30, [sp, #-48]!
    9f18:	stp	x22, x21, [sp, #16]
    9f1c:	stp	x20, x19, [sp, #32]
    9f20:	mov	x29, sp
    9f24:	cbz	x0, 9f60 <scols_copy_line@@SMARTCOLS_2.25+0x4c>
    9f28:	mov	x20, x0
    9f2c:	bl	75a0 <scols_new_line@plt>
    9f30:	mov	x19, x0
    9f34:	cbz	x0, 9f64 <scols_copy_line@@SMARTCOLS_2.25+0x50>
    9f38:	ldr	x1, [x20, #24]
    9f3c:	mov	x0, x19
    9f40:	bl	8080 <scols_line_set_color@plt>
    9f44:	cbnz	w0, 9f58 <scols_copy_line@@SMARTCOLS_2.25+0x44>
    9f48:	ldr	x1, [x20, #40]
    9f4c:	mov	x0, x19
    9f50:	bl	7780 <scols_line_alloc_cells@plt>
    9f54:	cbz	w0, 9f78 <scols_copy_line@@SMARTCOLS_2.25+0x64>
    9f58:	mov	x0, x19
    9f5c:	bl	7a10 <scols_unref_line@plt>
    9f60:	mov	x19, xzr
    9f64:	mov	x0, x19
    9f68:	ldp	x20, x19, [sp, #32]
    9f6c:	ldp	x22, x21, [sp, #16]
    9f70:	ldp	x29, x30, [sp], #48
    9f74:	ret
    9f78:	ldr	x8, [x20, #40]
    9f7c:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9f80:	str	x8, [x19, #40]
    9f84:	ldur	q0, [x20, #8]
    9f88:	stur	q0, [x19, #8]
    9f8c:	ldr	x9, [x9, #4024]
    9f90:	ldrb	w9, [x9]
    9f94:	tbnz	w9, #3, 9fd4 <scols_copy_line@@SMARTCOLS_2.25+0xc0>
    9f98:	cbz	x8, 9f64 <scols_copy_line@@SMARTCOLS_2.25+0x50>
    9f9c:	mov	x21, xzr
    9fa0:	mov	x22, xzr
    9fa4:	ldr	x8, [x19, #32]
    9fa8:	ldr	x9, [x20, #32]
    9fac:	add	x0, x8, x21
    9fb0:	add	x1, x9, x21
    9fb4:	bl	76a0 <scols_cell_copy_content@plt>
    9fb8:	cbnz	w0, 9f58 <scols_copy_line@@SMARTCOLS_2.25+0x44>
    9fbc:	ldr	x8, [x19, #40]
    9fc0:	add	x22, x22, #0x1
    9fc4:	add	x21, x21, #0x20
    9fc8:	cmp	x22, x8
    9fcc:	b.cc	9fa4 <scols_copy_line@@SMARTCOLS_2.25+0x90>  // b.lo, b.ul, b.last
    9fd0:	b	9f64 <scols_copy_line@@SMARTCOLS_2.25+0x50>
    9fd4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    9fd8:	ldr	x8, [x8, #4016]
    9fdc:	ldr	x21, [x8]
    9fe0:	bl	77c0 <getpid@plt>
    9fe4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9fe8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9fec:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    9ff0:	mov	w2, w0
    9ff4:	add	x1, x1, #0x84b
    9ff8:	add	x3, x3, #0x859
    9ffc:	add	x4, x4, #0x8c0
    a000:	mov	x0, x21
    a004:	bl	8280 <fprintf@plt>
    a008:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a00c:	add	x1, x1, #0x86b
    a010:	mov	x0, x20
    a014:	bl	95b8 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    a018:	ldr	x8, [x19, #40]
    a01c:	cbnz	x8, 9f9c <scols_copy_line@@SMARTCOLS_2.25+0x88>
    a020:	b	9f64 <scols_copy_line@@SMARTCOLS_2.25+0x50>

000000000000a024 <scols_new_table@@SMARTCOLS_2.25>:
    a024:	stp	x29, x30, [sp, #-48]!
    a028:	mov	w0, #0x1                   	// #1
    a02c:	mov	w1, #0x100                 	// #256
    a030:	str	x21, [sp, #16]
    a034:	stp	x20, x19, [sp, #32]
    a038:	mov	x29, sp
    a03c:	mov	w20, #0x1                   	// #1
    a040:	bl	79e0 <calloc@plt>
    a044:	mov	x19, x0
    a048:	cbz	x0, a108 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a04c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a050:	ldr	x8, [x8, #4032]
    a054:	add	x0, x29, #0x1c
    a058:	add	x1, x29, #0x18
    a05c:	str	w20, [x19]
    a060:	ldr	x8, [x8]
    a064:	str	x8, [x19, #72]
    a068:	bl	19d04 <scols_init_debug@@SMARTCOLS_2.25+0x6e5c>
    a06c:	adrp	x10, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a070:	ldr	q0, [x10, #2336]
    a074:	ldp	w10, w8, [x29, #24]
    a078:	mov	w9, #0x50                  	// #80
    a07c:	dup	v1.2d, x19
    a080:	add	v0.2d, v1.2d, v0.2d
    a084:	cmp	w8, #0x0
    a088:	csel	w8, w8, w9, gt
    a08c:	mov	w9, #0x18                  	// #24
    a090:	cmp	w10, #0x0
    a094:	csel	w9, w10, w9, gt
    a098:	sxtw	x8, w8
    a09c:	mov	v1.16b, v0.16b
    a0a0:	fmov	x10, d0
    a0a4:	sxtw	x9, w9
    a0a8:	stp	x8, x9, [x19, #40]
    a0ac:	st2	{v0.2d, v1.2d}, [x10]
    a0b0:	adrp	x21, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a0b4:	ldr	x21, [x21, #4024]
    a0b8:	add	x9, x19, #0x80
    a0bc:	stp	x9, x9, [x19, #128]
    a0c0:	ldr	w8, [x21]
    a0c4:	tbnz	w8, #4, a11c <scols_new_table@@SMARTCOLS_2.25+0xf8>
    a0c8:	tbz	w8, #1, a108 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a0cc:	cbz	w8, a1c0 <scols_new_table@@SMARTCOLS_2.25+0x19c>
    a0d0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a0d4:	add	x0, x0, #0xc3c
    a0d8:	bl	8180 <getenv@plt>
    a0dc:	cbz	x0, a108 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a0e0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    a0e4:	add	x1, x1, #0x941
    a0e8:	mov	x20, x0
    a0ec:	bl	7c30 <strcmp@plt>
    a0f0:	cbz	w0, a16c <scols_new_table@@SMARTCOLS_2.25+0x148>
    a0f4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    a0f8:	add	x1, x1, #0x37d
    a0fc:	mov	x0, x20
    a100:	bl	7c30 <strcmp@plt>
    a104:	cbz	w0, a16c <scols_new_table@@SMARTCOLS_2.25+0x148>
    a108:	mov	x0, x19
    a10c:	ldp	x20, x19, [sp, #32]
    a110:	ldr	x21, [sp, #16]
    a114:	ldp	x29, x30, [sp], #48
    a118:	ret
    a11c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a120:	ldr	x8, [x8, #4016]
    a124:	ldr	x20, [x8]
    a128:	bl	77c0 <getpid@plt>
    a12c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a130:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a134:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a138:	mov	w2, w0
    a13c:	add	x1, x1, #0x84b
    a140:	add	x3, x3, #0x859
    a144:	add	x4, x4, #0x930
    a148:	mov	x0, x20
    a14c:	bl	8280 <fprintf@plt>
    a150:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a154:	add	x1, x1, #0x87d
    a158:	mov	x0, x19
    a15c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a160:	ldr	w8, [x21]
    a164:	tbnz	w8, #1, a0cc <scols_new_table@@SMARTCOLS_2.25+0xa8>
    a168:	b	a108 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a16c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a170:	ldr	x8, [x8, #4016]
    a174:	ldr	x20, [x8]
    a178:	bl	77c0 <getpid@plt>
    a17c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a180:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a184:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a188:	mov	w2, w0
    a18c:	add	x1, x1, #0x84b
    a190:	add	x3, x3, #0x859
    a194:	add	x4, x4, #0xc57
    a198:	mov	x0, x20
    a19c:	bl	8280 <fprintf@plt>
    a1a0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a1a4:	add	x1, x1, #0xc5c
    a1a8:	mov	x0, x19
    a1ac:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a1b0:	ldrh	w8, [x19, #248]
    a1b4:	orr	w8, w8, #0x8
    a1b8:	strh	w8, [x19, #248]
    a1bc:	b	a108 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a1c0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a1c4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a1c8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a1cc:	add	x0, x0, #0xbf2
    a1d0:	add	x1, x1, #0x9b8
    a1d4:	add	x3, x3, #0xc0a
    a1d8:	mov	w2, #0x35                  	// #53
    a1dc:	bl	8140 <__assert_fail@plt>
    a1e0:	sub	sp, sp, #0x120
    a1e4:	stp	x29, x30, [sp, #240]
    a1e8:	add	x29, sp, #0xf0
    a1ec:	str	x28, [sp, #256]
    a1f0:	stp	x20, x19, [sp, #272]
    a1f4:	stp	x2, x3, [x29, #-112]
    a1f8:	stp	x4, x5, [x29, #-96]
    a1fc:	stp	x6, x7, [x29, #-80]
    a200:	stp	q1, q2, [sp, #16]
    a204:	stp	q3, q4, [sp, #48]
    a208:	str	q0, [sp]
    a20c:	stp	q5, q6, [sp, #80]
    a210:	str	q7, [sp, #112]
    a214:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a218:	ldr	x20, [x20, #4016]
    a21c:	mov	x19, x1
    a220:	cbz	x0, a24c <scols_new_table@@SMARTCOLS_2.25+0x228>
    a224:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a228:	ldr	x9, [x9, #4024]
    a22c:	ldrb	w9, [x9, #3]
    a230:	tbnz	w9, #0, a24c <scols_new_table@@SMARTCOLS_2.25+0x228>
    a234:	mov	x8, x0
    a238:	ldr	x0, [x20]
    a23c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a240:	add	x1, x1, #0x870
    a244:	mov	x2, x8
    a248:	bl	8280 <fprintf@plt>
    a24c:	mov	x8, #0xffffffffffffffd0    	// #-48
    a250:	mov	x10, sp
    a254:	sub	x11, x29, #0x70
    a258:	movk	x8, #0xff80, lsl #32
    a25c:	add	x9, x29, #0x30
    a260:	add	x10, x10, #0x80
    a264:	add	x11, x11, #0x30
    a268:	stp	x10, x8, [x29, #-16]
    a26c:	stp	x9, x11, [x29, #-32]
    a270:	ldp	q0, q1, [x29, #-32]
    a274:	ldr	x0, [x20]
    a278:	sub	x2, x29, #0x40
    a27c:	mov	x1, x19
    a280:	stp	q0, q1, [x29, #-64]
    a284:	bl	8120 <vfprintf@plt>
    a288:	ldr	x1, [x20]
    a28c:	mov	w0, #0xa                   	// #10
    a290:	bl	7670 <fputc@plt>
    a294:	ldp	x20, x19, [sp, #272]
    a298:	ldr	x28, [sp, #256]
    a29c:	ldp	x29, x30, [sp, #240]
    a2a0:	add	sp, sp, #0x120
    a2a4:	ret

000000000000a2a8 <scols_ref_table@@SMARTCOLS_2.25>:
    a2a8:	cbz	x0, a2b8 <scols_ref_table@@SMARTCOLS_2.25+0x10>
    a2ac:	ldr	w8, [x0]
    a2b0:	add	w8, w8, #0x1
    a2b4:	str	w8, [x0]
    a2b8:	ret

000000000000a2bc <scols_unref_table@@SMARTCOLS_2.25>:
    a2bc:	stp	x29, x30, [sp, #-48]!
    a2c0:	stp	x22, x21, [sp, #16]
    a2c4:	stp	x20, x19, [sp, #32]
    a2c8:	mov	x29, sp
    a2cc:	cbz	x0, a378 <scols_unref_table@@SMARTCOLS_2.25+0xbc>
    a2d0:	ldr	w8, [x0]
    a2d4:	mov	x19, x0
    a2d8:	subs	w8, w8, #0x1
    a2dc:	str	w8, [x0]
    a2e0:	b.gt	a378 <scols_unref_table@@SMARTCOLS_2.25+0xbc>
    a2e4:	adrp	x21, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a2e8:	ldr	x21, [x21, #4024]
    a2ec:	ldrb	w8, [x21]
    a2f0:	tbnz	w8, #4, a388 <scols_unref_table@@SMARTCOLS_2.25+0xcc>
    a2f4:	mov	x22, x19
    a2f8:	ldr	x8, [x22, #128]!
    a2fc:	cmp	x8, x22
    a300:	b.eq	a328 <scols_unref_table@@SMARTCOLS_2.25+0x6c>  // b.none
    a304:	sub	x20, x8, #0x30
    a308:	mov	x0, x20
    a30c:	bl	113cc <scols_get_library_version@@SMARTCOLS_2.25+0x1574>
    a310:	mov	x0, x20
    a314:	bl	11590 <scols_get_library_version@@SMARTCOLS_2.25+0x1738>
    a318:	mov	x0, x20
    a31c:	bl	11694 <scols_get_library_version@@SMARTCOLS_2.25+0x183c>
    a320:	ldr	x8, [x22]
    a324:	b	a2fc <scols_unref_table@@SMARTCOLS_2.25+0x40>
    a328:	mov	x0, x19
    a32c:	bl	7f30 <scols_table_remove_lines@plt>
    a330:	mov	x0, x19
    a334:	bl	7c00 <scols_table_remove_columns@plt>
    a338:	ldr	x0, [x19, #176]
    a33c:	bl	74b0 <scols_unref_symbols@plt>
    a340:	add	x0, x19, #0xb8
    a344:	bl	7d60 <scols_reset_cell@plt>
    a348:	ldr	x0, [x19, #144]
    a34c:	bl	7cc0 <free@plt>
    a350:	ldr	x0, [x19, #88]
    a354:	bl	7cc0 <free@plt>
    a358:	ldr	x0, [x19, #80]
    a35c:	bl	7cc0 <free@plt>
    a360:	ldr	x0, [x19, #8]
    a364:	bl	7cc0 <free@plt>
    a368:	mov	x0, x19
    a36c:	bl	7cc0 <free@plt>
    a370:	ldrb	w8, [x21]
    a374:	tbnz	w8, #4, a3d0 <scols_unref_table@@SMARTCOLS_2.25+0x114>
    a378:	ldp	x20, x19, [sp, #32]
    a37c:	ldp	x22, x21, [sp, #16]
    a380:	ldp	x29, x30, [sp], #48
    a384:	ret
    a388:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a38c:	ldr	x8, [x8, #4016]
    a390:	ldr	x20, [x8]
    a394:	bl	77c0 <getpid@plt>
    a398:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a39c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a3a0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a3a4:	mov	w2, w0
    a3a8:	add	x1, x1, #0x84b
    a3ac:	add	x3, x3, #0x859
    a3b0:	add	x4, x4, #0x930
    a3b4:	mov	x0, x20
    a3b8:	bl	8280 <fprintf@plt>
    a3bc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a3c0:	add	x1, x1, #0x934
    a3c4:	mov	x0, x19
    a3c8:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a3cc:	b	a2f4 <scols_unref_table@@SMARTCOLS_2.25+0x38>
    a3d0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a3d4:	ldr	x8, [x8, #4016]
    a3d8:	ldr	x19, [x8]
    a3dc:	bl	77c0 <getpid@plt>
    a3e0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a3e4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a3e8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a3ec:	mov	w2, w0
    a3f0:	add	x1, x1, #0x84b
    a3f4:	add	x3, x3, #0x859
    a3f8:	add	x4, x4, #0x930
    a3fc:	mov	x0, x19
    a400:	bl	8280 <fprintf@plt>
    a404:	ldp	x20, x19, [sp, #32]
    a408:	ldp	x22, x21, [sp, #16]
    a40c:	ldp	x29, x30, [sp], #48
    a410:	b	a584 <scols_table_remove_columns@@SMARTCOLS_2.25+0xb8>

000000000000a414 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    a414:	stp	x29, x30, [sp, #-48]!
    a418:	str	x21, [sp, #16]
    a41c:	stp	x20, x19, [sp, #32]
    a420:	mov	x29, sp
    a424:	cbz	x0, a474 <scols_table_remove_lines@@SMARTCOLS_2.25+0x60>
    a428:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a42c:	ldr	x8, [x8, #4024]
    a430:	mov	x19, x0
    a434:	ldrb	w8, [x8]
    a438:	tbnz	w8, #4, a484 <scols_table_remove_lines@@SMARTCOLS_2.25+0x70>
    a43c:	mov	x21, x19
    a440:	ldr	x8, [x21, #112]!
    a444:	cmp	x8, x21
    a448:	b.eq	a474 <scols_table_remove_lines@@SMARTCOLS_2.25+0x60>  // b.none
    a44c:	ldr	x0, [x8, #64]
    a450:	sub	x20, x8, #0x30
    a454:	cbz	x0, a460 <scols_table_remove_lines@@SMARTCOLS_2.25+0x4c>
    a458:	mov	x1, x20
    a45c:	bl	7e00 <scols_line_remove_child@plt>
    a460:	mov	x0, x19
    a464:	mov	x1, x20
    a468:	bl	7410 <scols_table_remove_line@plt>
    a46c:	ldr	x8, [x19, #112]
    a470:	b	a444 <scols_table_remove_lines@@SMARTCOLS_2.25+0x30>
    a474:	ldp	x20, x19, [sp, #32]
    a478:	ldr	x21, [sp, #16]
    a47c:	ldp	x29, x30, [sp], #48
    a480:	ret
    a484:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a488:	ldr	x8, [x8, #4016]
    a48c:	ldr	x20, [x8]
    a490:	bl	77c0 <getpid@plt>
    a494:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a498:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a49c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a4a0:	mov	w2, w0
    a4a4:	add	x1, x1, #0x84b
    a4a8:	add	x3, x3, #0x859
    a4ac:	add	x4, x4, #0x930
    a4b0:	mov	x0, x20
    a4b4:	bl	8280 <fprintf@plt>
    a4b8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a4bc:	add	x1, x1, #0xa58
    a4c0:	mov	x0, x19
    a4c4:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a4c8:	b	a43c <scols_table_remove_lines@@SMARTCOLS_2.25+0x28>

000000000000a4cc <scols_table_remove_columns@@SMARTCOLS_2.25>:
    a4cc:	stp	x29, x30, [sp, #-32]!
    a4d0:	stp	x20, x19, [sp, #16]
    a4d4:	mov	x29, sp
    a4d8:	cbz	x0, a4f0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x24>
    a4dc:	mov	x8, x0
    a4e0:	ldr	x9, [x8, #112]!
    a4e4:	mov	x19, x0
    a4e8:	cmp	x9, x8
    a4ec:	b.eq	a4f8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x2c>  // b.none
    a4f0:	mov	w0, #0xffffffea            	// #-22
    a4f4:	b	a530 <scols_table_remove_columns@@SMARTCOLS_2.25+0x64>
    a4f8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a4fc:	ldr	x8, [x8, #4024]
    a500:	ldrb	w8, [x8]
    a504:	tbnz	w8, #4, a53c <scols_table_remove_columns@@SMARTCOLS_2.25+0x70>
    a508:	mov	x20, x19
    a50c:	ldr	x8, [x20, #96]!
    a510:	cmp	x8, x20
    a514:	b.eq	a52c <scols_table_remove_columns@@SMARTCOLS_2.25+0x60>  // b.none
    a518:	sub	x1, x8, #0xc8
    a51c:	mov	x0, x19
    a520:	bl	82f0 <scols_table_remove_column@plt>
    a524:	ldr	x8, [x19, #96]
    a528:	b	a510 <scols_table_remove_columns@@SMARTCOLS_2.25+0x44>
    a52c:	mov	w0, wzr
    a530:	ldp	x20, x19, [sp, #16]
    a534:	ldp	x29, x30, [sp], #32
    a538:	ret
    a53c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a540:	ldr	x8, [x8, #4016]
    a544:	ldr	x20, [x8]
    a548:	bl	77c0 <getpid@plt>
    a54c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a550:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a554:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a558:	mov	w2, w0
    a55c:	add	x1, x1, #0x84b
    a560:	add	x3, x3, #0x859
    a564:	add	x4, x4, #0x930
    a568:	mov	x0, x20
    a56c:	bl	8280 <fprintf@plt>
    a570:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a574:	add	x1, x1, #0x960
    a578:	mov	x0, x19
    a57c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a580:	b	a508 <scols_table_remove_columns@@SMARTCOLS_2.25+0x3c>
    a584:	sub	sp, sp, #0x120
    a588:	stp	x29, x30, [sp, #256]
    a58c:	add	x29, sp, #0x100
    a590:	stp	x28, x19, [sp, #272]
    a594:	stp	x1, x2, [x29, #-120]
    a598:	stp	x3, x4, [x29, #-104]
    a59c:	stp	x5, x6, [x29, #-88]
    a5a0:	stur	x7, [x29, #-72]
    a5a4:	stp	q0, q1, [sp]
    a5a8:	stp	q2, q3, [sp, #32]
    a5ac:	stp	q4, q5, [sp, #64]
    a5b0:	adrp	x19, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a5b4:	ldr	x19, [x19, #4016]
    a5b8:	mov	x8, #0xffffffffffffffc8    	// #-56
    a5bc:	mov	x9, sp
    a5c0:	sub	x10, x29, #0x78
    a5c4:	movk	x8, #0xff80, lsl #32
    a5c8:	add	x11, x29, #0x20
    a5cc:	add	x9, x9, #0x80
    a5d0:	add	x10, x10, #0x38
    a5d4:	stp	x9, x8, [x29, #-16]
    a5d8:	stp	x11, x10, [x29, #-32]
    a5dc:	ldr	x0, [x19]
    a5e0:	ldp	q0, q1, [x29, #-32]
    a5e4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a5e8:	add	x1, x1, #0x93f
    a5ec:	sub	x2, x29, #0x40
    a5f0:	stp	q6, q7, [sp, #96]
    a5f4:	stp	q0, q1, [x29, #-64]
    a5f8:	bl	8120 <vfprintf@plt>
    a5fc:	ldr	x1, [x19]
    a600:	mov	w0, #0xa                   	// #10
    a604:	bl	7670 <fputc@plt>
    a608:	ldp	x28, x19, [sp, #272]
    a60c:	ldp	x29, x30, [sp, #256]
    a610:	add	sp, sp, #0x120
    a614:	ret
    a618:	mov	x8, x0
    a61c:	mov	w0, #0xffffffea            	// #-22
    a620:	cbz	x8, a68c <scols_table_remove_columns@@SMARTCOLS_2.25+0x1c0>
    a624:	cbz	x1, a68c <scols_table_remove_columns@@SMARTCOLS_2.25+0x1c0>
    a628:	cbz	x2, a68c <scols_table_remove_columns@@SMARTCOLS_2.25+0x1c0>
    a62c:	str	xzr, [x2]
    a630:	ldr	x9, [x1, #8]
    a634:	cbz	x9, a640 <scols_table_remove_columns@@SMARTCOLS_2.25+0x174>
    a638:	ldr	x8, [x1]
    a63c:	b	a65c <scols_table_remove_columns@@SMARTCOLS_2.25+0x190>
    a640:	ldr	w10, [x1, #16]
    a644:	add	x9, x8, #0x80
    a648:	add	x8, x8, #0x88
    a64c:	cmp	w10, #0x0
    a650:	csel	x8, x9, x8, eq  // eq = none
    a654:	ldr	x8, [x8]
    a658:	stp	x8, x9, [x1]
    a65c:	cmp	x8, x9
    a660:	b.eq	a690 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1c4>  // b.none
    a664:	sub	x8, x8, #0x30
    a668:	str	x8, [x2]
    a66c:	ldr	x8, [x1]
    a670:	ldr	w9, [x1, #16]
    a674:	mov	w0, wzr
    a678:	add	x10, x8, #0x8
    a67c:	cmp	w9, #0x0
    a680:	csel	x8, x8, x10, eq  // eq = none
    a684:	ldr	x8, [x8]
    a688:	str	x8, [x1]
    a68c:	ret
    a690:	mov	w0, #0x1                   	// #1
    a694:	ret

000000000000a698 <scols_table_set_name@@SMARTCOLS_2.27>:
    a698:	stp	x29, x30, [sp, #-32]!
    a69c:	stp	x20, x19, [sp, #16]
    a6a0:	mov	x29, sp
    a6a4:	cbz	x0, a6c8 <scols_table_set_name@@SMARTCOLS_2.27+0x30>
    a6a8:	mov	x19, x0
    a6ac:	cbz	x1, a6d0 <scols_table_set_name@@SMARTCOLS_2.27+0x38>
    a6b0:	mov	x0, x1
    a6b4:	bl	7aa0 <strdup@plt>
    a6b8:	mov	x20, x0
    a6bc:	cbnz	x0, a6d4 <scols_table_set_name@@SMARTCOLS_2.27+0x3c>
    a6c0:	mov	w0, #0xfffffff4            	// #-12
    a6c4:	b	a6e4 <scols_table_set_name@@SMARTCOLS_2.27+0x4c>
    a6c8:	mov	w0, #0xffffffea            	// #-22
    a6cc:	b	a6e4 <scols_table_set_name@@SMARTCOLS_2.27+0x4c>
    a6d0:	mov	x20, xzr
    a6d4:	ldr	x0, [x19, #8]
    a6d8:	bl	7cc0 <free@plt>
    a6dc:	mov	w0, wzr
    a6e0:	str	x20, [x19, #8]
    a6e4:	ldp	x20, x19, [sp, #16]
    a6e8:	ldp	x29, x30, [sp], #32
    a6ec:	ret

000000000000a6f0 <scols_table_get_name@@SMARTCOLS_2.29>:
    a6f0:	ldr	x0, [x0, #8]
    a6f4:	ret

000000000000a6f8 <scols_table_get_title@@SMARTCOLS_2.28>:
    a6f8:	add	x0, x0, #0xb8
    a6fc:	ret

000000000000a700 <scols_table_add_column@@SMARTCOLS_2.25>:
    a700:	sub	sp, sp, #0x50
    a704:	stp	x20, x19, [sp, #64]
    a708:	mov	x19, x0
    a70c:	mov	w0, #0xffffffea            	// #-22
    a710:	stp	x29, x30, [sp, #32]
    a714:	stp	x22, x21, [sp, #48]
    a718:	add	x29, sp, #0x20
    a71c:	cbz	x19, a744 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a720:	mov	x20, x1
    a724:	cbz	x1, a744 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a728:	ldr	x8, [x20, #216]
    a72c:	cbnz	x8, a740 <scols_table_add_column@@SMARTCOLS_2.25+0x40>
    a730:	mov	x22, x20
    a734:	ldr	x8, [x22, #200]!
    a738:	cmp	x8, x22
    a73c:	b.eq	a758 <scols_table_add_column@@SMARTCOLS_2.25+0x58>  // b.none
    a740:	mov	w0, #0xffffffea            	// #-22
    a744:	ldp	x20, x19, [sp, #64]
    a748:	ldp	x22, x21, [sp, #48]
    a74c:	ldp	x29, x30, [sp, #32]
    a750:	add	sp, sp, #0x50
    a754:	ret
    a758:	ldrb	w8, [x20, #80]
    a75c:	tbz	w8, #1, a76c <scols_table_add_column@@SMARTCOLS_2.25+0x6c>
    a760:	ldr	x8, [x19, #24]
    a764:	add	x8, x8, #0x1
    a768:	str	x8, [x19, #24]
    a76c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a770:	ldr	x8, [x8, #4024]
    a774:	ldrb	w8, [x8]
    a778:	tbnz	w8, #4, a830 <scols_table_add_column@@SMARTCOLS_2.25+0x130>
    a77c:	ldr	x8, [x19, #104]
    a780:	add	x9, x19, #0x60
    a784:	str	x22, [x19, #104]
    a788:	mov	x0, x20
    a78c:	stp	x9, x8, [x20, #200]
    a790:	str	x22, [x8]
    a794:	ldr	x8, [x19, #16]
    a798:	add	x9, x8, #0x1
    a79c:	str	x9, [x19, #16]
    a7a0:	str	x8, [x20, #8]
    a7a4:	str	x19, [x20, #216]
    a7a8:	bl	81e0 <scols_ref_column@plt>
    a7ac:	mov	x20, x19
    a7b0:	ldr	x8, [x20, #112]!
    a7b4:	cmp	x8, x20
    a7b8:	b.eq	a828 <scols_table_add_column@@SMARTCOLS_2.25+0x128>  // b.none
    a7bc:	add	x0, sp, #0x8
    a7c0:	mov	w1, wzr
    a7c4:	bl	7530 <scols_reset_iter@plt>
    a7c8:	add	x21, x19, #0x78
    a7cc:	ldr	x9, [sp, #16]
    a7d0:	cbz	x9, a7dc <scols_table_add_column@@SMARTCOLS_2.25+0xdc>
    a7d4:	ldr	x8, [sp, #8]
    a7d8:	b	a7f4 <scols_table_add_column@@SMARTCOLS_2.25+0xf4>
    a7dc:	ldr	w8, [sp, #24]
    a7e0:	mov	x9, x20
    a7e4:	cmp	w8, #0x0
    a7e8:	csel	x8, x20, x21, eq  // eq = none
    a7ec:	ldr	x8, [x8]
    a7f0:	stp	x8, x20, [sp, #8]
    a7f4:	cmp	x8, x9
    a7f8:	b.eq	a828 <scols_table_add_column@@SMARTCOLS_2.25+0x128>  // b.none
    a7fc:	ldr	w9, [sp, #24]
    a800:	add	x10, x8, #0x8
    a804:	sub	x0, x8, #0x30
    a808:	cmp	w9, #0x0
    a80c:	csel	x9, x8, x10, eq  // eq = none
    a810:	ldr	x9, [x9]
    a814:	str	x9, [sp, #8]
    a818:	ldr	x1, [x19, #16]
    a81c:	bl	7780 <scols_line_alloc_cells@plt>
    a820:	cbz	w0, a7cc <scols_table_add_column@@SMARTCOLS_2.25+0xcc>
    a824:	b	a744 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a828:	mov	w0, wzr
    a82c:	b	a744 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a830:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a834:	ldr	x8, [x8, #4016]
    a838:	ldr	x21, [x8]
    a83c:	bl	77c0 <getpid@plt>
    a840:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a844:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a848:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a84c:	mov	w2, w0
    a850:	add	x1, x1, #0x84b
    a854:	add	x3, x3, #0x859
    a858:	add	x4, x4, #0x930
    a85c:	mov	x0, x21
    a860:	bl	8280 <fprintf@plt>
    a864:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a868:	add	x1, x1, #0x947
    a86c:	mov	x0, x19
    a870:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a874:	b	a77c <scols_table_add_column@@SMARTCOLS_2.25+0x7c>

000000000000a878 <scols_table_next_line@@SMARTCOLS_2.25>:
    a878:	mov	x8, x0
    a87c:	mov	w0, #0xffffffea            	// #-22
    a880:	cbz	x8, a8ec <scols_table_next_line@@SMARTCOLS_2.25+0x74>
    a884:	cbz	x1, a8ec <scols_table_next_line@@SMARTCOLS_2.25+0x74>
    a888:	cbz	x2, a8ec <scols_table_next_line@@SMARTCOLS_2.25+0x74>
    a88c:	str	xzr, [x2]
    a890:	ldr	x9, [x1, #8]
    a894:	cbz	x9, a8a0 <scols_table_next_line@@SMARTCOLS_2.25+0x28>
    a898:	ldr	x8, [x1]
    a89c:	b	a8bc <scols_table_next_line@@SMARTCOLS_2.25+0x44>
    a8a0:	ldr	w10, [x1, #16]
    a8a4:	add	x9, x8, #0x70
    a8a8:	add	x8, x8, #0x78
    a8ac:	cmp	w10, #0x0
    a8b0:	csel	x8, x9, x8, eq  // eq = none
    a8b4:	ldr	x8, [x8]
    a8b8:	stp	x8, x9, [x1]
    a8bc:	cmp	x8, x9
    a8c0:	b.eq	a8f0 <scols_table_next_line@@SMARTCOLS_2.25+0x78>  // b.none
    a8c4:	sub	x8, x8, #0x30
    a8c8:	str	x8, [x2]
    a8cc:	ldr	x8, [x1]
    a8d0:	ldr	w9, [x1, #16]
    a8d4:	mov	w0, wzr
    a8d8:	add	x10, x8, #0x8
    a8dc:	cmp	w9, #0x0
    a8e0:	csel	x8, x8, x10, eq  // eq = none
    a8e4:	ldr	x8, [x8]
    a8e8:	str	x8, [x1]
    a8ec:	ret
    a8f0:	mov	w0, #0x1                   	// #1
    a8f4:	ret

000000000000a8f8 <scols_table_remove_column@@SMARTCOLS_2.25>:
    a8f8:	stp	x29, x30, [sp, #-48]!
    a8fc:	stp	x20, x19, [sp, #32]
    a900:	mov	x20, x0
    a904:	mov	w0, #0xffffffea            	// #-22
    a908:	str	x21, [sp, #16]
    a90c:	mov	x29, sp
    a910:	cbz	x20, a990 <scols_table_remove_column@@SMARTCOLS_2.25+0x98>
    a914:	mov	x19, x1
    a918:	cbz	x1, a990 <scols_table_remove_column@@SMARTCOLS_2.25+0x98>
    a91c:	mov	x8, x20
    a920:	ldr	x9, [x8, #112]!
    a924:	cmp	x9, x8
    a928:	b.eq	a934 <scols_table_remove_column@@SMARTCOLS_2.25+0x3c>  // b.none
    a92c:	mov	w0, #0xffffffea            	// #-22
    a930:	b	a990 <scols_table_remove_column@@SMARTCOLS_2.25+0x98>
    a934:	ldrb	w8, [x19, #80]
    a938:	tbz	w8, #1, a948 <scols_table_remove_column@@SMARTCOLS_2.25+0x50>
    a93c:	ldr	x8, [x20, #24]
    a940:	sub	x8, x8, #0x1
    a944:	str	x8, [x20, #24]
    a948:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a94c:	ldr	x8, [x8, #4024]
    a950:	ldrb	w8, [x8]
    a954:	tbnz	w8, #4, a9a0 <scols_table_remove_column@@SMARTCOLS_2.25+0xa8>
    a958:	mov	x9, x19
    a95c:	ldr	x8, [x19, #208]
    a960:	ldr	x10, [x9, #200]!
    a964:	mov	x0, x19
    a968:	str	x8, [x10, #8]
    a96c:	str	x10, [x8]
    a970:	str	x9, [x9]
    a974:	str	x9, [x19, #208]
    a978:	ldr	x8, [x20, #16]
    a97c:	sub	x8, x8, #0x1
    a980:	str	x8, [x20, #16]
    a984:	str	xzr, [x19, #216]
    a988:	bl	8200 <scols_unref_column@plt>
    a98c:	mov	w0, wzr
    a990:	ldp	x20, x19, [sp, #32]
    a994:	ldr	x21, [sp, #16]
    a998:	ldp	x29, x30, [sp], #48
    a99c:	ret
    a9a0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    a9a4:	ldr	x8, [x8, #4016]
    a9a8:	ldr	x21, [x8]
    a9ac:	bl	77c0 <getpid@plt>
    a9b0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a9b4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a9b8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a9bc:	mov	w2, w0
    a9c0:	add	x1, x1, #0x84b
    a9c4:	add	x3, x3, #0x859
    a9c8:	add	x4, x4, #0x930
    a9cc:	mov	x0, x21
    a9d0:	bl	8280 <fprintf@plt>
    a9d4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    a9d8:	add	x1, x1, #0x952
    a9dc:	mov	x0, x20
    a9e0:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a9e4:	b	a958 <scols_table_remove_column@@SMARTCOLS_2.25+0x60>

000000000000a9e8 <scols_table_move_column@@SMARTCOLS_2.30>:
    a9e8:	sub	sp, sp, #0x60
    a9ec:	stp	x20, x19, [sp, #80]
    a9f0:	mov	x20, x0
    a9f4:	mov	w0, #0xffffffea            	// #-22
    a9f8:	stp	x29, x30, [sp, #32]
    a9fc:	str	x23, [sp, #48]
    aa00:	stp	x22, x21, [sp, #64]
    aa04:	add	x29, sp, #0x20
    aa08:	cbz	x20, ab64 <scols_table_move_column@@SMARTCOLS_2.30+0x17c>
    aa0c:	mov	x19, x2
    aa10:	cbz	x2, ab64 <scols_table_move_column@@SMARTCOLS_2.30+0x17c>
    aa14:	mov	x22, x1
    aa18:	cbz	x1, aa34 <scols_table_move_column@@SMARTCOLS_2.30+0x4c>
    aa1c:	ldr	x8, [x22, #8]
    aa20:	ldr	x21, [x19, #8]
    aa24:	add	x8, x8, #0x1
    aa28:	cmp	x8, x21
    aa2c:	b.ne	aa3c <scols_table_move_column@@SMARTCOLS_2.30+0x54>  // b.any
    aa30:	b	ab60 <scols_table_move_column@@SMARTCOLS_2.30+0x178>
    aa34:	ldr	x21, [x19, #8]
    aa38:	cbz	x21, ab60 <scols_table_move_column@@SMARTCOLS_2.30+0x178>
    aa3c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    aa40:	ldr	x8, [x8, #4024]
    aa44:	ldrb	w8, [x8]
    aa48:	tbnz	w8, #4, ab7c <scols_table_move_column@@SMARTCOLS_2.30+0x194>
    aa4c:	mov	x8, x19
    aa50:	ldr	x9, [x8, #200]!
    aa54:	add	x10, x22, #0xc8
    aa58:	add	x23, x20, #0x60
    aa5c:	cmp	x22, #0x0
    aa60:	ldr	x11, [x8, #8]
    aa64:	csel	x10, x10, x23, ne  // ne = any
    aa68:	add	x0, sp, #0x8
    aa6c:	mov	w1, wzr
    aa70:	str	x11, [x9, #8]
    aa74:	str	x9, [x11]
    aa78:	str	x8, [x8]
    aa7c:	ldr	x9, [x10]
    aa80:	str	x8, [x9, #8]
    aa84:	stp	x9, x10, [x8]
    aa88:	str	x8, [x10]
    aa8c:	bl	7530 <scols_reset_iter@plt>
    aa90:	ldr	w8, [sp, #24]
    aa94:	ldr	x11, [sp, #16]
    aa98:	add	x10, x20, #0x68
    aa9c:	mov	x9, xzr
    aaa0:	cmp	w8, #0x0
    aaa4:	csel	x10, x23, x10, eq  // eq = none
    aaa8:	cbz	x11, aab4 <scols_table_move_column@@SMARTCOLS_2.30+0xcc>
    aaac:	ldr	x12, [sp, #8]
    aab0:	b	aac0 <scols_table_move_column@@SMARTCOLS_2.30+0xd8>
    aab4:	ldr	x12, [x10]
    aab8:	mov	x11, x23
    aabc:	stp	x12, x23, [sp, #8]
    aac0:	cmp	x12, x11
    aac4:	b.eq	aaf0 <scols_table_move_column@@SMARTCOLS_2.30+0x108>  // b.none
    aac8:	add	x13, x12, #0x8
    aacc:	cmp	w8, #0x0
    aad0:	csel	x13, x12, x13, eq  // eq = none
    aad4:	ldr	x13, [x13]
    aad8:	str	x13, [sp, #8]
    aadc:	add	x13, x9, #0x1
    aae0:	stur	x9, [x12, #-192]
    aae4:	mov	x9, x13
    aae8:	cbnz	x11, aaac <scols_table_move_column@@SMARTCOLS_2.30+0xc4>
    aaec:	b	aab4 <scols_table_move_column@@SMARTCOLS_2.30+0xcc>
    aaf0:	add	x0, sp, #0x8
    aaf4:	mov	w1, wzr
    aaf8:	bl	7530 <scols_reset_iter@plt>
    aafc:	add	x22, x20, #0x70
    ab00:	add	x20, x20, #0x78
    ab04:	ldr	x9, [sp, #16]
    ab08:	cbz	x9, ab14 <scols_table_move_column@@SMARTCOLS_2.30+0x12c>
    ab0c:	ldr	x8, [sp, #8]
    ab10:	b	ab2c <scols_table_move_column@@SMARTCOLS_2.30+0x144>
    ab14:	ldr	w8, [sp, #24]
    ab18:	mov	x9, x22
    ab1c:	cmp	w8, #0x0
    ab20:	csel	x8, x22, x20, eq  // eq = none
    ab24:	ldr	x8, [x8]
    ab28:	stp	x8, x22, [sp, #8]
    ab2c:	cmp	x8, x9
    ab30:	b.eq	ab60 <scols_table_move_column@@SMARTCOLS_2.30+0x178>  // b.none
    ab34:	ldr	w9, [sp, #24]
    ab38:	add	x10, x8, #0x8
    ab3c:	sub	x0, x8, #0x30
    ab40:	mov	x2, x21
    ab44:	cmp	w9, #0x0
    ab48:	csel	x9, x8, x10, eq  // eq = none
    ab4c:	ldr	x9, [x9]
    ab50:	str	x9, [sp, #8]
    ab54:	ldr	x1, [x19, #8]
    ab58:	bl	9928 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xfc>
    ab5c:	b	ab04 <scols_table_move_column@@SMARTCOLS_2.30+0x11c>
    ab60:	mov	w0, wzr
    ab64:	ldp	x20, x19, [sp, #80]
    ab68:	ldp	x22, x21, [sp, #64]
    ab6c:	ldr	x23, [sp, #48]
    ab70:	ldp	x29, x30, [sp, #32]
    ab74:	add	sp, sp, #0x60
    ab78:	ret
    ab7c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ab80:	ldr	x8, [x8, #4016]
    ab84:	ldr	x21, [x8]
    ab88:	bl	77c0 <getpid@plt>
    ab8c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ab90:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ab94:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ab98:	mov	w2, w0
    ab9c:	add	x1, x1, #0x84b
    aba0:	add	x3, x3, #0x859
    aba4:	add	x4, x4, #0x930
    aba8:	mov	x0, x21
    abac:	bl	8280 <fprintf@plt>
    abb0:	ldr	x2, [x19, #8]
    abb4:	cbz	x22, abc0 <scols_table_move_column@@SMARTCOLS_2.30+0x1d8>
    abb8:	ldr	x3, [x22, #8]
    abbc:	b	abc4 <scols_table_move_column@@SMARTCOLS_2.30+0x1dc>
    abc0:	mov	x3, xzr
    abc4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    abc8:	add	x1, x1, #0x973
    abcc:	mov	x0, x20
    abd0:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    abd4:	ldr	x21, [x19, #8]
    abd8:	b	aa4c <scols_table_move_column@@SMARTCOLS_2.30+0x64>

000000000000abdc <scols_table_next_column@@SMARTCOLS_2.25>:
    abdc:	mov	x8, x0
    abe0:	mov	w0, #0xffffffea            	// #-22
    abe4:	cbz	x8, ac50 <scols_table_next_column@@SMARTCOLS_2.25+0x74>
    abe8:	cbz	x1, ac50 <scols_table_next_column@@SMARTCOLS_2.25+0x74>
    abec:	cbz	x2, ac50 <scols_table_next_column@@SMARTCOLS_2.25+0x74>
    abf0:	str	xzr, [x2]
    abf4:	ldr	x9, [x1, #8]
    abf8:	cbz	x9, ac04 <scols_table_next_column@@SMARTCOLS_2.25+0x28>
    abfc:	ldr	x8, [x1]
    ac00:	b	ac20 <scols_table_next_column@@SMARTCOLS_2.25+0x44>
    ac04:	ldr	w10, [x1, #16]
    ac08:	add	x9, x8, #0x60
    ac0c:	add	x8, x8, #0x68
    ac10:	cmp	w10, #0x0
    ac14:	csel	x8, x9, x8, eq  // eq = none
    ac18:	ldr	x8, [x8]
    ac1c:	stp	x8, x9, [x1]
    ac20:	cmp	x8, x9
    ac24:	b.eq	ac54 <scols_table_next_column@@SMARTCOLS_2.25+0x78>  // b.none
    ac28:	sub	x8, x8, #0xc8
    ac2c:	str	x8, [x2]
    ac30:	ldr	x8, [x1]
    ac34:	ldr	w9, [x1, #16]
    ac38:	mov	w0, wzr
    ac3c:	add	x10, x8, #0x8
    ac40:	cmp	w9, #0x0
    ac44:	csel	x8, x8, x10, eq  // eq = none
    ac48:	ldr	x8, [x8]
    ac4c:	str	x8, [x1]
    ac50:	ret
    ac54:	mov	w0, #0x1                   	// #1
    ac58:	ret

000000000000ac5c <scols_table_new_column@@SMARTCOLS_2.25>:
    ac5c:	str	d8, [sp, #-64]!
    ac60:	stp	x29, x30, [sp, #16]
    ac64:	stp	x22, x21, [sp, #32]
    ac68:	stp	x20, x19, [sp, #48]
    ac6c:	mov	x29, sp
    ac70:	cbz	x0, ace8 <scols_table_new_column@@SMARTCOLS_2.25+0x8c>
    ac74:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ac78:	ldr	x8, [x8, #4024]
    ac7c:	mov	w20, w2
    ac80:	mov	v8.16b, v0.16b
    ac84:	mov	x22, x1
    ac88:	ldrb	w8, [x8]
    ac8c:	mov	x19, x0
    ac90:	tbnz	w8, #4, ad04 <scols_table_new_column@@SMARTCOLS_2.25+0xa8>
    ac94:	bl	7420 <scols_new_column@plt>
    ac98:	mov	x21, x0
    ac9c:	cbz	x0, acec <scols_table_new_column@@SMARTCOLS_2.25+0x90>
    aca0:	mov	x0, x21
    aca4:	bl	7950 <scols_column_get_header@plt>
    aca8:	cbz	x0, ace0 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    acac:	mov	x1, x22
    acb0:	bl	7a80 <scols_cell_set_data@plt>
    acb4:	cbnz	w0, ace0 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    acb8:	mov	x0, x21
    acbc:	mov	v0.16b, v8.16b
    acc0:	bl	73c0 <scols_column_set_whint@plt>
    acc4:	mov	x0, x21
    acc8:	mov	w1, w20
    accc:	bl	7700 <scols_column_set_flags@plt>
    acd0:	mov	x0, x19
    acd4:	mov	x1, x21
    acd8:	bl	7560 <scols_table_add_column@plt>
    acdc:	cbz	w0, ad58 <scols_table_new_column@@SMARTCOLS_2.25+0xfc>
    ace0:	mov	x0, x21
    ace4:	bl	8200 <scols_unref_column@plt>
    ace8:	mov	x21, xzr
    acec:	mov	x0, x21
    acf0:	ldp	x20, x19, [sp, #48]
    acf4:	ldp	x22, x21, [sp, #32]
    acf8:	ldp	x29, x30, [sp, #16]
    acfc:	ldr	d8, [sp], #64
    ad00:	ret
    ad04:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ad08:	ldr	x8, [x8, #4016]
    ad0c:	ldr	x21, [x8]
    ad10:	bl	77c0 <getpid@plt>
    ad14:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ad18:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ad1c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ad20:	mov	w2, w0
    ad24:	add	x1, x1, #0x84b
    ad28:	add	x3, x3, #0x859
    ad2c:	add	x4, x4, #0x930
    ad30:	mov	x0, x21
    ad34:	bl	8280 <fprintf@plt>
    ad38:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ad3c:	add	x1, x1, #0x98e
    ad40:	mov	x0, x19
    ad44:	mov	x2, x22
    ad48:	mov	v0.16b, v8.16b
    ad4c:	mov	w3, w20
    ad50:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ad54:	b	ac94 <scols_table_new_column@@SMARTCOLS_2.25+0x38>
    ad58:	mov	x0, x21
    ad5c:	bl	8200 <scols_unref_column@plt>
    ad60:	b	acec <scols_table_new_column@@SMARTCOLS_2.25+0x90>

000000000000ad64 <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    ad64:	mov	x8, x0
    ad68:	mov	w0, #0xffffffea            	// #-22
    ad6c:	cbz	x8, ad9c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad70:	cbz	x1, ad9c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad74:	cbz	x2, ad9c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad78:	ldr	x9, [x2, #216]
    ad7c:	cmp	x9, x8
    ad80:	b.eq	ad8c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x28>  // b.none
    ad84:	mov	w0, #0xffffffea            	// #-22
    ad88:	ret
    ad8c:	mov	w0, wzr
    ad90:	add	x8, x8, #0x60
    ad94:	add	x9, x2, #0xc8
    ad98:	stp	x9, x8, [x1]
    ad9c:	ret

000000000000ada0 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    ada0:	ldr	x0, [x0, #16]
    ada4:	ret

000000000000ada8 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    ada8:	ldr	x0, [x0, #32]
    adac:	ret

000000000000adb0 <scols_table_set_stream@@SMARTCOLS_2.25>:
    adb0:	stp	x29, x30, [sp, #-48]!
    adb4:	str	x21, [sp, #16]
    adb8:	stp	x20, x19, [sp, #32]
    adbc:	mov	x29, sp
    adc0:	cbz	x0, ae3c <scols_table_set_stream@@SMARTCOLS_2.25+0x8c>
    adc4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    adc8:	ldr	x8, [x8, #4024]
    adcc:	mov	x19, x1
    add0:	mov	x20, x0
    add4:	ldrb	w8, [x8]
    add8:	tbnz	w8, #4, adf4 <scols_table_set_stream@@SMARTCOLS_2.25+0x44>
    addc:	str	x19, [x20, #72]
    ade0:	ldp	x20, x19, [sp, #32]
    ade4:	ldr	x21, [sp, #16]
    ade8:	mov	w0, wzr
    adec:	ldp	x29, x30, [sp], #48
    adf0:	ret
    adf4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    adf8:	ldr	x8, [x8, #4016]
    adfc:	ldr	x21, [x8]
    ae00:	bl	77c0 <getpid@plt>
    ae04:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ae08:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ae0c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ae10:	mov	w2, w0
    ae14:	add	x1, x1, #0x84b
    ae18:	add	x3, x3, #0x859
    ae1c:	add	x4, x4, #0x930
    ae20:	mov	x0, x21
    ae24:	bl	8280 <fprintf@plt>
    ae28:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ae2c:	add	x1, x1, #0xa0d
    ae30:	mov	x0, x20
    ae34:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ae38:	b	addc <scols_table_set_stream@@SMARTCOLS_2.25+0x2c>
    ae3c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ae40:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ae44:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ae48:	add	x0, x0, #0x9b5
    ae4c:	add	x1, x1, #0x9b8
    ae50:	add	x3, x3, #0x9d1
    ae54:	mov	w2, #0x219                 	// #537
    ae58:	bl	8140 <__assert_fail@plt>

000000000000ae5c <scols_table_get_stream@@SMARTCOLS_2.25>:
    ae5c:	ldr	x0, [x0, #72]
    ae60:	ret

000000000000ae64 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    ae64:	cbz	x0, aea8 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x44>
    ae68:	stp	x29, x30, [sp, #-48]!
    ae6c:	str	x21, [sp, #16]
    ae70:	stp	x20, x19, [sp, #32]
    ae74:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ae78:	ldr	x8, [x8, #4024]
    ae7c:	mov	x19, x1
    ae80:	mov	x20, x0
    ae84:	mov	x29, sp
    ae88:	ldrb	w8, [x8]
    ae8c:	tbnz	w8, #4, aeb0 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x4c>
    ae90:	str	x19, [x20, #56]
    ae94:	ldp	x20, x19, [sp, #32]
    ae98:	ldr	x21, [sp, #16]
    ae9c:	mov	w0, wzr
    aea0:	ldp	x29, x30, [sp], #48
    aea4:	ret
    aea8:	mov	w0, #0xffffffea            	// #-22
    aeac:	ret
    aeb0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    aeb4:	ldr	x8, [x8, #4016]
    aeb8:	ldr	x21, [x8]
    aebc:	bl	77c0 <getpid@plt>
    aec0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    aec4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    aec8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    aecc:	mov	w2, w0
    aed0:	add	x1, x1, #0x84b
    aed4:	add	x3, x3, #0x859
    aed8:	add	x4, x4, #0x930
    aedc:	mov	x0, x21
    aee0:	bl	8280 <fprintf@plt>
    aee4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    aee8:	add	x1, x1, #0xa28
    aeec:	mov	x0, x20
    aef0:	mov	x2, x19
    aef4:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    aef8:	b	ae90 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x2c>

000000000000aefc <scols_table_get_column@@SMARTCOLS_2.25>:
    aefc:	sub	sp, sp, #0x40
    af00:	stp	x29, x30, [sp, #32]
    af04:	stp	x20, x19, [sp, #48]
    af08:	add	x29, sp, #0x20
    af0c:	cbz	x0, af94 <scols_table_get_column@@SMARTCOLS_2.25+0x98>
    af10:	ldr	x8, [x0, #16]
    af14:	mov	x19, x1
    af18:	mov	x20, x0
    af1c:	cmp	x8, x1
    af20:	b.ls	af90 <scols_table_get_column@@SMARTCOLS_2.25+0x94>  // b.plast
    af24:	add	x0, sp, #0x8
    af28:	mov	w1, wzr
    af2c:	bl	7530 <scols_reset_iter@plt>
    af30:	ldr	w8, [sp, #24]
    af34:	ldr	x11, [sp, #16]
    af38:	add	x9, x20, #0x60
    af3c:	add	x10, x20, #0x68
    af40:	cmp	w8, #0x0
    af44:	csel	x10, x9, x10, eq  // eq = none
    af48:	cbz	x11, af54 <scols_table_get_column@@SMARTCOLS_2.25+0x58>
    af4c:	ldr	x12, [sp, #8]
    af50:	b	af60 <scols_table_get_column@@SMARTCOLS_2.25+0x64>
    af54:	ldr	x12, [x10]
    af58:	mov	x11, x9
    af5c:	stp	x12, x9, [sp, #8]
    af60:	cmp	x12, x11
    af64:	b.eq	af90 <scols_table_get_column@@SMARTCOLS_2.25+0x94>  // b.none
    af68:	add	x13, x12, #0x8
    af6c:	cmp	w8, #0x0
    af70:	csel	x13, x12, x13, eq  // eq = none
    af74:	ldr	x13, [x13]
    af78:	str	x13, [sp, #8]
    af7c:	ldur	x13, [x12, #-192]
    af80:	cmp	x13, x19
    af84:	b.ne	af48 <scols_table_get_column@@SMARTCOLS_2.25+0x4c>  // b.any
    af88:	sub	x0, x12, #0xc8
    af8c:	b	af94 <scols_table_get_column@@SMARTCOLS_2.25+0x98>
    af90:	mov	x0, xzr
    af94:	ldp	x20, x19, [sp, #48]
    af98:	ldp	x29, x30, [sp, #32]
    af9c:	add	sp, sp, #0x40
    afa0:	ret

000000000000afa4 <scols_table_add_line@@SMARTCOLS_2.25>:
    afa4:	stp	x29, x30, [sp, #-48]!
    afa8:	stp	x20, x19, [sp, #32]
    afac:	mov	x20, x0
    afb0:	mov	w0, #0xffffffea            	// #-22
    afb4:	stp	x22, x21, [sp, #16]
    afb8:	mov	x29, sp
    afbc:	cbz	x20, b03c <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    afc0:	mov	x19, x1
    afc4:	cbz	x1, b03c <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    afc8:	mov	x22, x19
    afcc:	ldr	x8, [x22, #48]!
    afd0:	cmp	x8, x22
    afd4:	b.eq	afe0 <scols_table_add_line@@SMARTCOLS_2.25+0x3c>  // b.none
    afd8:	mov	w0, #0xffffffea            	// #-22
    afdc:	b	b03c <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    afe0:	ldr	x1, [x20, #16]
    afe4:	ldr	x8, [x19, #40]
    afe8:	cmp	x1, x8
    afec:	b.ls	affc <scols_table_add_line@@SMARTCOLS_2.25+0x58>  // b.plast
    aff0:	mov	x0, x19
    aff4:	bl	7780 <scols_line_alloc_cells@plt>
    aff8:	cbnz	w0, b03c <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    affc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b000:	ldr	x8, [x8, #4024]
    b004:	ldrb	w8, [x8]
    b008:	tbnz	w8, #4, b04c <scols_table_add_line@@SMARTCOLS_2.25+0xa8>
    b00c:	ldr	x8, [x20, #120]
    b010:	add	x9, x20, #0x70
    b014:	str	x22, [x20, #120]
    b018:	mov	x0, x19
    b01c:	stp	x9, x8, [x19, #48]
    b020:	str	x22, [x8]
    b024:	ldr	x8, [x20, #32]
    b028:	add	x9, x8, #0x1
    b02c:	str	x9, [x20, #32]
    b030:	str	x8, [x19, #8]
    b034:	bl	7d80 <scols_ref_line@plt>
    b038:	mov	w0, wzr
    b03c:	ldp	x20, x19, [sp, #32]
    b040:	ldp	x22, x21, [sp, #16]
    b044:	ldp	x29, x30, [sp], #48
    b048:	ret
    b04c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b050:	ldr	x8, [x8, #4016]
    b054:	ldr	x21, [x8]
    b058:	bl	77c0 <getpid@plt>
    b05c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b060:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b064:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b068:	mov	w2, w0
    b06c:	add	x1, x1, #0x84b
    b070:	add	x3, x3, #0x859
    b074:	add	x4, x4, #0x930
    b078:	mov	x0, x21
    b07c:	bl	8280 <fprintf@plt>
    b080:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b084:	add	x1, x1, #0xa43
    b088:	mov	x0, x20
    b08c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b090:	b	b00c <scols_table_add_line@@SMARTCOLS_2.25+0x68>

000000000000b094 <scols_table_remove_line@@SMARTCOLS_2.25>:
    b094:	stp	x29, x30, [sp, #-48]!
    b098:	stp	x20, x19, [sp, #32]
    b09c:	mov	x20, x0
    b0a0:	mov	w0, #0xffffffea            	// #-22
    b0a4:	str	x21, [sp, #16]
    b0a8:	mov	x29, sp
    b0ac:	cbz	x20, b0fc <scols_table_remove_line@@SMARTCOLS_2.25+0x68>
    b0b0:	mov	x19, x1
    b0b4:	cbz	x1, b0fc <scols_table_remove_line@@SMARTCOLS_2.25+0x68>
    b0b8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b0bc:	ldr	x8, [x8, #4024]
    b0c0:	ldrb	w8, [x8]
    b0c4:	tbnz	w8, #4, b10c <scols_table_remove_line@@SMARTCOLS_2.25+0x78>
    b0c8:	mov	x9, x19
    b0cc:	ldr	x8, [x19, #56]
    b0d0:	ldr	x10, [x9, #48]!
    b0d4:	mov	x0, x19
    b0d8:	str	x8, [x10, #8]
    b0dc:	str	x10, [x8]
    b0e0:	str	x9, [x9]
    b0e4:	str	x9, [x19, #56]
    b0e8:	ldr	x8, [x20, #32]
    b0ec:	sub	x8, x8, #0x1
    b0f0:	str	x8, [x20, #32]
    b0f4:	bl	7a10 <scols_unref_line@plt>
    b0f8:	mov	w0, wzr
    b0fc:	ldp	x20, x19, [sp, #32]
    b100:	ldr	x21, [sp, #16]
    b104:	ldp	x29, x30, [sp], #48
    b108:	ret
    b10c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b110:	ldr	x8, [x8, #4016]
    b114:	ldr	x21, [x8]
    b118:	bl	77c0 <getpid@plt>
    b11c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b120:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b124:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b128:	mov	w2, w0
    b12c:	add	x1, x1, #0x84b
    b130:	add	x3, x3, #0x859
    b134:	add	x4, x4, #0x930
    b138:	mov	x0, x21
    b13c:	bl	8280 <fprintf@plt>
    b140:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b144:	add	x1, x1, #0xa4c
    b148:	mov	x0, x20
    b14c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b150:	b	b0c8 <scols_table_remove_line@@SMARTCOLS_2.25+0x34>

000000000000b154 <scols_table_new_line@@SMARTCOLS_2.25>:
    b154:	stp	x29, x30, [sp, #-48]!
    b158:	str	x21, [sp, #16]
    b15c:	stp	x20, x19, [sp, #32]
    b160:	mov	x29, sp
    b164:	cbz	x0, b194 <scols_table_new_line@@SMARTCOLS_2.25+0x40>
    b168:	mov	x20, x1
    b16c:	mov	x21, x0
    b170:	bl	75a0 <scols_new_line@plt>
    b174:	mov	x19, x0
    b178:	cbz	x0, b198 <scols_table_new_line@@SMARTCOLS_2.25+0x44>
    b17c:	mov	x0, x21
    b180:	mov	x1, x19
    b184:	bl	80e0 <scols_table_add_line@plt>
    b188:	cbz	w0, b1ac <scols_table_new_line@@SMARTCOLS_2.25+0x58>
    b18c:	mov	x0, x19
    b190:	bl	7a10 <scols_unref_line@plt>
    b194:	mov	x19, xzr
    b198:	mov	x0, x19
    b19c:	ldp	x20, x19, [sp, #32]
    b1a0:	ldr	x21, [sp, #16]
    b1a4:	ldp	x29, x30, [sp], #48
    b1a8:	ret
    b1ac:	cbz	x20, b1bc <scols_table_new_line@@SMARTCOLS_2.25+0x68>
    b1b0:	mov	x0, x20
    b1b4:	mov	x1, x19
    b1b8:	bl	7f60 <scols_line_add_child@plt>
    b1bc:	mov	x0, x19
    b1c0:	bl	7a10 <scols_unref_line@plt>
    b1c4:	b	b198 <scols_table_new_line@@SMARTCOLS_2.25+0x44>

000000000000b1c8 <scols_table_get_line@@SMARTCOLS_2.25>:
    b1c8:	sub	sp, sp, #0x40
    b1cc:	stp	x29, x30, [sp, #32]
    b1d0:	stp	x20, x19, [sp, #48]
    b1d4:	add	x29, sp, #0x20
    b1d8:	cbz	x0, b260 <scols_table_get_line@@SMARTCOLS_2.25+0x98>
    b1dc:	ldr	x8, [x0, #32]
    b1e0:	mov	x19, x1
    b1e4:	mov	x20, x0
    b1e8:	cmp	x8, x1
    b1ec:	b.ls	b25c <scols_table_get_line@@SMARTCOLS_2.25+0x94>  // b.plast
    b1f0:	add	x0, sp, #0x8
    b1f4:	mov	w1, wzr
    b1f8:	bl	7530 <scols_reset_iter@plt>
    b1fc:	ldr	w8, [sp, #24]
    b200:	ldr	x11, [sp, #16]
    b204:	add	x9, x20, #0x70
    b208:	add	x10, x20, #0x78
    b20c:	cmp	w8, #0x0
    b210:	csel	x10, x9, x10, eq  // eq = none
    b214:	cbz	x11, b220 <scols_table_get_line@@SMARTCOLS_2.25+0x58>
    b218:	ldr	x12, [sp, #8]
    b21c:	b	b22c <scols_table_get_line@@SMARTCOLS_2.25+0x64>
    b220:	ldr	x12, [x10]
    b224:	mov	x11, x9
    b228:	stp	x12, x9, [sp, #8]
    b22c:	cmp	x12, x11
    b230:	b.eq	b25c <scols_table_get_line@@SMARTCOLS_2.25+0x94>  // b.none
    b234:	add	x13, x12, #0x8
    b238:	cmp	w8, #0x0
    b23c:	csel	x13, x12, x13, eq  // eq = none
    b240:	ldr	x13, [x13]
    b244:	str	x13, [sp, #8]
    b248:	ldur	x13, [x12, #-40]
    b24c:	cmp	x13, x19
    b250:	b.ne	b214 <scols_table_get_line@@SMARTCOLS_2.25+0x4c>  // b.any
    b254:	sub	x0, x12, #0x30
    b258:	b	b260 <scols_table_get_line@@SMARTCOLS_2.25+0x98>
    b25c:	mov	x0, xzr
    b260:	ldp	x20, x19, [sp, #48]
    b264:	ldp	x29, x30, [sp, #32]
    b268:	add	sp, sp, #0x40
    b26c:	ret

000000000000b270 <scols_copy_table@@SMARTCOLS_2.25>:
    b270:	sub	sp, sp, #0x60
    b274:	stp	x29, x30, [sp, #32]
    b278:	stp	x24, x23, [sp, #48]
    b27c:	stp	x22, x21, [sp, #64]
    b280:	stp	x20, x19, [sp, #80]
    b284:	add	x29, sp, #0x20
    b288:	cbz	x0, b414 <scols_copy_table@@SMARTCOLS_2.25+0x1a4>
    b28c:	mov	x20, x0
    b290:	bl	7a90 <scols_new_table@plt>
    b294:	mov	x19, x0
    b298:	cbz	x0, b418 <scols_copy_table@@SMARTCOLS_2.25+0x1a8>
    b29c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b2a0:	ldr	x8, [x8, #4024]
    b2a4:	ldrb	w8, [x8]
    b2a8:	tbnz	w8, #4, b434 <scols_copy_table@@SMARTCOLS_2.25+0x1c4>
    b2ac:	ldr	x1, [x20, #176]
    b2b0:	cbz	x1, b2bc <scols_copy_table@@SMARTCOLS_2.25+0x4c>
    b2b4:	mov	x0, x19
    b2b8:	bl	7bc0 <scols_table_set_symbols@plt>
    b2bc:	add	x0, sp, #0x8
    b2c0:	mov	w1, wzr
    b2c4:	bl	7530 <scols_reset_iter@plt>
    b2c8:	add	x22, x20, #0x60
    b2cc:	add	x23, x20, #0x68
    b2d0:	ldr	x9, [sp, #16]
    b2d4:	cbz	x9, b2e0 <scols_copy_table@@SMARTCOLS_2.25+0x70>
    b2d8:	ldr	x8, [sp, #8]
    b2dc:	b	b2f8 <scols_copy_table@@SMARTCOLS_2.25+0x88>
    b2e0:	ldr	w8, [sp, #24]
    b2e4:	mov	x9, x22
    b2e8:	cmp	w8, #0x0
    b2ec:	csel	x8, x22, x23, eq  // eq = none
    b2f0:	ldr	x8, [x8]
    b2f4:	stp	x8, x22, [sp, #8]
    b2f8:	cmp	x8, x9
    b2fc:	b.eq	b344 <scols_copy_table@@SMARTCOLS_2.25+0xd4>  // b.none
    b300:	ldr	w9, [sp, #24]
    b304:	add	x10, x8, #0x8
    b308:	sub	x0, x8, #0xc8
    b30c:	cmp	w9, #0x0
    b310:	csel	x9, x8, x10, eq  // eq = none
    b314:	ldr	x9, [x9]
    b318:	str	x9, [sp, #8]
    b31c:	bl	7e80 <scols_copy_column@plt>
    b320:	cbz	x0, b40c <scols_copy_table@@SMARTCOLS_2.25+0x19c>
    b324:	mov	x21, x0
    b328:	mov	x0, x19
    b32c:	mov	x1, x21
    b330:	bl	7560 <scols_table_add_column@plt>
    b334:	cbnz	w0, b40c <scols_copy_table@@SMARTCOLS_2.25+0x19c>
    b338:	mov	x0, x21
    b33c:	bl	8200 <scols_unref_column@plt>
    b340:	b	b2d0 <scols_copy_table@@SMARTCOLS_2.25+0x60>
    b344:	add	x0, sp, #0x8
    b348:	mov	w1, wzr
    b34c:	bl	7530 <scols_reset_iter@plt>
    b350:	add	x22, x20, #0x70
    b354:	add	x23, x20, #0x78
    b358:	ldr	x8, [sp, #16]
    b35c:	cbz	x8, b368 <scols_copy_table@@SMARTCOLS_2.25+0xf8>
    b360:	ldr	x24, [sp, #8]
    b364:	b	b380 <scols_copy_table@@SMARTCOLS_2.25+0x110>
    b368:	ldr	w8, [sp, #24]
    b36c:	cmp	w8, #0x0
    b370:	csel	x8, x22, x23, eq  // eq = none
    b374:	ldr	x24, [x8]
    b378:	mov	x8, x22
    b37c:	stp	x24, x22, [sp, #8]
    b380:	cmp	x24, x8
    b384:	b.eq	b3ec <scols_copy_table@@SMARTCOLS_2.25+0x17c>  // b.none
    b388:	ldr	w8, [sp, #24]
    b38c:	add	x9, x24, #0x8
    b390:	sub	x0, x24, #0x30
    b394:	cmp	w8, #0x0
    b398:	csel	x8, x24, x9, eq  // eq = none
    b39c:	ldr	x8, [x8]
    b3a0:	str	x8, [sp, #8]
    b3a4:	bl	7870 <scols_copy_line@plt>
    b3a8:	cbz	x0, b40c <scols_copy_table@@SMARTCOLS_2.25+0x19c>
    b3ac:	mov	x21, x0
    b3b0:	mov	x0, x19
    b3b4:	mov	x1, x21
    b3b8:	bl	80e0 <scols_table_add_line@plt>
    b3bc:	cbnz	w0, b40c <scols_copy_table@@SMARTCOLS_2.25+0x19c>
    b3c0:	ldr	x8, [x24, #64]
    b3c4:	cbz	x8, b3e0 <scols_copy_table@@SMARTCOLS_2.25+0x170>
    b3c8:	ldr	x1, [x8, #8]
    b3cc:	mov	x0, x19
    b3d0:	bl	78a0 <scols_table_get_line@plt>
    b3d4:	cbz	x0, b3e0 <scols_copy_table@@SMARTCOLS_2.25+0x170>
    b3d8:	mov	x1, x21
    b3dc:	bl	7f60 <scols_line_add_child@plt>
    b3e0:	mov	x0, x21
    b3e4:	bl	7a10 <scols_unref_line@plt>
    b3e8:	b	b358 <scols_copy_table@@SMARTCOLS_2.25+0xe8>
    b3ec:	ldr	x1, [x20, #80]
    b3f0:	mov	x0, x19
    b3f4:	bl	7eb0 <scols_table_set_column_separator@plt>
    b3f8:	cbnz	w0, b40c <scols_copy_table@@SMARTCOLS_2.25+0x19c>
    b3fc:	ldr	x1, [x20, #88]
    b400:	mov	x0, x19
    b404:	bl	8040 <scols_table_set_line_separator@plt>
    b408:	cbz	w0, b418 <scols_copy_table@@SMARTCOLS_2.25+0x1a8>
    b40c:	mov	x0, x19
    b410:	bl	7ea0 <scols_unref_table@plt>
    b414:	mov	x19, xzr
    b418:	mov	x0, x19
    b41c:	ldp	x20, x19, [sp, #80]
    b420:	ldp	x22, x21, [sp, #64]
    b424:	ldp	x24, x23, [sp, #48]
    b428:	ldp	x29, x30, [sp, #32]
    b42c:	add	sp, sp, #0x60
    b430:	ret
    b434:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b438:	ldr	x8, [x8, #4016]
    b43c:	ldr	x21, [x8]
    b440:	bl	77c0 <getpid@plt>
    b444:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b448:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b44c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b450:	mov	w2, w0
    b454:	add	x1, x1, #0x84b
    b458:	add	x3, x3, #0x859
    b45c:	add	x4, x4, #0x930
    b460:	mov	x0, x21
    b464:	bl	8280 <fprintf@plt>
    b468:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b46c:	add	x1, x1, #0x86b
    b470:	mov	x0, x20
    b474:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b478:	b	b2ac <scols_copy_table@@SMARTCOLS_2.25+0x3c>

000000000000b47c <scols_table_set_symbols@@SMARTCOLS_2.25>:
    b47c:	stp	x29, x30, [sp, #-48]!
    b480:	stp	x22, x21, [sp, #16]
    b484:	stp	x20, x19, [sp, #32]
    b488:	mov	x29, sp
    b48c:	cbz	x0, b4d8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x5c>
    b490:	adrp	x22, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b494:	mov	x20, x0
    b498:	ldr	x0, [x0, #176]
    b49c:	ldr	x22, [x22, #4024]
    b4a0:	mov	x19, x1
    b4a4:	cbz	x0, b4b8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x3c>
    b4a8:	ldrb	w8, [x22]
    b4ac:	tbnz	w8, #4, b4ec <scols_table_set_symbols@@SMARTCOLS_2.25+0x70>
    b4b0:	bl	74b0 <scols_unref_symbols@plt>
    b4b4:	str	xzr, [x20, #176]
    b4b8:	cbz	x19, b4d0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x54>
    b4bc:	ldrb	w8, [x22]
    b4c0:	tbnz	w8, #4, b538 <scols_table_set_symbols@@SMARTCOLS_2.25+0xbc>
    b4c4:	mov	x0, x19
    b4c8:	str	x19, [x20, #176]
    b4cc:	bl	7840 <scols_ref_symbols@plt>
    b4d0:	mov	w0, wzr
    b4d4:	b	b4dc <scols_table_set_symbols@@SMARTCOLS_2.25+0x60>
    b4d8:	mov	w0, #0xffffffea            	// #-22
    b4dc:	ldp	x20, x19, [sp, #32]
    b4e0:	ldp	x22, x21, [sp, #16]
    b4e4:	ldp	x29, x30, [sp], #48
    b4e8:	ret
    b4ec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b4f0:	ldr	x8, [x8, #4016]
    b4f4:	ldr	x21, [x8]
    b4f8:	bl	77c0 <getpid@plt>
    b4fc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b500:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b504:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b508:	mov	w2, w0
    b50c:	add	x1, x1, #0x84b
    b510:	add	x3, x3, #0x859
    b514:	add	x4, x4, #0x930
    b518:	mov	x0, x21
    b51c:	bl	8280 <fprintf@plt>
    b520:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b524:	add	x1, x1, #0xae1
    b528:	mov	x0, x20
    b52c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b530:	ldr	x0, [x20, #176]
    b534:	b	b4b0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x34>
    b538:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b53c:	ldr	x8, [x8, #4016]
    b540:	ldr	x21, [x8]
    b544:	bl	77c0 <getpid@plt>
    b548:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b54c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b550:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b554:	mov	w2, w0
    b558:	add	x1, x1, #0x84b
    b55c:	add	x3, x3, #0x859
    b560:	add	x4, x4, #0x930
    b564:	mov	x0, x21
    b568:	bl	8280 <fprintf@plt>
    b56c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b570:	add	x1, x1, #0xafa
    b574:	mov	x0, x20
    b578:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b57c:	b	b4c4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x48>

000000000000b580 <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    b580:	stp	x29, x30, [sp, #-32]!
    b584:	stp	x20, x19, [sp, #16]
    b588:	mov	x29, sp
    b58c:	cbz	x0, b5b0 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x30>
    b590:	mov	x19, x0
    b594:	cbz	x1, b5b8 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x38>
    b598:	mov	x0, x1
    b59c:	bl	7aa0 <strdup@plt>
    b5a0:	mov	x20, x0
    b5a4:	cbnz	x0, b5bc <scols_table_set_column_separator@@SMARTCOLS_2.25+0x3c>
    b5a8:	mov	w0, #0xfffffff4            	// #-12
    b5ac:	b	b5cc <scols_table_set_column_separator@@SMARTCOLS_2.25+0x4c>
    b5b0:	mov	w0, #0xffffffea            	// #-22
    b5b4:	b	b5cc <scols_table_set_column_separator@@SMARTCOLS_2.25+0x4c>
    b5b8:	mov	x20, xzr
    b5bc:	ldr	x0, [x19, #80]
    b5c0:	bl	7cc0 <free@plt>
    b5c4:	mov	w0, wzr
    b5c8:	str	x20, [x19, #80]
    b5cc:	ldp	x20, x19, [sp, #16]
    b5d0:	ldp	x29, x30, [sp], #32
    b5d4:	ret

000000000000b5d8 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    b5d8:	stp	x29, x30, [sp, #-32]!
    b5dc:	stp	x20, x19, [sp, #16]
    b5e0:	mov	x29, sp
    b5e4:	cbz	x0, b608 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x30>
    b5e8:	mov	x19, x0
    b5ec:	cbz	x1, b610 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x38>
    b5f0:	mov	x0, x1
    b5f4:	bl	7aa0 <strdup@plt>
    b5f8:	mov	x20, x0
    b5fc:	cbnz	x0, b614 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x3c>
    b600:	mov	w0, #0xfffffff4            	// #-12
    b604:	b	b624 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x4c>
    b608:	mov	w0, #0xffffffea            	// #-22
    b60c:	b	b624 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x4c>
    b610:	mov	x20, xzr
    b614:	ldr	x0, [x19, #88]
    b618:	bl	7cc0 <free@plt>
    b61c:	mov	w0, wzr
    b620:	str	x20, [x19, #88]
    b624:	ldp	x20, x19, [sp, #16]
    b628:	ldp	x29, x30, [sp], #32
    b62c:	ret

000000000000b630 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    b630:	sub	sp, sp, #0x70
    b634:	stp	x29, x30, [sp, #16]
    b638:	stp	x28, x27, [sp, #32]
    b63c:	stp	x26, x25, [sp, #48]
    b640:	stp	x24, x23, [sp, #64]
    b644:	stp	x22, x21, [sp, #80]
    b648:	stp	x20, x19, [sp, #96]
    b64c:	add	x29, sp, #0x10
    b650:	cbz	x0, b794 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x164>
    b654:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b658:	ldr	x8, [x8, #4024]
    b65c:	mov	x19, x0
    b660:	ldrb	w8, [x8]
    b664:	tbnz	w8, #4, b818 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x1e8>
    b668:	bl	7cb0 <scols_new_symbols@plt>
    b66c:	cbz	x0, b79c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x16c>
    b670:	ldrb	w8, [x19, #248]
    b674:	mov	x20, x0
    b678:	tbnz	w8, #0, b694 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x64>
    b67c:	mov	w0, #0xe                   	// #14
    b680:	bl	77d0 <nl_langinfo@plt>
    b684:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b688:	add	x1, x1, #0xa81
    b68c:	bl	7c30 <strcmp@plt>
    b690:	cbz	w0, b7c0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x190>
    b694:	adrp	x28, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b698:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b69c:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b6a0:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b6a4:	adrp	x25, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b6a8:	adrp	x26, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b6ac:	adrp	x27, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    b6b0:	add	x28, x28, #0xad0
    b6b4:	add	x1, x1, #0xaca
    b6b8:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b6bc:	add	x8, x8, #0xadd
    b6c0:	add	x22, x22, #0xad9
    b6c4:	add	x25, x25, #0xad5
    b6c8:	add	x26, x26, #0xad3
    b6cc:	add	x27, x27, #0x57a
    b6d0:	add	x21, x21, #0xacd
    b6d4:	mov	x24, x28
    b6d8:	mov	x23, x1
    b6dc:	str	x8, [sp, #8]
    b6e0:	mov	x0, x20
    b6e4:	bl	73e0 <scols_symbols_set_branch@plt>
    b6e8:	mov	x0, x20
    b6ec:	mov	x1, x21
    b6f0:	bl	81f0 <scols_symbols_set_vertical@plt>
    b6f4:	mov	x0, x20
    b6f8:	mov	x1, x28
    b6fc:	bl	7f50 <scols_symbols_set_right@plt>
    b700:	mov	x0, x20
    b704:	mov	x1, x27
    b708:	bl	7790 <scols_symbols_set_group_horizontal@plt>
    b70c:	mov	x0, x20
    b710:	mov	x1, x26
    b714:	bl	7820 <scols_symbols_set_group_vertical@plt>
    b718:	mov	x0, x20
    b71c:	mov	x1, x25
    b720:	bl	8190 <scols_symbols_set_group_first_member@plt>
    b724:	mov	x0, x20
    b728:	mov	x1, x22
    b72c:	bl	7d50 <scols_symbols_set_group_last_member@plt>
    b730:	ldr	x1, [sp, #8]
    b734:	mov	x0, x20
    b738:	bl	7b70 <scols_symbols_set_group_middle_member@plt>
    b73c:	mov	x0, x20
    b740:	mov	x1, x24
    b744:	bl	7f70 <scols_symbols_set_group_last_child@plt>
    b748:	mov	x0, x20
    b74c:	mov	x1, x23
    b750:	bl	7ad0 <scols_symbols_set_group_middle_child@plt>
    b754:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    b758:	add	x21, x21, #0x2a5
    b75c:	mov	x0, x20
    b760:	mov	x1, x21
    b764:	bl	7d00 <scols_symbols_set_title_padding@plt>
    b768:	mov	x0, x20
    b76c:	mov	x1, x21
    b770:	bl	7fb0 <scols_symbols_set_cell_padding@plt>
    b774:	mov	x0, x19
    b778:	mov	x1, x20
    b77c:	bl	7bc0 <scols_table_set_symbols@plt>
    b780:	mov	w19, w0
    b784:	mov	x0, x20
    b788:	bl	74b0 <scols_unref_symbols@plt>
    b78c:	mov	w0, w19
    b790:	b	b7a0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x170>
    b794:	mov	w0, #0xffffffea            	// #-22
    b798:	b	b7a0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x170>
    b79c:	mov	w0, #0xfffffff4            	// #-12
    b7a0:	ldp	x20, x19, [sp, #96]
    b7a4:	ldp	x22, x21, [sp, #80]
    b7a8:	ldp	x24, x23, [sp, #64]
    b7ac:	ldp	x26, x25, [sp, #48]
    b7b0:	ldp	x28, x27, [sp, #32]
    b7b4:	ldp	x29, x30, [sp, #16]
    b7b8:	add	sp, sp, #0x70
    b7bc:	ret
    b7c0:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7c4:	adrp	x23, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7c8:	adrp	x24, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7cc:	add	x8, x8, #0xab2
    b7d0:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7d4:	adrp	x25, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7d8:	adrp	x26, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7dc:	adrp	x27, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7e0:	adrp	x28, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7e4:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7e8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b7ec:	add	x23, x23, #0xac3
    b7f0:	add	x24, x24, #0xabc
    b7f4:	str	x8, [sp, #8]
    b7f8:	add	x22, x22, #0xaa8
    b7fc:	add	x25, x25, #0xa9e
    b800:	add	x26, x26, #0xa9a
    b804:	add	x27, x27, #0xabf
    b808:	add	x28, x28, #0xa93
    b80c:	add	x21, x21, #0xa8e
    b810:	add	x1, x1, #0xa87
    b814:	b	b6e0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xb0>
    b818:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b81c:	ldr	x8, [x8, #4016]
    b820:	ldr	x20, [x8]
    b824:	bl	77c0 <getpid@plt>
    b828:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b82c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b830:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b834:	mov	w2, w0
    b838:	add	x1, x1, #0x84b
    b83c:	add	x3, x3, #0x859
    b840:	add	x4, x4, #0x930
    b844:	mov	x0, x20
    b848:	bl	8280 <fprintf@plt>
    b84c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b850:	add	x1, x1, #0xa69
    b854:	mov	x0, x19
    b858:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b85c:	b	b668 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x38>

000000000000b860 <scols_table_is_ascii@@SMARTCOLS_2.25>:
    b860:	ldrh	w8, [x0, #248]
    b864:	and	w0, w8, #0x1
    b868:	ret

000000000000b86c <scols_table_get_symbols@@SMARTCOLS_2.29>:
    b86c:	ldr	x0, [x0, #176]
    b870:	ret

000000000000b874 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    b874:	cbz	x0, b8cc <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x58>
    b878:	stp	x29, x30, [sp, #-48]!
    b87c:	str	x21, [sp, #16]
    b880:	stp	x20, x19, [sp, #32]
    b884:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b888:	ldr	x8, [x8, #4024]
    b88c:	mov	w20, w1
    b890:	mov	x19, x0
    b894:	mov	x29, sp
    b898:	ldrb	w8, [x8]
    b89c:	tbnz	w8, #4, b8d4 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x60>
    b8a0:	ldrh	w8, [x19, #248]
    b8a4:	cmp	w20, #0x0
    b8a8:	cset	w9, ne  // ne = any
    b8ac:	ldr	x21, [sp, #16]
    b8b0:	and	w8, w8, #0xffffdfff
    b8b4:	orr	w8, w8, w9, lsl #13
    b8b8:	strh	w8, [x19, #248]
    b8bc:	ldp	x20, x19, [sp, #32]
    b8c0:	mov	w0, wzr
    b8c4:	ldp	x29, x30, [sp], #48
    b8c8:	ret
    b8cc:	mov	w0, #0xffffffea            	// #-22
    b8d0:	ret
    b8d4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b8d8:	ldr	x8, [x8, #4016]
    b8dc:	ldr	x21, [x8]
    b8e0:	bl	77c0 <getpid@plt>
    b8e4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b8e8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b8ec:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b8f0:	mov	w2, w0
    b8f4:	add	x1, x1, #0x84b
    b8f8:	add	x3, x3, #0x859
    b8fc:	add	x4, x4, #0x930
    b900:	mov	x0, x21
    b904:	bl	8280 <fprintf@plt>
    b908:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b90c:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b910:	add	x8, x8, #0xc6b
    b914:	add	x9, x9, #0xb14
    b918:	cmp	w20, #0x0
    b91c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b920:	csel	x2, x9, x8, eq  // eq = none
    b924:	add	x1, x1, #0xb06
    b928:	mov	x0, x19
    b92c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b930:	b	b8a0 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x2c>

000000000000b934 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    b934:	ldrh	w8, [x0, #248]
    b938:	ubfx	w0, w8, #13, #1
    b93c:	ret

000000000000b940 <scols_table_enable_colors@@SMARTCOLS_2.25>:
    b940:	cbz	x0, b994 <scols_table_enable_colors@@SMARTCOLS_2.25+0x54>
    b944:	stp	x29, x30, [sp, #-48]!
    b948:	str	x21, [sp, #16]
    b94c:	stp	x20, x19, [sp, #32]
    b950:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b954:	ldr	x8, [x8, #4024]
    b958:	mov	w20, w1
    b95c:	mov	x19, x0
    b960:	mov	x29, sp
    b964:	ldrb	w8, [x8]
    b968:	tbnz	w8, #4, b99c <scols_table_enable_colors@@SMARTCOLS_2.25+0x5c>
    b96c:	ldrh	w8, [x19, #248]
    b970:	ubfiz	w9, w20, #1, #1
    b974:	ldr	x21, [sp, #16]
    b978:	mov	w0, wzr
    b97c:	and	w8, w8, #0xfffffffd
    b980:	orr	w8, w8, w9
    b984:	strh	w8, [x19, #248]
    b988:	ldp	x20, x19, [sp, #32]
    b98c:	ldp	x29, x30, [sp], #48
    b990:	ret
    b994:	mov	w0, #0xffffffea            	// #-22
    b998:	ret
    b99c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    b9a0:	ldr	x8, [x8, #4016]
    b9a4:	ldr	x21, [x8]
    b9a8:	bl	77c0 <getpid@plt>
    b9ac:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b9b0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b9b4:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b9b8:	mov	w2, w0
    b9bc:	add	x1, x1, #0x84b
    b9c0:	add	x3, x3, #0x859
    b9c4:	add	x4, x4, #0x930
    b9c8:	mov	x0, x21
    b9cc:	bl	8280 <fprintf@plt>
    b9d0:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b9d4:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b9d8:	add	x8, x8, #0xc6b
    b9dc:	add	x9, x9, #0xb14
    b9e0:	cmp	w20, #0x0
    b9e4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    b9e8:	csel	x2, x9, x8, eq  // eq = none
    b9ec:	add	x1, x1, #0xb1c
    b9f0:	mov	x0, x19
    b9f4:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b9f8:	b	b96c <scols_table_enable_colors@@SMARTCOLS_2.25+0x2c>

000000000000b9fc <scols_table_enable_raw@@SMARTCOLS_2.25>:
    b9fc:	stp	x29, x30, [sp, #-48]!
    ba00:	str	x21, [sp, #16]
    ba04:	stp	x20, x19, [sp, #32]
    ba08:	mov	x29, sp
    ba0c:	cbz	x0, ba3c <scols_table_enable_raw@@SMARTCOLS_2.25+0x40>
    ba10:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ba14:	ldr	x8, [x8, #4024]
    ba18:	mov	w20, w1
    ba1c:	mov	x19, x0
    ba20:	ldrb	w8, [x8]
    ba24:	tbnz	w8, #4, ba44 <scols_table_enable_raw@@SMARTCOLS_2.25+0x48>
    ba28:	cbz	w20, baa4 <scols_table_enable_raw@@SMARTCOLS_2.25+0xa8>
    ba2c:	mov	w8, #0x1                   	// #1
    ba30:	mov	w0, wzr
    ba34:	str	w8, [x19, #224]
    ba38:	b	bac0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    ba3c:	mov	w0, #0xffffffea            	// #-22
    ba40:	b	bac0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    ba44:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ba48:	ldr	x8, [x8, #4016]
    ba4c:	ldr	x21, [x8]
    ba50:	bl	77c0 <getpid@plt>
    ba54:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ba58:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ba5c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ba60:	mov	w2, w0
    ba64:	add	x1, x1, #0x84b
    ba68:	add	x3, x3, #0x859
    ba6c:	add	x4, x4, #0x930
    ba70:	mov	x0, x21
    ba74:	bl	8280 <fprintf@plt>
    ba78:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ba7c:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ba80:	add	x8, x8, #0xc6b
    ba84:	add	x9, x9, #0xb14
    ba88:	cmp	w20, #0x0
    ba8c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ba90:	csel	x2, x9, x8, eq  // eq = none
    ba94:	add	x1, x1, #0xb27
    ba98:	mov	x0, x19
    ba9c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    baa0:	cbnz	w20, ba2c <scols_table_enable_raw@@SMARTCOLS_2.25+0x30>
    baa4:	ldr	w8, [x19, #224]
    baa8:	cmp	w8, #0x1
    baac:	b.ne	babc <scols_table_enable_raw@@SMARTCOLS_2.25+0xc0>  // b.any
    bab0:	mov	w0, wzr
    bab4:	str	wzr, [x19, #224]
    bab8:	b	bac0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    babc:	mov	w0, wzr
    bac0:	ldp	x20, x19, [sp, #32]
    bac4:	ldr	x21, [sp, #16]
    bac8:	ldp	x29, x30, [sp], #48
    bacc:	ret

000000000000bad0 <scols_table_enable_json@@SMARTCOLS_2.27>:
    bad0:	stp	x29, x30, [sp, #-48]!
    bad4:	str	x21, [sp, #16]
    bad8:	stp	x20, x19, [sp, #32]
    badc:	mov	x29, sp
    bae0:	cbz	x0, bb10 <scols_table_enable_json@@SMARTCOLS_2.27+0x40>
    bae4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bae8:	ldr	x8, [x8, #4024]
    baec:	mov	w20, w1
    baf0:	mov	x19, x0
    baf4:	ldrb	w8, [x8]
    baf8:	tbnz	w8, #4, bb18 <scols_table_enable_json@@SMARTCOLS_2.27+0x48>
    bafc:	cbz	w20, bb78 <scols_table_enable_json@@SMARTCOLS_2.27+0xa8>
    bb00:	mov	w8, #0x3                   	// #3
    bb04:	mov	w0, wzr
    bb08:	str	w8, [x19, #224]
    bb0c:	b	bb94 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    bb10:	mov	w0, #0xffffffea            	// #-22
    bb14:	b	bb94 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    bb18:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bb1c:	ldr	x8, [x8, #4016]
    bb20:	ldr	x21, [x8]
    bb24:	bl	77c0 <getpid@plt>
    bb28:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bb2c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bb30:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bb34:	mov	w2, w0
    bb38:	add	x1, x1, #0x84b
    bb3c:	add	x3, x3, #0x859
    bb40:	add	x4, x4, #0x930
    bb44:	mov	x0, x21
    bb48:	bl	8280 <fprintf@plt>
    bb4c:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bb50:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bb54:	add	x8, x8, #0xc6b
    bb58:	add	x9, x9, #0xb14
    bb5c:	cmp	w20, #0x0
    bb60:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bb64:	csel	x2, x9, x8, eq  // eq = none
    bb68:	add	x1, x1, #0xb2f
    bb6c:	mov	x0, x19
    bb70:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bb74:	cbnz	w20, bb00 <scols_table_enable_json@@SMARTCOLS_2.27+0x30>
    bb78:	ldr	w8, [x19, #224]
    bb7c:	cmp	w8, #0x3
    bb80:	b.ne	bb90 <scols_table_enable_json@@SMARTCOLS_2.27+0xc0>  // b.any
    bb84:	mov	w0, wzr
    bb88:	str	wzr, [x19, #224]
    bb8c:	b	bb94 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    bb90:	mov	w0, wzr
    bb94:	ldp	x20, x19, [sp, #32]
    bb98:	ldr	x21, [sp, #16]
    bb9c:	ldp	x29, x30, [sp], #48
    bba0:	ret

000000000000bba4 <scols_table_enable_export@@SMARTCOLS_2.25>:
    bba4:	stp	x29, x30, [sp, #-48]!
    bba8:	str	x21, [sp, #16]
    bbac:	stp	x20, x19, [sp, #32]
    bbb0:	mov	x29, sp
    bbb4:	cbz	x0, bbe4 <scols_table_enable_export@@SMARTCOLS_2.25+0x40>
    bbb8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bbbc:	ldr	x8, [x8, #4024]
    bbc0:	mov	w20, w1
    bbc4:	mov	x19, x0
    bbc8:	ldrb	w8, [x8]
    bbcc:	tbnz	w8, #4, bbec <scols_table_enable_export@@SMARTCOLS_2.25+0x48>
    bbd0:	cbz	w20, bc4c <scols_table_enable_export@@SMARTCOLS_2.25+0xa8>
    bbd4:	mov	w8, #0x2                   	// #2
    bbd8:	mov	w0, wzr
    bbdc:	str	w8, [x19, #224]
    bbe0:	b	bc68 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bbe4:	mov	w0, #0xffffffea            	// #-22
    bbe8:	b	bc68 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bbec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bbf0:	ldr	x8, [x8, #4016]
    bbf4:	ldr	x21, [x8]
    bbf8:	bl	77c0 <getpid@plt>
    bbfc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bc00:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bc04:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bc08:	mov	w2, w0
    bc0c:	add	x1, x1, #0x84b
    bc10:	add	x3, x3, #0x859
    bc14:	add	x4, x4, #0x930
    bc18:	mov	x0, x21
    bc1c:	bl	8280 <fprintf@plt>
    bc20:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bc24:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bc28:	add	x8, x8, #0xc6b
    bc2c:	add	x9, x9, #0xb14
    bc30:	cmp	w20, #0x0
    bc34:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bc38:	csel	x2, x9, x8, eq  // eq = none
    bc3c:	add	x1, x1, #0xb38
    bc40:	mov	x0, x19
    bc44:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bc48:	cbnz	w20, bbd4 <scols_table_enable_export@@SMARTCOLS_2.25+0x30>
    bc4c:	ldr	w8, [x19, #224]
    bc50:	cmp	w8, #0x2
    bc54:	b.ne	bc64 <scols_table_enable_export@@SMARTCOLS_2.25+0xc0>  // b.any
    bc58:	mov	w0, wzr
    bc5c:	str	wzr, [x19, #224]
    bc60:	b	bc68 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bc64:	mov	w0, wzr
    bc68:	ldp	x20, x19, [sp, #32]
    bc6c:	ldr	x21, [sp, #16]
    bc70:	ldp	x29, x30, [sp], #48
    bc74:	ret

000000000000bc78 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    bc78:	cbz	x0, bcd0 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x58>
    bc7c:	stp	x29, x30, [sp, #-48]!
    bc80:	str	x21, [sp, #16]
    bc84:	stp	x20, x19, [sp, #32]
    bc88:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bc8c:	ldr	x8, [x8, #4024]
    bc90:	mov	w20, w1
    bc94:	mov	x19, x0
    bc98:	mov	x29, sp
    bc9c:	ldrb	w8, [x8]
    bca0:	tbnz	w8, #4, bcd8 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x60>
    bca4:	ldrh	w8, [x19, #248]
    bca8:	cmp	w20, #0x0
    bcac:	cset	w9, ne  // ne = any
    bcb0:	ldr	x21, [sp, #16]
    bcb4:	and	w8, w8, #0xfffe
    bcb8:	orr	w8, w8, w9
    bcbc:	strh	w8, [x19, #248]
    bcc0:	ldp	x20, x19, [sp, #32]
    bcc4:	mov	w0, wzr
    bcc8:	ldp	x29, x30, [sp], #48
    bccc:	ret
    bcd0:	mov	w0, #0xffffffea            	// #-22
    bcd4:	ret
    bcd8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bcdc:	ldr	x8, [x8, #4016]
    bce0:	ldr	x21, [x8]
    bce4:	bl	77c0 <getpid@plt>
    bce8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bcec:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bcf0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bcf4:	mov	w2, w0
    bcf8:	add	x1, x1, #0x84b
    bcfc:	add	x3, x3, #0x859
    bd00:	add	x4, x4, #0x930
    bd04:	mov	x0, x21
    bd08:	bl	8280 <fprintf@plt>
    bd0c:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bd10:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bd14:	add	x8, x8, #0xc6b
    bd18:	add	x9, x9, #0xb14
    bd1c:	cmp	w20, #0x0
    bd20:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bd24:	csel	x2, x9, x8, eq  // eq = none
    bd28:	add	x1, x1, #0xb43
    bd2c:	mov	x0, x19
    bd30:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bd34:	b	bca4 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x2c>

000000000000bd38 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    bd38:	cbz	x0, bd90 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x58>
    bd3c:	stp	x29, x30, [sp, #-48]!
    bd40:	str	x21, [sp, #16]
    bd44:	stp	x20, x19, [sp, #32]
    bd48:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bd4c:	ldr	x8, [x8, #4024]
    bd50:	mov	w20, w1
    bd54:	mov	x19, x0
    bd58:	mov	x29, sp
    bd5c:	ldrb	w8, [x8]
    bd60:	tbnz	w8, #4, bd98 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x60>
    bd64:	ldrh	w8, [x19, #248]
    bd68:	cmp	w20, #0x0
    bd6c:	cset	w9, ne  // ne = any
    bd70:	ldr	x21, [sp, #16]
    bd74:	and	w8, w8, #0xfffff7ff
    bd78:	orr	w8, w8, w9, lsl #11
    bd7c:	strh	w8, [x19, #248]
    bd80:	ldp	x20, x19, [sp, #32]
    bd84:	mov	w0, wzr
    bd88:	ldp	x29, x30, [sp], #48
    bd8c:	ret
    bd90:	mov	w0, #0xffffffea            	// #-22
    bd94:	ret
    bd98:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bd9c:	ldr	x8, [x8, #4016]
    bda0:	ldr	x21, [x8]
    bda4:	bl	77c0 <getpid@plt>
    bda8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bdac:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bdb0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bdb4:	mov	w2, w0
    bdb8:	add	x1, x1, #0x84b
    bdbc:	add	x3, x3, #0x859
    bdc0:	add	x4, x4, #0x930
    bdc4:	mov	x0, x21
    bdc8:	bl	8280 <fprintf@plt>
    bdcc:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bdd0:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bdd4:	add	x8, x8, #0xc6b
    bdd8:	add	x9, x9, #0xb14
    bddc:	cmp	w20, #0x0
    bde0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bde4:	csel	x2, x9, x8, eq  // eq = none
    bde8:	add	x1, x1, #0xb4d
    bdec:	mov	x0, x19
    bdf0:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bdf4:	b	bd64 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x2c>

000000000000bdf8 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    bdf8:	cbz	x0, be50 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x58>
    bdfc:	stp	x29, x30, [sp, #-48]!
    be00:	str	x21, [sp, #16]
    be04:	stp	x20, x19, [sp, #32]
    be08:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    be0c:	ldr	x8, [x8, #4024]
    be10:	mov	w20, w1
    be14:	mov	x19, x0
    be18:	mov	x29, sp
    be1c:	ldrb	w8, [x8]
    be20:	tbnz	w8, #4, be58 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x60>
    be24:	ldrh	w8, [x19, #248]
    be28:	cmp	w20, #0x0
    be2c:	cset	w9, ne  // ne = any
    be30:	ldr	x21, [sp, #16]
    be34:	and	w8, w8, #0xffffff7f
    be38:	orr	w8, w8, w9, lsl #7
    be3c:	strh	w8, [x19, #248]
    be40:	ldp	x20, x19, [sp, #32]
    be44:	mov	w0, wzr
    be48:	ldp	x29, x30, [sp], #48
    be4c:	ret
    be50:	mov	w0, #0xffffffea            	// #-22
    be54:	ret
    be58:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    be5c:	ldr	x8, [x8, #4016]
    be60:	ldr	x21, [x8]
    be64:	bl	77c0 <getpid@plt>
    be68:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    be6c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    be70:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    be74:	mov	w2, w0
    be78:	add	x1, x1, #0x84b
    be7c:	add	x3, x3, #0x859
    be80:	add	x4, x4, #0x930
    be84:	mov	x0, x21
    be88:	bl	8280 <fprintf@plt>
    be8c:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    be90:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    be94:	add	x8, x8, #0xc6b
    be98:	add	x9, x9, #0xb14
    be9c:	cmp	w20, #0x0
    bea0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bea4:	csel	x2, x9, x8, eq  // eq = none
    bea8:	add	x1, x1, #0xb5b
    beac:	mov	x0, x19
    beb0:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    beb4:	b	be24 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x2c>

000000000000beb8 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    beb8:	stp	x29, x30, [sp, #-48]!
    bebc:	str	x21, [sp, #16]
    bec0:	stp	x20, x19, [sp, #32]
    bec4:	mov	x29, sp
    bec8:	cbz	x0, bf08 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x50>
    becc:	ldrh	w8, [x0, #248]
    bed0:	mov	x19, x0
    bed4:	tbnz	w8, #6, bf08 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x50>
    bed8:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bedc:	ldr	x9, [x9, #4024]
    bee0:	mov	w20, w1
    bee4:	ldrb	w9, [x9]
    bee8:	tbnz	w9, #4, bf1c <scols_table_enable_maxout@@SMARTCOLS_2.25+0x64>
    beec:	cmp	w20, #0x0
    bef0:	cset	w9, ne  // ne = any
    bef4:	and	w8, w8, #0xffffffdf
    bef8:	mov	w0, wzr
    befc:	orr	w8, w8, w9, lsl #5
    bf00:	strh	w8, [x19, #248]
    bf04:	b	bf0c <scols_table_enable_maxout@@SMARTCOLS_2.25+0x54>
    bf08:	mov	w0, #0xffffffea            	// #-22
    bf0c:	ldp	x20, x19, [sp, #32]
    bf10:	ldr	x21, [sp, #16]
    bf14:	ldp	x29, x30, [sp], #48
    bf18:	ret
    bf1c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bf20:	ldr	x8, [x8, #4016]
    bf24:	ldr	x21, [x8]
    bf28:	bl	77c0 <getpid@plt>
    bf2c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bf30:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bf34:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bf38:	mov	w2, w0
    bf3c:	add	x1, x1, #0x84b
    bf40:	add	x3, x3, #0x859
    bf44:	add	x4, x4, #0x930
    bf48:	mov	x0, x21
    bf4c:	bl	8280 <fprintf@plt>
    bf50:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bf54:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bf58:	add	x8, x8, #0xc6b
    bf5c:	add	x9, x9, #0xb14
    bf60:	cmp	w20, #0x0
    bf64:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bf68:	csel	x2, x9, x8, eq  // eq = none
    bf6c:	add	x1, x1, #0xb6d
    bf70:	mov	x0, x19
    bf74:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bf78:	ldrh	w8, [x19, #248]
    bf7c:	b	beec <scols_table_enable_maxout@@SMARTCOLS_2.25+0x34>

000000000000bf80 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    bf80:	stp	x29, x30, [sp, #-48]!
    bf84:	str	x21, [sp, #16]
    bf88:	stp	x20, x19, [sp, #32]
    bf8c:	mov	x29, sp
    bf90:	cbz	x0, bfd0 <scols_table_enable_minout@@SMARTCOLS_2.35+0x50>
    bf94:	ldrh	w8, [x0, #248]
    bf98:	mov	x19, x0
    bf9c:	tbnz	w8, #5, bfd0 <scols_table_enable_minout@@SMARTCOLS_2.35+0x50>
    bfa0:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bfa4:	ldr	x9, [x9, #4024]
    bfa8:	mov	w20, w1
    bfac:	ldrb	w9, [x9]
    bfb0:	tbnz	w9, #4, bfe4 <scols_table_enable_minout@@SMARTCOLS_2.35+0x64>
    bfb4:	cmp	w20, #0x0
    bfb8:	cset	w9, ne  // ne = any
    bfbc:	and	w8, w8, #0xffffffbf
    bfc0:	mov	w0, wzr
    bfc4:	orr	w8, w8, w9, lsl #6
    bfc8:	strh	w8, [x19, #248]
    bfcc:	b	bfd4 <scols_table_enable_minout@@SMARTCOLS_2.35+0x54>
    bfd0:	mov	w0, #0xffffffea            	// #-22
    bfd4:	ldp	x20, x19, [sp, #32]
    bfd8:	ldr	x21, [sp, #16]
    bfdc:	ldp	x29, x30, [sp], #48
    bfe0:	ret
    bfe4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    bfe8:	ldr	x8, [x8, #4016]
    bfec:	ldr	x21, [x8]
    bff0:	bl	77c0 <getpid@plt>
    bff4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bff8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    bffc:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c000:	mov	w2, w0
    c004:	add	x1, x1, #0x84b
    c008:	add	x3, x3, #0x859
    c00c:	add	x4, x4, #0x930
    c010:	mov	x0, x21
    c014:	bl	8280 <fprintf@plt>
    c018:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c01c:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c020:	add	x8, x8, #0xc6b
    c024:	add	x9, x9, #0xb14
    c028:	cmp	w20, #0x0
    c02c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c030:	csel	x2, x9, x8, eq  // eq = none
    c034:	add	x1, x1, #0xb78
    c038:	mov	x0, x19
    c03c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c040:	ldrh	w8, [x19, #248]
    c044:	b	bfb4 <scols_table_enable_minout@@SMARTCOLS_2.35+0x34>

000000000000c048 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    c048:	cbz	x0, c0a0 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x58>
    c04c:	stp	x29, x30, [sp, #-48]!
    c050:	str	x21, [sp, #16]
    c054:	stp	x20, x19, [sp, #32]
    c058:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c05c:	ldr	x8, [x8, #4024]
    c060:	mov	w20, w1
    c064:	mov	x19, x0
    c068:	mov	x29, sp
    c06c:	ldrb	w8, [x8]
    c070:	tbnz	w8, #4, c0a8 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x60>
    c074:	ldrh	w8, [x19, #248]
    c078:	cmp	w20, #0x0
    c07c:	cset	w9, ne  // ne = any
    c080:	ldr	x21, [sp, #16]
    c084:	and	w8, w8, #0xffffbfff
    c088:	orr	w8, w8, w9, lsl #14
    c08c:	strh	w8, [x19, #248]
    c090:	ldp	x20, x19, [sp, #32]
    c094:	mov	w0, wzr
    c098:	ldp	x29, x30, [sp], #48
    c09c:	ret
    c0a0:	mov	w0, #0xffffffea            	// #-22
    c0a4:	ret
    c0a8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c0ac:	ldr	x8, [x8, #4016]
    c0b0:	ldr	x21, [x8]
    c0b4:	bl	77c0 <getpid@plt>
    c0b8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c0bc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c0c0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c0c4:	mov	w2, w0
    c0c8:	add	x1, x1, #0x84b
    c0cc:	add	x3, x3, #0x859
    c0d0:	add	x4, x4, #0x930
    c0d4:	mov	x0, x21
    c0d8:	bl	8280 <fprintf@plt>
    c0dc:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c0e0:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c0e4:	add	x8, x8, #0xc6b
    c0e8:	add	x9, x9, #0xb14
    c0ec:	cmp	w20, #0x0
    c0f0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c0f4:	csel	x2, x9, x8, eq  // eq = none
    c0f8:	add	x1, x1, #0xb83
    c0fc:	mov	x0, x19
    c100:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c104:	b	c074 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x2c>

000000000000c108 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    c108:	ldrh	w8, [x0, #248]
    c10c:	ubfx	w0, w8, #14, #1
    c110:	ret

000000000000c114 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    c114:	cbz	x0, c16c <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x58>
    c118:	stp	x29, x30, [sp, #-48]!
    c11c:	str	x21, [sp, #16]
    c120:	stp	x20, x19, [sp, #32]
    c124:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c128:	ldr	x8, [x8, #4024]
    c12c:	mov	w20, w1
    c130:	mov	x19, x0
    c134:	mov	x29, sp
    c138:	ldrb	w8, [x8]
    c13c:	tbnz	w8, #4, c174 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x60>
    c140:	ldrh	w8, [x19, #248]
    c144:	cmp	w20, #0x0
    c148:	cset	w9, ne  // ne = any
    c14c:	ldr	x21, [sp, #16]
    c150:	and	w8, w8, #0xffffefff
    c154:	orr	w8, w8, w9, lsl #12
    c158:	strh	w8, [x19, #248]
    c15c:	ldp	x20, x19, [sp, #32]
    c160:	mov	w0, wzr
    c164:	ldp	x29, x30, [sp], #48
    c168:	ret
    c16c:	mov	w0, #0xffffffea            	// #-22
    c170:	ret
    c174:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c178:	ldr	x8, [x8, #4016]
    c17c:	ldr	x21, [x8]
    c180:	bl	77c0 <getpid@plt>
    c184:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c188:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c18c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c190:	mov	w2, w0
    c194:	add	x1, x1, #0x84b
    c198:	add	x3, x3, #0x859
    c19c:	add	x4, x4, #0x930
    c1a0:	mov	x0, x21
    c1a4:	bl	8280 <fprintf@plt>
    c1a8:	adrp	x8, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c1ac:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c1b0:	add	x8, x8, #0xc6b
    c1b4:	add	x9, x9, #0xb14
    c1b8:	cmp	w20, #0x0
    c1bc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c1c0:	csel	x2, x9, x8, eq  // eq = none
    c1c4:	add	x1, x1, #0xb8e
    c1c8:	mov	x0, x19
    c1cc:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c1d0:	b	c140 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x2c>

000000000000c1d4 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    c1d4:	ldrh	w8, [x0, #248]
    c1d8:	ubfx	w0, w8, #12, #1
    c1dc:	ret

000000000000c1e0 <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    c1e0:	ldrh	w8, [x0, #248]
    c1e4:	ubfx	w0, w8, #1, #1
    c1e8:	ret

000000000000c1ec <scols_table_is_empty@@SMARTCOLS_2.25>:
    c1ec:	ldr	x8, [x0, #32]
    c1f0:	cmp	x8, #0x0
    c1f4:	cset	w0, eq  // eq = none
    c1f8:	ret

000000000000c1fc <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    c1fc:	ldrh	w8, [x0, #248]
    c200:	ubfx	w0, w8, #11, #1
    c204:	ret

000000000000c208 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    c208:	ldrh	w8, [x0, #248]
    c20c:	ubfx	w0, w8, #7, #1
    c210:	ret

000000000000c214 <scols_table_is_export@@SMARTCOLS_2.25>:
    c214:	ldr	w8, [x0, #224]
    c218:	cmp	w8, #0x2
    c21c:	cset	w0, eq  // eq = none
    c220:	ret

000000000000c224 <scols_table_is_raw@@SMARTCOLS_2.25>:
    c224:	ldr	w8, [x0, #224]
    c228:	cmp	w8, #0x1
    c22c:	cset	w0, eq  // eq = none
    c230:	ret

000000000000c234 <scols_table_is_json@@SMARTCOLS_2.27>:
    c234:	ldr	w8, [x0, #224]
    c238:	cmp	w8, #0x3
    c23c:	cset	w0, eq  // eq = none
    c240:	ret

000000000000c244 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    c244:	ldrh	w8, [x0, #248]
    c248:	ubfx	w0, w8, #5, #1
    c24c:	ret

000000000000c250 <scols_table_is_minout@@SMARTCOLS_2.35>:
    c250:	ldrh	w8, [x0, #248]
    c254:	ubfx	w0, w8, #6, #1
    c258:	ret

000000000000c25c <scols_table_is_tree@@SMARTCOLS_2.25>:
    c25c:	ldr	x8, [x0, #24]
    c260:	cmp	x8, #0x0
    c264:	cset	w0, ne  // ne = any
    c268:	ret

000000000000c26c <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    c26c:	ldr	x0, [x0, #80]
    c270:	ret

000000000000c274 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    c274:	ldr	x0, [x0, #88]
    c278:	ret

000000000000c27c <scols_sort_table@@SMARTCOLS_2.25>:
    c27c:	sub	sp, sp, #0x50
    c280:	str	x21, [sp, #48]
    c284:	mov	x21, x0
    c288:	mov	w0, #0xffffffea            	// #-22
    c28c:	stp	x29, x30, [sp, #32]
    c290:	stp	x20, x19, [sp, #64]
    c294:	add	x29, sp, #0x20
    c298:	cbz	x21, c350 <scols_sort_table@@SMARTCOLS_2.25+0xd4>
    c29c:	mov	x19, x1
    c2a0:	cbz	x1, c350 <scols_sort_table@@SMARTCOLS_2.25+0xd4>
    c2a4:	ldr	x8, [x19, #128]
    c2a8:	cbz	x8, c34c <scols_sort_table@@SMARTCOLS_2.25+0xd0>
    c2ac:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c2b0:	ldr	x8, [x8, #4024]
    c2b4:	ldrb	w8, [x8]
    c2b8:	tbnz	w8, #4, c364 <scols_sort_table@@SMARTCOLS_2.25+0xe8>
    c2bc:	add	x20, x21, #0x70
    c2c0:	adrp	x1, c000 <scols_table_enable_minout@@SMARTCOLS_2.35+0x80>
    c2c4:	add	x1, x1, #0x61c
    c2c8:	mov	x0, x20
    c2cc:	mov	x2, x19
    c2d0:	bl	c3ac <scols_sort_table@@SMARTCOLS_2.25+0x130>
    c2d4:	ldr	x8, [x21, #24]
    c2d8:	cbz	x8, c344 <scols_sort_table@@SMARTCOLS_2.25+0xc8>
    c2dc:	add	x0, sp, #0x8
    c2e0:	mov	w1, wzr
    c2e4:	bl	7530 <scols_reset_iter@plt>
    c2e8:	add	x21, x21, #0x78
    c2ec:	ldr	x9, [sp, #16]
    c2f0:	cbz	x9, c2fc <scols_sort_table@@SMARTCOLS_2.25+0x80>
    c2f4:	ldr	x8, [sp, #8]
    c2f8:	b	c314 <scols_sort_table@@SMARTCOLS_2.25+0x98>
    c2fc:	ldr	w8, [sp, #24]
    c300:	mov	x9, x20
    c304:	cmp	w8, #0x0
    c308:	csel	x8, x20, x21, eq  // eq = none
    c30c:	ldr	x8, [x8]
    c310:	stp	x8, x20, [sp, #8]
    c314:	cmp	x8, x9
    c318:	b.eq	c344 <scols_sort_table@@SMARTCOLS_2.25+0xc8>  // b.none
    c31c:	ldr	w9, [sp, #24]
    c320:	add	x10, x8, #0x8
    c324:	sub	x0, x8, #0x30
    c328:	mov	x1, x19
    c32c:	cmp	w9, #0x0
    c330:	csel	x9, x8, x10, eq  // eq = none
    c334:	ldr	x9, [x9]
    c338:	str	x9, [sp, #8]
    c33c:	bl	c6dc <scols_sort_table@@SMARTCOLS_2.25+0x460>
    c340:	b	c2ec <scols_sort_table@@SMARTCOLS_2.25+0x70>
    c344:	mov	w0, wzr
    c348:	b	c350 <scols_sort_table@@SMARTCOLS_2.25+0xd4>
    c34c:	mov	w0, #0xffffffea            	// #-22
    c350:	ldp	x20, x19, [sp, #64]
    c354:	ldr	x21, [sp, #48]
    c358:	ldp	x29, x30, [sp, #32]
    c35c:	add	sp, sp, #0x50
    c360:	ret
    c364:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c368:	ldr	x8, [x8, #4016]
    c36c:	ldr	x20, [x8]
    c370:	bl	77c0 <getpid@plt>
    c374:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c378:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c37c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c380:	mov	w2, w0
    c384:	add	x1, x1, #0x84b
    c388:	add	x3, x3, #0x859
    c38c:	add	x4, x4, #0x930
    c390:	mov	x0, x20
    c394:	bl	8280 <fprintf@plt>
    c398:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c39c:	add	x1, x1, #0xb9b
    c3a0:	mov	x0, x21
    c3a4:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c3a8:	b	c2bc <scols_sort_table@@SMARTCOLS_2.25+0x40>
    c3ac:	sub	sp, sp, #0x120
    c3b0:	stp	x29, x30, [sp, #192]
    c3b4:	stp	x28, x27, [sp, #208]
    c3b8:	stp	x26, x25, [sp, #224]
    c3bc:	stp	x24, x23, [sp, #240]
    c3c0:	stp	x22, x21, [sp, #256]
    c3c4:	stp	x20, x19, [sp, #272]
    c3c8:	ldr	x8, [x0]
    c3cc:	add	x29, sp, #0xc0
    c3d0:	cmp	x8, x0
    c3d4:	b.eq	c5fc <scols_sort_table@@SMARTCOLS_2.25+0x380>  // b.none
    c3d8:	mov	x20, x2
    c3dc:	mov	x19, x0
    c3e0:	mov	x21, x1
    c3e4:	add	x0, sp, #0x8
    c3e8:	mov	w2, #0xa8                  	// #168
    c3ec:	mov	w1, wzr
    c3f0:	add	x25, sp, #0x8
    c3f4:	bl	7960 <memset@plt>
    c3f8:	ldr	x8, [x19, #8]
    c3fc:	str	xzr, [x8]
    c400:	ldr	x22, [x19]
    c404:	cbz	x22, c5b4 <scols_sort_table@@SMARTCOLS_2.25+0x338>
    c408:	mov	x23, xzr
    c40c:	mov	x24, xzr
    c410:	ldr	x26, [x22]
    c414:	mov	x27, xzr
    c418:	str	xzr, [x22]
    c41c:	cbz	x23, c490 <scols_sort_table@@SMARTCOLS_2.25+0x214>
    c420:	sub	x28, x29, #0x10
    c424:	cbz	x22, c474 <scols_sort_table@@SMARTCOLS_2.25+0x1f8>
    c428:	mov	x0, x23
    c42c:	mov	x1, x22
    c430:	mov	x2, x20
    c434:	blr	x21
    c438:	cmp	w0, #0x0
    c43c:	b.le	c458 <scols_sort_table@@SMARTCOLS_2.25+0x1dc>
    c440:	str	x22, [x28]
    c444:	ldr	x8, [x22]
    c448:	mov	x28, x22
    c44c:	mov	x22, x8
    c450:	cbnz	x23, c46c <scols_sort_table@@SMARTCOLS_2.25+0x1f0>
    c454:	b	c470 <scols_sort_table@@SMARTCOLS_2.25+0x1f4>
    c458:	str	x23, [x28]
    c45c:	ldr	x8, [x23]
    c460:	mov	x28, x23
    c464:	mov	x23, x8
    c468:	cbz	x23, c470 <scols_sort_table@@SMARTCOLS_2.25+0x1f4>
    c46c:	cbnz	x22, c428 <scols_sort_table@@SMARTCOLS_2.25+0x1ac>
    c470:	cbz	x23, c478 <scols_sort_table@@SMARTCOLS_2.25+0x1fc>
    c474:	mov	x22, x23
    c478:	str	x22, [x28]
    c47c:	str	xzr, [x25, x27, lsl #3]
    c480:	add	x27, x27, #0x1
    c484:	ldr	x23, [x25, x27, lsl #3]
    c488:	ldur	x22, [x29, #-16]
    c48c:	cbnz	x23, c420 <scols_sort_table@@SMARTCOLS_2.25+0x1a4>
    c490:	cmp	x27, #0x13
    c494:	cset	w8, hi  // hi = pmore
    c498:	cmp	x27, x24
    c49c:	sub	x8, x27, x8
    c4a0:	csel	x9, x8, x27, hi  // hi = pmore
    c4a4:	csel	x24, x8, x24, hi  // hi = pmore
    c4a8:	str	x22, [x25, x9, lsl #3]
    c4ac:	cbz	x26, c4bc <scols_sort_table@@SMARTCOLS_2.25+0x240>
    c4b0:	ldr	x23, [sp, #8]
    c4b4:	mov	x22, x26
    c4b8:	b	c410 <scols_sort_table@@SMARTCOLS_2.25+0x194>
    c4bc:	cbz	x24, c5b4 <scols_sort_table@@SMARTCOLS_2.25+0x338>
    c4c0:	mov	x22, xzr
    c4c4:	mov	x25, xzr
    c4c8:	add	x26, sp, #0x8
    c4cc:	ldr	x23, [x26, x25, lsl #3]
    c4d0:	cbz	x23, c534 <scols_sort_table@@SMARTCOLS_2.25+0x2b8>
    c4d4:	sub	x27, x29, #0x10
    c4d8:	cbz	x22, c528 <scols_sort_table@@SMARTCOLS_2.25+0x2ac>
    c4dc:	mov	x0, x23
    c4e0:	mov	x1, x22
    c4e4:	mov	x2, x20
    c4e8:	blr	x21
    c4ec:	cmp	w0, #0x0
    c4f0:	b.le	c50c <scols_sort_table@@SMARTCOLS_2.25+0x290>
    c4f4:	str	x22, [x27]
    c4f8:	ldr	x8, [x22]
    c4fc:	mov	x27, x22
    c500:	mov	x22, x8
    c504:	cbnz	x23, c520 <scols_sort_table@@SMARTCOLS_2.25+0x2a4>
    c508:	b	c524 <scols_sort_table@@SMARTCOLS_2.25+0x2a8>
    c50c:	str	x23, [x27]
    c510:	ldr	x8, [x23]
    c514:	mov	x27, x23
    c518:	mov	x23, x8
    c51c:	cbz	x23, c524 <scols_sort_table@@SMARTCOLS_2.25+0x2a8>
    c520:	cbnz	x22, c4dc <scols_sort_table@@SMARTCOLS_2.25+0x260>
    c524:	cbz	x23, c52c <scols_sort_table@@SMARTCOLS_2.25+0x2b0>
    c528:	mov	x22, x23
    c52c:	str	x22, [x27]
    c530:	ldur	x22, [x29, #-16]
    c534:	add	x25, x25, #0x1
    c538:	cmp	x25, x24
    c53c:	b.ne	c4cc <scols_sort_table@@SMARTCOLS_2.25+0x250>  // b.any
    c540:	add	x8, sp, #0x8
    c544:	ldr	x23, [x8, x24, lsl #3]
    c548:	cmp	x23, #0x0
    c54c:	cset	w8, ne  // ne = any
    c550:	cbz	x22, c5c4 <scols_sort_table@@SMARTCOLS_2.25+0x348>
    c554:	cbz	x23, c5c4 <scols_sort_table@@SMARTCOLS_2.25+0x348>
    c558:	mov	x24, x19
    c55c:	mov	x0, x23
    c560:	mov	x1, x22
    c564:	mov	x2, x20
    c568:	blr	x21
    c56c:	cmp	w0, #0x0
    c570:	b.le	c58c <scols_sort_table@@SMARTCOLS_2.25+0x310>
    c574:	str	x22, [x24]
    c578:	ldr	x8, [x22]
    c57c:	str	x24, [x22, #8]
    c580:	mov	x24, x22
    c584:	mov	x22, x8
    c588:	b	c5a0 <scols_sort_table@@SMARTCOLS_2.25+0x324>
    c58c:	str	x23, [x24]
    c590:	ldr	x8, [x23]
    c594:	str	x24, [x23, #8]
    c598:	mov	x24, x23
    c59c:	mov	x23, x8
    c5a0:	cmp	x23, #0x0
    c5a4:	cset	w8, ne  // ne = any
    c5a8:	cbz	x23, c5c8 <scols_sort_table@@SMARTCOLS_2.25+0x34c>
    c5ac:	cbnz	x22, c55c <scols_sort_table@@SMARTCOLS_2.25+0x2e0>
    c5b0:	b	c5c8 <scols_sort_table@@SMARTCOLS_2.25+0x34c>
    c5b4:	ldr	x23, [sp, #8]
    c5b8:	mov	x22, xzr
    c5bc:	cmp	x23, #0x0
    c5c0:	cset	w8, ne  // ne = any
    c5c4:	mov	x24, x19
    c5c8:	cmp	w8, #0x0
    c5cc:	csel	x0, x23, x22, ne  // ne = any
    c5d0:	str	x0, [x24]
    c5d4:	mov	x1, x0
    c5d8:	mov	x2, x20
    c5dc:	mov	x22, x24
    c5e0:	blr	x21
    c5e4:	ldr	x24, [x24]
    c5e8:	ldr	x0, [x24]
    c5ec:	str	x22, [x24, #8]
    c5f0:	cbnz	x0, c5d4 <scols_sort_table@@SMARTCOLS_2.25+0x358>
    c5f4:	str	x19, [x24]
    c5f8:	str	x24, [x19, #8]
    c5fc:	ldp	x20, x19, [sp, #272]
    c600:	ldp	x22, x21, [sp, #256]
    c604:	ldp	x24, x23, [sp, #240]
    c608:	ldp	x26, x25, [sp, #224]
    c60c:	ldp	x28, x27, [sp, #208]
    c610:	ldp	x29, x30, [sp, #192]
    c614:	add	sp, sp, #0x120
    c618:	ret
    c61c:	stp	x29, x30, [sp, #-48]!
    c620:	str	x21, [sp, #16]
    c624:	stp	x20, x19, [sp, #32]
    c628:	mov	x29, sp
    c62c:	cbz	x0, c67c <scols_sort_table@@SMARTCOLS_2.25+0x400>
    c630:	cbz	x1, c69c <scols_sort_table@@SMARTCOLS_2.25+0x420>
    c634:	mov	x19, x2
    c638:	cbz	x2, c6bc <scols_sort_table@@SMARTCOLS_2.25+0x440>
    c63c:	ldr	x8, [x19, #8]
    c640:	sub	x0, x0, #0x30
    c644:	sub	x20, x1, #0x30
    c648:	mov	x1, x8
    c64c:	bl	8270 <scols_line_get_cell@plt>
    c650:	ldr	x1, [x19, #8]
    c654:	mov	x21, x0
    c658:	mov	x0, x20
    c65c:	bl	8270 <scols_line_get_cell@plt>
    c660:	ldp	x3, x2, [x19, #128]
    c664:	mov	x1, x0
    c668:	mov	x0, x21
    c66c:	ldp	x20, x19, [sp, #32]
    c670:	ldr	x21, [sp, #16]
    c674:	ldp	x29, x30, [sp], #48
    c678:	br	x3
    c67c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
    c680:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c684:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c688:	add	x0, x0, #0xa3e
    c68c:	add	x1, x1, #0x9b8
    c690:	add	x3, x3, #0xc72
    c694:	mov	w2, #0x5a9                 	// #1449
    c698:	bl	8140 <__assert_fail@plt>
    c69c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    c6a0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c6a4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c6a8:	add	x0, x0, #0x125
    c6ac:	add	x1, x1, #0x9b8
    c6b0:	add	x3, x3, #0xc72
    c6b4:	mov	w2, #0x5aa                 	// #1450
    c6b8:	bl	8140 <__assert_fail@plt>
    c6bc:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c6c0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c6c4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c6c8:	add	x0, x0, #0xcbe
    c6cc:	add	x1, x1, #0x9b8
    c6d0:	add	x3, x3, #0xc72
    c6d4:	mov	w2, #0x5ab                 	// #1451
    c6d8:	bl	8140 <__assert_fail@plt>
    c6dc:	stp	x29, x30, [sp, #-48]!
    c6e0:	stp	x22, x21, [sp, #16]
    c6e4:	stp	x20, x19, [sp, #32]
    c6e8:	mov	x21, x0
    c6ec:	ldr	x22, [x21, #64]!
    c6f0:	mov	x20, x0
    c6f4:	mov	x19, x1
    c6f8:	mov	x29, sp
    c6fc:	cmp	x22, x21
    c700:	b.eq	c734 <scols_sort_table@@SMARTCOLS_2.25+0x4b8>  // b.none
    c704:	sub	x0, x22, #0x50
    c708:	mov	x1, x19
    c70c:	bl	c6dc <scols_sort_table@@SMARTCOLS_2.25+0x460>
    c710:	ldr	x22, [x22]
    c714:	cmp	x22, x21
    c718:	b.ne	c704 <scols_sort_table@@SMARTCOLS_2.25+0x488>  // b.any
    c71c:	adrp	x1, c000 <scols_table_enable_minout@@SMARTCOLS_2.35+0x80>
    c720:	add	x1, x1, #0xa68
    c724:	mov	x0, x21
    c728:	mov	x2, x19
    c72c:	bl	c3ac <scols_sort_table@@SMARTCOLS_2.25+0x130>
    c730:	cbz	x20, c74c <scols_sort_table@@SMARTCOLS_2.25+0x4d0>
    c734:	ldr	x8, [x20, #128]
    c738:	cbz	x8, c74c <scols_sort_table@@SMARTCOLS_2.25+0x4d0>
    c73c:	ldr	x9, [x8, #16]
    c740:	add	x10, x20, #0x60
    c744:	cmp	x9, x10
    c748:	b.eq	c75c <scols_sort_table@@SMARTCOLS_2.25+0x4e0>  // b.none
    c74c:	ldp	x20, x19, [sp, #32]
    c750:	ldp	x22, x21, [sp, #16]
    c754:	ldp	x29, x30, [sp], #48
    c758:	ret
    c75c:	ldr	x21, [x8, #32]!
    c760:	cmp	x21, x8
    c764:	b.eq	c784 <scols_sort_table@@SMARTCOLS_2.25+0x508>  // b.none
    c768:	sub	x0, x21, #0x50
    c76c:	mov	x1, x19
    c770:	bl	c6dc <scols_sort_table@@SMARTCOLS_2.25+0x460>
    c774:	ldr	x8, [x20, #128]
    c778:	ldr	x21, [x21]
    c77c:	add	x8, x8, #0x20
    c780:	b	c760 <scols_sort_table@@SMARTCOLS_2.25+0x4e4>
    c784:	mov	x0, x21
    c788:	mov	x2, x19
    c78c:	ldp	x20, x19, [sp, #32]
    c790:	ldp	x22, x21, [sp, #16]
    c794:	adrp	x1, c000 <scols_table_enable_minout@@SMARTCOLS_2.35+0x80>
    c798:	add	x1, x1, #0xa68
    c79c:	ldp	x29, x30, [sp], #48
    c7a0:	b	c3ac <scols_sort_table@@SMARTCOLS_2.25+0x130>

000000000000c7a4 <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    c7a4:	cbz	x0, c854 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb0>
    c7a8:	sub	sp, sp, #0x40
    c7ac:	stp	x29, x30, [sp, #32]
    c7b0:	stp	x20, x19, [sp, #48]
    c7b4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c7b8:	ldr	x8, [x8, #4024]
    c7bc:	mov	x19, x0
    c7c0:	add	x29, sp, #0x20
    c7c4:	ldrb	w8, [x8]
    c7c8:	tbnz	w8, #4, c85c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb8>
    c7cc:	add	x0, sp, #0x8
    c7d0:	mov	w1, wzr
    c7d4:	bl	7530 <scols_reset_iter@plt>
    c7d8:	add	x20, x19, #0x70
    c7dc:	add	x19, x19, #0x78
    c7e0:	ldr	x9, [sp, #16]
    c7e4:	cbz	x9, c7f0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x4c>
    c7e8:	ldr	x8, [sp, #8]
    c7ec:	b	c808 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x64>
    c7f0:	ldr	w8, [sp, #24]
    c7f4:	mov	x9, x20
    c7f8:	cmp	w8, #0x0
    c7fc:	csel	x8, x20, x19, eq  // eq = none
    c800:	ldr	x8, [x8]
    c804:	stp	x8, x20, [sp, #8]
    c808:	cmp	x8, x9
    c80c:	b.eq	c840 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x9c>  // b.none
    c810:	ldr	w9, [sp, #24]
    c814:	add	x10, x8, #0x8
    c818:	cmp	w9, #0x0
    c81c:	csel	x9, x8, x10, eq  // eq = none
    c820:	ldr	x9, [x9]
    c824:	str	x9, [sp, #8]
    c828:	ldr	x9, [x8, #64]
    c82c:	cbnz	x9, c7e0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x3c>
    c830:	sub	x0, x8, #0x30
    c834:	mov	x1, xzr
    c838:	bl	c8a4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x100>
    c83c:	b	c7e0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x3c>
    c840:	ldp	x20, x19, [sp, #48]
    c844:	ldp	x29, x30, [sp, #32]
    c848:	mov	w0, wzr
    c84c:	add	sp, sp, #0x40
    c850:	ret
    c854:	mov	w0, #0xffffffea            	// #-22
    c858:	ret
    c85c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c860:	ldr	x8, [x8, #4016]
    c864:	ldr	x20, [x8]
    c868:	bl	77c0 <getpid@plt>
    c86c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c870:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c874:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c878:	mov	w2, w0
    c87c:	add	x1, x1, #0x84b
    c880:	add	x3, x3, #0x859
    c884:	add	x4, x4, #0x930
    c888:	mov	x0, x20
    c88c:	bl	8280 <fprintf@plt>
    c890:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c894:	add	x1, x1, #0xba9
    c898:	mov	x0, x19
    c89c:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c8a0:	b	c7cc <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x28>
    c8a4:	stp	x29, x30, [sp, #-32]!
    c8a8:	mov	x8, x0
    c8ac:	stp	x20, x19, [sp, #16]
    c8b0:	mov	x29, sp
    c8b4:	cbz	x1, c8e0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x13c>
    c8b8:	mov	x9, x8
    c8bc:	ldr	x10, [x9, #48]!
    c8c0:	ldr	x11, [x9, #8]
    c8c4:	str	x11, [x10, #8]
    c8c8:	str	x10, [x11]
    c8cc:	str	x9, [x9]
    c8d0:	ldr	x10, [x1, #48]!
    c8d4:	str	x9, [x10, #8]
    c8d8:	stp	x10, x1, [x9]
    c8dc:	str	x9, [x1]
    c8e0:	mov	x19, x8
    c8e4:	ldr	x20, [x19, #64]!
    c8e8:	cmp	x20, x19
    c8ec:	b.eq	c90c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x168>  // b.none
    c8f0:	sub	x0, x20, #0x50
    c8f4:	mov	x1, x8
    c8f8:	bl	c8a4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x100>
    c8fc:	ldr	x20, [x20]
    c900:	mov	x8, x0
    c904:	cmp	x20, x19
    c908:	b.ne	c8f0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x14c>  // b.any
    c90c:	ldp	x20, x19, [sp, #16]
    c910:	mov	x0, x8
    c914:	ldp	x29, x30, [sp], #32
    c918:	ret

000000000000c91c <scols_table_set_termforce@@SMARTCOLS_2.29>:
    c91c:	cbz	x0, c930 <scols_table_set_termforce@@SMARTCOLS_2.29+0x14>
    c920:	mov	x8, x0
    c924:	mov	w0, wzr
    c928:	str	w1, [x8, #64]
    c92c:	ret
    c930:	mov	w0, #0xffffffea            	// #-22
    c934:	ret

000000000000c938 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    c938:	ldr	w0, [x0, #64]
    c93c:	ret

000000000000c940 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    c940:	stp	x29, x30, [sp, #-48]!
    c944:	str	x21, [sp, #16]
    c948:	stp	x20, x19, [sp, #32]
    c94c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c950:	ldr	x8, [x8, #4024]
    c954:	mov	x19, x1
    c958:	mov	x20, x0
    c95c:	mov	x29, sp
    c960:	ldrb	w8, [x8]
    c964:	tbnz	w8, #4, c980 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x40>
    c968:	str	x19, [x20, #40]
    c96c:	ldp	x20, x19, [sp, #32]
    c970:	ldr	x21, [sp, #16]
    c974:	mov	w0, wzr
    c978:	ldp	x29, x30, [sp], #48
    c97c:	ret
    c980:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c984:	ldr	x8, [x8, #4016]
    c988:	ldr	x21, [x8]
    c98c:	bl	77c0 <getpid@plt>
    c990:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c994:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c998:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c99c:	mov	w2, w0
    c9a0:	add	x1, x1, #0x84b
    c9a4:	add	x3, x3, #0x859
    c9a8:	add	x4, x4, #0x930
    c9ac:	mov	x0, x21
    c9b0:	bl	8280 <fprintf@plt>
    c9b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    c9b8:	add	x1, x1, #0xbbf
    c9bc:	mov	x0, x20
    c9c0:	mov	x2, x19
    c9c4:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c9c8:	b	c968 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x28>

000000000000c9cc <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    c9cc:	ldr	x0, [x0, #40]
    c9d0:	ret

000000000000c9d4 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    c9d4:	stp	x29, x30, [sp, #-48]!
    c9d8:	str	x21, [sp, #16]
    c9dc:	stp	x20, x19, [sp, #32]
    c9e0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    c9e4:	ldr	x8, [x8, #4024]
    c9e8:	mov	x19, x1
    c9ec:	mov	x20, x0
    c9f0:	mov	x29, sp
    c9f4:	ldrb	w8, [x8]
    c9f8:	tbnz	w8, #4, ca14 <scols_table_set_termheight@@SMARTCOLS_2.31+0x40>
    c9fc:	str	x19, [x20, #48]
    ca00:	ldp	x20, x19, [sp, #32]
    ca04:	ldr	x21, [sp, #16]
    ca08:	mov	w0, wzr
    ca0c:	ldp	x29, x30, [sp], #48
    ca10:	ret
    ca14:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ca18:	ldr	x8, [x8, #4016]
    ca1c:	ldr	x21, [x8]
    ca20:	bl	77c0 <getpid@plt>
    ca24:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ca28:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ca2c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ca30:	mov	w2, w0
    ca34:	add	x1, x1, #0x84b
    ca38:	add	x3, x3, #0x859
    ca3c:	add	x4, x4, #0x930
    ca40:	mov	x0, x21
    ca44:	bl	8280 <fprintf@plt>
    ca48:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ca4c:	add	x1, x1, #0xbd8
    ca50:	mov	x0, x20
    ca54:	mov	x2, x19
    ca58:	bl	a1e0 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ca5c:	b	c9fc <scols_table_set_termheight@@SMARTCOLS_2.31+0x28>

000000000000ca60 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    ca60:	ldr	x0, [x0, #48]
    ca64:	ret
    ca68:	stp	x29, x30, [sp, #-48]!
    ca6c:	str	x21, [sp, #16]
    ca70:	stp	x20, x19, [sp, #32]
    ca74:	mov	x29, sp
    ca78:	cbz	x0, cac8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x68>
    ca7c:	cbz	x1, cae8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x88>
    ca80:	mov	x19, x2
    ca84:	cbz	x2, cb08 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa8>
    ca88:	ldr	x8, [x19, #8]
    ca8c:	sub	x0, x0, #0x50
    ca90:	sub	x20, x1, #0x50
    ca94:	mov	x1, x8
    ca98:	bl	8270 <scols_line_get_cell@plt>
    ca9c:	ldr	x1, [x19, #8]
    caa0:	mov	x21, x0
    caa4:	mov	x0, x20
    caa8:	bl	8270 <scols_line_get_cell@plt>
    caac:	ldp	x3, x2, [x19, #128]
    cab0:	mov	x1, x0
    cab4:	mov	x0, x21
    cab8:	ldp	x20, x19, [sp, #32]
    cabc:	ldr	x21, [sp, #16]
    cac0:	ldp	x29, x30, [sp], #48
    cac4:	br	x3
    cac8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
    cacc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cad0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cad4:	add	x0, x0, #0xa3e
    cad8:	add	x1, x1, #0x9b8
    cadc:	add	x3, x3, #0xcc1
    cae0:	mov	w2, #0x5bc                 	// #1468
    cae4:	bl	8140 <__assert_fail@plt>
    cae8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    caec:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    caf0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    caf4:	add	x0, x0, #0x125
    caf8:	add	x1, x1, #0x9b8
    cafc:	add	x3, x3, #0xcc1
    cb00:	mov	w2, #0x5bd                 	// #1469
    cb04:	bl	8140 <__assert_fail@plt>
    cb08:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cb0c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cb10:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cb14:	add	x0, x0, #0xcbe
    cb18:	add	x1, x1, #0x9b8
    cb1c:	add	x3, x3, #0xcc1
    cb20:	mov	w2, #0x5be                 	// #1470
    cb24:	bl	8140 <__assert_fail@plt>
    cb28:	stp	x29, x30, [sp, #-96]!
    cb2c:	stp	x28, x27, [sp, #16]
    cb30:	stp	x26, x25, [sp, #32]
    cb34:	stp	x24, x23, [sp, #48]
    cb38:	stp	x22, x21, [sp, #64]
    cb3c:	stp	x20, x19, [sp, #80]
    cb40:	mov	x29, sp
    cb44:	cbz	x0, d024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c4>
    cb48:	mov	x22, x1
    cb4c:	cbz	x1, d044 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e4>
    cb50:	mov	x21, x2
    cb54:	cbz	x2, d064 <scols_table_get_termheight@@SMARTCOLS_2.31+0x604>
    cb58:	mov	x19, x3
    cb5c:	cbz	x3, d084 <scols_table_get_termheight@@SMARTCOLS_2.31+0x624>
    cb60:	ldr	x8, [x21, #8]
    cb64:	ldr	x9, [x0, #16]
    cb68:	mov	x20, x0
    cb6c:	cmp	x8, x9
    cb70:	b.hi	d0a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x644>  // b.pmore
    cb74:	mov	x0, x19
    cb78:	bl	10064 <scols_get_library_version@@SMARTCOLS_2.25+0x20c>
    cb7c:	ldr	x1, [x21, #8]
    cb80:	mov	x0, x22
    cb84:	bl	8270 <scols_line_get_cell@plt>
    cb88:	cbz	x0, cb98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x138>
    cb8c:	bl	7680 <scols_cell_get_data@plt>
    cb90:	mov	x23, x0
    cb94:	b	cb9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13c>
    cb98:	mov	x23, xzr
    cb9c:	mov	x0, x21
    cba0:	bl	7ec0 <scols_column_is_tree@plt>
    cba4:	cbz	w0, cbe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x180>
    cba8:	mov	x0, x20
    cbac:	bl	7dd0 <scols_table_is_json@plt>
    cbb0:	cbnz	w0, cee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x488>
    cbb4:	ldrb	w8, [x21, #224]
    cbb8:	tbz	w8, #1, cee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x488>
    cbbc:	ldrh	w8, [x20, #248]
    cbc0:	tbnz	w8, #3, cc08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8>
    cbc4:	ldr	x9, [x20, #176]
    cbc8:	adrp	x10, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    cbcc:	add	x10, x10, #0x2a5
    cbd0:	ldr	x9, [x9, #96]
    cbd4:	cmp	x9, #0x0
    cbd8:	csel	x24, x10, x9, eq  // eq = none
    cbdc:	b	cc10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b0>
    cbe0:	cbz	x23, cf8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x52c>
    cbe4:	mov	x0, x19
    cbe8:	mov	x1, x23
    cbec:	ldp	x20, x19, [sp, #80]
    cbf0:	ldp	x22, x21, [sp, #64]
    cbf4:	ldp	x24, x23, [sp, #48]
    cbf8:	ldp	x26, x25, [sp, #32]
    cbfc:	ldp	x28, x27, [sp, #16]
    cc00:	ldp	x29, x30, [sp], #96
    cc04:	b	10164 <scols_get_library_version@@SMARTCOLS_2.25+0x30c>
    cc08:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    cc0c:	add	x24, x24, #0x67f
    cc10:	mov	x9, x20
    cc14:	ldr	x10, [x9, #128]!
    cc18:	cmp	x10, x9
    cc1c:	b.eq	cee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x488>  // b.none
    cc20:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    cc24:	ldr	x9, [x9, #4024]
    cc28:	ldrb	w9, [x9]
    cc2c:	tbnz	w9, #3, cfd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x574>
    cc30:	tbnz	w8, #4, cee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x488>
    cc34:	ldr	x8, [x20, #152]
    cc38:	cbz	x8, cedc <scols_table_get_termheight@@SMARTCOLS_2.31+0x47c>
    cc3c:	mov	x25, xzr
    cc40:	mov	x26, xzr
    cc44:	mov	x27, #0xfffffffffffffffd    	// #-3
    cc48:	mov	w28, #0x3                   	// #3
    cc4c:	ldr	x8, [x20, #144]
    cc50:	ldr	x8, [x8, x25, lsl #3]
    cc54:	cbz	x8, cc94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x234>
    cc58:	ldr	w8, [x8, #64]
    cc5c:	sub	w8, w8, #0x1
    cc60:	cmp	w8, #0x6
    cc64:	b.hi	cec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x464>  // b.pmore
    cc68:	adrp	x11, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cc6c:	add	x11, x11, #0xd10
    cc70:	adr	x9, cc80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x220>
    cc74:	ldrb	w10, [x11, x8]
    cc78:	add	x9, x9, x10, lsl #2
    cc7c:	br	x9
    cc80:	ldr	x8, [x20, #176]
    cc84:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cc88:	add	x9, x9, #0xad5
    cc8c:	ldr	x8, [x8, #48]
    cc90:	b	cd8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x32c>
    cc94:	ldrb	w8, [x20, #248]
    cc98:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    cc9c:	add	x2, x2, #0x67f
    cca0:	tbnz	w8, #3, ccbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x25c>
    cca4:	ldr	x8, [x20, #176]
    cca8:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ccac:	add	x9, x9, #0x2a5
    ccb0:	ldr	x8, [x8, #96]
    ccb4:	cmp	x8, #0x0
    ccb8:	csel	x2, x9, x8, eq  // eq = none
    ccbc:	mov	w1, #0x3                   	// #3
    ccc0:	mov	x0, x19
    ccc4:	bl	10118 <scols_get_library_version@@SMARTCOLS_2.25+0x2c0>
    ccc8:	b	cec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x464>
    cccc:	ldrb	w8, [x20, #248]
    ccd0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    ccd4:	add	x1, x1, #0x67f
    ccd8:	tbnz	w8, #3, ccf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x294>
    ccdc:	ldr	x8, [x20, #176]
    cce0:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    cce4:	add	x9, x9, #0x2a5
    cce8:	ldr	x8, [x8, #96]
    ccec:	cmp	x8, #0x0
    ccf0:	csel	x1, x9, x8, eq  // eq = none
    ccf4:	mov	x0, x19
    ccf8:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    ccfc:	ldr	x8, [x20, #176]
    cd00:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cd04:	add	x9, x9, #0xad0
    cd08:	mov	x0, x19
    cd0c:	ldr	x8, [x8, #72]
    cd10:	cmp	x8, #0x0
    cd14:	csel	x1, x9, x8, eq  // eq = none
    cd18:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    cd1c:	ldr	x9, [x20, #152]
    cd20:	add	x8, x25, #0x3
    cd24:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    cd28:	add	x24, x24, #0x57a
    cd2c:	cmp	x9, x8
    cd30:	b.ls	ce90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x430>  // b.plast
    cd34:	ldr	x10, [x20, #144]
    cd38:	add	x8, x26, x27
    cd3c:	add	x8, x8, x9
    cd40:	add	x9, x9, x27
    cd44:	add	x10, x10, x28, lsl #3
    cd48:	ldr	x11, [x10]
    cd4c:	cbnz	x11, ce80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x420>
    cd50:	add	x26, x26, #0x1
    cd54:	subs	x9, x9, #0x1
    cd58:	add	x10, x10, #0x8
    cd5c:	b.ne	cd48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e8>  // b.any
    cd60:	mov	x26, x8
    cd64:	b	ce90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x430>
    cd68:	ldr	x8, [x20, #176]
    cd6c:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cd70:	add	x9, x9, #0xadd
    cd74:	ldr	x8, [x8, #64]
    cd78:	b	cd8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x32c>
    cd7c:	ldr	x8, [x20, #176]
    cd80:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cd84:	add	x9, x9, #0xfe8
    cd88:	ldr	x8, [x8, #56]
    cd8c:	cmp	x8, #0x0
    cd90:	csel	x1, x9, x8, eq  // eq = none
    cd94:	mov	x0, x19
    cd98:	b	ce78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x418>
    cd9c:	mov	x0, x19
    cda0:	mov	x1, x24
    cda4:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    cda8:	ldr	x8, [x20, #176]
    cdac:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cdb0:	add	x9, x9, #0xaca
    cdb4:	mov	x0, x19
    cdb8:	ldr	x8, [x8, #80]
    cdbc:	cmp	x8, #0x0
    cdc0:	csel	x1, x9, x8, eq  // eq = none
    cdc4:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    cdc8:	ldr	x8, [x20, #152]
    cdcc:	add	x9, x25, #0x3
    cdd0:	cmp	x8, x9
    cdd4:	b.ls	ce88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x428>  // b.plast
    cdd8:	ldr	x10, [x20, #144]
    cddc:	add	x9, x26, x27
    cde0:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    cde4:	add	x9, x9, x8
    cde8:	add	x10, x10, x28, lsl #3
    cdec:	add	x24, x24, #0x57a
    cdf0:	ldr	x11, [x10]
    cdf4:	cbnz	x11, ce80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x420>
    cdf8:	sub	x8, x8, #0x1
    cdfc:	add	x26, x26, #0x1
    ce00:	cmp	x28, x8
    ce04:	add	x10, x10, #0x8
    ce08:	b.ne	cdf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x390>  // b.any
    ce0c:	mov	x26, x9
    ce10:	b	ce90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x430>
    ce14:	ldr	x8, [x20, #176]
    ce18:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ce1c:	add	x9, x9, #0xad3
    ce20:	mov	x0, x19
    ce24:	ldr	x8, [x8, #32]
    ce28:	cmp	x8, #0x0
    ce2c:	csel	x1, x9, x8, eq  // eq = none
    ce30:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    ce34:	mov	w1, #0x2                   	// #2
    ce38:	mov	x0, x19
    ce3c:	mov	x2, x24
    ce40:	b	ccc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x264>
    ce44:	mov	x0, x19
    ce48:	mov	x1, x24
    ce4c:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    ce50:	ldr	x8, [x20, #176]
    ce54:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ce58:	add	x9, x9, #0xad3
    ce5c:	mov	x0, x19
    ce60:	ldr	x8, [x8, #32]
    ce64:	cmp	x8, #0x0
    ce68:	csel	x1, x9, x8, eq  // eq = none
    ce6c:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    ce70:	mov	x0, x19
    ce74:	mov	x1, x24
    ce78:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    ce7c:	b	cec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x464>
    ce80:	mov	w8, #0x1                   	// #1
    ce84:	b	ceb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x450>
    ce88:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ce8c:	add	x24, x24, #0x57a
    ce90:	ldr	x8, [x20, #176]
    ce94:	add	x1, x26, #0x1
    ce98:	mov	x0, x19
    ce9c:	ldr	x8, [x8, #40]
    cea0:	cmp	x8, #0x0
    cea4:	csel	x2, x24, x8, eq  // eq = none
    cea8:	bl	10118 <scols_get_library_version@@SMARTCOLS_2.25+0x2c0>
    ceac:	mov	w8, wzr
    ceb0:	ldr	x9, [x20, #176]
    ceb4:	ldr	x9, [x9, #40]
    ceb8:	cmp	x9, #0x0
    cebc:	csel	x24, x24, x9, eq  // eq = none
    cec0:	cbz	w8, cee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x488>
    cec4:	ldr	x8, [x20, #152]
    cec8:	add	x25, x25, #0x3
    cecc:	sub	x27, x27, #0x3
    ced0:	add	x28, x28, #0x3
    ced4:	cmp	x25, x8
    ced8:	b.cc	cc4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec>  // b.lo, b.ul, b.last
    cedc:	mov	x0, x19
    cee0:	mov	x1, x24
    cee4:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    cee8:	ldr	x8, [x22, #112]
    ceec:	cbz	x8, cf04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    cef0:	mov	x0, x20
    cef4:	bl	7dd0 <scols_table_is_json@plt>
    cef8:	cbz	w0, cf40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4e0>
    cefc:	ldr	x8, [x22, #112]
    cf00:	cbnz	x8, cf0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4ac>
    cf04:	ldrb	w8, [x21, #224]
    cf08:	tbz	w8, #1, cf18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4b8>
    cf0c:	mov	x0, x20
    cf10:	bl	7dd0 <scols_table_is_json@plt>
    cf14:	cbz	w0, cf80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    cf18:	cbz	x23, cf8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x52c>
    cf1c:	mov	x0, x19
    cf20:	mov	x1, x23
    cf24:	ldp	x20, x19, [sp, #80]
    cf28:	ldp	x22, x21, [sp, #64]
    cf2c:	ldp	x24, x23, [sp, #48]
    cf30:	ldp	x26, x25, [sp, #32]
    cf34:	ldp	x28, x27, [sp, #16]
    cf38:	ldp	x29, x30, [sp], #96
    cf3c:	b	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    cf40:	ldr	x1, [x22, #112]
    cf44:	mov	x0, x20
    cf48:	mov	x2, x19
    cf4c:	bl	d0c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x664>
    cf50:	cbnz	w0, cf90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x530>
    cf54:	ldr	x8, [x22, #112]
    cf58:	cbz	x8, cf6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x50c>
    cf5c:	ldr	x8, [x8, #72]
    cf60:	add	x9, x22, #0x50
    cf64:	cmp	x8, x9
    cf68:	b.eq	cfac <scols_table_get_termheight@@SMARTCOLS_2.31+0x54c>  // b.none
    cf6c:	ldr	x8, [x20, #176]
    cf70:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cf74:	add	x9, x9, #0xaca
    cf78:	ldr	x8, [x8, #8]
    cf7c:	b	cfbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x55c>
    cf80:	mov	x0, x19
    cf84:	bl	10188 <scols_get_library_version@@SMARTCOLS_2.25+0x330>
    cf88:	cbnz	x23, cf1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4bc>
    cf8c:	mov	w0, wzr
    cf90:	ldp	x20, x19, [sp, #80]
    cf94:	ldp	x22, x21, [sp, #64]
    cf98:	ldp	x24, x23, [sp, #48]
    cf9c:	ldp	x26, x25, [sp, #32]
    cfa0:	ldp	x28, x27, [sp, #16]
    cfa4:	ldp	x29, x30, [sp], #96
    cfa8:	ret
    cfac:	ldr	x8, [x20, #176]
    cfb0:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cfb4:	add	x9, x9, #0xad0
    cfb8:	ldr	x8, [x8, #24]
    cfbc:	cmp	x8, #0x0
    cfc0:	csel	x1, x9, x8, eq  // eq = none
    cfc4:	mov	x0, x19
    cfc8:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    cfcc:	cbnz	w0, cf90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x530>
    cfd0:	b	cefc <scols_table_get_termheight@@SMARTCOLS_2.31+0x49c>
    cfd4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    cfd8:	ldr	x8, [x8, #4016]
    cfdc:	ldr	x25, [x8]
    cfe0:	bl	77c0 <getpid@plt>
    cfe4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cfe8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cfec:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    cff0:	mov	w2, w0
    cff4:	add	x1, x1, #0x84b
    cff8:	add	x3, x3, #0x859
    cffc:	add	x4, x4, #0x8c0
    d000:	mov	x0, x25
    d004:	bl	8280 <fprintf@plt>
    d008:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d00c:	add	x1, x1, #0xfd2
    d010:	mov	x0, x22
    d014:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    d018:	ldrh	w8, [x20, #248]
    d01c:	tbz	w8, #4, cc34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d4>
    d020:	b	cee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x488>
    d024:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d028:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d02c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d030:	add	x0, x0, #0x9b5
    d034:	add	x1, x1, #0xd1d
    d038:	add	x3, x3, #0xd36
    d03c:	mov	w2, #0x25c                 	// #604
    d040:	bl	8140 <__assert_fail@plt>
    d044:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d048:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d04c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d050:	add	x0, x0, #0xdb0
    d054:	add	x1, x1, #0xd1d
    d058:	add	x3, x3, #0xd36
    d05c:	mov	w2, #0x25d                 	// #605
    d060:	bl	8140 <__assert_fail@plt>
    d064:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d068:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d06c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d070:	add	x0, x0, #0xcbe
    d074:	add	x1, x1, #0xd1d
    d078:	add	x3, x3, #0xd36
    d07c:	mov	w2, #0x25e                 	// #606
    d080:	bl	8140 <__assert_fail@plt>
    d084:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d088:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d08c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d090:	add	x0, x0, #0xdb3
    d094:	add	x1, x1, #0xd1d
    d098:	add	x3, x3, #0xd36
    d09c:	mov	w2, #0x25f                 	// #607
    d0a0:	bl	8140 <__assert_fail@plt>
    d0a4:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d0a8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d0ac:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d0b0:	add	x0, x0, #0xdb7
    d0b4:	add	x1, x1, #0xd1d
    d0b8:	add	x3, x3, #0xd36
    d0bc:	mov	w2, #0x260                 	// #608
    d0c0:	bl	8140 <__assert_fail@plt>
    d0c4:	stp	x29, x30, [sp, #-48]!
    d0c8:	str	x21, [sp, #16]
    d0cc:	stp	x20, x19, [sp, #32]
    d0d0:	mov	x29, sp
    d0d4:	cbz	x1, d160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x700>
    d0d8:	mov	x19, x2
    d0dc:	cbz	x2, d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0x720>
    d0e0:	mov	x21, x1
    d0e4:	ldr	x1, [x1, #112]
    d0e8:	cbz	x1, d130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6d0>
    d0ec:	mov	x2, x19
    d0f0:	mov	x20, x0
    d0f4:	bl	d0c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x664>
    d0f8:	cbnz	w0, d134 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6d4>
    d0fc:	ldr	x8, [x21, #112]
    d100:	cbz	x8, d114 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b4>
    d104:	ldr	x8, [x8, #72]
    d108:	add	x9, x21, #0x50
    d10c:	cmp	x8, x9
    d110:	b.eq	d144 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e4>  // b.none
    d114:	ldr	x8, [x20, #176]
    d118:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d11c:	add	x9, x9, #0xacd
    d120:	ldr	x8, [x8, #16]
    d124:	cmp	x8, #0x0
    d128:	csel	x1, x9, x8, eq  // eq = none
    d12c:	b	d14c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6ec>
    d130:	mov	w0, wzr
    d134:	ldp	x20, x19, [sp, #32]
    d138:	ldr	x21, [sp, #16]
    d13c:	ldp	x29, x30, [sp], #48
    d140:	ret
    d144:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d148:	add	x1, x1, #0x2a4
    d14c:	mov	x0, x19
    d150:	ldp	x20, x19, [sp, #32]
    d154:	ldr	x21, [sp, #16]
    d158:	ldp	x29, x30, [sp], #48
    d15c:	b	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    d160:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d164:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d168:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d16c:	add	x0, x0, #0xdb0
    d170:	add	x1, x1, #0xd1d
    d174:	add	x3, x3, #0xfec
    d178:	mov	w2, #0x63                  	// #99
    d17c:	bl	8140 <__assert_fail@plt>
    d180:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d184:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d188:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d18c:	add	x0, x0, #0xdb3
    d190:	add	x1, x1, #0xd1d
    d194:	add	x3, x3, #0xfec
    d198:	mov	w2, #0x64                  	// #100
    d19c:	bl	8140 <__assert_fail@plt>
    d1a0:	sub	sp, sp, #0x60
    d1a4:	stp	x29, x30, [sp, #16]
    d1a8:	stp	x26, x25, [sp, #32]
    d1ac:	stp	x24, x23, [sp, #48]
    d1b0:	stp	x22, x21, [sp, #64]
    d1b4:	stp	x20, x19, [sp, #80]
    d1b8:	add	x29, sp, #0x10
    d1bc:	str	xzr, [sp]
    d1c0:	cbz	x0, d4d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa70>
    d1c4:	mov	x22, x0
    d1c8:	ldr	x20, [x22, #184]!
    d1cc:	mov	x19, x0
    d1d0:	cbz	x20, d2c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x864>
    d1d4:	adrp	x25, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d1d8:	ldr	x25, [x25, #4024]
    d1dc:	ldrb	w8, [x25]
    d1e0:	tbnz	w8, #4, d3e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x980>
    d1e4:	ldrh	w21, [x19, #248]
    d1e8:	mov	x0, x20
    d1ec:	bl	7440 <strlen@plt>
    d1f0:	tbnz	w21, #12, d244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7e4>
    d1f4:	bl	15634 <scols_init_debug@@SMARTCOLS_2.25+0x278c>
    d1f8:	cbz	x0, d2bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x85c>
    d1fc:	add	x24, x0, #0x1
    d200:	mov	x0, x24
    d204:	bl	7830 <malloc@plt>
    d208:	mov	x20, x0
    d20c:	cbz	x0, d26c <scols_table_get_termheight@@SMARTCOLS_2.31+0x80c>
    d210:	ldr	x0, [x22]
    d214:	mov	x1, sp
    d218:	mov	x2, x20
    d21c:	mov	x3, xzr
    d220:	bl	152e8 <scols_init_debug@@SMARTCOLS_2.25+0x2440>
    d224:	mov	x21, xzr
    d228:	mov	w23, #0xffffffea            	// #-22
    d22c:	cbz	x0, d3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x948>
    d230:	ldr	x8, [sp]
    d234:	add	x8, x8, #0x1
    d238:	cmp	x8, #0x2
    d23c:	b.cs	d25c <scols_table_get_termheight@@SMARTCOLS_2.31+0x7fc>  // b.hs, b.nlast
    d240:	b	d3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x948>
    d244:	add	x24, x0, #0x1
    d248:	mov	x0, x20
    d24c:	str	x24, [sp]
    d250:	bl	7aa0 <strdup@plt>
    d254:	mov	x20, x0
    d258:	cbz	x0, d26c <scols_table_get_termheight@@SMARTCOLS_2.31+0x80c>
    d25c:	ldrb	w8, [x19, #248]
    d260:	tbnz	w8, #2, d278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x818>
    d264:	mov	w26, #0x50                  	// #80
    d268:	b	d27c <scols_table_get_termheight@@SMARTCOLS_2.31+0x81c>
    d26c:	mov	x21, xzr
    d270:	mov	w23, #0xfffffff4            	// #-12
    d274:	b	d3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x948>
    d278:	ldr	x26, [x19, #40]
    d27c:	add	x23, x26, x24
    d280:	mov	x0, x23
    d284:	str	x26, [sp, #8]
    d288:	bl	7830 <malloc@plt>
    d28c:	mov	x21, x0
    d290:	cbz	x0, d380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x920>
    d294:	mov	x0, x22
    d298:	bl	7bf0 <scols_cell_get_alignment@plt>
    d29c:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d2a0:	cmp	w0, #0x2
    d2a4:	add	x22, x22, #0x2a5
    d2a8:	b.eq	d2cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x86c>  // b.none
    d2ac:	cmp	w0, #0x1
    d2b0:	b.ne	d2d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x874>  // b.any
    d2b4:	mov	w4, #0x2                   	// #2
    d2b8:	b	d314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b4>
    d2bc:	ldrb	w8, [x25]
    d2c0:	tbnz	w8, #4, d478 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa18>
    d2c4:	mov	w23, wzr
    d2c8:	b	d3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x960>
    d2cc:	mov	w4, #0x1                   	// #1
    d2d0:	b	d314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b4>
    d2d4:	ldr	x8, [sp]
    d2d8:	cmp	x8, x26
    d2dc:	b.cs	d310 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b0>  // b.hs, b.nlast
    d2e0:	mov	x0, x19
    d2e4:	bl	79f0 <scols_table_is_maxout@plt>
    d2e8:	cbnz	w0, d310 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b0>
    d2ec:	bl	7c60 <__ctype_b_loc@plt>
    d2f0:	ldr	x8, [x19, #176]
    d2f4:	ldr	x9, [x0]
    d2f8:	ldr	x8, [x8, #88]
    d2fc:	cmp	x8, #0x0
    d300:	csel	x8, x22, x8, eq  // eq = none
    d304:	ldrsb	x8, [x8]
    d308:	ldrh	w8, [x9, x8, lsl #1]
    d30c:	tbnz	w8, #0, d4c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa60>
    d310:	mov	w4, wzr
    d314:	ldr	x8, [x19, #176]
    d318:	add	x3, sp, #0x8
    d31c:	mov	x0, x20
    d320:	mov	x1, x21
    d324:	ldr	x8, [x8, #88]
    d328:	mov	x2, x23
    d32c:	mov	w5, wzr
    d330:	cmp	x8, #0x0
    d334:	csel	x8, x22, x8, eq  // eq = none
    d338:	ldrsb	w6, [x8]
    d33c:	bl	15864 <scols_init_debug@@SMARTCOLS_2.25+0x29bc>
    d340:	cmn	w0, #0x1
    d344:	b.eq	d380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x920>  // b.none
    d348:	ldrb	w8, [x19, #248]
    d34c:	tbz	w8, #1, d388 <scols_table_get_termheight@@SMARTCOLS_2.31+0x928>
    d350:	ldr	x0, [x19, #192]
    d354:	cbz	x0, d388 <scols_table_get_termheight@@SMARTCOLS_2.31+0x928>
    d358:	mov	x22, x19
    d35c:	ldr	x1, [x22, #72]!
    d360:	bl	7470 <fputs@plt>
    d364:	ldr	x1, [x22]
    d368:	mov	x0, x21
    d36c:	bl	7470 <fputs@plt>
    d370:	ldr	x1, [x22]
    d374:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d378:	add	x0, x0, #0xe2f
    d37c:	b	d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0x934>
    d380:	mov	w23, #0xffffffea            	// #-22
    d384:	b	d3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x948>
    d388:	mov	x22, x19
    d38c:	ldr	x1, [x22, #72]!
    d390:	mov	x0, x21
    d394:	bl	7470 <fputs@plt>
    d398:	ldr	x1, [x22]
    d39c:	mov	w0, #0xa                   	// #10
    d3a0:	bl	7670 <fputc@plt>
    d3a4:	mov	w23, wzr
    d3a8:	mov	x0, x20
    d3ac:	bl	7cc0 <free@plt>
    d3b0:	mov	x0, x21
    d3b4:	bl	7cc0 <free@plt>
    d3b8:	ldrb	w8, [x25]
    d3bc:	tbnz	w8, #4, d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9cc>
    d3c0:	mov	w0, w23
    d3c4:	ldp	x20, x19, [sp, #80]
    d3c8:	ldp	x22, x21, [sp, #64]
    d3cc:	ldp	x24, x23, [sp, #48]
    d3d0:	ldp	x26, x25, [sp, #32]
    d3d4:	ldp	x29, x30, [sp, #16]
    d3d8:	add	sp, sp, #0x60
    d3dc:	ret
    d3e0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d3e4:	ldr	x8, [x8, #4016]
    d3e8:	ldr	x20, [x8]
    d3ec:	bl	77c0 <getpid@plt>
    d3f0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d3f4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d3f8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d3fc:	mov	w2, w0
    d400:	add	x1, x1, #0x84b
    d404:	add	x3, x3, #0x859
    d408:	add	x4, x4, #0x930
    d40c:	mov	x0, x20
    d410:	bl	8280 <fprintf@plt>
    d414:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d418:	add	x1, x1, #0xe00
    d41c:	mov	x0, x19
    d420:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    d424:	ldr	x20, [x19, #184]
    d428:	b	d1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x784>
    d42c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d430:	ldr	x8, [x8, #4016]
    d434:	ldr	x20, [x8]
    d438:	bl	77c0 <getpid@plt>
    d43c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d440:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d444:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d448:	mov	w2, w0
    d44c:	add	x1, x1, #0x84b
    d450:	add	x3, x3, #0x859
    d454:	add	x4, x4, #0x930
    d458:	mov	x0, x20
    d45c:	bl	8280 <fprintf@plt>
    d460:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d464:	add	x1, x1, #0xe34
    d468:	mov	x0, x19
    d46c:	mov	w2, w23
    d470:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    d474:	b	d3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x960>
    d478:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d47c:	ldr	x8, [x8, #4016]
    d480:	ldr	x20, [x8]
    d484:	bl	77c0 <getpid@plt>
    d488:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d48c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d490:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d494:	mov	w2, w0
    d498:	add	x1, x1, #0x84b
    d49c:	add	x3, x3, #0x859
    d4a0:	add	x4, x4, #0x930
    d4a4:	mov	x0, x20
    d4a8:	bl	8280 <fprintf@plt>
    d4ac:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d4b0:	add	x1, x1, #0xe0f
    d4b4:	mov	x0, x19
    d4b8:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    d4bc:	b	d2c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x864>
    d4c0:	ldr	x8, [sp]
    d4c4:	mov	w4, wzr
    d4c8:	str	x8, [sp, #8]
    d4cc:	b	d314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b4>
    d4d0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d4d4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d4d8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d4dc:	add	x0, x0, #0x9b5
    d4e0:	add	x1, x1, #0xd1d
    d4e4:	add	x3, x3, #0xdcf
    d4e8:	mov	w2, #0x2bf                 	// #703
    d4ec:	bl	8140 <__assert_fail@plt>
    d4f0:	sub	sp, sp, #0x120
    d4f4:	stp	x29, x30, [sp, #240]
    d4f8:	add	x29, sp, #0xf0
    d4fc:	str	x28, [sp, #256]
    d500:	stp	x20, x19, [sp, #272]
    d504:	stp	x2, x3, [x29, #-112]
    d508:	stp	x4, x5, [x29, #-96]
    d50c:	stp	x6, x7, [x29, #-80]
    d510:	stp	q1, q2, [sp, #16]
    d514:	stp	q3, q4, [sp, #48]
    d518:	str	q0, [sp]
    d51c:	stp	q5, q6, [sp, #80]
    d520:	str	q7, [sp, #112]
    d524:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d528:	ldr	x20, [x20, #4016]
    d52c:	mov	x19, x1
    d530:	cbz	x0, d55c <scols_table_get_termheight@@SMARTCOLS_2.31+0xafc>
    d534:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d538:	ldr	x9, [x9, #4024]
    d53c:	ldrb	w9, [x9, #3]
    d540:	tbnz	w9, #0, d55c <scols_table_get_termheight@@SMARTCOLS_2.31+0xafc>
    d544:	mov	x8, x0
    d548:	ldr	x0, [x20]
    d54c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d550:	add	x1, x1, #0x870
    d554:	mov	x2, x8
    d558:	bl	8280 <fprintf@plt>
    d55c:	mov	x8, #0xffffffffffffffd0    	// #-48
    d560:	mov	x10, sp
    d564:	sub	x11, x29, #0x70
    d568:	movk	x8, #0xff80, lsl #32
    d56c:	add	x9, x29, #0x30
    d570:	add	x10, x10, #0x80
    d574:	add	x11, x11, #0x30
    d578:	stp	x10, x8, [x29, #-16]
    d57c:	stp	x9, x11, [x29, #-32]
    d580:	ldp	q0, q1, [x29, #-32]
    d584:	ldr	x0, [x20]
    d588:	sub	x2, x29, #0x40
    d58c:	mov	x1, x19
    d590:	stp	q0, q1, [x29, #-64]
    d594:	bl	8120 <vfprintf@plt>
    d598:	ldr	x1, [x20]
    d59c:	mov	w0, #0xa                   	// #10
    d5a0:	bl	7670 <fputc@plt>
    d5a4:	ldp	x20, x19, [sp, #272]
    d5a8:	ldr	x28, [sp, #256]
    d5ac:	ldp	x29, x30, [sp, #240]
    d5b0:	add	sp, sp, #0x120
    d5b4:	ret
    d5b8:	sub	sp, sp, #0x60
    d5bc:	stp	x29, x30, [sp, #32]
    d5c0:	stp	x24, x23, [sp, #48]
    d5c4:	stp	x22, x21, [sp, #64]
    d5c8:	stp	x20, x19, [sp, #80]
    d5cc:	add	x29, sp, #0x20
    d5d0:	cbz	x0, d820 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    d5d4:	ldrh	w8, [x0, #248]
    d5d8:	mov	x19, x0
    d5dc:	and	w8, w8, #0x180
    d5e0:	cmp	w8, #0x100
    d5e4:	b.eq	d610 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb0>  // b.none
    d5e8:	mov	x0, x19
    d5ec:	mov	x20, x1
    d5f0:	bl	7500 <scols_table_is_noheadings@plt>
    d5f4:	cbnz	w0, d610 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb0>
    d5f8:	mov	x0, x19
    d5fc:	bl	8020 <scols_table_is_export@plt>
    d600:	cbnz	w0, d610 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb0>
    d604:	mov	x0, x19
    d608:	bl	7dd0 <scols_table_is_json@plt>
    d60c:	cbz	w0, d630 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbd0>
    d610:	mov	w22, wzr
    d614:	mov	w0, w22
    d618:	ldp	x20, x19, [sp, #80]
    d61c:	ldp	x22, x21, [sp, #64]
    d620:	ldp	x24, x23, [sp, #48]
    d624:	ldp	x29, x30, [sp, #32]
    d628:	add	sp, sp, #0x60
    d62c:	ret
    d630:	mov	x8, x19
    d634:	ldr	x9, [x8, #112]!
    d638:	cmp	x9, x8
    d63c:	b.eq	d610 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb0>  // b.none
    d640:	adrp	x23, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d644:	ldr	x23, [x23, #4024]
    d648:	ldrb	w8, [x23]
    d64c:	tbnz	w8, #4, d7d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd78>
    d650:	mov	x0, sp
    d654:	mov	w1, wzr
    d658:	bl	7530 <scols_reset_iter@plt>
    d65c:	mov	x1, sp
    d660:	sub	x2, x29, #0x8
    d664:	mov	x0, x19
    d668:	bl	7ff0 <scols_table_next_column@plt>
    d66c:	cbnz	w0, d72c <scols_table_get_termheight@@SMARTCOLS_2.31+0xccc>
    d670:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d674:	add	x21, x21, #0x2a5
    d678:	ldur	x0, [x29, #-8]
    d67c:	bl	80b0 <scols_column_is_hidden@plt>
    d680:	cbnz	w0, d718 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcb8>
    d684:	mov	x0, x20
    d688:	bl	10064 <scols_get_library_version@@SMARTCOLS_2.25+0x20c>
    d68c:	ldur	x8, [x29, #-8]
    d690:	ldrb	w8, [x8, #224]
    d694:	tbz	w8, #1, d6e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc84>
    d698:	mov	x0, x19
    d69c:	bl	7510 <scols_table_is_tree@plt>
    d6a0:	cbz	w0, d6e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc84>
    d6a4:	ldur	x0, [x29, #-8]
    d6a8:	bl	7ec0 <scols_column_is_tree@plt>
    d6ac:	cbz	w0, d6e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc84>
    d6b0:	ldr	x8, [x19, #152]
    d6b4:	cmn	x8, #0x1
    d6b8:	b.eq	d6e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc84>  // b.none
    d6bc:	mov	x24, xzr
    d6c0:	mov	x0, x20
    d6c4:	mov	x1, x21
    d6c8:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    d6cc:	cbnz	w0, d7cc <scols_table_get_termheight@@SMARTCOLS_2.31+0xd6c>
    d6d0:	ldr	x8, [x19, #152]
    d6d4:	add	x24, x24, #0x1
    d6d8:	add	x8, x8, #0x1
    d6dc:	cmp	x24, x8
    d6e0:	b.cc	d6c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc60>  // b.lo, b.ul, b.last
    d6e4:	ldur	x8, [x29, #-8]
    d6e8:	add	x0, x8, #0xa8
    d6ec:	bl	7680 <scols_cell_get_data@plt>
    d6f0:	mov	x1, x0
    d6f4:	mov	x0, x20
    d6f8:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    d6fc:	cbnz	w0, d7cc <scols_table_get_termheight@@SMARTCOLS_2.31+0xd6c>
    d700:	ldur	x1, [x29, #-8]
    d704:	mov	x0, x19
    d708:	mov	x2, xzr
    d70c:	mov	x4, x20
    d710:	add	x3, x1, #0xa8
    d714:	bl	d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xde0>
    d718:	mov	x1, sp
    d71c:	sub	x2, x29, #0x8
    d720:	mov	x0, x19
    d724:	bl	7ff0 <scols_table_next_column@plt>
    d728:	cbz	w0, d678 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc18>
    d72c:	ldr	x8, [x19, #88]
    d730:	ldr	x1, [x19, #72]
    d734:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d738:	add	x9, x9, #0xc17
    d73c:	cmp	x8, #0x0
    d740:	csel	x0, x9, x8, eq  // eq = none
    d744:	bl	7470 <fputs@plt>
    d748:	ldr	x8, [x19, #232]
    d74c:	mov	w22, wzr
    d750:	add	x8, x8, #0x1
    d754:	str	x8, [x19, #232]
    d758:	ldrh	w9, [x19, #248]
    d75c:	ldr	x10, [x19, #48]
    d760:	orr	w11, w9, #0x100
    d764:	add	x8, x10, x8
    d768:	strh	w11, [x19, #248]
    d76c:	str	x8, [x19, #240]
    d770:	tbz	w9, #7, d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb4>
    d774:	ldrb	w8, [x23]
    d778:	tbz	w8, #4, d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb4>
    d77c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d780:	ldr	x8, [x8, #4016]
    d784:	ldr	x20, [x8]
    d788:	bl	77c0 <getpid@plt>
    d78c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d790:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d794:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d798:	mov	w2, w0
    d79c:	add	x1, x1, #0x84b
    d7a0:	add	x3, x3, #0x859
    d7a4:	add	x4, x4, #0x930
    d7a8:	mov	x0, x20
    d7ac:	bl	8280 <fprintf@plt>
    d7b0:	ldp	x3, x2, [x19, #232]
    d7b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d7b8:	add	x1, x1, #0xeac
    d7bc:	mov	x0, x19
    d7c0:	mov	w4, w22
    d7c4:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    d7c8:	b	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb4>
    d7cc:	ldr	x8, [x19, #232]
    d7d0:	mov	w22, w0
    d7d4:	b	d758 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcf8>
    d7d8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    d7dc:	ldr	x8, [x8, #4016]
    d7e0:	ldr	x21, [x8]
    d7e4:	bl	77c0 <getpid@plt>
    d7e8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d7ec:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d7f0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d7f4:	mov	w2, w0
    d7f8:	add	x1, x1, #0x84b
    d7fc:	add	x3, x3, #0x859
    d800:	add	x4, x4, #0x930
    d804:	mov	x0, x21
    d808:	bl	8280 <fprintf@plt>
    d80c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d810:	add	x1, x1, #0xe9c
    d814:	mov	x0, x19
    d818:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    d81c:	b	d650 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf0>
    d820:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d824:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d828:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    d82c:	add	x0, x0, #0x9b5
    d830:	add	x1, x1, #0xd1d
    d834:	add	x3, x3, #0xe50
    d838:	mov	w2, #0x324                 	// #804
    d83c:	bl	8140 <__assert_fail@plt>
    d840:	sub	sp, sp, #0x70
    d844:	stp	x29, x30, [sp, #16]
    d848:	stp	x28, x27, [sp, #32]
    d84c:	stp	x26, x25, [sp, #48]
    d850:	stp	x24, x23, [sp, #64]
    d854:	stp	x22, x21, [sp, #80]
    d858:	stp	x20, x19, [sp, #96]
    d85c:	add	x29, sp, #0x10
    d860:	str	xzr, [sp, #8]
    d864:	cbz	x0, df3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x14dc>
    d868:	mov	x21, x1
    d86c:	cbz	x1, df5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    d870:	mov	x19, x0
    d874:	mov	x0, x4
    d878:	mov	x23, x4
    d87c:	mov	x25, x3
    d880:	mov	x22, x2
    d884:	bl	1019c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    d888:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    d88c:	add	x26, x26, #0x69d
    d890:	cmp	x0, #0x0
    d894:	csel	x24, x26, x0, eq  // eq = none
    d898:	mov	x0, x21
    d89c:	bl	eb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2128>
    d8a0:	ldr	w8, [x19, #224]
    d8a4:	mov	w20, w0
    d8a8:	cmp	w8, #0x3
    d8ac:	b.eq	da08 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfa8>  // b.none
    d8b0:	cmp	w8, #0x2
    d8b4:	b.eq	d930 <scols_table_get_termheight@@SMARTCOLS_2.31+0xed0>  // b.none
    d8b8:	cmp	w8, #0x1
    d8bc:	b.ne	da60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1000>  // b.any
    d8c0:	ldrb	w26, [x24]
    d8c4:	cbz	w26, d9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xf8c>
    d8c8:	ldr	x21, [x19, #72]
    d8cc:	bl	7c60 <__ctype_b_loc@plt>
    d8d0:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d8d4:	mov	x22, x0
    d8d8:	add	x24, x24, #0x1
    d8dc:	mov	w25, #0x4003                	// #16387
    d8e0:	add	x23, x23, #0x11d
    d8e4:	and	w2, w26, #0xff
    d8e8:	cmp	w2, #0x5c
    d8ec:	b.eq	d918 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb8>  // b.none
    d8f0:	ldr	x8, [x22]
    d8f4:	and	x9, x26, #0xff
    d8f8:	ldrh	w8, [x8, x9, lsl #1]
    d8fc:	and	w8, w8, w25
    d900:	cmp	w8, #0x4, lsl #12
    d904:	b.ne	d918 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb8>  // b.any
    d908:	sxtb	w0, w26
    d90c:	mov	x1, x21
    d910:	bl	7670 <fputc@plt>
    d914:	b	d924 <scols_table_get_termheight@@SMARTCOLS_2.31+0xec4>
    d918:	mov	x0, x21
    d91c:	mov	x1, x23
    d920:	bl	8280 <fprintf@plt>
    d924:	ldrb	w26, [x24], #1
    d928:	cbnz	w26, d8e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe84>
    d92c:	b	d9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xf8c>
    d930:	ldr	x22, [x19, #72]
    d934:	add	x0, x21, #0xa8
    d938:	bl	7680 <scols_cell_get_data@plt>
    d93c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d940:	mov	x2, x0
    d944:	add	x1, x1, #0xe0
    d948:	mov	x0, x22
    d94c:	bl	8280 <fprintf@plt>
    d950:	ldr	x21, [x19, #72]
    d954:	mov	w0, #0x22                  	// #34
    d958:	mov	x1, x21
    d95c:	bl	7670 <fputc@plt>
    d960:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d964:	mov	x28, #0x5                   	// #5
    d968:	mov	w26, #0x4002                	// #16386
    d96c:	add	x22, x22, #0x11d
    d970:	mov	w27, #0x1                   	// #1
    d974:	movk	x28, #0x4400, lsl #48
    d978:	ldrsb	w25, [x24]
    d97c:	and	w23, w25, #0xff
    d980:	sub	w8, w23, #0x22
    d984:	cmp	w8, #0x3e
    d988:	b.hi	d9b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf50>  // b.pmore
    d98c:	lsl	x8, x27, x8
    d990:	tst	x8, x28
    d994:	b.eq	d9b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf50>  // b.none
    d998:	mov	x0, x21
    d99c:	mov	x1, x22
    d9a0:	mov	w2, w23
    d9a4:	bl	8280 <fprintf@plt>
    d9a8:	add	x24, x24, #0x1
    d9ac:	b	d978 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf18>
    d9b0:	cbz	w23, d9e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf80>
    d9b4:	bl	7c60 <__ctype_b_loc@plt>
    d9b8:	ldr	x8, [x0]
    d9bc:	and	x9, x25, #0xff
    d9c0:	ldrh	w8, [x8, x9, lsl #1]
    d9c4:	and	w8, w8, w26
    d9c8:	cmp	w8, #0x4, lsl #12
    d9cc:	b.ne	d998 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf38>  // b.any
    d9d0:	mov	w0, w25
    d9d4:	mov	x1, x21
    d9d8:	bl	7670 <fputc@plt>
    d9dc:	b	d9a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf48>
    d9e0:	mov	w0, #0x22                  	// #34
    d9e4:	mov	x1, x21
    d9e8:	bl	7670 <fputc@plt>
    d9ec:	cbnz	w20, dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>
    d9f0:	ldp	x1, x8, [x19, #72]
    d9f4:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    d9f8:	add	x9, x9, #0x2a5
    d9fc:	cmp	x8, #0x0
    da00:	csel	x0, x9, x8, eq  // eq = none
    da04:	b	dcf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1290>
    da08:	add	x0, x21, #0xa8
    da0c:	bl	7680 <scols_cell_get_data@plt>
    da10:	ldr	x1, [x19, #72]
    da14:	mov	w2, #0xffffffff            	// #-1
    da18:	bl	ebe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2180>
    da1c:	ldr	x1, [x19, #72]
    da20:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    da24:	add	x0, x0, #0xe4
    da28:	bl	7470 <fputs@plt>
    da2c:	ldr	w8, [x21, #76]
    da30:	cmp	w8, #0x2
    da34:	b.eq	db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10d8>  // b.none
    da38:	cmp	w8, #0x1
    da3c:	b.eq	db70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1110>  // b.none
    da40:	cbnz	w8, dce0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1280>
    da44:	ldrb	w8, [x24]
    da48:	ldr	x1, [x19, #72]
    da4c:	cbz	w8, dcd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1274>
    da50:	mov	x0, x24
    da54:	mov	w2, wzr
    da58:	bl	ebe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2180>
    da5c:	b	dce0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1280>
    da60:	ldrb	w8, [x19, #248]
    da64:	tbnz	w8, #1, da70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1010>
    da68:	mov	x25, xzr
    da6c:	b	da8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x102c>
    da70:	cbz	x25, da78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1018>
    da74:	ldr	x25, [x25, #8]
    da78:	cbz	x22, da84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1024>
    da7c:	cbnz	x25, da84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1024>
    da80:	ldr	x25, [x22, #24]
    da84:	cbnz	x25, da8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x102c>
    da88:	ldr	x25, [x21, #88]
    da8c:	mov	x0, x21
    da90:	bl	74a0 <scols_column_get_safechars@plt>
    da94:	mov	x3, x0
    da98:	add	x2, sp, #0x8
    da9c:	mov	x0, x19
    daa0:	mov	x1, x23
    daa4:	bl	101b4 <scols_get_library_version@@SMARTCOLS_2.25+0x35c>
    daa8:	cmp	x0, #0x0
    daac:	csel	x26, x26, x0, eq  // eq = none
    dab0:	mov	x0, x26
    dab4:	bl	7440 <strlen@plt>
    dab8:	ldrb	w8, [x26]
    dabc:	ldr	x24, [x21, #16]
    dac0:	mov	x27, x0
    dac4:	cbz	w8, db14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10b4>
    dac8:	mov	x0, x21
    dacc:	bl	7940 <scols_column_is_customwrap@plt>
    dad0:	cbz	w0, db14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10b4>
    dad4:	ldp	x8, x2, [x21, #152]
    dad8:	mov	x0, x21
    dadc:	mov	x1, x26
    dae0:	blr	x8
    dae4:	cbz	x0, db14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10b4>
    dae8:	sub	x28, x0, x26
    daec:	mov	x1, x0
    daf0:	sub	x2, x27, x28
    daf4:	mov	x0, x21
    daf8:	bl	ed3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22dc>
    dafc:	mov	x0, x26
    db00:	mov	x1, x28
    db04:	mov	x2, xzr
    db08:	bl	15128 <scols_init_debug@@SMARTCOLS_2.25+0x2280>
    db0c:	mov	x27, x28
    db10:	str	x0, [sp, #8]
    db14:	ldr	x8, [sp, #8]
    db18:	cbz	w20, db98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1138>
    db1c:	cmp	x8, x24
    db20:	b.cs	db98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1138>  // b.hs, b.nlast
    db24:	mov	x0, x19
    db28:	bl	79f0 <scols_table_is_maxout@plt>
    db2c:	cbz	w0, db84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1124>
    db30:	ldr	x8, [sp, #8]
    db34:	b	db98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1138>
    db38:	ldrb	w8, [x24]
    db3c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    db40:	add	x0, x0, #0xeb
    db44:	cbz	w8, db68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1108>
    db48:	cmp	w8, #0x30
    db4c:	b.eq	db68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1108>  // b.none
    db50:	cmp	w8, #0x4e
    db54:	b.eq	db68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1108>  // b.none
    db58:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    db5c:	add	x9, x9, #0xf1
    db60:	cmp	w8, #0x6e
    db64:	csel	x0, x0, x9, eq  // eq = none
    db68:	ldr	x1, [x19, #72]
    db6c:	b	dcdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x127c>
    db70:	ldrb	w8, [x24]
    db74:	ldr	x1, [x19, #72]
    db78:	cbz	w8, dcd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1274>
    db7c:	mov	x0, x24
    db80:	b	dcdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x127c>
    db84:	mov	x0, x21
    db88:	bl	7ca0 <scols_column_is_right@plt>
    db8c:	ldr	x8, [sp, #8]
    db90:	cmp	w0, #0x0
    db94:	csel	x24, x8, x24, eq  // eq = none
    db98:	cmp	x8, x24
    db9c:	b.ls	dbc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1160>  // b.plast
    dba0:	mov	x0, x21
    dba4:	bl	8060 <scols_column_is_trunc@plt>
    dba8:	cbz	w0, dbc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1160>
    dbac:	add	x1, sp, #0x8
    dbb0:	mov	x0, x26
    dbb4:	str	x24, [sp, #8]
    dbb8:	bl	15720 <scols_init_debug@@SMARTCOLS_2.25+0x2878>
    dbbc:	mov	x27, x0
    dbc0:	ldr	x8, [sp, #8]
    dbc4:	cmp	x8, x24
    dbc8:	b.ls	dc24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11c4>  // b.plast
    dbcc:	mov	x0, x21
    dbd0:	bl	79d0 <scols_column_is_wrap@plt>
    dbd4:	cbz	w0, dc24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11c4>
    dbd8:	mov	x0, x21
    dbdc:	bl	7940 <scols_column_is_customwrap@plt>
    dbe0:	cbnz	w0, dc24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11c4>
    dbe4:	mov	x0, x21
    dbe8:	mov	x1, x26
    dbec:	mov	x2, x27
    dbf0:	bl	ed3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22dc>
    dbf4:	add	x1, sp, #0x8
    dbf8:	mov	x0, x26
    dbfc:	str	x24, [sp, #8]
    dc00:	bl	15720 <scols_init_debug@@SMARTCOLS_2.25+0x2878>
    dc04:	add	x8, x0, #0x1
    dc08:	mov	x27, x0
    dc0c:	cmp	x8, #0x2
    dc10:	b.cc	dc24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11c4>  // b.lo, b.ul, b.last
    dc14:	mov	x0, x21
    dc18:	mov	x1, x27
    dc1c:	bl	ee20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c0>
    dc20:	b	dc2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x11cc>
    dc24:	cmn	x27, #0x1
    dc28:	b.eq	dccc <scols_table_get_termheight@@SMARTCOLS_2.31+0x126c>  // b.none
    dc2c:	ldrb	w8, [x26]
    dc30:	cbz	w8, dd6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x130c>
    dc34:	mov	x0, x21
    dc38:	bl	7ca0 <scols_column_is_right@plt>
    dc3c:	cbz	w0, dcf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1298>
    dc40:	cbz	x25, dc50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11f0>
    dc44:	ldr	x1, [x19, #72]
    dc48:	mov	x0, x25
    dc4c:	bl	7470 <fputs@plt>
    dc50:	ldr	x8, [sp, #8]
    dc54:	str	x25, [sp]
    dc58:	cmp	x8, x24
    dc5c:	b.cs	dca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1240>  // b.hs, b.nlast
    dc60:	adrp	x28, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    dc64:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    dc68:	sub	x27, x24, x8
    dc6c:	add	x28, x28, #0x67f
    dc70:	add	x25, x25, #0x2a5
    dc74:	ldrb	w8, [x19, #248]
    dc78:	mov	x0, x28
    dc7c:	tbnz	w8, #3, dc90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1230>
    dc80:	ldr	x8, [x19, #176]
    dc84:	ldr	x8, [x8, #96]
    dc88:	cmp	x8, #0x0
    dc8c:	csel	x0, x25, x8, eq  // eq = none
    dc90:	ldr	x1, [x19, #72]
    dc94:	bl	7470 <fputs@plt>
    dc98:	subs	x27, x27, #0x1
    dc9c:	b.ne	dc74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1214>  // b.any
    dca0:	ldr	x1, [x19, #72]
    dca4:	mov	x0, x26
    dca8:	bl	7470 <fputs@plt>
    dcac:	ldr	x8, [sp]
    dcb0:	cbz	x8, dcc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1264>
    dcb4:	ldr	x1, [x19, #72]
    dcb8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    dcbc:	add	x0, x0, #0xe2f
    dcc0:	bl	7470 <fputs@plt>
    dcc4:	str	x24, [sp, #8]
    dcc8:	b	dd6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x130c>
    dccc:	str	xzr, [sp, #8]
    dcd0:	b	dd6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x130c>
    dcd4:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    dcd8:	add	x0, x0, #0xe6
    dcdc:	bl	7470 <fputs@plt>
    dce0:	cbnz	w20, dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>
    dce4:	ldr	x1, [x19, #72]
    dce8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    dcec:	add	x0, x0, #0xf6
    dcf0:	bl	7470 <fputs@plt>
    dcf4:	b	dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>
    dcf8:	cbz	x25, dd60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1300>
    dcfc:	mov	x0, x23
    dd00:	bl	10274 <scols_get_library_version@@SMARTCOLS_2.25+0x41c>
    dd04:	mov	x28, x0
    dd08:	mov	x0, x21
    dd0c:	bl	7ec0 <scols_column_is_tree@plt>
    dd10:	cmp	x28, x27
    dd14:	b.cs	dd38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d8>  // b.hs, b.nlast
    dd18:	cbz	x28, dd38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d8>
    dd1c:	cbz	w0, dd38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d8>
    dd20:	ldr	x3, [x19, #72]
    dd24:	mov	w1, #0x1                   	// #1
    dd28:	mov	x0, x26
    dd2c:	mov	x2, x28
    dd30:	bl	7e10 <fwrite@plt>
    dd34:	add	x26, x26, x28
    dd38:	ldr	x1, [x19, #72]
    dd3c:	mov	x0, x25
    dd40:	bl	7470 <fputs@plt>
    dd44:	ldr	x1, [x19, #72]
    dd48:	mov	x0, x26
    dd4c:	bl	7470 <fputs@plt>
    dd50:	ldr	x1, [x19, #72]
    dd54:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    dd58:	add	x0, x0, #0xe2f
    dd5c:	b	dd68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1308>
    dd60:	ldr	x1, [x19, #72]
    dd64:	mov	x0, x26
    dd68:	bl	7470 <fputs@plt>
    dd6c:	mov	x0, x19
    dd70:	bl	7de0 <scols_table_is_minout@plt>
    dd74:	cbz	w0, dd8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x132c>
    dd78:	mov	x0, x19
    dd7c:	mov	x1, x21
    dd80:	mov	x2, x22
    dd84:	bl	eed4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2474>
    dd88:	cbnz	w0, dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>
    dd8c:	mov	x0, x19
    dd90:	bl	79f0 <scols_table_is_maxout@plt>
    dd94:	cbz	w20, ddbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x135c>
    dd98:	cbnz	w0, ddbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x135c>
    dd9c:	ldp	x20, x19, [sp, #96]
    dda0:	ldp	x22, x21, [sp, #80]
    dda4:	ldp	x24, x23, [sp, #64]
    dda8:	ldp	x26, x25, [sp, #48]
    ddac:	ldp	x28, x27, [sp, #32]
    ddb0:	ldp	x29, x30, [sp, #16]
    ddb4:	add	sp, sp, #0x70
    ddb8:	ret
    ddbc:	ldr	x8, [sp, #8]
    ddc0:	cmp	x8, x24
    ddc4:	b.cs	de0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13ac>  // b.hs, b.nlast
    ddc8:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    ddcc:	adrp	x27, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ddd0:	sub	x25, x24, x8
    ddd4:	add	x26, x26, #0x67f
    ddd8:	add	x27, x27, #0x2a5
    dddc:	ldrb	w8, [x19, #248]
    dde0:	mov	x0, x26
    dde4:	tbnz	w8, #3, ddf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1398>
    dde8:	ldr	x8, [x19, #176]
    ddec:	ldr	x8, [x8, #96]
    ddf0:	cmp	x8, #0x0
    ddf4:	csel	x0, x27, x8, eq  // eq = none
    ddf8:	ldr	x1, [x19, #72]
    ddfc:	bl	7470 <fputs@plt>
    de00:	subs	x25, x25, #0x1
    de04:	b.ne	dddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x137c>  // b.any
    de08:	ldr	x8, [sp, #8]
    de0c:	cmp	x8, x24
    de10:	b.ls	d9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xf8c>  // b.plast
    de14:	mov	x0, x21
    de18:	bl	8060 <scols_column_is_trunc@plt>
    de1c:	cbnz	w0, d9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xf8c>
    de20:	adrp	x25, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    de24:	ldr	x25, [x25, #4024]
    de28:	ldrb	w8, [x25]
    de2c:	tbnz	w8, #5, dea4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1444>
    de30:	mov	x0, x23
    de34:	bl	101a8 <scols_get_library_version@@SMARTCOLS_2.25+0x350>
    de38:	ldrb	w8, [x25]
    de3c:	mov	x20, x0
    de40:	tbnz	w8, #3, def4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1494>
    de44:	ldr	x8, [x19, #88]
    de48:	ldr	x1, [x19, #72]
    de4c:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    de50:	add	x9, x9, #0xc17
    de54:	cmp	x8, #0x0
    de58:	csel	x0, x9, x8, eq  // eq = none
    de5c:	bl	7470 <fputs@plt>
    de60:	ldr	x8, [x19, #232]
    de64:	mov	x23, xzr
    de68:	add	x8, x8, #0x1
    de6c:	str	x8, [x19, #232]
    de70:	mov	x0, x19
    de74:	mov	x1, x23
    de78:	bl	82a0 <scols_table_get_column@plt>
    de7c:	mov	x1, x0
    de80:	mov	x0, x19
    de84:	mov	x2, x22
    de88:	mov	x3, x20
    de8c:	bl	efd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2578>
    de90:	ldr	x8, [x21, #8]
    de94:	add	x23, x23, #0x1
    de98:	cmp	x23, x8
    de9c:	b.ls	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1410>  // b.plast
    dea0:	b	dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>
    dea4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    dea8:	ldr	x8, [x8, #4016]
    deac:	ldr	x20, [x8]
    deb0:	bl	77c0 <getpid@plt>
    deb4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    deb8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    debc:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    dec0:	mov	w2, w0
    dec4:	add	x1, x1, #0x84b
    dec8:	add	x3, x3, #0x859
    decc:	add	x4, x4, #0x877
    ded0:	mov	x0, x20
    ded4:	bl	8280 <fprintf@plt>
    ded8:	ldr	x2, [sp, #8]
    dedc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    dee0:	add	x1, x1, #0xf9
    dee4:	mov	x0, x21
    dee8:	mov	x3, x24
    deec:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    def0:	b	de30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13d0>
    def4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    def8:	ldr	x8, [x8, #4016]
    defc:	ldr	x23, [x8]
    df00:	bl	77c0 <getpid@plt>
    df04:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    df08:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    df0c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    df10:	mov	w2, w0
    df14:	add	x1, x1, #0x84b
    df18:	add	x3, x3, #0x859
    df1c:	add	x4, x4, #0x8c0
    df20:	mov	x0, x23
    df24:	bl	8280 <fprintf@plt>
    df28:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    df2c:	add	x1, x1, #0x1b6
    df30:	mov	x0, x22
    df34:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    df38:	b	de44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13e4>
    df3c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    df40:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    df44:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    df48:	add	x0, x0, #0x9b5
    df4c:	add	x1, x1, #0xd1d
    df50:	add	x3, x3, #0x54
    df54:	mov	w2, #0x1bd                 	// #445
    df58:	bl	8140 <__assert_fail@plt>
    df5c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    df60:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    df64:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    df68:	add	x0, x0, #0xcbe
    df6c:	add	x1, x1, #0xd1d
    df70:	add	x3, x3, #0x54
    df74:	mov	w2, #0x1be                 	// #446
    df78:	bl	8140 <__assert_fail@plt>
    df7c:	stp	x29, x30, [sp, #-64]!
    df80:	str	x23, [sp, #16]
    df84:	stp	x22, x21, [sp, #32]
    df88:	stp	x20, x19, [sp, #48]
    df8c:	mov	x29, sp
    df90:	cbz	x0, e0ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x164c>
    df94:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    df98:	ldr	x8, [x8, #4024]
    df9c:	mov	x19, x3
    dfa0:	mov	x20, x2
    dfa4:	mov	x21, x1
    dfa8:	ldrb	w8, [x8]
    dfac:	mov	x22, x0
    dfb0:	tbnz	w8, #4, e064 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1604>
    dfb4:	add	x2, x29, #0x18
    dfb8:	mov	x0, x22
    dfbc:	mov	x1, x20
    dfc0:	bl	7e90 <scols_table_next_line@plt>
    dfc4:	cbnz	w0, e04c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15ec>
    dfc8:	cbz	x20, dfe8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1588>
    dfcc:	ldr	x8, [x20, #8]
    dfd0:	cbz	x8, dfe8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1588>
    dfd4:	ldr	x9, [x20]
    dfd8:	cbz	x9, dfe8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1588>
    dfdc:	cmp	x9, x8
    dfe0:	cset	w23, eq  // eq = none
    dfe4:	b	dfec <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>
    dfe8:	mov	w23, wzr
    dfec:	mov	x0, x22
    dff0:	bl	f628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bc8>
    dff4:	ldr	x1, [x29, #24]
    dff8:	mov	x0, x22
    dffc:	mov	x2, x21
    e000:	bl	e0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x166c>
    e004:	mov	x0, x22
    e008:	mov	w1, w23
    e00c:	mov	w2, w23
    e010:	bl	f6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c40>
    e014:	cbz	x19, e024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15c4>
    e018:	ldr	x8, [x29, #24]
    e01c:	cmp	x8, x19
    e020:	b.eq	e04c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15ec>  // b.none
    e024:	cbnz	w23, dfb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1554>
    e028:	ldrb	w8, [x22, #248]
    e02c:	tbz	w8, #7, e03c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15dc>
    e030:	ldp	x9, x8, [x22, #232]
    e034:	cmp	x8, x9
    e038:	b.hi	dfb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1554>  // b.pmore
    e03c:	mov	x0, x22
    e040:	mov	x1, x21
    e044:	bl	d5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb58>
    e048:	b	dfb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1554>
    e04c:	ldp	x20, x19, [sp, #48]
    e050:	ldp	x22, x21, [sp, #32]
    e054:	ldr	x23, [sp, #16]
    e058:	mov	w0, wzr
    e05c:	ldp	x29, x30, [sp], #64
    e060:	ret
    e064:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e068:	ldr	x8, [x8, #4016]
    e06c:	ldr	x23, [x8]
    e070:	bl	77c0 <getpid@plt>
    e074:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e078:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e07c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e080:	mov	w2, w0
    e084:	add	x1, x1, #0x84b
    e088:	add	x3, x3, #0x859
    e08c:	add	x4, x4, #0x930
    e090:	mov	x0, x23
    e094:	bl	8280 <fprintf@plt>
    e098:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e09c:	add	x1, x1, #0xf4e
    e0a0:	mov	x0, x22
    e0a4:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e0a8:	b	dfb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1554>
    e0ac:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e0b0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e0b4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e0b8:	add	x0, x0, #0x9b5
    e0bc:	add	x1, x1, #0xd1d
    e0c0:	add	x3, x3, #0xed3
    e0c4:	mov	w2, #0x35c                 	// #860
    e0c8:	bl	8140 <__assert_fail@plt>
    e0cc:	sub	sp, sp, #0x90
    e0d0:	stp	x29, x30, [sp, #48]
    e0d4:	stp	x28, x27, [sp, #64]
    e0d8:	stp	x26, x25, [sp, #80]
    e0dc:	stp	x24, x23, [sp, #96]
    e0e0:	stp	x22, x21, [sp, #112]
    e0e4:	stp	x20, x19, [sp, #128]
    e0e8:	add	x29, sp, #0x30
    e0ec:	cbz	x1, e524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ac4>
    e0f0:	adrp	x24, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e0f4:	ldr	x24, [x24, #4024]
    e0f8:	mov	x19, x2
    e0fc:	mov	x20, x1
    e100:	mov	x21, x0
    e104:	ldrb	w8, [x24]
    e108:	tbnz	w8, #3, e4dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a7c>
    e10c:	add	x0, sp, #0x8
    e110:	mov	w1, wzr
    e114:	bl	7530 <scols_reset_iter@plt>
    e118:	mov	w22, wzr
    e11c:	mov	w25, wzr
    e120:	cbnz	w22, e4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>
    e124:	add	x1, sp, #0x8
    e128:	sub	x2, x29, #0x10
    e12c:	mov	x0, x21
    e130:	bl	7ff0 <scols_table_next_column@plt>
    e134:	cbnz	w0, e1a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1740>
    e138:	ldur	x0, [x29, #-16]
    e13c:	bl	80b0 <scols_column_is_hidden@plt>
    e140:	mov	w22, wzr
    e144:	cbnz	w0, e120 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c0>
    e148:	ldur	x2, [x29, #-16]
    e14c:	mov	x0, x21
    e150:	mov	x1, x20
    e154:	mov	x3, x19
    e158:	bl	cb28 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
    e15c:	mov	w22, w0
    e160:	cbnz	w0, e120 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c0>
    e164:	ldur	x23, [x29, #-16]
    e168:	mov	x0, x20
    e16c:	ldr	x1, [x23, #8]
    e170:	bl	8270 <scols_line_get_cell@plt>
    e174:	mov	x3, x0
    e178:	mov	x0, x21
    e17c:	mov	x1, x23
    e180:	mov	x2, x20
    e184:	mov	x4, x19
    e188:	bl	d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xde0>
    e18c:	ldur	x8, [x29, #-16]
    e190:	ldr	x8, [x8, #104]
    e194:	cmp	x8, #0x0
    e198:	csinc	w25, w25, wzr, eq  // eq = none
    e19c:	b	e120 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c0>
    e1a0:	cbz	w25, e4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>
    e1a4:	ldrb	w8, [x24]
    e1a8:	tbnz	w8, #3, e474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a14>
    e1ac:	ldr	x8, [x21, #88]
    e1b0:	ldr	x1, [x21, #72]
    e1b4:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e1b8:	add	x9, x9, #0xc17
    e1bc:	cmp	x8, #0x0
    e1c0:	csel	x0, x9, x8, eq  // eq = none
    e1c4:	bl	7470 <fputs@plt>
    e1c8:	ldr	x8, [x21, #232]
    e1cc:	add	x0, sp, #0x8
    e1d0:	mov	w1, wzr
    e1d4:	add	x8, x8, #0x1
    e1d8:	str	x8, [x21, #232]
    e1dc:	bl	7530 <scols_reset_iter@plt>
    e1e0:	mov	w26, wzr
    e1e4:	mov	w22, wzr
    e1e8:	cbnz	w22, e468 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a08>
    e1ec:	add	x1, sp, #0x8
    e1f0:	sub	x2, x29, #0x10
    e1f4:	mov	x0, x21
    e1f8:	bl	7ff0 <scols_table_next_column@plt>
    e1fc:	cbnz	w0, e468 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a08>
    e200:	ldur	x0, [x29, #-16]
    e204:	bl	80b0 <scols_column_is_hidden@plt>
    e208:	mov	w22, wzr
    e20c:	cbnz	w0, e1e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1788>
    e210:	ldur	x28, [x29, #-16]
    e214:	ldr	x8, [x28, #104]
    e218:	cbz	x8, e340 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18e0>
    e21c:	ldr	x1, [x28, #8]
    e220:	mov	x0, x20
    e224:	bl	8270 <scols_line_get_cell@plt>
    e228:	cbz	x21, e234 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17d4>
    e22c:	ldrb	w8, [x21, #248]
    e230:	tbnz	w8, #1, e2a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1844>
    e234:	mov	x22, xzr
    e238:	ldr	x23, [x28, #16]
    e23c:	stur	x23, [x29, #-8]
    e240:	ldr	x0, [x28, #104]
    e244:	cbz	x0, e454 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19f4>
    e248:	cbz	x23, e29c <scols_table_get_termheight@@SMARTCOLS_2.31+0x183c>
    e24c:	ldrb	w8, [x24]
    e250:	tbnz	w8, #5, e2f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1894>
    e254:	bl	7aa0 <strdup@plt>
    e258:	mov	x27, x0
    e25c:	cbz	x0, e2d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1878>
    e260:	mov	x0, x28
    e264:	bl	7940 <scols_column_is_customwrap@plt>
    e268:	cbz	w0, e2c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1860>
    e26c:	ldp	x8, x2, [x28, #152]
    e270:	mov	x0, x28
    e274:	mov	x1, x27
    e278:	blr	x8
    e27c:	cbz	x0, e2c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1860>
    e280:	sub	x25, x0, x27
    e284:	mov	x0, x27
    e288:	mov	x1, x25
    e28c:	mov	x2, xzr
    e290:	bl	15128 <scols_init_debug@@SMARTCOLS_2.25+0x2280>
    e294:	stur	x0, [x29, #-8]
    e298:	b	e2d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1870>
    e29c:	mov	w22, #0xffffffea            	// #-22
    e2a0:	b	e1e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1788>
    e2a4:	cbz	x0, e2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1850>
    e2a8:	ldr	x22, [x0, #8]
    e2ac:	cbnz	x22, e238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17d8>
    e2b0:	ldr	x22, [x20, #24]
    e2b4:	cbnz	x22, e238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17d8>
    e2b8:	ldr	x22, [x28, #88]
    e2bc:	b	e238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17d8>
    e2c0:	sub	x1, x29, #0x8
    e2c4:	mov	x0, x27
    e2c8:	bl	15720 <scols_init_debug@@SMARTCOLS_2.25+0x2878>
    e2cc:	mov	x25, x0
    e2d0:	cmn	x25, #0x1
    e2d4:	b.ne	e360 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1900>  // b.any
    e2d8:	mov	x0, x27
    e2dc:	bl	7cc0 <free@plt>
    e2e0:	bl	8150 <__errno_location@plt>
    e2e4:	ldr	w8, [x0]
    e2e8:	neg	w22, w8
    e2ec:	cbnz	w8, e1e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1788>
    e2f0:	b	e454 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19f4>
    e2f4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e2f8:	ldr	x8, [x8, #4016]
    e2fc:	ldr	x25, [x8]
    e300:	bl	77c0 <getpid@plt>
    e304:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e308:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e30c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e310:	mov	w2, w0
    e314:	mov	x0, x25
    e318:	add	x1, x1, #0x84b
    e31c:	add	x3, x3, #0x859
    e320:	add	x4, x4, #0x877
    e324:	bl	8280 <fprintf@plt>
    e328:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e32c:	mov	x0, x28
    e330:	add	x1, x1, #0x24c
    e334:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e338:	ldr	x0, [x28, #104]
    e33c:	b	e254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17f4>
    e340:	mov	x0, x19
    e344:	bl	101a8 <scols_get_library_version@@SMARTCOLS_2.25+0x350>
    e348:	mov	x3, x0
    e34c:	mov	x0, x21
    e350:	mov	x1, x28
    e354:	mov	x2, x20
    e358:	bl	efd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2578>
    e35c:	b	e1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1784>
    e360:	cbz	x25, e370 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1910>
    e364:	mov	x0, x28
    e368:	mov	x1, x25
    e36c:	bl	ee20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c0>
    e370:	ldr	x1, [x21, #72]
    e374:	cbz	x22, e39c <scols_table_get_termheight@@SMARTCOLS_2.31+0x193c>
    e378:	mov	x0, x22
    e37c:	bl	7470 <fputs@plt>
    e380:	ldr	x1, [x21, #72]
    e384:	mov	x0, x27
    e388:	bl	7470 <fputs@plt>
    e38c:	ldr	x1, [x21, #72]
    e390:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e394:	add	x0, x0, #0xe2f
    e398:	b	e3a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1940>
    e39c:	mov	x0, x27
    e3a0:	bl	7470 <fputs@plt>
    e3a4:	mov	x0, x27
    e3a8:	bl	7cc0 <free@plt>
    e3ac:	mov	x0, x21
    e3b0:	bl	7de0 <scols_table_is_minout@plt>
    e3b4:	cbz	w0, e3cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x196c>
    e3b8:	mov	x0, x21
    e3bc:	mov	x1, x28
    e3c0:	mov	x2, x20
    e3c4:	bl	eed4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2474>
    e3c8:	cbnz	w0, e454 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19f4>
    e3cc:	mov	x0, x21
    e3d0:	bl	79f0 <scols_table_is_maxout@plt>
    e3d4:	cbz	w0, e448 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19e8>
    e3d8:	ldur	x8, [x29, #-8]
    e3dc:	cmp	x8, x23
    e3e0:	b.cs	e420 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19c0>  // b.hs, b.nlast
    e3e4:	sub	x22, x23, x8
    e3e8:	ldrb	w8, [x21, #248]
    e3ec:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    e3f0:	add	x0, x0, #0x67f
    e3f4:	tbnz	w8, #3, e410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b0>
    e3f8:	ldr	x8, [x21, #176]
    e3fc:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e400:	add	x9, x9, #0x2a5
    e404:	ldr	x8, [x8, #96]
    e408:	cmp	x8, #0x0
    e40c:	csel	x0, x9, x8, eq  // eq = none
    e410:	ldr	x1, [x21, #72]
    e414:	bl	7470 <fputs@plt>
    e418:	subs	x22, x22, #0x1
    e41c:	b.ne	e3e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1988>  // b.any
    e420:	mov	x0, x28
    e424:	bl	eb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2128>
    e428:	cbnz	w0, e454 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19f4>
    e42c:	ldp	x1, x8, [x21, #72]
    e430:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e434:	add	x9, x9, #0x2a5
    e438:	cmp	x8, #0x0
    e43c:	csel	x0, x9, x8, eq  // eq = none
    e440:	bl	7470 <fputs@plt>
    e444:	b	e454 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19f4>
    e448:	mov	x0, x28
    e44c:	bl	eb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2128>
    e450:	cbz	w0, e3d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1978>
    e454:	ldur	x8, [x29, #-16]
    e458:	ldr	x8, [x8, #104]
    e45c:	cmp	x8, #0x0
    e460:	csinc	w26, w26, wzr, eq  // eq = none
    e464:	b	e1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1784>
    e468:	cbnz	w22, e4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>
    e46c:	cbnz	w26, e1a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1744>
    e470:	b	e4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>
    e474:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e478:	ldr	x8, [x8, #4016]
    e47c:	ldr	x22, [x8]
    e480:	bl	77c0 <getpid@plt>
    e484:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e488:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e48c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e490:	mov	w2, w0
    e494:	mov	x0, x22
    e498:	add	x1, x1, #0x84b
    e49c:	add	x3, x3, #0x859
    e4a0:	add	x4, x4, #0x8c0
    e4a4:	bl	8280 <fprintf@plt>
    e4a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e4ac:	mov	x0, x20
    e4b0:	add	x1, x1, #0x24c
    e4b4:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e4b8:	b	e1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x174c>
    e4bc:	ldp	x20, x19, [sp, #128]
    e4c0:	ldp	x22, x21, [sp, #112]
    e4c4:	ldp	x24, x23, [sp, #96]
    e4c8:	ldp	x26, x25, [sp, #80]
    e4cc:	ldp	x28, x27, [sp, #64]
    e4d0:	ldp	x29, x30, [sp, #48]
    e4d4:	add	sp, sp, #0x90
    e4d8:	ret
    e4dc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e4e0:	ldr	x8, [x8, #4016]
    e4e4:	ldr	x22, [x8]
    e4e8:	bl	77c0 <getpid@plt>
    e4ec:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e4f0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e4f4:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e4f8:	mov	w2, w0
    e4fc:	add	x1, x1, #0x84b
    e500:	add	x3, x3, #0x859
    e504:	add	x4, x4, #0x8c0
    e508:	mov	x0, x22
    e50c:	bl	8280 <fprintf@plt>
    e510:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e514:	add	x1, x1, #0x23e
    e518:	mov	x0, x20
    e51c:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e520:	b	e10c <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ac>
    e524:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e528:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e52c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e530:	add	x0, x0, #0xdb0
    e534:	add	x1, x1, #0xd1d
    e538:	add	x3, x3, #0x1e4
    e53c:	mov	w2, #0x290                 	// #656
    e540:	bl	8140 <__assert_fail@plt>
    e544:	sub	sp, sp, #0x40
    e548:	stp	x20, x19, [sp, #48]
    e54c:	mov	x19, x1
    e550:	mov	x20, x0
    e554:	add	x0, sp, #0x8
    e558:	mov	w1, wzr
    e55c:	stp	x29, x30, [sp, #32]
    e560:	add	x29, sp, #0x20
    e564:	bl	7530 <scols_reset_iter@plt>
    e568:	add	x2, sp, #0x8
    e56c:	mov	x0, x20
    e570:	mov	x1, x19
    e574:	mov	x3, xzr
    e578:	bl	df7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x151c>
    e57c:	ldp	x20, x19, [sp, #48]
    e580:	ldp	x29, x30, [sp, #32]
    e584:	mov	w0, wzr
    e588:	add	sp, sp, #0x40
    e58c:	ret
    e590:	stp	x29, x30, [sp, #-48]!
    e594:	str	x21, [sp, #16]
    e598:	stp	x20, x19, [sp, #32]
    e59c:	mov	x29, sp
    e5a0:	cbz	x0, e628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    e5a4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e5a8:	ldr	x8, [x8, #4024]
    e5ac:	mov	x19, x1
    e5b0:	mov	x20, x0
    e5b4:	ldrb	w8, [x8]
    e5b8:	tbnz	w8, #4, e5e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b80>
    e5bc:	mov	x0, x20
    e5c0:	mov	x3, x19
    e5c4:	ldp	x20, x19, [sp, #32]
    e5c8:	ldr	x21, [sp, #16]
    e5cc:	adrp	x2, e000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15a0>
    e5d0:	add	x2, x2, #0x648
    e5d4:	mov	x1, xzr
    e5d8:	ldp	x29, x30, [sp], #48
    e5dc:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x310>
    e5e0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e5e4:	ldr	x8, [x8, #4016]
    e5e8:	ldr	x21, [x8]
    e5ec:	bl	77c0 <getpid@plt>
    e5f0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e5f4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e5f8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e5fc:	mov	w2, w0
    e600:	add	x1, x1, #0x84b
    e604:	add	x3, x3, #0x859
    e608:	add	x4, x4, #0x930
    e60c:	mov	x0, x21
    e610:	bl	8280 <fprintf@plt>
    e614:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e618:	add	x1, x1, #0xfa7
    e61c:	mov	x0, x20
    e620:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e624:	b	e5bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b5c>
    e628:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e62c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e630:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e634:	add	x0, x0, #0x9b5
    e638:	add	x1, x1, #0xd1d
    e63c:	add	x3, x3, #0xf5d
    e640:	mov	w2, #0x3ad                 	// #941
    e644:	bl	8140 <__assert_fail@plt>
    e648:	stp	x29, x30, [sp, #-48]!
    e64c:	stp	x22, x21, [sp, #16]
    e650:	stp	x20, x19, [sp, #32]
    e654:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e658:	ldr	x8, [x8, #4024]
    e65c:	mov	x21, x3
    e660:	mov	x20, x1
    e664:	mov	x19, x0
    e668:	ldrb	w8, [x8]
    e66c:	mov	x29, sp
    e670:	tbnz	w8, #3, e790 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d30>
    e674:	mov	x0, x19
    e678:	bl	f628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bc8>
    e67c:	mov	x0, x19
    e680:	mov	x1, x20
    e684:	mov	x2, x21
    e688:	bl	e0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x166c>
    e68c:	cbz	x20, e6ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4c>
    e690:	mov	x8, x20
    e694:	ldr	x9, [x8, #64]!
    e698:	cmp	x9, x8
    e69c:	b.eq	e6ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4c>  // b.none
    e6a0:	mov	x0, x19
    e6a4:	bl	f4cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a6c>
    e6a8:	b	e7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d88>
    e6ac:	mov	x0, x19
    e6b0:	mov	x1, x20
    e6b4:	bl	12720 <scols_line_link_group@@SMARTCOLS_2.34+0xf0>
    e6b8:	mov	w21, w0
    e6bc:	mov	x0, x19
    e6c0:	bl	7dd0 <scols_table_is_json@plt>
    e6c4:	cbz	w0, e744 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ce4>
    e6c8:	cbz	x20, e77c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d1c>
    e6cc:	ldr	x8, [x20, #112]
    e6d0:	cbz	x8, e6f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c98>
    e6d4:	ldr	x8, [x8, #72]
    e6d8:	add	x9, x20, #0x50
    e6dc:	cmp	x8, x9
    e6e0:	b.ne	e77c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d1c>  // b.any
    e6e4:	mov	w1, #0x1                   	// #1
    e6e8:	mov	x0, x19
    e6ec:	mov	w2, w21
    e6f0:	bl	f6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c40>
    e6f4:	b	e724 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cc4>
    e6f8:	ldr	x8, [x20, #120]
    e6fc:	cbnz	x8, e77c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d1c>
    e700:	cbz	x19, e7fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d9c>
    e704:	ldr	x22, [x19, #168]
    e708:	mov	x0, x19
    e70c:	mov	w2, w21
    e710:	cmp	x22, x20
    e714:	cset	w1, eq  // eq = none
    e718:	bl	f6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c40>
    e71c:	cmp	x22, x20
    e720:	b.ne	e7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d88>  // b.any
    e724:	ldr	x8, [x20, #112]
    e728:	cbz	x8, e7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d88>
    e72c:	mov	x0, x19
    e730:	bl	f590 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b30>
    e734:	ldr	x20, [x20, #112]
    e738:	mov	w21, wzr
    e73c:	cbnz	x20, e6c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c68>
    e740:	b	e7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d88>
    e744:	cbz	x20, e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d28>
    e748:	ldr	x8, [x20, #112]
    e74c:	cbz	x8, e760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d00>
    e750:	ldr	x8, [x8, #72]
    e754:	add	x9, x20, #0x50
    e758:	cmp	x8, x9
    e75c:	b.eq	e7d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d78>  // b.none
    e760:	ldr	x8, [x20, #120]
    e764:	cbz	x8, e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d28>
    e768:	ldr	x8, [x8, #40]
    e76c:	add	x9, x20, #0x50
    e770:	cmp	x8, x9
    e774:	cset	w1, eq  // eq = none
    e778:	b	e7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d7c>
    e77c:	mov	x0, x19
    e780:	mov	w1, wzr
    e784:	b	e7e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d80>
    e788:	mov	w1, wzr
    e78c:	b	e7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d7c>
    e790:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e794:	ldr	x8, [x8, #4016]
    e798:	ldr	x22, [x8]
    e79c:	bl	77c0 <getpid@plt>
    e7a0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e7a4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e7a8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e7ac:	mov	w2, w0
    e7b0:	add	x1, x1, #0x84b
    e7b4:	add	x3, x3, #0x859
    e7b8:	add	x4, x4, #0x8c0
    e7bc:	mov	x0, x22
    e7c0:	bl	8280 <fprintf@plt>
    e7c4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    e7c8:	add	x1, x1, #0x262
    e7cc:	mov	x0, x20
    e7d0:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e7d4:	b	e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c14>
    e7d8:	mov	w1, #0x1                   	// #1
    e7dc:	mov	x0, x19
    e7e0:	mov	w2, w21
    e7e4:	bl	f6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c40>
    e7e8:	ldp	x20, x19, [sp, #32]
    e7ec:	ldp	x22, x21, [sp, #16]
    e7f0:	mov	w0, wzr
    e7f4:	ldp	x29, x30, [sp], #48
    e7f8:	ret
    e7fc:	mov	x0, xzr
    e800:	b	e780 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d20>
    e804:	stp	x29, x30, [sp, #-32]!
    e808:	str	x19, [sp, #16]
    e80c:	mov	x29, sp
    e810:	cbz	x0, e840 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1de0>
    e814:	mov	x19, x0
    e818:	mov	x0, x1
    e81c:	bl	ffdc <scols_get_library_version@@SMARTCOLS_2.25+0x184>
    e820:	ldrb	w8, [x19, #249]
    e824:	tbz	w8, #1, e840 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1de0>
    e828:	mov	x0, x19
    e82c:	mov	x1, xzr
    e830:	bl	7bc0 <scols_table_set_symbols@plt>
    e834:	ldrh	w8, [x19, #248]
    e838:	and	w8, w8, #0xfffffdff
    e83c:	strh	w8, [x19, #248]
    e840:	ldr	x19, [sp, #16]
    e844:	ldp	x29, x30, [sp], #32
    e848:	ret
    e84c:	sub	sp, sp, #0x70
    e850:	stp	x29, x30, [sp, #32]
    e854:	str	x25, [sp, #48]
    e858:	stp	x24, x23, [sp, #64]
    e85c:	stp	x22, x21, [sp, #80]
    e860:	stp	x20, x19, [sp, #96]
    e864:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    e868:	ldr	x8, [x8, #4024]
    e86c:	mov	x19, x1
    e870:	mov	x20, x0
    e874:	add	x29, sp, #0x20
    e878:	ldrb	w8, [x8]
    e87c:	tbnz	w8, #4, eb20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20c0>
    e880:	str	xzr, [x19]
    e884:	ldr	x8, [x20, #176]
    e888:	cbz	x8, e8ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4c>
    e88c:	ldrh	w8, [x20, #248]
    e890:	and	w8, w8, #0xfffffdff
    e894:	ldr	w9, [x20, #224]
    e898:	strh	w8, [x20, #248]
    e89c:	cbz	w9, e8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e68>
    e8a0:	tbnz	w8, #2, e90c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eac>
    e8a4:	mov	w21, #0x2000                	// #8192
    e8a8:	b	e938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ed8>
    e8ac:	mov	x0, x20
    e8b0:	bl	8030 <scols_table_set_default_symbols@plt>
    e8b4:	mov	w21, w0
    e8b8:	cbnz	w0, eaf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2094>
    e8bc:	ldrh	w8, [x20, #248]
    e8c0:	orr	w8, w8, #0x200
    e8c4:	b	e894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e34>
    e8c8:	ldr	w9, [x20, #64]
    e8cc:	cmp	w9, #0x1
    e8d0:	b.eq	e8e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>  // b.none
    e8d4:	cmp	w9, #0x2
    e8d8:	b.ne	e8ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e8c>  // b.any
    e8dc:	mov	w9, #0x4                   	// #4
    e8e0:	b	e8fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e9c>
    e8e4:	mov	w9, wzr
    e8e8:	b	e8fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e9c>
    e8ec:	mov	w0, #0x1                   	// #1
    e8f0:	bl	7f00 <isatty@plt>
    e8f4:	ldrh	w8, [x20, #248]
    e8f8:	ubfiz	w9, w0, #2, #1
    e8fc:	and	w8, w8, #0xfffffffb
    e900:	orr	w8, w8, w9
    e904:	strh	w8, [x20, #248]
    e908:	tbz	w8, #2, e8a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e44>
    e90c:	mov	x0, x20
    e910:	bl	7d20 <scols_table_get_termwidth@plt>
    e914:	ldr	x8, [x20, #56]
    e918:	mov	x21, x0
    e91c:	cbz	x8, e938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ed8>
    e920:	subs	x22, x21, x8
    e924:	b.ls	e938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ed8>  // b.plast
    e928:	mov	x0, x20
    e92c:	mov	x1, x22
    e930:	bl	7770 <scols_table_set_termwidth@plt>
    e934:	mov	x21, x22
    e938:	ldrh	w8, [x20, #248]
    e93c:	tbz	w8, #2, e958 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef8>
    e940:	ldr	w9, [x20, #224]
    e944:	cbnz	w9, e958 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef8>
    e948:	mov	x0, x20
    e94c:	bl	7510 <scols_table_is_tree@plt>
    e950:	cbz	w0, e960 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f00>
    e954:	ldrh	w8, [x20, #248]
    e958:	and	w8, w8, #0xffffff7f
    e95c:	strh	w8, [x20, #248]
    e960:	mov	x0, x20
    e964:	bl	7510 <scols_table_is_tree@plt>
    e968:	cbz	w0, e994 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    e96c:	ldr	x8, [x20, #176]
    e970:	ldr	x22, [x20, #32]
    e974:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    e978:	add	x9, x9, #0xacd
    e97c:	ldr	x8, [x8, #16]
    e980:	cmp	x8, #0x0
    e984:	csel	x0, x9, x8, eq  // eq = none
    e988:	bl	7440 <strlen@plt>
    e98c:	mul	x24, x0, x22
    e990:	b	e998 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f38>
    e994:	mov	x24, xzr
    e998:	ldr	w8, [x20, #224]
    e99c:	cmp	w8, #0x3
    e9a0:	b.eq	ea8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x202c>  // b.none
    e9a4:	cmp	w8, #0x2
    e9a8:	b.eq	ea98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2038>  // b.none
    e9ac:	cmp	w8, #0x1
    e9b0:	b.ne	e9bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f5c>  // b.any
    e9b4:	ldr	x8, [x20, #16]
    e9b8:	add	x24, x8, x24
    e9bc:	add	x0, sp, #0x8
    e9c0:	mov	w1, wzr
    e9c4:	bl	7530 <scols_reset_iter@plt>
    e9c8:	add	x1, sp, #0x8
    e9cc:	add	x2, x29, #0x18
    e9d0:	mov	x0, x20
    e9d4:	bl	7e90 <scols_table_next_line@plt>
    e9d8:	cbnz	w0, ea3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fdc>
    e9dc:	ldr	x22, [x29, #24]
    e9e0:	cbz	x22, eb68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2108>
    e9e4:	ldr	x8, [x22, #40]
    e9e8:	cbz	x8, ea28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fc8>
    e9ec:	mov	x23, xzr
    e9f0:	mov	x25, xzr
    e9f4:	mov	x0, x22
    e9f8:	mov	x1, x23
    e9fc:	bl	8270 <scols_line_get_cell@plt>
    ea00:	cbz	x0, ea10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fb0>
    ea04:	bl	7680 <scols_cell_get_data@plt>
    ea08:	cbz	x0, ea10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fb0>
    ea0c:	bl	7440 <strlen@plt>
    ea10:	ldr	x8, [x22, #40]
    ea14:	add	x23, x23, #0x1
    ea18:	add	x25, x0, x25
    ea1c:	cmp	x23, x8
    ea20:	b.cc	e9f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f94>  // b.lo, b.ul, b.last
    ea24:	b	ea2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fcc>
    ea28:	mov	x25, xzr
    ea2c:	add	x8, x25, x24
    ea30:	cmp	x8, x21
    ea34:	csel	x21, x8, x21, hi  // hi = pmore
    ea38:	b	e9c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f68>
    ea3c:	add	x0, x21, #0x1
    ea40:	bl	fe74 <scols_get_library_version@@SMARTCOLS_2.25+0x1c>
    ea44:	str	x0, [x19]
    ea48:	cbz	x0, ea84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2024>
    ea4c:	cbz	x20, ea74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2014>
    ea50:	mov	x8, x20
    ea54:	ldr	x9, [x8, #128]!
    ea58:	cmp	x9, x8
    ea5c:	b.eq	ea74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2014>  // b.none
    ea60:	mov	x0, x20
    ea64:	bl	7510 <scols_table_is_tree@plt>
    ea68:	cbz	w0, ea74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2014>
    ea6c:	mov	x0, x20
    ea70:	bl	11740 <scols_get_library_version@@SMARTCOLS_2.25+0x18e8>
    ea74:	ldr	w8, [x20, #224]
    ea78:	cbz	w8, eae0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2080>
    ea7c:	mov	w21, wzr
    ea80:	b	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20a0>
    ea84:	mov	w21, #0xfffffff4            	// #-12
    ea88:	b	eaf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2094>
    ea8c:	ldr	x8, [x20, #32]
    ea90:	add	x8, x8, x8, lsl #1
    ea94:	add	x24, x8, x24
    ea98:	add	x0, sp, #0x8
    ea9c:	mov	w1, wzr
    eaa0:	bl	7530 <scols_reset_iter@plt>
    eaa4:	add	x1, sp, #0x8
    eaa8:	add	x2, x29, #0x18
    eaac:	mov	x0, x20
    eab0:	bl	7ff0 <scols_table_next_column@plt>
    eab4:	cbnz	w0, e9bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f5c>
    eab8:	ldr	x0, [x29, #24]
    eabc:	bl	80b0 <scols_column_is_hidden@plt>
    eac0:	cbnz	w0, eaa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2044>
    eac4:	ldr	x8, [x29, #24]
    eac8:	add	x0, x8, #0xa8
    eacc:	bl	7680 <scols_cell_get_data@plt>
    ead0:	bl	7440 <strlen@plt>
    ead4:	add	x8, x24, x0
    ead8:	add	x24, x8, #0x2
    eadc:	b	eaa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2044>
    eae0:	ldr	x1, [x19]
    eae4:	mov	x0, x20
    eae8:	bl	102c4 <scols_get_library_version@@SMARTCOLS_2.25+0x46c>
    eaec:	mov	w21, w0
    eaf0:	cbz	w0, eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20a0>
    eaf4:	ldr	x1, [x19]
    eaf8:	mov	x0, x20
    eafc:	bl	e804 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1da4>
    eb00:	mov	w0, w21
    eb04:	ldp	x20, x19, [sp, #96]
    eb08:	ldp	x22, x21, [sp, #80]
    eb0c:	ldp	x24, x23, [sp, #64]
    eb10:	ldr	x25, [sp, #48]
    eb14:	ldp	x29, x30, [sp, #32]
    eb18:	add	sp, sp, #0x70
    eb1c:	ret
    eb20:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    eb24:	ldr	x8, [x8, #4016]
    eb28:	ldr	x21, [x8]
    eb2c:	bl	77c0 <getpid@plt>
    eb30:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    eb34:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    eb38:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    eb3c:	mov	w2, w0
    eb40:	add	x1, x1, #0x84b
    eb44:	add	x3, x3, #0x859
    eb48:	add	x4, x4, #0x930
    eb4c:	mov	x0, x21
    eb50:	bl	8280 <fprintf@plt>
    eb54:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    eb58:	add	x1, x1, #0xfbe
    eb5c:	mov	x0, x20
    eb60:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    eb64:	b	e880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e20>
    eb68:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    eb6c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    eb70:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    eb74:	add	x0, x0, #0xdb0
    eb78:	add	x1, x1, #0xd1d
    eb7c:	add	x3, x3, #0x278
    eb80:	mov	w2, #0x3b7                 	// #951
    eb84:	bl	8140 <__assert_fail@plt>
    eb88:	stp	x29, x30, [sp, #-32]!
    eb8c:	ldr	x8, [x0, #216]
    eb90:	str	x19, [sp, #16]
    eb94:	mov	x29, sp
    eb98:	ldr	x9, [x8, #104]
    eb9c:	add	x8, x0, #0xc8
    eba0:	cmp	x9, x8
    eba4:	b.eq	ebc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2168>  // b.none
    eba8:	ldr	x8, [x8]
    ebac:	sub	x19, x8, #0xc8
    ebb0:	mov	x0, x19
    ebb4:	bl	80b0 <scols_column_is_hidden@plt>
    ebb8:	cbz	w0, ebd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>
    ebbc:	mov	x0, x19
    ebc0:	bl	eb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2128>
    ebc4:	cbz	w0, ebd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>
    ebc8:	mov	w0, #0x1                   	// #1
    ebcc:	b	ebd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2174>
    ebd0:	mov	w0, wzr
    ebd4:	ldr	x19, [sp, #16]
    ebd8:	ldp	x29, x30, [sp], #32
    ebdc:	ret
    ebe0:	stp	x29, x30, [sp, #-96]!
    ebe4:	stp	x22, x21, [sp, #64]
    ebe8:	mov	x21, x0
    ebec:	mov	w0, #0x22                  	// #34
    ebf0:	stp	x28, x27, [sp, #16]
    ebf4:	stp	x26, x25, [sp, #32]
    ebf8:	stp	x24, x23, [sp, #48]
    ebfc:	stp	x20, x19, [sp, #80]
    ec00:	mov	x29, sp
    ec04:	mov	w20, w2
    ec08:	mov	x19, x1
    ec0c:	bl	7670 <fputc@plt>
    ec10:	cbz	x21, ed18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b8>
    ec14:	ldrb	w8, [x21]
    ec18:	cbz	w8, ed18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b8>
    ec1c:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ec20:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ec24:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ec28:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ec2c:	adrp	x26, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ec30:	add	x21, x21, #0x1
    ec34:	add	x22, x22, #0xd17
    ec38:	add	x23, x23, #0x127
    ec3c:	add	x24, x24, #0x12a
    ec40:	add	x25, x25, #0x12d
    ec44:	add	x26, x26, #0x130
    ec48:	and	w27, w8, #0xff
    ec4c:	cmp	w27, #0x5c
    ec50:	b.eq	ec5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x21fc>  // b.none
    ec54:	cmp	w27, #0x22
    ec58:	b.ne	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>  // b.any
    ec5c:	mov	w0, #0x5c                  	// #92
    ec60:	mov	x1, x19
    ec64:	bl	7670 <fputc@plt>
    ec68:	mov	w0, w27
    ec6c:	b	ec9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x223c>
    ec70:	sxtb	w28, w8
    ec74:	and	w8, w28, #0xff
    ec78:	cmp	w8, #0x20
    ec7c:	b.cc	ecb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2250>  // b.lo, b.ul, b.last
    ec80:	cmn	w20, #0x1
    ec84:	b.ne	ec98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2238>  // b.any
    ec88:	bl	7710 <__ctype_tolower_loc@plt>
    ec8c:	ldr	x8, [x0]
    ec90:	and	x9, x28, #0xff
    ec94:	ldr	w28, [x8, x9, lsl #2]
    ec98:	mov	w0, w28
    ec9c:	mov	x1, x19
    eca0:	bl	7670 <fputc@plt>
    eca4:	ldrb	w8, [x21], #1
    eca8:	cbnz	w8, ec48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21e8>
    ecac:	b	ed18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b8>
    ecb0:	sub	w8, w27, #0x8
    ecb4:	cmp	w8, #0x5
    ecb8:	b.hi	ece8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2288>  // b.pmore
    ecbc:	adr	x9, eccc <scols_table_get_termheight@@SMARTCOLS_2.31+0x226c>
    ecc0:	ldrb	w10, [x22, x8]
    ecc4:	add	x9, x9, x10, lsl #2
    ecc8:	br	x9
    eccc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ecd0:	add	x0, x0, #0x124
    ecd4:	b	ed0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22ac>
    ecd8:	mov	x0, x23
    ecdc:	b	ed0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22ac>
    ece0:	mov	x0, x24
    ece4:	b	ed0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22ac>
    ece8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ecec:	mov	x0, x19
    ecf0:	add	x1, x1, #0x133
    ecf4:	mov	w2, w27
    ecf8:	bl	8280 <fprintf@plt>
    ecfc:	b	eca4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2244>
    ed00:	mov	x0, x25
    ed04:	b	ed0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22ac>
    ed08:	mov	x0, x26
    ed0c:	mov	x1, x19
    ed10:	bl	7470 <fputs@plt>
    ed14:	b	eca4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2244>
    ed18:	mov	x1, x19
    ed1c:	ldp	x20, x19, [sp, #80]
    ed20:	ldp	x22, x21, [sp, #64]
    ed24:	ldp	x24, x23, [sp, #48]
    ed28:	ldp	x26, x25, [sp, #32]
    ed2c:	ldp	x28, x27, [sp, #16]
    ed30:	mov	w0, #0x22                  	// #34
    ed34:	ldp	x29, x30, [sp], #96
    ed38:	b	7670 <fputc@plt>
    ed3c:	stp	x29, x30, [sp, #-48]!
    ed40:	stp	x22, x21, [sp, #16]
    ed44:	stp	x20, x19, [sp, #32]
    ed48:	mov	x19, x2
    ed4c:	mov	x21, x1
    ed50:	mov	x20, x0
    ed54:	mov	x29, sp
    ed58:	cbz	x1, ed94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2334>
    ed5c:	ldrb	w8, [x21]
    ed60:	cbz	w8, ed90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2330>
    ed64:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ed68:	ldr	x8, [x8, #4024]
    ed6c:	ldrb	w8, [x8]
    ed70:	tbnz	w8, #5, edb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2358>
    ed74:	cbz	x19, ee00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a0>
    ed78:	mov	x0, x21
    ed7c:	bl	7aa0 <strdup@plt>
    ed80:	mov	x21, x0
    ed84:	cbnz	x0, ed94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2334>
    ed88:	mov	w0, #0xfffffff4            	// #-12
    ed8c:	b	eda8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2348>
    ed90:	mov	x21, xzr
    ed94:	ldr	x0, [x20, #120]
    ed98:	bl	7cc0 <free@plt>
    ed9c:	mov	w0, wzr
    eda0:	stp	x19, x21, [x20, #112]
    eda4:	str	x21, [x20, #104]
    eda8:	ldp	x20, x19, [sp, #32]
    edac:	ldp	x22, x21, [sp, #16]
    edb0:	ldp	x29, x30, [sp], #48
    edb4:	ret
    edb8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    edbc:	ldr	x8, [x8, #4016]
    edc0:	ldr	x22, [x8]
    edc4:	bl	77c0 <getpid@plt>
    edc8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    edcc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    edd0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    edd4:	mov	w2, w0
    edd8:	add	x1, x1, #0x84b
    eddc:	add	x3, x3, #0x859
    ede0:	add	x4, x4, #0x877
    ede4:	mov	x0, x22
    ede8:	bl	8280 <fprintf@plt>
    edec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    edf0:	add	x1, x1, #0x13c
    edf4:	mov	x0, x20
    edf8:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    edfc:	cbnz	x19, ed78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2318>
    ee00:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ee04:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ee08:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ee0c:	add	x0, x0, #0x151
    ee10:	add	x1, x1, #0xd1d
    ee14:	add	x3, x3, #0x154
    ee18:	mov	w2, #0x156                 	// #342
    ee1c:	bl	8140 <__assert_fail@plt>
    ee20:	stp	x29, x30, [sp, #-48]!
    ee24:	str	x21, [sp, #16]
    ee28:	stp	x20, x19, [sp, #32]
    ee2c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ee30:	ldr	x8, [x8, #4024]
    ee34:	mov	x20, x1
    ee38:	mov	x19, x0
    ee3c:	mov	x29, sp
    ee40:	ldrb	w8, [x8]
    ee44:	tbnz	w8, #5, ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2424>
    ee48:	ldr	x8, [x19, #112]
    ee4c:	subs	x8, x8, x20
    ee50:	b.ls	ee64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2404>  // b.plast
    ee54:	ldr	x9, [x19, #104]
    ee58:	add	x9, x9, x20
    ee5c:	stp	x9, x8, [x19, #104]
    ee60:	b	ee74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2414>
    ee64:	ldr	x0, [x19, #120]
    ee68:	bl	7cc0 <free@plt>
    ee6c:	stp	xzr, xzr, [x19, #104]
    ee70:	str	xzr, [x19, #120]
    ee74:	ldp	x20, x19, [sp, #32]
    ee78:	ldr	x21, [sp, #16]
    ee7c:	ldp	x29, x30, [sp], #48
    ee80:	ret
    ee84:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ee88:	ldr	x8, [x8, #4016]
    ee8c:	ldr	x21, [x8]
    ee90:	bl	77c0 <getpid@plt>
    ee94:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ee98:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ee9c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    eea0:	mov	w2, w0
    eea4:	add	x1, x1, #0x84b
    eea8:	add	x3, x3, #0x859
    eeac:	add	x4, x4, #0x877
    eeb0:	mov	x0, x21
    eeb4:	bl	8280 <fprintf@plt>
    eeb8:	ldr	x2, [x19, #112]
    eebc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    eec0:	add	x1, x1, #0x199
    eec4:	mov	x0, x19
    eec8:	mov	x3, x20
    eecc:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    eed0:	b	ee48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e8>
    eed4:	sub	sp, sp, #0x50
    eed8:	stp	x29, x30, [sp, #32]
    eedc:	stp	x20, x19, [sp, #64]
    eee0:	add	x29, sp, #0x20
    eee4:	mov	x20, x0
    eee8:	mov	w0, wzr
    eeec:	str	x21, [sp, #48]
    eef0:	str	x1, [x29, #24]
    eef4:	cbz	x20, ef14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b4>
    eef8:	mov	x21, x1
    eefc:	cbz	x1, ef14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b4>
    ef00:	mov	x0, x21
    ef04:	mov	x19, x2
    ef08:	bl	eb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2128>
    ef0c:	cbz	w0, ef28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c8>
    ef10:	mov	w0, #0x1                   	// #1
    ef14:	ldp	x20, x19, [sp, #64]
    ef18:	ldr	x21, [sp, #48]
    ef1c:	ldp	x29, x30, [sp, #32]
    ef20:	add	sp, sp, #0x50
    ef24:	ret
    ef28:	cbz	x19, efd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2570>
    ef2c:	add	x0, sp, #0x8
    ef30:	mov	w1, wzr
    ef34:	bl	7530 <scols_reset_iter@plt>
    ef38:	add	x1, sp, #0x8
    ef3c:	mov	x0, x20
    ef40:	mov	x2, x21
    ef44:	bl	7880 <scols_table_set_columns_iter@plt>
    ef48:	add	x1, sp, #0x8
    ef4c:	add	x2, x29, #0x18
    ef50:	mov	x0, x20
    ef54:	bl	7ff0 <scols_table_next_column@plt>
    ef58:	add	x1, sp, #0x8
    ef5c:	add	x2, x29, #0x18
    ef60:	mov	x0, x20
    ef64:	bl	7ff0 <scols_table_next_column@plt>
    ef68:	cbnz	w0, ef10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b0>
    ef6c:	b	efa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2544>
    ef70:	ldr	x0, [x29, #24]
    ef74:	bl	7ec0 <scols_column_is_tree@plt>
    ef78:	cbnz	w0, efd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2570>
    ef7c:	ldr	x8, [x29, #24]
    ef80:	mov	x0, x19
    ef84:	ldr	x1, [x8, #8]
    ef88:	bl	8270 <scols_line_get_cell@plt>
    ef8c:	cbz	x0, efb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
    ef90:	bl	7680 <scols_cell_get_data@plt>
    ef94:	cbz	x0, efb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
    ef98:	ldrb	w8, [x0]
    ef9c:	cbz	w8, efb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
    efa0:	b	efd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2570>
    efa4:	ldr	x0, [x29, #24]
    efa8:	bl	80b0 <scols_column_is_hidden@plt>
    efac:	cbz	w0, ef70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2510>
    efb0:	add	x1, sp, #0x8
    efb4:	add	x2, x29, #0x18
    efb8:	mov	x0, x20
    efbc:	bl	7ff0 <scols_table_next_column@plt>
    efc0:	mov	w8, w0
    efc4:	mov	w0, #0x1                   	// #1
    efc8:	cbz	w8, efa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2544>
    efcc:	b	ef14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b4>
    efd0:	mov	w0, wzr
    efd4:	b	ef14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b4>
    efd8:	sub	sp, sp, #0x60
    efdc:	stp	x29, x30, [sp, #32]
    efe0:	str	x23, [sp, #48]
    efe4:	stp	x22, x21, [sp, #64]
    efe8:	stp	x20, x19, [sp, #80]
    efec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    eff0:	ldr	x8, [x8, #4024]
    eff4:	mov	x22, x3
    eff8:	mov	x21, x2
    effc:	mov	x20, x1
    f000:	ldrb	w8, [x8]
    f004:	mov	x19, x0
    f008:	add	x29, sp, #0x20
    f00c:	str	xzr, [sp]
    f010:	tbnz	w8, #5, f204 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27a4>
    f014:	cbz	x21, f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    f018:	mov	x0, x20
    f01c:	bl	7ec0 <scols_column_is_tree@plt>
    f020:	cbz	w0, f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    f024:	ldr	x8, [x21, #112]
    f028:	cbz	x8, f0e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2688>
    f02c:	mov	x0, x22
    f030:	bl	fe74 <scols_get_library_version@@SMARTCOLS_2.25+0x1c>
    f034:	cbz	x0, f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    f038:	mov	x22, x0
    f03c:	mov	x0, x19
    f040:	mov	x1, x21
    f044:	mov	x2, x22
    f048:	bl	d0c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x664>
    f04c:	mov	x8, x21
    f050:	ldr	x9, [x8, #64]!
    f054:	cmp	x9, x8
    f058:	b.eq	f0b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2654>  // b.none
    f05c:	add	x0, sp, #0x8
    f060:	mov	w1, wzr
    f064:	bl	7530 <scols_reset_iter@plt>
    f068:	add	x1, sp, #0x8
    f06c:	add	x2, x29, #0x18
    f070:	mov	x0, x19
    f074:	bl	7ff0 <scols_table_next_column@plt>
    f078:	cbnz	w0, f0b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2654>
    f07c:	ldr	x0, [x29, #24]
    f080:	bl	80b0 <scols_column_is_hidden@plt>
    f084:	cbnz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2608>
    f088:	ldr	x8, [x29, #24]
    f08c:	ldr	x8, [x8, #104]
    f090:	cbz	x8, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2608>
    f094:	ldr	x8, [x19, #176]
    f098:	adrp	x9, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f09c:	add	x9, x9, #0xacd
    f0a0:	mov	x0, x22
    f0a4:	ldr	x8, [x8, #16]
    f0a8:	cmp	x8, #0x0
    f0ac:	csel	x1, x9, x8, eq  // eq = none
    f0b0:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    f0b4:	mov	x2, sp
    f0b8:	mov	x0, x19
    f0bc:	mov	x1, x22
    f0c0:	mov	x3, xzr
    f0c4:	bl	101b4 <scols_get_library_version@@SMARTCOLS_2.25+0x35c>
    f0c8:	cbz	x0, f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x267c>
    f0cc:	ldr	x8, [sp]
    f0d0:	cbz	x8, f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x267c>
    f0d4:	ldr	x1, [x19, #72]
    f0d8:	bl	7470 <fputs@plt>
    f0dc:	mov	x0, x22
    f0e0:	bl	ffdc <scols_get_library_version@@SMARTCOLS_2.25+0x184>
    f0e4:	b	f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    f0e8:	mov	x8, x21
    f0ec:	ldr	x9, [x8, #64]!
    f0f0:	cmp	x9, x8
    f0f4:	b.eq	f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>  // b.none
    f0f8:	ldr	x8, [x19, #176]
    f0fc:	ldr	x1, [x19, #72]
    f100:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f104:	add	x22, x22, #0xacd
    f108:	ldr	x8, [x8, #16]
    f10c:	cmp	x8, #0x0
    f110:	csel	x0, x22, x8, eq  // eq = none
    f114:	bl	7470 <fputs@plt>
    f118:	ldr	x8, [x19, #176]
    f11c:	ldr	x8, [x8, #16]
    f120:	cmp	x8, #0x0
    f124:	csel	x0, x22, x8, eq  // eq = none
    f128:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
    f12c:	str	x0, [sp]
    f130:	mov	x0, x19
    f134:	bl	7de0 <scols_table_is_minout@plt>
    f138:	cbz	w0, f150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26f0>
    f13c:	mov	x0, x19
    f140:	mov	x1, x20
    f144:	mov	x2, x21
    f148:	bl	eed4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2474>
    f14c:	cbnz	w0, f1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x278c>
    f150:	mov	x0, x19
    f154:	bl	79f0 <scols_table_is_maxout@plt>
    f158:	cbz	w0, f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2780>
    f15c:	ldr	x8, [sp]
    f160:	ldr	x9, [x20, #16]
    f164:	cmp	x8, x9
    f168:	b.cs	f1b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2758>  // b.hs, b.nlast
    f16c:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
    f170:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f174:	add	x21, x21, #0x67f
    f178:	add	x22, x22, #0x2a5
    f17c:	ldrb	w8, [x19, #248]
    f180:	mov	x0, x21
    f184:	tbnz	w8, #3, f198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2738>
    f188:	ldr	x8, [x19, #176]
    f18c:	ldr	x8, [x8, #96]
    f190:	cmp	x8, #0x0
    f194:	csel	x0, x22, x8, eq  // eq = none
    f198:	ldr	x1, [x19, #72]
    f19c:	bl	7470 <fputs@plt>
    f1a0:	ldr	x8, [sp]
    f1a4:	add	x8, x8, #0x1
    f1a8:	str	x8, [sp]
    f1ac:	ldr	x9, [x20, #16]
    f1b0:	cmp	x8, x9
    f1b4:	b.cc	f17c <scols_table_get_termheight@@SMARTCOLS_2.31+0x271c>  // b.lo, b.ul, b.last
    f1b8:	mov	x0, x20
    f1bc:	bl	eb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2128>
    f1c0:	cbnz	w0, f1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x278c>
    f1c4:	ldp	x1, x8, [x19, #72]
    f1c8:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f1cc:	add	x9, x9, #0x2a5
    f1d0:	cmp	x8, #0x0
    f1d4:	csel	x0, x9, x8, eq  // eq = none
    f1d8:	bl	7470 <fputs@plt>
    f1dc:	b	f1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x278c>
    f1e0:	mov	x0, x20
    f1e4:	bl	eb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2128>
    f1e8:	cbz	w0, f15c <scols_table_get_termheight@@SMARTCOLS_2.31+0x26fc>
    f1ec:	ldp	x20, x19, [sp, #80]
    f1f0:	ldp	x22, x21, [sp, #64]
    f1f4:	ldr	x23, [sp, #48]
    f1f8:	ldp	x29, x30, [sp, #32]
    f1fc:	add	sp, sp, #0x60
    f200:	ret
    f204:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    f208:	ldr	x8, [x8, #4016]
    f20c:	ldr	x23, [x8]
    f210:	bl	77c0 <getpid@plt>
    f214:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f218:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f21c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f220:	mov	w2, w0
    f224:	add	x1, x1, #0x84b
    f228:	add	x3, x3, #0x859
    f22c:	add	x4, x4, #0x877
    f230:	mov	x0, x23
    f234:	bl	8280 <fprintf@plt>
    f238:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f23c:	add	x1, x1, #0x1cf
    f240:	mov	x0, x20
    f244:	bl	d4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    f248:	cbnz	x21, f018 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25b8>
    f24c:	b	f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    f250:	stp	x29, x30, [sp, #-48]!
    f254:	stp	x20, x19, [sp, #32]
    f258:	ldr	w8, [x0, #216]
    f25c:	str	x21, [sp, #16]
    f260:	mov	x29, sp
    f264:	tbnz	w8, #31, f294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2834>
    f268:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f26c:	mov	x19, x0
    f270:	mov	w21, #0xffffffff            	// #-1
    f274:	add	x20, x20, #0x2a3
    f278:	ldr	x1, [x19, #72]
    f27c:	mov	x0, x20
    f280:	bl	7470 <fputs@plt>
    f284:	ldr	w8, [x19, #216]
    f288:	add	w21, w21, #0x1
    f28c:	cmp	w21, w8
    f290:	b.lt	f278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2818>  // b.tstop
    f294:	ldp	x20, x19, [sp, #32]
    f298:	ldr	x21, [sp, #16]
    f29c:	ldp	x29, x30, [sp], #48
    f2a0:	ret
    f2a4:	stp	x29, x30, [sp, #-96]!
    f2a8:	stp	x28, x27, [sp, #16]
    f2ac:	stp	x26, x25, [sp, #32]
    f2b0:	stp	x24, x23, [sp, #48]
    f2b4:	stp	x22, x21, [sp, #64]
    f2b8:	stp	x20, x19, [sp, #80]
    f2bc:	mov	x29, sp
    f2c0:	mov	x19, x0
    f2c4:	str	wzr, [x0, #216]
    f2c8:	bl	7dd0 <scols_table_is_json@plt>
    f2cc:	cbz	w0, f400 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29a0>
    f2d0:	ldr	x1, [x19, #72]
    f2d4:	mov	w0, #0x7b                  	// #123
    f2d8:	bl	7670 <fputc@plt>
    f2dc:	ldr	x8, [x19, #88]
    f2e0:	ldr	x1, [x19, #72]
    f2e4:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f2e8:	add	x24, x24, #0xc17
    f2ec:	cmp	x8, #0x0
    f2f0:	csel	x0, x24, x8, eq  // eq = none
    f2f4:	bl	7470 <fputs@plt>
    f2f8:	ldr	w8, [x19, #216]
    f2fc:	tbnz	w8, #31, f328 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c8>
    f300:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f304:	mov	w21, #0xffffffff            	// #-1
    f308:	add	x20, x20, #0x2a3
    f30c:	ldr	x1, [x19, #72]
    f310:	mov	x0, x20
    f314:	bl	7470 <fputs@plt>
    f318:	ldr	w8, [x19, #216]
    f31c:	add	w21, w21, #0x1
    f320:	cmp	w21, w8
    f324:	b.lt	f30c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28ac>  // b.tstop
    f328:	ldr	x20, [x19, #72]
    f32c:	ldr	x25, [x19, #8]
    f330:	mov	w0, #0x22                  	// #34
    f334:	mov	x1, x20
    f338:	bl	7670 <fputc@plt>
    f33c:	cbz	x25, f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2960>
    f340:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f344:	mov	x28, #0x5                   	// #5
    f348:	mov	w26, #0x4002                	// #16386
    f34c:	add	x21, x21, #0x11d
    f350:	mov	w27, #0x1                   	// #1
    f354:	movk	x28, #0x4400, lsl #48
    f358:	ldrsb	w23, [x25]
    f35c:	and	w22, w23, #0xff
    f360:	sub	w8, w22, #0x22
    f364:	cmp	w8, #0x3e
    f368:	b.hi	f390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2930>  // b.pmore
    f36c:	lsl	x8, x27, x8
    f370:	tst	x8, x28
    f374:	b.eq	f390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2930>  // b.none
    f378:	mov	x0, x20
    f37c:	mov	x1, x21
    f380:	mov	w2, w22
    f384:	bl	8280 <fprintf@plt>
    f388:	add	x25, x25, #0x1
    f38c:	b	f358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28f8>
    f390:	cbz	w22, f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2960>
    f394:	bl	7c60 <__ctype_b_loc@plt>
    f398:	ldr	x8, [x0]
    f39c:	and	x9, x23, #0xff
    f3a0:	ldrh	w8, [x8, x9, lsl #1]
    f3a4:	and	w8, w8, w26
    f3a8:	cmp	w8, #0x4, lsl #12
    f3ac:	b.ne	f378 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2918>  // b.any
    f3b0:	mov	w0, w23
    f3b4:	mov	x1, x20
    f3b8:	bl	7670 <fputc@plt>
    f3bc:	b	f388 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2928>
    f3c0:	mov	w0, #0x22                  	// #34
    f3c4:	mov	x1, x20
    f3c8:	bl	7670 <fputc@plt>
    f3cc:	ldr	x1, [x19, #72]
    f3d0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f3d4:	add	x0, x0, #0x2b1
    f3d8:	bl	7470 <fputs@plt>
    f3dc:	ldr	x8, [x19, #88]
    f3e0:	ldr	x1, [x19, #72]
    f3e4:	cmp	x8, #0x0
    f3e8:	csel	x0, x24, x8, eq  // eq = none
    f3ec:	bl	7470 <fputs@plt>
    f3f0:	ldr	w8, [x19, #216]
    f3f4:	mov	w9, #0x1                   	// #1
    f3f8:	add	w8, w8, #0x1
    f3fc:	stp	w8, w9, [x19, #216]
    f400:	ldp	x20, x19, [sp, #80]
    f404:	ldp	x22, x21, [sp, #64]
    f408:	ldp	x24, x23, [sp, #48]
    f40c:	ldp	x26, x25, [sp, #32]
    f410:	ldp	x28, x27, [sp, #16]
    f414:	ldp	x29, x30, [sp], #96
    f418:	ret
    f41c:	stp	x29, x30, [sp, #-48]!
    f420:	stp	x20, x19, [sp, #32]
    f424:	ldr	w8, [x0, #216]
    f428:	str	x21, [sp, #16]
    f42c:	mov	x29, sp
    f430:	mov	x19, x0
    f434:	sub	w8, w8, #0x1
    f438:	str	w8, [x0, #216]
    f43c:	bl	7dd0 <scols_table_is_json@plt>
    f440:	cbz	w0, f4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a5c>
    f444:	ldr	w8, [x19, #216]
    f448:	tbnz	w8, #31, f474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a14>
    f44c:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f450:	mov	w21, #0xffffffff            	// #-1
    f454:	add	x20, x20, #0x2a3
    f458:	ldr	x1, [x19, #72]
    f45c:	mov	x0, x20
    f460:	bl	7470 <fputs@plt>
    f464:	ldr	w8, [x19, #216]
    f468:	add	w21, w21, #0x1
    f46c:	cmp	w21, w8
    f470:	b.lt	f458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f8>  // b.tstop
    f474:	ldr	x1, [x19, #72]
    f478:	mov	w0, #0x5d                  	// #93
    f47c:	bl	7670 <fputc@plt>
    f480:	ldr	x9, [x19, #88]
    f484:	ldr	w8, [x19, #216]
    f488:	ldr	x1, [x19, #72]
    f48c:	adrp	x10, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f490:	add	x10, x10, #0xc17
    f494:	cmp	x9, #0x0
    f498:	sub	w8, w8, #0x1
    f49c:	csel	x0, x10, x9, eq  // eq = none
    f4a0:	str	w8, [x19, #216]
    f4a4:	bl	7470 <fputs@plt>
    f4a8:	ldr	x1, [x19, #72]
    f4ac:	mov	w0, #0x7d                  	// #125
    f4b0:	bl	7670 <fputc@plt>
    f4b4:	mov	w8, #0x1                   	// #1
    f4b8:	str	w8, [x19, #220]
    f4bc:	ldp	x20, x19, [sp, #32]
    f4c0:	ldr	x21, [sp, #16]
    f4c4:	ldp	x29, x30, [sp], #48
    f4c8:	ret
    f4cc:	stp	x29, x30, [sp, #-48]!
    f4d0:	stp	x22, x21, [sp, #16]
    f4d4:	stp	x20, x19, [sp, #32]
    f4d8:	mov	x29, sp
    f4dc:	mov	x19, x0
    f4e0:	bl	7dd0 <scols_table_is_json@plt>
    f4e4:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f4e8:	add	x21, x21, #0xc17
    f4ec:	cbz	w0, f550 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2af0>
    f4f0:	ldr	x1, [x19, #72]
    f4f4:	mov	w0, #0x2c                  	// #44
    f4f8:	bl	7670 <fputc@plt>
    f4fc:	ldr	x8, [x19, #88]
    f500:	ldr	x1, [x19, #72]
    f504:	cmp	x8, #0x0
    f508:	csel	x0, x21, x8, eq  // eq = none
    f50c:	bl	7470 <fputs@plt>
    f510:	ldr	w8, [x19, #216]
    f514:	tbnz	w8, #31, f540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ae0>
    f518:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f51c:	mov	w22, #0xffffffff            	// #-1
    f520:	add	x20, x20, #0x2a3
    f524:	ldr	x1, [x19, #72]
    f528:	mov	x0, x20
    f52c:	bl	7470 <fputs@plt>
    f530:	ldr	w8, [x19, #216]
    f534:	add	w22, w22, #0x1
    f538:	cmp	w22, w8
    f53c:	b.lt	f524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ac4>  // b.tstop
    f540:	ldr	x1, [x19, #72]
    f544:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f548:	add	x0, x0, #0x2a7
    f54c:	bl	7470 <fputs@plt>
    f550:	ldr	x8, [x19, #88]
    f554:	ldr	x1, [x19, #72]
    f558:	cmp	x8, #0x0
    f55c:	csel	x0, x21, x8, eq  // eq = none
    f560:	bl	7470 <fputs@plt>
    f564:	ldr	w8, [x19, #216]
    f568:	ldr	x9, [x19, #232]
    f56c:	mov	w10, #0x1                   	// #1
    f570:	add	w8, w8, #0x1
    f574:	add	x9, x9, #0x1
    f578:	stp	w8, w10, [x19, #216]
    f57c:	str	x9, [x19, #232]
    f580:	ldp	x20, x19, [sp, #32]
    f584:	ldp	x22, x21, [sp, #16]
    f588:	ldp	x29, x30, [sp], #48
    f58c:	ret
    f590:	stp	x29, x30, [sp, #-48]!
    f594:	stp	x20, x19, [sp, #32]
    f598:	ldr	w8, [x0, #216]
    f59c:	str	x21, [sp, #16]
    f5a0:	mov	x29, sp
    f5a4:	mov	x19, x0
    f5a8:	sub	w8, w8, #0x1
    f5ac:	str	w8, [x0, #216]
    f5b0:	bl	7dd0 <scols_table_is_json@plt>
    f5b4:	cbz	w0, f618 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>
    f5b8:	ldr	w8, [x19, #216]
    f5bc:	tbnz	w8, #31, f5e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b88>
    f5c0:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f5c4:	mov	w21, #0xffffffff            	// #-1
    f5c8:	add	x20, x20, #0x2a3
    f5cc:	ldr	x1, [x19, #72]
    f5d0:	mov	x0, x20
    f5d4:	bl	7470 <fputs@plt>
    f5d8:	ldr	w8, [x19, #216]
    f5dc:	add	w21, w21, #0x1
    f5e0:	cmp	w21, w8
    f5e4:	b.lt	f5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b6c>  // b.tstop
    f5e8:	ldr	x1, [x19, #72]
    f5ec:	mov	w0, #0x5d                  	// #93
    f5f0:	bl	7670 <fputc@plt>
    f5f4:	ldr	x8, [x19, #88]
    f5f8:	ldr	x1, [x19, #72]
    f5fc:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f600:	add	x9, x9, #0xc17
    f604:	cmp	x8, #0x0
    f608:	csel	x0, x9, x8, eq  // eq = none
    f60c:	bl	7470 <fputs@plt>
    f610:	mov	w8, #0x1                   	// #1
    f614:	str	w8, [x19, #220]
    f618:	ldp	x20, x19, [sp, #32]
    f61c:	ldr	x21, [sp, #16]
    f620:	ldp	x29, x30, [sp], #48
    f624:	ret
    f628:	stp	x29, x30, [sp, #-48]!
    f62c:	str	x21, [sp, #16]
    f630:	stp	x20, x19, [sp, #32]
    f634:	mov	x29, sp
    f638:	mov	x19, x0
    f63c:	bl	7dd0 <scols_table_is_json@plt>
    f640:	cbz	w0, f684 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c24>
    f644:	ldr	w8, [x19, #216]
    f648:	tbnz	w8, #31, f674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c14>
    f64c:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f650:	mov	w21, #0xffffffff            	// #-1
    f654:	add	x20, x20, #0x2a3
    f658:	ldr	x1, [x19, #72]
    f65c:	mov	x0, x20
    f660:	bl	7470 <fputs@plt>
    f664:	ldr	w8, [x19, #216]
    f668:	add	w21, w21, #0x1
    f66c:	cmp	w21, w8
    f670:	b.lt	f658 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bf8>  // b.tstop
    f674:	ldr	x1, [x19, #72]
    f678:	mov	w0, #0x7b                  	// #123
    f67c:	bl	7670 <fputc@plt>
    f680:	str	wzr, [x19, #220]
    f684:	ldr	w8, [x19, #216]
    f688:	ldr	x21, [sp, #16]
    f68c:	add	w8, w8, #0x1
    f690:	str	w8, [x19, #216]
    f694:	ldp	x20, x19, [sp, #32]
    f698:	ldp	x29, x30, [sp], #48
    f69c:	ret
    f6a0:	stp	x29, x30, [sp, #-48]!
    f6a4:	stp	x22, x21, [sp, #16]
    f6a8:	stp	x20, x19, [sp, #32]
    f6ac:	ldr	w8, [x0, #216]
    f6b0:	mov	x29, sp
    f6b4:	mov	w21, w2
    f6b8:	mov	w20, w1
    f6bc:	sub	w8, w8, #0x1
    f6c0:	mov	x19, x0
    f6c4:	str	w8, [x0, #216]
    f6c8:	bl	7dd0 <scols_table_is_json@plt>
    f6cc:	cbz	w0, f750 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf0>
    f6d0:	ldr	w8, [x19, #220]
    f6d4:	cbz	w8, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ca8>
    f6d8:	ldr	w8, [x19, #216]
    f6dc:	tbnz	w8, #31, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ca8>
    f6e0:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f6e4:	mov	w22, #0xffffffff            	// #-1
    f6e8:	add	x21, x21, #0x2a3
    f6ec:	ldr	x1, [x19, #72]
    f6f0:	mov	x0, x21
    f6f4:	bl	7470 <fputs@plt>
    f6f8:	ldr	w8, [x19, #216]
    f6fc:	add	w22, w22, #0x1
    f700:	cmp	w22, w8
    f704:	b.lt	f6ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8c>  // b.tstop
    f708:	ldr	x1, [x19, #72]
    f70c:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f710:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f714:	add	x8, x8, #0x2b5
    f718:	add	x9, x9, #0x2b7
    f71c:	cmp	w20, #0x0
    f720:	csel	x0, x9, x8, eq  // eq = none
    f724:	bl	7470 <fputs@plt>
    f728:	ldrb	w8, [x19, #249]
    f72c:	tbnz	w8, #5, f784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d24>
    f730:	ldr	x8, [x19, #88]
    f734:	ldr	x1, [x19, #72]
    f738:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f73c:	add	x9, x9, #0xc17
    f740:	cmp	x8, #0x0
    f744:	csel	x0, x9, x8, eq  // eq = none
    f748:	bl	7470 <fputs@plt>
    f74c:	b	f784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d24>
    f750:	cbnz	w21, f784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d24>
    f754:	ldrh	w8, [x19, #248]
    f758:	tbnz	w8, #13, f784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d24>
    f75c:	ldr	x8, [x19, #88]
    f760:	ldr	x1, [x19, #72]
    f764:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f768:	add	x9, x9, #0xc17
    f76c:	cmp	x8, #0x0
    f770:	csel	x0, x9, x8, eq  // eq = none
    f774:	bl	7470 <fputs@plt>
    f778:	ldr	x8, [x19, #232]
    f77c:	add	x8, x8, #0x1
    f780:	str	x8, [x19, #232]
    f784:	mov	w8, #0x1                   	// #1
    f788:	str	w8, [x19, #220]
    f78c:	ldp	x20, x19, [sp, #32]
    f790:	ldp	x22, x21, [sp, #16]
    f794:	ldp	x29, x30, [sp], #48
    f798:	ret

000000000000f79c <scols_table_print_range@@SMARTCOLS_2.28>:
    f79c:	sub	sp, sp, #0x50
    f7a0:	stp	x29, x30, [sp, #32]
    f7a4:	add	x29, sp, #0x20
    f7a8:	stp	x22, x21, [sp, #48]
    f7ac:	stp	x20, x19, [sp, #64]
    f7b0:	mov	x20, x2
    f7b4:	mov	x21, x1
    f7b8:	mov	x19, x0
    f7bc:	stur	xzr, [x29, #-8]
    f7c0:	bl	7510 <scols_table_is_tree@plt>
    f7c4:	cbz	w0, f7d0 <scols_table_print_range@@SMARTCOLS_2.28+0x34>
    f7c8:	mov	w22, #0xffffffea            	// #-22
    f7cc:	b	f85c <scols_table_print_range@@SMARTCOLS_2.28+0xc0>
    f7d0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    f7d4:	ldr	x8, [x8, #4024]
    f7d8:	ldrb	w8, [x8]
    f7dc:	tbnz	w8, #4, f874 <scols_table_print_range@@SMARTCOLS_2.28+0xd8>
    f7e0:	sub	x1, x29, #0x8
    f7e4:	mov	x0, x19
    f7e8:	bl	e84c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dec>
    f7ec:	mov	w22, w0
    f7f0:	cbnz	w0, f85c <scols_table_print_range@@SMARTCOLS_2.28+0xc0>
    f7f4:	cbz	x21, f818 <scols_table_print_range@@SMARTCOLS_2.28+0x7c>
    f7f8:	add	x8, x19, #0x70
    f7fc:	add	x9, x21, #0x30
    f800:	str	wzr, [sp, #16]
    f804:	stp	x9, x8, [sp]
    f808:	ldr	x8, [x19, #112]
    f80c:	cmp	x9, x8
    f810:	b.ne	f838 <scols_table_print_range@@SMARTCOLS_2.28+0x9c>  // b.any
    f814:	b	f824 <scols_table_print_range@@SMARTCOLS_2.28+0x88>
    f818:	mov	x0, sp
    f81c:	mov	w1, wzr
    f820:	bl	7530 <scols_reset_iter@plt>
    f824:	ldur	x1, [x29, #-8]
    f828:	mov	x0, x19
    f82c:	bl	d5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb58>
    f830:	mov	w22, w0
    f834:	cbnz	w0, f850 <scols_table_print_range@@SMARTCOLS_2.28+0xb4>
    f838:	ldur	x1, [x29, #-8]
    f83c:	mov	x2, sp
    f840:	mov	x0, x19
    f844:	mov	x3, x20
    f848:	bl	df7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x151c>
    f84c:	mov	w22, w0
    f850:	ldur	x1, [x29, #-8]
    f854:	mov	x0, x19
    f858:	bl	e804 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1da4>
    f85c:	mov	w0, w22
    f860:	ldp	x20, x19, [sp, #64]
    f864:	ldp	x22, x21, [sp, #48]
    f868:	ldp	x29, x30, [sp, #32]
    f86c:	add	sp, sp, #0x50
    f870:	ret
    f874:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    f878:	ldr	x8, [x8, #4016]
    f87c:	ldr	x22, [x8]
    f880:	bl	77c0 <getpid@plt>
    f884:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f888:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f88c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f890:	mov	w2, w0
    f894:	add	x1, x1, #0x84b
    f898:	add	x3, x3, #0x859
    f89c:	add	x4, x4, #0x930
    f8a0:	mov	x0, x22
    f8a4:	bl	8280 <fprintf@plt>
    f8a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    f8ac:	add	x1, x1, #0x2ba
    f8b0:	mov	x0, x19
    f8b4:	bl	f8bc <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    f8b8:	b	f7e0 <scols_table_print_range@@SMARTCOLS_2.28+0x44>
    f8bc:	sub	sp, sp, #0x120
    f8c0:	stp	x29, x30, [sp, #240]
    f8c4:	add	x29, sp, #0xf0
    f8c8:	str	x28, [sp, #256]
    f8cc:	stp	x20, x19, [sp, #272]
    f8d0:	stp	x2, x3, [x29, #-112]
    f8d4:	stp	x4, x5, [x29, #-96]
    f8d8:	stp	x6, x7, [x29, #-80]
    f8dc:	stp	q1, q2, [sp, #16]
    f8e0:	stp	q3, q4, [sp, #48]
    f8e4:	str	q0, [sp]
    f8e8:	stp	q5, q6, [sp, #80]
    f8ec:	str	q7, [sp, #112]
    f8f0:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    f8f4:	ldr	x20, [x20, #4016]
    f8f8:	mov	x19, x1
    f8fc:	cbz	x0, f928 <scols_table_print_range@@SMARTCOLS_2.28+0x18c>
    f900:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    f904:	ldr	x9, [x9, #4024]
    f908:	ldrb	w9, [x9, #3]
    f90c:	tbnz	w9, #0, f928 <scols_table_print_range@@SMARTCOLS_2.28+0x18c>
    f910:	mov	x8, x0
    f914:	ldr	x0, [x20]
    f918:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    f91c:	add	x1, x1, #0x870
    f920:	mov	x2, x8
    f924:	bl	8280 <fprintf@plt>
    f928:	mov	x8, #0xffffffffffffffd0    	// #-48
    f92c:	mov	x10, sp
    f930:	sub	x11, x29, #0x70
    f934:	movk	x8, #0xff80, lsl #32
    f938:	add	x9, x29, #0x30
    f93c:	add	x10, x10, #0x80
    f940:	add	x11, x11, #0x30
    f944:	stp	x10, x8, [x29, #-16]
    f948:	stp	x9, x11, [x29, #-32]
    f94c:	ldp	q0, q1, [x29, #-32]
    f950:	ldr	x0, [x20]
    f954:	sub	x2, x29, #0x40
    f958:	mov	x1, x19
    f95c:	stp	q0, q1, [x29, #-64]
    f960:	bl	8120 <vfprintf@plt>
    f964:	ldr	x1, [x20]
    f968:	mov	w0, #0xa                   	// #10
    f96c:	bl	7670 <fputc@plt>
    f970:	ldp	x20, x19, [sp, #272]
    f974:	ldr	x28, [sp, #256]
    f978:	ldp	x29, x30, [sp, #240]
    f97c:	add	sp, sp, #0x120
    f980:	ret

000000000000f984 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
    f984:	stp	x29, x30, [sp, #-64]!
    f988:	str	x23, [sp, #16]
    f98c:	stp	x22, x21, [sp, #32]
    f990:	stp	x20, x19, [sp, #48]
    f994:	mov	x29, sp
    f998:	cbz	x0, fa14 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x90>
    f99c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    f9a0:	ldr	x8, [x8, #4024]
    f9a4:	mov	x22, x3
    f9a8:	mov	x20, x2
    f9ac:	mov	x21, x1
    f9b0:	ldrb	w8, [x8]
    f9b4:	mov	x19, x0
    f9b8:	tbnz	w8, #4, fa38 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xb4>
    f9bc:	add	x1, x29, #0x18
    f9c0:	mov	x0, x22
    f9c4:	bl	81c0 <open_memstream@plt>
    f9c8:	cbz	x0, fa1c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x98>
    f9cc:	mov	x22, x0
    f9d0:	mov	x0, x19
    f9d4:	bl	7760 <scols_table_get_stream@plt>
    f9d8:	mov	x23, x0
    f9dc:	mov	x0, x19
    f9e0:	mov	x1, x22
    f9e4:	bl	7810 <scols_table_set_stream@plt>
    f9e8:	mov	x0, x19
    f9ec:	mov	x1, x21
    f9f0:	mov	x2, x20
    f9f4:	bl	77b0 <scols_table_print_range@plt>
    f9f8:	mov	w20, w0
    f9fc:	mov	x0, x22
    fa00:	bl	77a0 <fclose@plt>
    fa04:	mov	x0, x19
    fa08:	mov	x1, x23
    fa0c:	bl	7810 <scols_table_set_stream@plt>
    fa10:	b	fa20 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x9c>
    fa14:	mov	w20, #0xffffffea            	// #-22
    fa18:	b	fa20 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x9c>
    fa1c:	mov	w20, #0xfffffff4            	// #-12
    fa20:	mov	w0, w20
    fa24:	ldp	x20, x19, [sp, #48]
    fa28:	ldp	x22, x21, [sp, #32]
    fa2c:	ldr	x23, [sp, #16]
    fa30:	ldp	x29, x30, [sp], #64
    fa34:	ret
    fa38:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fa3c:	ldr	x8, [x8, #4016]
    fa40:	ldr	x23, [x8]
    fa44:	bl	77c0 <getpid@plt>
    fa48:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fa4c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fa50:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fa54:	mov	w2, w0
    fa58:	add	x1, x1, #0x84b
    fa5c:	add	x3, x3, #0x859
    fa60:	add	x4, x4, #0x930
    fa64:	mov	x0, x23
    fa68:	bl	8280 <fprintf@plt>
    fa6c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fa70:	add	x1, x1, #0x2d2
    fa74:	mov	x0, x19
    fa78:	bl	f8bc <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fa7c:	b	f9bc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x38>

000000000000fa80 <scols_print_table@@SMARTCOLS_2.25>:
    fa80:	sub	sp, sp, #0x30
    fa84:	stp	x29, x30, [sp, #16]
    fa88:	add	x29, sp, #0x10
    fa8c:	sub	x1, x29, #0x4
    fa90:	stp	x20, x19, [sp, #32]
    fa94:	mov	x19, x0
    fa98:	stur	wzr, [x29, #-4]
    fa9c:	bl	fad0 <scols_print_table@@SMARTCOLS_2.25+0x50>
    faa0:	ldur	w8, [x29, #-4]
    faa4:	mov	w20, w0
    faa8:	orr	w8, w8, w0
    faac:	cbnz	w8, fabc <scols_print_table@@SMARTCOLS_2.25+0x3c>
    fab0:	ldr	x1, [x19, #72]
    fab4:	mov	w0, #0xa                   	// #10
    fab8:	bl	7670 <fputc@plt>
    fabc:	mov	w0, w20
    fac0:	ldp	x20, x19, [sp, #32]
    fac4:	ldp	x29, x30, [sp, #16]
    fac8:	add	sp, sp, #0x30
    facc:	ret
    fad0:	sub	sp, sp, #0x40
    fad4:	stp	x29, x30, [sp, #16]
    fad8:	stp	x22, x21, [sp, #32]
    fadc:	stp	x20, x19, [sp, #48]
    fae0:	add	x29, sp, #0x10
    fae4:	str	xzr, [sp, #8]
    fae8:	cbz	x0, fb9c <scols_print_table@@SMARTCOLS_2.25+0x11c>
    faec:	adrp	x22, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    faf0:	ldr	x22, [x22, #4024]
    faf4:	mov	x20, x1
    faf8:	mov	x19, x0
    fafc:	ldrb	w8, [x22]
    fb00:	tbnz	w8, #4, fbd4 <scols_print_table@@SMARTCOLS_2.25+0x154>
    fb04:	cbz	x20, fb0c <scols_print_table@@SMARTCOLS_2.25+0x8c>
    fb08:	str	wzr, [x20]
    fb0c:	mov	x8, x19
    fb10:	ldr	x9, [x8, #96]!
    fb14:	cmp	x9, x8
    fb18:	b.eq	fb94 <scols_print_table@@SMARTCOLS_2.25+0x114>  // b.none
    fb1c:	mov	x8, x19
    fb20:	ldr	x9, [x8, #112]!
    fb24:	cmp	x9, x8
    fb28:	b.eq	fbb8 <scols_print_table@@SMARTCOLS_2.25+0x138>  // b.none
    fb2c:	ldrh	w8, [x19, #248]
    fb30:	add	x1, sp, #0x8
    fb34:	mov	x0, x19
    fb38:	and	w8, w8, #0xfffffeff
    fb3c:	strh	w8, [x19, #248]
    fb40:	bl	e84c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dec>
    fb44:	mov	w21, w0
    fb48:	cbnz	w0, fba0 <scols_print_table@@SMARTCOLS_2.25+0x120>
    fb4c:	mov	x0, x19
    fb50:	bl	f2a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2844>
    fb54:	ldr	w8, [x19, #224]
    fb58:	cbnz	w8, fb64 <scols_print_table@@SMARTCOLS_2.25+0xe4>
    fb5c:	mov	x0, x19
    fb60:	bl	d1a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x740>
    fb64:	ldr	x1, [sp, #8]
    fb68:	mov	x0, x19
    fb6c:	bl	d5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb58>
    fb70:	mov	w21, w0
    fb74:	cbnz	w0, fc7c <scols_print_table@@SMARTCOLS_2.25+0x1fc>
    fb78:	mov	x0, x19
    fb7c:	bl	7510 <scols_table_is_tree@plt>
    fb80:	ldr	x1, [sp, #8]
    fb84:	cbz	w0, fc68 <scols_print_table@@SMARTCOLS_2.25+0x1e8>
    fb88:	mov	x0, x19
    fb8c:	bl	e590 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b30>
    fb90:	b	fc70 <scols_print_table@@SMARTCOLS_2.25+0x1f0>
    fb94:	ldrb	w8, [x22]
    fb98:	tbnz	w8, #4, fc20 <scols_print_table@@SMARTCOLS_2.25+0x1a0>
    fb9c:	mov	w21, #0xffffffea            	// #-22
    fba0:	mov	w0, w21
    fba4:	ldp	x20, x19, [sp, #48]
    fba8:	ldp	x22, x21, [sp, #32]
    fbac:	ldp	x29, x30, [sp, #16]
    fbb0:	add	sp, sp, #0x40
    fbb4:	ret
    fbb8:	ldrb	w8, [x22]
    fbbc:	tbnz	w8, #4, fc8c <scols_print_table@@SMARTCOLS_2.25+0x20c>
    fbc0:	mov	w21, wzr
    fbc4:	cbz	x20, fba0 <scols_print_table@@SMARTCOLS_2.25+0x120>
    fbc8:	mov	w8, #0x1                   	// #1
    fbcc:	str	w8, [x20]
    fbd0:	b	fba0 <scols_print_table@@SMARTCOLS_2.25+0x120>
    fbd4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fbd8:	ldr	x8, [x8, #4016]
    fbdc:	ldr	x21, [x8]
    fbe0:	bl	77c0 <getpid@plt>
    fbe4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fbe8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fbec:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fbf0:	mov	w2, w0
    fbf4:	add	x1, x1, #0x84b
    fbf8:	add	x3, x3, #0x859
    fbfc:	add	x4, x4, #0x930
    fc00:	mov	x0, x21
    fc04:	bl	8280 <fprintf@plt>
    fc08:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fc0c:	add	x1, x1, #0xfc9
    fc10:	mov	x0, x19
    fc14:	bl	f8bc <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fc18:	cbnz	x20, fb08 <scols_print_table@@SMARTCOLS_2.25+0x88>
    fc1c:	b	fb0c <scols_print_table@@SMARTCOLS_2.25+0x8c>
    fc20:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fc24:	ldr	x8, [x8, #4016]
    fc28:	ldr	x20, [x8]
    fc2c:	bl	77c0 <getpid@plt>
    fc30:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fc34:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fc38:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fc3c:	mov	w2, w0
    fc40:	add	x1, x1, #0x84b
    fc44:	add	x3, x3, #0x859
    fc48:	add	x4, x4, #0x930
    fc4c:	mov	x0, x20
    fc50:	bl	8280 <fprintf@plt>
    fc54:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fc58:	add	x1, x1, #0x2fe
    fc5c:	mov	x0, x19
    fc60:	bl	f8bc <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fc64:	b	fb9c <scols_print_table@@SMARTCOLS_2.25+0x11c>
    fc68:	mov	x0, x19
    fc6c:	bl	e544 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ae4>
    fc70:	mov	w21, w0
    fc74:	mov	x0, x19
    fc78:	bl	f41c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29bc>
    fc7c:	ldr	x1, [sp, #8]
    fc80:	mov	x0, x19
    fc84:	bl	e804 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1da4>
    fc88:	b	fba0 <scols_print_table@@SMARTCOLS_2.25+0x120>
    fc8c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fc90:	ldr	x8, [x8, #4016]
    fc94:	ldr	x21, [x8]
    fc98:	bl	77c0 <getpid@plt>
    fc9c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fca0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fca4:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fca8:	mov	w2, w0
    fcac:	add	x1, x1, #0x84b
    fcb0:	add	x3, x3, #0x859
    fcb4:	add	x4, x4, #0x930
    fcb8:	mov	x0, x21
    fcbc:	bl	8280 <fprintf@plt>
    fcc0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fcc4:	add	x1, x1, #0x312
    fcc8:	mov	x0, x19
    fccc:	bl	f8bc <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fcd0:	b	fbc0 <scols_print_table@@SMARTCOLS_2.25+0x140>

000000000000fcd4 <scols_print_table_to_string@@SMARTCOLS_2.25>:
    fcd4:	sub	sp, sp, #0x40
    fcd8:	stp	x29, x30, [sp, #16]
    fcdc:	stp	x22, x21, [sp, #32]
    fce0:	stp	x20, x19, [sp, #48]
    fce4:	add	x29, sp, #0x10
    fce8:	cbz	x0, fd58 <scols_print_table_to_string@@SMARTCOLS_2.25+0x84>
    fcec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fcf0:	ldr	x8, [x8, #4024]
    fcf4:	mov	x20, x1
    fcf8:	mov	x19, x0
    fcfc:	ldrb	w8, [x8]
    fd00:	tbnz	w8, #4, fd7c <scols_print_table_to_string@@SMARTCOLS_2.25+0xa8>
    fd04:	add	x1, sp, #0x8
    fd08:	mov	x0, x20
    fd0c:	bl	81c0 <open_memstream@plt>
    fd10:	cbz	x0, fd60 <scols_print_table_to_string@@SMARTCOLS_2.25+0x8c>
    fd14:	mov	x20, x0
    fd18:	mov	x0, x19
    fd1c:	bl	7760 <scols_table_get_stream@plt>
    fd20:	mov	x22, x0
    fd24:	mov	x0, x19
    fd28:	mov	x1, x20
    fd2c:	bl	7810 <scols_table_set_stream@plt>
    fd30:	mov	x0, x19
    fd34:	mov	x1, xzr
    fd38:	bl	fad0 <scols_print_table@@SMARTCOLS_2.25+0x50>
    fd3c:	mov	w21, w0
    fd40:	mov	x0, x20
    fd44:	bl	77a0 <fclose@plt>
    fd48:	mov	x0, x19
    fd4c:	mov	x1, x22
    fd50:	bl	7810 <scols_table_set_stream@plt>
    fd54:	b	fd64 <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
    fd58:	mov	w21, #0xffffffea            	// #-22
    fd5c:	b	fd64 <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
    fd60:	mov	w21, #0xfffffff4            	// #-12
    fd64:	mov	w0, w21
    fd68:	ldp	x20, x19, [sp, #48]
    fd6c:	ldp	x22, x21, [sp, #32]
    fd70:	ldp	x29, x30, [sp, #16]
    fd74:	add	sp, sp, #0x40
    fd78:	ret
    fd7c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fd80:	ldr	x8, [x8, #4016]
    fd84:	ldr	x21, [x8]
    fd88:	bl	77c0 <getpid@plt>
    fd8c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fd90:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fd94:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fd98:	mov	w2, w0
    fd9c:	add	x1, x1, #0x84b
    fda0:	add	x3, x3, #0x859
    fda4:	add	x4, x4, #0x930
    fda8:	mov	x0, x21
    fdac:	bl	8280 <fprintf@plt>
    fdb0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fdb4:	add	x1, x1, #0x2eb
    fdb8:	mov	x0, x19
    fdbc:	bl	f8bc <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fdc0:	b	fd04 <scols_print_table_to_string@@SMARTCOLS_2.25+0x30>

000000000000fdc4 <scols_parse_version_string@@SMARTCOLS_2.25>:
    fdc4:	stp	x29, x30, [sp, #-48]!
    fdc8:	stp	x22, x21, [sp, #16]
    fdcc:	stp	x20, x19, [sp, #32]
    fdd0:	mov	x29, sp
    fdd4:	cbz	x0, fe38 <scols_parse_version_string@@SMARTCOLS_2.25+0x74>
    fdd8:	ldrb	w8, [x0]
    fddc:	cbz	w8, fe20 <scols_parse_version_string@@SMARTCOLS_2.25+0x5c>
    fde0:	mov	w19, wzr
    fde4:	add	x20, x0, #0x1
    fde8:	mov	w21, #0xa                   	// #10
    fdec:	and	w9, w8, #0xff
    fdf0:	cmp	w9, #0x2e
    fdf4:	b.eq	fe14 <scols_parse_version_string@@SMARTCOLS_2.25+0x50>  // b.none
    fdf8:	sxtb	w22, w8
    fdfc:	bl	7c60 <__ctype_b_loc@plt>
    fe00:	ldr	x8, [x0]
    fe04:	ldrh	w8, [x8, w22, sxtw #1]
    fe08:	tbz	w8, #11, fe24 <scols_parse_version_string@@SMARTCOLS_2.25+0x60>
    fe0c:	madd	w8, w19, w21, w22
    fe10:	sub	w19, w8, #0x30
    fe14:	ldrb	w8, [x20], #1
    fe18:	cbnz	w8, fdec <scols_parse_version_string@@SMARTCOLS_2.25+0x28>
    fe1c:	b	fe24 <scols_parse_version_string@@SMARTCOLS_2.25+0x60>
    fe20:	mov	w19, wzr
    fe24:	mov	w0, w19
    fe28:	ldp	x20, x19, [sp, #32]
    fe2c:	ldp	x22, x21, [sp, #16]
    fe30:	ldp	x29, x30, [sp], #48
    fe34:	ret
    fe38:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fe3c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fe40:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fe44:	add	x0, x0, #0x325
    fe48:	add	x1, x1, #0x330
    fe4c:	add	x3, x3, #0x34b
    fe50:	mov	w2, #0x25                  	// #37
    fe54:	bl	8140 <__assert_fail@plt>

000000000000fe58 <scols_get_library_version@@SMARTCOLS_2.25>:
    fe58:	cbz	x0, fe68 <scols_get_library_version@@SMARTCOLS_2.25+0x10>
    fe5c:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fe60:	add	x8, x8, #0x378
    fe64:	str	x8, [x0]
    fe68:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fe6c:	add	x0, x0, #0x378
    fe70:	b	73b0 <scols_parse_version_string@plt>
    fe74:	stp	x29, x30, [sp, #-48]!
    fe78:	stp	x20, x19, [sp, #32]
    fe7c:	mov	x20, x0
    fe80:	add	x0, x0, #0x28
    fe84:	str	x21, [sp, #16]
    fe88:	mov	x29, sp
    fe8c:	bl	7830 <malloc@plt>
    fe90:	mov	x19, x0
    fe94:	cbz	x0, feb4 <scols_get_library_version@@SMARTCOLS_2.25+0x5c>
    fe98:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fe9c:	ldr	x9, [x9, #4024]
    fea0:	add	x8, x19, #0x28
    fea4:	stp	x8, x8, [x19]
    fea8:	stp	xzr, x20, [x19, #16]
    feac:	ldrb	w9, [x9]
    feb0:	tbnz	w9, #6, fec8 <scols_get_library_version@@SMARTCOLS_2.25+0x70>
    feb4:	mov	x0, x19
    feb8:	ldp	x20, x19, [sp, #32]
    febc:	ldr	x21, [sp, #16]
    fec0:	ldp	x29, x30, [sp], #48
    fec4:	ret
    fec8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    fecc:	ldr	x8, [x8, #4016]
    fed0:	ldr	x21, [x8]
    fed4:	bl	77c0 <getpid@plt>
    fed8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fedc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    fee0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    fee4:	mov	w2, w0
    fee8:	add	x1, x1, #0x84b
    feec:	add	x3, x3, #0x859
    fef0:	add	x4, x4, #0x37f
    fef4:	mov	x0, x21
    fef8:	bl	8280 <fprintf@plt>
    fefc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
    ff00:	add	x1, x1, #0x384
    ff04:	mov	x0, x19
    ff08:	mov	x2, x20
    ff0c:	bl	ff14 <scols_get_library_version@@SMARTCOLS_2.25+0xbc>
    ff10:	b	feb4 <scols_get_library_version@@SMARTCOLS_2.25+0x5c>
    ff14:	sub	sp, sp, #0x120
    ff18:	stp	x29, x30, [sp, #240]
    ff1c:	add	x29, sp, #0xf0
    ff20:	str	x28, [sp, #256]
    ff24:	stp	x20, x19, [sp, #272]
    ff28:	stp	x2, x3, [x29, #-112]
    ff2c:	stp	x4, x5, [x29, #-96]
    ff30:	stp	x6, x7, [x29, #-80]
    ff34:	stp	q1, q2, [sp, #16]
    ff38:	stp	q3, q4, [sp, #48]
    ff3c:	str	q0, [sp]
    ff40:	stp	q5, q6, [sp, #80]
    ff44:	str	q7, [sp, #112]
    ff48:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ff4c:	ldr	x20, [x20, #4016]
    ff50:	mov	x19, x1
    ff54:	cbz	x0, ff80 <scols_get_library_version@@SMARTCOLS_2.25+0x128>
    ff58:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ff5c:	ldr	x9, [x9, #4024]
    ff60:	ldrb	w9, [x9, #3]
    ff64:	tbnz	w9, #0, ff80 <scols_get_library_version@@SMARTCOLS_2.25+0x128>
    ff68:	mov	x8, x0
    ff6c:	ldr	x0, [x20]
    ff70:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
    ff74:	add	x1, x1, #0x870
    ff78:	mov	x2, x8
    ff7c:	bl	8280 <fprintf@plt>
    ff80:	mov	x8, #0xffffffffffffffd0    	// #-48
    ff84:	mov	x10, sp
    ff88:	sub	x11, x29, #0x70
    ff8c:	movk	x8, #0xff80, lsl #32
    ff90:	add	x9, x29, #0x30
    ff94:	add	x10, x10, #0x80
    ff98:	add	x11, x11, #0x30
    ff9c:	stp	x10, x8, [x29, #-16]
    ffa0:	stp	x9, x11, [x29, #-32]
    ffa4:	ldp	q0, q1, [x29, #-32]
    ffa8:	ldr	x0, [x20]
    ffac:	sub	x2, x29, #0x40
    ffb0:	mov	x1, x19
    ffb4:	stp	q0, q1, [x29, #-64]
    ffb8:	bl	8120 <vfprintf@plt>
    ffbc:	ldr	x1, [x20]
    ffc0:	mov	w0, #0xa                   	// #10
    ffc4:	bl	7670 <fputc@plt>
    ffc8:	ldp	x20, x19, [sp, #272]
    ffcc:	ldr	x28, [sp, #256]
    ffd0:	ldp	x29, x30, [sp, #240]
    ffd4:	add	sp, sp, #0x120
    ffd8:	ret
    ffdc:	cbz	x0, 10018 <scols_get_library_version@@SMARTCOLS_2.25+0x1c0>
    ffe0:	stp	x29, x30, [sp, #-32]!
    ffe4:	stp	x20, x19, [sp, #16]
    ffe8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
    ffec:	ldr	x8, [x8, #4024]
    fff0:	mov	x19, x0
    fff4:	mov	x29, sp
    fff8:	ldrb	w8, [x8]
    fffc:	tbnz	w8, #6, 1001c <scols_get_library_version@@SMARTCOLS_2.25+0x1c4>
   10000:	ldr	x0, [x19, #16]
   10004:	bl	7cc0 <free@plt>
   10008:	mov	x0, x19
   1000c:	ldp	x20, x19, [sp, #16]
   10010:	ldp	x29, x30, [sp], #32
   10014:	b	7cc0 <free@plt>
   10018:	ret
   1001c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10020:	ldr	x8, [x8, #4016]
   10024:	ldr	x20, [x8]
   10028:	bl	77c0 <getpid@plt>
   1002c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10030:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10034:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10038:	mov	w2, w0
   1003c:	add	x1, x1, #0x84b
   10040:	add	x3, x3, #0x859
   10044:	add	x4, x4, #0x37f
   10048:	mov	x0, x20
   1004c:	bl	8280 <fprintf@plt>
   10050:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10054:	add	x1, x1, #0x87b
   10058:	mov	x0, x19
   1005c:	bl	ff14 <scols_get_library_version@@SMARTCOLS_2.25+0xbc>
   10060:	b	10000 <scols_get_library_version@@SMARTCOLS_2.25+0x1a8>
   10064:	cbz	x0, 10088 <scols_get_library_version@@SMARTCOLS_2.25+0x230>
   10068:	mov	x8, x0
   1006c:	ldr	x9, [x8]
   10070:	mov	w0, wzr
   10074:	strb	wzr, [x9]
   10078:	ldr	x9, [x8]
   1007c:	str	xzr, [x8, #32]
   10080:	str	x9, [x8, #8]
   10084:	ret
   10088:	mov	w0, #0xffffffea            	// #-22
   1008c:	ret
   10090:	stp	x29, x30, [sp, #-48]!
   10094:	str	x21, [sp, #16]
   10098:	stp	x20, x19, [sp, #32]
   1009c:	mov	x29, sp
   100a0:	cbz	x0, 100fc <scols_get_library_version@@SMARTCOLS_2.25+0x2a4>
   100a4:	mov	x20, x1
   100a8:	cbz	x1, 10104 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
   100ac:	ldrb	w8, [x20]
   100b0:	cbz	w8, 10104 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
   100b4:	mov	x19, x0
   100b8:	mov	x0, x20
   100bc:	bl	7440 <strlen@plt>
   100c0:	mov	x21, x0
   100c4:	ldr	x8, [x19, #24]
   100c8:	ldp	x9, x0, [x19]
   100cc:	sub	x8, x8, x0
   100d0:	add	x8, x8, x9
   100d4:	cmp	x8, x21
   100d8:	b.ls	100fc <scols_get_library_version@@SMARTCOLS_2.25+0x2a4>  // b.plast
   100dc:	add	x2, x21, #0x1
   100e0:	mov	x1, x20
   100e4:	bl	7380 <memcpy@plt>
   100e8:	ldr	x8, [x19, #8]
   100ec:	mov	w0, wzr
   100f0:	add	x8, x8, x21
   100f4:	str	x8, [x19, #8]
   100f8:	b	10108 <scols_get_library_version@@SMARTCOLS_2.25+0x2b0>
   100fc:	mov	w0, #0xffffffea            	// #-22
   10100:	b	10108 <scols_get_library_version@@SMARTCOLS_2.25+0x2b0>
   10104:	mov	w0, wzr
   10108:	ldp	x20, x19, [sp, #32]
   1010c:	ldr	x21, [sp, #16]
   10110:	ldp	x29, x30, [sp], #48
   10114:	ret
   10118:	stp	x29, x30, [sp, #-48]!
   1011c:	str	x21, [sp, #16]
   10120:	stp	x20, x19, [sp, #32]
   10124:	mov	x29, sp
   10128:	cbz	x1, 10150 <scols_get_library_version@@SMARTCOLS_2.25+0x2f8>
   1012c:	mov	x19, x2
   10130:	mov	x20, x1
   10134:	mov	x21, x0
   10138:	mov	x0, x21
   1013c:	mov	x1, x19
   10140:	bl	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
   10144:	cbnz	w0, 10154 <scols_get_library_version@@SMARTCOLS_2.25+0x2fc>
   10148:	subs	x20, x20, #0x1
   1014c:	b.ne	10138 <scols_get_library_version@@SMARTCOLS_2.25+0x2e0>  // b.any
   10150:	mov	w0, wzr
   10154:	ldp	x20, x19, [sp, #32]
   10158:	ldr	x21, [sp, #16]
   1015c:	ldp	x29, x30, [sp], #48
   10160:	ret
   10164:	cbz	x0, 10180 <scols_get_library_version@@SMARTCOLS_2.25+0x328>
   10168:	ldr	x8, [x0]
   1016c:	strb	wzr, [x8]
   10170:	ldr	x8, [x0]
   10174:	str	xzr, [x0, #32]
   10178:	str	x8, [x0, #8]
   1017c:	b	10090 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
   10180:	mov	w0, #0xffffffea            	// #-22
   10184:	ret
   10188:	cbz	x0, 10198 <scols_get_library_version@@SMARTCOLS_2.25+0x340>
   1018c:	ldp	x9, x8, [x0]
   10190:	sub	x8, x8, x9
   10194:	str	x8, [x0, #32]
   10198:	ret
   1019c:	cbz	x0, 101a4 <scols_get_library_version@@SMARTCOLS_2.25+0x34c>
   101a0:	ldr	x0, [x0]
   101a4:	ret
   101a8:	cbz	x0, 101b0 <scols_get_library_version@@SMARTCOLS_2.25+0x358>
   101ac:	ldr	x0, [x0, #24]
   101b0:	ret
   101b4:	stp	x29, x30, [sp, #-64]!
   101b8:	stp	x20, x19, [sp, #48]
   101bc:	mov	x19, x2
   101c0:	str	x23, [sp, #16]
   101c4:	stp	x22, x21, [sp, #32]
   101c8:	mov	x29, sp
   101cc:	cbz	x1, 10258 <scols_get_library_version@@SMARTCOLS_2.25+0x400>
   101d0:	ldr	x21, [x1]
   101d4:	mov	x20, x1
   101d8:	cbz	x21, 10258 <scols_get_library_version@@SMARTCOLS_2.25+0x400>
   101dc:	ldr	x2, [x20, #16]
   101e0:	mov	x22, x3
   101e4:	mov	x23, x0
   101e8:	cbnz	x2, 10208 <scols_get_library_version@@SMARTCOLS_2.25+0x3b0>
   101ec:	ldr	x0, [x20, #24]
   101f0:	bl	15634 <scols_init_debug@@SMARTCOLS_2.25+0x278c>
   101f4:	add	x0, x0, #0x1
   101f8:	bl	7830 <malloc@plt>
   101fc:	mov	x2, x0
   10200:	str	x0, [x20, #16]
   10204:	cbz	x0, 10258 <scols_get_library_version@@SMARTCOLS_2.25+0x400>
   10208:	ldrb	w8, [x23, #249]
   1020c:	tbnz	w8, #4, 10228 <scols_get_library_version@@SMARTCOLS_2.25+0x3d0>
   10210:	mov	x0, x21
   10214:	mov	x1, x19
   10218:	mov	x3, x22
   1021c:	bl	152e8 <scols_init_debug@@SMARTCOLS_2.25+0x2440>
   10220:	cbnz	x0, 10248 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
   10224:	b	10258 <scols_get_library_version@@SMARTCOLS_2.25+0x400>
   10228:	mov	x0, x21
   1022c:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   10230:	str	x0, [x19]
   10234:	ldr	x0, [x20, #16]
   10238:	mov	x1, x21
   1023c:	bl	7e60 <strcpy@plt>
   10240:	ldr	x0, [x20, #16]
   10244:	cbz	x0, 10258 <scols_get_library_version@@SMARTCOLS_2.25+0x400>
   10248:	ldr	x8, [x19]
   1024c:	add	x8, x8, #0x1
   10250:	cmp	x8, #0x1
   10254:	b.hi	10260 <scols_get_library_version@@SMARTCOLS_2.25+0x408>  // b.pmore
   10258:	mov	x0, xzr
   1025c:	str	xzr, [x19]
   10260:	ldp	x20, x19, [sp, #48]
   10264:	ldp	x22, x21, [sp, #32]
   10268:	ldr	x23, [sp, #16]
   1026c:	ldp	x29, x30, [sp], #64
   10270:	ret
   10274:	sub	sp, sp, #0x20
   10278:	stp	x29, x30, [sp, #16]
   1027c:	add	x29, sp, #0x10
   10280:	cbz	x0, 102ac <scols_get_library_version@@SMARTCOLS_2.25+0x454>
   10284:	mov	x8, x0
   10288:	ldr	x0, [x0]
   1028c:	str	xzr, [sp, #8]
   10290:	cbz	x0, 102b8 <scols_get_library_version@@SMARTCOLS_2.25+0x460>
   10294:	ldr	x1, [x8, #32]
   10298:	cbz	x1, 102b4 <scols_get_library_version@@SMARTCOLS_2.25+0x45c>
   1029c:	add	x2, sp, #0x8
   102a0:	bl	15128 <scols_init_debug@@SMARTCOLS_2.25+0x2280>
   102a4:	ldr	x0, [sp, #8]
   102a8:	b	102b8 <scols_get_library_version@@SMARTCOLS_2.25+0x460>
   102ac:	str	xzr, [sp, #8]
   102b0:	b	102b8 <scols_get_library_version@@SMARTCOLS_2.25+0x460>
   102b4:	mov	x0, xzr
   102b8:	ldp	x29, x30, [sp, #16]
   102bc:	add	sp, sp, #0x20
   102c0:	ret
   102c4:	sub	sp, sp, #0xb0
   102c8:	str	d8, [sp, #64]
   102cc:	stp	x29, x30, [sp, #80]
   102d0:	stp	x28, x27, [sp, #96]
   102d4:	stp	x26, x25, [sp, #112]
   102d8:	stp	x24, x23, [sp, #128]
   102dc:	stp	x22, x21, [sp, #144]
   102e0:	stp	x20, x19, [sp, #160]
   102e4:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   102e8:	ldr	x20, [x20, #4024]
   102ec:	mov	x22, x1
   102f0:	mov	x19, x0
   102f4:	add	x29, sp, #0x40
   102f8:	ldrb	w8, [x20]
   102fc:	tbnz	w8, #4, 1065c <scols_get_library_version@@SMARTCOLS_2.25+0x804>
   10300:	ldr	x9, [x19, #80]
   10304:	ldrh	w8, [x19, #248]
   10308:	adrp	x10, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1030c:	add	x10, x10, #0x2a5
   10310:	cmp	x9, #0x0
   10314:	orr	w8, w8, #0x10
   10318:	csel	x0, x10, x9, eq  // eq = none
   1031c:	strh	w8, [x19, #248]
   10320:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   10324:	mov	x27, x0
   10328:	cbz	x19, 10344 <scols_get_library_version@@SMARTCOLS_2.25+0x4ec>
   1032c:	mov	x8, x19
   10330:	ldr	x9, [x8, #128]!
   10334:	cmp	x9, x8
   10338:	b.eq	10344 <scols_get_library_version@@SMARTCOLS_2.25+0x4ec>  // b.none
   1033c:	mov	w26, #0x1                   	// #1
   10340:	b	10348 <scols_get_library_version@@SMARTCOLS_2.25+0x4f0>
   10344:	mov	w26, wzr
   10348:	add	x0, sp, #0x8
   1034c:	mov	w1, wzr
   10350:	bl	7530 <scols_reset_iter@plt>
   10354:	add	x1, sp, #0x8
   10358:	add	x2, sp, #0x20
   1035c:	mov	x0, x19
   10360:	bl	7ff0 <scols_table_next_column@plt>
   10364:	cbz	w0, 10378 <scols_get_library_version@@SMARTCOLS_2.25+0x520>
   10368:	mov	w25, wzr
   1036c:	mov	x23, xzr
   10370:	mov	x21, xzr
   10374:	b	10410 <scols_get_library_version@@SMARTCOLS_2.25+0x5b8>
   10378:	mov	x21, xzr
   1037c:	mov	x23, xzr
   10380:	mov	w25, wzr
   10384:	ldr	x0, [sp, #32]
   10388:	bl	80b0 <scols_column_is_hidden@plt>
   1038c:	cbnz	w0, 103fc <scols_get_library_version@@SMARTCOLS_2.25+0x5a4>
   10390:	ldr	x0, [sp, #32]
   10394:	bl	7ec0 <scols_column_is_tree@plt>
   10398:	ldr	x1, [sp, #32]
   1039c:	cmp	w26, #0x1
   103a0:	b.ne	103b8 <scols_get_library_version@@SMARTCOLS_2.25+0x560>  // b.any
   103a4:	cbz	w0, 103b8 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   103a8:	ldrb	w8, [x1, #224]
   103ac:	mov	w26, #0x2                   	// #2
   103b0:	orr	w8, w8, #0x2
   103b4:	strb	w8, [x1, #224]
   103b8:	mov	x0, x19
   103bc:	mov	x2, x22
   103c0:	bl	10e0c <scols_get_library_version@@SMARTCOLS_2.25+0xfb4>
   103c4:	cbnz	w0, 10654 <scols_get_library_version@@SMARTCOLS_2.25+0x7fc>
   103c8:	ldr	x0, [sp, #32]
   103cc:	bl	110fc <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>
   103d0:	ldr	x8, [sp, #32]
   103d4:	cmp	w0, #0x0
   103d8:	csel	x9, x27, xzr, eq  // eq = none
   103dc:	add	x10, x9, x21
   103e0:	ldp	x11, x12, [x8, #16]
   103e4:	ldrb	w8, [x8, #224]
   103e8:	add	x9, x9, x23
   103ec:	add	x21, x10, x11
   103f0:	and	w8, w8, #0x1
   103f4:	add	x23, x9, x12
   103f8:	add	w25, w25, w8
   103fc:	add	x1, sp, #0x8
   10400:	add	x2, sp, #0x20
   10404:	mov	x0, x19
   10408:	bl	7ff0 <scols_table_next_column@plt>
   1040c:	cbz	w0, 10384 <scols_get_library_version@@SMARTCOLS_2.25+0x52c>
   10410:	ldrb	w8, [x19, #248]
   10414:	tbnz	w8, #2, 10428 <scols_get_library_version@@SMARTCOLS_2.25+0x5d0>
   10418:	ldrb	w8, [x20]
   1041c:	tbnz	w8, #4, 10b3c <scols_get_library_version@@SMARTCOLS_2.25+0xce4>
   10420:	mov	w24, wzr
   10424:	b	109cc <scols_get_library_version@@SMARTCOLS_2.25+0xb74>
   10428:	ldr	x8, [x19, #40]
   1042c:	cmp	x23, x8
   10430:	b.ls	104a0 <scols_get_library_version@@SMARTCOLS_2.25+0x648>  // b.plast
   10434:	mov	x0, x19
   10438:	bl	79f0 <scols_table_is_maxout@plt>
   1043c:	cbz	w0, 104a0 <scols_get_library_version@@SMARTCOLS_2.25+0x648>
   10440:	ldrb	w8, [x20]
   10444:	tbnz	w8, #4, 10bcc <scols_get_library_version@@SMARTCOLS_2.25+0xd74>
   10448:	add	x0, sp, #0x8
   1044c:	mov	w1, wzr
   10450:	bl	7530 <scols_reset_iter@plt>
   10454:	ldr	x8, [x19, #40]
   10458:	cmp	x23, x8
   1045c:	b.ls	10498 <scols_get_library_version@@SMARTCOLS_2.25+0x640>  // b.plast
   10460:	add	x1, sp, #0x8
   10464:	add	x2, sp, #0x20
   10468:	mov	x0, x19
   1046c:	bl	7ff0 <scols_table_next_column@plt>
   10470:	cbnz	w0, 10498 <scols_get_library_version@@SMARTCOLS_2.25+0x640>
   10474:	ldr	x0, [sp, #32]
   10478:	bl	80b0 <scols_column_is_hidden@plt>
   1047c:	cbnz	w0, 10454 <scols_get_library_version@@SMARTCOLS_2.25+0x5fc>
   10480:	ldr	x8, [sp, #32]
   10484:	sub	x23, x23, #0x1
   10488:	ldr	x9, [x8, #24]
   1048c:	sub	x9, x9, #0x1
   10490:	str	x9, [x8, #24]
   10494:	b	10454 <scols_get_library_version@@SMARTCOLS_2.25+0x5fc>
   10498:	ldrb	w8, [x20]
   1049c:	tbnz	w8, #4, 10c1c <scols_get_library_version@@SMARTCOLS_2.25+0xdc4>
   104a0:	cbz	w25, 10540 <scols_get_library_version@@SMARTCOLS_2.25+0x6e8>
   104a4:	ldr	x8, [x19, #40]
   104a8:	cmp	x21, x8
   104ac:	b.ls	10540 <scols_get_library_version@@SMARTCOLS_2.25+0x6e8>  // b.plast
   104b0:	ldrb	w8, [x20]
   104b4:	tbnz	w8, #4, 10b84 <scols_get_library_version@@SMARTCOLS_2.25+0xd2c>
   104b8:	add	x0, sp, #0x8
   104bc:	mov	w1, wzr
   104c0:	bl	7530 <scols_reset_iter@plt>
   104c4:	add	x1, sp, #0x8
   104c8:	add	x2, sp, #0x20
   104cc:	mov	x0, x19
   104d0:	bl	7ff0 <scols_table_next_column@plt>
   104d4:	cbz	w0, 104e0 <scols_get_library_version@@SMARTCOLS_2.25+0x688>
   104d8:	mov	w25, #0x1                   	// #1
   104dc:	b	10540 <scols_get_library_version@@SMARTCOLS_2.25+0x6e8>
   104e0:	ldr	x0, [sp, #32]
   104e4:	ldrb	w8, [x0, #224]
   104e8:	tbz	w8, #0, 1052c <scols_get_library_version@@SMARTCOLS_2.25+0x6d4>
   104ec:	bl	80b0 <scols_column_is_hidden@plt>
   104f0:	cbnz	w0, 1052c <scols_get_library_version@@SMARTCOLS_2.25+0x6d4>
   104f4:	ldr	x1, [sp, #32]
   104f8:	mov	x0, x19
   104fc:	mov	x2, x22
   10500:	ldr	x23, [x1, #16]
   10504:	bl	10e0c <scols_get_library_version@@SMARTCOLS_2.25+0xfb4>
   10508:	cbnz	w0, 10654 <scols_get_library_version@@SMARTCOLS_2.25+0x7fc>
   1050c:	ldr	x8, [sp, #32]
   10510:	ldr	x8, [x8, #16]
   10514:	cmp	x8, x23
   10518:	cset	w9, cs  // cs = hs, nlast
   1051c:	subs	x8, x23, x8
   10520:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
   10524:	sub	w25, w25, w9
   10528:	sub	x21, x21, x8
   1052c:	add	x1, sp, #0x8
   10530:	add	x2, sp, #0x20
   10534:	mov	x0, x19
   10538:	bl	7ff0 <scols_table_next_column@plt>
   1053c:	cbz	w0, 104e0 <scols_get_library_version@@SMARTCOLS_2.25+0x688>
   10540:	ldr	x8, [x19, #40]
   10544:	cmp	x21, x8
   10548:	b.cs	105cc <scols_get_library_version@@SMARTCOLS_2.25+0x774>  // b.hs, b.nlast
   1054c:	cbz	w25, 105d4 <scols_get_library_version@@SMARTCOLS_2.25+0x77c>
   10550:	ldrb	w8, [x20]
   10554:	tbnz	w8, #4, 10c6c <scols_get_library_version@@SMARTCOLS_2.25+0xe14>
   10558:	add	x0, sp, #0x8
   1055c:	mov	w1, wzr
   10560:	bl	7530 <scols_reset_iter@plt>
   10564:	add	x1, sp, #0x8
   10568:	add	x2, sp, #0x20
   1056c:	mov	x0, x19
   10570:	bl	7ff0 <scols_table_next_column@plt>
   10574:	cbnz	w0, 105d4 <scols_get_library_version@@SMARTCOLS_2.25+0x77c>
   10578:	ldr	x0, [sp, #32]
   1057c:	ldrb	w8, [x0, #224]
   10580:	tbz	w8, #0, 10564 <scols_get_library_version@@SMARTCOLS_2.25+0x70c>
   10584:	bl	80b0 <scols_column_is_hidden@plt>
   10588:	cbnz	w0, 10564 <scols_get_library_version@@SMARTCOLS_2.25+0x70c>
   1058c:	ldr	x8, [sp, #32]
   10590:	ldr	x22, [x19, #40]
   10594:	ldr	x9, [x8, #16]
   10598:	subs	x10, x22, x21
   1059c:	b.eq	105b4 <scols_get_library_version@@SMARTCOLS_2.25+0x75c>  // b.none
   105a0:	ldr	x11, [x8, #32]
   105a4:	add	x12, x9, x10
   105a8:	sub	x13, x11, x9
   105ac:	cmp	x12, x11
   105b0:	csel	x10, x13, x10, hi  // hi = pmore
   105b4:	add	x21, x10, x21
   105b8:	add	x9, x9, x10
   105bc:	cmp	x21, x22
   105c0:	str	x9, [x8, #16]
   105c4:	b.ne	10564 <scols_get_library_version@@SMARTCOLS_2.25+0x70c>  // b.any
   105c8:	b	105d8 <scols_get_library_version@@SMARTCOLS_2.25+0x780>
   105cc:	mov	x22, x21
   105d0:	b	106d8 <scols_get_library_version@@SMARTCOLS_2.25+0x880>
   105d4:	mov	x22, x21
   105d8:	ldr	x8, [x19, #40]
   105dc:	cmp	x22, x8
   105e0:	b.cs	106ac <scols_get_library_version@@SMARTCOLS_2.25+0x854>  // b.hs, b.nlast
   105e4:	mov	x0, x19
   105e8:	bl	79f0 <scols_table_is_maxout@plt>
   105ec:	cbz	w0, 106a8 <scols_get_library_version@@SMARTCOLS_2.25+0x850>
   105f0:	ldrb	w8, [x20]
   105f4:	tbnz	w8, #4, 10cb4 <scols_get_library_version@@SMARTCOLS_2.25+0xe5c>
   105f8:	ldr	x8, [x19, #40]
   105fc:	cmp	x22, x8
   10600:	b.cs	106d8 <scols_get_library_version@@SMARTCOLS_2.25+0x880>  // b.hs, b.nlast
   10604:	add	x0, sp, #0x8
   10608:	mov	w1, wzr
   1060c:	bl	7530 <scols_reset_iter@plt>
   10610:	add	x1, sp, #0x8
   10614:	add	x2, sp, #0x20
   10618:	mov	x0, x19
   1061c:	bl	7ff0 <scols_table_next_column@plt>
   10620:	cbnz	w0, 105f8 <scols_get_library_version@@SMARTCOLS_2.25+0x7a0>
   10624:	ldr	x0, [sp, #32]
   10628:	bl	80b0 <scols_column_is_hidden@plt>
   1062c:	cbnz	w0, 10610 <scols_get_library_version@@SMARTCOLS_2.25+0x7b8>
   10630:	ldr	x8, [sp, #32]
   10634:	add	x22, x22, #0x1
   10638:	ldr	x9, [x8, #16]
   1063c:	add	x9, x9, #0x1
   10640:	str	x9, [x8, #16]
   10644:	ldr	x8, [x19, #40]
   10648:	cmp	x22, x8
   1064c:	b.ne	10610 <scols_get_library_version@@SMARTCOLS_2.25+0x7b8>  // b.any
   10650:	b	109c4 <scols_get_library_version@@SMARTCOLS_2.25+0xb6c>
   10654:	mov	w24, w0
   10658:	b	109cc <scols_get_library_version@@SMARTCOLS_2.25+0xb74>
   1065c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10660:	ldr	x8, [x8, #4016]
   10664:	ldr	x21, [x8]
   10668:	bl	77c0 <getpid@plt>
   1066c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10670:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10674:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10678:	mov	w2, w0
   1067c:	add	x1, x1, #0x84b
   10680:	add	x3, x3, #0x859
   10684:	add	x4, x4, #0x930
   10688:	mov	x0, x21
   1068c:	bl	8280 <fprintf@plt>
   10690:	ldr	x2, [x19, #40]
   10694:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10698:	add	x1, x1, #0x395
   1069c:	mov	x0, x19
   106a0:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   106a4:	b	10300 <scols_get_library_version@@SMARTCOLS_2.25+0x4a8>
   106a8:	ldr	x8, [x19, #40]
   106ac:	cmp	x22, x8
   106b0:	b.cs	106d8 <scols_get_library_version@@SMARTCOLS_2.25+0x880>  // b.hs, b.nlast
   106b4:	ldr	x25, [x19, #104]
   106b8:	ldrb	w8, [x20]
   106bc:	sub	x21, x25, #0xc8
   106c0:	tbnz	w8, #4, 10cfc <scols_get_library_version@@SMARTCOLS_2.25+0xea4>
   106c4:	mov	x0, x21
   106c8:	bl	7ca0 <scols_column_is_right@plt>
   106cc:	ldr	x21, [x19, #40]
   106d0:	cbz	w0, 10b20 <scols_get_library_version@@SMARTCOLS_2.25+0xcc8>
   106d4:	mov	x8, x21
   106d8:	cmp	x22, x8
   106dc:	b.ls	109c4 <scols_get_library_version@@SMARTCOLS_2.25+0xb6c>  // b.plast
   106e0:	str	x27, [sp]
   106e4:	adrp	x27, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   106e8:	ldr	x27, [x27, #4016]
   106ec:	adrp	x24, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   106f0:	adrp	x25, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   106f4:	adrp	x26, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   106f8:	mov	w23, #0x1                   	// #1
   106fc:	fmov	d8, #1.000000000000000000e+00
   10700:	add	x24, x24, #0x84b
   10704:	add	x25, x25, #0x859
   10708:	add	x26, x26, #0x930
   1070c:	ldrb	w8, [x20]
   10710:	tbnz	w8, #4, 10984 <scols_get_library_version@@SMARTCOLS_2.25+0xb2c>
   10714:	add	x0, sp, #0x8
   10718:	mov	w1, wzr
   1071c:	bl	7530 <scols_reset_iter@plt>
   10720:	add	x1, sp, #0x8
   10724:	add	x2, sp, #0x20
   10728:	mov	x0, x19
   1072c:	bl	7ff0 <scols_table_next_column@plt>
   10730:	mov	x21, x22
   10734:	cbz	w0, 1075c <scols_get_library_version@@SMARTCOLS_2.25+0x904>
   10738:	ldr	x8, [x19, #40]
   1073c:	cmp	x22, x21
   10740:	cinc	w23, w23, eq  // eq = none
   10744:	cmp	w23, #0x3
   10748:	b.hi	10a08 <scols_get_library_version@@SMARTCOLS_2.25+0xbb0>  // b.pmore
   1074c:	cmp	x21, x8
   10750:	mov	x22, x21
   10754:	b.hi	1070c <scols_get_library_version@@SMARTCOLS_2.25+0x8b4>  // b.pmore
   10758:	b	10a08 <scols_get_library_version@@SMARTCOLS_2.25+0xbb0>
   1075c:	mov	x21, x22
   10760:	ldrb	w8, [x20]
   10764:	tbnz	w8, #4, 107c4 <scols_get_library_version@@SMARTCOLS_2.25+0x96c>
   10768:	ldr	x0, [sp, #32]
   1076c:	bl	80b0 <scols_column_is_hidden@plt>
   10770:	cbnz	w0, 10938 <scols_get_library_version@@SMARTCOLS_2.25+0xae0>
   10774:	ldr	x8, [x19, #40]
   10778:	cmp	x21, x8
   1077c:	b.ls	10738 <scols_get_library_version@@SMARTCOLS_2.25+0x8e0>  // b.plast
   10780:	ldr	x0, [sp, #32]
   10784:	ldp	x8, x9, [x0, #16]
   10788:	cmp	x8, x9
   1078c:	b.eq	10938 <scols_get_library_version@@SMARTCOLS_2.25+0xae0>  // b.none
   10790:	bl	7ec0 <scols_column_is_tree@plt>
   10794:	ldr	x8, [sp, #32]
   10798:	cbz	w0, 107a8 <scols_get_library_version@@SMARTCOLS_2.25+0x950>
   1079c:	ldr	x9, [x8, #48]
   107a0:	cmp	x21, x9
   107a4:	b.ls	10938 <scols_get_library_version@@SMARTCOLS_2.25+0xae0>  // b.plast
   107a8:	ldr	x9, [x8, #16]
   107ac:	cbz	x9, 10938 <scols_get_library_version@@SMARTCOLS_2.25+0xae0>
   107b0:	mov	x0, x8
   107b4:	bl	8060 <scols_column_is_trunc@plt>
   107b8:	cbz	w0, 10804 <scols_get_library_version@@SMARTCOLS_2.25+0x9ac>
   107bc:	mov	w8, #0x1                   	// #1
   107c0:	b	10828 <scols_get_library_version@@SMARTCOLS_2.25+0x9d0>
   107c4:	ldr	x28, [x27]
   107c8:	bl	77c0 <getpid@plt>
   107cc:	mov	w2, w0
   107d0:	mov	x0, x28
   107d4:	mov	x1, x24
   107d8:	mov	x3, x25
   107dc:	mov	x4, x26
   107e0:	bl	8280 <fprintf@plt>
   107e4:	ldr	x0, [sp, #32]
   107e8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   107ec:	add	x1, x1, #0x4ca
   107f0:	ldr	x2, [x0, #168]
   107f4:	ldr	x3, [x0, #16]
   107f8:	ldr	x4, [x0, #48]
   107fc:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10800:	b	10768 <scols_get_library_version@@SMARTCOLS_2.25+0x910>
   10804:	ldr	x0, [sp, #32]
   10808:	bl	79d0 <scols_column_is_wrap@plt>
   1080c:	cbz	w0, 10824 <scols_get_library_version@@SMARTCOLS_2.25+0x9cc>
   10810:	ldr	x0, [sp, #32]
   10814:	bl	7940 <scols_column_is_customwrap@plt>
   10818:	cmp	w0, #0x0
   1081c:	cset	w8, eq  // eq = none
   10820:	b	10828 <scols_get_library_version@@SMARTCOLS_2.25+0x9d0>
   10824:	mov	w8, wzr
   10828:	cmp	w23, #0x3
   1082c:	b.eq	108b0 <scols_get_library_version@@SMARTCOLS_2.25+0xa58>  // b.none
   10830:	cmp	w23, #0x2
   10834:	b.eq	10900 <scols_get_library_version@@SMARTCOLS_2.25+0xaa8>  // b.none
   10838:	cmp	w23, #0x1
   1083c:	b.ne	10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>  // b.any
   10840:	cbz	w8, 10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>
   10844:	ldr	x8, [sp, #32]
   10848:	ldr	d0, [x8, #56]
   1084c:	fcmp	d0, #0.0
   10850:	b.ls	10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>  // b.plast
   10854:	fcmp	d0, d8
   10858:	b.ge	10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>  // b.tcont
   1085c:	ldr	d1, [x19, #40]
   10860:	ldr	x9, [x8, #16]
   10864:	ucvtf	d1, d1
   10868:	fmul	d0, d0, d1
   1086c:	fcvtzu	x10, d0
   10870:	cmp	x9, x10
   10874:	b.cc	10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>  // b.lo, b.ul, b.last
   10878:	ldrb	w10, [x20]
   1087c:	tbz	w10, #4, 10914 <scols_get_library_version@@SMARTCOLS_2.25+0xabc>
   10880:	ldr	x28, [x27]
   10884:	bl	77c0 <getpid@plt>
   10888:	mov	w2, w0
   1088c:	mov	x0, x28
   10890:	mov	x1, x24
   10894:	mov	x3, x25
   10898:	mov	x4, x26
   1089c:	bl	8280 <fprintf@plt>
   108a0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   108a4:	mov	x0, x19
   108a8:	add	x1, x1, #0x4f2
   108ac:	b	1097c <scols_get_library_version@@SMARTCOLS_2.25+0xb24>
   108b0:	ldr	x8, [sp, #32]
   108b4:	ldr	d0, [x8, #56]
   108b8:	fcmp	d0, #0.0
   108bc:	b.ls	10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>  // b.plast
   108c0:	fcmp	d0, d8
   108c4:	b.ge	10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>  // b.tcont
   108c8:	ldrb	w9, [x20]
   108cc:	tbz	w9, #4, 10910 <scols_get_library_version@@SMARTCOLS_2.25+0xab8>
   108d0:	ldr	x28, [x27]
   108d4:	bl	77c0 <getpid@plt>
   108d8:	mov	w2, w0
   108dc:	mov	x0, x28
   108e0:	mov	x1, x24
   108e4:	mov	x3, x25
   108e8:	mov	x4, x26
   108ec:	bl	8280 <fprintf@plt>
   108f0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   108f4:	mov	x0, x19
   108f8:	add	x1, x1, #0x533
   108fc:	b	1097c <scols_get_library_version@@SMARTCOLS_2.25+0xb24>
   10900:	cbz	w8, 10920 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>
   10904:	ldrb	w8, [x20]
   10908:	tbnz	w8, #4, 10950 <scols_get_library_version@@SMARTCOLS_2.25+0xaf8>
   1090c:	ldr	x8, [sp, #32]
   10910:	ldr	x9, [x8, #16]
   10914:	sub	x9, x9, #0x1
   10918:	sub	x21, x21, #0x1
   1091c:	str	x9, [x8, #16]
   10920:	ldr	x8, [sp, #32]
   10924:	ldr	x9, [x8, #16]
   10928:	cbnz	x9, 10938 <scols_get_library_version@@SMARTCOLS_2.25+0xae0>
   1092c:	ldr	w9, [x8, #80]
   10930:	orr	w9, w9, #0x20
   10934:	str	w9, [x8, #80]
   10938:	add	x1, sp, #0x8
   1093c:	add	x2, sp, #0x20
   10940:	mov	x0, x19
   10944:	bl	7ff0 <scols_table_next_column@plt>
   10948:	cbz	w0, 10760 <scols_get_library_version@@SMARTCOLS_2.25+0x908>
   1094c:	b	10738 <scols_get_library_version@@SMARTCOLS_2.25+0x8e0>
   10950:	ldr	x28, [x27]
   10954:	bl	77c0 <getpid@plt>
   10958:	mov	w2, w0
   1095c:	mov	x0, x28
   10960:	mov	x1, x24
   10964:	mov	x3, x25
   10968:	mov	x4, x26
   1096c:	bl	8280 <fprintf@plt>
   10970:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10974:	mov	x0, x19
   10978:	add	x1, x1, #0x515
   1097c:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10980:	b	1090c <scols_get_library_version@@SMARTCOLS_2.25+0xab4>
   10984:	ldr	x21, [x27]
   10988:	bl	77c0 <getpid@plt>
   1098c:	mov	w2, w0
   10990:	mov	x0, x21
   10994:	mov	x1, x24
   10998:	mov	x3, x25
   1099c:	mov	x4, x26
   109a0:	bl	8280 <fprintf@plt>
   109a4:	ldr	x4, [x19, #40]
   109a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   109ac:	mov	x0, x19
   109b0:	add	x1, x1, #0x496
   109b4:	mov	w2, w23
   109b8:	mov	x3, x22
   109bc:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   109c0:	b	10714 <scols_get_library_version@@SMARTCOLS_2.25+0x8bc>
   109c4:	mov	w24, wzr
   109c8:	mov	x21, x22
   109cc:	ldrh	w8, [x19, #248]
   109d0:	and	w8, w8, #0xffffffef
   109d4:	strh	w8, [x19, #248]
   109d8:	ldrb	w8, [x20]
   109dc:	tbnz	w8, #4, 10a9c <scols_get_library_version@@SMARTCOLS_2.25+0xc44>
   109e0:	mov	w0, w24
   109e4:	ldp	x20, x19, [sp, #160]
   109e8:	ldp	x22, x21, [sp, #144]
   109ec:	ldp	x24, x23, [sp, #128]
   109f0:	ldp	x26, x25, [sp, #112]
   109f4:	ldp	x28, x27, [sp, #96]
   109f8:	ldp	x29, x30, [sp, #80]
   109fc:	ldr	d8, [sp, #64]
   10a00:	add	sp, sp, #0xb0
   10a04:	ret
   10a08:	ldrb	w9, [x19, #249]
   10a0c:	mov	w24, wzr
   10a10:	tbz	w9, #6, 109cc <scols_get_library_version@@SMARTCOLS_2.25+0xb74>
   10a14:	cmp	x21, x8
   10a18:	b.ls	109cc <scols_get_library_version@@SMARTCOLS_2.25+0xb74>  // b.plast
   10a1c:	add	x0, sp, #0x8
   10a20:	mov	w1, #0x1                   	// #1
   10a24:	bl	7530 <scols_reset_iter@plt>
   10a28:	ldr	x22, [sp]
   10a2c:	add	x1, sp, #0x8
   10a30:	add	x2, sp, #0x20
   10a34:	mov	x0, x19
   10a38:	bl	7ff0 <scols_table_next_column@plt>
   10a3c:	cbnz	w0, 10420 <scols_get_library_version@@SMARTCOLS_2.25+0x5c8>
   10a40:	ldr	x0, [sp, #32]
   10a44:	bl	80b0 <scols_column_is_hidden@plt>
   10a48:	cbnz	w0, 10a2c <scols_get_library_version@@SMARTCOLS_2.25+0xbd4>
   10a4c:	ldr	x8, [x19, #40]
   10a50:	subs	x10, x8, x21
   10a54:	b.cs	10420 <scols_get_library_version@@SMARTCOLS_2.25+0x5c8>  // b.hs, b.nlast
   10a58:	ldr	x9, [sp, #32]
   10a5c:	ldr	x11, [x9, #16]
   10a60:	ldr	w12, [x9, #80]
   10a64:	sub	x13, x21, x11
   10a68:	cmp	x13, x8
   10a6c:	b.cs	10a88 <scols_get_library_version@@SMARTCOLS_2.25+0xc30>  // b.hs, b.nlast
   10a70:	orr	w12, w12, #0x1
   10a74:	add	x10, x10, x11
   10a78:	str	w12, [x9, #80]
   10a7c:	str	x10, [x9, #16]
   10a80:	mov	x21, x8
   10a84:	b	10a2c <scols_get_library_version@@SMARTCOLS_2.25+0xbd4>
   10a88:	orr	w8, w12, #0x20
   10a8c:	sub	x10, x21, x22
   10a90:	str	w8, [x9, #80]
   10a94:	sub	x21, x10, x11
   10a98:	b	10a2c <scols_get_library_version@@SMARTCOLS_2.25+0xbd4>
   10a9c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10aa0:	ldr	x8, [x8, #4016]
   10aa4:	ldr	x22, [x8]
   10aa8:	bl	77c0 <getpid@plt>
   10aac:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10ab0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10ab4:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10ab8:	mov	w2, w0
   10abc:	add	x1, x1, #0x84b
   10ac0:	add	x3, x3, #0x859
   10ac4:	add	x4, x4, #0x930
   10ac8:	mov	x0, x22
   10acc:	bl	8280 <fprintf@plt>
   10ad0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10ad4:	add	x1, x1, #0x559
   10ad8:	mov	x0, x19
   10adc:	mov	x2, x21
   10ae0:	mov	w3, w24
   10ae4:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10ae8:	ldrb	w8, [x20]
   10aec:	tbz	w8, #4, 109e0 <scols_get_library_version@@SMARTCOLS_2.25+0xb88>
   10af0:	sub	x0, x29, #0x18
   10af4:	mov	w1, wzr
   10af8:	bl	7530 <scols_reset_iter@plt>
   10afc:	sub	x1, x29, #0x18
   10b00:	add	x2, x29, #0x8
   10b04:	mov	x0, x19
   10b08:	bl	7ff0 <scols_table_next_column@plt>
   10b0c:	cbnz	w0, 109e0 <scols_get_library_version@@SMARTCOLS_2.25+0xb88>
   10b10:	ldr	x1, [x29, #8]
   10b14:	mov	x0, x19
   10b18:	bl	11258 <scols_get_library_version@@SMARTCOLS_2.25+0x1400>
   10b1c:	b	10afc <scols_get_library_version@@SMARTCOLS_2.25+0xca4>
   10b20:	subs	x8, x21, x22
   10b24:	b.eq	106d4 <scols_get_library_version@@SMARTCOLS_2.25+0x87c>  // b.none
   10b28:	ldur	x9, [x25, #-184]
   10b2c:	mov	w24, wzr
   10b30:	add	x8, x9, x8
   10b34:	stur	x8, [x25, #-184]
   10b38:	b	109cc <scols_get_library_version@@SMARTCOLS_2.25+0xb74>
   10b3c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10b40:	ldr	x8, [x8, #4016]
   10b44:	ldr	x22, [x8]
   10b48:	bl	77c0 <getpid@plt>
   10b4c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10b50:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10b54:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10b58:	mov	w2, w0
   10b5c:	add	x1, x1, #0x84b
   10b60:	add	x3, x3, #0x859
   10b64:	add	x4, x4, #0x930
   10b68:	mov	x0, x22
   10b6c:	bl	8280 <fprintf@plt>
   10b70:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10b74:	add	x1, x1, #0x3b9
   10b78:	mov	x0, x19
   10b7c:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10b80:	b	10420 <scols_get_library_version@@SMARTCOLS_2.25+0x5c8>
   10b84:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10b88:	ldr	x8, [x8, #4016]
   10b8c:	ldr	x23, [x8]
   10b90:	bl	77c0 <getpid@plt>
   10b94:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10b98:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10b9c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10ba0:	mov	w2, w0
   10ba4:	add	x1, x1, #0x84b
   10ba8:	add	x3, x3, #0x859
   10bac:	add	x4, x4, #0x930
   10bb0:	mov	x0, x23
   10bb4:	bl	8280 <fprintf@plt>
   10bb8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10bbc:	add	x1, x1, #0x41f
   10bc0:	mov	x0, x19
   10bc4:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10bc8:	b	104b8 <scols_get_library_version@@SMARTCOLS_2.25+0x660>
   10bcc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10bd0:	ldr	x8, [x8, #4016]
   10bd4:	ldr	x24, [x8]
   10bd8:	bl	77c0 <getpid@plt>
   10bdc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10be0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10be4:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10be8:	mov	w2, w0
   10bec:	add	x1, x1, #0x84b
   10bf0:	add	x3, x3, #0x859
   10bf4:	add	x4, x4, #0x930
   10bf8:	mov	x0, x24
   10bfc:	bl	8280 <fprintf@plt>
   10c00:	ldr	x3, [x19, #40]
   10c04:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10c08:	add	x1, x1, #0x3ce
   10c0c:	mov	x0, x19
   10c10:	mov	x2, x23
   10c14:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10c18:	b	10448 <scols_get_library_version@@SMARTCOLS_2.25+0x5f0>
   10c1c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10c20:	ldr	x8, [x8, #4016]
   10c24:	ldr	x24, [x8]
   10c28:	bl	77c0 <getpid@plt>
   10c2c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10c30:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10c34:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10c38:	mov	w2, w0
   10c3c:	add	x1, x1, #0x84b
   10c40:	add	x3, x3, #0x859
   10c44:	add	x4, x4, #0x930
   10c48:	mov	x0, x24
   10c4c:	bl	8280 <fprintf@plt>
   10c50:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10c54:	add	x1, x1, #0x405
   10c58:	mov	x0, x19
   10c5c:	mov	x2, x23
   10c60:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10c64:	cbnz	w25, 104a4 <scols_get_library_version@@SMARTCOLS_2.25+0x64c>
   10c68:	b	10540 <scols_get_library_version@@SMARTCOLS_2.25+0x6e8>
   10c6c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10c70:	ldr	x8, [x8, #4016]
   10c74:	ldr	x22, [x8]
   10c78:	bl	77c0 <getpid@plt>
   10c7c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10c80:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10c84:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10c88:	mov	w2, w0
   10c8c:	add	x1, x1, #0x84b
   10c90:	add	x3, x3, #0x859
   10c94:	add	x4, x4, #0x930
   10c98:	mov	x0, x22
   10c9c:	bl	8280 <fprintf@plt>
   10ca0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10ca4:	add	x1, x1, #0x43f
   10ca8:	mov	x0, x19
   10cac:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10cb0:	b	10558 <scols_get_library_version@@SMARTCOLS_2.25+0x700>
   10cb4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10cb8:	ldr	x8, [x8, #4016]
   10cbc:	ldr	x21, [x8]
   10cc0:	bl	77c0 <getpid@plt>
   10cc4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10cc8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10ccc:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10cd0:	mov	w2, w0
   10cd4:	add	x1, x1, #0x84b
   10cd8:	add	x3, x3, #0x859
   10cdc:	add	x4, x4, #0x930
   10ce0:	mov	x0, x21
   10ce4:	bl	8280 <fprintf@plt>
   10ce8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10cec:	add	x1, x1, #0x460
   10cf0:	mov	x0, x19
   10cf4:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10cf8:	b	105f8 <scols_get_library_version@@SMARTCOLS_2.25+0x7a0>
   10cfc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10d00:	ldr	x8, [x8, #4016]
   10d04:	ldr	x23, [x8]
   10d08:	bl	77c0 <getpid@plt>
   10d0c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10d10:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10d14:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10d18:	mov	w2, w0
   10d1c:	add	x1, x1, #0x84b
   10d20:	add	x3, x3, #0x859
   10d24:	add	x4, x4, #0x930
   10d28:	mov	x0, x23
   10d2c:	bl	8280 <fprintf@plt>
   10d30:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   10d34:	add	x1, x1, #0x479
   10d38:	mov	x0, x19
   10d3c:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   10d40:	b	106c4 <scols_get_library_version@@SMARTCOLS_2.25+0x86c>
   10d44:	sub	sp, sp, #0x120
   10d48:	stp	x29, x30, [sp, #240]
   10d4c:	add	x29, sp, #0xf0
   10d50:	str	x28, [sp, #256]
   10d54:	stp	x20, x19, [sp, #272]
   10d58:	stp	x2, x3, [x29, #-112]
   10d5c:	stp	x4, x5, [x29, #-96]
   10d60:	stp	x6, x7, [x29, #-80]
   10d64:	stp	q1, q2, [sp, #16]
   10d68:	stp	q3, q4, [sp, #48]
   10d6c:	str	q0, [sp]
   10d70:	stp	q5, q6, [sp, #80]
   10d74:	str	q7, [sp, #112]
   10d78:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10d7c:	ldr	x20, [x20, #4016]
   10d80:	mov	x19, x1
   10d84:	cbz	x0, 10db0 <scols_get_library_version@@SMARTCOLS_2.25+0xf58>
   10d88:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   10d8c:	ldr	x9, [x9, #4024]
   10d90:	ldrb	w9, [x9, #3]
   10d94:	tbnz	w9, #0, 10db0 <scols_get_library_version@@SMARTCOLS_2.25+0xf58>
   10d98:	mov	x8, x0
   10d9c:	ldr	x0, [x20]
   10da0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   10da4:	add	x1, x1, #0x870
   10da8:	mov	x2, x8
   10dac:	bl	8280 <fprintf@plt>
   10db0:	mov	x8, #0xffffffffffffffd0    	// #-48
   10db4:	mov	x10, sp
   10db8:	sub	x11, x29, #0x70
   10dbc:	movk	x8, #0xff80, lsl #32
   10dc0:	add	x9, x29, #0x30
   10dc4:	add	x10, x10, #0x80
   10dc8:	add	x11, x11, #0x30
   10dcc:	stp	x10, x8, [x29, #-16]
   10dd0:	stp	x9, x11, [x29, #-32]
   10dd4:	ldp	q0, q1, [x29, #-32]
   10dd8:	ldr	x0, [x20]
   10ddc:	sub	x2, x29, #0x40
   10de0:	mov	x1, x19
   10de4:	stp	q0, q1, [x29, #-64]
   10de8:	bl	8120 <vfprintf@plt>
   10dec:	ldr	x1, [x20]
   10df0:	mov	w0, #0xa                   	// #10
   10df4:	bl	7670 <fputc@plt>
   10df8:	ldp	x20, x19, [sp, #272]
   10dfc:	ldr	x28, [sp, #256]
   10e00:	ldp	x29, x30, [sp, #240]
   10e04:	add	sp, sp, #0x120
   10e08:	ret
   10e0c:	sub	sp, sp, #0x60
   10e10:	stp	x29, x30, [sp, #32]
   10e14:	stp	x24, x23, [sp, #48]
   10e18:	stp	x22, x21, [sp, #64]
   10e1c:	stp	x20, x19, [sp, #80]
   10e20:	add	x29, sp, #0x20
   10e24:	cbz	x0, 110bc <scols_get_library_version@@SMARTCOLS_2.25+0x1264>
   10e28:	mov	x19, x1
   10e2c:	cbz	x1, 110dc <scols_get_library_version@@SMARTCOLS_2.25+0x1284>
   10e30:	mov	x23, x19
   10e34:	str	xzr, [x23, #16]!
   10e38:	ldr	x8, [x23, #8]
   10e3c:	mov	x21, x2
   10e40:	mov	x20, x0
   10e44:	cbz	x8, 10e50 <scols_get_library_version@@SMARTCOLS_2.25+0xff8>
   10e48:	mov	w24, wzr
   10e4c:	b	10ee4 <scols_get_library_version@@SMARTCOLS_2.25+0x108c>
   10e50:	ldr	d0, [x19, #56]
   10e54:	fmov	d1, #1.000000000000000000e+00
   10e58:	fcmp	d0, d1
   10e5c:	b.pl	10ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>  // b.nfrst
   10e60:	mov	x0, x20
   10e64:	bl	79f0 <scols_table_is_maxout@plt>
   10e68:	cbz	w0, 10ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>
   10e6c:	ldrb	w8, [x20, #248]
   10e70:	tbz	w8, #2, 10ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>
   10e74:	ldr	d0, [x20, #40]
   10e78:	ldr	d1, [x19, #56]
   10e7c:	ucvtf	d0, d0
   10e80:	fmul	d0, d1, d0
   10e84:	fcvtzu	x8, d0
   10e88:	str	x8, [x19, #24]
   10e8c:	cbz	x8, 10ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>
   10e90:	mov	x0, x19
   10e94:	bl	110fc <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>
   10e98:	cbnz	w0, 10ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>
   10e9c:	ldr	x8, [x19, #24]
   10ea0:	sub	x8, x8, #0x1
   10ea4:	str	x8, [x19, #24]
   10ea8:	add	x22, x19, #0xa8
   10eac:	mov	x0, x22
   10eb0:	bl	7680 <scols_cell_get_data@plt>
   10eb4:	cbz	x0, 11034 <scols_get_library_version@@SMARTCOLS_2.25+0x11dc>
   10eb8:	mov	x0, x22
   10ebc:	bl	7680 <scols_cell_get_data@plt>
   10ec0:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   10ec4:	ldr	x8, [x19, #24]
   10ec8:	mov	w24, wzr
   10ecc:	cmp	x8, x0
   10ed0:	csel	x8, x8, x0, hi  // hi = pmore
   10ed4:	str	x8, [x19, #24]
   10ed8:	cbnz	x8, 10ee4 <scols_get_library_version@@SMARTCOLS_2.25+0x108c>
   10edc:	mov	w8, #0x1                   	// #1
   10ee0:	str	x8, [x19, #24]
   10ee4:	mov	x0, x20
   10ee8:	bl	7510 <scols_table_is_tree@plt>
   10eec:	cbz	w0, 10ff4 <scols_get_library_version@@SMARTCOLS_2.25+0x119c>
   10ef0:	adrp	x2, 11000 <scols_get_library_version@@SMARTCOLS_2.25+0x11a8>
   10ef4:	add	x2, x2, #0x154
   10ef8:	mov	x0, x20
   10efc:	mov	x1, x19
   10f00:	mov	x3, x21
   10f04:	bl	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x310>
   10f08:	mov	w22, w0
   10f0c:	cbnz	w0, 11084 <scols_get_library_version@@SMARTCOLS_2.25+0x122c>
   10f10:	mov	x0, x19
   10f14:	bl	7ec0 <scols_column_is_tree@plt>
   10f18:	cbz	w0, 10f6c <scols_get_library_version@@SMARTCOLS_2.25+0x1114>
   10f1c:	mov	x8, x20
   10f20:	ldr	x9, [x8, #128]!
   10f24:	cmp	x9, x8
   10f28:	b.eq	10f6c <scols_get_library_version@@SMARTCOLS_2.25+0x1114>  // b.none
   10f2c:	ldr	x8, [x20, #152]
   10f30:	ldr	x9, [x19, #48]
   10f34:	ldr	x10, [x19, #32]
   10f38:	ldr	x11, [x19, #16]
   10f3c:	ldr	w12, [x19, #72]
   10f40:	add	x8, x8, #0x1
   10f44:	add	x9, x9, x8
   10f48:	add	x10, x10, x8
   10f4c:	add	x11, x11, x8
   10f50:	str	x9, [x19, #48]
   10f54:	str	x10, [x19, #32]
   10f58:	str	x11, [x19, #16]
   10f5c:	cbz	w12, 10f6c <scols_get_library_version@@SMARTCOLS_2.25+0x1114>
   10f60:	ldr	x9, [x19, #64]
   10f64:	add	x8, x9, x8
   10f68:	str	x8, [x19, #64]
   10f6c:	ldrsw	x8, [x19, #72]
   10f70:	cbz	w8, 10fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1150>
   10f74:	ldr	x9, [x19, #40]
   10f78:	cbnz	x9, 10fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1150>
   10f7c:	ldr	x10, [x19, #64]
   10f80:	udiv	x9, x10, x8
   10f84:	cmp	x10, x8
   10f88:	str	x9, [x19, #40]
   10f8c:	b.cc	10fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1150>  // b.lo, b.ul, b.last
   10f90:	ldr	x8, [x19, #32]
   10f94:	cmp	x8, x9, lsl #1
   10f98:	b.ls	10fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1150>  // b.plast
   10f9c:	ldrb	w8, [x19, #224]
   10fa0:	orr	w8, w8, #0x1
   10fa4:	strb	w8, [x19, #224]
   10fa8:	ldp	x8, x9, [x19, #16]
   10fac:	cmp	x8, x9
   10fb0:	b.cs	10fc0 <scols_get_library_version@@SMARTCOLS_2.25+0x1168>  // b.hs, b.nlast
   10fb4:	mov	x0, x19
   10fb8:	bl	7450 <scols_column_is_strict_width@plt>
   10fbc:	cbz	w0, 11044 <scols_get_library_version@@SMARTCOLS_2.25+0x11ec>
   10fc0:	ldr	d0, [x19, #56]
   10fc4:	fmov	d1, #1.000000000000000000e+00
   10fc8:	fcmp	d0, d1
   10fcc:	b.lt	1104c <scols_get_library_version@@SMARTCOLS_2.25+0x11f4>  // b.tstop
   10fd0:	ldr	x9, [x23]
   10fd4:	fcvtzu	x8, d0
   10fd8:	cmp	x9, x8
   10fdc:	b.cs	1104c <scols_get_library_version@@SMARTCOLS_2.25+0x11f4>  // b.hs, b.nlast
   10fe0:	ldr	x9, [x19, #24]
   10fe4:	cmp	x9, x8
   10fe8:	b.cs	1104c <scols_get_library_version@@SMARTCOLS_2.25+0x11f4>  // b.hs, b.nlast
   10fec:	str	x8, [x23]
   10ff0:	b	1104c <scols_get_library_version@@SMARTCOLS_2.25+0x11f4>
   10ff4:	add	x0, sp, #0x8
   10ff8:	mov	w1, wzr
   10ffc:	bl	7530 <scols_reset_iter@plt>
   11000:	add	x1, sp, #0x8
   11004:	mov	x2, sp
   11008:	mov	x0, x20
   1100c:	bl	7e90 <scols_table_next_line@plt>
   11010:	cbnz	w0, 10f10 <scols_get_library_version@@SMARTCOLS_2.25+0x10b8>
   11014:	ldr	x1, [sp]
   11018:	mov	x0, x20
   1101c:	mov	x2, x19
   11020:	mov	x3, x21
   11024:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1300>
   11028:	cbz	w0, 11000 <scols_get_library_version@@SMARTCOLS_2.25+0x11a8>
   1102c:	mov	w22, w0
   11030:	b	11084 <scols_get_library_version@@SMARTCOLS_2.25+0x122c>
   11034:	ldr	x8, [x19, #24]
   11038:	mov	w24, #0x1                   	// #1
   1103c:	cbnz	x8, 10ee4 <scols_get_library_version@@SMARTCOLS_2.25+0x108c>
   11040:	b	10edc <scols_get_library_version@@SMARTCOLS_2.25+0x1084>
   11044:	ldr	x8, [x19, #24]
   11048:	str	x8, [x19, #16]
   1104c:	mov	w22, wzr
   11050:	cbz	w24, 11084 <scols_get_library_version@@SMARTCOLS_2.25+0x122c>
   11054:	ldr	x8, [x19, #32]
   11058:	cbnz	x8, 11084 <scols_get_library_version@@SMARTCOLS_2.25+0x122c>
   1105c:	ldr	x8, [x19, #24]
   11060:	cmp	x8, #0x1
   11064:	b.ne	11080 <scols_get_library_version@@SMARTCOLS_2.25+0x1228>  // b.any
   11068:	ldr	x8, [x23]
   1106c:	cmp	x8, #0x1
   11070:	b.hi	11080 <scols_get_library_version@@SMARTCOLS_2.25+0x1228>  // b.pmore
   11074:	mov	w22, wzr
   11078:	stp	xzr, xzr, [x23]
   1107c:	b	11084 <scols_get_library_version@@SMARTCOLS_2.25+0x122c>
   11080:	mov	w22, wzr
   11084:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11088:	ldr	x8, [x8, #4024]
   1108c:	ldrb	w8, [x8]
   11090:	tbz	w8, #5, 110a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1248>
   11094:	mov	x0, x20
   11098:	mov	x1, x19
   1109c:	bl	11258 <scols_get_library_version@@SMARTCOLS_2.25+0x1400>
   110a0:	mov	w0, w22
   110a4:	ldp	x20, x19, [sp, #80]
   110a8:	ldp	x22, x21, [sp, #64]
   110ac:	ldp	x24, x23, [sp, #48]
   110b0:	ldp	x29, x30, [sp, #32]
   110b4:	add	sp, sp, #0x60
   110b8:	ret
   110bc:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   110c0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   110c4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   110c8:	add	x0, x0, #0x9b5
   110cc:	add	x1, x1, #0x57c
   110d0:	add	x3, x3, #0x599
   110d4:	mov	w2, #0x63                  	// #99
   110d8:	bl	8140 <__assert_fail@plt>
   110dc:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   110e0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   110e4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   110e8:	add	x0, x0, #0xcbe
   110ec:	add	x1, x1, #0x57c
   110f0:	add	x3, x3, #0x599
   110f4:	mov	w2, #0x64                  	// #100
   110f8:	bl	8140 <__assert_fail@plt>
   110fc:	stp	x29, x30, [sp, #-32]!
   11100:	ldr	x8, [x0, #216]
   11104:	str	x19, [sp, #16]
   11108:	mov	x29, sp
   1110c:	ldr	x9, [x8, #104]
   11110:	add	x8, x0, #0xc8
   11114:	cmp	x9, x8
   11118:	b.eq	1113c <scols_get_library_version@@SMARTCOLS_2.25+0x12e4>  // b.none
   1111c:	ldr	x8, [x8]
   11120:	sub	x19, x8, #0xc8
   11124:	mov	x0, x19
   11128:	bl	80b0 <scols_column_is_hidden@plt>
   1112c:	cbz	w0, 11144 <scols_get_library_version@@SMARTCOLS_2.25+0x12ec>
   11130:	mov	x0, x19
   11134:	bl	110fc <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>
   11138:	cbz	w0, 11144 <scols_get_library_version@@SMARTCOLS_2.25+0x12ec>
   1113c:	mov	w0, #0x1                   	// #1
   11140:	b	11148 <scols_get_library_version@@SMARTCOLS_2.25+0x12f0>
   11144:	mov	w0, wzr
   11148:	ldr	x19, [sp, #16]
   1114c:	ldp	x29, x30, [sp], #32
   11150:	ret
   11154:	b	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1300>
   11158:	stp	x29, x30, [sp, #-48]!
   1115c:	stp	x22, x21, [sp, #16]
   11160:	stp	x20, x19, [sp, #32]
   11164:	mov	x29, sp
   11168:	mov	x20, x3
   1116c:	mov	x19, x2
   11170:	bl	cb28 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
   11174:	mov	w21, w0
   11178:	cbnz	w0, 11244 <scols_get_library_version@@SMARTCOLS_2.25+0x13ec>
   1117c:	mov	x0, x20
   11180:	bl	1019c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
   11184:	mov	x22, x0
   11188:	cbz	x0, 111c0 <scols_get_library_version@@SMARTCOLS_2.25+0x1368>
   1118c:	mov	x0, x19
   11190:	bl	7940 <scols_column_is_customwrap@plt>
   11194:	cbz	w0, 111b0 <scols_get_library_version@@SMARTCOLS_2.25+0x1358>
   11198:	ldr	x8, [x19, #144]
   1119c:	ldr	x2, [x19, #160]
   111a0:	mov	x0, x19
   111a4:	mov	x1, x22
   111a8:	blr	x8
   111ac:	b	111b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>
   111b0:	mov	x0, x22
   111b4:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   111b8:	cmn	x0, #0x1
   111bc:	csel	x22, xzr, x0, eq  // eq = none
   111c0:	ldr	x8, [x19, #32]
   111c4:	ldrb	w9, [x19, #224]
   111c8:	cmp	x22, x8
   111cc:	csel	x8, x22, x8, hi  // hi = pmore
   111d0:	str	x8, [x19, #32]
   111d4:	tbz	w9, #0, 111ec <scols_get_library_version@@SMARTCOLS_2.25+0x1394>
   111d8:	ldr	x8, [x19, #40]
   111dc:	cbz	x8, 111ec <scols_get_library_version@@SMARTCOLS_2.25+0x1394>
   111e0:	lsl	x8, x8, #1
   111e4:	cmp	x22, x8
   111e8:	b.hi	11244 <scols_get_library_version@@SMARTCOLS_2.25+0x13ec>  // b.pmore
   111ec:	mov	x0, x19
   111f0:	bl	7fa0 <scols_column_is_noextremes@plt>
   111f4:	cbz	w0, 11210 <scols_get_library_version@@SMARTCOLS_2.25+0x13b8>
   111f8:	ldr	x8, [x19, #64]
   111fc:	ldr	w9, [x19, #72]
   11200:	add	x8, x8, x22
   11204:	add	w9, w9, #0x1
   11208:	str	x8, [x19, #64]
   1120c:	str	w9, [x19, #72]
   11210:	ldr	x8, [x19, #16]
   11214:	mov	x0, x19
   11218:	cmp	x22, x8
   1121c:	csel	x8, x22, x8, hi  // hi = pmore
   11220:	str	x8, [x19, #16]
   11224:	bl	7ec0 <scols_column_is_tree@plt>
   11228:	cbz	w0, 11244 <scols_get_library_version@@SMARTCOLS_2.25+0x13ec>
   1122c:	mov	x0, x20
   11230:	bl	10274 <scols_get_library_version@@SMARTCOLS_2.25+0x41c>
   11234:	ldr	x8, [x19, #48]
   11238:	cmp	x8, x0
   1123c:	csel	x8, x8, x0, hi  // hi = pmore
   11240:	str	x8, [x19, #48]
   11244:	mov	w0, w21
   11248:	ldp	x20, x19, [sp, #32]
   1124c:	ldp	x22, x21, [sp, #16]
   11250:	ldp	x29, x30, [sp], #48
   11254:	ret
   11258:	sub	sp, sp, #0x50
   1125c:	stp	x20, x19, [sp, #64]
   11260:	mov	x20, x0
   11264:	mov	x0, x1
   11268:	stp	x29, x30, [sp, #32]
   1126c:	str	x21, [sp, #48]
   11270:	add	x29, sp, #0x20
   11274:	mov	x19, x1
   11278:	bl	80b0 <scols_column_is_hidden@plt>
   1127c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11280:	ldr	x8, [x8, #4024]
   11284:	ldr	w8, [x8]
   11288:	cbz	w0, 112e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1490>
   1128c:	tbz	w8, #5, 112ec <scols_get_library_version@@SMARTCOLS_2.25+0x1494>
   11290:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11294:	ldr	x8, [x8, #4016]
   11298:	ldr	x20, [x8]
   1129c:	bl	77c0 <getpid@plt>
   112a0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   112a4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   112a8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   112ac:	mov	w2, w0
   112b0:	add	x1, x1, #0x84b
   112b4:	add	x3, x3, #0x859
   112b8:	add	x4, x4, #0x877
   112bc:	mov	x0, x20
   112c0:	bl	8280 <fprintf@plt>
   112c4:	ldr	x2, [x19, #168]
   112c8:	mov	x0, x19
   112cc:	ldp	x20, x19, [sp, #64]
   112d0:	ldr	x21, [sp, #48]
   112d4:	ldp	x29, x30, [sp, #32]
   112d8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   112dc:	add	x1, x1, #0x5fd
   112e0:	add	sp, sp, #0x50
   112e4:	b	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   112e8:	tbnz	w8, #5, 11300 <scols_get_library_version@@SMARTCOLS_2.25+0x14a8>
   112ec:	ldp	x20, x19, [sp, #64]
   112f0:	ldr	x21, [sp, #48]
   112f4:	ldp	x29, x30, [sp, #32]
   112f8:	add	sp, sp, #0x50
   112fc:	ret
   11300:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11304:	ldr	x8, [x8, #4016]
   11308:	ldr	x21, [x8]
   1130c:	bl	77c0 <getpid@plt>
   11310:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11314:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11318:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1131c:	mov	w2, w0
   11320:	add	x1, x1, #0x84b
   11324:	add	x3, x3, #0x859
   11328:	add	x4, x4, #0x877
   1132c:	mov	x0, x21
   11330:	bl	8280 <fprintf@plt>
   11334:	ldr	d0, [x19, #56]
   11338:	ldr	x2, [x19, #168]
   1133c:	ldp	x3, x4, [x19, #8]
   11340:	fmov	d1, #1.000000000000000000e+00
   11344:	fcmp	d0, d1
   11348:	b.gt	11358 <scols_get_library_version@@SMARTCOLS_2.25+0x1500>
   1134c:	ldr	d1, [x20, #40]
   11350:	ucvtf	d1, d1
   11354:	fmul	d0, d0, d1
   11358:	ldrb	w9, [x19, #224]
   1135c:	ldr	w12, [x19, #80]
   11360:	ldp	x7, x6, [x19, #32]
   11364:	ldr	x8, [x19, #24]
   11368:	adrp	x10, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1136c:	adrp	x11, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11370:	add	x10, x10, #0x65c
   11374:	add	x11, x11, #0x660
   11378:	adrp	x13, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1137c:	adrp	x14, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   11380:	tst	w9, #0x1
   11384:	add	x13, x13, #0x664
   11388:	add	x14, x14, #0x69d
   1138c:	csel	x9, x11, x10, eq  // eq = none
   11390:	tst	w12, #0x1
   11394:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11398:	fcvtzs	w5, d0
   1139c:	csel	x10, x14, x13, eq  // eq = none
   113a0:	add	x1, x1, #0x611
   113a4:	mov	x0, x19
   113a8:	stp	x9, x10, [sp, #8]
   113ac:	str	x8, [sp]
   113b0:	bl	10d44 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   113b4:	b	112ec <scols_get_library_version@@SMARTCOLS_2.25+0x1494>
   113b8:	cbz	x0, 113c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1570>
   113bc:	ldr	w8, [x0]
   113c0:	add	w8, w8, #0x1
   113c4:	str	w8, [x0]
   113c8:	ret
   113cc:	stp	x29, x30, [sp, #-96]!
   113d0:	stp	x28, x27, [sp, #16]
   113d4:	stp	x26, x25, [sp, #32]
   113d8:	stp	x24, x23, [sp, #48]
   113dc:	stp	x22, x21, [sp, #64]
   113e0:	stp	x20, x19, [sp, #80]
   113e4:	mov	x29, sp
   113e8:	cbz	x0, 114ac <scols_get_library_version@@SMARTCOLS_2.25+0x1654>
   113ec:	mov	x26, x0
   113f0:	ldr	x27, [x26, #32]!
   113f4:	mov	x19, x0
   113f8:	cmp	x27, x26
   113fc:	b.eq	114ac <scols_get_library_version@@SMARTCOLS_2.25+0x1654>  // b.none
   11400:	adrp	x28, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11404:	ldr	x28, [x28, #4024]
   11408:	adrp	x20, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1140c:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11410:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11414:	adrp	x23, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11418:	add	x20, x20, #0x84b
   1141c:	add	x21, x21, #0x859
   11420:	add	x22, x22, #0x680
   11424:	add	x23, x23, #0x8fe
   11428:	ldrb	w8, [x28]
   1142c:	sub	x24, x27, #0x50
   11430:	tbnz	w8, #7, 11474 <scols_get_library_version@@SMARTCOLS_2.25+0x161c>
   11434:	ldp	x9, x8, [x27]
   11438:	str	x8, [x9, #8]
   1143c:	str	x9, [x8]
   11440:	ldr	x8, [x27, #40]
   11444:	stp	x27, x27, [x27]
   11448:	cbz	x8, 11458 <scols_get_library_version@@SMARTCOLS_2.25+0x1600>
   1144c:	ldr	w9, [x8]
   11450:	add	w9, w9, #0x1
   11454:	str	w9, [x8]
   11458:	mov	x0, x24
   1145c:	str	xzr, [x27, #40]
   11460:	bl	7a10 <scols_unref_line@plt>
   11464:	ldr	x27, [x26]
   11468:	cmp	x27, x26
   1146c:	b.ne	11428 <scols_get_library_version@@SMARTCOLS_2.25+0x15d0>  // b.any
   11470:	b	114ac <scols_get_library_version@@SMARTCOLS_2.25+0x1654>
   11474:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11478:	ldr	x8, [x8, #4016]
   1147c:	ldr	x25, [x8]
   11480:	bl	77c0 <getpid@plt>
   11484:	mov	w2, w0
   11488:	mov	x0, x25
   1148c:	mov	x1, x20
   11490:	mov	x3, x21
   11494:	mov	x4, x22
   11498:	bl	8280 <fprintf@plt>
   1149c:	mov	x0, x19
   114a0:	mov	x1, x23
   114a4:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   114a8:	b	11434 <scols_get_library_version@@SMARTCOLS_2.25+0x15dc>
   114ac:	ldp	x20, x19, [sp, #80]
   114b0:	ldp	x22, x21, [sp, #64]
   114b4:	ldp	x24, x23, [sp, #48]
   114b8:	ldp	x26, x25, [sp, #32]
   114bc:	ldp	x28, x27, [sp, #16]
   114c0:	ldp	x29, x30, [sp], #96
   114c4:	ret
   114c8:	sub	sp, sp, #0x120
   114cc:	stp	x29, x30, [sp, #240]
   114d0:	add	x29, sp, #0xf0
   114d4:	str	x28, [sp, #256]
   114d8:	stp	x20, x19, [sp, #272]
   114dc:	stp	x2, x3, [x29, #-112]
   114e0:	stp	x4, x5, [x29, #-96]
   114e4:	stp	x6, x7, [x29, #-80]
   114e8:	stp	q1, q2, [sp, #16]
   114ec:	stp	q3, q4, [sp, #48]
   114f0:	str	q0, [sp]
   114f4:	stp	q5, q6, [sp, #80]
   114f8:	str	q7, [sp, #112]
   114fc:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11500:	ldr	x20, [x20, #4016]
   11504:	mov	x19, x1
   11508:	cbz	x0, 11534 <scols_get_library_version@@SMARTCOLS_2.25+0x16dc>
   1150c:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11510:	ldr	x9, [x9, #4024]
   11514:	ldrb	w9, [x9, #3]
   11518:	tbnz	w9, #0, 11534 <scols_get_library_version@@SMARTCOLS_2.25+0x16dc>
   1151c:	mov	x8, x0
   11520:	ldr	x0, [x20]
   11524:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11528:	add	x1, x1, #0x870
   1152c:	mov	x2, x8
   11530:	bl	8280 <fprintf@plt>
   11534:	mov	x8, #0xffffffffffffffd0    	// #-48
   11538:	mov	x10, sp
   1153c:	sub	x11, x29, #0x70
   11540:	movk	x8, #0xff80, lsl #32
   11544:	add	x9, x29, #0x30
   11548:	add	x10, x10, #0x80
   1154c:	add	x11, x11, #0x30
   11550:	stp	x10, x8, [x29, #-16]
   11554:	stp	x9, x11, [x29, #-32]
   11558:	ldp	q0, q1, [x29, #-32]
   1155c:	ldr	x0, [x20]
   11560:	sub	x2, x29, #0x40
   11564:	mov	x1, x19
   11568:	stp	q0, q1, [x29, #-64]
   1156c:	bl	8120 <vfprintf@plt>
   11570:	ldr	x1, [x20]
   11574:	mov	w0, #0xa                   	// #10
   11578:	bl	7670 <fputc@plt>
   1157c:	ldp	x20, x19, [sp, #272]
   11580:	ldr	x28, [sp, #256]
   11584:	ldp	x29, x30, [sp, #240]
   11588:	add	sp, sp, #0x120
   1158c:	ret
   11590:	stp	x29, x30, [sp, #-96]!
   11594:	stp	x28, x27, [sp, #16]
   11598:	stp	x26, x25, [sp, #32]
   1159c:	stp	x24, x23, [sp, #48]
   115a0:	stp	x22, x21, [sp, #64]
   115a4:	stp	x20, x19, [sp, #80]
   115a8:	mov	x29, sp
   115ac:	cbz	x0, 11678 <scols_get_library_version@@SMARTCOLS_2.25+0x1820>
   115b0:	mov	x26, x0
   115b4:	ldr	x27, [x26, #16]!
   115b8:	mov	x19, x0
   115bc:	cmp	x27, x26
   115c0:	b.eq	11678 <scols_get_library_version@@SMARTCOLS_2.25+0x1820>  // b.none
   115c4:	adrp	x28, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   115c8:	ldr	x28, [x28, #4024]
   115cc:	adrp	x20, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   115d0:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   115d4:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   115d8:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   115dc:	add	x20, x20, #0x84b
   115e0:	add	x21, x21, #0x859
   115e4:	add	x22, x22, #0x680
   115e8:	add	x23, x23, #0x686
   115ec:	ldrb	w8, [x28]
   115f0:	sub	x24, x27, #0x60
   115f4:	tbnz	w8, #7, 1163c <scols_get_library_version@@SMARTCOLS_2.25+0x17e4>
   115f8:	ldp	x9, x8, [x27]
   115fc:	str	x8, [x9, #8]
   11600:	str	x9, [x8]
   11604:	ldr	x0, [x27, #32]
   11608:	stp	x27, x27, [x27]
   1160c:	bl	11694 <scols_get_library_version@@SMARTCOLS_2.25+0x183c>
   11610:	ldr	x8, [x27, #32]
   11614:	mov	x0, x24
   11618:	ldr	x9, [x8, #8]
   1161c:	add	x9, x9, #0x1
   11620:	str	x9, [x8, #8]
   11624:	str	xzr, [x27, #32]
   11628:	bl	7a10 <scols_unref_line@plt>
   1162c:	ldr	x27, [x26]
   11630:	cmp	x27, x26
   11634:	b.ne	115ec <scols_get_library_version@@SMARTCOLS_2.25+0x1794>  // b.any
   11638:	b	11678 <scols_get_library_version@@SMARTCOLS_2.25+0x1820>
   1163c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11640:	ldr	x8, [x8, #4016]
   11644:	ldr	x25, [x8]
   11648:	bl	77c0 <getpid@plt>
   1164c:	mov	w2, w0
   11650:	mov	x0, x25
   11654:	mov	x1, x20
   11658:	mov	x3, x21
   1165c:	mov	x4, x22
   11660:	bl	8280 <fprintf@plt>
   11664:	mov	x0, x19
   11668:	mov	x1, x23
   1166c:	mov	x2, x24
   11670:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11674:	b	115f8 <scols_get_library_version@@SMARTCOLS_2.25+0x17a0>
   11678:	ldp	x20, x19, [sp, #80]
   1167c:	ldp	x22, x21, [sp, #64]
   11680:	ldp	x24, x23, [sp, #48]
   11684:	ldp	x26, x25, [sp, #32]
   11688:	ldp	x28, x27, [sp, #16]
   1168c:	ldp	x29, x30, [sp], #96
   11690:	ret
   11694:	stp	x29, x30, [sp, #-32]!
   11698:	stp	x20, x19, [sp, #16]
   1169c:	mov	x29, sp
   116a0:	cbz	x0, 116ec <scols_get_library_version@@SMARTCOLS_2.25+0x1894>
   116a4:	ldr	w8, [x0]
   116a8:	mov	x19, x0
   116ac:	subs	w8, w8, #0x1
   116b0:	str	w8, [x0]
   116b4:	b.gt	116ec <scols_get_library_version@@SMARTCOLS_2.25+0x1894>
   116b8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   116bc:	ldr	x8, [x8, #4024]
   116c0:	ldrb	w8, [x8]
   116c4:	tbnz	w8, #7, 116f8 <scols_get_library_version@@SMARTCOLS_2.25+0x18a0>
   116c8:	mov	x0, x19
   116cc:	bl	113cc <scols_get_library_version@@SMARTCOLS_2.25+0x1574>
   116d0:	ldp	x9, x8, [x19, #48]
   116d4:	mov	x0, x19
   116d8:	str	x8, [x9, #8]
   116dc:	str	x9, [x8]
   116e0:	ldp	x20, x19, [sp, #16]
   116e4:	ldp	x29, x30, [sp], #32
   116e8:	b	7cc0 <free@plt>
   116ec:	ldp	x20, x19, [sp, #16]
   116f0:	ldp	x29, x30, [sp], #32
   116f4:	ret
   116f8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   116fc:	ldr	x8, [x8, #4016]
   11700:	ldr	x20, [x8]
   11704:	bl	77c0 <getpid@plt>
   11708:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1170c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11710:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11714:	mov	w2, w0
   11718:	add	x1, x1, #0x84b
   1171c:	add	x3, x3, #0x859
   11720:	add	x4, x4, #0x680
   11724:	mov	x0, x20
   11728:	bl	8280 <fprintf@plt>
   1172c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11730:	add	x1, x1, #0x87b
   11734:	mov	x0, x19
   11738:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   1173c:	b	116c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1870>
   11740:	sub	sp, sp, #0x40
   11744:	str	x19, [sp, #48]
   11748:	mov	x19, x0
   1174c:	add	x0, sp, #0x8
   11750:	mov	w1, wzr
   11754:	stp	x29, x30, [sp, #32]
   11758:	add	x29, sp, #0x20
   1175c:	bl	7530 <scols_reset_iter@plt>
   11760:	add	x1, sp, #0x8
   11764:	mov	x2, sp
   11768:	mov	x0, x19
   1176c:	bl	a618 <scols_table_remove_columns@@SMARTCOLS_2.25+0x14c>
   11770:	cbnz	w0, 117a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1948>
   11774:	ldr	x8, [sp]
   11778:	mov	x9, x8
   1177c:	ldr	x10, [x9, #16]!
   11780:	cmp	x10, x9
   11784:	b.eq	11760 <scols_get_library_version@@SMARTCOLS_2.25+0x1908>  // b.none
   11788:	ldr	x8, [x8, #16]
   1178c:	ldp	x10, x9, [x8]
   11790:	str	x9, [x10, #8]
   11794:	str	x10, [x9]
   11798:	stp	x8, x8, [x8]
   1179c:	b	11774 <scols_get_library_version@@SMARTCOLS_2.25+0x191c>
   117a0:	add	x0, sp, #0x8
   117a4:	mov	w1, wzr
   117a8:	bl	7530 <scols_reset_iter@plt>
   117ac:	add	x1, sp, #0x8
   117b0:	add	x2, x29, #0x18
   117b4:	mov	x0, x19
   117b8:	bl	7e90 <scols_table_next_line@plt>
   117bc:	cbnz	w0, 117dc <scols_get_library_version@@SMARTCOLS_2.25+0x1984>
   117c0:	ldr	x0, [x29, #24]
   117c4:	ldr	x8, [x0, #112]
   117c8:	cbnz	x8, 117ac <scols_get_library_version@@SMARTCOLS_2.25+0x1954>
   117cc:	ldr	x8, [x0, #120]
   117d0:	cbnz	x8, 117ac <scols_get_library_version@@SMARTCOLS_2.25+0x1954>
   117d4:	bl	117ec <scols_get_library_version@@SMARTCOLS_2.25+0x1994>
   117d8:	b	117ac <scols_get_library_version@@SMARTCOLS_2.25+0x1954>
   117dc:	ldr	x19, [sp, #48]
   117e0:	ldp	x29, x30, [sp, #32]
   117e4:	add	sp, sp, #0x40
   117e8:	ret
   117ec:	sub	sp, sp, #0x40
   117f0:	stp	x29, x30, [sp, #32]
   117f4:	stp	x20, x19, [sp, #48]
   117f8:	ldr	x8, [x0, #128]
   117fc:	mov	x19, x0
   11800:	add	x29, sp, #0x20
   11804:	cbz	x8, 11834 <scols_get_library_version@@SMARTCOLS_2.25+0x19dc>
   11808:	add	x9, x19, #0x60
   1180c:	str	x9, [x19, #104]
   11810:	ldr	x10, [x8, #24]
   11814:	add	x11, x8, #0x10
   11818:	str	x9, [x8, #24]
   1181c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11820:	stp	x11, x10, [x19, #96]
   11824:	str	x9, [x10]
   11828:	ldr	x8, [x8, #4024]
   1182c:	ldrb	w8, [x8]
   11830:	tbnz	w8, #7, 118e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1a90>
   11834:	add	x0, sp, #0x8
   11838:	mov	w1, wzr
   1183c:	bl	7530 <scols_reset_iter@plt>
   11840:	add	x1, sp, #0x8
   11844:	mov	x2, sp
   11848:	mov	x0, x19
   1184c:	bl	82d0 <scols_line_next_child@plt>
   11850:	cbnz	w0, 11860 <scols_get_library_version@@SMARTCOLS_2.25+0x1a08>
   11854:	ldr	x0, [sp]
   11858:	bl	117ec <scols_get_library_version@@SMARTCOLS_2.25+0x1994>
   1185c:	b	11840 <scols_get_library_version@@SMARTCOLS_2.25+0x19e8>
   11860:	ldr	x8, [x19, #128]
   11864:	cbz	x8, 1189c <scols_get_library_version@@SMARTCOLS_2.25+0x1a44>
   11868:	ldr	x9, [x8, #24]
   1186c:	add	x10, x19, #0x60
   11870:	cmp	x9, x10
   11874:	b.ne	1189c <scols_get_library_version@@SMARTCOLS_2.25+0x1a44>  // b.any
   11878:	ldr	x9, [x8, #8]
   1187c:	add	x8, x8, #0x10
   11880:	mov	x10, x8
   11884:	add	x9, x9, #0x1
   11888:	ldr	x10, [x10]
   1188c:	sub	x9, x9, #0x1
   11890:	cmp	x10, x8
   11894:	b.ne	11888 <scols_get_library_version@@SMARTCOLS_2.25+0x1a30>  // b.any
   11898:	cbz	x9, 118ac <scols_get_library_version@@SMARTCOLS_2.25+0x1a54>
   1189c:	ldp	x20, x19, [sp, #48]
   118a0:	ldp	x29, x30, [sp, #32]
   118a4:	add	sp, sp, #0x40
   118a8:	ret
   118ac:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   118b0:	ldr	x8, [x8, #4024]
   118b4:	ldrb	w8, [x8]
   118b8:	tbnz	w8, #7, 11954 <scols_get_library_version@@SMARTCOLS_2.25+0x1afc>
   118bc:	add	x0, sp, #0x8
   118c0:	mov	w1, wzr
   118c4:	bl	7530 <scols_reset_iter@plt>
   118c8:	add	x1, sp, #0x8
   118cc:	mov	x2, sp
   118d0:	mov	x0, x19
   118d4:	bl	9cbc <scols_line_next_child@@SMARTCOLS_2.25+0x80>
   118d8:	cbnz	w0, 1189c <scols_get_library_version@@SMARTCOLS_2.25+0x1a44>
   118dc:	ldr	x0, [sp]
   118e0:	bl	117ec <scols_get_library_version@@SMARTCOLS_2.25+0x1994>
   118e4:	b	118c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1a70>
   118e8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   118ec:	ldr	x8, [x8, #4016]
   118f0:	ldr	x20, [x8]
   118f4:	bl	77c0 <getpid@plt>
   118f8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   118fc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11900:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11904:	mov	w2, w0
   11908:	add	x1, x1, #0x84b
   1190c:	add	x3, x3, #0x859
   11910:	add	x4, x4, #0x680
   11914:	mov	x0, x20
   11918:	bl	8280 <fprintf@plt>
   1191c:	ldr	x0, [x19, #128]
   11920:	mov	x4, #0xffffffffffffffff    	// #-1
   11924:	ldr	x3, [x0, #8]
   11928:	add	x8, x0, #0x10
   1192c:	mov	x9, x8
   11930:	ldr	x9, [x9]
   11934:	add	x4, x4, #0x1
   11938:	cmp	x9, x8
   1193c:	b.ne	11930 <scols_get_library_version@@SMARTCOLS_2.25+0x1ad8>  // b.any
   11940:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11944:	add	x1, x1, #0x7ae
   11948:	mov	x2, x19
   1194c:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11950:	b	11834 <scols_get_library_version@@SMARTCOLS_2.25+0x19dc>
   11954:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11958:	ldr	x8, [x8, #4016]
   1195c:	ldr	x20, [x8]
   11960:	bl	77c0 <getpid@plt>
   11964:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11968:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1196c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11970:	mov	w2, w0
   11974:	add	x1, x1, #0x84b
   11978:	add	x3, x3, #0x859
   1197c:	add	x4, x4, #0x680
   11980:	mov	x0, x20
   11984:	bl	8280 <fprintf@plt>
   11988:	ldr	x0, [x19, #128]
   1198c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11990:	add	x1, x1, #0x7ce
   11994:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11998:	b	118bc <scols_get_library_version@@SMARTCOLS_2.25+0x1a64>
   1199c:	stp	x29, x30, [sp, #-64]!
   119a0:	stp	x24, x23, [sp, #16]
   119a4:	stp	x22, x21, [sp, #32]
   119a8:	stp	x20, x19, [sp, #48]
   119ac:	adrp	x23, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   119b0:	ldr	x23, [x23, #4024]
   119b4:	mov	x19, x1
   119b8:	mov	x20, x0
   119bc:	mov	x29, sp
   119c0:	ldrb	w8, [x23]
   119c4:	tbnz	w8, #3, 11a7c <scols_get_library_version@@SMARTCOLS_2.25+0x1c24>
   119c8:	ldr	x8, [x20, #152]
   119cc:	cbz	x8, 11a14 <scols_get_library_version@@SMARTCOLS_2.25+0x1bbc>
   119d0:	mov	x9, xzr
   119d4:	mov	x24, xzr
   119d8:	ldr	x10, [x20, #144]
   119dc:	ldr	x22, [x10, x24, lsl #3]
   119e0:	cmp	x22, #0x0
   119e4:	ccmp	x9, x22, #0x4, ne  // ne = any
   119e8:	b.eq	11a08 <scols_get_library_version@@SMARTCOLS_2.25+0x1bb0>  // b.none
   119ec:	mov	x0, x20
   119f0:	mov	x1, x19
   119f4:	mov	x2, x22
   119f8:	bl	11ba8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d50>
   119fc:	cbnz	w0, 11a1c <scols_get_library_version@@SMARTCOLS_2.25+0x1bc4>
   11a00:	ldr	x8, [x20, #152]
   11a04:	mov	x9, x22
   11a08:	add	x24, x24, #0x1
   11a0c:	cmp	x24, x8
   11a10:	b.cc	119d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1b80>  // b.lo, b.ul, b.last
   11a14:	mov	w21, wzr
   11a18:	b	11a20 <scols_get_library_version@@SMARTCOLS_2.25+0x1bc8>
   11a1c:	mov	w21, w0
   11a20:	ldrb	w8, [x23]
   11a24:	tbnz	w8, #3, 11b0c <scols_get_library_version@@SMARTCOLS_2.25+0x1cb4>
   11a28:	cbnz	w21, 11a40 <scols_get_library_version@@SMARTCOLS_2.25+0x1be8>
   11a2c:	ldr	x2, [x19, #128]
   11a30:	cbz	x2, 11a3c <scols_get_library_version@@SMARTCOLS_2.25+0x1be4>
   11a34:	ldr	w8, [x2, #64]
   11a38:	cbz	w8, 11a58 <scols_get_library_version@@SMARTCOLS_2.25+0x1c00>
   11a3c:	mov	w21, wzr
   11a40:	mov	w0, w21
   11a44:	ldp	x20, x19, [sp, #48]
   11a48:	ldp	x22, x21, [sp, #32]
   11a4c:	ldp	x24, x23, [sp, #16]
   11a50:	ldp	x29, x30, [sp], #64
   11a54:	ret
   11a58:	ldrb	w8, [x23]
   11a5c:	tbnz	w8, #3, 11b5c <scols_get_library_version@@SMARTCOLS_2.25+0x1d04>
   11a60:	mov	x0, x20
   11a64:	mov	x1, x19
   11a68:	ldp	x20, x19, [sp, #48]
   11a6c:	ldp	x22, x21, [sp, #32]
   11a70:	ldp	x24, x23, [sp, #16]
   11a74:	ldp	x29, x30, [sp], #64
   11a78:	b	11ba8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d50>
   11a7c:	adrp	x22, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11a80:	ldr	x22, [x22, #4016]
   11a84:	ldr	x21, [x22]
   11a88:	bl	77c0 <getpid@plt>
   11a8c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11a90:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11a94:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11a98:	mov	w2, w0
   11a9c:	add	x1, x1, #0x84b
   11aa0:	add	x3, x3, #0x859
   11aa4:	add	x4, x4, #0x8c0
   11aa8:	mov	x0, x21
   11aac:	bl	8280 <fprintf@plt>
   11ab0:	ldp	x3, x2, [x19, #120]
   11ab4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11ab8:	add	x1, x1, #0x699
   11abc:	mov	x0, x19
   11ac0:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11ac4:	ldrb	w8, [x23]
   11ac8:	tbz	w8, #3, 119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1b70>
   11acc:	ldr	x21, [x22]
   11ad0:	bl	77c0 <getpid@plt>
   11ad4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11ad8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11adc:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11ae0:	mov	w2, w0
   11ae4:	add	x1, x1, #0x84b
   11ae8:	add	x3, x3, #0x859
   11aec:	add	x4, x4, #0x8c0
   11af0:	mov	x0, x21
   11af4:	bl	8280 <fprintf@plt>
   11af8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11afc:	add	x1, x1, #0x7dc
   11b00:	mov	x0, x19
   11b04:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11b08:	b	119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1b70>
   11b0c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11b10:	ldr	x8, [x8, #4016]
   11b14:	ldr	x22, [x8]
   11b18:	bl	77c0 <getpid@plt>
   11b1c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11b20:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11b24:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11b28:	mov	w2, w0
   11b2c:	add	x1, x1, #0x84b
   11b30:	add	x3, x3, #0x859
   11b34:	add	x4, x4, #0x8c0
   11b38:	mov	x0, x22
   11b3c:	bl	8280 <fprintf@plt>
   11b40:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11b44:	add	x1, x1, #0x7f8
   11b48:	mov	x0, x19
   11b4c:	mov	w2, w21
   11b50:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11b54:	cbnz	w21, 11a40 <scols_get_library_version@@SMARTCOLS_2.25+0x1be8>
   11b58:	b	11a2c <scols_get_library_version@@SMARTCOLS_2.25+0x1bd4>
   11b5c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11b60:	ldr	x8, [x8, #4016]
   11b64:	ldr	x21, [x8]
   11b68:	bl	77c0 <getpid@plt>
   11b6c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11b70:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11b74:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11b78:	mov	w2, w0
   11b7c:	add	x1, x1, #0x84b
   11b80:	add	x3, x3, #0x859
   11b84:	add	x4, x4, #0x8c0
   11b88:	mov	x0, x21
   11b8c:	bl	8280 <fprintf@plt>
   11b90:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11b94:	add	x1, x1, #0x6ca
   11b98:	mov	x0, x19
   11b9c:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11ba0:	ldr	x2, [x19, #128]
   11ba4:	b	11a60 <scols_get_library_version@@SMARTCOLS_2.25+0x1c08>
   11ba8:	stp	x29, x30, [sp, #-80]!
   11bac:	str	x25, [sp, #16]
   11bb0:	stp	x24, x23, [sp, #32]
   11bb4:	stp	x22, x21, [sp, #48]
   11bb8:	stp	x20, x19, [sp, #64]
   11bbc:	adrp	x23, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11bc0:	ldr	x23, [x23, #4024]
   11bc4:	mov	x20, x2
   11bc8:	mov	x19, x1
   11bcc:	mov	x21, x0
   11bd0:	ldrb	w8, [x23]
   11bd4:	mov	x29, sp
   11bd8:	tbnz	w8, #3, 11d78 <scols_get_library_version@@SMARTCOLS_2.25+0x1f20>
   11bdc:	ldr	w8, [x20, #64]
   11be0:	ldr	x9, [x19, #128]
   11be4:	cbz	w8, 11c18 <scols_get_library_version@@SMARTCOLS_2.25+0x1dc0>
   11be8:	cmp	x9, x20
   11bec:	b.eq	11c3c <scols_get_library_version@@SMARTCOLS_2.25+0x1de4>  // b.none
   11bf0:	ldr	x9, [x19, #120]
   11bf4:	cmp	x9, x20
   11bf8:	b.eq	11c5c <scols_get_library_version@@SMARTCOLS_2.25+0x1e04>  // b.none
   11bfc:	sub	w8, w8, #0x1
   11c00:	cmp	w8, #0x7
   11c04:	b.cs	11c74 <scols_get_library_version@@SMARTCOLS_2.25+0x1e1c>  // b.hs, b.nlast
   11c08:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11c0c:	add	x9, x9, #0xa40
   11c10:	ldr	w24, [x9, w8, sxtw #2]
   11c14:	b	11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e28>
   11c18:	cmp	x9, x20
   11c1c:	mov	w24, wzr
   11c20:	b.ne	11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e28>  // b.any
   11c24:	cbz	x9, 11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e28>
   11c28:	ldr	x8, [x20, #16]
   11c2c:	add	x9, x19, #0x60
   11c30:	cmp	x8, x9
   11c34:	cset	w24, eq  // eq = none
   11c38:	b	11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e28>
   11c3c:	ldr	x9, [x20, #16]
   11c40:	add	x8, x19, #0x60
   11c44:	cmp	x9, x8
   11c48:	b.eq	11c7c <scols_get_library_version@@SMARTCOLS_2.25+0x1e24>  // b.none
   11c4c:	ldr	x9, [x20, #24]
   11c50:	cmp	x9, x8
   11c54:	mov	w8, #0x2                   	// #2
   11c58:	b	11c6c <scols_get_library_version@@SMARTCOLS_2.25+0x1e14>
   11c5c:	ldr	x8, [x20, #40]
   11c60:	add	x9, x19, #0x50
   11c64:	cmp	x8, x9
   11c68:	mov	w8, #0x4                   	// #4
   11c6c:	cinc	w24, w8, eq  // eq = none
   11c70:	b	11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e28>
   11c74:	mov	w24, wzr
   11c78:	b	11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e28>
   11c7c:	mov	w24, #0x1                   	// #1
   11c80:	ldrb	w8, [x23]
   11c84:	tbnz	w8, #3, 11dc8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f70>
   11c88:	cbz	w24, 11e30 <scols_get_library_version@@SMARTCOLS_2.25+0x1fd8>
   11c8c:	cmp	w24, #0x1
   11c90:	b.ne	11d00 <scols_get_library_version@@SMARTCOLS_2.25+0x1ea8>  // b.any
   11c94:	ldr	w8, [x20, #64]
   11c98:	cbz	w8, 11e54 <scols_get_library_version@@SMARTCOLS_2.25+0x1ffc>
   11c9c:	ldrb	w8, [x23]
   11ca0:	tbz	w8, #3, 120c4 <scols_get_library_version@@SMARTCOLS_2.25+0x226c>
   11ca4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11ca8:	ldr	x8, [x8, #4016]
   11cac:	ldr	x21, [x8]
   11cb0:	bl	77c0 <getpid@plt>
   11cb4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11cb8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11cbc:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11cc0:	mov	w2, w0
   11cc4:	add	x1, x1, #0x84b
   11cc8:	add	x3, x3, #0x859
   11ccc:	add	x4, x4, #0x8c0
   11cd0:	mov	x0, x21
   11cd4:	bl	8280 <fprintf@plt>
   11cd8:	ldr	w8, [x20, #64]
   11cdc:	tbnz	w8, #31, 12110 <scols_get_library_version@@SMARTCOLS_2.25+0x22b8>
   11ce0:	cmp	w8, #0x8
   11ce4:	b.cs	12130 <scols_get_library_version@@SMARTCOLS_2.25+0x22d8>  // b.hs, b.nlast
   11ce8:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11cec:	add	x9, x9, #0x5a0
   11cf0:	ldr	x2, [x9, x8, lsl #3]
   11cf4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11cf8:	add	x1, x1, #0x85e
   11cfc:	b	11d6c <scols_get_library_version@@SMARTCOLS_2.25+0x1f14>
   11d00:	ldr	w8, [x20, #64]
   11d04:	cmp	w8, #0x5
   11d08:	b.ne	11e34 <scols_get_library_version@@SMARTCOLS_2.25+0x1fdc>  // b.any
   11d0c:	ldrb	w8, [x23]
   11d10:	tbz	w8, #3, 120c4 <scols_get_library_version@@SMARTCOLS_2.25+0x226c>
   11d14:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11d18:	ldr	x8, [x8, #4016]
   11d1c:	ldr	x21, [x8]
   11d20:	bl	77c0 <getpid@plt>
   11d24:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11d28:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11d2c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11d30:	mov	w2, w0
   11d34:	add	x1, x1, #0x84b
   11d38:	add	x3, x3, #0x859
   11d3c:	add	x4, x4, #0x8c0
   11d40:	mov	x0, x21
   11d44:	bl	8280 <fprintf@plt>
   11d48:	ldr	w8, [x20, #64]
   11d4c:	tbnz	w8, #31, 12110 <scols_get_library_version@@SMARTCOLS_2.25+0x22b8>
   11d50:	cmp	w8, #0x8
   11d54:	b.cs	12130 <scols_get_library_version@@SMARTCOLS_2.25+0x22d8>  // b.hs, b.nlast
   11d58:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11d5c:	add	x9, x9, #0x5a0
   11d60:	ldr	x2, [x9, x8, lsl #3]
   11d64:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11d68:	add	x1, x1, #0x87e
   11d6c:	mov	x0, x19
   11d70:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11d74:	b	120c4 <scols_get_library_version@@SMARTCOLS_2.25+0x226c>
   11d78:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11d7c:	ldr	x8, [x8, #4016]
   11d80:	ldr	x22, [x8]
   11d84:	bl	77c0 <getpid@plt>
   11d88:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11d8c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11d90:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11d94:	mov	w2, w0
   11d98:	add	x1, x1, #0x84b
   11d9c:	add	x3, x3, #0x859
   11da0:	add	x4, x4, #0x8c0
   11da4:	mov	x0, x22
   11da8:	bl	8280 <fprintf@plt>
   11dac:	ldr	x3, [x21, #152]
   11db0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11db4:	add	x1, x1, #0x81c
   11db8:	mov	x0, x19
   11dbc:	mov	x2, x20
   11dc0:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11dc4:	b	11bdc <scols_get_library_version@@SMARTCOLS_2.25+0x1d84>
   11dc8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11dcc:	ldr	x8, [x8, #4016]
   11dd0:	ldr	x22, [x8]
   11dd4:	bl	77c0 <getpid@plt>
   11dd8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11ddc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11de0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11de4:	mov	w2, w0
   11de8:	add	x1, x1, #0x84b
   11dec:	add	x3, x3, #0x859
   11df0:	add	x4, x4, #0x8c0
   11df4:	mov	x0, x22
   11df8:	bl	8280 <fprintf@plt>
   11dfc:	ldr	w8, [x20, #64]
   11e00:	tbnz	w8, #31, 12110 <scols_get_library_version@@SMARTCOLS_2.25+0x22b8>
   11e04:	cmp	w8, #0x8
   11e08:	b.cs	12130 <scols_get_library_version@@SMARTCOLS_2.25+0x22d8>  // b.hs, b.nlast
   11e0c:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11e10:	add	x9, x9, #0x5a0
   11e14:	ldr	x2, [x9, x8, lsl #3]
   11e18:	ldr	x3, [x9, w24, uxtw #3]
   11e1c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11e20:	add	x1, x1, #0x84a
   11e24:	mov	x0, x19
   11e28:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11e2c:	cbnz	w24, 11c8c <scols_get_library_version@@SMARTCOLS_2.25+0x1e34>
   11e30:	ldr	w8, [x20, #64]
   11e34:	cmp	w8, #0x3
   11e38:	b.ne	11e54 <scols_get_library_version@@SMARTCOLS_2.25+0x1ffc>  // b.any
   11e3c:	cmp	w24, #0x8
   11e40:	b.cs	120bc <scols_get_library_version@@SMARTCOLS_2.25+0x2264>  // b.hs, b.nlast
   11e44:	mov	w8, #0xb1                  	// #177
   11e48:	lsr	w8, w8, w24
   11e4c:	tbz	w8, #0, 120bc <scols_get_library_version@@SMARTCOLS_2.25+0x2264>
   11e50:	mov	w8, #0x3                   	// #3
   11e54:	orr	w9, w8, w24
   11e58:	cbz	w9, 11e88 <scols_get_library_version@@SMARTCOLS_2.25+0x2030>
   11e5c:	ldp	x22, x25, [x21, #144]
   11e60:	cbz	w8, 11e90 <scols_get_library_version@@SMARTCOLS_2.25+0x2038>
   11e64:	cbz	x22, 11e90 <scols_get_library_version@@SMARTCOLS_2.25+0x2038>
   11e68:	cbz	x25, 11f64 <scols_get_library_version@@SMARTCOLS_2.25+0x210c>
   11e6c:	ldr	x8, [x22]
   11e70:	cmp	x8, x20
   11e74:	b.eq	11f1c <scols_get_library_version@@SMARTCOLS_2.25+0x20c4>  // b.none
   11e78:	subs	x25, x25, #0x1
   11e7c:	add	x22, x22, #0x8
   11e80:	b.ne	11e6c <scols_get_library_version@@SMARTCOLS_2.25+0x2014>  // b.any
   11e84:	b	11f64 <scols_get_library_version@@SMARTCOLS_2.25+0x210c>
   11e88:	mov	w0, wzr
   11e8c:	b	11f70 <scols_get_library_version@@SMARTCOLS_2.25+0x2118>
   11e90:	cbz	x25, 11ecc <scols_get_library_version@@SMARTCOLS_2.25+0x2074>
   11e94:	add	x10, x22, x25, lsl #3
   11e98:	mov	x9, xzr
   11e9c:	mov	x8, xzr
   11ea0:	sub	x10, x10, #0x8
   11ea4:	mov	x11, x25
   11ea8:	ldr	x12, [x10]
   11eac:	cmp	x12, #0x0
   11eb0:	csinc	x9, xzr, x9, ne  // ne = any
   11eb4:	csel	x8, x10, x8, eq  // eq = none
   11eb8:	cmp	x9, #0x3
   11ebc:	b.eq	11f18 <scols_get_library_version@@SMARTCOLS_2.25+0x20c0>  // b.none
   11ec0:	sub	x11, x11, #0x1
   11ec4:	sub	x10, x10, #0x8
   11ec8:	cbnz	x11, 11ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x2050>
   11ecc:	ldrb	w8, [x23]
   11ed0:	tbnz	w8, #4, 11fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x2178>
   11ed4:	mov	x8, x25
   11ed8:	lsl	x8, x8, #3
   11edc:	add	x1, x8, #0x18
   11ee0:	mov	x0, x22
   11ee4:	bl	7a70 <realloc@plt>
   11ee8:	cbz	x0, 11f64 <scols_get_library_version@@SMARTCOLS_2.25+0x210c>
   11eec:	mov	x1, x0
   11ef0:	str	x0, [x21, #144]
   11ef4:	cbz	x25, 11f44 <scols_get_library_version@@SMARTCOLS_2.25+0x20ec>
   11ef8:	ldrb	w8, [x23]
   11efc:	tbnz	w8, #4, 12070 <scols_get_library_version@@SMARTCOLS_2.25+0x2218>
   11f00:	ldr	x8, [x21, #152]
   11f04:	add	x0, x1, #0x18
   11f08:	lsl	x2, x8, #3
   11f0c:	bl	73a0 <memmove@plt>
   11f10:	ldr	x22, [x21, #144]
   11f14:	b	11f4c <scols_get_library_version@@SMARTCOLS_2.25+0x20f4>
   11f18:	mov	x22, x8
   11f1c:	cbz	x22, 11f64 <scols_get_library_version@@SMARTCOLS_2.25+0x210c>
   11f20:	ldrb	w8, [x23]
   11f24:	tbnz	w8, #7, 12028 <scols_get_library_version@@SMARTCOLS_2.25+0x21d0>
   11f28:	cmp	w24, #0x0
   11f2c:	mov	w0, wzr
   11f30:	csel	x8, xzr, x20, eq  // eq = none
   11f34:	stp	x8, x8, [x22]
   11f38:	str	x8, [x22, #16]
   11f3c:	str	w24, [x20, #64]
   11f40:	b	11f70 <scols_get_library_version@@SMARTCOLS_2.25+0x2118>
   11f44:	ldr	x8, [x21, #152]
   11f48:	add	x22, x1, x8, lsl #3
   11f4c:	stp	xzr, xzr, [x22]
   11f50:	str	xzr, [x22, #16]
   11f54:	ldr	x8, [x21, #152]
   11f58:	add	x8, x8, #0x3
   11f5c:	str	x8, [x21, #152]
   11f60:	cbnz	x22, 11f20 <scols_get_library_version@@SMARTCOLS_2.25+0x20c8>
   11f64:	ldrb	w8, [x23]
   11f68:	tbnz	w8, #3, 11f88 <scols_get_library_version@@SMARTCOLS_2.25+0x2130>
   11f6c:	mov	w0, #0xfffffff4            	// #-12
   11f70:	ldp	x20, x19, [sp, #64]
   11f74:	ldp	x22, x21, [sp, #48]
   11f78:	ldp	x24, x23, [sp, #32]
   11f7c:	ldr	x25, [sp, #16]
   11f80:	ldp	x29, x30, [sp], #80
   11f84:	ret
   11f88:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11f8c:	ldr	x8, [x8, #4016]
   11f90:	ldr	x20, [x8]
   11f94:	bl	77c0 <getpid@plt>
   11f98:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11f9c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11fa0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11fa4:	mov	w2, w0
   11fa8:	add	x1, x1, #0x84b
   11fac:	add	x3, x3, #0x859
   11fb0:	add	x4, x4, #0x8c0
   11fb4:	mov	x0, x20
   11fb8:	bl	8280 <fprintf@plt>
   11fbc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   11fc0:	add	x1, x1, #0x8bb
   11fc4:	mov	x0, x19
   11fc8:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   11fcc:	b	11f6c <scols_get_library_version@@SMARTCOLS_2.25+0x2114>
   11fd0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   11fd4:	ldr	x8, [x8, #4016]
   11fd8:	ldr	x22, [x8]
   11fdc:	bl	77c0 <getpid@plt>
   11fe0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11fe4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11fe8:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   11fec:	mov	w2, w0
   11ff0:	add	x1, x1, #0x84b
   11ff4:	add	x3, x3, #0x859
   11ff8:	add	x4, x4, #0x930
   11ffc:	mov	x0, x22
   12000:	bl	8280 <fprintf@plt>
   12004:	ldr	x2, [x21, #152]
   12008:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1200c:	add	x1, x1, #0x9c1
   12010:	mov	w4, #0x1                   	// #1
   12014:	add	x3, x2, #0x3
   12018:	mov	x0, x21
   1201c:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   12020:	ldp	x22, x8, [x21, #144]
   12024:	b	11ed8 <scols_get_library_version@@SMARTCOLS_2.25+0x2080>
   12028:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1202c:	ldr	x8, [x8, #4016]
   12030:	ldr	x19, [x8]
   12034:	bl	77c0 <getpid@plt>
   12038:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1203c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12040:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12044:	mov	w2, w0
   12048:	add	x1, x1, #0x84b
   1204c:	add	x3, x3, #0x859
   12050:	add	x4, x4, #0x680
   12054:	mov	x0, x19
   12058:	bl	8280 <fprintf@plt>
   1205c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12060:	add	x1, x1, #0xa14
   12064:	mov	x0, x20
   12068:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   1206c:	b	11f28 <scols_get_library_version@@SMARTCOLS_2.25+0x20d0>
   12070:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12074:	ldr	x8, [x8, #4016]
   12078:	ldr	x22, [x8]
   1207c:	bl	77c0 <getpid@plt>
   12080:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12084:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12088:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1208c:	mov	w2, w0
   12090:	add	x1, x1, #0x84b
   12094:	add	x3, x3, #0x859
   12098:	add	x4, x4, #0x930
   1209c:	mov	x0, x22
   120a0:	bl	8280 <fprintf@plt>
   120a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   120a8:	add	x1, x1, #0x9fb
   120ac:	mov	x0, x21
   120b0:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   120b4:	ldr	x1, [x21, #144]
   120b8:	b	11f00 <scols_get_library_version@@SMARTCOLS_2.25+0x20a8>
   120bc:	ldrb	w8, [x23]
   120c0:	tbnz	w8, #3, 120c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2270>
   120c4:	bl	7b80 <abort@plt>
   120c8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   120cc:	ldr	x8, [x8, #4016]
   120d0:	ldr	x20, [x8]
   120d4:	bl	77c0 <getpid@plt>
   120d8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   120dc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   120e0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   120e4:	mov	w2, w0
   120e8:	add	x1, x1, #0x84b
   120ec:	add	x3, x3, #0x859
   120f0:	add	x4, x4, #0x8c0
   120f4:	mov	x0, x20
   120f8:	bl	8280 <fprintf@plt>
   120fc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12100:	add	x1, x1, #0x89b
   12104:	mov	x0, x19
   12108:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   1210c:	bl	7b80 <abort@plt>
   12110:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12114:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12118:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1211c:	add	x0, x0, #0x94c
   12120:	add	x1, x1, #0x957
   12124:	add	x3, x3, #0x973
   12128:	mov	w2, #0x9c                  	// #156
   1212c:	bl	8140 <__assert_fail@plt>
   12130:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12134:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12138:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1213c:	add	x0, x0, #0x99a
   12140:	add	x1, x1, #0x957
   12144:	add	x3, x3, #0x973
   12148:	mov	w2, #0x9d                  	// #157
   1214c:	bl	8140 <__assert_fail@plt>
   12150:	sub	sp, sp, #0x70
   12154:	stp	x29, x30, [sp, #32]
   12158:	stp	x26, x25, [sp, #48]
   1215c:	stp	x24, x23, [sp, #64]
   12160:	stp	x22, x21, [sp, #80]
   12164:	stp	x20, x19, [sp, #96]
   12168:	adrp	x25, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1216c:	ldr	x25, [x25, #4024]
   12170:	mov	x19, x0
   12174:	add	x29, sp, #0x20
   12178:	ldrb	w8, [x25]
   1217c:	tbnz	w8, #4, 12260 <scols_get_library_version@@SMARTCOLS_2.25+0x2408>
   12180:	add	x0, sp, #0x8
   12184:	mov	w1, wzr
   12188:	bl	7530 <scols_reset_iter@plt>
   1218c:	add	x1, sp, #0x8
   12190:	mov	x2, sp
   12194:	mov	x0, x19
   12198:	bl	a618 <scols_table_remove_columns@@SMARTCOLS_2.25+0x14c>
   1219c:	cbz	w0, 121e0 <scols_get_library_version@@SMARTCOLS_2.25+0x2388>
   121a0:	ldr	x0, [x19, #144]
   121a4:	cbz	x0, 121c0 <scols_get_library_version@@SMARTCOLS_2.25+0x2368>
   121a8:	ldrb	w8, [x25]
   121ac:	tbnz	w8, #4, 122a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2450>
   121b0:	ldr	x8, [x19, #152]
   121b4:	mov	w1, wzr
   121b8:	lsl	x2, x8, #3
   121bc:	bl	7960 <memset@plt>
   121c0:	str	xzr, [x19, #160]
   121c4:	ldp	x20, x19, [sp, #96]
   121c8:	ldp	x22, x21, [sp, #80]
   121cc:	ldp	x24, x23, [sp, #64]
   121d0:	ldp	x26, x25, [sp, #48]
   121d4:	ldp	x29, x30, [sp, #32]
   121d8:	add	sp, sp, #0x70
   121dc:	ret
   121e0:	adrp	x26, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   121e4:	ldr	x26, [x26, #4016]
   121e8:	adrp	x20, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   121ec:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   121f0:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   121f4:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   121f8:	add	x20, x20, #0x84b
   121fc:	add	x21, x21, #0x859
   12200:	add	x22, x22, #0x680
   12204:	add	x23, x23, #0x6f5
   12208:	ldrb	w8, [x25]
   1220c:	tbnz	w8, #7, 12230 <scols_get_library_version@@SMARTCOLS_2.25+0x23d8>
   12210:	ldr	x8, [sp]
   12214:	add	x1, sp, #0x8
   12218:	mov	x2, sp
   1221c:	mov	x0, x19
   12220:	str	wzr, [x8, #64]
   12224:	bl	a618 <scols_table_remove_columns@@SMARTCOLS_2.25+0x14c>
   12228:	cbz	w0, 12208 <scols_get_library_version@@SMARTCOLS_2.25+0x23b0>
   1222c:	b	121a0 <scols_get_library_version@@SMARTCOLS_2.25+0x2348>
   12230:	ldr	x24, [x26]
   12234:	bl	77c0 <getpid@plt>
   12238:	mov	w2, w0
   1223c:	mov	x0, x24
   12240:	mov	x1, x20
   12244:	mov	x3, x21
   12248:	mov	x4, x22
   1224c:	bl	8280 <fprintf@plt>
   12250:	ldr	x0, [sp]
   12254:	mov	x1, x23
   12258:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   1225c:	b	12210 <scols_get_library_version@@SMARTCOLS_2.25+0x23b8>
   12260:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12264:	ldr	x8, [x8, #4016]
   12268:	ldr	x20, [x8]
   1226c:	bl	77c0 <getpid@plt>
   12270:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12274:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12278:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1227c:	mov	w2, w0
   12280:	add	x1, x1, #0x84b
   12284:	add	x3, x3, #0x859
   12288:	add	x4, x4, #0x930
   1228c:	mov	x0, x20
   12290:	bl	8280 <fprintf@plt>
   12294:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12298:	add	x1, x1, #0x6e1
   1229c:	mov	x0, x19
   122a0:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   122a4:	b	12180 <scols_get_library_version@@SMARTCOLS_2.25+0x2328>
   122a8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   122ac:	ldr	x8, [x8, #4016]
   122b0:	ldr	x20, [x8]
   122b4:	bl	77c0 <getpid@plt>
   122b8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   122bc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   122c0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   122c4:	mov	w2, w0
   122c8:	add	x1, x1, #0x84b
   122cc:	add	x3, x3, #0x859
   122d0:	add	x4, x4, #0x930
   122d4:	mov	x0, x20
   122d8:	bl	8280 <fprintf@plt>
   122dc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   122e0:	add	x1, x1, #0x704
   122e4:	mov	x0, x19
   122e8:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   122ec:	ldr	x0, [x19, #144]
   122f0:	b	121b0 <scols_get_library_version@@SMARTCOLS_2.25+0x2358>
   122f4:	ldr	x8, [x0, #152]
   122f8:	cbz	x8, 12324 <scols_get_library_version@@SMARTCOLS_2.25+0x24cc>
   122fc:	ldr	x9, [x0, #144]
   12300:	sub	x9, x9, #0x8
   12304:	ldr	x0, [x9, x8, lsl #3]
   12308:	cbz	x0, 1231c <scols_get_library_version@@SMARTCOLS_2.25+0x24c4>
   1230c:	ldr	w10, [x0, #64]
   12310:	orr	w10, w10, #0x4
   12314:	cmp	w10, #0x7
   12318:	b.eq	12328 <scols_get_library_version@@SMARTCOLS_2.25+0x24d0>  // b.none
   1231c:	subs	x8, x8, #0x3
   12320:	b.ne	12304 <scols_get_library_version@@SMARTCOLS_2.25+0x24ac>  // b.any
   12324:	mov	x0, xzr
   12328:	ret

000000000001232c <scols_table_group_lines@@SMARTCOLS_2.34>:
   1232c:	stp	x29, x30, [sp, #-64]!
   12330:	str	x23, [sp, #16]
   12334:	stp	x22, x21, [sp, #32]
   12338:	stp	x20, x19, [sp, #48]
   1233c:	mov	x29, sp
   12340:	cbz	x0, 123c0 <scols_table_group_lines@@SMARTCOLS_2.34+0x94>
   12344:	mov	x20, x2
   12348:	cbz	x2, 123c0 <scols_table_group_lines@@SMARTCOLS_2.34+0x94>
   1234c:	mov	x19, x1
   12350:	mov	x21, x0
   12354:	cbz	x1, 123d8 <scols_table_group_lines@@SMARTCOLS_2.34+0xac>
   12358:	ldr	x8, [x19, #128]
   1235c:	cbz	x8, 123d8 <scols_table_group_lines@@SMARTCOLS_2.34+0xac>
   12360:	ldr	x9, [x20, #128]
   12364:	cbz	x9, 12484 <scols_table_group_lines@@SMARTCOLS_2.34+0x158>
   12368:	cmp	x8, x9
   1236c:	b.eq	123d8 <scols_table_group_lines@@SMARTCOLS_2.34+0xac>  // b.none
   12370:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12374:	ldr	x8, [x8, #4024]
   12378:	ldrb	w8, [x8]
   1237c:	tbz	w8, #7, 123d0 <scols_table_group_lines@@SMARTCOLS_2.34+0xa4>
   12380:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12384:	ldr	x8, [x8, #4016]
   12388:	ldr	x19, [x8]
   1238c:	bl	77c0 <getpid@plt>
   12390:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12394:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12398:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1239c:	mov	w2, w0
   123a0:	add	x1, x1, #0x84b
   123a4:	add	x3, x3, #0x859
   123a8:	add	x4, x4, #0x680
   123ac:	mov	x0, x19
   123b0:	bl	8280 <fprintf@plt>
   123b4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   123b8:	add	x1, x1, #0x773
   123bc:	b	12518 <scols_table_group_lines@@SMARTCOLS_2.34+0x1ec>
   123c0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   123c4:	ldr	x8, [x8, #4024]
   123c8:	ldrb	w8, [x8]
   123cc:	tbnz	w8, #7, 124dc <scols_table_group_lines@@SMARTCOLS_2.34+0x1b0>
   123d0:	mov	w0, #0xffffffea            	// #-22
   123d4:	b	12470 <scols_table_group_lines@@SMARTCOLS_2.34+0x144>
   123d8:	ldr	x22, [x20, #128]
   123dc:	cbz	x22, 123e8 <scols_table_group_lines@@SMARTCOLS_2.34+0xbc>
   123e0:	cbnz	x19, 12458 <scols_table_group_lines@@SMARTCOLS_2.34+0x12c>
   123e4:	b	1246c <scols_table_group_lines@@SMARTCOLS_2.34+0x140>
   123e8:	mov	w0, #0x1                   	// #1
   123ec:	mov	w1, #0x48                  	// #72
   123f0:	bl	79e0 <calloc@plt>
   123f4:	cbz	x0, 124d4 <scols_table_group_lines@@SMARTCOLS_2.34+0x1a8>
   123f8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   123fc:	ldr	x8, [x8, #4024]
   12400:	mov	x22, x0
   12404:	ldrb	w8, [x8]
   12408:	tbnz	w8, #7, 12524 <scols_table_group_lines@@SMARTCOLS_2.34+0x1f8>
   1240c:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12410:	ldr	q0, [x8, #1648]
   12414:	dup	v1.2d, x22
   12418:	mov	w8, #0x1                   	// #1
   1241c:	str	w8, [x22]
   12420:	add	v0.2d, v1.2d, v0.2d
   12424:	mov	v1.16b, v0.16b
   12428:	fmov	x8, d0
   1242c:	st2	{v0.2d, v1.2d}, [x8]
   12430:	ldr	x8, [x21, #136]
   12434:	add	x9, x22, #0x30
   12438:	add	x10, x21, #0x80
   1243c:	mov	x0, x22
   12440:	mov	x1, x20
   12444:	str	x9, [x21, #136]
   12448:	stp	x10, x8, [x22, #48]
   1244c:	str	x9, [x8]
   12450:	bl	1256c <scols_table_group_lines@@SMARTCOLS_2.34+0x240>
   12454:	cbz	x19, 1246c <scols_table_group_lines@@SMARTCOLS_2.34+0x140>
   12458:	ldr	x8, [x19, #128]
   1245c:	cbnz	x8, 1246c <scols_table_group_lines@@SMARTCOLS_2.34+0x140>
   12460:	mov	x0, x22
   12464:	mov	x1, x19
   12468:	bl	1256c <scols_table_group_lines@@SMARTCOLS_2.34+0x240>
   1246c:	mov	w0, wzr
   12470:	ldp	x20, x19, [sp, #48]
   12474:	ldp	x22, x21, [sp, #32]
   12478:	ldr	x23, [sp, #16]
   1247c:	ldp	x29, x30, [sp], #64
   12480:	ret
   12484:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12488:	ldr	x8, [x8, #4024]
   1248c:	ldrb	w8, [x8]
   12490:	tbz	w8, #7, 123d0 <scols_table_group_lines@@SMARTCOLS_2.34+0xa4>
   12494:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12498:	ldr	x8, [x8, #4016]
   1249c:	ldr	x19, [x8]
   124a0:	bl	77c0 <getpid@plt>
   124a4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   124a8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   124ac:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   124b0:	mov	w2, w0
   124b4:	add	x1, x1, #0x84b
   124b8:	add	x3, x3, #0x859
   124bc:	add	x4, x4, #0x680
   124c0:	mov	x0, x19
   124c4:	bl	8280 <fprintf@plt>
   124c8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   124cc:	add	x1, x1, #0x73c
   124d0:	b	12518 <scols_table_group_lines@@SMARTCOLS_2.34+0x1ec>
   124d4:	mov	w0, #0xfffffff4            	// #-12
   124d8:	b	12470 <scols_table_group_lines@@SMARTCOLS_2.34+0x144>
   124dc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   124e0:	ldr	x8, [x8, #4016]
   124e4:	ldr	x19, [x8]
   124e8:	bl	77c0 <getpid@plt>
   124ec:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   124f0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   124f4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   124f8:	mov	w2, w0
   124fc:	add	x1, x1, #0x84b
   12500:	add	x3, x3, #0x859
   12504:	add	x4, x4, #0x680
   12508:	mov	x0, x19
   1250c:	bl	8280 <fprintf@plt>
   12510:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12514:	add	x1, x1, #0x714
   12518:	mov	x0, xzr
   1251c:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   12520:	b	123d0 <scols_table_group_lines@@SMARTCOLS_2.34+0xa4>
   12524:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12528:	ldr	x8, [x8, #4016]
   1252c:	ldr	x23, [x8]
   12530:	bl	77c0 <getpid@plt>
   12534:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12538:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1253c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12540:	mov	w2, w0
   12544:	add	x1, x1, #0x84b
   12548:	add	x3, x3, #0x859
   1254c:	add	x4, x4, #0x680
   12550:	mov	x0, x23
   12554:	bl	8280 <fprintf@plt>
   12558:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1255c:	add	x1, x1, #0x87d
   12560:	mov	x0, x22
   12564:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   12568:	b	1240c <scols_table_group_lines@@SMARTCOLS_2.34+0xe0>
   1256c:	stp	x29, x30, [sp, #-48]!
   12570:	str	x21, [sp, #16]
   12574:	stp	x20, x19, [sp, #32]
   12578:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1257c:	ldr	x8, [x8, #4024]
   12580:	mov	x19, x1
   12584:	mov	x20, x0
   12588:	mov	x29, sp
   1258c:	ldrb	w8, [x8]
   12590:	tbnz	w8, #7, 125e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x2b8>
   12594:	str	x20, [x19, #128]
   12598:	ldr	x8, [x20, #8]
   1259c:	add	x8, x8, #0x1
   125a0:	str	x8, [x20, #8]
   125a4:	cbz	x20, 125b4 <scols_table_group_lines@@SMARTCOLS_2.34+0x288>
   125a8:	ldr	w8, [x20]
   125ac:	add	w8, w8, #0x1
   125b0:	str	w8, [x20]
   125b4:	add	x8, x19, #0x60
   125b8:	str	x8, [x19, #104]
   125bc:	ldr	x9, [x20, #24]
   125c0:	add	x10, x20, #0x10
   125c4:	str	x8, [x20, #24]
   125c8:	mov	x0, x19
   125cc:	stp	x10, x9, [x19, #96]
   125d0:	str	x8, [x9]
   125d4:	ldp	x20, x19, [sp, #32]
   125d8:	ldr	x21, [sp, #16]
   125dc:	ldp	x29, x30, [sp], #48
   125e0:	b	7d80 <scols_ref_line@plt>
   125e4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   125e8:	ldr	x8, [x8, #4016]
   125ec:	ldr	x21, [x8]
   125f0:	bl	77c0 <getpid@plt>
   125f4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   125f8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   125fc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12600:	mov	w2, w0
   12604:	add	x1, x1, #0x84b
   12608:	add	x3, x3, #0x859
   1260c:	add	x4, x4, #0x680
   12610:	mov	x0, x21
   12614:	bl	8280 <fprintf@plt>
   12618:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1261c:	add	x1, x1, #0xa30
   12620:	mov	x0, x20
   12624:	mov	x2, x19
   12628:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   1262c:	b	12594 <scols_table_group_lines@@SMARTCOLS_2.34+0x268>

0000000000012630 <scols_line_link_group@@SMARTCOLS_2.34>:
   12630:	stp	x29, x30, [sp, #-48]!
   12634:	stp	x20, x19, [sp, #32]
   12638:	mov	x19, x0
   1263c:	mov	w0, #0xffffffea            	// #-22
   12640:	stp	x22, x21, [sp, #16]
   12644:	mov	x29, sp
   12648:	cbz	x19, 12678 <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   1264c:	mov	x20, x1
   12650:	cbz	x1, 12678 <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   12654:	ldr	x8, [x20, #128]
   12658:	cbz	x8, 12674 <scols_line_link_group@@SMARTCOLS_2.34+0x44>
   1265c:	ldr	x9, [x19, #112]
   12660:	cbnz	x9, 12674 <scols_line_link_group@@SMARTCOLS_2.34+0x44>
   12664:	mov	x22, x19
   12668:	ldr	x9, [x22, #80]!
   1266c:	cmp	x9, x22
   12670:	b.eq	12688 <scols_line_link_group@@SMARTCOLS_2.34+0x58>  // b.none
   12674:	mov	w0, #0xffffffea            	// #-22
   12678:	ldp	x20, x19, [sp, #32]
   1267c:	ldp	x22, x21, [sp, #16]
   12680:	ldp	x29, x30, [sp], #48
   12684:	ret
   12688:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1268c:	ldr	x9, [x9, #4024]
   12690:	ldrb	w9, [x9]
   12694:	tbnz	w9, #7, 126d4 <scols_line_link_group@@SMARTCOLS_2.34+0xa4>
   12698:	ldr	x9, [x8, #40]
   1269c:	add	x10, x8, #0x20
   126a0:	mov	x0, x19
   126a4:	str	x22, [x8, #40]
   126a8:	stp	x10, x9, [x19, #80]
   126ac:	str	x22, [x9]
   126b0:	bl	7d80 <scols_ref_line@plt>
   126b4:	ldr	x8, [x20, #128]
   126b8:	mov	w0, wzr
   126bc:	str	x8, [x19, #120]
   126c0:	cbz	x8, 12678 <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   126c4:	ldr	w9, [x8]
   126c8:	add	w9, w9, #0x1
   126cc:	str	w9, [x8]
   126d0:	b	12678 <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   126d4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   126d8:	ldr	x8, [x8, #4016]
   126dc:	ldr	x21, [x8]
   126e0:	bl	77c0 <getpid@plt>
   126e4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   126e8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   126ec:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   126f0:	mov	w2, w0
   126f4:	add	x1, x1, #0x84b
   126f8:	add	x3, x3, #0x859
   126fc:	add	x4, x4, #0x680
   12700:	mov	x0, x21
   12704:	bl	8280 <fprintf@plt>
   12708:	ldr	x0, [x20, #128]
   1270c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12710:	add	x1, x1, #0x90b
   12714:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1670>
   12718:	ldr	x8, [x20, #128]
   1271c:	b	12698 <scols_line_link_group@@SMARTCOLS_2.34+0x68>
   12720:	stp	x29, x30, [sp, #-32]!
   12724:	stp	x20, x19, [sp, #16]
   12728:	ldrb	w8, [x0, #249]
   1272c:	mov	x29, sp
   12730:	tbz	w8, #2, 1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>
   12734:	ldr	x8, [x0, #160]
   12738:	cbz	x8, 12750 <scols_line_link_group@@SMARTCOLS_2.34+0x120>
   1273c:	mov	w8, wzr
   12740:	ldp	x20, x19, [sp, #16]
   12744:	mov	w0, w8
   12748:	ldp	x29, x30, [sp], #32
   1274c:	ret
   12750:	mov	x19, x1
   12754:	cbz	x1, 127f4 <scols_line_link_group@@SMARTCOLS_2.34+0x1c4>
   12758:	mov	x8, x19
   1275c:	ldr	x9, [x8, #64]!
   12760:	cmp	x9, x8
   12764:	b.ne	1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12768:	ldr	x9, [x19, #112]
   1276c:	cbnz	x9, 12778 <scols_line_link_group@@SMARTCOLS_2.34+0x148>
   12770:	ldr	x8, [x19, #120]
   12774:	cbz	x8, 1280c <scols_line_link_group@@SMARTCOLS_2.34+0x1dc>
   12778:	ldr	x8, [x19, #128]
   1277c:	cbz	x8, 1279c <scols_line_link_group@@SMARTCOLS_2.34+0x16c>
   12780:	ldr	x10, [x8, #24]
   12784:	add	x11, x19, #0x60
   12788:	cmp	x10, x11
   1278c:	b.ne	1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12790:	ldr	x10, [x8, #32]!
   12794:	cmp	x10, x8
   12798:	b.ne	1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   1279c:	cbz	x9, 127dc <scols_line_link_group@@SMARTCOLS_2.34+0x1ac>
   127a0:	ldr	x8, [x9, #72]
   127a4:	add	x10, x19, #0x50
   127a8:	cmp	x8, x10
   127ac:	b.ne	1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   127b0:	b	127cc <scols_line_link_group@@SMARTCOLS_2.34+0x19c>
   127b4:	ldr	x11, [x10, #72]
   127b8:	add	x9, x9, #0x50
   127bc:	mov	w8, wzr
   127c0:	cmp	x11, x9
   127c4:	mov	x9, x10
   127c8:	b.ne	12740 <scols_line_link_group@@SMARTCOLS_2.34+0x110>  // b.any
   127cc:	ldr	x10, [x9, #112]
   127d0:	cbnz	x10, 127b4 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   127d4:	ldr	x8, [x9, #120]
   127d8:	cbz	x8, 12864 <scols_line_link_group@@SMARTCOLS_2.34+0x234>
   127dc:	ldr	x8, [x19, #120]
   127e0:	cbz	x8, 127f4 <scols_line_link_group@@SMARTCOLS_2.34+0x1c4>
   127e4:	ldr	x8, [x8, #40]
   127e8:	add	x9, x19, #0x50
   127ec:	cmp	x8, x9
   127f0:	b.ne	1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   127f4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   127f8:	ldr	x8, [x8, #4024]
   127fc:	ldrb	w8, [x8]
   12800:	tbnz	w8, #3, 1281c <scols_line_link_group@@SMARTCOLS_2.34+0x1ec>
   12804:	mov	w8, #0x1                   	// #1
   12808:	b	12740 <scols_line_link_group@@SMARTCOLS_2.34+0x110>
   1280c:	ldr	x8, [x0, #168]
   12810:	cmp	x8, x19
   12814:	b.ne	1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12818:	b	12778 <scols_line_link_group@@SMARTCOLS_2.34+0x148>
   1281c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12820:	ldr	x8, [x8, #4016]
   12824:	ldr	x20, [x8]
   12828:	bl	77c0 <getpid@plt>
   1282c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12830:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12834:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12838:	mov	w2, w0
   1283c:	add	x1, x1, #0x84b
   12840:	add	x3, x3, #0x859
   12844:	add	x4, x4, #0x8c0
   12848:	mov	x0, x20
   1284c:	bl	8280 <fprintf@plt>
   12850:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12854:	add	x1, x1, #0xa5c
   12858:	mov	x0, x19
   1285c:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12860:	b	12804 <scols_line_link_group@@SMARTCOLS_2.34+0x1d4>
   12864:	cbz	x0, 1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>
   12868:	ldr	x8, [x0, #168]
   1286c:	cmp	x8, x9
   12870:	b.ne	1273c <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12874:	b	127dc <scols_line_link_group@@SMARTCOLS_2.34+0x1ac>
   12878:	sub	sp, sp, #0x120
   1287c:	stp	x29, x30, [sp, #240]
   12880:	add	x29, sp, #0xf0
   12884:	str	x28, [sp, #256]
   12888:	stp	x20, x19, [sp, #272]
   1288c:	stp	x2, x3, [x29, #-112]
   12890:	stp	x4, x5, [x29, #-96]
   12894:	stp	x6, x7, [x29, #-80]
   12898:	stp	q1, q2, [sp, #16]
   1289c:	stp	q3, q4, [sp, #48]
   128a0:	str	q0, [sp]
   128a4:	stp	q5, q6, [sp, #80]
   128a8:	str	q7, [sp, #112]
   128ac:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   128b0:	ldr	x20, [x20, #4016]
   128b4:	mov	x19, x1
   128b8:	cbz	x0, 128e4 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>
   128bc:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   128c0:	ldr	x9, [x9, #4024]
   128c4:	ldrb	w9, [x9, #3]
   128c8:	tbnz	w9, #0, 128e4 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>
   128cc:	mov	x8, x0
   128d0:	ldr	x0, [x20]
   128d4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   128d8:	add	x1, x1, #0x870
   128dc:	mov	x2, x8
   128e0:	bl	8280 <fprintf@plt>
   128e4:	mov	x8, #0xffffffffffffffd0    	// #-48
   128e8:	mov	x10, sp
   128ec:	sub	x11, x29, #0x70
   128f0:	movk	x8, #0xff80, lsl #32
   128f4:	add	x9, x29, #0x30
   128f8:	add	x10, x10, #0x80
   128fc:	add	x11, x11, #0x30
   12900:	stp	x10, x8, [x29, #-16]
   12904:	stp	x9, x11, [x29, #-32]
   12908:	ldp	q0, q1, [x29, #-32]
   1290c:	ldr	x0, [x20]
   12910:	sub	x2, x29, #0x40
   12914:	mov	x1, x19
   12918:	stp	q0, q1, [x29, #-64]
   1291c:	bl	8120 <vfprintf@plt>
   12920:	ldr	x1, [x20]
   12924:	mov	w0, #0xa                   	// #10
   12928:	bl	7670 <fputc@plt>
   1292c:	ldp	x20, x19, [sp, #272]
   12930:	ldr	x28, [sp, #256]
   12934:	ldp	x29, x30, [sp, #240]
   12938:	add	sp, sp, #0x120
   1293c:	ret
   12940:	sub	sp, sp, #0x80
   12944:	stp	x29, x30, [sp, #32]
   12948:	stp	x28, x27, [sp, #48]
   1294c:	stp	x26, x25, [sp, #64]
   12950:	stp	x24, x23, [sp, #80]
   12954:	stp	x22, x21, [sp, #96]
   12958:	stp	x20, x19, [sp, #112]
   1295c:	add	x29, sp, #0x20
   12960:	cbz	x0, 12c70 <scols_line_link_group@@SMARTCOLS_2.34+0x640>
   12964:	adrp	x24, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12968:	ldr	x24, [x24, #4024]
   1296c:	mov	x20, x3
   12970:	mov	x21, x2
   12974:	mov	x22, x1
   12978:	ldrb	w8, [x24]
   1297c:	mov	x19, x0
   12980:	tbnz	w8, #4, 12bdc <scols_line_link_group@@SMARTCOLS_2.34+0x5ac>
   12984:	mov	x23, x19
   12988:	str	xzr, [x23, #160]!
   1298c:	ldrh	w8, [x23, #88]
   12990:	str	xzr, [x23, #8]
   12994:	and	w8, w8, #0xfffffbff
   12998:	strh	w8, [x23, #88]
   1299c:	mov	x8, x23
   129a0:	ldr	x9, [x8, #-32]!
   129a4:	cmp	x9, x8
   129a8:	b.eq	129b4 <scols_line_link_group@@SMARTCOLS_2.34+0x384>  // b.none
   129ac:	mov	x0, x19
   129b0:	bl	12150 <scols_get_library_version@@SMARTCOLS_2.25+0x22f8>
   129b4:	mov	x0, sp
   129b8:	mov	w1, wzr
   129bc:	bl	7530 <scols_reset_iter@plt>
   129c0:	mov	x1, sp
   129c4:	sub	x2, x29, #0x8
   129c8:	mov	x0, x19
   129cc:	bl	7e90 <scols_table_next_line@plt>
   129d0:	cbnz	w0, 12a0c <scols_line_link_group@@SMARTCOLS_2.34+0x3dc>
   129d4:	ldr	x8, [x19, #168]
   129d8:	cbz	x8, 129e8 <scols_line_link_group@@SMARTCOLS_2.34+0x3b8>
   129dc:	ldur	x8, [x29, #-8]
   129e0:	cbnz	x8, 129f4 <scols_line_link_group@@SMARTCOLS_2.34+0x3c4>
   129e4:	b	12a04 <scols_line_link_group@@SMARTCOLS_2.34+0x3d4>
   129e8:	ldur	x8, [x29, #-8]
   129ec:	str	x8, [x19, #168]
   129f0:	cbz	x8, 12a04 <scols_line_link_group@@SMARTCOLS_2.34+0x3d4>
   129f4:	ldr	x9, [x8, #112]
   129f8:	cbnz	x9, 129c0 <scols_line_link_group@@SMARTCOLS_2.34+0x390>
   129fc:	ldr	x9, [x8, #120]
   12a00:	cbnz	x9, 129c0 <scols_line_link_group@@SMARTCOLS_2.34+0x390>
   12a04:	str	x8, [x19, #168]
   12a08:	b	129c0 <scols_line_link_group@@SMARTCOLS_2.34+0x390>
   12a0c:	mov	x0, sp
   12a10:	mov	w1, wzr
   12a14:	bl	7530 <scols_reset_iter@plt>
   12a18:	mov	x1, sp
   12a1c:	sub	x2, x29, #0x8
   12a20:	mov	x0, x19
   12a24:	bl	7e90 <scols_table_next_line@plt>
   12a28:	mov	w28, wzr
   12a2c:	cbnz	w0, 12ba0 <scols_line_link_group@@SMARTCOLS_2.34+0x570>
   12a30:	adrp	x27, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12a34:	add	x27, x27, #0xb3b
   12a38:	ldur	x1, [x29, #-8]
   12a3c:	ldr	x8, [x1, #112]
   12a40:	cbnz	x8, 12a4c <scols_line_link_group@@SMARTCOLS_2.34+0x41c>
   12a44:	ldr	x8, [x1, #120]
   12a48:	cbz	x8, 12a64 <scols_line_link_group@@SMARTCOLS_2.34+0x434>
   12a4c:	mov	x1, sp
   12a50:	sub	x2, x29, #0x8
   12a54:	mov	x0, x19
   12a58:	bl	7e90 <scols_table_next_line@plt>
   12a5c:	cbz	w0, 12a38 <scols_line_link_group@@SMARTCOLS_2.34+0x408>
   12a60:	b	12b9c <scols_line_link_group@@SMARTCOLS_2.34+0x56c>
   12a64:	ldr	x8, [x19, #168]
   12a68:	cmp	x8, x1
   12a6c:	b.ne	12a7c <scols_line_link_group@@SMARTCOLS_2.34+0x44c>  // b.any
   12a70:	ldrh	w8, [x19, #248]
   12a74:	orr	w8, w8, #0x400
   12a78:	strh	w8, [x19, #248]
   12a7c:	mov	x0, x19
   12a80:	mov	x2, x22
   12a84:	mov	x3, x21
   12a88:	mov	x4, x20
   12a8c:	bl	12c90 <scols_line_link_group@@SMARTCOLS_2.34+0x660>
   12a90:	cbnz	w0, 12b94 <scols_line_link_group@@SMARTCOLS_2.34+0x564>
   12a94:	ldr	x8, [x23]
   12a98:	cbz	x8, 12a4c <scols_line_link_group@@SMARTCOLS_2.34+0x41c>
   12a9c:	mov	x0, x19
   12aa0:	bl	122f4 <scols_get_library_version@@SMARTCOLS_2.25+0x249c>
   12aa4:	ldrb	w8, [x24]
   12aa8:	mov	x28, x0
   12aac:	tbnz	w8, #3, 12af4 <scols_line_link_group@@SMARTCOLS_2.34+0x4c4>
   12ab0:	cbz	x28, 12b3c <scols_line_link_group@@SMARTCOLS_2.34+0x50c>
   12ab4:	ldr	x8, [x23]
   12ab8:	add	x25, x28, #0x20
   12abc:	mov	x26, x25
   12ac0:	sub	x8, x8, #0x1
   12ac4:	str	x8, [x23]
   12ac8:	ldr	x26, [x26]
   12acc:	cmp	x26, x25
   12ad0:	b.eq	12a94 <scols_line_link_group@@SMARTCOLS_2.34+0x464>  // b.none
   12ad4:	sub	x1, x26, #0x50
   12ad8:	mov	x0, x19
   12adc:	mov	x2, x22
   12ae0:	mov	x3, x21
   12ae4:	mov	x4, x20
   12ae8:	bl	12c90 <scols_line_link_group@@SMARTCOLS_2.34+0x660>
   12aec:	cbz	w0, 12ac8 <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   12af0:	b	12b94 <scols_line_link_group@@SMARTCOLS_2.34+0x564>
   12af4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12af8:	ldr	x8, [x8, #4016]
   12afc:	ldr	x26, [x8]
   12b00:	bl	77c0 <getpid@plt>
   12b04:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12b08:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12b0c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12b10:	mov	w2, w0
   12b14:	mov	x0, x26
   12b18:	add	x1, x1, #0x84b
   12b1c:	add	x3, x3, #0x859
   12b20:	add	x4, x4, #0x8c0
   12b24:	bl	8280 <fprintf@plt>
   12b28:	ldur	x0, [x29, #-8]
   12b2c:	ldr	x2, [x23]
   12b30:	mov	x1, x27
   12b34:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12b38:	cbnz	x28, 12ab4 <scols_line_link_group@@SMARTCOLS_2.34+0x484>
   12b3c:	ldrb	w8, [x24]
   12b40:	tbnz	w8, #3, 12b4c <scols_line_link_group@@SMARTCOLS_2.34+0x51c>
   12b44:	str	xzr, [x23]
   12b48:	b	12a4c <scols_line_link_group@@SMARTCOLS_2.34+0x41c>
   12b4c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12b50:	ldr	x8, [x8, #4016]
   12b54:	ldr	x26, [x8]
   12b58:	bl	77c0 <getpid@plt>
   12b5c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12b60:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12b64:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12b68:	mov	w2, w0
   12b6c:	mov	x0, x26
   12b70:	add	x1, x1, #0x84b
   12b74:	add	x3, x3, #0x859
   12b78:	add	x4, x4, #0x8c0
   12b7c:	bl	8280 <fprintf@plt>
   12b80:	ldur	x0, [x29, #-8]
   12b84:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12b88:	add	x1, x1, #0xb5e
   12b8c:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12b90:	b	12b44 <scols_line_link_group@@SMARTCOLS_2.34+0x514>
   12b94:	mov	w28, w0
   12b98:	b	12ba0 <scols_line_link_group@@SMARTCOLS_2.34+0x570>
   12b9c:	mov	w28, wzr
   12ba0:	ldrh	w8, [x19, #248]
   12ba4:	str	xzr, [x19, #160]
   12ba8:	and	w8, w8, #0xfffffbff
   12bac:	strh	w8, [x19, #248]
   12bb0:	ldrb	w8, [x24]
   12bb4:	tbnz	w8, #4, 12c24 <scols_line_link_group@@SMARTCOLS_2.34+0x5f4>
   12bb8:	mov	w0, w28
   12bbc:	ldp	x20, x19, [sp, #112]
   12bc0:	ldp	x22, x21, [sp, #96]
   12bc4:	ldp	x24, x23, [sp, #80]
   12bc8:	ldp	x26, x25, [sp, #64]
   12bcc:	ldp	x28, x27, [sp, #48]
   12bd0:	ldp	x29, x30, [sp, #32]
   12bd4:	add	sp, sp, #0x80
   12bd8:	ret
   12bdc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12be0:	ldr	x8, [x8, #4016]
   12be4:	ldr	x23, [x8]
   12be8:	bl	77c0 <getpid@plt>
   12bec:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12bf0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12bf4:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12bf8:	mov	w2, w0
   12bfc:	add	x1, x1, #0x84b
   12c00:	add	x3, x3, #0x859
   12c04:	add	x4, x4, #0x930
   12c08:	mov	x0, x23
   12c0c:	bl	8280 <fprintf@plt>
   12c10:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12c14:	add	x1, x1, #0xb2d
   12c18:	mov	x0, x19
   12c1c:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12c20:	b	12984 <scols_line_link_group@@SMARTCOLS_2.34+0x354>
   12c24:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12c28:	ldr	x8, [x8, #4016]
   12c2c:	ldr	x20, [x8]
   12c30:	bl	77c0 <getpid@plt>
   12c34:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12c38:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12c3c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12c40:	mov	w2, w0
   12c44:	add	x1, x1, #0x84b
   12c48:	add	x3, x3, #0x859
   12c4c:	add	x4, x4, #0x930
   12c50:	mov	x0, x20
   12c54:	bl	8280 <fprintf@plt>
   12c58:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12c5c:	add	x1, x1, #0xb85
   12c60:	mov	x0, x19
   12c64:	mov	w2, w28
   12c68:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12c6c:	b	12bb8 <scols_line_link_group@@SMARTCOLS_2.34+0x588>
   12c70:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12c74:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12c78:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12c7c:	add	x0, x0, #0x9b5
   12c80:	add	x1, x1, #0xa6a
   12c84:	add	x3, x3, #0xa82
   12c88:	mov	w2, #0x5c                  	// #92
   12c8c:	bl	8140 <__assert_fail@plt>
   12c90:	stp	x29, x30, [sp, #-96]!
   12c94:	str	x27, [sp, #16]
   12c98:	stp	x26, x25, [sp, #32]
   12c9c:	stp	x24, x23, [sp, #48]
   12ca0:	stp	x22, x21, [sp, #64]
   12ca4:	stp	x20, x19, [sp, #80]
   12ca8:	adrp	x25, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12cac:	ldr	x25, [x25, #4024]
   12cb0:	mov	x20, x4
   12cb4:	mov	x21, x3
   12cb8:	mov	x22, x2
   12cbc:	ldrb	w8, [x25]
   12cc0:	mov	x19, x1
   12cc4:	mov	x23, x0
   12cc8:	mov	x29, sp
   12ccc:	tbnz	w8, #3, 12dc8 <scols_line_link_group@@SMARTCOLS_2.34+0x798>
   12cd0:	cbz	x19, 12cec <scols_line_link_group@@SMARTCOLS_2.34+0x6bc>
   12cd4:	ldr	x8, [x19, #128]
   12cd8:	cbz	x8, 12cec <scols_line_link_group@@SMARTCOLS_2.34+0x6bc>
   12cdc:	ldr	x9, [x8, #24]
   12ce0:	add	x10, x19, #0x60
   12ce4:	cmp	x9, x10
   12ce8:	b.eq	12dac <scols_line_link_group@@SMARTCOLS_2.34+0x77c>  // b.none
   12cec:	cbz	x23, 12d14 <scols_line_link_group@@SMARTCOLS_2.34+0x6e4>
   12cf0:	mov	x8, x23
   12cf4:	ldr	x9, [x8, #128]!
   12cf8:	cmp	x9, x8
   12cfc:	b.eq	12d14 <scols_line_link_group@@SMARTCOLS_2.34+0x6e4>  // b.none
   12d00:	mov	x0, x23
   12d04:	mov	x1, x19
   12d08:	bl	1199c <scols_get_library_version@@SMARTCOLS_2.25+0x1b44>
   12d0c:	mov	w24, w0
   12d10:	cbnz	w0, 12d84 <scols_line_link_group@@SMARTCOLS_2.34+0x754>
   12d14:	mov	x0, x23
   12d18:	mov	x1, x19
   12d1c:	mov	x2, x22
   12d20:	mov	x3, x20
   12d24:	blr	x21
   12d28:	mov	w24, w0
   12d2c:	cbz	x19, 12d84 <scols_line_link_group@@SMARTCOLS_2.34+0x754>
   12d30:	cbnz	w24, 12d84 <scols_line_link_group@@SMARTCOLS_2.34+0x754>
   12d34:	mov	x26, x19
   12d38:	ldr	x8, [x26, #64]!
   12d3c:	cmp	x8, x26
   12d40:	b.eq	12d80 <scols_line_link_group@@SMARTCOLS_2.34+0x750>  // b.none
   12d44:	ldrb	w8, [x25]
   12d48:	tbnz	w8, #3, 12e60 <scols_line_link_group@@SMARTCOLS_2.34+0x830>
   12d4c:	mov	x27, x26
   12d50:	ldr	x27, [x27]
   12d54:	cmp	x27, x26
   12d58:	b.eq	12d80 <scols_line_link_group@@SMARTCOLS_2.34+0x750>  // b.none
   12d5c:	sub	x1, x27, #0x50
   12d60:	mov	x0, x23
   12d64:	mov	x2, x22
   12d68:	mov	x3, x21
   12d6c:	mov	x4, x20
   12d70:	bl	12c90 <scols_line_link_group@@SMARTCOLS_2.34+0x660>
   12d74:	cbz	w0, 12d50 <scols_line_link_group@@SMARTCOLS_2.34+0x720>
   12d78:	mov	w24, w0
   12d7c:	b	12d84 <scols_line_link_group@@SMARTCOLS_2.34+0x754>
   12d80:	mov	w24, wzr
   12d84:	ldrb	w8, [x25]
   12d88:	tbnz	w8, #3, 12e14 <scols_line_link_group@@SMARTCOLS_2.34+0x7e4>
   12d8c:	mov	w0, w24
   12d90:	ldp	x20, x19, [sp, #80]
   12d94:	ldp	x22, x21, [sp, #64]
   12d98:	ldp	x24, x23, [sp, #48]
   12d9c:	ldp	x26, x25, [sp, #32]
   12da0:	ldr	x27, [sp, #16]
   12da4:	ldp	x29, x30, [sp], #96
   12da8:	ret
   12dac:	ldr	x9, [x8, #32]!
   12db0:	cmp	x9, x8
   12db4:	b.eq	12cec <scols_line_link_group@@SMARTCOLS_2.34+0x6bc>  // b.none
   12db8:	ldr	x8, [x23, #160]
   12dbc:	add	x8, x8, #0x1
   12dc0:	str	x8, [x23, #160]
   12dc4:	b	12cf0 <scols_line_link_group@@SMARTCOLS_2.34+0x6c0>
   12dc8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12dcc:	ldr	x8, [x8, #4016]
   12dd0:	ldr	x24, [x8]
   12dd4:	bl	77c0 <getpid@plt>
   12dd8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12ddc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12de0:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12de4:	mov	w2, w0
   12de8:	add	x1, x1, #0x84b
   12dec:	add	x3, x3, #0x859
   12df0:	add	x4, x4, #0x8c0
   12df4:	mov	x0, x24
   12df8:	bl	8280 <fprintf@plt>
   12dfc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12e00:	add	x1, x1, #0xb99
   12e04:	mov	x0, x19
   12e08:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12e0c:	cbnz	x19, 12cd4 <scols_line_link_group@@SMARTCOLS_2.34+0x6a4>
   12e10:	b	12cec <scols_line_link_group@@SMARTCOLS_2.34+0x6bc>
   12e14:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12e18:	ldr	x8, [x8, #4016]
   12e1c:	ldr	x20, [x8]
   12e20:	bl	77c0 <getpid@plt>
   12e24:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12e28:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12e2c:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12e30:	mov	w2, w0
   12e34:	add	x1, x1, #0x84b
   12e38:	add	x3, x3, #0x859
   12e3c:	add	x4, x4, #0x8c0
   12e40:	mov	x0, x20
   12e44:	bl	8280 <fprintf@plt>
   12e48:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12e4c:	add	x1, x1, #0xbb3
   12e50:	mov	x0, x19
   12e54:	mov	w2, w24
   12e58:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12e5c:	b	12d8c <scols_line_link_group@@SMARTCOLS_2.34+0x75c>
   12e60:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12e64:	ldr	x8, [x8, #4016]
   12e68:	ldr	x24, [x8]
   12e6c:	bl	77c0 <getpid@plt>
   12e70:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12e74:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12e78:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12e7c:	mov	w2, w0
   12e80:	add	x1, x1, #0x84b
   12e84:	add	x3, x3, #0x859
   12e88:	add	x4, x4, #0x8c0
   12e8c:	mov	x0, x24
   12e90:	bl	8280 <fprintf@plt>
   12e94:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12e98:	add	x1, x1, #0xba4
   12e9c:	mov	x0, x19
   12ea0:	bl	12878 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12ea4:	b	12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x71c>

0000000000012ea8 <scols_init_debug@@SMARTCOLS_2.25>:
   12ea8:	stp	x29, x30, [sp, #-96]!
   12eac:	str	x27, [sp, #16]
   12eb0:	stp	x26, x25, [sp, #32]
   12eb4:	stp	x24, x23, [sp, #48]
   12eb8:	stp	x22, x21, [sp, #64]
   12ebc:	stp	x20, x19, [sp, #80]
   12ec0:	adrp	x24, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12ec4:	ldr	x24, [x24, #4024]
   12ec8:	mov	x29, sp
   12ecc:	ldr	w8, [x24]
   12ed0:	cbnz	w8, 130ec <scols_init_debug@@SMARTCOLS_2.25+0x244>
   12ed4:	cbz	w0, 12fbc <scols_init_debug@@SMARTCOLS_2.25+0x114>
   12ed8:	str	w0, [x24]
   12edc:	bl	7620 <getuid@plt>
   12ee0:	mov	w19, w0
   12ee4:	bl	7580 <geteuid@plt>
   12ee8:	cmp	w19, w0
   12eec:	b.ne	13088 <scols_init_debug@@SMARTCOLS_2.25+0x1e0>  // b.any
   12ef0:	bl	7cf0 <getgid@plt>
   12ef4:	mov	w19, w0
   12ef8:	bl	7540 <getegid@plt>
   12efc:	cmp	w19, w0
   12f00:	b.ne	13088 <scols_init_debug@@SMARTCOLS_2.25+0x1e0>  // b.any
   12f04:	ldr	w9, [x24]
   12f08:	orr	w8, w9, #0x2
   12f0c:	cmp	w9, #0x4
   12f10:	str	w8, [x24]
   12f14:	b.cc	130e8 <scols_init_debug@@SMARTCOLS_2.25+0x240>  // b.lo, b.ul, b.last
   12f18:	add	x0, x29, #0x18
   12f1c:	str	xzr, [x29, #24]
   12f20:	bl	7cd0 <scols_get_library_version@plt>
   12f24:	ldr	w8, [x24]
   12f28:	tbz	w8, #1, 130e8 <scols_init_debug@@SMARTCOLS_2.25+0x240>
   12f2c:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   12f30:	ldr	x20, [x20, #4016]
   12f34:	ldr	x19, [x20]
   12f38:	bl	77c0 <getpid@plt>
   12f3c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12f40:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12f44:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12f48:	mov	w2, w0
   12f4c:	add	x1, x1, #0x84b
   12f50:	add	x3, x3, #0x859
   12f54:	add	x4, x4, #0xc57
   12f58:	mov	x0, x19
   12f5c:	bl	8280 <fprintf@plt>
   12f60:	ldr	w1, [x24]
   12f64:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12f68:	add	x0, x0, #0xc19
   12f6c:	bl	13170 <scols_init_debug@@SMARTCOLS_2.25+0x2c8>
   12f70:	ldr	w8, [x24]
   12f74:	tbz	w8, #1, 130e8 <scols_init_debug@@SMARTCOLS_2.25+0x240>
   12f78:	ldr	x19, [x20]
   12f7c:	bl	77c0 <getpid@plt>
   12f80:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12f84:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12f88:	adrp	x4, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   12f8c:	mov	w2, w0
   12f90:	add	x1, x1, #0x84b
   12f94:	add	x3, x3, #0x859
   12f98:	add	x4, x4, #0xc57
   12f9c:	mov	x0, x19
   12fa0:	bl	8280 <fprintf@plt>
   12fa4:	ldr	x1, [x29, #24]
   12fa8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12fac:	add	x0, x0, #0xc34
   12fb0:	bl	13170 <scols_init_debug@@SMARTCOLS_2.25+0x2c8>
   12fb4:	ldr	w8, [x24]
   12fb8:	b	130e8 <scols_init_debug@@SMARTCOLS_2.25+0x240>
   12fbc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   12fc0:	add	x0, x0, #0xbcd
   12fc4:	bl	8180 <getenv@plt>
   12fc8:	cbz	x0, 13080 <scols_init_debug@@SMARTCOLS_2.25+0x1d8>
   12fcc:	add	x1, x29, #0x18
   12fd0:	mov	w2, wzr
   12fd4:	mov	x20, x0
   12fd8:	bl	7430 <strtoul@plt>
   12fdc:	ldr	x8, [x29, #24]
   12fe0:	mov	x19, x0
   12fe4:	cbz	x8, 130d8 <scols_init_debug@@SMARTCOLS_2.25+0x230>
   12fe8:	ldrb	w9, [x8]
   12fec:	cbz	w9, 130c4 <scols_init_debug@@SMARTCOLS_2.25+0x21c>
   12ff0:	mov	x0, x20
   12ff4:	bl	7aa0 <strdup@plt>
   12ff8:	cbz	x0, 13080 <scols_init_debug@@SMARTCOLS_2.25+0x1d8>
   12ffc:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   13000:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13004:	adrp	x26, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   13008:	mov	x20, x0
   1300c:	mov	w19, wzr
   13010:	add	x21, x21, #0x639
   13014:	add	x25, x25, #0xc48
   13018:	add	x26, x26, #0x5f8
   1301c:	mov	x22, x0
   13020:	add	x2, x29, #0x18
   13024:	mov	x0, x22
   13028:	mov	x1, x21
   1302c:	bl	77e0 <strtok_r@plt>
   13030:	cbz	x0, 13074 <scols_init_debug@@SMARTCOLS_2.25+0x1cc>
   13034:	ldr	x22, [x29, #24]
   13038:	mov	x23, x0
   1303c:	mov	x27, x26
   13040:	mov	x1, x25
   13044:	mov	x0, x23
   13048:	bl	7c30 <strcmp@plt>
   1304c:	cbz	w0, 1305c <scols_init_debug@@SMARTCOLS_2.25+0x1b4>
   13050:	ldr	x1, [x27], #24
   13054:	cbnz	x1, 13044 <scols_init_debug@@SMARTCOLS_2.25+0x19c>
   13058:	b	13064 <scols_init_debug@@SMARTCOLS_2.25+0x1bc>
   1305c:	ldur	w8, [x27, #-16]
   13060:	orr	w19, w8, w19
   13064:	mov	w8, #0xffff                	// #65535
   13068:	cmp	w19, w8
   1306c:	b.ne	13020 <scols_init_debug@@SMARTCOLS_2.25+0x178>  // b.any
   13070:	mov	w19, #0xffff                	// #65535
   13074:	mov	x0, x20
   13078:	bl	7cc0 <free@plt>
   1307c:	b	130d8 <scols_init_debug@@SMARTCOLS_2.25+0x230>
   13080:	str	wzr, [x24]
   13084:	b	130e0 <scols_init_debug@@SMARTCOLS_2.25+0x238>
   13088:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1308c:	ldr	w8, [x24]
   13090:	ldr	x9, [x9, #4016]
   13094:	orr	w8, w8, #0x1000000
   13098:	ldr	x19, [x9]
   1309c:	str	w8, [x24]
   130a0:	bl	77c0 <getpid@plt>
   130a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   130a8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   130ac:	mov	w2, w0
   130b0:	add	x1, x1, #0xbe0
   130b4:	add	x3, x3, #0x859
   130b8:	mov	x0, x19
   130bc:	bl	8280 <fprintf@plt>
   130c0:	b	12f04 <scols_init_debug@@SMARTCOLS_2.25+0x5c>
   130c4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   130c8:	add	x1, x1, #0xc48
   130cc:	mov	x0, x8
   130d0:	bl	7c30 <strcmp@plt>
   130d4:	cbz	w0, 13168 <scols_init_debug@@SMARTCOLS_2.25+0x2c0>
   130d8:	str	w19, [x24]
   130dc:	cbnz	w19, 12edc <scols_init_debug@@SMARTCOLS_2.25+0x34>
   130e0:	mov	w8, #0x2                   	// #2
   130e4:	str	w8, [x24]
   130e8:	tbnz	w8, #0, 13108 <scols_init_debug@@SMARTCOLS_2.25+0x260>
   130ec:	ldp	x20, x19, [sp, #80]
   130f0:	ldp	x22, x21, [sp, #64]
   130f4:	ldp	x24, x23, [sp, #48]
   130f8:	ldp	x26, x25, [sp, #32]
   130fc:	ldr	x27, [sp, #16]
   13100:	ldp	x29, x30, [sp], #96
   13104:	ret
   13108:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1310c:	ldr	x20, [x20, #4016]
   13110:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13114:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13118:	add	x1, x1, #0xcdb
   1311c:	ldr	x0, [x20]
   13120:	add	x2, x2, #0xbcd
   13124:	bl	8280 <fprintf@plt>
   13128:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1312c:	adrp	x21, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   13130:	adrp	x19, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13134:	add	x2, x2, #0xc48
   13138:	add	x21, x21, #0x5f8
   1313c:	add	x19, x19, #0xd0c
   13140:	ldur	x4, [x21, #-8]
   13144:	cbnz	x4, 13154 <scols_init_debug@@SMARTCOLS_2.25+0x2ac>
   13148:	ldr	x2, [x21], #24
   1314c:	cbnz	x2, 13140 <scols_init_debug@@SMARTCOLS_2.25+0x298>
   13150:	b	130ec <scols_init_debug@@SMARTCOLS_2.25+0x244>
   13154:	ldr	x0, [x20]
   13158:	ldur	w3, [x21, #-16]
   1315c:	mov	x1, x19
   13160:	bl	8280 <fprintf@plt>
   13164:	b	13148 <scols_init_debug@@SMARTCOLS_2.25+0x2a0>
   13168:	mov	w0, #0xffff                	// #65535
   1316c:	b	12ed8 <scols_init_debug@@SMARTCOLS_2.25+0x30>
   13170:	sub	sp, sp, #0x120
   13174:	stp	x29, x30, [sp, #256]
   13178:	add	x29, sp, #0x100
   1317c:	stp	x28, x19, [sp, #272]
   13180:	stp	x1, x2, [x29, #-120]
   13184:	stp	x3, x4, [x29, #-104]
   13188:	stp	x5, x6, [x29, #-88]
   1318c:	stur	x7, [x29, #-72]
   13190:	stp	q0, q1, [sp]
   13194:	stp	q2, q3, [sp, #32]
   13198:	stp	q4, q5, [sp, #64]
   1319c:	adrp	x19, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   131a0:	ldr	x19, [x19, #4016]
   131a4:	mov	x9, #0xffffffffffffffc8    	// #-56
   131a8:	mov	x10, sp
   131ac:	sub	x11, x29, #0x78
   131b0:	movk	x9, #0xff80, lsl #32
   131b4:	add	x12, x29, #0x20
   131b8:	add	x10, x10, #0x80
   131bc:	add	x11, x11, #0x38
   131c0:	stp	x10, x9, [x29, #-16]
   131c4:	stp	x12, x11, [x29, #-32]
   131c8:	mov	x8, x0
   131cc:	ldr	x0, [x19]
   131d0:	ldp	q0, q1, [x29, #-32]
   131d4:	sub	x2, x29, #0x40
   131d8:	mov	x1, x8
   131dc:	stp	q6, q7, [sp, #96]
   131e0:	stp	q0, q1, [x29, #-64]
   131e4:	bl	8120 <vfprintf@plt>
   131e8:	ldr	x1, [x19]
   131ec:	mov	w0, #0xa                   	// #10
   131f0:	bl	7670 <fputc@plt>
   131f4:	ldp	x28, x19, [sp, #272]
   131f8:	ldp	x29, x30, [sp, #256]
   131fc:	add	sp, sp, #0x120
   13200:	ret
   13204:	sub	sp, sp, #0x90
   13208:	mov	x1, sp
   1320c:	stp	x29, x30, [sp, #128]
   13210:	add	x29, sp, #0x80
   13214:	bl	25798 <scols_init_debug@@SMARTCOLS_2.25+0x128f0>
   13218:	ldr	w8, [sp, #16]
   1321c:	cmp	w0, #0x0
   13220:	ldp	x29, x30, [sp, #128]
   13224:	cset	w9, eq  // eq = none
   13228:	and	w8, w8, #0xf000
   1322c:	cmp	w8, #0x6, lsl #12
   13230:	cset	w8, eq  // eq = none
   13234:	and	w0, w9, w8
   13238:	add	sp, sp, #0x90
   1323c:	ret
   13240:	stp	x29, x30, [sp, #-64]!
   13244:	mov	w1, #0x400                 	// #1024
   13248:	str	x23, [sp, #16]
   1324c:	stp	x22, x21, [sp, #32]
   13250:	stp	x20, x19, [sp, #48]
   13254:	mov	x29, sp
   13258:	mov	w19, w0
   1325c:	mov	w20, #0x400                 	// #1024
   13260:	bl	13300 <scols_init_debug@@SMARTCOLS_2.25+0x458>
   13264:	cbz	x0, 132a0 <scols_init_debug@@SMARTCOLS_2.25+0x3f8>
   13268:	mov	w21, #0x400                 	// #1024
   1326c:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
   13270:	cmn	x21, #0x1
   13274:	b.eq	132e8 <scols_init_debug@@SMARTCOLS_2.25+0x440>  // b.none
   13278:	lsl	x8, x21, #1
   1327c:	cmp	x21, x23
   13280:	csinv	x20, x8, xzr, ls  // ls = plast
   13284:	mov	w0, w19
   13288:	mov	x1, x20
   1328c:	bl	13300 <scols_init_debug@@SMARTCOLS_2.25+0x458>
   13290:	mov	x22, x21
   13294:	mov	x21, x20
   13298:	cbnz	x0, 13270 <scols_init_debug@@SMARTCOLS_2.25+0x3c8>
   1329c:	b	132c8 <scols_init_debug@@SMARTCOLS_2.25+0x420>
   132a0:	mov	x22, xzr
   132a4:	b	132c8 <scols_init_debug@@SMARTCOLS_2.25+0x420>
   132a8:	add	x8, x22, x20
   132ac:	lsr	x21, x8, #1
   132b0:	mov	w0, w19
   132b4:	mov	x1, x21
   132b8:	bl	13300 <scols_init_debug@@SMARTCOLS_2.25+0x458>
   132bc:	cmp	x0, #0x0
   132c0:	csel	x20, x21, x20, eq  // eq = none
   132c4:	csel	x22, x22, x21, eq  // eq = none
   132c8:	sub	x8, x20, #0x1
   132cc:	cmp	x22, x8
   132d0:	b.cc	132a8 <scols_init_debug@@SMARTCOLS_2.25+0x400>  // b.lo, b.ul, b.last
   132d4:	mov	w0, w19
   132d8:	mov	x1, xzr
   132dc:	bl	13300 <scols_init_debug@@SMARTCOLS_2.25+0x458>
   132e0:	add	x0, x22, #0x1
   132e4:	b	132ec <scols_init_debug@@SMARTCOLS_2.25+0x444>
   132e8:	mov	x0, #0xffffffffffffffff    	// #-1
   132ec:	ldp	x20, x19, [sp, #48]
   132f0:	ldp	x22, x21, [sp, #32]
   132f4:	ldr	x23, [sp, #16]
   132f8:	ldp	x29, x30, [sp], #64
   132fc:	ret
   13300:	stp	x29, x30, [sp, #-32]!
   13304:	mov	w2, wzr
   13308:	str	x19, [sp, #16]
   1330c:	mov	x29, sp
   13310:	mov	w19, w0
   13314:	bl	76f0 <lseek@plt>
   13318:	tbnz	x0, #63, 13338 <scols_init_debug@@SMARTCOLS_2.25+0x490>
   1331c:	add	x1, x29, #0x1c
   13320:	mov	w2, #0x1                   	// #1
   13324:	mov	w0, w19
   13328:	bl	7ee0 <read@plt>
   1332c:	cmp	x0, #0x0
   13330:	cset	w0, gt
   13334:	b	1333c <scols_init_debug@@SMARTCOLS_2.25+0x494>
   13338:	mov	x0, xzr
   1333c:	ldr	x19, [sp, #16]
   13340:	ldp	x29, x30, [sp], #32
   13344:	ret
   13348:	sub	sp, sp, #0xa0
   1334c:	stp	x20, x19, [sp, #144]
   13350:	mov	x19, x1
   13354:	mov	w1, #0x1272                	// #4722
   13358:	movk	w1, #0x8008, lsl #16
   1335c:	mov	x2, x19
   13360:	stp	x29, x30, [sp, #128]
   13364:	add	x29, sp, #0x80
   13368:	mov	w20, w0
   1336c:	bl	82c0 <ioctl@plt>
   13370:	tbnz	w0, #31, 1337c <scols_init_debug@@SMARTCOLS_2.25+0x4d4>
   13374:	mov	w0, wzr
   13378:	b	133c0 <scols_init_debug@@SMARTCOLS_2.25+0x518>
   1337c:	mov	x2, sp
   13380:	mov	w1, #0x1260                	// #4704
   13384:	mov	w0, w20
   13388:	bl	82c0 <ioctl@plt>
   1338c:	tbnz	w0, #31, 13398 <scols_init_debug@@SMARTCOLS_2.25+0x4f0>
   13390:	ldr	x8, [sp]
   13394:	b	133b4 <scols_init_debug@@SMARTCOLS_2.25+0x50c>
   13398:	mov	w1, #0x204                 	// #516
   1339c:	mov	x2, sp
   133a0:	movk	w1, #0x8020, lsl #16
   133a4:	mov	w0, w20
   133a8:	bl	82c0 <ioctl@plt>
   133ac:	tbnz	w0, #31, 133d0 <scols_init_debug@@SMARTCOLS_2.25+0x528>
   133b0:	ldr	w8, [sp]
   133b4:	mov	w0, wzr
   133b8:	lsl	x8, x8, #9
   133bc:	str	x8, [x19]
   133c0:	ldp	x20, x19, [sp, #144]
   133c4:	ldp	x29, x30, [sp, #128]
   133c8:	add	sp, sp, #0xa0
   133cc:	ret
   133d0:	mov	x1, sp
   133d4:	mov	w0, w20
   133d8:	bl	25798 <scols_init_debug@@SMARTCOLS_2.25+0x128f0>
   133dc:	ldr	w8, [sp, #16]
   133e0:	and	w8, w8, #0xf000
   133e4:	cbnz	w0, 133f8 <scols_init_debug@@SMARTCOLS_2.25+0x550>
   133e8:	cmp	w8, #0x8, lsl #12
   133ec:	b.ne	133f8 <scols_init_debug@@SMARTCOLS_2.25+0x550>  // b.any
   133f0:	ldr	x8, [sp, #48]
   133f4:	b	1340c <scols_init_debug@@SMARTCOLS_2.25+0x564>
   133f8:	cmp	w8, #0x6, lsl #12
   133fc:	b.ne	13414 <scols_init_debug@@SMARTCOLS_2.25+0x56c>  // b.any
   13400:	mov	w0, w20
   13404:	bl	13240 <scols_init_debug@@SMARTCOLS_2.25+0x398>
   13408:	mov	x8, x0
   1340c:	mov	w0, wzr
   13410:	b	133bc <scols_init_debug@@SMARTCOLS_2.25+0x514>
   13414:	mov	w0, #0xffffffff            	// #-1
   13418:	b	133c0 <scols_init_debug@@SMARTCOLS_2.25+0x518>
   1341c:	stp	x29, x30, [sp, #-32]!
   13420:	mov	x29, sp
   13424:	str	x19, [sp, #16]
   13428:	mov	x19, x1
   1342c:	add	x1, x29, #0x18
   13430:	bl	13348 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   13434:	cbz	w0, 13440 <scols_init_debug@@SMARTCOLS_2.25+0x598>
   13438:	mov	w0, #0xffffffff            	// #-1
   1343c:	b	1344c <scols_init_debug@@SMARTCOLS_2.25+0x5a4>
   13440:	ldr	x8, [x29, #24]
   13444:	lsr	x8, x8, #9
   13448:	str	x8, [x19]
   1344c:	ldr	x19, [sp, #16]
   13450:	ldp	x29, x30, [sp], #32
   13454:	ret
   13458:	stp	x29, x30, [sp, #-16]!
   1345c:	mov	x2, x1
   13460:	mov	w1, #0x1268                	// #4712
   13464:	mov	x29, sp
   13468:	bl	82c0 <ioctl@plt>
   1346c:	asr	w0, w0, #31
   13470:	ldp	x29, x30, [sp], #16
   13474:	ret
   13478:	sub	sp, sp, #0x20
   1347c:	str	x1, [sp, #8]
   13480:	add	x2, sp, #0x8
   13484:	mov	w1, #0x127b                	// #4731
   13488:	stp	x29, x30, [sp, #16]
   1348c:	add	x29, sp, #0x10
   13490:	bl	82c0 <ioctl@plt>
   13494:	ldp	x29, x30, [sp, #16]
   13498:	asr	w0, w0, #31
   1349c:	add	sp, sp, #0x20
   134a0:	ret
   134a4:	sub	sp, sp, #0x20
   134a8:	stp	x29, x30, [sp, #16]
   134ac:	add	x29, sp, #0x10
   134b0:	sub	x2, x29, #0x4
   134b4:	mov	w1, #0x127a                	// #4730
   134b8:	bl	82c0 <ioctl@plt>
   134bc:	ldur	w8, [x29, #-4]
   134c0:	cmp	w0, #0x0
   134c4:	ldp	x29, x30, [sp, #16]
   134c8:	cset	w9, ge  // ge = tcont
   134cc:	cmp	w8, #0x0
   134d0:	cset	w8, ne  // ne = any
   134d4:	and	w0, w9, w8
   134d8:	add	sp, sp, #0x20
   134dc:	ret
   134e0:	sub	sp, sp, #0xb0
   134e4:	stp	x29, x30, [sp, #128]
   134e8:	stp	x20, x19, [sp, #160]
   134ec:	ldr	w8, [x0, #16]
   134f0:	mov	x20, x1
   134f4:	orr	w9, w2, #0x80
   134f8:	str	x21, [sp, #144]
   134fc:	and	w8, w8, #0xf000
   13500:	cmp	w8, #0x6, lsl #12
   13504:	mov	x21, x0
   13508:	csel	w1, w9, w2, eq  // eq = none
   1350c:	mov	x0, x20
   13510:	add	x29, sp, #0x80
   13514:	bl	7890 <open@plt>
   13518:	mov	w19, w0
   1351c:	tbnz	w0, #31, 135b4 <scols_init_debug@@SMARTCOLS_2.25+0x70c>
   13520:	mov	x1, sp
   13524:	mov	w0, w19
   13528:	bl	25798 <scols_init_debug@@SMARTCOLS_2.25+0x128f0>
   1352c:	tbnz	w0, #31, 1359c <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   13530:	ldr	x8, [sp]
   13534:	ldr	x9, [x21]
   13538:	cmp	x8, x9
   1353c:	b.ne	1359c <scols_init_debug@@SMARTCOLS_2.25+0x6f4>  // b.any
   13540:	ldr	x8, [sp, #8]
   13544:	ldr	x9, [x21, #8]
   13548:	cmp	x8, x9
   1354c:	b.ne	1359c <scols_init_debug@@SMARTCOLS_2.25+0x6f4>  // b.any
   13550:	ldr	w8, [x21, #16]
   13554:	and	w8, w8, #0xf000
   13558:	cmp	w8, #0x6, lsl #12
   1355c:	b.ne	135b4 <scols_init_debug@@SMARTCOLS_2.25+0x70c>  // b.any
   13560:	mov	x2, sp
   13564:	mov	w1, #0x127a                	// #4730
   13568:	mov	w0, w19
   1356c:	bl	82c0 <ioctl@plt>
   13570:	tbnz	w0, #31, 135b4 <scols_init_debug@@SMARTCOLS_2.25+0x70c>
   13574:	ldr	w8, [sp]
   13578:	cbz	w8, 135b4 <scols_init_debug@@SMARTCOLS_2.25+0x70c>
   1357c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13580:	add	x1, x1, #0xd35
   13584:	mov	w2, #0x5                   	// #5
   13588:	mov	x0, xzr
   1358c:	bl	7fc0 <dcgettext@plt>
   13590:	mov	x1, x20
   13594:	bl	7ed0 <warnx@plt>
   13598:	b	135b4 <scols_init_debug@@SMARTCOLS_2.25+0x70c>
   1359c:	mov	w0, w19
   135a0:	bl	7ae0 <close@plt>
   135a4:	bl	8150 <__errno_location@plt>
   135a8:	mov	w8, #0x4d                  	// #77
   135ac:	str	w8, [x0]
   135b0:	mov	w19, #0xffffffff            	// #-1
   135b4:	mov	w0, w19
   135b8:	ldp	x20, x19, [sp, #160]
   135bc:	ldr	x21, [sp, #144]
   135c0:	ldp	x29, x30, [sp, #128]
   135c4:	add	sp, sp, #0xb0
   135c8:	ret
   135cc:	stp	x29, x30, [sp, #-16]!
   135d0:	mov	w1, #0x5331                	// #21297
   135d4:	mov	x2, xzr
   135d8:	mov	x29, sp
   135dc:	bl	82c0 <ioctl@plt>
   135e0:	bic	w0, w0, w0, asr #31
   135e4:	ldp	x29, x30, [sp], #16
   135e8:	ret
   135ec:	sub	sp, sp, #0x30
   135f0:	stp	x20, x19, [sp, #32]
   135f4:	mov	x19, x2
   135f8:	mov	x20, x1
   135fc:	mov	x2, sp
   13600:	mov	w1, #0x301                 	// #769
   13604:	stp	x29, x30, [sp, #16]
   13608:	add	x29, sp, #0x10
   1360c:	bl	82c0 <ioctl@plt>
   13610:	cbz	w0, 1361c <scols_init_debug@@SMARTCOLS_2.25+0x774>
   13614:	mov	w0, #0xffffffff            	// #-1
   13618:	b	1362c <scols_init_debug@@SMARTCOLS_2.25+0x784>
   1361c:	ldrb	w8, [sp]
   13620:	str	w8, [x20]
   13624:	ldrb	w8, [sp, #1]
   13628:	str	w8, [x19]
   1362c:	ldp	x20, x19, [sp, #32]
   13630:	ldp	x29, x30, [sp, #16]
   13634:	add	sp, sp, #0x30
   13638:	ret
   1363c:	cmp	w0, #0x11
   13640:	b.hi	13674 <scols_init_debug@@SMARTCOLS_2.25+0x7cc>  // b.pmore
   13644:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13648:	mov	w8, w0
   1364c:	add	x9, x9, #0xd23
   13650:	adr	x10, 13668 <scols_init_debug@@SMARTCOLS_2.25+0x7c0>
   13654:	ldrb	w11, [x9, x8]
   13658:	add	x10, x10, x11, lsl #2
   1365c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13660:	add	x0, x0, #0xd7a
   13664:	br	x10
   13668:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1366c:	add	x0, x0, #0xd4f
   13670:	ret
   13674:	cmp	w0, #0x7f
   13678:	b.ne	13688 <scols_init_debug@@SMARTCOLS_2.25+0x7e0>  // b.any
   1367c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13680:	add	x0, x0, #0xda3
   13684:	ret
   13688:	mov	x0, xzr
   1368c:	ret
   13690:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13694:	add	x0, x0, #0xd54
   13698:	ret
   1369c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136a0:	add	x0, x0, #0xd5c
   136a4:	ret
   136a8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136ac:	add	x0, x0, #0xd66
   136b0:	ret
   136b4:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136b8:	add	x0, x0, #0xd6b
   136bc:	ret
   136c0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136c4:	add	x0, x0, #0xd6f
   136c8:	ret
   136cc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136d0:	add	x0, x0, #0xd77
   136d4:	ret
   136d8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136dc:	add	x0, x0, #0xd7f
   136e0:	ret
   136e4:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136e8:	add	x0, x0, #0xd87
   136ec:	ret
   136f0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   136f4:	add	x0, x0, #0xd8c
   136f8:	ret
   136fc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13700:	add	x0, x0, #0xd91
   13704:	ret
   13708:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1370c:	add	x0, x0, #0xd9b
   13710:	ret
   13714:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13718:	add	x0, x0, #0xd9f
   1371c:	ret
   13720:	stp	x29, x30, [sp, #-48]!
   13724:	stp	x28, x21, [sp, #16]
   13728:	stp	x20, x19, [sp, #32]
   1372c:	mov	x29, sp
   13730:	sub	sp, sp, #0x200
   13734:	cbz	x1, 137ec <scols_init_debug@@SMARTCOLS_2.25+0x944>
   13738:	ldrb	w8, [x1]
   1373c:	mov	x4, x1
   13740:	cbz	w8, 137ec <scols_init_debug@@SMARTCOLS_2.25+0x944>
   13744:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   13748:	add	x8, x8, #0x69d
   1374c:	cmp	x0, #0x0
   13750:	csel	x20, x8, x0, eq  // eq = none
   13754:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13758:	add	x2, x2, #0xdc0
   1375c:	add	x0, sp, #0x100
   13760:	mov	w1, #0x100                 	// #256
   13764:	mov	x3, x20
   13768:	bl	7720 <snprintf@plt>
   1376c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   13770:	add	x1, x1, #0xe2c
   13774:	add	x0, sp, #0x100
   13778:	bl	77f0 <fopen@plt>
   1377c:	cbz	x0, 137ec <scols_init_debug@@SMARTCOLS_2.25+0x944>
   13780:	mov	x19, x0
   13784:	add	x0, sp, #0xc
   13788:	mov	w1, #0xf4                  	// #244
   1378c:	mov	x2, x19
   13790:	bl	75f0 <fgets_unlocked@plt>
   13794:	cbz	x0, 137e4 <scols_init_debug@@SMARTCOLS_2.25+0x93c>
   13798:	add	x0, sp, #0xc
   1379c:	add	x21, sp, #0xc
   137a0:	bl	7440 <strlen@plt>
   137a4:	cmp	x0, #0x2
   137a8:	b.cc	137e4 <scols_init_debug@@SMARTCOLS_2.25+0x93c>  // b.lo, b.ul, b.last
   137ac:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   137b0:	add	x8, x0, x21
   137b4:	add	x2, x2, #0xdd8
   137b8:	add	x0, sp, #0x100
   137bc:	add	x3, sp, #0xc
   137c0:	mov	w1, #0x100                 	// #256
   137c4:	sturb	wzr, [x8, #-1]
   137c8:	bl	7720 <snprintf@plt>
   137cc:	ldrb	w8, [x20]
   137d0:	cbnz	w8, 137f4 <scols_init_debug@@SMARTCOLS_2.25+0x94c>
   137d4:	add	x0, sp, #0x100
   137d8:	mov	w1, wzr
   137dc:	bl	7bb0 <access@plt>
   137e0:	cbz	w0, 137f4 <scols_init_debug@@SMARTCOLS_2.25+0x94c>
   137e4:	mov	x20, xzr
   137e8:	b	13800 <scols_init_debug@@SMARTCOLS_2.25+0x958>
   137ec:	mov	x20, xzr
   137f0:	b	13808 <scols_init_debug@@SMARTCOLS_2.25+0x960>
   137f4:	add	x0, sp, #0x100
   137f8:	bl	7aa0 <strdup@plt>
   137fc:	mov	x20, x0
   13800:	mov	x0, x19
   13804:	bl	77a0 <fclose@plt>
   13808:	mov	x0, x20
   1380c:	add	sp, sp, #0x200
   13810:	ldp	x20, x19, [sp, #32]
   13814:	ldp	x28, x21, [sp, #16]
   13818:	ldp	x29, x30, [sp], #48
   1381c:	ret
   13820:	mov	x1, x0
   13824:	mov	x0, xzr
   13828:	b	13720 <scols_init_debug@@SMARTCOLS_2.25+0x878>
   1382c:	stp	x29, x30, [sp, #-64]!
   13830:	str	x28, [sp, #16]
   13834:	stp	x22, x21, [sp, #32]
   13838:	stp	x20, x19, [sp, #48]
   1383c:	mov	x29, sp
   13840:	sub	sp, sp, #0x1, lsl #12
   13844:	cbz	x0, 13858 <scols_init_debug@@SMARTCOLS_2.25+0x9b0>
   13848:	ldrb	w8, [x0]
   1384c:	mov	x19, x0
   13850:	cmp	w8, #0x2f
   13854:	b.ne	13884 <scols_init_debug@@SMARTCOLS_2.25+0x9dc>  // b.any
   13858:	bl	8150 <__errno_location@plt>
   1385c:	mov	w8, #0x16                  	// #22
   13860:	mov	x20, xzr
   13864:	str	w8, [x0]
   13868:	mov	x0, x20
   1386c:	add	sp, sp, #0x1, lsl #12
   13870:	ldp	x20, x19, [sp, #48]
   13874:	ldp	x22, x21, [sp, #32]
   13878:	ldr	x28, [sp, #16]
   1387c:	ldp	x29, x30, [sp], #64
   13880:	ret
   13884:	mov	x0, sp
   13888:	mov	w1, #0x1000                	// #4096
   1388c:	bl	73d0 <getcwd@plt>
   13890:	cbz	x0, 138c4 <scols_init_debug@@SMARTCOLS_2.25+0xa1c>
   13894:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13898:	add	x1, x1, #0xde7
   1389c:	mov	w2, #0x2                   	// #2
   138a0:	mov	x0, x19
   138a4:	bl	7900 <strncmp@plt>
   138a8:	cbz	w0, 138cc <scols_init_debug@@SMARTCOLS_2.25+0xa24>
   138ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   138b0:	add	x1, x1, #0x67f
   138b4:	mov	x0, x19
   138b8:	bl	7c30 <strcmp@plt>
   138bc:	cbnz	w0, 138d0 <scols_init_debug@@SMARTCOLS_2.25+0xa28>
   138c0:	b	13930 <scols_init_debug@@SMARTCOLS_2.25+0xa88>
   138c4:	mov	x20, xzr
   138c8:	b	13868 <scols_init_debug@@SMARTCOLS_2.25+0x9c0>
   138cc:	add	x19, x19, #0x2
   138d0:	ldrb	w8, [x19]
   138d4:	cbz	w8, 13930 <scols_init_debug@@SMARTCOLS_2.25+0xa88>
   138d8:	mov	x0, sp
   138dc:	bl	7440 <strlen@plt>
   138e0:	mov	x21, x0
   138e4:	mov	x0, x19
   138e8:	bl	7440 <strlen@plt>
   138ec:	add	x8, x21, x0
   138f0:	mov	x22, x0
   138f4:	add	x0, x8, #0x2
   138f8:	bl	7830 <malloc@plt>
   138fc:	mov	x20, x0
   13900:	cbz	x0, 13868 <scols_init_debug@@SMARTCOLS_2.25+0x9c0>
   13904:	mov	x1, sp
   13908:	mov	x0, x20
   1390c:	mov	x2, x21
   13910:	bl	7380 <memcpy@plt>
   13914:	add	x0, x20, x21
   13918:	mov	w8, #0x2f                  	// #47
   1391c:	strb	w8, [x0], #1
   13920:	add	x2, x22, #0x1
   13924:	mov	x1, x19
   13928:	bl	7380 <memcpy@plt>
   1392c:	b	13868 <scols_init_debug@@SMARTCOLS_2.25+0x9c0>
   13930:	mov	x0, sp
   13934:	bl	7aa0 <strdup@plt>
   13938:	mov	x20, x0
   1393c:	b	13868 <scols_init_debug@@SMARTCOLS_2.25+0x9c0>
   13940:	sub	sp, sp, #0x30
   13944:	stp	x29, x30, [sp, #16]
   13948:	stp	x20, x19, [sp, #32]
   1394c:	add	x29, sp, #0x10
   13950:	cbz	x0, 139a4 <scols_init_debug@@SMARTCOLS_2.25+0xafc>
   13954:	ldrb	w8, [x0]
   13958:	mov	x20, x0
   1395c:	cbz	w8, 139a4 <scols_init_debug@@SMARTCOLS_2.25+0xafc>
   13960:	mov	x0, x20
   13964:	mov	x1, xzr
   13968:	bl	7fe0 <realpath@plt>
   1396c:	cbz	x0, 139bc <scols_init_debug@@SMARTCOLS_2.25+0xb14>
   13970:	add	x1, sp, #0x8
   13974:	mov	x19, x0
   13978:	bl	139cc <scols_init_debug@@SMARTCOLS_2.25+0xb24>
   1397c:	cbz	w0, 139a8 <scols_init_debug@@SMARTCOLS_2.25+0xb00>
   13980:	ldr	x1, [sp, #8]
   13984:	mov	x0, xzr
   13988:	bl	13720 <scols_init_debug@@SMARTCOLS_2.25+0x878>
   1398c:	cbz	x0, 139a8 <scols_init_debug@@SMARTCOLS_2.25+0xb00>
   13990:	mov	x20, x0
   13994:	mov	x0, x19
   13998:	bl	7cc0 <free@plt>
   1399c:	mov	x19, x20
   139a0:	b	139a8 <scols_init_debug@@SMARTCOLS_2.25+0xb00>
   139a4:	mov	x19, xzr
   139a8:	mov	x0, x19
   139ac:	ldp	x20, x19, [sp, #32]
   139b0:	ldp	x29, x30, [sp, #16]
   139b4:	add	sp, sp, #0x30
   139b8:	ret
   139bc:	mov	x0, x20
   139c0:	bl	7aa0 <strdup@plt>
   139c4:	mov	x19, x0
   139c8:	b	139a8 <scols_init_debug@@SMARTCOLS_2.25+0xb00>
   139cc:	sub	sp, sp, #0xb0
   139d0:	stp	x20, x19, [sp, #160]
   139d4:	mov	x19, x1
   139d8:	mov	w1, #0x2f                  	// #47
   139dc:	stp	x29, x30, [sp, #128]
   139e0:	str	x21, [sp, #144]
   139e4:	add	x29, sp, #0x80
   139e8:	mov	x21, x0
   139ec:	bl	7b10 <strrchr@plt>
   139f0:	str	xzr, [x19]
   139f4:	cbz	x0, 13a58 <scols_init_debug@@SMARTCOLS_2.25+0xbb0>
   139f8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   139fc:	add	x1, x1, #0xdea
   13a00:	mov	w2, #0x4                   	// #4
   13a04:	mov	x20, x0
   13a08:	bl	7900 <strncmp@plt>
   13a0c:	cbnz	w0, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0xbac>
   13a10:	bl	7c60 <__ctype_b_loc@plt>
   13a14:	ldr	x8, [x0]
   13a18:	ldrsb	x9, [x20, #4]
   13a1c:	ldrh	w8, [x8, x9, lsl #1]
   13a20:	tbz	w8, #11, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0xbac>
   13a24:	mov	x1, sp
   13a28:	mov	x0, x21
   13a2c:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   13a30:	cbnz	w0, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0xbac>
   13a34:	ldr	w8, [sp, #16]
   13a38:	and	w8, w8, #0xf000
   13a3c:	cmp	w8, #0x6, lsl #12
   13a40:	b.ne	13a54 <scols_init_debug@@SMARTCOLS_2.25+0xbac>  // b.any
   13a44:	add	x8, x20, #0x1
   13a48:	mov	w0, #0x1                   	// #1
   13a4c:	str	x8, [x19]
   13a50:	b	13a58 <scols_init_debug@@SMARTCOLS_2.25+0xbb0>
   13a54:	mov	w0, wzr
   13a58:	ldp	x20, x19, [sp, #160]
   13a5c:	ldr	x21, [sp, #144]
   13a60:	ldp	x29, x30, [sp, #128]
   13a64:	add	sp, sp, #0xb0
   13a68:	ret
   13a6c:	sub	sp, sp, #0x80
   13a70:	stp	x20, x19, [sp, #112]
   13a74:	mov	x20, x0
   13a78:	stp	x29, x30, [sp, #48]
   13a7c:	str	x25, [sp, #64]
   13a80:	stp	x24, x23, [sp, #80]
   13a84:	stp	x22, x21, [sp, #96]
   13a88:	add	x29, sp, #0x30
   13a8c:	cbz	x0, 13b80 <scols_init_debug@@SMARTCOLS_2.25+0xcd8>
   13a90:	ldrb	w8, [x20]
   13a94:	cbz	w8, 13b7c <scols_init_debug@@SMARTCOLS_2.25+0xcd4>
   13a98:	add	x0, x29, #0x18
   13a9c:	bl	7630 <pipe@plt>
   13aa0:	cbnz	w0, 13b7c <scols_init_debug@@SMARTCOLS_2.25+0xcd4>
   13aa4:	bl	76d0 <fork@plt>
   13aa8:	cmn	w0, #0x1
   13aac:	b.eq	13b6c <scols_init_debug@@SMARTCOLS_2.25+0xcc4>  // b.none
   13ab0:	mov	w19, w0
   13ab4:	cbz	w0, 13ce0 <scols_init_debug@@SMARTCOLS_2.25+0xe38>
   13ab8:	ldr	w0, [x29, #28]
   13abc:	add	x20, sp, #0x18
   13ac0:	bl	7ae0 <close@plt>
   13ac4:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13ac8:	ldr	w21, [x29, #24]
   13acc:	ldr	q0, [x9, #3504]
   13ad0:	mov	x23, xzr
   13ad4:	mov	w8, #0xffffffff            	// #-1
   13ad8:	mov	w22, #0x8                   	// #8
   13adc:	str	q0, [sp]
   13ae0:	str	w8, [x29, #28]
   13ae4:	str	xzr, [sp, #24]
   13ae8:	mov	w0, w21
   13aec:	mov	x1, x20
   13af0:	mov	x2, x22
   13af4:	bl	7ee0 <read@plt>
   13af8:	cmp	x0, #0x0
   13afc:	b.le	13b14 <scols_init_debug@@SMARTCOLS_2.25+0xc6c>
   13b00:	subs	x22, x22, x0
   13b04:	add	x20, x20, x0
   13b08:	add	x23, x0, x23
   13b0c:	b.ne	13ae8 <scols_init_debug@@SMARTCOLS_2.25+0xc40>  // b.any
   13b10:	b	13ba4 <scols_init_debug@@SMARTCOLS_2.25+0xcfc>
   13b14:	mov	w24, #0x6                   	// #6
   13b18:	tbz	x0, #63, 13ba0 <scols_init_debug@@SMARTCOLS_2.25+0xcf8>
   13b1c:	bl	8150 <__errno_location@plt>
   13b20:	ldr	w8, [x0]
   13b24:	cmp	w8, #0xb
   13b28:	b.eq	13b34 <scols_init_debug@@SMARTCOLS_2.25+0xc8c>  // b.none
   13b2c:	cmp	w8, #0x4
   13b30:	b.ne	13ba0 <scols_init_debug@@SMARTCOLS_2.25+0xcf8>  // b.any
   13b34:	subs	w24, w24, #0x1
   13b38:	b.eq	13ba0 <scols_init_debug@@SMARTCOLS_2.25+0xcf8>  // b.none
   13b3c:	ldr	q0, [sp]
   13b40:	sub	x0, x29, #0x10
   13b44:	mov	x1, xzr
   13b48:	stur	q0, [x29, #-16]
   13b4c:	bl	7d30 <nanosleep@plt>
   13b50:	mov	w0, w21
   13b54:	mov	x1, x20
   13b58:	mov	x2, x22
   13b5c:	bl	7ee0 <read@plt>
   13b60:	cmp	x0, #0x1
   13b64:	b.lt	13b18 <scols_init_debug@@SMARTCOLS_2.25+0xc70>  // b.tstop
   13b68:	b	13b00 <scols_init_debug@@SMARTCOLS_2.25+0xc58>
   13b6c:	ldr	w0, [x29, #24]
   13b70:	bl	7ae0 <close@plt>
   13b74:	ldr	w0, [x29, #28]
   13b78:	bl	7ae0 <close@plt>
   13b7c:	mov	x20, xzr
   13b80:	mov	x0, x20
   13b84:	ldp	x20, x19, [sp, #112]
   13b88:	ldp	x22, x21, [sp, #96]
   13b8c:	ldp	x24, x23, [sp, #80]
   13b90:	ldr	x25, [sp, #64]
   13b94:	ldp	x29, x30, [sp, #48]
   13b98:	add	sp, sp, #0x80
   13b9c:	ret
   13ba0:	cbz	x23, 13c68 <scols_init_debug@@SMARTCOLS_2.25+0xdc0>
   13ba4:	cmp	x23, #0x8
   13ba8:	b.ne	13c68 <scols_init_debug@@SMARTCOLS_2.25+0xdc0>  // b.any
   13bac:	ldr	x21, [sp, #24]
   13bb0:	tbnz	x21, #63, 13c70 <scols_init_debug@@SMARTCOLS_2.25+0xdc8>
   13bb4:	add	x0, x21, #0x1
   13bb8:	bl	7830 <malloc@plt>
   13bbc:	mov	x20, x0
   13bc0:	cbz	x0, 13c7c <scols_init_debug@@SMARTCOLS_2.25+0xdd4>
   13bc4:	ldr	w22, [x29, #24]
   13bc8:	mov	x0, x20
   13bcc:	mov	w1, wzr
   13bd0:	mov	x2, x21
   13bd4:	bl	7960 <memset@plt>
   13bd8:	mov	x24, xzr
   13bdc:	cbz	x21, 13c8c <scols_init_debug@@SMARTCOLS_2.25+0xde4>
   13be0:	mov	x23, x20
   13be4:	mov	w0, w22
   13be8:	mov	x1, x23
   13bec:	mov	x2, x21
   13bf0:	bl	7ee0 <read@plt>
   13bf4:	cmp	x0, #0x0
   13bf8:	b.le	13c10 <scols_init_debug@@SMARTCOLS_2.25+0xd68>
   13bfc:	subs	x21, x21, x0
   13c00:	add	x23, x23, x0
   13c04:	add	x24, x0, x24
   13c08:	b.ne	13be4 <scols_init_debug@@SMARTCOLS_2.25+0xd3c>  // b.any
   13c0c:	b	13c8c <scols_init_debug@@SMARTCOLS_2.25+0xde4>
   13c10:	mov	w25, #0x6                   	// #6
   13c14:	tbz	x0, #63, 13c84 <scols_init_debug@@SMARTCOLS_2.25+0xddc>
   13c18:	bl	8150 <__errno_location@plt>
   13c1c:	ldr	w8, [x0]
   13c20:	cmp	w8, #0xb
   13c24:	b.eq	13c30 <scols_init_debug@@SMARTCOLS_2.25+0xd88>  // b.none
   13c28:	cmp	w8, #0x4
   13c2c:	b.ne	13c84 <scols_init_debug@@SMARTCOLS_2.25+0xddc>  // b.any
   13c30:	subs	w25, w25, #0x1
   13c34:	b.eq	13c84 <scols_init_debug@@SMARTCOLS_2.25+0xddc>  // b.none
   13c38:	ldr	q0, [sp]
   13c3c:	sub	x0, x29, #0x10
   13c40:	mov	x1, xzr
   13c44:	stur	q0, [x29, #-16]
   13c48:	bl	7d30 <nanosleep@plt>
   13c4c:	mov	w0, w22
   13c50:	mov	x1, x23
   13c54:	mov	x2, x21
   13c58:	bl	7ee0 <read@plt>
   13c5c:	cmp	x0, #0x1
   13c60:	b.lt	13c14 <scols_init_debug@@SMARTCOLS_2.25+0xd6c>  // b.tstop
   13c64:	b	13bfc <scols_init_debug@@SMARTCOLS_2.25+0xd54>
   13c68:	mov	w21, wzr
   13c6c:	b	13cb8 <scols_init_debug@@SMARTCOLS_2.25+0xe10>
   13c70:	mov	x20, xzr
   13c74:	neg	w21, w21
   13c78:	b	13cac <scols_init_debug@@SMARTCOLS_2.25+0xe04>
   13c7c:	mov	w21, #0xc                   	// #12
   13c80:	b	13cb0 <scols_init_debug@@SMARTCOLS_2.25+0xe08>
   13c84:	cmp	x24, #0x0
   13c88:	csinv	x24, x24, xzr, ne  // ne = any
   13c8c:	ldr	x8, [sp, #24]
   13c90:	cmp	x24, x8
   13c94:	b.ne	13ca4 <scols_init_debug@@SMARTCOLS_2.25+0xdfc>  // b.any
   13c98:	mov	w21, wzr
   13c9c:	strb	wzr, [x20, x24]
   13ca0:	b	13cbc <scols_init_debug@@SMARTCOLS_2.25+0xe14>
   13ca4:	bl	8150 <__errno_location@plt>
   13ca8:	ldr	w21, [x0]
   13cac:	cbz	w21, 13cbc <scols_init_debug@@SMARTCOLS_2.25+0xe14>
   13cb0:	mov	x0, x20
   13cb4:	bl	7cc0 <free@plt>
   13cb8:	mov	x20, xzr
   13cbc:	ldr	w0, [x29, #24]
   13cc0:	bl	7ae0 <close@plt>
   13cc4:	mov	w0, w19
   13cc8:	mov	x1, xzr
   13ccc:	mov	w2, wzr
   13cd0:	bl	8220 <waitpid@plt>
   13cd4:	bl	8150 <__errno_location@plt>
   13cd8:	str	w21, [x0]
   13cdc:	b	13b80 <scols_init_debug@@SMARTCOLS_2.25+0xcd8>
   13ce0:	ldr	w0, [x29, #24]
   13ce4:	bl	7ae0 <close@plt>
   13ce8:	mov	w8, #0xffffffff            	// #-1
   13cec:	str	w8, [x29, #24]
   13cf0:	bl	8150 <__errno_location@plt>
   13cf4:	mov	x19, x0
   13cf8:	str	wzr, [x0]
   13cfc:	bl	7cf0 <getgid@plt>
   13d00:	bl	7ba0 <setgid@plt>
   13d04:	tbnz	w0, #31, 13d28 <scols_init_debug@@SMARTCOLS_2.25+0xe80>
   13d08:	bl	7620 <getuid@plt>
   13d0c:	bl	73f0 <setuid@plt>
   13d10:	tbnz	w0, #31, 13d28 <scols_init_debug@@SMARTCOLS_2.25+0xe80>
   13d14:	mov	x0, x20
   13d18:	mov	x1, xzr
   13d1c:	stur	xzr, [x29, #-16]
   13d20:	bl	7fe0 <realpath@plt>
   13d24:	cbnz	x0, 13e3c <scols_init_debug@@SMARTCOLS_2.25+0xf94>
   13d28:	ldr	w8, [x19]
   13d2c:	mov	w9, #0xffffffea            	// #-22
   13d30:	mov	w25, wzr
   13d34:	mov	x20, xzr
   13d38:	cmp	w8, #0x0
   13d3c:	csneg	w8, w9, w8, eq  // eq = none
   13d40:	sxtw	x21, w8
   13d44:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13d48:	ldr	w22, [x29, #28]
   13d4c:	ldr	q0, [x8, #3504]
   13d50:	add	x23, sp, #0x18
   13d54:	mov	w24, #0x8                   	// #8
   13d58:	str	x21, [sp, #24]
   13d5c:	str	q0, [sp]
   13d60:	mov	w0, w22
   13d64:	mov	x1, x23
   13d68:	mov	x2, x24
   13d6c:	str	wzr, [x19]
   13d70:	bl	7b50 <write@plt>
   13d74:	cmp	x0, #0x1
   13d78:	b.lt	13d90 <scols_init_debug@@SMARTCOLS_2.25+0xee8>  // b.tstop
   13d7c:	ldr	w8, [x19]
   13d80:	subs	x24, x24, x0
   13d84:	add	x9, x23, x0
   13d88:	csel	x23, x23, x9, eq  // eq = none
   13d8c:	b	13da4 <scols_init_debug@@SMARTCOLS_2.25+0xefc>
   13d90:	ldr	w8, [x19]
   13d94:	cmp	w8, #0xb
   13d98:	b.eq	13da4 <scols_init_debug@@SMARTCOLS_2.25+0xefc>  // b.none
   13d9c:	cmp	w8, #0x4
   13da0:	b.ne	13dc4 <scols_init_debug@@SMARTCOLS_2.25+0xf1c>  // b.any
   13da4:	cmp	w8, #0xb
   13da8:	b.ne	13dc0 <scols_init_debug@@SMARTCOLS_2.25+0xf18>  // b.any
   13dac:	ldr	q0, [sp]
   13db0:	sub	x0, x29, #0x10
   13db4:	mov	x1, xzr
   13db8:	stur	q0, [x29, #-16]
   13dbc:	bl	7d30 <nanosleep@plt>
   13dc0:	cbnz	x24, 13d60 <scols_init_debug@@SMARTCOLS_2.25+0xeb8>
   13dc4:	cbz	w25, 13e34 <scols_init_debug@@SMARTCOLS_2.25+0xf8c>
   13dc8:	cbz	x21, 13e34 <scols_init_debug@@SMARTCOLS_2.25+0xf8c>
   13dcc:	ldr	w22, [x29, #28]
   13dd0:	mov	w0, w22
   13dd4:	mov	x1, x20
   13dd8:	mov	x2, x21
   13ddc:	str	wzr, [x19]
   13de0:	bl	7b50 <write@plt>
   13de4:	cmp	x0, #0x1
   13de8:	b.lt	13e00 <scols_init_debug@@SMARTCOLS_2.25+0xf58>  // b.tstop
   13dec:	ldr	w8, [x19]
   13df0:	subs	x21, x21, x0
   13df4:	add	x9, x20, x0
   13df8:	csel	x20, x20, x9, eq  // eq = none
   13dfc:	b	13e14 <scols_init_debug@@SMARTCOLS_2.25+0xf6c>
   13e00:	ldr	w8, [x19]
   13e04:	cmp	w8, #0xb
   13e08:	b.eq	13e14 <scols_init_debug@@SMARTCOLS_2.25+0xf6c>  // b.none
   13e0c:	cmp	w8, #0x4
   13e10:	b.ne	13e34 <scols_init_debug@@SMARTCOLS_2.25+0xf8c>  // b.any
   13e14:	cmp	w8, #0xb
   13e18:	b.ne	13e30 <scols_init_debug@@SMARTCOLS_2.25+0xf88>  // b.any
   13e1c:	ldr	q0, [sp]
   13e20:	sub	x0, x29, #0x10
   13e24:	mov	x1, xzr
   13e28:	stur	q0, [x29, #-16]
   13e2c:	bl	7d30 <nanosleep@plt>
   13e30:	cbnz	x21, 13dd0 <scols_init_debug@@SMARTCOLS_2.25+0xf28>
   13e34:	mov	w0, wzr
   13e38:	bl	7490 <exit@plt>
   13e3c:	sub	x1, x29, #0x10
   13e40:	mov	x20, x0
   13e44:	bl	139cc <scols_init_debug@@SMARTCOLS_2.25+0xb24>
   13e48:	cbz	w0, 13e6c <scols_init_debug@@SMARTCOLS_2.25+0xfc4>
   13e4c:	ldur	x1, [x29, #-16]
   13e50:	mov	x0, xzr
   13e54:	bl	13720 <scols_init_debug@@SMARTCOLS_2.25+0x878>
   13e58:	cbz	x0, 13e6c <scols_init_debug@@SMARTCOLS_2.25+0xfc4>
   13e5c:	mov	x21, x0
   13e60:	mov	x0, x20
   13e64:	bl	7cc0 <free@plt>
   13e68:	mov	x20, x21
   13e6c:	mov	x0, x20
   13e70:	bl	7440 <strlen@plt>
   13e74:	mov	x21, x0
   13e78:	mov	w25, #0x1                   	// #1
   13e7c:	b	13d44 <scols_init_debug@@SMARTCOLS_2.25+0xe9c>
   13e80:	cbz	x2, 13ea8 <scols_init_debug@@SMARTCOLS_2.25+0x1000>
   13e84:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13e88:	add	x8, x8, #0xdf0
   13e8c:	ldrb	w9, [x1], #1
   13e90:	and	w10, w0, #0xff
   13e94:	subs	x2, x2, #0x1
   13e98:	eor	w9, w10, w9
   13e9c:	ldr	w9, [x8, w9, uxtw #2]
   13ea0:	eor	w0, w9, w0, lsr #8
   13ea4:	b.ne	13e8c <scols_init_debug@@SMARTCOLS_2.25+0xfe4>  // b.any
   13ea8:	ret
   13eac:	cbz	x2, 13eec <scols_init_debug@@SMARTCOLS_2.25+0x1044>
   13eb0:	adrp	x10, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   13eb4:	mov	x8, xzr
   13eb8:	add	x9, x4, x3
   13ebc:	add	x10, x10, #0xdf0
   13ec0:	ldrb	w11, [x1, x8]
   13ec4:	cmp	x8, x9
   13ec8:	ccmp	x8, x3, #0x0, cc  // cc = lo, ul, last
   13ecc:	and	w12, w0, #0xff
   13ed0:	csel	w11, wzr, w11, cs  // cs = hs, nlast
   13ed4:	eor	w11, w11, w12
   13ed8:	ldr	w11, [x10, w11, uxtw #2]
   13edc:	add	x8, x8, #0x1
   13ee0:	cmp	x2, x8
   13ee4:	eor	w0, w11, w0, lsr #8
   13ee8:	b.ne	13ec0 <scols_init_debug@@SMARTCOLS_2.25+0x1018>  // b.any
   13eec:	ret
   13ef0:	cbz	x2, 13f18 <scols_init_debug@@SMARTCOLS_2.25+0x1070>
   13ef4:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   13ef8:	add	x8, x8, #0x1f0
   13efc:	ldrb	w9, [x1], #1
   13f00:	and	w10, w0, #0xff
   13f04:	subs	x2, x2, #0x1
   13f08:	eor	w9, w10, w9
   13f0c:	ldr	w9, [x8, w9, uxtw #2]
   13f10:	eor	w0, w9, w0, lsr #8
   13f14:	b.ne	13efc <scols_init_debug@@SMARTCOLS_2.25+0x1054>  // b.any
   13f18:	ret
   13f1c:	stp	x29, x30, [sp, #-80]!
   13f20:	str	x25, [sp, #16]
   13f24:	stp	x24, x23, [sp, #32]
   13f28:	stp	x22, x21, [sp, #48]
   13f2c:	stp	x20, x19, [sp, #64]
   13f30:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   13f34:	ldr	x8, [x8, #4048]
   13f38:	mov	x29, sp
   13f3c:	ldr	x21, [x8]
   13f40:	ldr	x19, [x21]
   13f44:	cbz	x19, 1402c <scols_init_debug@@SMARTCOLS_2.25+0x1184>
   13f48:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   13f4c:	adrp	x23, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   13f50:	add	x22, x22, #0x5f0
   13f54:	add	x23, x23, #0x6c0
   13f58:	mov	x24, x21
   13f5c:	mov	x25, x23
   13f60:	mov	x20, x22
   13f64:	mov	x0, x20
   13f68:	bl	7440 <strlen@plt>
   13f6c:	mov	x2, x0
   13f70:	mov	x0, x19
   13f74:	mov	x1, x20
   13f78:	bl	7900 <strncmp@plt>
   13f7c:	cbz	w0, 13f8c <scols_init_debug@@SMARTCOLS_2.25+0x10e4>
   13f80:	ldr	x20, [x25], #8
   13f84:	cbnz	x20, 13f64 <scols_init_debug@@SMARTCOLS_2.25+0x10bc>
   13f88:	b	13fa8 <scols_init_debug@@SMARTCOLS_2.25+0x1100>
   13f8c:	cbz	x19, 13fa4 <scols_init_debug@@SMARTCOLS_2.25+0x10fc>
   13f90:	add	x8, x24, #0x8
   13f94:	ldr	x9, [x8]
   13f98:	stur	x9, [x8, #-8]
   13f9c:	add	x8, x8, #0x8
   13fa0:	cbnz	x9, 13f94 <scols_init_debug@@SMARTCOLS_2.25+0x10ec>
   13fa4:	sub	x24, x24, #0x8
   13fa8:	ldr	x19, [x24, #8]!
   13fac:	cbnz	x19, 13f5c <scols_init_debug@@SMARTCOLS_2.25+0x10b4>
   13fb0:	ldr	x19, [x21]
   13fb4:	cbz	x19, 1402c <scols_init_debug@@SMARTCOLS_2.25+0x1184>
   13fb8:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   13fbc:	adrp	x23, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   13fc0:	add	x22, x22, #0x63e
   13fc4:	add	x23, x23, #0x728
   13fc8:	mov	x24, x23
   13fcc:	mov	x20, x22
   13fd0:	mov	x0, x20
   13fd4:	bl	7440 <strlen@plt>
   13fd8:	mov	x2, x0
   13fdc:	mov	x0, x19
   13fe0:	mov	x1, x20
   13fe4:	bl	7900 <strncmp@plt>
   13fe8:	cbnz	w0, 13ffc <scols_init_debug@@SMARTCOLS_2.25+0x1154>
   13fec:	mov	w1, #0x2f                  	// #47
   13ff0:	mov	x0, x19
   13ff4:	bl	7dc0 <strchr@plt>
   13ff8:	cbnz	x0, 14008 <scols_init_debug@@SMARTCOLS_2.25+0x1160>
   13ffc:	ldr	x20, [x24], #8
   14000:	cbnz	x20, 13fd0 <scols_init_debug@@SMARTCOLS_2.25+0x1128>
   14004:	b	14024 <scols_init_debug@@SMARTCOLS_2.25+0x117c>
   14008:	cbz	x19, 14020 <scols_init_debug@@SMARTCOLS_2.25+0x1178>
   1400c:	add	x8, x21, #0x8
   14010:	ldr	x9, [x8]
   14014:	stur	x9, [x8, #-8]
   14018:	add	x8, x8, #0x8
   1401c:	cbnz	x9, 14010 <scols_init_debug@@SMARTCOLS_2.25+0x1168>
   14020:	sub	x21, x21, #0x8
   14024:	ldr	x19, [x21, #8]!
   14028:	cbnz	x19, 13fc8 <scols_init_debug@@SMARTCOLS_2.25+0x1120>
   1402c:	ldp	x20, x19, [sp, #64]
   14030:	ldp	x22, x21, [sp, #48]
   14034:	ldp	x24, x23, [sp, #32]
   14038:	ldr	x25, [sp, #16]
   1403c:	ldp	x29, x30, [sp], #80
   14040:	ret
   14044:	stp	x29, x30, [sp, #-32]!
   14048:	stp	x20, x19, [sp, #16]
   1404c:	mov	x29, sp
   14050:	mov	x19, x0
   14054:	bl	7620 <getuid@plt>
   14058:	cbnz	w0, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0x11fc>
   1405c:	bl	7580 <geteuid@plt>
   14060:	cbnz	w0, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0x11fc>
   14064:	bl	7cf0 <getgid@plt>
   14068:	mov	w20, w0
   1406c:	bl	7540 <getegid@plt>
   14070:	cmp	w20, w0
   14074:	b.ne	140a4 <scols_init_debug@@SMARTCOLS_2.25+0x11fc>  // b.any
   14078:	mov	w0, #0x3                   	// #3
   1407c:	mov	w1, wzr
   14080:	mov	w2, wzr
   14084:	mov	w3, wzr
   14088:	mov	w4, wzr
   1408c:	bl	81b0 <prctl@plt>
   14090:	cbz	w0, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0x11fc>
   14094:	mov	x0, x19
   14098:	ldp	x20, x19, [sp, #16]
   1409c:	ldp	x29, x30, [sp], #32
   140a0:	b	7590 <secure_getenv@plt>
   140a4:	ldp	x20, x19, [sp, #16]
   140a8:	mov	x0, xzr
   140ac:	ldp	x29, x30, [sp], #32
   140b0:	ret
   140b4:	cbz	x0, 140d4 <scols_init_debug@@SMARTCOLS_2.25+0x122c>
   140b8:	ldr	x0, [x0]
   140bc:	cbz	x0, 140d4 <scols_init_debug@@SMARTCOLS_2.25+0x122c>
   140c0:	ldr	x8, [x0]
   140c4:	cmp	x8, x1
   140c8:	b.eq	140d4 <scols_init_debug@@SMARTCOLS_2.25+0x122c>  // b.none
   140cc:	ldr	x0, [x0, #16]
   140d0:	cbnz	x0, 140c0 <scols_init_debug@@SMARTCOLS_2.25+0x1218>
   140d4:	ret
   140d8:	mov	w0, #0x1                   	// #1
   140dc:	mov	w1, #0x10                  	// #16
   140e0:	b	79e0 <calloc@plt>
   140e4:	stp	x29, x30, [sp, #-48]!
   140e8:	stp	x20, x19, [sp, #32]
   140ec:	ldr	x20, [x0]
   140f0:	mov	x19, x0
   140f4:	str	x21, [sp, #16]
   140f8:	mov	x29, sp
   140fc:	cbz	x20, 14118 <scols_init_debug@@SMARTCOLS_2.25+0x1270>
   14100:	ldp	x0, x21, [x20, #8]
   14104:	bl	7cc0 <free@plt>
   14108:	mov	x0, x20
   1410c:	bl	7cc0 <free@plt>
   14110:	mov	x20, x21
   14114:	cbnz	x21, 14100 <scols_init_debug@@SMARTCOLS_2.25+0x1258>
   14118:	mov	x0, x19
   1411c:	ldp	x20, x19, [sp, #32]
   14120:	ldr	x21, [sp, #16]
   14124:	ldp	x29, x30, [sp], #48
   14128:	b	7cc0 <free@plt>
   1412c:	stp	x29, x30, [sp, #-32]!
   14130:	stp	x20, x19, [sp, #16]
   14134:	mov	x19, x1
   14138:	mov	x20, x0
   1413c:	mov	x29, sp
   14140:	cbz	x0, 14160 <scols_init_debug@@SMARTCOLS_2.25+0x12b8>
   14144:	ldr	x8, [x20]
   14148:	cbz	x8, 14160 <scols_init_debug@@SMARTCOLS_2.25+0x12b8>
   1414c:	ldr	x9, [x8]
   14150:	cmp	x9, x19
   14154:	b.eq	1418c <scols_init_debug@@SMARTCOLS_2.25+0x12e4>  // b.none
   14158:	ldr	x8, [x8, #16]
   1415c:	cbnz	x8, 1414c <scols_init_debug@@SMARTCOLS_2.25+0x12a4>
   14160:	mov	w0, w19
   14164:	bl	7c40 <getpwuid@plt>
   14168:	cbz	x0, 14174 <scols_init_debug@@SMARTCOLS_2.25+0x12cc>
   1416c:	ldr	x1, [x0]
   14170:	b	14178 <scols_init_debug@@SMARTCOLS_2.25+0x12d0>
   14174:	mov	x1, xzr
   14178:	mov	x0, x20
   1417c:	mov	x2, x19
   14180:	ldp	x20, x19, [sp, #16]
   14184:	ldp	x29, x30, [sp], #32
   14188:	b	14198 <scols_init_debug@@SMARTCOLS_2.25+0x12f0>
   1418c:	ldp	x20, x19, [sp, #16]
   14190:	ldp	x29, x30, [sp], #32
   14194:	ret
   14198:	stp	x29, x30, [sp, #-64]!
   1419c:	stp	x28, x23, [sp, #16]
   141a0:	stp	x22, x21, [sp, #32]
   141a4:	stp	x20, x19, [sp, #48]
   141a8:	mov	x29, sp
   141ac:	sub	sp, sp, #0x410
   141b0:	mov	x23, x1
   141b4:	mov	x19, x0
   141b8:	mov	w0, #0x1                   	// #1
   141bc:	mov	w1, #0x18                  	// #24
   141c0:	mov	x22, x2
   141c4:	bl	79e0 <calloc@plt>
   141c8:	cbz	x0, 142a8 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   141cc:	mov	x20, x0
   141d0:	str	x22, [x0]
   141d4:	cbz	x23, 14204 <scols_init_debug@@SMARTCOLS_2.25+0x135c>
   141d8:	add	x0, sp, #0xc
   141dc:	mov	w2, #0x100                 	// #256
   141e0:	mov	x1, x23
   141e4:	bl	7480 <mbstowcs@plt>
   141e8:	cbz	x0, 1420c <scols_init_debug@@SMARTCOLS_2.25+0x1364>
   141ec:	add	x0, sp, #0xc
   141f0:	mov	w1, #0x100                 	// #256
   141f4:	str	wzr, [sp, #1036]
   141f8:	bl	78c0 <wcswidth@plt>
   141fc:	mov	w21, w0
   14200:	b	14218 <scols_init_debug@@SMARTCOLS_2.25+0x1370>
   14204:	mov	w21, wzr
   14208:	b	1423c <scols_init_debug@@SMARTCOLS_2.25+0x1394>
   1420c:	mov	x0, x23
   14210:	bl	7440 <strlen@plt>
   14214:	mov	x21, x0
   14218:	cmp	w21, #0x1
   1421c:	b.lt	1423c <scols_init_debug@@SMARTCOLS_2.25+0x1394>  // b.tstop
   14220:	mov	x0, x23
   14224:	bl	7aa0 <strdup@plt>
   14228:	str	x0, [x20, #8]
   1422c:	cbnz	x0, 14254 <scols_init_debug@@SMARTCOLS_2.25+0x13ac>
   14230:	mov	x0, x20
   14234:	bl	7cc0 <free@plt>
   14238:	b	142a8 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   1423c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14240:	add	x0, x20, #0x8
   14244:	add	x1, x1, #0x652
   14248:	mov	x2, x22
   1424c:	bl	76b0 <asprintf@plt>
   14250:	tbnz	w0, #31, 14230 <scols_init_debug@@SMARTCOLS_2.25+0x1388>
   14254:	ldr	x9, [x19]
   14258:	cbz	x9, 14270 <scols_init_debug@@SMARTCOLS_2.25+0x13c8>
   1425c:	mov	x8, x9
   14260:	ldr	x9, [x9, #16]
   14264:	cbnz	x9, 14258 <scols_init_debug@@SMARTCOLS_2.25+0x13b0>
   14268:	add	x8, x8, #0x10
   1426c:	b	14274 <scols_init_debug@@SMARTCOLS_2.25+0x13cc>
   14270:	mov	x8, x19
   14274:	cmp	w21, #0x0
   14278:	str	x20, [x8]
   1427c:	b.gt	14298 <scols_init_debug@@SMARTCOLS_2.25+0x13f0>
   14280:	ldr	x0, [x20, #8]
   14284:	cbz	x0, 14294 <scols_init_debug@@SMARTCOLS_2.25+0x13ec>
   14288:	bl	7440 <strlen@plt>
   1428c:	mov	x21, x0
   14290:	b	14298 <scols_init_debug@@SMARTCOLS_2.25+0x13f0>
   14294:	mov	w21, wzr
   14298:	ldr	w8, [x19, #8]
   1429c:	cmp	w8, w21
   142a0:	csel	w8, w21, w8, lt  // lt = tstop
   142a4:	str	w8, [x19, #8]
   142a8:	add	sp, sp, #0x410
   142ac:	ldp	x20, x19, [sp, #48]
   142b0:	ldp	x22, x21, [sp, #32]
   142b4:	ldp	x28, x23, [sp, #16]
   142b8:	ldp	x29, x30, [sp], #64
   142bc:	ret
   142c0:	stp	x29, x30, [sp, #-32]!
   142c4:	stp	x20, x19, [sp, #16]
   142c8:	mov	x19, x1
   142cc:	mov	x20, x0
   142d0:	mov	x29, sp
   142d4:	cbz	x0, 142f4 <scols_init_debug@@SMARTCOLS_2.25+0x144c>
   142d8:	ldr	x8, [x20]
   142dc:	cbz	x8, 142f4 <scols_init_debug@@SMARTCOLS_2.25+0x144c>
   142e0:	ldr	x9, [x8]
   142e4:	cmp	x9, x19
   142e8:	b.eq	14320 <scols_init_debug@@SMARTCOLS_2.25+0x1478>  // b.none
   142ec:	ldr	x8, [x8, #16]
   142f0:	cbnz	x8, 142e0 <scols_init_debug@@SMARTCOLS_2.25+0x1438>
   142f4:	mov	w0, w19
   142f8:	bl	81d0 <getgrgid@plt>
   142fc:	cbz	x0, 14308 <scols_init_debug@@SMARTCOLS_2.25+0x1460>
   14300:	ldr	x1, [x0]
   14304:	b	1430c <scols_init_debug@@SMARTCOLS_2.25+0x1464>
   14308:	mov	x1, xzr
   1430c:	mov	x0, x20
   14310:	mov	x2, x19
   14314:	ldp	x20, x19, [sp, #16]
   14318:	ldp	x29, x30, [sp], #32
   1431c:	b	14198 <scols_init_debug@@SMARTCOLS_2.25+0x12f0>
   14320:	ldp	x20, x19, [sp, #16]
   14324:	ldp	x29, x30, [sp], #32
   14328:	ret
   1432c:	mov	w1, #0xc2                  	// #194
   14330:	movk	w1, #0x8, lsl #16
   14334:	b	7b90 <mkostemp@plt>
   14338:	stp	x29, x30, [sp, #-48]!
   1433c:	stp	x20, x19, [sp, #32]
   14340:	mov	x20, x2
   14344:	mov	x19, x0
   14348:	str	x21, [sp, #16]
   1434c:	mov	x29, sp
   14350:	cbnz	x1, 14364 <scols_init_debug@@SMARTCOLS_2.25+0x14bc>
   14354:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14358:	add	x0, x0, #0x656
   1435c:	bl	8180 <getenv@plt>
   14360:	mov	x1, x0
   14364:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14368:	add	x8, x8, #0x65d
   1436c:	cmp	x1, #0x0
   14370:	csel	x2, x8, x1, eq  // eq = none
   14374:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14378:	add	x1, x1, #0x663
   1437c:	add	x0, x29, #0x18
   14380:	mov	x3, x20
   14384:	bl	76b0 <asprintf@plt>
   14388:	tbnz	w0, #31, 143c8 <scols_init_debug@@SMARTCOLS_2.25+0x1520>
   1438c:	mov	w0, #0x3f                  	// #63
   14390:	bl	80f0 <umask@plt>
   14394:	ldr	x8, [x29, #24]
   14398:	mov	w1, #0xc2                  	// #194
   1439c:	mov	w21, w0
   143a0:	movk	w1, #0x8, lsl #16
   143a4:	mov	x0, x8
   143a8:	bl	7b90 <mkostemp@plt>
   143ac:	mov	w20, w0
   143b0:	mov	w0, w21
   143b4:	bl	80f0 <umask@plt>
   143b8:	cmn	w20, #0x1
   143bc:	b.eq	143d0 <scols_init_debug@@SMARTCOLS_2.25+0x1528>  // b.none
   143c0:	ldr	x8, [x29, #24]
   143c4:	b	143e0 <scols_init_debug@@SMARTCOLS_2.25+0x1538>
   143c8:	mov	w20, #0xffffffff            	// #-1
   143cc:	b	143e4 <scols_init_debug@@SMARTCOLS_2.25+0x153c>
   143d0:	ldr	x0, [x29, #24]
   143d4:	bl	7cc0 <free@plt>
   143d8:	mov	x8, xzr
   143dc:	str	xzr, [x29, #24]
   143e0:	str	x8, [x19]
   143e4:	mov	w0, w20
   143e8:	ldp	x20, x19, [sp, #32]
   143ec:	ldr	x21, [sp, #16]
   143f0:	ldp	x29, x30, [sp], #48
   143f4:	ret
   143f8:	stp	x29, x30, [sp, #-48]!
   143fc:	mov	w2, w1
   14400:	mov	w1, #0x406                 	// #1030
   14404:	str	x21, [sp, #16]
   14408:	stp	x20, x19, [sp, #32]
   1440c:	mov	x29, sp
   14410:	mov	w20, w0
   14414:	bl	7e20 <fcntl@plt>
   14418:	mov	w19, w0
   1441c:	tbnz	w0, #31, 14434 <scols_init_debug@@SMARTCOLS_2.25+0x158c>
   14420:	mov	w0, w19
   14424:	ldp	x20, x19, [sp, #32]
   14428:	ldr	x21, [sp, #16]
   1442c:	ldp	x29, x30, [sp], #48
   14430:	ret
   14434:	mov	w0, w20
   14438:	bl	74d0 <dup@plt>
   1443c:	mov	w19, w0
   14440:	tbnz	w0, #31, 14420 <scols_init_debug@@SMARTCOLS_2.25+0x1578>
   14444:	mov	w1, #0x1                   	// #1
   14448:	mov	w0, w19
   1444c:	bl	7e20 <fcntl@plt>
   14450:	tbnz	w0, #31, 14468 <scols_init_debug@@SMARTCOLS_2.25+0x15c0>
   14454:	orr	w2, w0, #0x1
   14458:	mov	w1, #0x2                   	// #2
   1445c:	mov	w0, w19
   14460:	bl	7e20 <fcntl@plt>
   14464:	tbz	w0, #31, 14420 <scols_init_debug@@SMARTCOLS_2.25+0x1578>
   14468:	bl	8150 <__errno_location@plt>
   1446c:	ldr	w21, [x0]
   14470:	mov	x20, x0
   14474:	mov	w0, w19
   14478:	bl	7ae0 <close@plt>
   1447c:	mov	w19, #0xffffffff            	// #-1
   14480:	str	w21, [x20]
   14484:	b	14420 <scols_init_debug@@SMARTCOLS_2.25+0x1578>
   14488:	b	8240 <getdtablesize@plt>
   1448c:	stp	x29, x30, [sp, #-80]!
   14490:	stp	x20, x19, [sp, #64]
   14494:	mov	x20, x0
   14498:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1449c:	add	x0, x0, #0x670
   144a0:	str	x25, [sp, #16]
   144a4:	stp	x24, x23, [sp, #32]
   144a8:	stp	x22, x21, [sp, #48]
   144ac:	mov	x29, sp
   144b0:	mov	x19, x1
   144b4:	bl	7640 <opendir@plt>
   144b8:	cbz	x0, 145a8 <scols_init_debug@@SMARTCOLS_2.25+0x1700>
   144bc:	mov	x21, x0
   144c0:	bl	7a60 <readdir@plt>
   144c4:	cbz	x0, 1458c <scols_init_debug@@SMARTCOLS_2.25+0x16e4>
   144c8:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   144cc:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   144d0:	add	x22, x22, #0x67f
   144d4:	add	x23, x23, #0x67e
   144d8:	add	x25, x0, #0x13
   144dc:	mov	x0, x25
   144e0:	mov	x1, x22
   144e4:	bl	7c30 <strcmp@plt>
   144e8:	cbz	w0, 14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>
   144ec:	mov	x0, x25
   144f0:	mov	x1, x23
   144f4:	bl	7c30 <strcmp@plt>
   144f8:	cbz	w0, 14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>
   144fc:	bl	8150 <__errno_location@plt>
   14500:	mov	x24, x0
   14504:	str	wzr, [x0]
   14508:	add	x1, x29, #0x18
   1450c:	mov	w2, #0xa                   	// #10
   14510:	mov	x0, x25
   14514:	bl	7c80 <strtol@plt>
   14518:	ldr	w8, [x24]
   1451c:	cbz	w8, 14530 <scols_init_debug@@SMARTCOLS_2.25+0x1688>
   14520:	mov	x0, x21
   14524:	bl	7a60 <readdir@plt>
   14528:	cbnz	x0, 144d8 <scols_init_debug@@SMARTCOLS_2.25+0x1630>
   1452c:	b	1458c <scols_init_debug@@SMARTCOLS_2.25+0x16e4>
   14530:	ldr	x8, [x29, #24]
   14534:	cmp	x8, x25
   14538:	b.eq	14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>  // b.none
   1453c:	cbz	x8, 14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>
   14540:	ldrb	w8, [x8]
   14544:	cbnz	w8, 14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>
   14548:	mov	x24, x0
   1454c:	mov	x0, x21
   14550:	bl	7e70 <dirfd@plt>
   14554:	cmp	w0, w24
   14558:	b.eq	14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>  // b.none
   1455c:	mov	x8, x20
   14560:	mov	x9, x19
   14564:	cbz	x19, 14580 <scols_init_debug@@SMARTCOLS_2.25+0x16d8>
   14568:	ldr	w10, [x8]
   1456c:	cmp	w10, w24
   14570:	b.eq	14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>  // b.none
   14574:	subs	x9, x9, #0x1
   14578:	add	x8, x8, #0x4
   1457c:	b.ne	14568 <scols_init_debug@@SMARTCOLS_2.25+0x16c0>  // b.any
   14580:	mov	w0, w24
   14584:	bl	7ae0 <close@plt>
   14588:	b	14520 <scols_init_debug@@SMARTCOLS_2.25+0x1678>
   1458c:	mov	x0, x21
   14590:	ldp	x20, x19, [sp, #64]
   14594:	ldp	x22, x21, [sp, #48]
   14598:	ldp	x24, x23, [sp, #32]
   1459c:	ldr	x25, [sp, #16]
   145a0:	ldp	x29, x30, [sp], #80
   145a4:	b	7ab0 <closedir@plt>
   145a8:	bl	8240 <getdtablesize@plt>
   145ac:	cmp	w0, #0x1
   145b0:	b.lt	145f4 <scols_init_debug@@SMARTCOLS_2.25+0x174c>  // b.tstop
   145b4:	mov	w21, w0
   145b8:	mov	w22, wzr
   145bc:	mov	x8, x20
   145c0:	mov	x9, x19
   145c4:	cbz	x19, 145e0 <scols_init_debug@@SMARTCOLS_2.25+0x1738>
   145c8:	ldr	w10, [x8]
   145cc:	cmp	w10, w22
   145d0:	b.eq	145e8 <scols_init_debug@@SMARTCOLS_2.25+0x1740>  // b.none
   145d4:	subs	x9, x9, #0x1
   145d8:	add	x8, x8, #0x4
   145dc:	b.ne	145c8 <scols_init_debug@@SMARTCOLS_2.25+0x1720>  // b.any
   145e0:	mov	w0, w22
   145e4:	bl	7ae0 <close@plt>
   145e8:	add	w22, w22, #0x1
   145ec:	cmp	w22, w21
   145f0:	b.ne	145bc <scols_init_debug@@SMARTCOLS_2.25+0x1714>  // b.any
   145f4:	ldp	x20, x19, [sp, #64]
   145f8:	ldp	x22, x21, [sp, #48]
   145fc:	ldp	x24, x23, [sp, #32]
   14600:	ldr	x25, [sp, #16]
   14604:	ldp	x29, x30, [sp], #80
   14608:	ret
   1460c:	stp	x29, x30, [sp, #-64]!
   14610:	str	x23, [sp, #16]
   14614:	stp	x22, x21, [sp, #32]
   14618:	stp	x20, x19, [sp, #48]
   1461c:	mov	x29, sp
   14620:	cbz	x0, 146cc <scols_init_debug@@SMARTCOLS_2.25+0x1824>
   14624:	ldrb	w8, [x0]
   14628:	cbz	w8, 146cc <scols_init_debug@@SMARTCOLS_2.25+0x1824>
   1462c:	mov	w20, w1
   14630:	bl	7aa0 <strdup@plt>
   14634:	cbz	x0, 146e8 <scols_init_debug@@SMARTCOLS_2.25+0x1840>
   14638:	mov	x8, x0
   1463c:	ldrb	w9, [x8], #1
   14640:	mov	x19, x0
   14644:	cmp	w9, #0x2f
   14648:	csel	x9, x0, x8, ne  // ne = any
   1464c:	ldrb	w9, [x9]
   14650:	csel	x22, x8, x0, eq  // eq = none
   14654:	cbz	w9, 146bc <scols_init_debug@@SMARTCOLS_2.25+0x1814>
   14658:	mov	w23, #0x2f                  	// #47
   1465c:	mov	w1, #0x2f                  	// #47
   14660:	mov	x0, x22
   14664:	bl	7dc0 <strchr@plt>
   14668:	mov	x21, x0
   1466c:	cbz	x0, 1467c <scols_init_debug@@SMARTCOLS_2.25+0x17d4>
   14670:	strb	wzr, [x21]
   14674:	ldrb	w8, [x22]
   14678:	cbz	w8, 146ac <scols_init_debug@@SMARTCOLS_2.25+0x1804>
   1467c:	mov	x0, x19
   14680:	mov	w1, w20
   14684:	bl	8260 <mkdir@plt>
   14688:	cbz	w0, 146a8 <scols_init_debug@@SMARTCOLS_2.25+0x1800>
   1468c:	mov	w22, w0
   14690:	bl	8150 <__errno_location@plt>
   14694:	ldr	w8, [x0]
   14698:	cmp	w8, #0x11
   1469c:	b.ne	146f0 <scols_init_debug@@SMARTCOLS_2.25+0x1848>  // b.any
   146a0:	cbnz	x21, 146ac <scols_init_debug@@SMARTCOLS_2.25+0x1804>
   146a4:	b	146f0 <scols_init_debug@@SMARTCOLS_2.25+0x1848>
   146a8:	cbz	x21, 146bc <scols_init_debug@@SMARTCOLS_2.25+0x1814>
   146ac:	strb	w23, [x21]
   146b0:	ldrb	w8, [x21, #1]!
   146b4:	mov	x22, x21
   146b8:	cbnz	w8, 1465c <scols_init_debug@@SMARTCOLS_2.25+0x17b4>
   146bc:	mov	w20, wzr
   146c0:	mov	x0, x19
   146c4:	bl	7cc0 <free@plt>
   146c8:	b	146d0 <scols_init_debug@@SMARTCOLS_2.25+0x1828>
   146cc:	mov	w20, #0xffffffea            	// #-22
   146d0:	mov	w0, w20
   146d4:	ldp	x20, x19, [sp, #48]
   146d8:	ldp	x22, x21, [sp, #32]
   146dc:	ldr	x23, [sp, #16]
   146e0:	ldp	x29, x30, [sp], #64
   146e4:	ret
   146e8:	mov	w20, #0xfffffff4            	// #-12
   146ec:	b	146d0 <scols_init_debug@@SMARTCOLS_2.25+0x1828>
   146f0:	cmp	w8, #0x11
   146f4:	csel	w20, w22, wzr, ne  // ne = any
   146f8:	b	146c0 <scols_init_debug@@SMARTCOLS_2.25+0x1818>
   146fc:	stp	x29, x30, [sp, #-16]!
   14700:	mov	x29, sp
   14704:	cbz	x0, 14718 <scols_init_debug@@SMARTCOLS_2.25+0x1870>
   14708:	mov	w1, #0x2f                  	// #47
   1470c:	bl	7b10 <strrchr@plt>
   14710:	cbz	x0, 14718 <scols_init_debug@@SMARTCOLS_2.25+0x1870>
   14714:	strb	wzr, [x0], #1
   14718:	ldp	x29, x30, [sp], #16
   1471c:	ret
   14720:	stp	x29, x30, [sp, #-80]!
   14724:	str	x28, [sp, #16]
   14728:	stp	x24, x23, [sp, #32]
   1472c:	stp	x22, x21, [sp, #48]
   14730:	stp	x20, x19, [sp, #64]
   14734:	mov	x29, sp
   14738:	sub	sp, sp, #0x480
   1473c:	mov	x19, x1
   14740:	mov	x1, sp
   14744:	mov	w22, w3
   14748:	mov	x21, x2
   1474c:	mov	x20, x0
   14750:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   14754:	cbnz	w0, 14770 <scols_init_debug@@SMARTCOLS_2.25+0x18c8>
   14758:	ldr	w8, [sp, #16]
   1475c:	and	w8, w8, #0xf000
   14760:	cmp	w8, #0x6, lsl #12
   14764:	b.ne	14770 <scols_init_debug@@SMARTCOLS_2.25+0x18c8>  // b.any
   14768:	ldr	x24, [sp, #32]
   1476c:	b	14774 <scols_init_debug@@SMARTCOLS_2.25+0x18cc>
   14770:	mov	x24, xzr
   14774:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14778:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1477c:	add	x0, x0, #0x688
   14780:	add	x1, x1, #0xe2c
   14784:	bl	77f0 <fopen@plt>
   14788:	cbz	x0, 14898 <scols_init_debug@@SMARTCOLS_2.25+0x19f0>
   1478c:	mov	x23, x0
   14790:	add	x0, sp, #0x80
   14794:	mov	w1, #0x400                 	// #1024
   14798:	mov	x2, x23
   1479c:	bl	75f0 <fgets_unlocked@plt>
   147a0:	cbz	x0, 14890 <scols_init_debug@@SMARTCOLS_2.25+0x19e8>
   147a4:	ldrb	w8, [sp, #128]
   147a8:	cbz	w8, 147d8 <scols_init_debug@@SMARTCOLS_2.25+0x1930>
   147ac:	ldr	x8, [sp, #128]
   147b0:	ldrb	w9, [sp, #136]
   147b4:	mov	x10, #0x6946                	// #26950
   147b8:	movk	x10, #0x656c, lsl #16
   147bc:	movk	x10, #0x616e, lsl #32
   147c0:	movk	x10, #0x656d, lsl #48
   147c4:	mov	w11, #0x9                   	// #9
   147c8:	eor	x8, x8, x10
   147cc:	eor	x9, x9, x11
   147d0:	orr	x8, x8, x9
   147d4:	cbnz	x8, 147ec <scols_init_debug@@SMARTCOLS_2.25+0x1944>
   147d8:	add	x0, sp, #0x80
   147dc:	mov	w1, #0x400                 	// #1024
   147e0:	mov	x2, x23
   147e4:	bl	75f0 <fgets_unlocked@plt>
   147e8:	cbz	x0, 14890 <scols_init_debug@@SMARTCOLS_2.25+0x19e8>
   147ec:	add	x0, sp, #0x80
   147f0:	mov	w1, #0x20                  	// #32
   147f4:	bl	7dc0 <strchr@plt>
   147f8:	cbz	x0, 14800 <scols_init_debug@@SMARTCOLS_2.25+0x1958>
   147fc:	strb	wzr, [x0]
   14800:	add	x0, sp, #0x80
   14804:	mov	w1, #0x9                   	// #9
   14808:	bl	7dc0 <strchr@plt>
   1480c:	cbz	x0, 14814 <scols_init_debug@@SMARTCOLS_2.25+0x196c>
   14810:	strb	wzr, [x0]
   14814:	add	x0, sp, #0x80
   14818:	mov	x1, x20
   1481c:	bl	7c30 <strcmp@plt>
   14820:	cbz	w0, 14854 <scols_init_debug@@SMARTCOLS_2.25+0x19ac>
   14824:	cbz	x24, 147d8 <scols_init_debug@@SMARTCOLS_2.25+0x1930>
   14828:	add	x0, sp, #0x80
   1482c:	mov	x1, sp
   14830:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   14834:	cbnz	w0, 147d8 <scols_init_debug@@SMARTCOLS_2.25+0x1930>
   14838:	ldr	w8, [sp, #16]
   1483c:	and	w8, w8, #0xf000
   14840:	cmp	w8, #0x6, lsl #12
   14844:	b.ne	147d8 <scols_init_debug@@SMARTCOLS_2.25+0x1930>  // b.any
   14848:	ldr	x8, [sp, #32]
   1484c:	cmp	x24, x8
   14850:	b.ne	147d8 <scols_init_debug@@SMARTCOLS_2.25+0x1930>  // b.any
   14854:	mov	x0, x23
   14858:	bl	77a0 <fclose@plt>
   1485c:	mov	w8, #0x9                   	// #9
   14860:	str	w8, [x19]
   14864:	cbz	x21, 1490c <scols_init_debug@@SMARTCOLS_2.25+0x1a64>
   14868:	cbz	w22, 1490c <scols_init_debug@@SMARTCOLS_2.25+0x1a64>
   1486c:	sxtw	x8, w22
   14870:	sub	x22, x8, #0x1
   14874:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14878:	add	x1, x1, #0x681
   1487c:	mov	x0, x21
   14880:	mov	x2, x22
   14884:	bl	8090 <strncpy@plt>
   14888:	strb	wzr, [x21, x22]
   1488c:	b	1490c <scols_init_debug@@SMARTCOLS_2.25+0x1a64>
   14890:	mov	x0, x23
   14894:	bl	77a0 <fclose@plt>
   14898:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1489c:	add	x0, x0, #0x69e
   148a0:	mov	x1, x20
   148a4:	mov	x2, x19
   148a8:	mov	x3, x21
   148ac:	mov	w4, w22
   148b0:	bl	149c4 <scols_init_debug@@SMARTCOLS_2.25+0x1b1c>
   148b4:	mov	w23, w0
   148b8:	cbz	w0, 148f8 <scols_init_debug@@SMARTCOLS_2.25+0x1a50>
   148bc:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   148c0:	add	x0, x0, #0x69e
   148c4:	mov	w1, #0x4                   	// #4
   148c8:	bl	7bb0 <access@plt>
   148cc:	cbz	w0, 14904 <scols_init_debug@@SMARTCOLS_2.25+0x1a5c>
   148d0:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   148d4:	add	x0, x0, #0x6ab
   148d8:	mov	x1, x20
   148dc:	mov	x2, x19
   148e0:	mov	x3, x21
   148e4:	mov	w4, w22
   148e8:	bl	149c4 <scols_init_debug@@SMARTCOLS_2.25+0x1b1c>
   148ec:	mov	w23, w0
   148f0:	cbnz	w23, 14968 <scols_init_debug@@SMARTCOLS_2.25+0x1ac0>
   148f4:	b	1490c <scols_init_debug@@SMARTCOLS_2.25+0x1a64>
   148f8:	ldr	w8, [x19]
   148fc:	cbnz	w8, 1490c <scols_init_debug@@SMARTCOLS_2.25+0x1a64>
   14900:	b	148bc <scols_init_debug@@SMARTCOLS_2.25+0x1a14>
   14904:	str	wzr, [x19]
   14908:	cbnz	w23, 14968 <scols_init_debug@@SMARTCOLS_2.25+0x1ac0>
   1490c:	add	x1, sp, #0x80
   14910:	mov	x0, x20
   14914:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   14918:	cbnz	w0, 14964 <scols_init_debug@@SMARTCOLS_2.25+0x1abc>
   1491c:	ldr	w8, [sp, #144]
   14920:	and	w8, w8, #0xf000
   14924:	cmp	w8, #0x6, lsl #12
   14928:	b.ne	14964 <scols_init_debug@@SMARTCOLS_2.25+0x1abc>  // b.any
   1492c:	mov	w1, #0x80                  	// #128
   14930:	movk	w1, #0x8, lsl #16
   14934:	mov	x0, x20
   14938:	bl	7890 <open@plt>
   1493c:	tbnz	w0, #31, 14948 <scols_init_debug@@SMARTCOLS_2.25+0x1aa0>
   14940:	bl	7ae0 <close@plt>
   14944:	b	14964 <scols_init_debug@@SMARTCOLS_2.25+0x1abc>
   14948:	bl	8150 <__errno_location@plt>
   1494c:	ldr	w8, [x0]
   14950:	cmp	w8, #0x10
   14954:	b.ne	14964 <scols_init_debug@@SMARTCOLS_2.25+0x1abc>  // b.any
   14958:	ldr	w8, [x19]
   1495c:	orr	w8, w8, #0x10
   14960:	str	w8, [x19]
   14964:	mov	w23, wzr
   14968:	mov	w0, w23
   1496c:	add	sp, sp, #0x480
   14970:	ldp	x20, x19, [sp, #64]
   14974:	ldp	x22, x21, [sp, #48]
   14978:	ldp	x24, x23, [sp, #32]
   1497c:	ldr	x28, [sp, #16]
   14980:	ldp	x29, x30, [sp], #80
   14984:	ret
   14988:	sub	sp, sp, #0x20
   1498c:	stp	x29, x30, [sp, #16]
   14990:	add	x29, sp, #0x10
   14994:	sub	x1, x29, #0x4
   14998:	mov	x2, xzr
   1499c:	mov	w3, wzr
   149a0:	stur	wzr, [x29, #-4]
   149a4:	bl	14720 <scols_init_debug@@SMARTCOLS_2.25+0x1878>
   149a8:	ldur	w8, [x29, #-4]
   149ac:	ldp	x29, x30, [sp, #16]
   149b0:	cmp	w0, #0x0
   149b4:	and	w8, w8, #0x1
   149b8:	csel	w0, w8, wzr, eq  // eq = none
   149bc:	add	sp, sp, #0x20
   149c0:	ret
   149c4:	sub	sp, sp, #0xe0
   149c8:	stp	x24, x23, [sp, #176]
   149cc:	mov	x23, x1
   149d0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   149d4:	add	x1, x1, #0x131
   149d8:	stp	x29, x30, [sp, #128]
   149dc:	stp	x28, x27, [sp, #144]
   149e0:	stp	x26, x25, [sp, #160]
   149e4:	stp	x22, x21, [sp, #192]
   149e8:	stp	x20, x19, [sp, #208]
   149ec:	add	x29, sp, #0x80
   149f0:	mov	w22, w4
   149f4:	mov	x21, x3
   149f8:	mov	x20, x2
   149fc:	str	wzr, [x2]
   14a00:	bl	7a00 <setmntent@plt>
   14a04:	cbz	x0, 14a28 <scols_init_debug@@SMARTCOLS_2.25+0x1b80>
   14a08:	mov	x19, x0
   14a0c:	mov	x1, sp
   14a10:	mov	x0, x23
   14a14:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   14a18:	cbz	w0, 14a34 <scols_init_debug@@SMARTCOLS_2.25+0x1b8c>
   14a1c:	mov	x27, xzr
   14a20:	mov	x26, xzr
   14a24:	b	14a4c <scols_init_debug@@SMARTCOLS_2.25+0x1ba4>
   14a28:	bl	8150 <__errno_location@plt>
   14a2c:	ldr	w20, [x0]
   14a30:	b	14c64 <scols_init_debug@@SMARTCOLS_2.25+0x1dbc>
   14a34:	ldr	w8, [sp, #16]
   14a38:	and	w8, w8, #0xf000
   14a3c:	cmp	w8, #0x6, lsl #12
   14a40:	b.ne	14c10 <scols_init_debug@@SMARTCOLS_2.25+0x1d68>  // b.any
   14a44:	ldr	x26, [sp, #32]
   14a48:	mov	x27, xzr
   14a4c:	mov	x28, xzr
   14a50:	mov	x0, x19
   14a54:	bl	8050 <getmntent@plt>
   14a58:	cbz	x0, 14b90 <scols_init_debug@@SMARTCOLS_2.25+0x1ce8>
   14a5c:	mov	x24, x0
   14a60:	ldr	x25, [x24]
   14a64:	ldrb	w8, [x25]
   14a68:	cmp	w8, #0x2f
   14a6c:	b.ne	14a90 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>  // b.any
   14a70:	mov	x0, x23
   14a74:	mov	x1, x25
   14a78:	bl	7c30 <strcmp@plt>
   14a7c:	cbz	w0, 14b10 <scols_init_debug@@SMARTCOLS_2.25+0x1c68>
   14a80:	mov	x1, sp
   14a84:	mov	x0, x25
   14a88:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   14a8c:	cbz	w0, 14aa4 <scols_init_debug@@SMARTCOLS_2.25+0x1bfc>
   14a90:	mov	x0, x19
   14a94:	bl	8050 <getmntent@plt>
   14a98:	mov	x24, x0
   14a9c:	cbnz	x0, 14a60 <scols_init_debug@@SMARTCOLS_2.25+0x1bb8>
   14aa0:	b	14b90 <scols_init_debug@@SMARTCOLS_2.25+0x1ce8>
   14aa4:	ldr	w8, [sp, #16]
   14aa8:	and	w8, w8, #0xf000
   14aac:	cmp	w8, #0x6, lsl #12
   14ab0:	b.ne	14af4 <scols_init_debug@@SMARTCOLS_2.25+0x1c4c>  // b.any
   14ab4:	ldr	x0, [sp, #32]
   14ab8:	cbz	x26, 14ac4 <scols_init_debug@@SMARTCOLS_2.25+0x1c1c>
   14abc:	cmp	x26, x0
   14ac0:	b.eq	14b10 <scols_init_debug@@SMARTCOLS_2.25+0x1c68>  // b.none
   14ac4:	cbz	x27, 14a90 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>
   14ac8:	bl	7be0 <gnu_dev_major@plt>
   14acc:	cmp	w0, #0x7
   14ad0:	b.ne	14a90 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>  // b.any
   14ad4:	ldr	x0, [x24]
   14ad8:	mov	x1, x23
   14adc:	mov	x2, xzr
   14ae0:	mov	x3, xzr
   14ae4:	mov	w4, wzr
   14ae8:	bl	1f864 <scols_init_debug@@SMARTCOLS_2.25+0xc9bc>
   14aec:	cbz	w0, 14a90 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>
   14af0:	b	14b10 <scols_init_debug@@SMARTCOLS_2.25+0x1c68>
   14af4:	cbz	x27, 14a90 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>
   14af8:	ldr	x8, [sp]
   14afc:	cmp	x27, x8
   14b00:	b.ne	14a90 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>  // b.any
   14b04:	ldr	x8, [sp, #8]
   14b08:	cmp	x28, x8
   14b0c:	b.ne	14a90 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>  // b.any
   14b10:	ldr	x0, [x24, #8]
   14b14:	mov	x1, sp
   14b18:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   14b1c:	tbnz	w0, #31, 14c1c <scols_init_debug@@SMARTCOLS_2.25+0x1d74>
   14b20:	cbz	x26, 14b30 <scols_init_debug@@SMARTCOLS_2.25+0x1c88>
   14b24:	ldr	x8, [sp]
   14b28:	cmp	x8, x26
   14b2c:	b.ne	14c58 <scols_init_debug@@SMARTCOLS_2.25+0x1db0>  // b.any
   14b30:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14b34:	mov	w8, #0x1                   	// #1
   14b38:	add	x1, x1, #0x6b5
   14b3c:	mov	x0, x24
   14b40:	str	w8, [x20]
   14b44:	bl	7d70 <hasmntopt@plt>
   14b48:	cbz	x0, 14b58 <scols_init_debug@@SMARTCOLS_2.25+0x1cb0>
   14b4c:	ldr	w8, [x20]
   14b50:	orr	w8, w8, #0x4
   14b54:	str	w8, [x20]
   14b58:	cbz	x21, 14b78 <scols_init_debug@@SMARTCOLS_2.25+0x1cd0>
   14b5c:	ldr	x1, [x24, #8]
   14b60:	sxtw	x8, w22
   14b64:	sub	x22, x8, #0x1
   14b68:	mov	x0, x21
   14b6c:	mov	x2, x22
   14b70:	bl	8090 <strncpy@plt>
   14b74:	strb	wzr, [x21, x22]
   14b78:	ldr	x0, [x24, #8]
   14b7c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   14b80:	add	x1, x1, #0xde8
   14b84:	bl	7c30 <strcmp@plt>
   14b88:	cbnz	w0, 14c58 <scols_init_debug@@SMARTCOLS_2.25+0x1db0>
   14b8c:	b	14be0 <scols_init_debug@@SMARTCOLS_2.25+0x1d38>
   14b90:	cbz	x26, 14c58 <scols_init_debug@@SMARTCOLS_2.25+0x1db0>
   14b94:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   14b98:	add	x0, x0, #0xde8
   14b9c:	mov	x1, sp
   14ba0:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   14ba4:	cbnz	w0, 14c58 <scols_init_debug@@SMARTCOLS_2.25+0x1db0>
   14ba8:	ldr	x8, [sp]
   14bac:	cmp	x8, x26
   14bb0:	b.ne	14c58 <scols_init_debug@@SMARTCOLS_2.25+0x1db0>  // b.any
   14bb4:	mov	w8, #0x1                   	// #1
   14bb8:	str	w8, [x20]
   14bbc:	cbz	x21, 14be0 <scols_init_debug@@SMARTCOLS_2.25+0x1d38>
   14bc0:	sxtw	x8, w22
   14bc4:	sub	x22, x8, #0x1
   14bc8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   14bcc:	add	x1, x1, #0xde8
   14bd0:	mov	x0, x21
   14bd4:	mov	x2, x22
   14bd8:	bl	8090 <strncpy@plt>
   14bdc:	strb	wzr, [x21, x22]
   14be0:	ldr	w8, [x20]
   14be4:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14be8:	mov	w1, #0x42                  	// #66
   14bec:	add	x0, x0, #0x6b8
   14bf0:	orr	w8, w8, #0x2
   14bf4:	movk	w1, #0x8, lsl #16
   14bf8:	mov	w2, #0x180                 	// #384
   14bfc:	str	w8, [x20]
   14c00:	bl	7890 <open@plt>
   14c04:	tbnz	w0, #31, 14c30 <scols_init_debug@@SMARTCOLS_2.25+0x1d88>
   14c08:	bl	7ae0 <close@plt>
   14c0c:	b	14c4c <scols_init_debug@@SMARTCOLS_2.25+0x1da4>
   14c10:	ldp	x27, x28, [sp]
   14c14:	mov	x26, xzr
   14c18:	b	14a50 <scols_init_debug@@SMARTCOLS_2.25+0x1ba8>
   14c1c:	bl	8150 <__errno_location@plt>
   14c20:	ldr	w8, [x0]
   14c24:	cmp	w8, #0x2
   14c28:	csel	w20, wzr, w8, eq  // eq = none
   14c2c:	b	14c5c <scols_init_debug@@SMARTCOLS_2.25+0x1db4>
   14c30:	bl	8150 <__errno_location@plt>
   14c34:	ldr	w8, [x0]
   14c38:	cmp	w8, #0x1e
   14c3c:	b.ne	14c4c <scols_init_debug@@SMARTCOLS_2.25+0x1da4>  // b.any
   14c40:	ldr	w8, [x20]
   14c44:	orr	w8, w8, #0x4
   14c48:	str	w8, [x20]
   14c4c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14c50:	add	x0, x0, #0x6b8
   14c54:	bl	8230 <unlink@plt>
   14c58:	mov	w20, wzr
   14c5c:	mov	x0, x19
   14c60:	bl	7a20 <endmntent@plt>
   14c64:	mov	w0, w20
   14c68:	ldp	x20, x19, [sp, #208]
   14c6c:	ldp	x22, x21, [sp, #192]
   14c70:	ldp	x24, x23, [sp, #176]
   14c74:	ldp	x26, x25, [sp, #160]
   14c78:	ldp	x28, x27, [sp, #144]
   14c7c:	ldp	x29, x30, [sp, #128]
   14c80:	add	sp, sp, #0xe0
   14c84:	ret
   14c88:	sub	sp, sp, #0x20
   14c8c:	stp	x29, x30, [sp, #16]
   14c90:	add	x29, sp, #0x10
   14c94:	stp	x0, xzr, [sp]
   14c98:	cbz	x0, 14cc4 <scols_init_debug@@SMARTCOLS_2.25+0x1e1c>
   14c9c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   14ca0:	adrp	x4, 14000 <scols_init_debug@@SMARTCOLS_2.25+0x1158>
   14ca4:	add	x1, x1, #0x740
   14ca8:	add	x4, x4, #0xcd0
   14cac:	mov	x0, sp
   14cb0:	mov	w2, #0x15                  	// #21
   14cb4:	mov	w3, #0x10                  	// #16
   14cb8:	bl	7a40 <bsearch@plt>
   14cbc:	cbz	x0, 14cc4 <scols_init_debug@@SMARTCOLS_2.25+0x1e1c>
   14cc0:	ldr	x0, [x0, #8]
   14cc4:	ldp	x29, x30, [sp, #16]
   14cc8:	add	sp, sp, #0x20
   14ccc:	ret
   14cd0:	ldr	x0, [x0]
   14cd4:	ldr	x1, [x1]
   14cd8:	b	7c30 <strcmp@plt>
   14cdc:	stp	x29, x30, [sp, #-64]!
   14ce0:	stp	x24, x23, [sp, #16]
   14ce4:	stp	x22, x21, [sp, #32]
   14ce8:	stp	x20, x19, [sp, #48]
   14cec:	mov	x29, sp
   14cf0:	cbz	x0, 14d98 <scols_init_debug@@SMARTCOLS_2.25+0x1ef0>
   14cf4:	mov	x20, x0
   14cf8:	bl	7440 <strlen@plt>
   14cfc:	mov	w8, #0x1                   	// #1
   14d00:	bfi	x8, x0, #2, #62
   14d04:	mov	x0, x8
   14d08:	bl	7830 <malloc@plt>
   14d0c:	mov	x19, x0
   14d10:	cbz	x0, 14d9c <scols_init_debug@@SMARTCOLS_2.25+0x1ef4>
   14d14:	ldrb	w22, [x20]
   14d18:	mov	x24, x19
   14d1c:	cbz	w22, 14d90 <scols_init_debug@@SMARTCOLS_2.25+0x1ee8>
   14d20:	add	x21, x20, #0x1
   14d24:	adrp	x20, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   14d28:	add	x20, x20, #0x7c8
   14d2c:	mov	w23, #0x5c                  	// #92
   14d30:	mov	x24, x19
   14d34:	sxtb	w1, w22
   14d38:	mov	w2, #0x5                   	// #5
   14d3c:	mov	x0, x20
   14d40:	bl	7ef0 <memchr@plt>
   14d44:	cbz	x0, 14d7c <scols_init_debug@@SMARTCOLS_2.25+0x1ed4>
   14d48:	and	w8, w22, #0xff
   14d4c:	mov	w9, #0x30                  	// #48
   14d50:	mov	w10, #0x30                  	// #48
   14d54:	mov	w11, #0x30                  	// #48
   14d58:	bfxil	w9, w22, #6, #2
   14d5c:	bfxil	w10, w8, #3, #3
   14d60:	bfxil	w11, w22, #0, #3
   14d64:	strb	w23, [x24]
   14d68:	strb	w9, [x24, #1]
   14d6c:	strb	w10, [x24, #2]
   14d70:	add	x8, x24, #0x4
   14d74:	strb	w11, [x24, #3]
   14d78:	b	14d84 <scols_init_debug@@SMARTCOLS_2.25+0x1edc>
   14d7c:	add	x8, x24, #0x1
   14d80:	strb	w22, [x24]
   14d84:	ldrb	w22, [x21], #1
   14d88:	mov	x24, x8
   14d8c:	cbnz	w22, 14d34 <scols_init_debug@@SMARTCOLS_2.25+0x1e8c>
   14d90:	strb	wzr, [x24]
   14d94:	b	14d9c <scols_init_debug@@SMARTCOLS_2.25+0x1ef4>
   14d98:	mov	x19, xzr
   14d9c:	mov	x0, x19
   14da0:	ldp	x20, x19, [sp, #48]
   14da4:	ldp	x22, x21, [sp, #32]
   14da8:	ldp	x24, x23, [sp, #16]
   14dac:	ldp	x29, x30, [sp], #64
   14db0:	ret
   14db4:	cbz	x0, 14e5c <scols_init_debug@@SMARTCOLS_2.25+0x1fb4>
   14db8:	subs	x8, x2, #0x1
   14dbc:	b.eq	14e58 <scols_init_debug@@SMARTCOLS_2.25+0x1fb0>  // b.none
   14dc0:	ldrb	w10, [x0]
   14dc4:	cbz	w10, 14e58 <scols_init_debug@@SMARTCOLS_2.25+0x1fb0>
   14dc8:	mov	x9, xzr
   14dcc:	and	w11, w10, #0xff
   14dd0:	cmp	w11, #0x5c
   14dd4:	b.ne	14e30 <scols_init_debug@@SMARTCOLS_2.25+0x1f88>  // b.any
   14dd8:	add	x11, x9, #0x3
   14ddc:	cmp	x11, x8
   14de0:	b.cs	14e30 <scols_init_debug@@SMARTCOLS_2.25+0x1f88>  // b.hs, b.nlast
   14de4:	ldrb	w11, [x0, #1]
   14de8:	and	w12, w11, #0xf8
   14dec:	cmp	w12, #0x30
   14df0:	b.ne	14e30 <scols_init_debug@@SMARTCOLS_2.25+0x1f88>  // b.any
   14df4:	ldrb	w12, [x0, #2]
   14df8:	and	w13, w12, #0xf8
   14dfc:	cmp	w13, #0x30
   14e00:	b.ne	14e30 <scols_init_debug@@SMARTCOLS_2.25+0x1f88>  // b.any
   14e04:	ldrb	w13, [x0, #3]
   14e08:	and	w14, w13, #0xf8
   14e0c:	cmp	w14, #0x30
   14e10:	b.ne	14e30 <scols_init_debug@@SMARTCOLS_2.25+0x1f88>  // b.any
   14e14:	lsl	w10, w11, #6
   14e18:	bfi	w10, w12, #3, #3
   14e1c:	bfxil	w10, w13, #0, #3
   14e20:	add	x11, x0, #0x4
   14e24:	strb	w10, [x1]
   14e28:	mov	w10, #0x4                   	// #4
   14e2c:	b	14e3c <scols_init_debug@@SMARTCOLS_2.25+0x1f94>
   14e30:	add	x11, x0, #0x1
   14e34:	strb	w10, [x1]
   14e38:	mov	w10, #0x1                   	// #1
   14e3c:	add	x9, x9, x10
   14e40:	cmp	x9, x8
   14e44:	add	x1, x1, #0x1
   14e48:	b.cs	14e58 <scols_init_debug@@SMARTCOLS_2.25+0x1fb0>  // b.hs, b.nlast
   14e4c:	ldrb	w10, [x0, x10]
   14e50:	mov	x0, x11
   14e54:	cbnz	w10, 14dcc <scols_init_debug@@SMARTCOLS_2.25+0x1f24>
   14e58:	strb	wzr, [x1]
   14e5c:	ret
   14e60:	cbz	x0, 14f8c <scols_init_debug@@SMARTCOLS_2.25+0x20e4>
   14e64:	stp	x29, x30, [sp, #-96]!
   14e68:	stp	x22, x21, [sp, #64]
   14e6c:	stp	x20, x19, [sp, #80]
   14e70:	mov	x19, x1
   14e74:	subs	x21, x2, #0x1
   14e78:	mov	x22, x1
   14e7c:	str	x27, [sp, #16]
   14e80:	stp	x26, x25, [sp, #32]
   14e84:	stp	x24, x23, [sp, #48]
   14e88:	mov	x29, sp
   14e8c:	b.eq	14f68 <scols_init_debug@@SMARTCOLS_2.25+0x20c0>  // b.none
   14e90:	ldrb	w24, [x0]
   14e94:	mov	x20, x0
   14e98:	mov	x22, x19
   14e9c:	cbz	w24, 14f68 <scols_init_debug@@SMARTCOLS_2.25+0x20c0>
   14ea0:	mov	x23, xzr
   14ea4:	mov	x22, x19
   14ea8:	add	x8, x23, #0x3
   14eac:	cmp	x8, x21
   14eb0:	b.cs	14eec <scols_init_debug@@SMARTCOLS_2.25+0x2044>  // b.hs, b.nlast
   14eb4:	and	w8, w24, #0xff
   14eb8:	cmp	w8, #0x5c
   14ebc:	b.ne	14eec <scols_init_debug@@SMARTCOLS_2.25+0x2044>  // b.any
   14ec0:	ldrb	w8, [x20, #1]
   14ec4:	cmp	w8, #0x78
   14ec8:	b.ne	14eec <scols_init_debug@@SMARTCOLS_2.25+0x2044>  // b.any
   14ecc:	bl	7c60 <__ctype_b_loc@plt>
   14ed0:	ldr	x9, [x0]
   14ed4:	ldrsb	x27, [x20, #2]
   14ed8:	ldrh	w8, [x9, x27, lsl #1]
   14edc:	tbz	w8, #12, 14eec <scols_init_debug@@SMARTCOLS_2.25+0x2044>
   14ee0:	ldrsb	x25, [x20, #3]
   14ee4:	ldrh	w26, [x9, x25, lsl #1]
   14ee8:	tbnz	w26, #12, 14f18 <scols_init_debug@@SMARTCOLS_2.25+0x2070>
   14eec:	add	x8, x20, #0x1
   14ef0:	mov	w9, #0x1                   	// #1
   14ef4:	strb	w24, [x22]
   14ef8:	add	x23, x23, x9
   14efc:	cmp	x23, x21
   14f00:	add	x22, x22, #0x1
   14f04:	b.cs	14f68 <scols_init_debug@@SMARTCOLS_2.25+0x20c0>  // b.hs, b.nlast
   14f08:	ldrb	w24, [x20, x9]
   14f0c:	mov	x20, x8
   14f10:	cbnz	w24, 14ea8 <scols_init_debug@@SMARTCOLS_2.25+0x2000>
   14f14:	b	14f68 <scols_init_debug@@SMARTCOLS_2.25+0x20c0>
   14f18:	tbnz	w8, #11, 14f30 <scols_init_debug@@SMARTCOLS_2.25+0x2088>
   14f1c:	bl	7710 <__ctype_tolower_loc@plt>
   14f20:	ldr	x8, [x0]
   14f24:	ldr	w8, [x8, x27, lsl #2]
   14f28:	sub	w8, w8, #0x57
   14f2c:	b	14f34 <scols_init_debug@@SMARTCOLS_2.25+0x208c>
   14f30:	sub	w8, w27, #0x30
   14f34:	lsl	w24, w8, #4
   14f38:	tbnz	w26, #11, 14f50 <scols_init_debug@@SMARTCOLS_2.25+0x20a8>
   14f3c:	bl	7710 <__ctype_tolower_loc@plt>
   14f40:	ldr	x8, [x0]
   14f44:	ldr	w8, [x8, x25, lsl #2]
   14f48:	sub	w8, w8, #0x57
   14f4c:	b	14f54 <scols_init_debug@@SMARTCOLS_2.25+0x20ac>
   14f50:	sub	w8, w25, #0x30
   14f54:	orr	w9, w8, w24
   14f58:	add	x8, x20, #0x4
   14f5c:	strb	w9, [x22]
   14f60:	mov	w9, #0x4                   	// #4
   14f64:	b	14ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2050>
   14f68:	strb	wzr, [x22]
   14f6c:	sub	x8, x22, x19
   14f70:	ldp	x20, x19, [sp, #80]
   14f74:	ldp	x22, x21, [sp, #64]
   14f78:	ldp	x24, x23, [sp, #48]
   14f7c:	ldp	x26, x25, [sp, #32]
   14f80:	ldr	x27, [sp, #16]
   14f84:	add	x0, x8, #0x1
   14f88:	ldp	x29, x30, [sp], #96
   14f8c:	ret
   14f90:	stp	x29, x30, [sp, #-48]!
   14f94:	str	x21, [sp, #16]
   14f98:	stp	x20, x19, [sp, #32]
   14f9c:	mov	x29, sp
   14fa0:	cbz	x0, 15010 <scols_init_debug@@SMARTCOLS_2.25+0x2168>
   14fa4:	mov	x10, #0x201                 	// #513
   14fa8:	mov	x19, x0
   14fac:	mov	x8, xzr
   14fb0:	mov	w9, #0x1                   	// #1
   14fb4:	movk	x10, #0x1, lsl #32
   14fb8:	ldrb	w11, [x19, x8]
   14fbc:	cmp	w11, #0x20
   14fc0:	b.hi	14fd0 <scols_init_debug@@SMARTCOLS_2.25+0x2128>  // b.pmore
   14fc4:	lsl	x11, x9, x11
   14fc8:	tst	x11, x10
   14fcc:	b.ne	14fd8 <scols_init_debug@@SMARTCOLS_2.25+0x2130>  // b.any
   14fd0:	add	x8, x8, #0x1
   14fd4:	b	14fb8 <scols_init_debug@@SMARTCOLS_2.25+0x2110>
   14fd8:	cbz	x1, 14fe4 <scols_init_debug@@SMARTCOLS_2.25+0x213c>
   14fdc:	add	x9, x19, x8
   14fe0:	str	x9, [x1]
   14fe4:	cbz	x8, 15010 <scols_init_debug@@SMARTCOLS_2.25+0x2168>
   14fe8:	add	x21, x8, #0x1
   14fec:	mov	x0, x21
   14ff0:	bl	7830 <malloc@plt>
   14ff4:	mov	x20, x0
   14ff8:	cbz	x0, 15014 <scols_init_debug@@SMARTCOLS_2.25+0x216c>
   14ffc:	mov	x0, x19
   15000:	mov	x1, x20
   15004:	mov	x2, x21
   15008:	bl	14db4 <scols_init_debug@@SMARTCOLS_2.25+0x1f0c>
   1500c:	b	15014 <scols_init_debug@@SMARTCOLS_2.25+0x216c>
   15010:	mov	x20, xzr
   15014:	mov	x0, x20
   15018:	ldp	x20, x19, [sp, #32]
   1501c:	ldr	x21, [sp, #16]
   15020:	ldp	x29, x30, [sp], #48
   15024:	ret
   15028:	stp	x29, x30, [sp, #-64]!
   1502c:	orr	x8, x0, x1
   15030:	cmp	x8, #0x0
   15034:	stp	x20, x19, [sp, #48]
   15038:	mov	x19, x0
   1503c:	cset	w0, eq  // eq = none
   15040:	stp	x24, x23, [sp, #16]
   15044:	stp	x22, x21, [sp, #32]
   15048:	mov	x29, sp
   1504c:	cbz	x1, 15114 <scols_init_debug@@SMARTCOLS_2.25+0x226c>
   15050:	tbnz	w0, #0, 15114 <scols_init_debug@@SMARTCOLS_2.25+0x226c>
   15054:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   15058:	add	x20, x20, #0x3fd
   1505c:	mov	x21, x1
   15060:	mov	w2, #0x2                   	// #2
   15064:	mov	x0, x1
   15068:	mov	x1, x20
   1506c:	bl	7900 <strncmp@plt>
   15070:	cmp	w0, #0x0
   15074:	add	x8, x21, #0x2
   15078:	mov	x0, x19
   1507c:	cset	w23, eq  // eq = none
   15080:	csel	x21, x8, x21, eq  // eq = none
   15084:	bl	7440 <strlen@plt>
   15088:	mov	x8, #0x200000000           	// #8589934592
   1508c:	add	x8, x8, x0, lsl #32
   15090:	sxtw	x22, w0
   15094:	asr	x24, x8, #32
   15098:	mov	w2, #0x2                   	// #2
   1509c:	mov	x0, x21
   150a0:	mov	x1, x20
   150a4:	bl	7900 <strncmp@plt>
   150a8:	cbnz	w0, 150d0 <scols_init_debug@@SMARTCOLS_2.25+0x2228>
   150ac:	add	x0, x21, #0x2
   150b0:	mov	x1, x19
   150b4:	mov	x2, x22
   150b8:	bl	7d10 <strncasecmp@plt>
   150bc:	cbnz	w0, 150d0 <scols_init_debug@@SMARTCOLS_2.25+0x2228>
   150c0:	ldrb	w8, [x21, x24]
   150c4:	cbz	w8, 15114 <scols_init_debug@@SMARTCOLS_2.25+0x226c>
   150c8:	cmp	w8, #0x2c
   150cc:	b.eq	15114 <scols_init_debug@@SMARTCOLS_2.25+0x226c>  // b.none
   150d0:	mov	x0, x21
   150d4:	mov	x1, x19
   150d8:	mov	x2, x22
   150dc:	bl	7d10 <strncasecmp@plt>
   150e0:	cbnz	w0, 150f4 <scols_init_debug@@SMARTCOLS_2.25+0x224c>
   150e4:	ldrb	w8, [x21, x22]
   150e8:	cmp	w8, #0x2c
   150ec:	b.eq	15110 <scols_init_debug@@SMARTCOLS_2.25+0x2268>  // b.none
   150f0:	cbz	w8, 15110 <scols_init_debug@@SMARTCOLS_2.25+0x2268>
   150f4:	mov	w1, #0x2c                  	// #44
   150f8:	mov	x0, x21
   150fc:	bl	7dc0 <strchr@plt>
   15100:	add	x21, x0, #0x1
   15104:	cbnz	x0, 15098 <scols_init_debug@@SMARTCOLS_2.25+0x21f0>
   15108:	mov	w0, w23
   1510c:	b	15114 <scols_init_debug@@SMARTCOLS_2.25+0x226c>
   15110:	eor	w0, w23, #0x1
   15114:	ldp	x20, x19, [sp, #48]
   15118:	ldp	x22, x21, [sp, #32]
   1511c:	ldp	x24, x23, [sp, #16]
   15120:	ldp	x29, x30, [sp], #64
   15124:	ret
   15128:	sub	sp, sp, #0x60
   1512c:	stp	x29, x30, [sp, #16]
   15130:	stp	x20, x19, [sp, #80]
   15134:	add	x29, sp, #0x10
   15138:	mov	x19, x2
   1513c:	str	x25, [sp, #32]
   15140:	stp	x24, x23, [sp, #48]
   15144:	stp	x22, x21, [sp, #64]
   15148:	str	xzr, [x29, #24]
   1514c:	cbz	x0, 1526c <scols_init_debug@@SMARTCOLS_2.25+0x23c4>
   15150:	ldrb	w22, [x0]
   15154:	mov	x20, x0
   15158:	mov	x21, xzr
   1515c:	mov	x24, xzr
   15160:	cmp	w22, #0x0
   15164:	cset	w8, ne  // ne = any
   15168:	subs	x9, x1, #0x1
   1516c:	cset	w10, cs  // cs = hs, nlast
   15170:	add	x9, x0, x9
   15174:	tst	w10, w8
   15178:	csel	x25, x9, x0, ne  // ne = any
   1517c:	cmp	x25, x0
   15180:	b.cc	15274 <scols_init_debug@@SMARTCOLS_2.25+0x23cc>  // b.lo, b.ul, b.last
   15184:	cbz	w22, 15274 <scols_init_debug@@SMARTCOLS_2.25+0x23cc>
   15188:	mov	x21, xzr
   1518c:	mov	x24, xzr
   15190:	cmp	x20, x25
   15194:	b.cs	151b0 <scols_init_debug@@SMARTCOLS_2.25+0x2308>  // b.hs, b.nlast
   15198:	and	w8, w22, #0xff
   1519c:	cmp	w8, #0x5c
   151a0:	b.ne	151b0 <scols_init_debug@@SMARTCOLS_2.25+0x2308>  // b.any
   151a4:	ldrb	w8, [x20, #1]
   151a8:	cmp	w8, #0x78
   151ac:	b.eq	1520c <scols_init_debug@@SMARTCOLS_2.25+0x2364>  // b.none
   151b0:	bl	7c60 <__ctype_b_loc@plt>
   151b4:	ldr	x8, [x0]
   151b8:	and	x9, x22, #0xff
   151bc:	ldrh	w8, [x8, x9, lsl #1]
   151c0:	tbnz	w8, #1, 1520c <scols_init_debug@@SMARTCOLS_2.25+0x2364>
   151c4:	mov	x23, x0
   151c8:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   151cc:	mov	x2, x0
   151d0:	sub	x0, x29, #0x4
   151d4:	add	x3, x29, #0x18
   151d8:	mov	x1, x20
   151dc:	bl	7370 <mbrtowc@plt>
   151e0:	cbz	x0, 15274 <scols_init_debug@@SMARTCOLS_2.25+0x23cc>
   151e4:	mov	x22, x0
   151e8:	cmn	x0, #0x2
   151ec:	b.cc	1521c <scols_init_debug@@SMARTCOLS_2.25+0x2374>  // b.lo, b.ul, b.last
   151f0:	ldr	x8, [x23]
   151f4:	ldrb	w9, [x20]
   151f8:	ldrh	w8, [x8, x9, lsl #1]
   151fc:	tbnz	w8, #14, 1523c <scols_init_debug@@SMARTCOLS_2.25+0x2394>
   15200:	add	x21, x21, #0x4
   15204:	add	x24, x24, #0x4
   15208:	b	15244 <scols_init_debug@@SMARTCOLS_2.25+0x239c>
   1520c:	add	x21, x21, #0x4
   15210:	add	x24, x24, #0x4
   15214:	add	x20, x20, #0x1
   15218:	b	15258 <scols_init_debug@@SMARTCOLS_2.25+0x23b0>
   1521c:	ldur	w0, [x29, #-4]
   15220:	bl	80d0 <iswprint@plt>
   15224:	cbz	w0, 1524c <scols_init_debug@@SMARTCOLS_2.25+0x23a4>
   15228:	ldur	w0, [x29, #-4]
   1522c:	bl	7860 <wcwidth@plt>
   15230:	add	x21, x21, w0, sxtw
   15234:	add	x24, x22, x24
   15238:	b	15254 <scols_init_debug@@SMARTCOLS_2.25+0x23ac>
   1523c:	add	x21, x21, #0x1
   15240:	add	x24, x24, #0x1
   15244:	mov	w22, #0x1                   	// #1
   15248:	b	15254 <scols_init_debug@@SMARTCOLS_2.25+0x23ac>
   1524c:	add	x21, x21, x22, lsl #2
   15250:	add	x24, x24, x22, lsl #2
   15254:	add	x20, x20, x22
   15258:	cmp	x20, x25
   1525c:	b.hi	15274 <scols_init_debug@@SMARTCOLS_2.25+0x23cc>  // b.pmore
   15260:	ldrb	w22, [x20]
   15264:	cbnz	w22, 15190 <scols_init_debug@@SMARTCOLS_2.25+0x22e8>
   15268:	b	15274 <scols_init_debug@@SMARTCOLS_2.25+0x23cc>
   1526c:	mov	x21, xzr
   15270:	mov	x24, xzr
   15274:	cbz	x19, 1527c <scols_init_debug@@SMARTCOLS_2.25+0x23d4>
   15278:	str	x24, [x19]
   1527c:	mov	x0, x21
   15280:	ldp	x20, x19, [sp, #80]
   15284:	ldp	x22, x21, [sp, #64]
   15288:	ldp	x24, x23, [sp, #48]
   1528c:	ldr	x25, [sp, #32]
   15290:	ldp	x29, x30, [sp, #16]
   15294:	add	sp, sp, #0x60
   15298:	ret
   1529c:	stp	x29, x30, [sp, #-32]!
   152a0:	str	x19, [sp, #16]
   152a4:	mov	x29, sp
   152a8:	cbz	x0, 152d8 <scols_init_debug@@SMARTCOLS_2.25+0x2430>
   152ac:	ldrb	w8, [x0]
   152b0:	mov	x19, x0
   152b4:	cbz	w8, 152d8 <scols_init_debug@@SMARTCOLS_2.25+0x2430>
   152b8:	mov	x0, x19
   152bc:	bl	7440 <strlen@plt>
   152c0:	mov	x1, x0
   152c4:	mov	x0, x19
   152c8:	ldr	x19, [sp, #16]
   152cc:	mov	x2, xzr
   152d0:	ldp	x29, x30, [sp], #32
   152d4:	b	15128 <scols_init_debug@@SMARTCOLS_2.25+0x2280>
   152d8:	ldr	x19, [sp, #16]
   152dc:	mov	x0, xzr
   152e0:	ldp	x29, x30, [sp], #32
   152e4:	ret
   152e8:	sub	sp, sp, #0x60
   152ec:	stp	x29, x30, [sp, #16]
   152f0:	stp	x26, x25, [sp, #32]
   152f4:	stp	x24, x23, [sp, #48]
   152f8:	stp	x22, x21, [sp, #64]
   152fc:	stp	x20, x19, [sp, #80]
   15300:	add	x29, sp, #0x10
   15304:	cbz	x0, 154b4 <scols_init_debug@@SMARTCOLS_2.25+0x260c>
   15308:	mov	x22, x0
   1530c:	ldrb	w8, [x22]
   15310:	mov	x19, x2
   15314:	mov	x0, xzr
   15318:	str	xzr, [sp, #8]
   1531c:	cbz	x2, 154b8 <scols_init_debug@@SMARTCOLS_2.25+0x2610>
   15320:	cbz	w8, 154b8 <scols_init_debug@@SMARTCOLS_2.25+0x2610>
   15324:	str	xzr, [x1]
   15328:	ldrb	w25, [x22]
   1532c:	mov	x21, x1
   15330:	mov	x23, x19
   15334:	cbz	w25, 154a8 <scols_init_debug@@SMARTCOLS_2.25+0x2600>
   15338:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1533c:	mov	x20, x3
   15340:	add	x24, x24, #0x11d
   15344:	mov	x23, x19
   15348:	cbz	x20, 15368 <scols_init_debug@@SMARTCOLS_2.25+0x24c0>
   1534c:	sxtb	w1, w25
   15350:	mov	x0, x20
   15354:	bl	7dc0 <strchr@plt>
   15358:	cbz	x0, 15368 <scols_init_debug@@SMARTCOLS_2.25+0x24c0>
   1535c:	add	x22, x22, #0x1
   15360:	strb	w25, [x23], #1
   15364:	b	154a0 <scols_init_debug@@SMARTCOLS_2.25+0x25f8>
   15368:	and	w8, w25, #0xff
   1536c:	cmp	w8, #0x5c
   15370:	b.ne	15380 <scols_init_debug@@SMARTCOLS_2.25+0x24d8>  // b.any
   15374:	ldrb	w8, [x22, #1]
   15378:	cmp	w8, #0x78
   1537c:	b.eq	153f0 <scols_init_debug@@SMARTCOLS_2.25+0x2548>  // b.none
   15380:	bl	7c60 <__ctype_b_loc@plt>
   15384:	ldr	x8, [x0]
   15388:	and	x9, x25, #0xff
   1538c:	ldrh	w8, [x8, x9, lsl #1]
   15390:	tbnz	w8, #1, 153f0 <scols_init_debug@@SMARTCOLS_2.25+0x2548>
   15394:	mov	x26, x0
   15398:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   1539c:	mov	x2, x0
   153a0:	add	x0, sp, #0x4
   153a4:	add	x3, sp, #0x8
   153a8:	mov	x1, x22
   153ac:	bl	7370 <mbrtowc@plt>
   153b0:	cbz	x0, 154a8 <scols_init_debug@@SMARTCOLS_2.25+0x2600>
   153b4:	mov	x25, x0
   153b8:	cmn	x0, #0x2
   153bc:	b.cc	15418 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.lo, b.ul, b.last
   153c0:	ldr	x8, [x26]
   153c4:	ldrb	w2, [x22]
   153c8:	ldrh	w8, [x8, x2, lsl #1]
   153cc:	tbnz	w8, #14, 15450 <scols_init_debug@@SMARTCOLS_2.25+0x25a8>
   153d0:	mov	x0, x23
   153d4:	mov	x1, x24
   153d8:	bl	7610 <sprintf@plt>
   153dc:	ldr	x8, [x21]
   153e0:	add	x23, x23, #0x4
   153e4:	mov	w25, #0x1                   	// #1
   153e8:	add	x8, x8, #0x4
   153ec:	b	15448 <scols_init_debug@@SMARTCOLS_2.25+0x25a0>
   153f0:	and	w2, w25, #0xff
   153f4:	mov	x0, x23
   153f8:	mov	x1, x24
   153fc:	bl	7610 <sprintf@plt>
   15400:	ldr	x8, [x21]
   15404:	add	x23, x23, #0x4
   15408:	add	x22, x22, #0x1
   1540c:	add	x8, x8, #0x4
   15410:	str	x8, [x21]
   15414:	b	154a0 <scols_init_debug@@SMARTCOLS_2.25+0x25f8>
   15418:	ldr	w0, [sp, #4]
   1541c:	bl	80d0 <iswprint@plt>
   15420:	cbz	w0, 1546c <scols_init_debug@@SMARTCOLS_2.25+0x25c4>
   15424:	mov	x0, x23
   15428:	mov	x1, x22
   1542c:	mov	x2, x25
   15430:	bl	7380 <memcpy@plt>
   15434:	ldr	w0, [sp, #4]
   15438:	add	x23, x23, x25
   1543c:	bl	7860 <wcwidth@plt>
   15440:	ldr	x8, [x21]
   15444:	add	x8, x8, w0, sxtw
   15448:	str	x8, [x21]
   1544c:	b	1549c <scols_init_debug@@SMARTCOLS_2.25+0x25f4>
   15450:	ldr	x8, [x21]
   15454:	mov	w25, #0x1                   	// #1
   15458:	add	x8, x8, #0x1
   1545c:	str	x8, [x21]
   15460:	ldrb	w8, [x22]
   15464:	strb	w8, [x23], #1
   15468:	b	1549c <scols_init_debug@@SMARTCOLS_2.25+0x25f4>
   1546c:	mov	x26, xzr
   15470:	ldrb	w2, [x22, x26]
   15474:	mov	x0, x23
   15478:	mov	x1, x24
   1547c:	bl	7610 <sprintf@plt>
   15480:	ldr	x8, [x21]
   15484:	add	x26, x26, #0x1
   15488:	add	x23, x23, #0x4
   1548c:	cmp	x25, x26
   15490:	add	x8, x8, #0x4
   15494:	str	x8, [x21]
   15498:	b.ne	15470 <scols_init_debug@@SMARTCOLS_2.25+0x25c8>  // b.any
   1549c:	add	x22, x22, x25
   154a0:	ldrb	w25, [x22]
   154a4:	cbnz	w25, 15348 <scols_init_debug@@SMARTCOLS_2.25+0x24a0>
   154a8:	mov	x0, x19
   154ac:	strb	wzr, [x23]
   154b0:	b	154b8 <scols_init_debug@@SMARTCOLS_2.25+0x2610>
   154b4:	str	xzr, [sp, #8]
   154b8:	ldp	x20, x19, [sp, #80]
   154bc:	ldp	x22, x21, [sp, #64]
   154c0:	ldp	x24, x23, [sp, #48]
   154c4:	ldp	x26, x25, [sp, #32]
   154c8:	ldp	x29, x30, [sp, #16]
   154cc:	add	sp, sp, #0x60
   154d0:	ret
   154d4:	sub	sp, sp, #0x50
   154d8:	stp	x29, x30, [sp, #16]
   154dc:	stp	x24, x23, [sp, #32]
   154e0:	stp	x22, x21, [sp, #48]
   154e4:	stp	x20, x19, [sp, #64]
   154e8:	add	x29, sp, #0x10
   154ec:	cbz	x0, 15618 <scols_init_debug@@SMARTCOLS_2.25+0x2770>
   154f0:	mov	x21, x0
   154f4:	ldrb	w8, [x21]
   154f8:	mov	x19, x2
   154fc:	mov	x0, xzr
   15500:	str	xzr, [sp, #8]
   15504:	cbz	x2, 1561c <scols_init_debug@@SMARTCOLS_2.25+0x2774>
   15508:	cbz	w8, 1561c <scols_init_debug@@SMARTCOLS_2.25+0x2774>
   1550c:	str	xzr, [x1]
   15510:	ldrb	w8, [x21]
   15514:	mov	x20, x1
   15518:	mov	x22, x19
   1551c:	cbz	w8, 1560c <scols_init_debug@@SMARTCOLS_2.25+0x2764>
   15520:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   15524:	add	x23, x23, #0x11d
   15528:	mov	x22, x19
   1552c:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   15530:	mov	x2, x0
   15534:	add	x0, sp, #0x4
   15538:	add	x3, sp, #0x8
   1553c:	mov	x1, x21
   15540:	bl	7370 <mbrtowc@plt>
   15544:	cbz	x0, 1560c <scols_init_debug@@SMARTCOLS_2.25+0x2764>
   15548:	mov	x24, x0
   1554c:	cmn	x0, #0x2
   15550:	b.cc	15584 <scols_init_debug@@SMARTCOLS_2.25+0x26dc>  // b.lo, b.ul, b.last
   15554:	bl	7c60 <__ctype_b_loc@plt>
   15558:	ldr	x8, [x0]
   1555c:	ldrb	w2, [x21]
   15560:	ldrh	w8, [x8, x2, lsl #1]
   15564:	tbnz	w8, #14, 155e8 <scols_init_debug@@SMARTCOLS_2.25+0x2740>
   15568:	mov	x0, x22
   1556c:	mov	x1, x23
   15570:	bl	7610 <sprintf@plt>
   15574:	ldr	x8, [x20]
   15578:	add	x22, x22, #0x4
   1557c:	mov	w24, #0x1                   	// #1
   15580:	b	155b4 <scols_init_debug@@SMARTCOLS_2.25+0x270c>
   15584:	ldrb	w8, [x21]
   15588:	cmp	w8, #0x5c
   1558c:	b.ne	155bc <scols_init_debug@@SMARTCOLS_2.25+0x2714>  // b.any
   15590:	ldrb	w8, [x21, #1]
   15594:	cmp	w8, #0x78
   15598:	b.ne	155bc <scols_init_debug@@SMARTCOLS_2.25+0x2714>  // b.any
   1559c:	mov	w2, #0x5c                  	// #92
   155a0:	mov	x0, x22
   155a4:	mov	x1, x23
   155a8:	bl	7610 <sprintf@plt>
   155ac:	ldr	x8, [x20]
   155b0:	add	x22, x22, #0x4
   155b4:	add	x8, x8, #0x4
   155b8:	b	155e0 <scols_init_debug@@SMARTCOLS_2.25+0x2738>
   155bc:	mov	x0, x22
   155c0:	mov	x1, x21
   155c4:	mov	x2, x24
   155c8:	bl	7380 <memcpy@plt>
   155cc:	ldr	w0, [sp, #4]
   155d0:	add	x22, x22, x24
   155d4:	bl	7860 <wcwidth@plt>
   155d8:	ldr	x8, [x20]
   155dc:	add	x8, x8, w0, sxtw
   155e0:	str	x8, [x20]
   155e4:	b	15600 <scols_init_debug@@SMARTCOLS_2.25+0x2758>
   155e8:	ldr	x8, [x20]
   155ec:	mov	w24, #0x1                   	// #1
   155f0:	add	x8, x8, #0x1
   155f4:	str	x8, [x20]
   155f8:	ldrb	w8, [x21]
   155fc:	strb	w8, [x22], #1
   15600:	add	x21, x21, x24
   15604:	ldrb	w8, [x21]
   15608:	cbnz	w8, 1552c <scols_init_debug@@SMARTCOLS_2.25+0x2684>
   1560c:	mov	x0, x19
   15610:	strb	wzr, [x22]
   15614:	b	1561c <scols_init_debug@@SMARTCOLS_2.25+0x2774>
   15618:	str	xzr, [sp, #8]
   1561c:	ldp	x20, x19, [sp, #64]
   15620:	ldp	x22, x21, [sp, #48]
   15624:	ldp	x24, x23, [sp, #32]
   15628:	ldp	x29, x30, [sp, #16]
   1562c:	add	sp, sp, #0x50
   15630:	ret
   15634:	mov	w8, #0x1                   	// #1
   15638:	bfi	x8, x0, #2, #62
   1563c:	mov	x0, x8
   15640:	ret
   15644:	stp	x29, x30, [sp, #-48]!
   15648:	str	x21, [sp, #16]
   1564c:	stp	x20, x19, [sp, #32]
   15650:	mov	x29, sp
   15654:	cbz	x0, 156a4 <scols_init_debug@@SMARTCOLS_2.25+0x27fc>
   15658:	mov	x19, x1
   1565c:	mov	x20, x0
   15660:	bl	7440 <strlen@plt>
   15664:	cbz	x0, 156a4 <scols_init_debug@@SMARTCOLS_2.25+0x27fc>
   15668:	mov	w8, #0x1                   	// #1
   1566c:	bfi	x8, x0, #2, #62
   15670:	mov	x0, x8
   15674:	bl	7830 <malloc@plt>
   15678:	mov	x21, x0
   1567c:	cbz	x0, 15698 <scols_init_debug@@SMARTCOLS_2.25+0x27f0>
   15680:	mov	x0, x20
   15684:	mov	x1, x19
   15688:	mov	x2, x21
   1568c:	mov	x3, xzr
   15690:	bl	152e8 <scols_init_debug@@SMARTCOLS_2.25+0x2440>
   15694:	cbnz	x0, 156a4 <scols_init_debug@@SMARTCOLS_2.25+0x27fc>
   15698:	mov	x0, x21
   1569c:	bl	7cc0 <free@plt>
   156a0:	mov	x0, xzr
   156a4:	ldp	x20, x19, [sp, #32]
   156a8:	ldr	x21, [sp, #16]
   156ac:	ldp	x29, x30, [sp], #48
   156b0:	ret
   156b4:	stp	x29, x30, [sp, #-48]!
   156b8:	str	x21, [sp, #16]
   156bc:	stp	x20, x19, [sp, #32]
   156c0:	mov	x29, sp
   156c4:	cbz	x0, 15710 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   156c8:	mov	x19, x1
   156cc:	mov	x20, x0
   156d0:	bl	7440 <strlen@plt>
   156d4:	cbz	x0, 15710 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   156d8:	mov	w8, #0x1                   	// #1
   156dc:	bfi	x8, x0, #2, #62
   156e0:	mov	x0, x8
   156e4:	bl	7830 <malloc@plt>
   156e8:	mov	x21, x0
   156ec:	cbz	x0, 15704 <scols_init_debug@@SMARTCOLS_2.25+0x285c>
   156f0:	mov	x0, x20
   156f4:	mov	x1, x19
   156f8:	mov	x2, x21
   156fc:	bl	154d4 <scols_init_debug@@SMARTCOLS_2.25+0x262c>
   15700:	cbnz	x0, 15710 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   15704:	mov	x0, x21
   15708:	bl	7cc0 <free@plt>
   1570c:	mov	x0, xzr
   15710:	ldp	x20, x19, [sp, #32]
   15714:	ldr	x21, [sp, #16]
   15718:	ldp	x29, x30, [sp], #48
   1571c:	ret
   15720:	stp	x29, x30, [sp, #-64]!
   15724:	str	x23, [sp, #16]
   15728:	stp	x22, x21, [sp, #32]
   1572c:	stp	x20, x19, [sp, #48]
   15730:	mov	x29, sp
   15734:	mov	x21, x1
   15738:	mov	x19, x0
   1573c:	bl	7440 <strlen@plt>
   15740:	mov	x20, x0
   15744:	mov	x0, xzr
   15748:	mov	x1, x19
   1574c:	mov	x2, xzr
   15750:	bl	7480 <mbstowcs@plt>
   15754:	cmn	x0, #0x1
   15758:	b.eq	157b4 <scols_init_debug@@SMARTCOLS_2.25+0x290c>  // b.none
   1575c:	lsl	x8, x0, #2
   15760:	mov	x23, x0
   15764:	add	x1, x8, #0x4
   15768:	mov	w0, #0x1                   	// #1
   1576c:	bl	79e0 <calloc@plt>
   15770:	mov	x22, x0
   15774:	cbz	x0, 157b8 <scols_init_debug@@SMARTCOLS_2.25+0x2910>
   15778:	mov	x0, x22
   1577c:	mov	x1, x19
   15780:	mov	x2, x23
   15784:	bl	7480 <mbstowcs@plt>
   15788:	cbz	x0, 157b8 <scols_init_debug@@SMARTCOLS_2.25+0x2910>
   1578c:	ldr	x1, [x21]
   15790:	mov	x0, x22
   15794:	bl	157e0 <scols_init_debug@@SMARTCOLS_2.25+0x2938>
   15798:	str	x0, [x21]
   1579c:	mov	x0, x19
   157a0:	mov	x1, x22
   157a4:	mov	x2, x20
   157a8:	bl	7f20 <wcstombs@plt>
   157ac:	mov	x20, x0
   157b0:	b	157b8 <scols_init_debug@@SMARTCOLS_2.25+0x2910>
   157b4:	mov	x22, xzr
   157b8:	mov	x0, x22
   157bc:	bl	7cc0 <free@plt>
   157c0:	tbnz	x20, #63, 157c8 <scols_init_debug@@SMARTCOLS_2.25+0x2920>
   157c4:	strb	wzr, [x19, x20]
   157c8:	mov	x0, x20
   157cc:	ldp	x20, x19, [sp, #48]
   157d0:	ldp	x22, x21, [sp, #32]
   157d4:	ldr	x23, [sp, #16]
   157d8:	ldp	x29, x30, [sp], #64
   157dc:	ret
   157e0:	stp	x29, x30, [sp, #-48]!
   157e4:	stp	x22, x21, [sp, #16]
   157e8:	stp	x20, x19, [sp, #32]
   157ec:	mov	x19, x0
   157f0:	ldr	w0, [x0]
   157f4:	mov	x29, sp
   157f8:	cbz	w0, 15838 <scols_init_debug@@SMARTCOLS_2.25+0x2990>
   157fc:	mov	x20, x1
   15800:	mov	x22, xzr
   15804:	mov	w21, #0xfffd                	// #65533
   15808:	bl	7860 <wcwidth@plt>
   1580c:	cmn	w0, #0x1
   15810:	b.ne	1581c <scols_init_debug@@SMARTCOLS_2.25+0x2974>  // b.any
   15814:	mov	w0, #0x1                   	// #1
   15818:	str	w21, [x19]
   1581c:	add	x8, x22, w0, sxtw
   15820:	cmp	x8, x20
   15824:	b.hi	15840 <scols_init_debug@@SMARTCOLS_2.25+0x2998>  // b.pmore
   15828:	ldr	w0, [x19, #4]!
   1582c:	mov	x22, x8
   15830:	cbnz	w0, 15808 <scols_init_debug@@SMARTCOLS_2.25+0x2960>
   15834:	b	15844 <scols_init_debug@@SMARTCOLS_2.25+0x299c>
   15838:	mov	x8, xzr
   1583c:	b	15844 <scols_init_debug@@SMARTCOLS_2.25+0x299c>
   15840:	mov	x8, x22
   15844:	str	wzr, [x19]
   15848:	ldp	x20, x19, [sp, #32]
   1584c:	ldp	x22, x21, [sp, #16]
   15850:	mov	x0, x8
   15854:	ldp	x29, x30, [sp], #48
   15858:	ret
   1585c:	mov	w6, #0x20                  	// #32
   15860:	b	15864 <scols_init_debug@@SMARTCOLS_2.25+0x29bc>
   15864:	sub	sp, sp, #0x80
   15868:	stp	x29, x30, [sp, #32]
   1586c:	stp	x28, x27, [sp, #48]
   15870:	stp	x26, x25, [sp, #64]
   15874:	stp	x24, x23, [sp, #80]
   15878:	stp	x22, x21, [sp, #96]
   1587c:	stp	x20, x19, [sp, #112]
   15880:	add	x29, sp, #0x20
   15884:	mov	w23, w6
   15888:	mov	w22, w5
   1588c:	mov	w27, w4
   15890:	mov	x25, x3
   15894:	mov	x24, x2
   15898:	mov	x19, x1
   1589c:	mov	x20, x0
   158a0:	bl	7440 <strlen@plt>
   158a4:	mov	x21, x0
   158a8:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   158ac:	cmp	x0, #0x2
   158b0:	b.cc	15934 <scols_init_debug@@SMARTCOLS_2.25+0x2a8c>  // b.lo, b.ul, b.last
   158b4:	mov	x0, xzr
   158b8:	mov	x1, x20
   158bc:	mov	x2, xzr
   158c0:	bl	7480 <mbstowcs@plt>
   158c4:	cmn	x0, #0x1
   158c8:	b.eq	15940 <scols_init_debug@@SMARTCOLS_2.25+0x2a98>  // b.none
   158cc:	str	w27, [sp, #16]
   158d0:	add	x27, x0, #0x1
   158d4:	mov	x26, x0
   158d8:	lsl	x0, x27, #2
   158dc:	stur	w22, [x29, #-8]
   158e0:	bl	7830 <malloc@plt>
   158e4:	cbz	x0, 15954 <scols_init_debug@@SMARTCOLS_2.25+0x2aac>
   158e8:	mov	x1, x20
   158ec:	mov	x2, x27
   158f0:	mov	x22, x0
   158f4:	bl	7480 <mbstowcs@plt>
   158f8:	cbz	x0, 1596c <scols_init_debug@@SMARTCOLS_2.25+0x2ac4>
   158fc:	str	wzr, [x22, x26, lsl #2]
   15900:	ldr	w0, [x22]
   15904:	stp	x20, x24, [sp]
   15908:	cbz	w0, 15b20 <scols_init_debug@@SMARTCOLS_2.25+0x2c78>
   1590c:	mov	w27, wzr
   15910:	add	x20, x22, #0x4
   15914:	mov	w24, #0xfffd                	// #65533
   15918:	bl	80d0 <iswprint@plt>
   1591c:	cbnz	w0, 15928 <scols_init_debug@@SMARTCOLS_2.25+0x2a80>
   15920:	mov	w27, #0x1                   	// #1
   15924:	stur	w24, [x20, #-4]
   15928:	ldr	w0, [x20], #4
   1592c:	cbnz	w0, 15918 <scols_init_debug@@SMARTCOLS_2.25+0x2a70>
   15930:	b	15b24 <scols_init_debug@@SMARTCOLS_2.25+0x2c7c>
   15934:	stur	xzr, [x29, #-8]
   15938:	mov	x22, xzr
   1593c:	b	15980 <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
   15940:	mov	x28, xzr
   15944:	tbz	w22, #0, 15960 <scols_init_debug@@SMARTCOLS_2.25+0x2ab8>
   15948:	stur	x28, [x29, #-8]
   1594c:	mov	x22, x28
   15950:	b	15980 <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
   15954:	ldur	w8, [x29, #-8]
   15958:	mov	x28, xzr
   1595c:	tbnz	w8, #0, 15974 <scols_init_debug@@SMARTCOLS_2.25+0x2acc>
   15960:	mov	x25, #0xffffffffffffffff    	// #-1
   15964:	mov	x22, x28
   15968:	b	15aec <scols_init_debug@@SMARTCOLS_2.25+0x2c44>
   1596c:	stur	xzr, [x29, #-8]
   15970:	b	1597c <scols_init_debug@@SMARTCOLS_2.25+0x2ad4>
   15974:	stur	x28, [x29, #-8]
   15978:	mov	x22, x28
   1597c:	ldr	w27, [sp, #16]
   15980:	mov	x26, x21
   15984:	ldr	x8, [x25]
   15988:	cmp	x26, x8
   1598c:	csel	x9, x8, x26, hi  // hi = pmore
   15990:	csel	x28, x8, x21, hi  // hi = pmore
   15994:	cmp	x8, x26
   15998:	sub	x8, x8, x9
   1599c:	csel	x8, x8, xzr, hi  // hi = pmore
   159a0:	str	x9, [x25]
   159a4:	add	x25, x8, x28
   159a8:	cbz	x24, 159e4 <scols_init_debug@@SMARTCOLS_2.25+0x2b3c>
   159ac:	add	x9, x19, x24
   159b0:	sub	x26, x9, #0x1
   159b4:	stur	w23, [x29, #-12]
   159b8:	cbz	w27, 15a54 <scols_init_debug@@SMARTCOLS_2.25+0x2bac>
   159bc:	cmp	w27, #0x1
   159c0:	b.eq	159ec <scols_init_debug@@SMARTCOLS_2.25+0x2b44>  // b.none
   159c4:	cmp	w27, #0x2
   159c8:	mov	w9, w27
   159cc:	b.ne	15c18 <scols_init_debug@@SMARTCOLS_2.25+0x2d70>  // b.any
   159d0:	and	x9, x8, #0x1
   159d4:	mov	x27, x20
   159d8:	lsr	x20, x8, #1
   159dc:	add	x8, x9, x8, lsr #1
   159e0:	b	159f4 <scols_init_debug@@SMARTCOLS_2.25+0x2b4c>
   159e4:	ldur	x28, [x29, #-8]
   159e8:	b	15aec <scols_init_debug@@SMARTCOLS_2.25+0x2c44>
   159ec:	mov	x27, x20
   159f0:	mov	x20, xzr
   159f4:	cmp	x26, x19
   159f8:	b.ls	15a48 <scols_init_debug@@SMARTCOLS_2.25+0x2ba0>  // b.plast
   159fc:	cbz	x8, 15a48 <scols_init_debug@@SMARTCOLS_2.25+0x2ba0>
   15a00:	mvn	x9, x19
   15a04:	add	x9, x26, x9
   15a08:	sub	x21, x8, #0x1
   15a0c:	cmp	x21, x9
   15a10:	csel	x8, x9, x21, hi  // hi = pmore
   15a14:	add	x2, x8, #0x1
   15a18:	mov	x0, x19
   15a1c:	mov	w1, w23
   15a20:	bl	7960 <memset@plt>
   15a24:	sub	x8, x24, #0x2
   15a28:	cmp	x21, x8
   15a2c:	mov	x9, x19
   15a30:	csel	x8, x21, x8, cc  // cc = lo, ul, last
   15a34:	add	x8, x8, x9
   15a38:	mov	x19, x24
   15a3c:	mov	x23, x9
   15a40:	add	x21, x8, #0x1
   15a44:	b	15a68 <scols_init_debug@@SMARTCOLS_2.25+0x2bc0>
   15a48:	mov	x21, x19
   15a4c:	mov	x19, x24
   15a50:	b	15a64 <scols_init_debug@@SMARTCOLS_2.25+0x2bbc>
   15a54:	mov	x21, x19
   15a58:	mov	x27, x20
   15a5c:	mov	x19, x24
   15a60:	mov	x20, x8
   15a64:	mov	x23, x21
   15a68:	sub	x8, x26, x21
   15a6c:	cmp	x28, x8
   15a70:	csel	x24, x28, x8, cc  // cc = lo, ul, last
   15a74:	mov	x0, x21
   15a78:	mov	x1, x27
   15a7c:	mov	x2, x24
   15a80:	strb	wzr, [x21]
   15a84:	bl	7380 <memcpy@plt>
   15a88:	add	x0, x21, x24
   15a8c:	cbz	x20, 15ae4 <scols_init_debug@@SMARTCOLS_2.25+0x2c3c>
   15a90:	ldur	x28, [x29, #-8]
   15a94:	cmp	x0, x26
   15a98:	b.cs	15ae8 <scols_init_debug@@SMARTCOLS_2.25+0x2c40>  // b.hs, b.nlast
   15a9c:	mvn	x8, x0
   15aa0:	add	x8, x26, x8
   15aa4:	sub	x20, x20, #0x1
   15aa8:	ldur	w1, [x29, #-12]
   15aac:	cmp	x20, x8
   15ab0:	csel	x8, x8, x20, hi  // hi = pmore
   15ab4:	add	x2, x8, #0x1
   15ab8:	bl	7960 <memset@plt>
   15abc:	sub	x8, x19, x21
   15ac0:	sub	x8, x8, x24
   15ac4:	add	x8, x8, x23
   15ac8:	sub	x8, x8, #0x2
   15acc:	cmp	x20, x8
   15ad0:	csel	x8, x8, x20, hi  // hi = pmore
   15ad4:	add	x8, x24, x8
   15ad8:	add	x8, x8, x21
   15adc:	add	x0, x8, #0x1
   15ae0:	b	15ae8 <scols_init_debug@@SMARTCOLS_2.25+0x2c40>
   15ae4:	ldur	x28, [x29, #-8]
   15ae8:	strb	wzr, [x0]
   15aec:	mov	x0, x22
   15af0:	bl	7cc0 <free@plt>
   15af4:	mov	x0, x28
   15af8:	bl	7cc0 <free@plt>
   15afc:	mov	x0, x25
   15b00:	ldp	x20, x19, [sp, #112]
   15b04:	ldp	x22, x21, [sp, #96]
   15b08:	ldp	x24, x23, [sp, #80]
   15b0c:	ldp	x26, x25, [sp, #64]
   15b10:	ldp	x28, x27, [sp, #48]
   15b14:	ldp	x29, x30, [sp, #32]
   15b18:	add	sp, sp, #0x80
   15b1c:	ret
   15b20:	mov	w27, wzr
   15b24:	mov	x28, xzr
   15b28:	mov	w20, wzr
   15b2c:	add	x26, x26, #0x1
   15b30:	mov	w24, #0x7fffffff            	// #2147483647
   15b34:	cmp	x26, x28
   15b38:	b.eq	15b78 <scols_init_debug@@SMARTCOLS_2.25+0x2cd0>  // b.none
   15b3c:	ldr	w0, [x22, x28, lsl #2]
   15b40:	cbz	w0, 15b78 <scols_init_debug@@SMARTCOLS_2.25+0x2cd0>
   15b44:	bl	7860 <wcwidth@plt>
   15b48:	cmn	w0, #0x1
   15b4c:	sub	w8, w24, w0
   15b50:	cset	w9, eq  // eq = none
   15b54:	cmp	w20, w8
   15b58:	cset	w8, gt
   15b5c:	orr	w8, w9, w8
   15b60:	cmp	w8, #0x0
   15b64:	csel	w9, wzr, w0, ne  // ne = any
   15b68:	add	w20, w9, w20
   15b6c:	add	x28, x28, #0x1
   15b70:	cbz	w8, 15b34 <scols_init_debug@@SMARTCOLS_2.25+0x2c8c>
   15b74:	mov	w20, #0xffffffff            	// #-1
   15b78:	ldr	x24, [sp, #8]
   15b7c:	sxtw	x26, w20
   15b80:	tbz	w27, #0, 15b9c <scols_init_debug@@SMARTCOLS_2.25+0x2cf4>
   15b84:	mov	x0, xzr
   15b88:	mov	x1, x22
   15b8c:	mov	x2, xzr
   15b90:	bl	7f20 <wcstombs@plt>
   15b94:	ldr	x20, [sp]
   15b98:	b	15bb0 <scols_init_debug@@SMARTCOLS_2.25+0x2d08>
   15b9c:	ldr	x8, [x25]
   15ba0:	ldr	x20, [sp]
   15ba4:	mov	x0, x21
   15ba8:	cmp	x8, x26
   15bac:	b.cs	15c0c <scols_init_debug@@SMARTCOLS_2.25+0x2d64>  // b.hs, b.nlast
   15bb0:	add	x0, x0, #0x1
   15bb4:	str	x0, [sp]
   15bb8:	bl	7830 <malloc@plt>
   15bbc:	ldr	w27, [sp, #16]
   15bc0:	mov	x28, x0
   15bc4:	cbz	x0, 15bf4 <scols_init_debug@@SMARTCOLS_2.25+0x2d4c>
   15bc8:	ldr	x1, [x25]
   15bcc:	mov	x0, x22
   15bd0:	bl	157e0 <scols_init_debug@@SMARTCOLS_2.25+0x2938>
   15bd4:	ldr	x2, [sp]
   15bd8:	mov	x26, x0
   15bdc:	mov	x0, x28
   15be0:	mov	x1, x22
   15be4:	bl	7f20 <wcstombs@plt>
   15be8:	mov	x21, x0
   15bec:	mov	x20, x28
   15bf0:	b	15c04 <scols_init_debug@@SMARTCOLS_2.25+0x2d5c>
   15bf4:	ldur	w8, [x29, #-8]
   15bf8:	tbnz	w8, #0, 15c04 <scols_init_debug@@SMARTCOLS_2.25+0x2d5c>
   15bfc:	mov	x25, #0xffffffffffffffff    	// #-1
   15c00:	b	15aec <scols_init_debug@@SMARTCOLS_2.25+0x2c44>
   15c04:	stur	x28, [x29, #-8]
   15c08:	b	15984 <scols_init_debug@@SMARTCOLS_2.25+0x2adc>
   15c0c:	ldr	w27, [sp, #16]
   15c10:	stur	xzr, [x29, #-8]
   15c14:	b	15984 <scols_init_debug@@SMARTCOLS_2.25+0x2adc>
   15c18:	bl	7b80 <abort@plt>
   15c1c:	stp	x29, x30, [sp, #-48]!
   15c20:	stp	x22, x21, [sp, #16]
   15c24:	stp	x20, x19, [sp, #32]
   15c28:	mov	x22, x1
   15c2c:	mov	x19, x0
   15c30:	mov	w0, #0x1                   	// #1
   15c34:	mov	w1, #0x38                  	// #56
   15c38:	mov	x29, sp
   15c3c:	mov	x21, x2
   15c40:	bl	79e0 <calloc@plt>
   15c44:	mov	x20, x0
   15c48:	cbz	x0, 15c6c <scols_init_debug@@SMARTCOLS_2.25+0x2dc4>
   15c4c:	mov	x0, x19
   15c50:	stp	x19, x22, [x20]
   15c54:	str	x21, [x20, #16]
   15c58:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   15c5c:	str	x0, [x20, #24]
   15c60:	mov	x0, x19
   15c64:	bl	7440 <strlen@plt>
   15c68:	str	x0, [x20, #32]
   15c6c:	mov	x0, x20
   15c70:	ldp	x20, x19, [sp, #32]
   15c74:	ldp	x22, x21, [sp, #16]
   15c78:	ldp	x29, x30, [sp], #48
   15c7c:	ret
   15c80:	stp	x29, x30, [sp, #-32]!
   15c84:	str	x19, [sp, #16]
   15c88:	mov	x29, sp
   15c8c:	cbz	x0, 15c98 <scols_init_debug@@SMARTCOLS_2.25+0x2df0>
   15c90:	ldr	x19, [x0]
   15c94:	b	15c9c <scols_init_debug@@SMARTCOLS_2.25+0x2df4>
   15c98:	mov	x19, xzr
   15c9c:	bl	7cc0 <free@plt>
   15ca0:	mov	x0, x19
   15ca4:	ldr	x19, [sp, #16]
   15ca8:	ldp	x29, x30, [sp], #32
   15cac:	ret
   15cb0:	sub	sp, sp, #0x40
   15cb4:	cmp	w1, #0x3
   15cb8:	stp	x29, x30, [sp, #16]
   15cbc:	stp	x22, x21, [sp, #32]
   15cc0:	stp	x20, x19, [sp, #48]
   15cc4:	add	x29, sp, #0x10
   15cc8:	b.hi	15d50 <scols_init_debug@@SMARTCOLS_2.25+0x2ea8>  // b.pmore
   15ccc:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   15cd0:	mov	w8, w1
   15cd4:	add	x9, x9, #0x7cd
   15cd8:	adr	x10, 15cec <scols_init_debug@@SMARTCOLS_2.25+0x2e44>
   15cdc:	ldrb	w11, [x9, x8]
   15ce0:	add	x10, x10, x11, lsl #2
   15ce4:	mov	x19, x0
   15ce8:	br	x10
   15cec:	ldr	x9, [x19, #40]
   15cf0:	cbz	x9, 15dbc <scols_init_debug@@SMARTCOLS_2.25+0x2f14>
   15cf4:	ldr	x8, [x19]
   15cf8:	stur	wzr, [x29, #-4]
   15cfc:	cbz	x8, 15df8 <scols_init_debug@@SMARTCOLS_2.25+0x2f50>
   15d00:	ldrb	w10, [x8]
   15d04:	cbz	w10, 15df8 <scols_init_debug@@SMARTCOLS_2.25+0x2f50>
   15d08:	cmp	x9, #0x1
   15d0c:	add	x22, x8, x9
   15d10:	b.lt	15dc4 <scols_init_debug@@SMARTCOLS_2.25+0x2f1c>  // b.tstop
   15d14:	mov	x21, x8
   15d18:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   15d1c:	mov	x2, x0
   15d20:	sub	x0, x29, #0x4
   15d24:	mov	x1, x21
   15d28:	mov	x3, xzr
   15d2c:	bl	7370 <mbrtowc@plt>
   15d30:	cmn	x0, #0x3
   15d34:	csinc	x8, x0, xzr, ls  // ls = plast
   15d38:	add	x8, x21, x8
   15d3c:	cmp	x8, x22
   15d40:	b.cc	15d14 <scols_init_debug@@SMARTCOLS_2.25+0x2e6c>  // b.lo, b.ul, b.last
   15d44:	mov	x20, x0
   15d48:	mov	x8, x21
   15d4c:	b	15dc8 <scols_init_debug@@SMARTCOLS_2.25+0x2f20>
   15d50:	mov	w0, #0xffffffea            	// #-22
   15d54:	b	15dfc <scols_init_debug@@SMARTCOLS_2.25+0x2f54>
   15d58:	ldr	x8, [x19, #48]
   15d5c:	ldr	x9, [x19, #24]
   15d60:	cmp	x8, x9
   15d64:	b.cs	15dbc <scols_init_debug@@SMARTCOLS_2.25+0x2f14>  // b.hs, b.nlast
   15d68:	ldr	x8, [x19]
   15d6c:	ldr	x9, [x19, #40]
   15d70:	mov	x1, sp
   15d74:	add	x0, x8, x9
   15d78:	bl	15e10 <scols_init_debug@@SMARTCOLS_2.25+0x2f68>
   15d7c:	cbz	x0, 15df8 <scols_init_debug@@SMARTCOLS_2.25+0x2f50>
   15d80:	ldp	x8, x9, [x19, #40]
   15d84:	add	x8, x8, x0
   15d88:	str	x8, [x19, #40]
   15d8c:	ldr	x8, [sp]
   15d90:	add	x8, x9, x8
   15d94:	str	x8, [x19, #48]
   15d98:	b	15df8 <scols_init_debug@@SMARTCOLS_2.25+0x2f50>
   15d9c:	ldur	q0, [x19, #24]
   15da0:	mov	w0, wzr
   15da4:	ext	v0.16b, v0.16b, v0.16b, #8
   15da8:	stur	q0, [x19, #40]
   15dac:	b	15dfc <scols_init_debug@@SMARTCOLS_2.25+0x2f54>
   15db0:	mov	w0, wzr
   15db4:	stp	xzr, xzr, [x19, #40]
   15db8:	b	15dfc <scols_init_debug@@SMARTCOLS_2.25+0x2f54>
   15dbc:	mov	w0, #0x1                   	// #1
   15dc0:	b	15dfc <scols_init_debug@@SMARTCOLS_2.25+0x2f54>
   15dc4:	mov	x20, xzr
   15dc8:	cmp	x8, x22
   15dcc:	b.eq	15df8 <scols_init_debug@@SMARTCOLS_2.25+0x2f50>  // b.none
   15dd0:	ldur	w0, [x29, #-4]
   15dd4:	bl	7860 <wcwidth@plt>
   15dd8:	cbz	x20, 15df8 <scols_init_debug@@SMARTCOLS_2.25+0x2f50>
   15ddc:	ldp	x9, x10, [x19, #40]
   15de0:	mov	w8, w0
   15de4:	mov	w0, wzr
   15de8:	sub	x9, x9, x20
   15dec:	sub	x8, x10, w8, sxtw
   15df0:	stp	x9, x8, [x19, #40]
   15df4:	b	15dfc <scols_init_debug@@SMARTCOLS_2.25+0x2f54>
   15df8:	mov	w0, wzr
   15dfc:	ldp	x20, x19, [sp, #48]
   15e00:	ldp	x22, x21, [sp, #32]
   15e04:	ldp	x29, x30, [sp, #16]
   15e08:	add	sp, sp, #0x40
   15e0c:	ret
   15e10:	sub	sp, sp, #0x30
   15e14:	stp	x20, x19, [sp, #32]
   15e18:	mov	x20, x0
   15e1c:	stp	x29, x30, [sp, #16]
   15e20:	add	x29, sp, #0x10
   15e24:	cbz	x0, 15e6c <scols_init_debug@@SMARTCOLS_2.25+0x2fc4>
   15e28:	ldrb	w8, [x20]
   15e2c:	cbz	w8, 15e68 <scols_init_debug@@SMARTCOLS_2.25+0x2fc0>
   15e30:	mov	x19, x1
   15e34:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   15e38:	mov	x2, x0
   15e3c:	sub	x0, x29, #0x4
   15e40:	mov	x1, x20
   15e44:	mov	x3, xzr
   15e48:	bl	7370 <mbrtowc@plt>
   15e4c:	ldur	w8, [x29, #-4]
   15e50:	mov	x20, x0
   15e54:	mov	w0, w8
   15e58:	bl	7860 <wcwidth@plt>
   15e5c:	sxtw	x8, w0
   15e60:	str	x8, [x19]
   15e64:	b	15e6c <scols_init_debug@@SMARTCOLS_2.25+0x2fc4>
   15e68:	mov	x20, xzr
   15e6c:	mov	x0, x20
   15e70:	ldp	x20, x19, [sp, #32]
   15e74:	ldp	x29, x30, [sp, #16]
   15e78:	add	sp, sp, #0x30
   15e7c:	ret
   15e80:	stp	x29, x30, [sp, #-32]!
   15e84:	str	x19, [sp, #16]
   15e88:	ldp	x9, x8, [x0, #32]
   15e8c:	mov	x19, x0
   15e90:	mov	x29, sp
   15e94:	cmp	x8, x9
   15e98:	b.cc	15ebc <scols_init_debug@@SMARTCOLS_2.25+0x3014>  // b.lo, b.ul, b.last
   15e9c:	mov	x0, x19
   15ea0:	mov	w1, wzr
   15ea4:	bl	15cb0 <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   15ea8:	cmp	w0, #0x1
   15eac:	b.ne	15ebc <scols_init_debug@@SMARTCOLS_2.25+0x3014>  // b.any
   15eb0:	ldr	x19, [sp, #16]
   15eb4:	ldp	x29, x30, [sp], #32
   15eb8:	ret
   15ebc:	mov	x0, x19
   15ec0:	ldr	x19, [sp, #16]
   15ec4:	ldp	x29, x30, [sp], #32
   15ec8:	b	15ecc <scols_init_debug@@SMARTCOLS_2.25+0x3024>
   15ecc:	sub	sp, sp, #0x40
   15ed0:	stp	x29, x30, [sp, #16]
   15ed4:	stp	x22, x21, [sp, #32]
   15ed8:	stp	x20, x19, [sp, #48]
   15edc:	ldr	x8, [x0, #24]
   15ee0:	add	x29, sp, #0x10
   15ee4:	cbz	x8, 15f5c <scols_init_debug@@SMARTCOLS_2.25+0x30b4>
   15ee8:	ldp	x9, x8, [x0, #32]
   15eec:	mov	x19, x0
   15ef0:	cmp	x8, x9
   15ef4:	b.cs	15f5c <scols_init_debug@@SMARTCOLS_2.25+0x30b4>  // b.hs, b.nlast
   15ef8:	ldr	x9, [x19]
   15efc:	add	x1, sp, #0x8
   15f00:	add	x21, x9, x8
   15f04:	mov	x0, x21
   15f08:	bl	15e10 <scols_init_debug@@SMARTCOLS_2.25+0x2f68>
   15f0c:	mov	x20, x0
   15f10:	mov	x0, x21
   15f14:	bl	7440 <strlen@plt>
   15f18:	sub	x22, x0, x20
   15f1c:	add	x1, x21, x20
   15f20:	mov	x0, x21
   15f24:	mov	x2, x22
   15f28:	bl	73a0 <memmove@plt>
   15f2c:	cmn	x20, #0x1
   15f30:	strb	wzr, [x21, x22]
   15f34:	b.eq	15f5c <scols_init_debug@@SMARTCOLS_2.25+0x30b4>  // b.none
   15f38:	ldr	x8, [x19, #32]
   15f3c:	ldr	x0, [x19]
   15f40:	sub	x8, x8, x20
   15f44:	str	x8, [x19, #32]
   15f48:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   15f4c:	mov	x8, x0
   15f50:	mov	w0, wzr
   15f54:	str	x8, [x19, #24]
   15f58:	b	15f60 <scols_init_debug@@SMARTCOLS_2.25+0x30b8>
   15f5c:	mov	w0, #0x1                   	// #1
   15f60:	ldp	x20, x19, [sp, #48]
   15f64:	ldp	x22, x21, [sp, #32]
   15f68:	ldp	x29, x30, [sp, #16]
   15f6c:	add	sp, sp, #0x40
   15f70:	ret
   15f74:	stp	x29, x30, [sp, #-32]!
   15f78:	mov	w1, wzr
   15f7c:	str	x19, [sp, #16]
   15f80:	mov	x29, sp
   15f84:	mov	x19, x0
   15f88:	bl	15cb0 <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   15f8c:	cbz	w0, 15fa0 <scols_init_debug@@SMARTCOLS_2.25+0x30f8>
   15f90:	ldr	x19, [sp, #16]
   15f94:	mov	w0, #0x1                   	// #1
   15f98:	ldp	x29, x30, [sp], #32
   15f9c:	ret
   15fa0:	mov	x0, x19
   15fa4:	ldr	x19, [sp, #16]
   15fa8:	ldp	x29, x30, [sp], #32
   15fac:	b	15ecc <scols_init_debug@@SMARTCOLS_2.25+0x3024>
   15fb0:	stp	x29, x30, [sp, #-48]!
   15fb4:	stp	x20, x19, [sp, #32]
   15fb8:	str	x21, [sp, #16]
   15fbc:	ldr	x21, [x0, #32]
   15fc0:	mov	x29, sp
   15fc4:	mov	x19, x0
   15fc8:	mov	w20, w1
   15fcc:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   15fd0:	ldr	x8, [x19, #8]
   15fd4:	add	x9, x0, x21
   15fd8:	cmp	x9, x8
   15fdc:	b.hi	16038 <scols_init_debug@@SMARTCOLS_2.25+0x3190>  // b.pmore
   15fe0:	ldr	x8, [x19]
   15fe4:	ldr	x9, [x19, #40]
   15fe8:	add	x2, x29, #0x18
   15fec:	mov	w1, w20
   15ff0:	add	x0, x8, x9
   15ff4:	bl	1604c <scols_init_debug@@SMARTCOLS_2.25+0x31a4>
   15ff8:	cmn	x0, #0x1
   15ffc:	b.eq	16038 <scols_init_debug@@SMARTCOLS_2.25+0x3190>  // b.none
   16000:	ldr	x8, [x29, #24]
   16004:	ldr	x9, [x19, #48]
   16008:	ldr	q0, [x19, #32]
   1600c:	dup	v1.2d, x0
   16010:	ldr	x0, [x19]
   16014:	add	x8, x9, x8
   16018:	add	v0.2d, v0.2d, v1.2d
   1601c:	str	x8, [x19, #48]
   16020:	str	q0, [x19, #32]
   16024:	bl	1529c <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   16028:	mov	x8, x0
   1602c:	mov	w0, wzr
   16030:	str	x8, [x19, #24]
   16034:	b	1603c <scols_init_debug@@SMARTCOLS_2.25+0x3194>
   16038:	mov	w0, #0x1                   	// #1
   1603c:	ldp	x20, x19, [sp, #32]
   16040:	ldr	x21, [sp, #16]
   16044:	ldp	x29, x30, [sp], #48
   16048:	ret
   1604c:	stp	x29, x30, [sp, #-64]!
   16050:	str	x23, [sp, #16]
   16054:	stp	x22, x21, [sp, #32]
   16058:	stp	x20, x19, [sp, #48]
   1605c:	mov	x29, sp
   16060:	mov	x21, x2
   16064:	mov	w23, w1
   16068:	mov	x19, x0
   1606c:	bl	7ce0 <__ctype_get_mb_cur_max@plt>
   16070:	add	x9, x0, #0xf
   16074:	mov	x8, sp
   16078:	and	x9, x9, #0xfffffffffffffff0
   1607c:	sub	x20, x8, x9
   16080:	mov	sp, x20
   16084:	mov	x0, x20
   16088:	mov	w1, w23
   1608c:	bl	7c90 <wctomb@plt>
   16090:	cmn	w0, #0x1
   16094:	sxtw	x22, w0
   16098:	b.eq	160e0 <scols_init_debug@@SMARTCOLS_2.25+0x3238>  // b.none
   1609c:	mov	w0, w23
   160a0:	bl	7860 <wcwidth@plt>
   160a4:	sxtw	x8, w0
   160a8:	mov	x0, x19
   160ac:	str	x8, [x21]
   160b0:	bl	7440 <strlen@plt>
   160b4:	mov	x21, x0
   160b8:	add	x0, x19, x22
   160bc:	mov	x1, x19
   160c0:	mov	x2, x21
   160c4:	bl	73a0 <memmove@plt>
   160c8:	mov	x0, x19
   160cc:	mov	x1, x20
   160d0:	mov	x2, x22
   160d4:	bl	7380 <memcpy@plt>
   160d8:	add	x8, x21, x22
   160dc:	strb	wzr, [x19, x8]
   160e0:	mov	x0, x22
   160e4:	mov	sp, x29
   160e8:	ldp	x20, x19, [sp, #48]
   160ec:	ldp	x22, x21, [sp, #32]
   160f0:	ldr	x23, [sp, #16]
   160f4:	ldp	x29, x30, [sp], #64
   160f8:	ret
   160fc:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   16100:	ldr	q0, [x8, #2016]
   16104:	str	xzr, [x0, #16]
   16108:	str	q0, [x0]
   1610c:	ret
   16110:	stp	x29, x30, [sp, #-64]!
   16114:	str	x23, [sp, #16]
   16118:	stp	x22, x21, [sp, #32]
   1611c:	stp	x20, x19, [sp, #48]
   16120:	ldp	w8, w9, [x0, #16]
   16124:	mov	w20, w2
   16128:	mov	x19, x1
   1612c:	mov	x21, x0
   16130:	adds	w10, w8, w2, lsl #3
   16134:	mov	x29, sp
   16138:	str	w10, [x0, #16]
   1613c:	b.cc	16148 <scols_init_debug@@SMARTCOLS_2.25+0x32a0>  // b.lo, b.ul, b.last
   16140:	add	w9, w9, #0x1
   16144:	str	w9, [x21, #20]
   16148:	add	w9, w9, w20, lsr #29
   1614c:	ubfx	x8, x8, #3, #6
   16150:	str	w9, [x21, #20]
   16154:	cbz	w8, 1619c <scols_init_debug@@SMARTCOLS_2.25+0x32f4>
   16158:	mov	w10, #0x40                  	// #64
   1615c:	add	x9, x21, x8
   16160:	sub	w22, w10, w8
   16164:	cmp	w22, w20
   16168:	add	x0, x9, #0x18
   1616c:	b.ls	16178 <scols_init_debug@@SMARTCOLS_2.25+0x32d0>  // b.plast
   16170:	mov	w2, w20
   16174:	b	161e0 <scols_init_debug@@SMARTCOLS_2.25+0x3338>
   16178:	mov	x1, x19
   1617c:	mov	x2, x22
   16180:	add	x23, x21, #0x18
   16184:	bl	7380 <memcpy@plt>
   16188:	mov	x0, x21
   1618c:	mov	x1, x23
   16190:	bl	161f8 <scols_init_debug@@SMARTCOLS_2.25+0x3350>
   16194:	add	x19, x19, x22
   16198:	sub	w20, w20, w22
   1619c:	cmp	w20, #0x40
   161a0:	add	x22, x21, #0x18
   161a4:	b.cc	161d8 <scols_init_debug@@SMARTCOLS_2.25+0x3330>  // b.lo, b.ul, b.last
   161a8:	mov	w23, w20
   161ac:	ldp	q1, q0, [x19, #32]
   161b0:	ldp	q3, q2, [x19], #64
   161b4:	mov	x0, x21
   161b8:	mov	x1, x22
   161bc:	stp	q1, q0, [x22, #32]
   161c0:	stp	q3, q2, [x22]
   161c4:	bl	161f8 <scols_init_debug@@SMARTCOLS_2.25+0x3350>
   161c8:	sub	w23, w23, #0x40
   161cc:	cmp	w23, #0x3f
   161d0:	b.hi	161ac <scols_init_debug@@SMARTCOLS_2.25+0x3304>  // b.pmore
   161d4:	and	w20, w20, #0x3f
   161d8:	mov	w2, w20
   161dc:	mov	x0, x22
   161e0:	mov	x1, x19
   161e4:	ldp	x20, x19, [sp, #48]
   161e8:	ldp	x22, x21, [sp, #32]
   161ec:	ldr	x23, [sp, #16]
   161f0:	ldp	x29, x30, [sp], #64
   161f4:	b	7380 <memcpy@plt>
   161f8:	str	x27, [sp, #-80]!
   161fc:	stp	x26, x25, [sp, #16]
   16200:	stp	x24, x23, [sp, #32]
   16204:	stp	x22, x21, [sp, #48]
   16208:	stp	x20, x19, [sp, #64]
   1620c:	ldp	w11, w8, [x0]
   16210:	ldp	w9, w10, [x0, #8]
   16214:	ldp	w4, w13, [x1]
   16218:	mov	w2, #0xa478                	// #42104
   1621c:	movk	w2, #0xd76a, lsl #16
   16220:	bic	w25, w10, w8
   16224:	and	w26, w9, w8
   16228:	orr	w25, w26, w25
   1622c:	add	w26, w11, w4
   16230:	add	w25, w26, w25
   16234:	add	w2, w25, w2
   16238:	ror	w2, w2, #25
   1623c:	add	w2, w2, w8
   16240:	bic	w25, w9, w2
   16244:	and	w26, w8, w2
   16248:	mov	w5, #0xb756                	// #46934
   1624c:	orr	w25, w26, w25
   16250:	add	w26, w10, w13
   16254:	movk	w5, #0xe8c7, lsl #16
   16258:	add	w25, w26, w25
   1625c:	ldp	w12, w17, [x1, #8]
   16260:	add	w5, w25, w5
   16264:	ror	w5, w5, #20
   16268:	add	w5, w5, w2
   1626c:	bic	w25, w8, w5
   16270:	and	w26, w2, w5
   16274:	mov	w6, #0x70db                	// #28891
   16278:	orr	w25, w26, w25
   1627c:	add	w26, w9, w12
   16280:	movk	w6, #0x2420, lsl #16
   16284:	add	w25, w26, w25
   16288:	add	w6, w25, w6
   1628c:	ror	w6, w6, #15
   16290:	add	w6, w6, w5
   16294:	bic	w25, w2, w6
   16298:	and	w26, w5, w6
   1629c:	mov	w19, #0xceee                	// #52974
   162a0:	orr	w25, w26, w25
   162a4:	add	w26, w8, w17
   162a8:	movk	w19, #0xc1bd, lsl #16
   162ac:	add	w25, w26, w25
   162b0:	ldp	w14, w3, [x1, #16]
   162b4:	add	w19, w25, w19
   162b8:	ror	w19, w19, #10
   162bc:	add	w19, w19, w6
   162c0:	bic	w25, w5, w19
   162c4:	and	w26, w6, w19
   162c8:	mov	w20, #0xfaf                 	// #4015
   162cc:	orr	w25, w26, w25
   162d0:	add	w2, w14, w2
   162d4:	movk	w20, #0xf57c, lsl #16
   162d8:	add	w2, w2, w25
   162dc:	add	w2, w2, w20
   162e0:	ror	w2, w2, #25
   162e4:	add	w20, w2, w19
   162e8:	bic	w2, w6, w20
   162ec:	and	w25, w19, w20
   162f0:	mov	w21, #0xc62a                	// #50730
   162f4:	orr	w2, w25, w2
   162f8:	add	w5, w3, w5
   162fc:	movk	w21, #0x4787, lsl #16
   16300:	add	w2, w5, w2
   16304:	ldp	w15, w7, [x1, #24]
   16308:	add	w2, w2, w21
   1630c:	ror	w2, w2, #20
   16310:	add	w5, w2, w20
   16314:	bic	w2, w19, w5
   16318:	and	w21, w20, w5
   1631c:	mov	w22, #0x4613                	// #17939
   16320:	add	w6, w15, w6
   16324:	orr	w2, w21, w2
   16328:	movk	w22, #0xa830, lsl #16
   1632c:	add	w2, w6, w2
   16330:	add	w2, w2, w22
   16334:	ror	w2, w2, #15
   16338:	add	w21, w2, w5
   1633c:	bic	w2, w20, w21
   16340:	and	w6, w5, w21
   16344:	mov	w23, #0x9501                	// #38145
   16348:	orr	w22, w6, w2
   1634c:	add	w19, w7, w19
   16350:	movk	w23, #0xfd46, lsl #16
   16354:	add	w19, w19, w22
   16358:	ldp	w18, w16, [x1, #32]
   1635c:	add	w19, w19, w23
   16360:	ror	w19, w19, #10
   16364:	add	w22, w19, w21
   16368:	bic	w19, w5, w22
   1636c:	and	w23, w21, w22
   16370:	mov	w24, #0x98d8                	// #39128
   16374:	orr	w19, w23, w19
   16378:	add	w20, w18, w20
   1637c:	movk	w24, #0x6980, lsl #16
   16380:	add	w19, w20, w19
   16384:	add	w19, w19, w24
   16388:	ror	w19, w19, #25
   1638c:	add	w20, w19, w22
   16390:	bic	w19, w21, w20
   16394:	and	w24, w22, w20
   16398:	mov	w26, #0xf7af                	// #63407
   1639c:	orr	w19, w24, w19
   163a0:	add	w5, w16, w5
   163a4:	movk	w26, #0x8b44, lsl #16
   163a8:	add	w5, w5, w19
   163ac:	ldp	w6, w2, [x1, #40]
   163b0:	add	w5, w5, w26
   163b4:	ror	w5, w5, #20
   163b8:	add	w26, w5, w20
   163bc:	bic	w5, w22, w26
   163c0:	and	w19, w20, w26
   163c4:	add	w21, w6, w21
   163c8:	orr	w5, w19, w5
   163cc:	mov	w25, #0xffff5bb1            	// #-42063
   163d0:	add	w5, w21, w5
   163d4:	add	w5, w5, w25
   163d8:	ror	w5, w5, #15
   163dc:	add	w21, w5, w26
   163e0:	bic	w5, w20, w21
   163e4:	and	w19, w26, w21
   163e8:	mov	w23, #0xd7be                	// #55230
   163ec:	orr	w25, w19, w5
   163f0:	add	w22, w2, w22
   163f4:	movk	w23, #0x895c, lsl #16
   163f8:	add	w22, w22, w25
   163fc:	ldp	w19, w5, [x1, #48]
   16400:	add	w22, w22, w23
   16404:	ror	w22, w22, #10
   16408:	add	w22, w22, w21
   1640c:	bic	w23, w26, w22
   16410:	and	w25, w21, w22
   16414:	mov	w24, #0x1122                	// #4386
   16418:	orr	w23, w25, w23
   1641c:	add	w20, w19, w20
   16420:	movk	w24, #0x6b90, lsl #16
   16424:	add	w20, w20, w23
   16428:	add	w20, w20, w24
   1642c:	ror	w20, w20, #25
   16430:	add	w23, w20, w22
   16434:	bic	w20, w21, w23
   16438:	and	w24, w22, w23
   1643c:	mov	w25, #0x7193                	// #29075
   16440:	add	w26, w5, w26
   16444:	orr	w20, w24, w20
   16448:	movk	w25, #0xfd98, lsl #16
   1644c:	add	w20, w26, w20
   16450:	add	w20, w20, w25
   16454:	ror	w20, w20, #20
   16458:	add	w24, w20, w23
   1645c:	ldp	w20, w1, [x1, #56]
   16460:	bic	w25, w22, w24
   16464:	and	w26, w23, w24
   16468:	orr	w25, w26, w25
   1646c:	mov	w26, #0x438e                	// #17294
   16470:	add	w21, w20, w21
   16474:	movk	w26, #0xa679, lsl #16
   16478:	add	w21, w21, w25
   1647c:	add	w21, w21, w26
   16480:	ror	w21, w21, #15
   16484:	add	w21, w21, w24
   16488:	bic	w25, w23, w21
   1648c:	and	w26, w24, w21
   16490:	orr	w25, w26, w25
   16494:	mov	w26, #0x821                 	// #2081
   16498:	add	w22, w1, w22
   1649c:	movk	w26, #0x49b4, lsl #16
   164a0:	add	w22, w22, w25
   164a4:	add	w22, w22, w26
   164a8:	ror	w22, w22, #10
   164ac:	add	w22, w22, w21
   164b0:	bic	w25, w21, w24
   164b4:	and	w26, w22, w24
   164b8:	orr	w25, w26, w25
   164bc:	mov	w26, #0x2562                	// #9570
   164c0:	add	w23, w13, w23
   164c4:	movk	w26, #0xf61e, lsl #16
   164c8:	add	w23, w23, w25
   164cc:	add	w23, w23, w26
   164d0:	ror	w23, w23, #27
   164d4:	add	w23, w23, w22
   164d8:	bic	w25, w22, w21
   164dc:	and	w26, w23, w21
   164e0:	orr	w25, w26, w25
   164e4:	mov	w26, #0xb340                	// #45888
   164e8:	add	w24, w15, w24
   164ec:	movk	w26, #0xc040, lsl #16
   164f0:	add	w24, w24, w25
   164f4:	add	w24, w24, w26
   164f8:	ror	w24, w24, #23
   164fc:	add	w24, w24, w23
   16500:	bic	w25, w23, w22
   16504:	and	w26, w24, w22
   16508:	orr	w25, w26, w25
   1650c:	mov	w26, #0x5a51                	// #23121
   16510:	add	w21, w2, w21
   16514:	movk	w26, #0x265e, lsl #16
   16518:	add	w21, w21, w25
   1651c:	add	w21, w21, w26
   16520:	ror	w21, w21, #18
   16524:	add	w21, w21, w24
   16528:	bic	w25, w24, w23
   1652c:	and	w26, w21, w23
   16530:	orr	w25, w26, w25
   16534:	mov	w26, #0xc7aa                	// #51114
   16538:	add	w22, w4, w22
   1653c:	movk	w26, #0xe9b6, lsl #16
   16540:	add	w22, w22, w25
   16544:	add	w22, w22, w26
   16548:	ror	w22, w22, #12
   1654c:	add	w22, w22, w21
   16550:	bic	w25, w21, w24
   16554:	and	w26, w22, w24
   16558:	orr	w25, w26, w25
   1655c:	mov	w26, #0x105d                	// #4189
   16560:	add	w23, w3, w23
   16564:	movk	w26, #0xd62f, lsl #16
   16568:	add	w23, w23, w25
   1656c:	add	w23, w23, w26
   16570:	ror	w23, w23, #27
   16574:	add	w23, w23, w22
   16578:	bic	w25, w22, w21
   1657c:	and	w26, w23, w21
   16580:	orr	w25, w26, w25
   16584:	mov	w26, #0x1453                	// #5203
   16588:	add	w24, w6, w24
   1658c:	movk	w26, #0x244, lsl #16
   16590:	add	w24, w24, w25
   16594:	add	w24, w24, w26
   16598:	ror	w24, w24, #23
   1659c:	add	w24, w24, w23
   165a0:	bic	w25, w23, w22
   165a4:	and	w26, w24, w22
   165a8:	orr	w25, w26, w25
   165ac:	mov	w26, #0xe681                	// #59009
   165b0:	add	w21, w1, w21
   165b4:	movk	w26, #0xd8a1, lsl #16
   165b8:	add	w21, w21, w25
   165bc:	add	w21, w21, w26
   165c0:	ror	w21, w21, #18
   165c4:	add	w21, w21, w24
   165c8:	bic	w25, w24, w23
   165cc:	and	w26, w21, w23
   165d0:	orr	w25, w26, w25
   165d4:	mov	w26, #0xfbc8                	// #64456
   165d8:	add	w22, w14, w22
   165dc:	movk	w26, #0xe7d3, lsl #16
   165e0:	add	w22, w22, w25
   165e4:	add	w22, w22, w26
   165e8:	ror	w22, w22, #12
   165ec:	add	w22, w22, w21
   165f0:	bic	w25, w21, w24
   165f4:	and	w26, w22, w24
   165f8:	orr	w25, w26, w25
   165fc:	mov	w26, #0xcde6                	// #52710
   16600:	add	w23, w16, w23
   16604:	movk	w26, #0x21e1, lsl #16
   16608:	add	w23, w23, w25
   1660c:	add	w23, w23, w26
   16610:	ror	w23, w23, #27
   16614:	add	w23, w23, w22
   16618:	bic	w25, w22, w21
   1661c:	and	w26, w23, w21
   16620:	orr	w25, w26, w25
   16624:	mov	w26, #0x7d6                 	// #2006
   16628:	add	w24, w20, w24
   1662c:	movk	w26, #0xc337, lsl #16
   16630:	add	w24, w24, w25
   16634:	add	w24, w24, w26
   16638:	ror	w24, w24, #23
   1663c:	add	w24, w24, w23
   16640:	bic	w25, w23, w22
   16644:	and	w26, w24, w22
   16648:	orr	w25, w26, w25
   1664c:	mov	w26, #0xd87                 	// #3463
   16650:	add	w21, w17, w21
   16654:	movk	w26, #0xf4d5, lsl #16
   16658:	add	w21, w21, w25
   1665c:	add	w21, w21, w26
   16660:	ror	w21, w21, #18
   16664:	add	w21, w21, w24
   16668:	bic	w25, w24, w23
   1666c:	and	w26, w21, w23
   16670:	orr	w25, w26, w25
   16674:	mov	w26, #0x14ed                	// #5357
   16678:	add	w22, w18, w22
   1667c:	movk	w26, #0x455a, lsl #16
   16680:	add	w22, w22, w25
   16684:	add	w22, w22, w26
   16688:	ror	w22, w22, #12
   1668c:	add	w22, w22, w21
   16690:	bic	w25, w21, w24
   16694:	and	w26, w22, w24
   16698:	orr	w25, w26, w25
   1669c:	mov	w26, #0xe905                	// #59653
   166a0:	add	w23, w5, w23
   166a4:	movk	w26, #0xa9e3, lsl #16
   166a8:	add	w23, w23, w25
   166ac:	add	w23, w23, w26
   166b0:	ror	w23, w23, #27
   166b4:	add	w23, w23, w22
   166b8:	bic	w25, w22, w21
   166bc:	and	w26, w23, w21
   166c0:	orr	w25, w26, w25
   166c4:	mov	w26, #0xa3f8                	// #41976
   166c8:	add	w24, w12, w24
   166cc:	movk	w26, #0xfcef, lsl #16
   166d0:	add	w24, w24, w25
   166d4:	add	w24, w24, w26
   166d8:	ror	w24, w24, #23
   166dc:	add	w24, w24, w23
   166e0:	bic	w25, w23, w22
   166e4:	and	w26, w24, w22
   166e8:	orr	w25, w26, w25
   166ec:	mov	w26, #0x2d9                 	// #729
   166f0:	add	w21, w7, w21
   166f4:	movk	w26, #0x676f, lsl #16
   166f8:	add	w21, w21, w25
   166fc:	add	w21, w21, w26
   16700:	ror	w21, w21, #18
   16704:	add	w21, w21, w24
   16708:	eor	w25, w21, w24
   1670c:	and	w26, w25, w23
   16710:	add	w22, w19, w22
   16714:	eor	w26, w26, w24
   16718:	add	w22, w22, w26
   1671c:	mov	w26, #0x4c8a                	// #19594
   16720:	movk	w26, #0x8d2a, lsl #16
   16724:	add	w22, w22, w26
   16728:	ror	w22, w22, #12
   1672c:	add	w22, w22, w21
   16730:	mov	w26, #0x3942                	// #14658
   16734:	add	w23, w3, w23
   16738:	eor	w25, w25, w22
   1673c:	movk	w26, #0xfffa, lsl #16
   16740:	add	w23, w23, w25
   16744:	add	w23, w23, w26
   16748:	ror	w23, w23, #28
   1674c:	eor	w26, w22, w21
   16750:	add	w23, w23, w22
   16754:	mov	w25, #0xf681                	// #63105
   16758:	add	w24, w18, w24
   1675c:	eor	w26, w26, w23
   16760:	movk	w25, #0x8771, lsl #16
   16764:	add	w24, w24, w26
   16768:	add	w24, w24, w25
   1676c:	ror	w24, w24, #21
   16770:	eor	w25, w23, w22
   16774:	add	w24, w24, w23
   16778:	mov	w26, #0x6122                	// #24866
   1677c:	add	w21, w2, w21
   16780:	eor	w25, w25, w24
   16784:	movk	w26, #0x6d9d, lsl #16
   16788:	add	w21, w21, w25
   1678c:	add	w21, w21, w26
   16790:	ror	w21, w21, #16
   16794:	eor	w26, w24, w23
   16798:	add	w21, w21, w24
   1679c:	mov	w25, #0x380c                	// #14348
   167a0:	add	w22, w20, w22
   167a4:	eor	w26, w26, w21
   167a8:	movk	w25, #0xfde5, lsl #16
   167ac:	add	w22, w22, w26
   167b0:	add	w22, w22, w25
   167b4:	ror	w22, w22, #9
   167b8:	eor	w25, w21, w24
   167bc:	add	w22, w22, w21
   167c0:	mov	w26, #0xea44                	// #59972
   167c4:	add	w23, w13, w23
   167c8:	eor	w25, w25, w22
   167cc:	movk	w26, #0xa4be, lsl #16
   167d0:	add	w23, w23, w25
   167d4:	add	w23, w23, w26
   167d8:	ror	w23, w23, #28
   167dc:	eor	w26, w22, w21
   167e0:	add	w23, w23, w22
   167e4:	mov	w25, #0xcfa9                	// #53161
   167e8:	add	w24, w14, w24
   167ec:	eor	w26, w26, w23
   167f0:	movk	w25, #0x4bde, lsl #16
   167f4:	add	w24, w24, w26
   167f8:	add	w24, w24, w25
   167fc:	ror	w24, w24, #21
   16800:	eor	w25, w23, w22
   16804:	add	w24, w24, w23
   16808:	mov	w26, #0x4b60                	// #19296
   1680c:	add	w21, w7, w21
   16810:	eor	w25, w25, w24
   16814:	movk	w26, #0xf6bb, lsl #16
   16818:	add	w21, w21, w25
   1681c:	add	w21, w21, w26
   16820:	ror	w21, w21, #16
   16824:	eor	w26, w24, w23
   16828:	add	w21, w21, w24
   1682c:	mov	w25, #0xbc70                	// #48240
   16830:	add	w22, w6, w22
   16834:	eor	w26, w26, w21
   16838:	movk	w25, #0xbebf, lsl #16
   1683c:	add	w22, w22, w26
   16840:	add	w22, w22, w25
   16844:	ror	w22, w22, #9
   16848:	eor	w25, w21, w24
   1684c:	add	w22, w22, w21
   16850:	mov	w26, #0x7ec6                	// #32454
   16854:	add	w23, w5, w23
   16858:	eor	w25, w25, w22
   1685c:	movk	w26, #0x289b, lsl #16
   16860:	add	w23, w23, w25
   16864:	add	w23, w23, w26
   16868:	ror	w23, w23, #28
   1686c:	eor	w26, w22, w21
   16870:	add	w23, w23, w22
   16874:	mov	w25, #0x27fa                	// #10234
   16878:	add	w24, w4, w24
   1687c:	eor	w26, w26, w23
   16880:	movk	w25, #0xeaa1, lsl #16
   16884:	add	w24, w24, w26
   16888:	add	w24, w24, w25
   1688c:	ror	w24, w24, #21
   16890:	eor	w25, w23, w22
   16894:	add	w24, w24, w23
   16898:	mov	w26, #0x3085                	// #12421
   1689c:	add	w21, w17, w21
   168a0:	eor	w25, w25, w24
   168a4:	movk	w26, #0xd4ef, lsl #16
   168a8:	add	w21, w21, w25
   168ac:	add	w21, w21, w26
   168b0:	ror	w21, w21, #16
   168b4:	eor	w26, w24, w23
   168b8:	add	w21, w21, w24
   168bc:	mov	w25, #0x1d05                	// #7429
   168c0:	add	w22, w15, w22
   168c4:	eor	w26, w26, w21
   168c8:	movk	w25, #0x488, lsl #16
   168cc:	add	w22, w22, w26
   168d0:	add	w22, w22, w25
   168d4:	ror	w22, w22, #9
   168d8:	eor	w25, w21, w24
   168dc:	add	w22, w22, w21
   168e0:	mov	w26, #0xd039                	// #53305
   168e4:	add	w23, w16, w23
   168e8:	eor	w25, w25, w22
   168ec:	movk	w26, #0xd9d4, lsl #16
   168f0:	add	w23, w23, w25
   168f4:	add	w23, w23, w26
   168f8:	ror	w23, w23, #28
   168fc:	eor	w26, w22, w21
   16900:	add	w23, w23, w22
   16904:	mov	w25, #0x99e5                	// #39397
   16908:	add	w24, w19, w24
   1690c:	eor	w26, w26, w23
   16910:	movk	w25, #0xe6db, lsl #16
   16914:	add	w24, w24, w26
   16918:	add	w24, w24, w25
   1691c:	ror	w24, w24, #21
   16920:	eor	w25, w23, w22
   16924:	add	w24, w24, w23
   16928:	mov	w26, #0x7cf8                	// #31992
   1692c:	add	w21, w1, w21
   16930:	eor	w25, w25, w24
   16934:	movk	w26, #0x1fa2, lsl #16
   16938:	add	w21, w21, w25
   1693c:	add	w21, w21, w26
   16940:	ror	w21, w21, #16
   16944:	add	w4, w4, w23
   16948:	eor	w23, w24, w23
   1694c:	add	w21, w21, w24
   16950:	mov	w25, #0x5665                	// #22117
   16954:	add	w22, w12, w22
   16958:	eor	w23, w23, w21
   1695c:	movk	w25, #0xc4ac, lsl #16
   16960:	add	w22, w22, w23
   16964:	add	w22, w22, w25
   16968:	ror	w22, w22, #9
   1696c:	add	w22, w22, w21
   16970:	add	w7, w7, w24
   16974:	orn	w24, w22, w24
   16978:	mov	w26, #0x2244                	// #8772
   1697c:	eor	w24, w24, w21
   16980:	movk	w26, #0xf429, lsl #16
   16984:	add	w4, w4, w24
   16988:	add	w4, w4, w26
   1698c:	ror	w4, w4, #26
   16990:	add	w27, w4, w22
   16994:	orn	w4, w27, w21
   16998:	mov	w23, #0xff97                	// #65431
   1699c:	eor	w4, w4, w22
   169a0:	movk	w23, #0x432a, lsl #16
   169a4:	add	w4, w7, w4
   169a8:	add	w20, w20, w21
   169ac:	add	w21, w4, w23
   169b0:	add	w23, w3, w22
   169b4:	ror	w3, w21, #22
   169b8:	add	w21, w3, w27
   169bc:	orn	w3, w21, w22
   169c0:	mov	w25, #0x23a7                	// #9127
   169c4:	eor	w3, w3, w27
   169c8:	movk	w25, #0xab94, lsl #16
   169cc:	add	w20, w20, w3
   169d0:	add	w20, w20, w25
   169d4:	ror	w20, w20, #17
   169d8:	add	w20, w20, w21
   169dc:	orn	w25, w20, w27
   169e0:	mov	w24, #0xa039                	// #41017
   169e4:	eor	w25, w25, w21
   169e8:	movk	w24, #0xfc93, lsl #16
   169ec:	add	w23, w23, w25
   169f0:	add	w23, w23, w24
   169f4:	ror	w23, w23, #11
   169f8:	add	w23, w23, w20
   169fc:	add	w17, w17, w21
   16a00:	orn	w21, w23, w21
   16a04:	mov	w26, #0x59c3                	// #22979
   16a08:	add	w19, w19, w27
   16a0c:	eor	w21, w21, w20
   16a10:	movk	w26, #0x655b, lsl #16
   16a14:	add	w19, w19, w21
   16a18:	add	w19, w19, w26
   16a1c:	ror	w19, w19, #26
   16a20:	add	w19, w19, w23
   16a24:	add	w6, w6, w20
   16a28:	orn	w20, w19, w20
   16a2c:	mov	w7, #0xcc92                	// #52370
   16a30:	eor	w20, w20, w23
   16a34:	movk	w7, #0x8f0c, lsl #16
   16a38:	add	w17, w17, w20
   16a3c:	add	w17, w17, w7
   16a40:	ror	w17, w17, #22
   16a44:	add	w17, w17, w19
   16a48:	add	w13, w13, w23
   16a4c:	orn	w23, w17, w23
   16a50:	mov	w4, #0xf47d                	// #62589
   16a54:	eor	w23, w23, w19
   16a58:	movk	w4, #0xffef, lsl #16
   16a5c:	add	w6, w6, w23
   16a60:	add	w4, w6, w4
   16a64:	ror	w4, w4, #17
   16a68:	add	w4, w4, w17
   16a6c:	orn	w6, w4, w19
   16a70:	mov	w3, #0x5dd1                	// #24017
   16a74:	eor	w6, w6, w17
   16a78:	movk	w3, #0x8584, lsl #16
   16a7c:	add	w13, w13, w6
   16a80:	add	w13, w13, w3
   16a84:	ror	w13, w13, #11
   16a88:	add	w13, w13, w4
   16a8c:	add	w1, w1, w17
   16a90:	orn	w17, w13, w17
   16a94:	mov	w22, #0x7e4f                	// #32335
   16a98:	add	w18, w18, w19
   16a9c:	eor	w17, w17, w4
   16aa0:	movk	w22, #0x6fa8, lsl #16
   16aa4:	add	w17, w18, w17
   16aa8:	add	w17, w17, w22
   16aac:	ror	w17, w17, #26
   16ab0:	add	w17, w17, w13
   16ab4:	orn	w18, w17, w4
   16ab8:	mov	w25, #0xe6e0                	// #59104
   16abc:	eor	w18, w18, w13
   16ac0:	movk	w25, #0xfe2c, lsl #16
   16ac4:	add	w18, w1, w18
   16ac8:	add	w18, w18, w25
   16acc:	ror	w18, w18, #22
   16ad0:	add	w18, w18, w17
   16ad4:	add	w3, w5, w13
   16ad8:	orn	w13, w18, w13
   16adc:	mov	w24, #0x4314                	// #17172
   16ae0:	add	w15, w15, w4
   16ae4:	eor	w13, w13, w17
   16ae8:	movk	w24, #0xa301, lsl #16
   16aec:	add	w13, w15, w13
   16af0:	add	w13, w13, w24
   16af4:	ror	w13, w13, #17
   16af8:	add	w13, w13, w18
   16afc:	orn	w15, w13, w17
   16b00:	mov	w21, #0x11a1                	// #4513
   16b04:	eor	w15, w15, w18
   16b08:	movk	w21, #0x4e08, lsl #16
   16b0c:	add	w15, w3, w15
   16b10:	add	w15, w15, w21
   16b14:	ror	w15, w15, #11
   16b18:	add	w15, w15, w13
   16b1c:	add	w14, w14, w17
   16b20:	orn	w17, w15, w18
   16b24:	mov	w26, #0x7e82                	// #32386
   16b28:	eor	w17, w17, w13
   16b2c:	movk	w26, #0xf753, lsl #16
   16b30:	add	w14, w14, w17
   16b34:	add	w14, w14, w26
   16b38:	ror	w14, w14, #26
   16b3c:	add	w14, w14, w15
   16b40:	add	w12, w12, w13
   16b44:	orn	w13, w14, w13
   16b48:	mov	w20, #0xf235                	// #62005
   16b4c:	add	w1, w2, w18
   16b50:	eor	w13, w13, w15
   16b54:	movk	w20, #0xbd3a, lsl #16
   16b58:	add	w13, w1, w13
   16b5c:	add	w13, w13, w20
   16b60:	ror	w13, w13, #22
   16b64:	add	w13, w13, w14
   16b68:	add	w16, w16, w15
   16b6c:	orn	w15, w13, w15
   16b70:	mov	w7, #0xd2bb                	// #53947
   16b74:	eor	w15, w15, w14
   16b78:	movk	w7, #0x2ad7, lsl #16
   16b7c:	add	w12, w12, w15
   16b80:	add	w12, w12, w7
   16b84:	ror	w12, w12, #17
   16b88:	add	w12, w12, w13
   16b8c:	add	w11, w14, w11
   16b90:	orn	w14, w12, w14
   16b94:	mov	w23, #0xd391                	// #54161
   16b98:	add	w8, w12, w8
   16b9c:	add	w9, w12, w9
   16ba0:	eor	w12, w14, w13
   16ba4:	movk	w23, #0xeb86, lsl #16
   16ba8:	add	w12, w16, w12
   16bac:	add	w12, w12, w23
   16bb0:	ror	w12, w12, #11
   16bb4:	add	w10, w13, w10
   16bb8:	add	w8, w8, w12
   16bbc:	stp	w11, w8, [x0]
   16bc0:	stp	w9, w10, [x0, #8]
   16bc4:	ldp	x20, x19, [sp, #64]
   16bc8:	ldp	x22, x21, [sp, #48]
   16bcc:	ldp	x24, x23, [sp, #32]
   16bd0:	ldp	x26, x25, [sp, #16]
   16bd4:	ldr	x27, [sp], #80
   16bd8:	ret
   16bdc:	stp	x29, x30, [sp, #-48]!
   16be0:	stp	x22, x21, [sp, #16]
   16be4:	stp	x20, x19, [sp, #32]
   16be8:	ldr	w22, [x1, #16]
   16bec:	add	x21, x1, #0x18
   16bf0:	mov	x20, x0
   16bf4:	mov	w8, #0x80                  	// #128
   16bf8:	ubfx	x9, x22, #3, #6
   16bfc:	add	x0, x21, x9
   16c00:	eor	w2, w9, #0x3f
   16c04:	mov	x19, x1
   16c08:	cmp	w2, #0x7
   16c0c:	strb	w8, [x0], #1
   16c10:	mov	x29, sp
   16c14:	b.hi	16c44 <scols_init_debug@@SMARTCOLS_2.25+0x3d9c>  // b.pmore
   16c18:	mov	w1, wzr
   16c1c:	bl	7960 <memset@plt>
   16c20:	mov	x0, x19
   16c24:	mov	x1, x21
   16c28:	bl	161f8 <scols_init_debug@@SMARTCOLS_2.25+0x3350>
   16c2c:	movi	v0.2d, #0x0
   16c30:	str	xzr, [x21, #48]
   16c34:	stp	q0, q0, [x21, #16]
   16c38:	str	q0, [x21]
   16c3c:	ldr	w22, [x19, #16]
   16c40:	b	16c50 <scols_init_debug@@SMARTCOLS_2.25+0x3da8>
   16c44:	sub	w2, w2, #0x8
   16c48:	mov	w1, wzr
   16c4c:	bl	7960 <memset@plt>
   16c50:	ldr	w8, [x19, #20]
   16c54:	mov	x0, x19
   16c58:	mov	x1, x21
   16c5c:	stp	w22, w8, [x19, #80]
   16c60:	bl	161f8 <scols_init_debug@@SMARTCOLS_2.25+0x3350>
   16c64:	ldr	q0, [x19]
   16c68:	movi	v1.2d, #0x0
   16c6c:	str	q0, [x20]
   16c70:	stp	q1, q1, [x19, #32]
   16c74:	str	q1, [x19, #64]
   16c78:	str	xzr, [x19, #80]
   16c7c:	stp	q1, q1, [x19]
   16c80:	ldp	x20, x19, [sp, #32]
   16c84:	ldp	x22, x21, [sp, #16]
   16c88:	ldp	x29, x30, [sp], #48
   16c8c:	ret
   16c90:	stp	x29, x30, [sp, #-16]!
   16c94:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16c98:	ldr	w8, [x8, #2088]
   16c9c:	mov	x29, sp
   16ca0:	cbz	w8, 16cac <scols_init_debug@@SMARTCOLS_2.25+0x3e04>
   16ca4:	ldp	x29, x30, [sp], #16
   16ca8:	ret
   16cac:	bl	16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x3e18>
   16cb0:	adrp	x0, 16000 <scols_init_debug@@SMARTCOLS_2.25+0x3158>
   16cb4:	add	x0, x0, #0xff4
   16cb8:	ldp	x29, x30, [sp], #16
   16cbc:	b	25778 <scols_init_debug@@SMARTCOLS_2.25+0x128d0>
   16cc0:	sub	sp, sp, #0xe0
   16cc4:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   16cc8:	add	x0, x0, #0x7f0
   16ccc:	stp	x29, x30, [sp, #160]
   16cd0:	stp	x24, x23, [sp, #176]
   16cd4:	stp	x22, x21, [sp, #192]
   16cd8:	stp	x20, x19, [sp, #208]
   16cdc:	add	x29, sp, #0xa0
   16ce0:	bl	8180 <getenv@plt>
   16ce4:	mov	x19, x0
   16ce8:	mov	w0, #0x1                   	// #1
   16cec:	bl	7f00 <isatty@plt>
   16cf0:	cbz	w0, 16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16cf4:	cbz	x19, 16d38 <scols_init_debug@@SMARTCOLS_2.25+0x3e90>
   16cf8:	ldrb	w20, [x19]
   16cfc:	cbz	w20, 16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16d00:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   16d04:	add	x1, x1, #0x7fb
   16d08:	mov	x0, x19
   16d0c:	bl	7c30 <strcmp@plt>
   16d10:	cbz	w0, 16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16d14:	cmp	w20, #0x2f
   16d18:	b.ne	16d40 <scols_init_debug@@SMARTCOLS_2.25+0x3e98>  // b.any
   16d1c:	mov	w1, #0x1                   	// #1
   16d20:	mov	x0, x19
   16d24:	bl	7bb0 <access@plt>
   16d28:	cmp	w0, #0x0
   16d2c:	cset	w24, eq  // eq = none
   16d30:	cbnz	w24, 16dc8 <scols_init_debug@@SMARTCOLS_2.25+0x3f20>
   16d34:	b	16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16d38:	adrp	x19, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   16d3c:	add	x19, x19, #0x7f6
   16d40:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   16d44:	add	x0, x0, #0x7ff
   16d48:	bl	8180 <getenv@plt>
   16d4c:	cbz	x0, 16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16d50:	bl	7aa0 <strdup@plt>
   16d54:	cbz	x0, 16f48 <scols_init_debug@@SMARTCOLS_2.25+0x40a0>
   16d58:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   16d5c:	add	x1, x1, #0xe4
   16d60:	mov	x20, x0
   16d64:	bl	7400 <strtok@plt>
   16d68:	cbz	x0, 16db8 <scols_init_debug@@SMARTCOLS_2.25+0x3f10>
   16d6c:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   16d70:	add	x21, x21, #0xe4
   16d74:	mov	w24, #0x1                   	// #1
   16d78:	mov	w1, #0x80000               	// #524288
   16d7c:	bl	7890 <open@plt>
   16d80:	tbnz	w0, #31, 16da8 <scols_init_debug@@SMARTCOLS_2.25+0x3f00>
   16d84:	mov	w2, #0x1                   	// #1
   16d88:	mov	x1, x19
   16d8c:	mov	w3, wzr
   16d90:	mov	w22, w0
   16d94:	bl	8110 <faccessat@plt>
   16d98:	mov	w23, w0
   16d9c:	mov	w0, w22
   16da0:	bl	7ae0 <close@plt>
   16da4:	cbz	w23, 16dbc <scols_init_debug@@SMARTCOLS_2.25+0x3f14>
   16da8:	mov	x0, xzr
   16dac:	mov	x1, x21
   16db0:	bl	7400 <strtok@plt>
   16db4:	cbnz	x0, 16d78 <scols_init_debug@@SMARTCOLS_2.25+0x3ed0>
   16db8:	mov	w24, wzr
   16dbc:	mov	x0, x20
   16dc0:	bl	7cc0 <free@plt>
   16dc4:	cbz	w24, 16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16dc8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16dcc:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16dd0:	add	x8, x8, #0x7e8
   16dd4:	add	x20, x20, #0x820
   16dd8:	str	x19, [x8, #16]
   16ddc:	ldrb	w19, [x20, #792]
   16de0:	str	x8, [x20]
   16de4:	mov	w8, #0xffffffff            	// #-1
   16de8:	str	w8, [x20, #12]
   16dec:	adrp	x8, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x4158>
   16df0:	add	x8, x8, #0x1d4
   16df4:	str	x8, [x20, #800]
   16df8:	tbnz	w19, #0, 16e14 <scols_init_debug@@SMARTCOLS_2.25+0x3f6c>
   16dfc:	add	x0, sp, #0x8
   16e00:	bl	7630 <pipe@plt>
   16e04:	tbnz	w0, #31, 16f0c <scols_init_debug@@SMARTCOLS_2.25+0x4064>
   16e08:	ldr	w8, [sp, #12]
   16e0c:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16e10:	str	w8, [x9, #2092]
   16e14:	mov	x0, xzr
   16e18:	bl	7e40 <fflush@plt>
   16e1c:	bl	76d0 <fork@plt>
   16e20:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16e24:	str	w0, [x8, #2088]
   16e28:	cbz	w0, 16f58 <scols_init_debug@@SMARTCOLS_2.25+0x40b0>
   16e2c:	tbnz	w0, #31, 16e40 <scols_init_debug@@SMARTCOLS_2.25+0x3f98>
   16e30:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16e34:	tbnz	w19, #0, 16e54 <scols_init_debug@@SMARTCOLS_2.25+0x3fac>
   16e38:	ldr	w0, [sp, #8]
   16e3c:	b	16e5c <scols_init_debug@@SMARTCOLS_2.25+0x3fb4>
   16e40:	tbnz	w19, #0, 16f38 <scols_init_debug@@SMARTCOLS_2.25+0x4090>
   16e44:	ldr	w0, [sp, #8]
   16e48:	bl	7ae0 <close@plt>
   16e4c:	ldr	w0, [sp, #12]
   16e50:	b	16f1c <scols_init_debug@@SMARTCOLS_2.25+0x4074>
   16e54:	ldr	w0, [x20, #2092]
   16e58:	cbz	w0, 16e60 <scols_init_debug@@SMARTCOLS_2.25+0x3fb8>
   16e5c:	bl	7ae0 <close@plt>
   16e60:	ldr	w0, [x20, #2092]
   16e64:	mov	w1, #0x1                   	// #1
   16e68:	bl	8070 <dup2@plt>
   16e6c:	mov	w0, #0x2                   	// #2
   16e70:	bl	7f00 <isatty@plt>
   16e74:	cbz	w0, 16e84 <scols_init_debug@@SMARTCOLS_2.25+0x3fdc>
   16e78:	ldr	w0, [x20, #2092]
   16e7c:	mov	w1, #0x2                   	// #2
   16e80:	bl	8070 <dup2@plt>
   16e84:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16e88:	add	x20, x20, #0x82c
   16e8c:	mov	x19, x20
   16e90:	ldr	w0, [x19], #172
   16e94:	bl	7ae0 <close@plt>
   16e98:	add	x8, sp, #0x8
   16e9c:	add	x0, x8, #0x8
   16ea0:	mov	w2, #0x90                  	// #144
   16ea4:	mov	w1, wzr
   16ea8:	bl	7960 <memset@plt>
   16eac:	adrp	x8, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x4158>
   16eb0:	add	x8, x8, #0x288
   16eb4:	add	x2, x20, #0x14
   16eb8:	add	x1, sp, #0x8
   16ebc:	mov	w0, #0x2                   	// #2
   16ec0:	str	x8, [sp, #8]
   16ec4:	bl	7af0 <sigaction@plt>
   16ec8:	add	x1, sp, #0x8
   16ecc:	mov	w0, #0x1                   	// #1
   16ed0:	mov	x2, x19
   16ed4:	bl	7af0 <sigaction@plt>
   16ed8:	add	x2, x20, #0x144
   16edc:	add	x1, sp, #0x8
   16ee0:	mov	w0, #0xf                   	// #15
   16ee4:	bl	7af0 <sigaction@plt>
   16ee8:	add	x2, x20, #0x1dc
   16eec:	add	x1, sp, #0x8
   16ef0:	mov	w0, #0x3                   	// #3
   16ef4:	bl	7af0 <sigaction@plt>
   16ef8:	add	x2, x20, #0x274
   16efc:	add	x1, sp, #0x8
   16f00:	mov	w0, #0xd                   	// #13
   16f04:	bl	7af0 <sigaction@plt>
   16f08:	b	16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16f0c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16f10:	ldr	w0, [x8, #2096]
   16f14:	cmp	w0, #0x1
   16f18:	b.lt	16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>  // b.tstop
   16f1c:	bl	7ae0 <close@plt>
   16f20:	ldp	x20, x19, [sp, #208]
   16f24:	ldp	x22, x21, [sp, #192]
   16f28:	ldp	x24, x23, [sp, #176]
   16f2c:	ldp	x29, x30, [sp, #160]
   16f30:	add	sp, sp, #0xe0
   16f34:	ret
   16f38:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16f3c:	ldr	w0, [x8, #2092]
   16f40:	cbnz	w0, 16f1c <scols_init_debug@@SMARTCOLS_2.25+0x4074>
   16f44:	b	16f20 <scols_init_debug@@SMARTCOLS_2.25+0x4078>
   16f48:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   16f4c:	add	x1, x1, #0x804
   16f50:	mov	w0, #0x1                   	// #1
   16f54:	bl	82b0 <err@plt>
   16f58:	tbnz	w19, #0, 16f7c <scols_init_debug@@SMARTCOLS_2.25+0x40d4>
   16f5c:	ldr	w0, [sp, #8]
   16f60:	mov	w1, wzr
   16f64:	bl	8070 <dup2@plt>
   16f68:	ldr	w0, [sp, #8]
   16f6c:	bl	7ae0 <close@plt>
   16f70:	add	x8, sp, #0x8
   16f74:	add	x8, x8, #0x4
   16f78:	b	16f9c <scols_init_debug@@SMARTCOLS_2.25+0x40f4>
   16f7c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16f80:	ldr	w0, [x8, #2092]
   16f84:	cmp	w0, #0x1
   16f88:	b.lt	16fa4 <scols_init_debug@@SMARTCOLS_2.25+0x40fc>  // b.tstop
   16f8c:	mov	w1, wzr
   16f90:	bl	8070 <dup2@plt>
   16f94:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   16f98:	add	x8, x8, #0x82c
   16f9c:	ldr	w0, [x8]
   16fa0:	bl	7ae0 <close@plt>
   16fa4:	ldr	x8, [x20, #800]
   16fa8:	blr	x8
   16fac:	ldr	x1, [x20]
   16fb0:	ldr	x0, [x1]
   16fb4:	bl	7c20 <execvp@plt>
   16fb8:	bl	8150 <__errno_location@plt>
   16fbc:	ldr	w8, [x0]
   16fc0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   16fc4:	add	x1, x1, #0x853
   16fc8:	mov	w2, #0x5                   	// #5
   16fcc:	cmp	w8, #0x2
   16fd0:	mov	w8, #0x7e                  	// #126
   16fd4:	mov	x0, xzr
   16fd8:	cinc	w19, w8, eq  // eq = none
   16fdc:	bl	7fc0 <dcgettext@plt>
   16fe0:	ldr	x8, [x20]
   16fe4:	mov	x1, x0
   16fe8:	mov	w0, w19
   16fec:	ldr	x2, [x8]
   16ff0:	bl	82b0 <err@plt>
   16ff4:	sub	sp, sp, #0x30
   16ff8:	stp	x20, x19, [sp, #32]
   16ffc:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   17000:	ldr	w8, [x19, #2088]
   17004:	stp	x29, x30, [sp, #16]
   17008:	add	x29, sp, #0x10
   1700c:	cbz	w8, 17080 <scols_init_debug@@SMARTCOLS_2.25+0x41d8>
   17010:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   17014:	ldr	x8, [x8, #4032]
   17018:	ldr	x0, [x8]
   1701c:	bl	7e40 <fflush@plt>
   17020:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   17024:	ldr	x8, [x8, #4016]
   17028:	ldr	x0, [x8]
   1702c:	bl	7e40 <fflush@plt>
   17030:	mov	w0, #0x1                   	// #1
   17034:	bl	7ae0 <close@plt>
   17038:	mov	w0, #0x2                   	// #2
   1703c:	bl	7ae0 <close@plt>
   17040:	ldr	w19, [x19, #2088]
   17044:	sub	x1, x29, #0x4
   17048:	mov	w2, wzr
   1704c:	mov	w0, w19
   17050:	bl	8220 <waitpid@plt>
   17054:	tbz	w0, #31, 17080 <scols_init_debug@@SMARTCOLS_2.25+0x41d8>
   17058:	bl	8150 <__errno_location@plt>
   1705c:	mov	x20, x0
   17060:	ldr	w8, [x20]
   17064:	cmp	w8, #0x4
   17068:	b.ne	17090 <scols_init_debug@@SMARTCOLS_2.25+0x41e8>  // b.any
   1706c:	sub	x1, x29, #0x4
   17070:	mov	w0, w19
   17074:	mov	w2, wzr
   17078:	bl	8220 <waitpid@plt>
   1707c:	tbnz	w0, #31, 17060 <scols_init_debug@@SMARTCOLS_2.25+0x41b8>
   17080:	ldp	x20, x19, [sp, #32]
   17084:	ldp	x29, x30, [sp, #16]
   17088:	add	sp, sp, #0x30
   1708c:	ret
   17090:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17094:	add	x1, x1, #0x868
   17098:	mov	w2, #0x5                   	// #5
   1709c:	mov	x0, xzr
   170a0:	bl	7fc0 <dcgettext@plt>
   170a4:	ldr	w8, [x20]
   170a8:	mov	x19, x0
   170ac:	mov	w0, w8
   170b0:	bl	7ac0 <strerror@plt>
   170b4:	mov	x2, x0
   170b8:	mov	w0, #0x1                   	// #1
   170bc:	mov	x1, x19
   170c0:	bl	82b0 <err@plt>
   170c4:	stp	x29, x30, [sp, #-32]!
   170c8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   170cc:	ldr	w8, [x8, #2088]
   170d0:	str	x19, [sp, #16]
   170d4:	mov	x29, sp
   170d8:	cbz	w8, 170e8 <scols_init_debug@@SMARTCOLS_2.25+0x4240>
   170dc:	ldr	x19, [sp, #16]
   170e0:	ldp	x29, x30, [sp], #32
   170e4:	ret
   170e8:	mov	w0, #0x1                   	// #1
   170ec:	bl	74d0 <dup@plt>
   170f0:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   170f4:	add	x19, x19, #0x838
   170f8:	str	w0, [x19, #4]
   170fc:	mov	w0, #0x2                   	// #2
   17100:	bl	74d0 <dup@plt>
   17104:	str	w0, [x19]
   17108:	ldr	x19, [sp, #16]
   1710c:	ldp	x29, x30, [sp], #32
   17110:	b	16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x3e18>
   17114:	stp	x29, x30, [sp, #-32]!
   17118:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1711c:	ldr	w8, [x8, #2088]
   17120:	str	x19, [sp, #16]
   17124:	mov	x29, sp
   17128:	cbz	w8, 171c8 <scols_init_debug@@SMARTCOLS_2.25+0x4320>
   1712c:	bl	16ff4 <scols_init_debug@@SMARTCOLS_2.25+0x414c>
   17130:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   17134:	add	x19, x19, #0x820
   17138:	ldr	w0, [x19, #28]
   1713c:	mov	w1, #0x1                   	// #1
   17140:	bl	8070 <dup2@plt>
   17144:	ldr	w0, [x19, #24]
   17148:	mov	w1, #0x2                   	// #2
   1714c:	bl	8070 <dup2@plt>
   17150:	ldr	w0, [x19, #28]
   17154:	bl	7ae0 <close@plt>
   17158:	ldr	w0, [x19, #24]
   1715c:	bl	7ae0 <close@plt>
   17160:	add	x1, x19, #0x20
   17164:	mov	w0, #0x2                   	// #2
   17168:	mov	x2, xzr
   1716c:	bl	7af0 <sigaction@plt>
   17170:	add	x1, x19, #0xb8
   17174:	mov	w0, #0x1                   	// #1
   17178:	mov	x2, xzr
   1717c:	bl	7af0 <sigaction@plt>
   17180:	add	x1, x19, #0x150
   17184:	mov	w0, #0xf                   	// #15
   17188:	mov	x2, xzr
   1718c:	bl	7af0 <sigaction@plt>
   17190:	add	x1, x19, #0x1e8
   17194:	mov	w0, #0x3                   	// #3
   17198:	mov	x2, xzr
   1719c:	bl	7af0 <sigaction@plt>
   171a0:	add	x1, x19, #0x280
   171a4:	mov	w0, #0xd                   	// #13
   171a8:	mov	x2, xzr
   171ac:	bl	7af0 <sigaction@plt>
   171b0:	mov	x0, x19
   171b4:	ldr	x19, [sp, #16]
   171b8:	mov	w2, #0x328                 	// #808
   171bc:	mov	w1, wzr
   171c0:	ldp	x29, x30, [sp], #32
   171c4:	b	7960 <memset@plt>
   171c8:	ldr	x19, [sp, #16]
   171cc:	ldp	x29, x30, [sp], #32
   171d0:	ret
   171d4:	sub	sp, sp, #0x120
   171d8:	add	x8, sp, #0x80
   171dc:	movi	v0.2d, #0x0
   171e0:	mov	w9, #0x1                   	// #1
   171e4:	mov	x0, sp
   171e8:	add	x1, sp, #0x80
   171ec:	mov	w2, #0x80                  	// #128
   171f0:	stp	x29, x30, [sp, #256]
   171f4:	str	x28, [sp, #272]
   171f8:	add	x29, sp, #0x100
   171fc:	str	xzr, [sp, #248]
   17200:	stur	q0, [x8, #8]
   17204:	stur	q0, [x8, #24]
   17208:	stur	q0, [x8, #40]
   1720c:	stur	q0, [x8, #56]
   17210:	stur	q0, [x8, #72]
   17214:	stur	q0, [x8, #88]
   17218:	stur	q0, [x8, #104]
   1721c:	str	x9, [sp, #128]
   17220:	bl	7380 <memcpy@plt>
   17224:	add	x1, sp, #0x80
   17228:	mov	x3, sp
   1722c:	mov	w0, #0x1                   	// #1
   17230:	mov	x2, xzr
   17234:	mov	x4, xzr
   17238:	bl	7f40 <select@plt>
   1723c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17240:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17244:	add	x0, x0, #0x81f
   17248:	add	x1, x1, #0x824
   1724c:	mov	w2, wzr
   17250:	bl	75d0 <setenv@plt>
   17254:	cbz	w0, 17278 <scols_init_debug@@SMARTCOLS_2.25+0x43d0>
   17258:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1725c:	add	x1, x1, #0x829
   17260:	mov	w2, #0x5                   	// #5
   17264:	mov	x0, xzr
   17268:	bl	7fc0 <dcgettext@plt>
   1726c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17270:	add	x1, x1, #0x81f
   17274:	bl	7c50 <warn@plt>
   17278:	ldr	x28, [sp, #272]
   1727c:	ldp	x29, x30, [sp, #256]
   17280:	add	sp, sp, #0x120
   17284:	ret
   17288:	stp	x29, x30, [sp, #-32]!
   1728c:	str	x19, [sp, #16]
   17290:	mov	x29, sp
   17294:	mov	w19, w0
   17298:	bl	16ff4 <scols_init_debug@@SMARTCOLS_2.25+0x414c>
   1729c:	mov	w0, w19
   172a0:	ldr	x19, [sp, #16]
   172a4:	ldp	x29, x30, [sp], #32
   172a8:	b	74c0 <raise@plt>
   172ac:	stp	x29, x30, [sp, #-64]!
   172b0:	stp	x20, x19, [sp, #48]
   172b4:	mov	x29, sp
   172b8:	mov	x20, xzr
   172bc:	str	x23, [sp, #16]
   172c0:	stp	x22, x21, [sp, #32]
   172c4:	str	xzr, [x29, #24]
   172c8:	cbz	x0, 1734c <scols_init_debug@@SMARTCOLS_2.25+0x44a4>
   172cc:	mov	x19, x1
   172d0:	cbz	x1, 1734c <scols_init_debug@@SMARTCOLS_2.25+0x44a4>
   172d4:	mov	x21, x0
   172d8:	mov	w0, #0x4000                	// #16384
   172dc:	bl	7830 <malloc@plt>
   172e0:	cbz	x0, 1736c <scols_init_debug@@SMARTCOLS_2.25+0x44c4>
   172e4:	mov	x22, x0
   172e8:	str	x0, [x19]
   172ec:	mov	w0, #0x1                   	// #1
   172f0:	mov	w1, #0x30                  	// #48
   172f4:	bl	79e0 <calloc@plt>
   172f8:	cbz	x0, 17380 <scols_init_debug@@SMARTCOLS_2.25+0x44d8>
   172fc:	mov	x20, x0
   17300:	bl	8150 <__errno_location@plt>
   17304:	mov	x23, x0
   17308:	str	wzr, [x0]
   1730c:	add	x4, x29, #0x18
   17310:	mov	w3, #0x4000                	// #16384
   17314:	mov	x0, x21
   17318:	mov	x1, x20
   1731c:	mov	x2, x22
   17320:	bl	7390 <getpwnam_r@plt>
   17324:	cbz	w0, 17344 <scols_init_debug@@SMARTCOLS_2.25+0x449c>
   17328:	str	w0, [x23]
   1732c:	mov	x0, x20
   17330:	bl	7cc0 <free@plt>
   17334:	ldr	x0, [x19]
   17338:	bl	7cc0 <free@plt>
   1733c:	mov	x20, xzr
   17340:	b	1734c <scols_init_debug@@SMARTCOLS_2.25+0x44a4>
   17344:	ldr	x8, [x29, #24]
   17348:	cbz	x8, 17364 <scols_init_debug@@SMARTCOLS_2.25+0x44bc>
   1734c:	mov	x0, x20
   17350:	ldp	x20, x19, [sp, #48]
   17354:	ldp	x22, x21, [sp, #32]
   17358:	ldr	x23, [sp, #16]
   1735c:	ldp	x29, x30, [sp], #64
   17360:	ret
   17364:	mov	w0, #0x16                  	// #22
   17368:	b	17328 <scols_init_debug@@SMARTCOLS_2.25+0x4480>
   1736c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17370:	add	x1, x1, #0x87c
   17374:	mov	w0, #0x1                   	// #1
   17378:	mov	w2, #0x4000                	// #16384
   1737c:	bl	82b0 <err@plt>
   17380:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17384:	add	x1, x1, #0x87c
   17388:	mov	w0, #0x1                   	// #1
   1738c:	mov	w2, #0x30                  	// #48
   17390:	bl	82b0 <err@plt>
   17394:	stp	x29, x30, [sp, #-64]!
   17398:	mov	x29, sp
   1739c:	str	x23, [sp, #16]
   173a0:	stp	x22, x21, [sp, #32]
   173a4:	stp	x20, x19, [sp, #48]
   173a8:	str	xzr, [x29, #24]
   173ac:	cbz	x1, 1741c <scols_init_debug@@SMARTCOLS_2.25+0x4574>
   173b0:	mov	w21, w0
   173b4:	mov	w0, #0x4000                	// #16384
   173b8:	mov	x19, x1
   173bc:	bl	7830 <malloc@plt>
   173c0:	cbz	x0, 17448 <scols_init_debug@@SMARTCOLS_2.25+0x45a0>
   173c4:	mov	x22, x0
   173c8:	str	x0, [x19]
   173cc:	mov	w0, #0x1                   	// #1
   173d0:	mov	w1, #0x30                  	// #48
   173d4:	bl	79e0 <calloc@plt>
   173d8:	cbz	x0, 1745c <scols_init_debug@@SMARTCOLS_2.25+0x45b4>
   173dc:	mov	x20, x0
   173e0:	bl	8150 <__errno_location@plt>
   173e4:	mov	x23, x0
   173e8:	str	wzr, [x0]
   173ec:	add	x4, x29, #0x18
   173f0:	mov	w3, #0x4000                	// #16384
   173f4:	mov	w0, w21
   173f8:	mov	x1, x20
   173fc:	mov	x2, x22
   17400:	bl	76c0 <getpwuid_r@plt>
   17404:	cbz	w0, 17438 <scols_init_debug@@SMARTCOLS_2.25+0x4590>
   17408:	str	w0, [x23]
   1740c:	mov	x0, x20
   17410:	bl	7cc0 <free@plt>
   17414:	ldr	x0, [x19]
   17418:	bl	7cc0 <free@plt>
   1741c:	mov	x20, xzr
   17420:	mov	x0, x20
   17424:	ldp	x20, x19, [sp, #48]
   17428:	ldp	x22, x21, [sp, #32]
   1742c:	ldr	x23, [sp, #16]
   17430:	ldp	x29, x30, [sp], #64
   17434:	ret
   17438:	ldr	x8, [x29, #24]
   1743c:	cbnz	x8, 17420 <scols_init_debug@@SMARTCOLS_2.25+0x4578>
   17440:	mov	w0, #0x16                  	// #22
   17444:	b	17408 <scols_init_debug@@SMARTCOLS_2.25+0x4560>
   17448:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1744c:	add	x1, x1, #0x87c
   17450:	mov	w0, #0x1                   	// #1
   17454:	mov	w2, #0x4000                	// #16384
   17458:	bl	82b0 <err@plt>
   1745c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17460:	add	x1, x1, #0x87c
   17464:	mov	w0, #0x1                   	// #1
   17468:	mov	w2, #0x30                  	// #48
   1746c:	bl	82b0 <err@plt>
   17470:	stp	x29, x30, [sp, #-32]!
   17474:	str	x19, [sp, #16]
   17478:	mov	x29, sp
   1747c:	bl	8250 <getlogin@plt>
   17480:	cbz	x0, 1749c <scols_init_debug@@SMARTCOLS_2.25+0x45f4>
   17484:	bl	7aa0 <strdup@plt>
   17488:	cbnz	x0, 174b8 <scols_init_debug@@SMARTCOLS_2.25+0x4610>
   1748c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17490:	add	x1, x1, #0x804
   17494:	mov	w0, #0x1                   	// #1
   17498:	bl	82b0 <err@plt>
   1749c:	bl	8150 <__errno_location@plt>
   174a0:	mov	x19, x0
   174a4:	str	wzr, [x0]
   174a8:	bl	7620 <getuid@plt>
   174ac:	ldr	w8, [x19]
   174b0:	cbz	w8, 174c4 <scols_init_debug@@SMARTCOLS_2.25+0x461c>
   174b4:	mov	x0, xzr
   174b8:	ldr	x19, [sp, #16]
   174bc:	ldp	x29, x30, [sp], #32
   174c0:	ret
   174c4:	bl	7c40 <getpwuid@plt>
   174c8:	cbz	x0, 174b8 <scols_init_debug@@SMARTCOLS_2.25+0x4610>
   174cc:	ldr	x0, [x0]
   174d0:	cbz	x0, 174b8 <scols_init_debug@@SMARTCOLS_2.25+0x4610>
   174d4:	ldrb	w8, [x0]
   174d8:	cbnz	w8, 17484 <scols_init_debug@@SMARTCOLS_2.25+0x45dc>
   174dc:	b	174b4 <scols_init_debug@@SMARTCOLS_2.25+0x460c>
   174e0:	stp	x29, x30, [sp, #-32]!
   174e4:	stp	x20, x19, [sp, #16]
   174e8:	mov	x29, sp
   174ec:	mov	w19, w1
   174f0:	mov	w20, w0
   174f4:	bl	79b0 <random@plt>
   174f8:	sub	w8, w19, w20
   174fc:	add	w8, w8, #0x1
   17500:	sxtw	x9, w8
   17504:	sdiv	x9, x0, x9
   17508:	msub	w8, w9, w8, w0
   1750c:	add	w0, w8, w20
   17510:	ldp	x20, x19, [sp, #16]
   17514:	ldp	x29, x30, [sp], #32
   17518:	ret
   1751c:	stp	x29, x30, [sp, #-32]!
   17520:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17524:	add	x0, x0, #0x8b0
   17528:	mov	w1, #0x80000               	// #524288
   1752c:	str	x19, [sp, #16]
   17530:	mov	x29, sp
   17534:	bl	7890 <open@plt>
   17538:	mov	w19, w0
   1753c:	cmn	w0, #0x1
   17540:	b.eq	1754c <scols_init_debug@@SMARTCOLS_2.25+0x46a4>  // b.none
   17544:	tbz	w19, #31, 17568 <scols_init_debug@@SMARTCOLS_2.25+0x46c0>
   17548:	b	17588 <scols_init_debug@@SMARTCOLS_2.25+0x46e0>
   1754c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17550:	mov	w1, #0x800                 	// #2048
   17554:	add	x0, x0, #0x8bd
   17558:	movk	w1, #0x8, lsl #16
   1755c:	bl	7890 <open@plt>
   17560:	mov	w19, w0
   17564:	tbnz	w19, #31, 17588 <scols_init_debug@@SMARTCOLS_2.25+0x46e0>
   17568:	mov	w1, #0x1                   	// #1
   1756c:	mov	w0, w19
   17570:	bl	7e20 <fcntl@plt>
   17574:	tbnz	w0, #31, 17588 <scols_init_debug@@SMARTCOLS_2.25+0x46e0>
   17578:	orr	w2, w0, #0x1
   1757c:	mov	w1, #0x2                   	// #2
   17580:	mov	w0, w19
   17584:	bl	7e20 <fcntl@plt>
   17588:	bl	1759c <scols_init_debug@@SMARTCOLS_2.25+0x46f4>
   1758c:	mov	w0, w19
   17590:	ldr	x19, [sp, #16]
   17594:	ldp	x29, x30, [sp], #32
   17598:	ret
   1759c:	sub	sp, sp, #0x40
   175a0:	mov	x0, sp
   175a4:	mov	x1, xzr
   175a8:	stp	x29, x30, [sp, #16]
   175ac:	str	x21, [sp, #32]
   175b0:	stp	x20, x19, [sp, #48]
   175b4:	add	x29, sp, #0x10
   175b8:	bl	7980 <gettimeofday@plt>
   175bc:	bl	77c0 <getpid@plt>
   175c0:	mov	w19, w0
   175c4:	bl	7620 <getuid@plt>
   175c8:	ldp	x20, x21, [sp]
   175cc:	eor	w8, w0, w19, lsl #16
   175d0:	eor	x19, x21, x20
   175d4:	eor	w0, w8, w19
   175d8:	bl	7fd0 <srandom@plt>
   175dc:	bl	77c0 <getpid@plt>
   175e0:	eor	w8, w20, w0
   175e4:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   175e8:	ldr	x1, [x0, #2000]
   175ec:	add	x0, x0, #0x7d0
   175f0:	blr	x1
   175f4:	mrs	x9, tpidr_el0
   175f8:	add	x20, x9, x0
   175fc:	strh	w8, [x20]
   17600:	bl	78e0 <getppid@plt>
   17604:	eor	w8, w21, w0
   17608:	lsr	x9, x19, #16
   1760c:	mov	x0, sp
   17610:	mov	x1, xzr
   17614:	strh	w8, [x20, #2]
   17618:	strh	w9, [x20, #4]
   1761c:	bl	7980 <gettimeofday@plt>
   17620:	ldr	w8, [sp]
   17624:	ldr	w9, [sp, #8]
   17628:	eor	w8, w9, w8
   1762c:	ands	w8, w8, #0x1f
   17630:	b.eq	17648 <scols_init_debug@@SMARTCOLS_2.25+0x47a0>  // b.none
   17634:	add	w19, w8, #0x1
   17638:	bl	79b0 <random@plt>
   1763c:	sub	w19, w19, #0x1
   17640:	cmp	w19, #0x1
   17644:	b.gt	17638 <scols_init_debug@@SMARTCOLS_2.25+0x4790>
   17648:	ldp	x20, x19, [sp, #48]
   1764c:	ldr	x21, [sp, #32]
   17650:	ldp	x29, x30, [sp, #16]
   17654:	add	sp, sp, #0x40
   17658:	ret
   1765c:	sub	sp, sp, #0x60
   17660:	stp	x29, x30, [sp, #32]
   17664:	stp	x24, x23, [sp, #48]
   17668:	stp	x22, x21, [sp, #64]
   1766c:	stp	x20, x19, [sp, #80]
   17670:	add	x29, sp, #0x20
   17674:	mov	x19, x1
   17678:	mov	x20, x0
   1767c:	bl	8150 <__errno_location@plt>
   17680:	mov	x23, x0
   17684:	cbz	x19, 1770c <scols_init_debug@@SMARTCOLS_2.25+0x4864>
   17688:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1768c:	ldr	q0, [x8, #2208]
   17690:	mov	w24, wzr
   17694:	mov	x21, x20
   17698:	mov	x22, x19
   1769c:	str	q0, [sp]
   176a0:	mov	w2, #0x1                   	// #1
   176a4:	mov	x0, x21
   176a8:	mov	x1, x22
   176ac:	str	wzr, [x23]
   176b0:	bl	80c0 <getrandom@plt>
   176b4:	cmp	w0, #0x1
   176b8:	b.lt	176d0 <scols_init_debug@@SMARTCOLS_2.25+0x4828>  // b.tstop
   176bc:	mov	w24, wzr
   176c0:	sub	x22, x22, w0, sxtw
   176c4:	add	x21, x21, w0, sxtw
   176c8:	cbnz	x22, 176a0 <scols_init_debug@@SMARTCOLS_2.25+0x47f8>
   176cc:	b	17714 <scols_init_debug@@SMARTCOLS_2.25+0x486c>
   176d0:	ldr	w8, [x23]
   176d4:	cmp	w8, #0x26
   176d8:	b.eq	17720 <scols_init_debug@@SMARTCOLS_2.25+0x4878>  // b.none
   176dc:	cmp	w24, #0x7
   176e0:	b.gt	17714 <scols_init_debug@@SMARTCOLS_2.25+0x486c>
   176e4:	cmp	w8, #0xb
   176e8:	b.ne	17714 <scols_init_debug@@SMARTCOLS_2.25+0x486c>  // b.any
   176ec:	ldr	q0, [sp]
   176f0:	add	x0, sp, #0x10
   176f4:	mov	x1, xzr
   176f8:	str	q0, [sp, #16]
   176fc:	bl	7d30 <nanosleep@plt>
   17700:	add	w24, w24, #0x1
   17704:	cbnz	x22, 176a0 <scols_init_debug@@SMARTCOLS_2.25+0x47f8>
   17708:	b	17714 <scols_init_debug@@SMARTCOLS_2.25+0x486c>
   1770c:	mov	x22, xzr
   17710:	mov	x21, x20
   17714:	ldr	w8, [x23]
   17718:	cmp	w8, #0x26
   1771c:	b.ne	17798 <scols_init_debug@@SMARTCOLS_2.25+0x48f0>  // b.any
   17720:	bl	1751c <scols_init_debug@@SMARTCOLS_2.25+0x4674>
   17724:	tbnz	w0, #31, 17798 <scols_init_debug@@SMARTCOLS_2.25+0x48f0>
   17728:	mov	w23, w0
   1772c:	cbz	x22, 17790 <scols_init_debug@@SMARTCOLS_2.25+0x48e8>
   17730:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17734:	ldr	q0, [x8, #2208]
   17738:	mov	w24, wzr
   1773c:	str	q0, [sp]
   17740:	mov	w0, w23
   17744:	mov	x1, x21
   17748:	mov	x2, x22
   1774c:	bl	7ee0 <read@plt>
   17750:	cmp	x0, #0x0
   17754:	b.le	1776c <scols_init_debug@@SMARTCOLS_2.25+0x48c4>
   17758:	mov	w24, wzr
   1775c:	sub	x22, x22, x0
   17760:	add	x21, x21, x0
   17764:	cbnz	x22, 17740 <scols_init_debug@@SMARTCOLS_2.25+0x4898>
   17768:	b	17790 <scols_init_debug@@SMARTCOLS_2.25+0x48e8>
   1776c:	cmp	w24, #0x8
   17770:	b.gt	17790 <scols_init_debug@@SMARTCOLS_2.25+0x48e8>
   17774:	ldr	q0, [sp]
   17778:	add	x0, sp, #0x10
   1777c:	mov	x1, xzr
   17780:	add	w24, w24, #0x1
   17784:	str	q0, [sp, #16]
   17788:	bl	7d30 <nanosleep@plt>
   1778c:	cbnz	x22, 17740 <scols_init_debug@@SMARTCOLS_2.25+0x4898>
   17790:	mov	w0, w23
   17794:	bl	7ae0 <close@plt>
   17798:	bl	1759c <scols_init_debug@@SMARTCOLS_2.25+0x46f4>
   1779c:	cbz	x19, 177c0 <scols_init_debug@@SMARTCOLS_2.25+0x4918>
   177a0:	mov	x21, x19
   177a4:	mov	x22, x20
   177a8:	bl	79b0 <random@plt>
   177ac:	ldrb	w8, [x22]
   177b0:	subs	x21, x21, #0x1
   177b4:	eor	w8, w8, w0, lsr #7
   177b8:	strb	w8, [x22], #1
   177bc:	b.ne	177a8 <scols_init_debug@@SMARTCOLS_2.25+0x4900>  // b.any
   177c0:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   177c4:	ldr	x1, [x0, #2000]
   177c8:	add	x0, x0, #0x7d0
   177cc:	blr	x1
   177d0:	mrs	x21, tpidr_el0
   177d4:	add	x22, x21, x0
   177d8:	ldr	w8, [x22]
   177dc:	ldrh	w23, [x22, #4]
   177e0:	mov	w0, #0xb2                  	// #178
   177e4:	str	w8, [sp, #16]
   177e8:	strh	w23, [sp, #20]
   177ec:	bl	8210 <syscall@plt>
   177f0:	eor	w8, w23, w0
   177f4:	strh	w8, [x22, #4]
   177f8:	cbz	x19, 17818 <scols_init_debug@@SMARTCOLS_2.25+0x4970>
   177fc:	add	x0, sp, #0x10
   17800:	bl	7f10 <jrand48@plt>
   17804:	ldrb	w8, [x20]
   17808:	subs	x19, x19, #0x1
   1780c:	eor	w8, w8, w0, lsr #7
   17810:	strb	w8, [x20], #1
   17814:	b.ne	177fc <scols_init_debug@@SMARTCOLS_2.25+0x4954>  // b.any
   17818:	ldr	w8, [sp, #16]
   1781c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   17820:	ldr	x1, [x0, #2000]
   17824:	add	x0, x0, #0x7d0
   17828:	blr	x1
   1782c:	str	w8, [x21, x0]
   17830:	ldp	x20, x19, [sp, #80]
   17834:	ldp	x22, x21, [sp, #64]
   17838:	ldp	x24, x23, [sp, #48]
   1783c:	ldp	x29, x30, [sp, #32]
   17840:	add	sp, sp, #0x60
   17844:	ret
   17848:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1784c:	add	x1, x1, #0x8c9
   17850:	mov	w2, #0x5                   	// #5
   17854:	mov	x0, xzr
   17858:	b	7fc0 <dcgettext@plt>
   1785c:	stp	x29, x30, [sp, #-80]!
   17860:	stp	x26, x25, [sp, #16]
   17864:	stp	x24, x23, [sp, #32]
   17868:	stp	x22, x21, [sp, #48]
   1786c:	stp	x20, x19, [sp, #64]
   17870:	adrp	x22, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   17874:	ldr	x22, [x22, #4048]
   17878:	mov	x19, x1
   1787c:	mov	w20, w0
   17880:	mov	x8, xzr
   17884:	ldr	x21, [x22]
   17888:	mov	x29, sp
   1788c:	ldr	x9, [x21, x8]
   17890:	add	x8, x8, #0x8
   17894:	cbnz	x9, 1788c <scols_init_debug@@SMARTCOLS_2.25+0x49e4>
   17898:	and	x0, x8, #0x7fffffff8
   1789c:	bl	7830 <malloc@plt>
   178a0:	str	x0, [x22]
   178a4:	cbz	x0, 17938 <scols_init_debug@@SMARTCOLS_2.25+0x4a90>
   178a8:	mov	x8, x0
   178ac:	ldr	x0, [x21]
   178b0:	cbz	x0, 178fc <scols_init_debug@@SMARTCOLS_2.25+0x4a54>
   178b4:	mov	x25, xzr
   178b8:	add	x24, x21, #0x8
   178bc:	mov	x23, #0xffffffff00000000    	// #-4294967296
   178c0:	mov	x26, #0x100000000           	// #4294967296
   178c4:	bl	7aa0 <strdup@plt>
   178c8:	ldr	x8, [x22]
   178cc:	str	x0, [x8, x25, lsl #3]
   178d0:	cbz	x0, 17938 <scols_init_debug@@SMARTCOLS_2.25+0x4a90>
   178d4:	ldr	x0, [x24, x25, lsl #3]
   178d8:	add	x8, x25, #0x1
   178dc:	add	x23, x23, x26
   178e0:	mov	x25, x8
   178e4:	cbnz	x0, 178c4 <scols_init_debug@@SMARTCOLS_2.25+0x4a1c>
   178e8:	ldr	x9, [x22]
   178ec:	str	xzr, [x9, w8, uxtw #3]
   178f0:	cbz	w8, 17900 <scols_init_debug@@SMARTCOLS_2.25+0x4a58>
   178f4:	add	x8, x21, x23, asr #29
   178f8:	b	17908 <scols_init_debug@@SMARTCOLS_2.25+0x4a60>
   178fc:	str	xzr, [x8]
   17900:	sub	w8, w20, #0x1
   17904:	add	x8, x19, w8, sxtw #3
   17908:	ldr	x20, [x8]
   1790c:	mov	x0, x20
   17910:	bl	7440 <strlen@plt>
   17914:	ldr	x8, [x19]
   17918:	add	x9, x20, x0
   1791c:	sub	x8, x9, x8
   17920:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   17924:	cmp	x8, #0x2
   17928:	str	x8, [x9, #2888]
   1792c:	b.cc	17938 <scols_init_debug@@SMARTCOLS_2.25+0x4a90>  // b.lo, b.ul, b.last
   17930:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   17934:	str	x19, [x8, #2896]
   17938:	ldp	x20, x19, [sp, #64]
   1793c:	ldp	x22, x21, [sp, #48]
   17940:	ldp	x24, x23, [sp, #32]
   17944:	ldp	x26, x25, [sp, #16]
   17948:	ldp	x29, x30, [sp], #80
   1794c:	ret
   17950:	stp	x29, x30, [sp, #-64]!
   17954:	str	x28, [sp, #16]
   17958:	stp	x22, x21, [sp, #32]
   1795c:	stp	x20, x19, [sp, #48]
   17960:	mov	x29, sp
   17964:	sub	sp, sp, #0x800
   17968:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1796c:	ldr	x8, [x22, #2896]
   17970:	cbz	x8, 179fc <scols_init_debug@@SMARTCOLS_2.25+0x4b54>
   17974:	mov	x19, x1
   17978:	mov	x20, x0
   1797c:	bl	7440 <strlen@plt>
   17980:	mov	x21, x0
   17984:	mov	x0, x19
   17988:	bl	7440 <strlen@plt>
   1798c:	add	x8, x21, x0
   17990:	add	x8, x8, #0x5
   17994:	cmp	x8, #0x800
   17998:	b.hi	179fc <scols_init_debug@@SMARTCOLS_2.25+0x4b54>  // b.pmore
   1799c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   179a0:	add	x1, x1, #0x8de
   179a4:	mov	x0, sp
   179a8:	mov	x2, x20
   179ac:	mov	x3, x19
   179b0:	mov	x21, sp
   179b4:	bl	7610 <sprintf@plt>
   179b8:	mov	x0, sp
   179bc:	bl	7440 <strlen@plt>
   179c0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   179c4:	ldr	x2, [x8, #2888]
   179c8:	sub	x8, x2, #0x2
   179cc:	cmp	x0, x8
   179d0:	b.ls	179d8 <scols_init_debug@@SMARTCOLS_2.25+0x4b30>  // b.plast
   179d4:	strb	wzr, [x21, x8]
   179d8:	ldr	x19, [x22, #2896]
   179dc:	mov	w1, wzr
   179e0:	ldr	x0, [x19]
   179e4:	bl	7960 <memset@plt>
   179e8:	ldr	x0, [x19]
   179ec:	mov	x1, sp
   179f0:	bl	7e60 <strcpy@plt>
   179f4:	ldr	x8, [x22, #2896]
   179f8:	str	xzr, [x8, #8]
   179fc:	add	sp, sp, #0x800
   17a00:	ldp	x20, x19, [sp, #48]
   17a04:	ldp	x22, x21, [sp, #32]
   17a08:	ldr	x28, [sp, #16]
   17a0c:	ldp	x29, x30, [sp], #64
   17a10:	ret
   17a14:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   17a18:	str	w0, [x8, #2056]
   17a1c:	ret
   17a20:	sub	sp, sp, #0x70
   17a24:	stp	x29, x30, [sp, #16]
   17a28:	stp	x28, x27, [sp, #32]
   17a2c:	stp	x26, x25, [sp, #48]
   17a30:	stp	x24, x23, [sp, #64]
   17a34:	stp	x22, x21, [sp, #80]
   17a38:	stp	x20, x19, [sp, #96]
   17a3c:	add	x29, sp, #0x10
   17a40:	str	xzr, [x1]
   17a44:	cbz	x0, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17a48:	ldrb	w23, [x0]
   17a4c:	mov	x20, x0
   17a50:	cbz	x23, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17a54:	mov	x21, x2
   17a58:	mov	x19, x1
   17a5c:	bl	7c60 <__ctype_b_loc@plt>
   17a60:	ldr	x8, [x0]
   17a64:	mov	x22, x0
   17a68:	ldrh	w9, [x8, x23, lsl #1]
   17a6c:	tbz	w9, #13, 17a80 <scols_init_debug@@SMARTCOLS_2.25+0x4bd8>
   17a70:	add	x9, x20, #0x1
   17a74:	ldrb	w23, [x9], #1
   17a78:	ldrh	w10, [x8, x23, lsl #1]
   17a7c:	tbnz	w10, #13, 17a74 <scols_init_debug@@SMARTCOLS_2.25+0x4bcc>
   17a80:	cmp	w23, #0x2d
   17a84:	b.ne	17abc <scols_init_debug@@SMARTCOLS_2.25+0x4c14>  // b.any
   17a88:	mov	w24, #0xffffffea            	// #-22
   17a8c:	neg	w19, w24
   17a90:	bl	8150 <__errno_location@plt>
   17a94:	str	w19, [x0]
   17a98:	mov	w0, w24
   17a9c:	ldp	x20, x19, [sp, #96]
   17aa0:	ldp	x22, x21, [sp, #80]
   17aa4:	ldp	x24, x23, [sp, #64]
   17aa8:	ldp	x26, x25, [sp, #48]
   17aac:	ldp	x28, x27, [sp, #32]
   17ab0:	ldp	x29, x30, [sp, #16]
   17ab4:	add	sp, sp, #0x70
   17ab8:	ret
   17abc:	bl	8150 <__errno_location@plt>
   17ac0:	mov	x23, x0
   17ac4:	str	wzr, [x0]
   17ac8:	add	x1, sp, #0x8
   17acc:	mov	x0, x20
   17ad0:	mov	w2, wzr
   17ad4:	str	xzr, [sp, #8]
   17ad8:	bl	7b60 <strtoumax@plt>
   17adc:	ldr	x25, [sp, #8]
   17ae0:	ldr	w8, [x23]
   17ae4:	cmp	x25, x20
   17ae8:	b.eq	17c68 <scols_init_debug@@SMARTCOLS_2.25+0x4dc0>  // b.none
   17aec:	add	x9, x0, #0x1
   17af0:	mov	x20, x0
   17af4:	cmp	x9, #0x1
   17af8:	b.hi	17b00 <scols_init_debug@@SMARTCOLS_2.25+0x4c58>  // b.pmore
   17afc:	cbnz	w8, 17c6c <scols_init_debug@@SMARTCOLS_2.25+0x4dc4>
   17b00:	cbz	x25, 17c78 <scols_init_debug@@SMARTCOLS_2.25+0x4dd0>
   17b04:	ldrb	w8, [x25]
   17b08:	cbz	w8, 17c78 <scols_init_debug@@SMARTCOLS_2.25+0x4dd0>
   17b0c:	mov	w27, wzr
   17b10:	mov	x28, xzr
   17b14:	mov	w8, #0x400                 	// #1024
   17b18:	str	x8, [sp]
   17b1c:	ldrb	w8, [x25, #1]
   17b20:	cmp	w8, #0x61
   17b24:	b.le	17b50 <scols_init_debug@@SMARTCOLS_2.25+0x4ca8>
   17b28:	cmp	w8, #0x62
   17b2c:	b.eq	17b58 <scols_init_debug@@SMARTCOLS_2.25+0x4cb0>  // b.none
   17b30:	cmp	w8, #0x69
   17b34:	b.ne	17b68 <scols_init_debug@@SMARTCOLS_2.25+0x4cc0>  // b.any
   17b38:	ldrb	w8, [x25, #2]
   17b3c:	orr	w8, w8, #0x20
   17b40:	cmp	w8, #0x62
   17b44:	b.ne	17b68 <scols_init_debug@@SMARTCOLS_2.25+0x4cc0>  // b.any
   17b48:	ldrb	w8, [x25, #3]
   17b4c:	b	17b64 <scols_init_debug@@SMARTCOLS_2.25+0x4cbc>
   17b50:	cmp	w8, #0x42
   17b54:	b.ne	17b64 <scols_init_debug@@SMARTCOLS_2.25+0x4cbc>  // b.any
   17b58:	ldrb	w8, [x25, #2]
   17b5c:	cbnz	w8, 17b68 <scols_init_debug@@SMARTCOLS_2.25+0x4cc0>
   17b60:	b	17c88 <scols_init_debug@@SMARTCOLS_2.25+0x4de0>
   17b64:	cbz	w8, 17c90 <scols_init_debug@@SMARTCOLS_2.25+0x4de8>
   17b68:	bl	7740 <localeconv@plt>
   17b6c:	cbz	x0, 17b8c <scols_init_debug@@SMARTCOLS_2.25+0x4ce4>
   17b70:	ldr	x24, [x0]
   17b74:	cbz	x24, 17b98 <scols_init_debug@@SMARTCOLS_2.25+0x4cf0>
   17b78:	mov	x0, x24
   17b7c:	bl	7440 <strlen@plt>
   17b80:	mov	x26, x0
   17b84:	mov	w8, #0x1                   	// #1
   17b88:	b	17ba0 <scols_init_debug@@SMARTCOLS_2.25+0x4cf8>
   17b8c:	mov	w8, wzr
   17b90:	mov	x24, xzr
   17b94:	b	17b9c <scols_init_debug@@SMARTCOLS_2.25+0x4cf4>
   17b98:	mov	w8, wzr
   17b9c:	mov	x26, xzr
   17ba0:	cbnz	x28, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17ba4:	ldrb	w9, [x25]
   17ba8:	eor	w8, w8, #0x1
   17bac:	cmp	w9, #0x0
   17bb0:	cset	w9, eq  // eq = none
   17bb4:	orr	w8, w8, w9
   17bb8:	tbnz	w8, #0, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17bbc:	mov	x0, x24
   17bc0:	mov	x1, x25
   17bc4:	mov	x2, x26
   17bc8:	bl	7900 <strncmp@plt>
   17bcc:	cbnz	w0, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17bd0:	add	x24, x25, x26
   17bd4:	ldrb	w8, [x24]
   17bd8:	cmp	w8, #0x30
   17bdc:	b.ne	17bf0 <scols_init_debug@@SMARTCOLS_2.25+0x4d48>  // b.any
   17be0:	ldrb	w8, [x24, #1]!
   17be4:	add	w27, w27, #0x1
   17be8:	cmp	w8, #0x30
   17bec:	b.eq	17be0 <scols_init_debug@@SMARTCOLS_2.25+0x4d38>  // b.none
   17bf0:	ldr	x9, [x22]
   17bf4:	sxtb	x8, w8
   17bf8:	ldrh	w8, [x9, x8, lsl #1]
   17bfc:	tbnz	w8, #11, 17c10 <scols_init_debug@@SMARTCOLS_2.25+0x4d68>
   17c00:	mov	x28, xzr
   17c04:	str	x24, [sp, #8]
   17c08:	mov	x25, x24
   17c0c:	b	17b1c <scols_init_debug@@SMARTCOLS_2.25+0x4c74>
   17c10:	add	x1, sp, #0x8
   17c14:	mov	x0, x24
   17c18:	mov	w2, wzr
   17c1c:	str	wzr, [x23]
   17c20:	str	xzr, [sp, #8]
   17c24:	bl	7b60 <strtoumax@plt>
   17c28:	ldr	x25, [sp, #8]
   17c2c:	ldr	w8, [x23]
   17c30:	cmp	x25, x24
   17c34:	b.eq	17c68 <scols_init_debug@@SMARTCOLS_2.25+0x4dc0>  // b.none
   17c38:	add	x9, x0, #0x1
   17c3c:	cmp	x9, #0x1
   17c40:	b.hi	17c48 <scols_init_debug@@SMARTCOLS_2.25+0x4da0>  // b.pmore
   17c44:	cbnz	w8, 17c6c <scols_init_debug@@SMARTCOLS_2.25+0x4dc4>
   17c48:	mov	x28, xzr
   17c4c:	cbz	x0, 17b1c <scols_init_debug@@SMARTCOLS_2.25+0x4c74>
   17c50:	cbz	x25, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17c54:	ldrb	w8, [x25]
   17c58:	mov	w24, #0xffffffea            	// #-22
   17c5c:	mov	x28, x0
   17c60:	cbnz	w8, 17b1c <scols_init_debug@@SMARTCOLS_2.25+0x4c74>
   17c64:	b	17a8c <scols_init_debug@@SMARTCOLS_2.25+0x4be4>
   17c68:	cbz	w8, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17c6c:	neg	w24, w8
   17c70:	tbz	w24, #31, 17a98 <scols_init_debug@@SMARTCOLS_2.25+0x4bf0>
   17c74:	b	17a8c <scols_init_debug@@SMARTCOLS_2.25+0x4be4>
   17c78:	mov	w24, wzr
   17c7c:	str	x20, [x19]
   17c80:	tbz	w24, #31, 17a98 <scols_init_debug@@SMARTCOLS_2.25+0x4bf0>
   17c84:	b	17a8c <scols_init_debug@@SMARTCOLS_2.25+0x4be4>
   17c88:	mov	w8, #0x3e8                 	// #1000
   17c8c:	str	x8, [sp]
   17c90:	ldrsb	w23, [x25]
   17c94:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17c98:	add	x22, x22, #0x8fc
   17c9c:	mov	w2, #0x9                   	// #9
   17ca0:	mov	x0, x22
   17ca4:	mov	w1, w23
   17ca8:	bl	7ef0 <memchr@plt>
   17cac:	cbnz	x0, 17ccc <scols_init_debug@@SMARTCOLS_2.25+0x4e24>
   17cb0:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17cb4:	add	x22, x22, #0x905
   17cb8:	mov	w2, #0x9                   	// #9
   17cbc:	mov	x0, x22
   17cc0:	mov	w1, w23
   17cc4:	bl	7ef0 <memchr@plt>
   17cc8:	cbz	x0, 17a88 <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   17ccc:	ldr	x11, [sp]
   17cd0:	sub	w8, w0, w22
   17cd4:	adds	w8, w8, #0x1
   17cd8:	b.cs	17cfc <scols_init_debug@@SMARTCOLS_2.25+0x4e54>  // b.hs, b.nlast
   17cdc:	mvn	w9, w0
   17ce0:	add	w9, w9, w22
   17ce4:	umulh	x10, x11, x20
   17ce8:	cmp	xzr, x10
   17cec:	b.ne	17d04 <scols_init_debug@@SMARTCOLS_2.25+0x4e5c>  // b.any
   17cf0:	adds	w9, w9, #0x1
   17cf4:	mul	x20, x20, x11
   17cf8:	b.cc	17ce4 <scols_init_debug@@SMARTCOLS_2.25+0x4e3c>  // b.lo, b.ul, b.last
   17cfc:	mov	w24, wzr
   17d00:	b	17d08 <scols_init_debug@@SMARTCOLS_2.25+0x4e60>
   17d04:	mov	w24, #0xffffffde            	// #-34
   17d08:	cbz	x21, 17d10 <scols_init_debug@@SMARTCOLS_2.25+0x4e68>
   17d0c:	str	w8, [x21]
   17d10:	cbz	x28, 17c7c <scols_init_debug@@SMARTCOLS_2.25+0x4dd4>
   17d14:	cbz	w8, 17c7c <scols_init_debug@@SMARTCOLS_2.25+0x4dd4>
   17d18:	mvn	w8, w0
   17d1c:	add	w9, w8, w22
   17d20:	mov	w8, #0x1                   	// #1
   17d24:	umulh	x10, x11, x8
   17d28:	cmp	xzr, x10
   17d2c:	b.ne	17d3c <scols_init_debug@@SMARTCOLS_2.25+0x4e94>  // b.any
   17d30:	adds	w9, w9, #0x1
   17d34:	mul	x8, x8, x11
   17d38:	b.cc	17d24 <scols_init_debug@@SMARTCOLS_2.25+0x4e7c>  // b.lo, b.ul, b.last
   17d3c:	mov	w9, #0xa                   	// #10
   17d40:	cmp	x28, #0xb
   17d44:	b.cc	17d58 <scols_init_debug@@SMARTCOLS_2.25+0x4eb0>  // b.lo, b.ul, b.last
   17d48:	add	x9, x9, x9, lsl #2
   17d4c:	lsl	x9, x9, #1
   17d50:	cmp	x9, x28
   17d54:	b.cc	17d48 <scols_init_debug@@SMARTCOLS_2.25+0x4ea0>  // b.lo, b.ul, b.last
   17d58:	cmp	w27, #0x1
   17d5c:	b.lt	17d70 <scols_init_debug@@SMARTCOLS_2.25+0x4ec8>  // b.tstop
   17d60:	add	x9, x9, x9, lsl #2
   17d64:	subs	w27, w27, #0x1
   17d68:	lsl	x9, x9, #1
   17d6c:	b.ne	17d60 <scols_init_debug@@SMARTCOLS_2.25+0x4eb8>  // b.any
   17d70:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
   17d74:	mov	w12, #0x1                   	// #1
   17d78:	movk	x10, #0xcccd
   17d7c:	mov	w11, #0xa                   	// #10
   17d80:	umulh	x13, x28, x10
   17d84:	lsr	x13, x13, #3
   17d88:	add	x14, x12, x12, lsl #2
   17d8c:	msub	x15, x13, x11, x28
   17d90:	lsl	x14, x14, #1
   17d94:	cbz	x15, 17da8 <scols_init_debug@@SMARTCOLS_2.25+0x4f00>
   17d98:	udiv	x12, x9, x12
   17d9c:	udiv	x12, x12, x15
   17da0:	udiv	x12, x8, x12
   17da4:	add	x20, x12, x20
   17da8:	cmp	x28, #0x9
   17dac:	mov	x28, x13
   17db0:	mov	x12, x14
   17db4:	b.hi	17d80 <scols_init_debug@@SMARTCOLS_2.25+0x4ed8>  // b.pmore
   17db8:	b	17c7c <scols_init_debug@@SMARTCOLS_2.25+0x4dd4>
   17dbc:	mov	x2, xzr
   17dc0:	b	17a20 <scols_init_debug@@SMARTCOLS_2.25+0x4b78>
   17dc4:	stp	x29, x30, [sp, #-48]!
   17dc8:	stp	x20, x19, [sp, #32]
   17dcc:	mov	x20, x1
   17dd0:	mov	x19, x0
   17dd4:	str	x21, [sp, #16]
   17dd8:	mov	x29, sp
   17ddc:	cbz	x0, 17e10 <scols_init_debug@@SMARTCOLS_2.25+0x4f68>
   17de0:	ldrb	w21, [x19]
   17de4:	mov	x8, x19
   17de8:	cbz	w21, 17e14 <scols_init_debug@@SMARTCOLS_2.25+0x4f6c>
   17dec:	bl	7c60 <__ctype_b_loc@plt>
   17df0:	ldr	x9, [x0]
   17df4:	mov	x8, x19
   17df8:	and	x10, x21, #0xff
   17dfc:	ldrh	w10, [x9, x10, lsl #1]
   17e00:	tbz	w10, #11, 17e14 <scols_init_debug@@SMARTCOLS_2.25+0x4f6c>
   17e04:	ldrb	w21, [x8, #1]!
   17e08:	cbnz	w21, 17df8 <scols_init_debug@@SMARTCOLS_2.25+0x4f50>
   17e0c:	b	17e14 <scols_init_debug@@SMARTCOLS_2.25+0x4f6c>
   17e10:	mov	x8, xzr
   17e14:	cbz	x20, 17e1c <scols_init_debug@@SMARTCOLS_2.25+0x4f74>
   17e18:	str	x8, [x20]
   17e1c:	cmp	x8, x19
   17e20:	b.ls	17e34 <scols_init_debug@@SMARTCOLS_2.25+0x4f8c>  // b.plast
   17e24:	ldrb	w8, [x8]
   17e28:	cmp	w8, #0x0
   17e2c:	cset	w0, eq  // eq = none
   17e30:	b	17e38 <scols_init_debug@@SMARTCOLS_2.25+0x4f90>
   17e34:	mov	w0, wzr
   17e38:	ldp	x20, x19, [sp, #32]
   17e3c:	ldr	x21, [sp, #16]
   17e40:	ldp	x29, x30, [sp], #48
   17e44:	ret
   17e48:	stp	x29, x30, [sp, #-48]!
   17e4c:	stp	x20, x19, [sp, #32]
   17e50:	mov	x20, x1
   17e54:	mov	x19, x0
   17e58:	str	x21, [sp, #16]
   17e5c:	mov	x29, sp
   17e60:	cbz	x0, 17e94 <scols_init_debug@@SMARTCOLS_2.25+0x4fec>
   17e64:	ldrb	w21, [x19]
   17e68:	mov	x8, x19
   17e6c:	cbz	w21, 17e98 <scols_init_debug@@SMARTCOLS_2.25+0x4ff0>
   17e70:	bl	7c60 <__ctype_b_loc@plt>
   17e74:	ldr	x9, [x0]
   17e78:	mov	x8, x19
   17e7c:	and	x10, x21, #0xff
   17e80:	ldrh	w10, [x9, x10, lsl #1]
   17e84:	tbz	w10, #12, 17e98 <scols_init_debug@@SMARTCOLS_2.25+0x4ff0>
   17e88:	ldrb	w21, [x8, #1]!
   17e8c:	cbnz	w21, 17e7c <scols_init_debug@@SMARTCOLS_2.25+0x4fd4>
   17e90:	b	17e98 <scols_init_debug@@SMARTCOLS_2.25+0x4ff0>
   17e94:	mov	x8, xzr
   17e98:	cbz	x20, 17ea0 <scols_init_debug@@SMARTCOLS_2.25+0x4ff8>
   17e9c:	str	x8, [x20]
   17ea0:	cmp	x8, x19
   17ea4:	b.ls	17eb8 <scols_init_debug@@SMARTCOLS_2.25+0x5010>  // b.plast
   17ea8:	ldrb	w8, [x8]
   17eac:	cmp	w8, #0x0
   17eb0:	cset	w0, eq  // eq = none
   17eb4:	b	17ebc <scols_init_debug@@SMARTCOLS_2.25+0x5014>
   17eb8:	mov	w0, wzr
   17ebc:	ldp	x20, x19, [sp, #32]
   17ec0:	ldr	x21, [sp, #16]
   17ec4:	ldp	x29, x30, [sp], #48
   17ec8:	ret
   17ecc:	sub	sp, sp, #0x110
   17ed0:	stp	x29, x30, [sp, #208]
   17ed4:	add	x29, sp, #0xd0
   17ed8:	mov	x8, #0xffffffffffffffd0    	// #-48
   17edc:	mov	x9, sp
   17ee0:	sub	x10, x29, #0x50
   17ee4:	stp	x28, x23, [sp, #224]
   17ee8:	stp	x22, x21, [sp, #240]
   17eec:	stp	x20, x19, [sp, #256]
   17ef0:	mov	x20, x1
   17ef4:	mov	x19, x0
   17ef8:	movk	x8, #0xff80, lsl #32
   17efc:	add	x11, x29, #0x40
   17f00:	add	x9, x9, #0x80
   17f04:	add	x22, x10, #0x30
   17f08:	mov	w23, #0xffffffd0            	// #-48
   17f0c:	stp	x2, x3, [x29, #-80]
   17f10:	stp	x4, x5, [x29, #-64]
   17f14:	stp	x6, x7, [x29, #-48]
   17f18:	stp	q1, q2, [sp, #16]
   17f1c:	stp	q3, q4, [sp, #48]
   17f20:	str	q0, [sp]
   17f24:	stp	q5, q6, [sp, #80]
   17f28:	str	q7, [sp, #112]
   17f2c:	stp	x9, x8, [x29, #-16]
   17f30:	stp	x11, x22, [x29, #-32]
   17f34:	tbnz	w23, #31, 17f40 <scols_init_debug@@SMARTCOLS_2.25+0x5098>
   17f38:	mov	w8, w23
   17f3c:	b	17f58 <scols_init_debug@@SMARTCOLS_2.25+0x50b0>
   17f40:	add	w8, w23, #0x8
   17f44:	cmn	w23, #0x8
   17f48:	stur	w8, [x29, #-8]
   17f4c:	b.gt	17f58 <scols_init_debug@@SMARTCOLS_2.25+0x50b0>
   17f50:	add	x9, x22, w23, sxtw
   17f54:	b	17f64 <scols_init_debug@@SMARTCOLS_2.25+0x50bc>
   17f58:	ldur	x9, [x29, #-32]
   17f5c:	add	x10, x9, #0x8
   17f60:	stur	x10, [x29, #-32]
   17f64:	ldr	x1, [x9]
   17f68:	cbz	x1, 17fe0 <scols_init_debug@@SMARTCOLS_2.25+0x5138>
   17f6c:	tbnz	w8, #31, 17f78 <scols_init_debug@@SMARTCOLS_2.25+0x50d0>
   17f70:	mov	w23, w8
   17f74:	b	17f90 <scols_init_debug@@SMARTCOLS_2.25+0x50e8>
   17f78:	add	w23, w8, #0x8
   17f7c:	cmn	w8, #0x8
   17f80:	stur	w23, [x29, #-8]
   17f84:	b.gt	17f90 <scols_init_debug@@SMARTCOLS_2.25+0x50e8>
   17f88:	add	x8, x22, w8, sxtw
   17f8c:	b	17f9c <scols_init_debug@@SMARTCOLS_2.25+0x50f4>
   17f90:	ldur	x8, [x29, #-32]
   17f94:	add	x9, x8, #0x8
   17f98:	stur	x9, [x29, #-32]
   17f9c:	ldr	x21, [x8]
   17fa0:	cbz	x21, 17fe0 <scols_init_debug@@SMARTCOLS_2.25+0x5138>
   17fa4:	mov	x0, x19
   17fa8:	bl	7c30 <strcmp@plt>
   17fac:	cbz	w0, 17fc4 <scols_init_debug@@SMARTCOLS_2.25+0x511c>
   17fb0:	mov	x0, x19
   17fb4:	mov	x1, x21
   17fb8:	bl	7c30 <strcmp@plt>
   17fbc:	cbnz	w0, 17f34 <scols_init_debug@@SMARTCOLS_2.25+0x508c>
   17fc0:	b	17fc8 <scols_init_debug@@SMARTCOLS_2.25+0x5120>
   17fc4:	mov	w0, #0x1                   	// #1
   17fc8:	ldp	x20, x19, [sp, #256]
   17fcc:	ldp	x22, x21, [sp, #240]
   17fd0:	ldp	x28, x23, [sp, #224]
   17fd4:	ldp	x29, x30, [sp, #208]
   17fd8:	add	sp, sp, #0x110
   17fdc:	ret
   17fe0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   17fe4:	ldr	w0, [x8, #2056]
   17fe8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   17fec:	add	x1, x1, #0x90e
   17ff0:	mov	x2, x20
   17ff4:	mov	x3, x19
   17ff8:	bl	80a0 <errx@plt>
   17ffc:	cbz	x1, 18020 <scols_init_debug@@SMARTCOLS_2.25+0x5178>
   18000:	sxtb	w8, w2
   18004:	ldrsb	w9, [x0]
   18008:	cbz	w9, 18020 <scols_init_debug@@SMARTCOLS_2.25+0x5178>
   1800c:	cmp	w8, w9
   18010:	b.eq	18024 <scols_init_debug@@SMARTCOLS_2.25+0x517c>  // b.none
   18014:	sub	x1, x1, #0x1
   18018:	add	x0, x0, #0x1
   1801c:	cbnz	x1, 18004 <scols_init_debug@@SMARTCOLS_2.25+0x515c>
   18020:	mov	x0, xzr
   18024:	ret
   18028:	stp	x29, x30, [sp, #-32]!
   1802c:	stp	x20, x19, [sp, #16]
   18030:	mov	x29, sp
   18034:	mov	x20, x1
   18038:	mov	x19, x0
   1803c:	bl	1807c <scols_init_debug@@SMARTCOLS_2.25+0x51d4>
   18040:	cmp	w0, w0, sxth
   18044:	b.ne	18054 <scols_init_debug@@SMARTCOLS_2.25+0x51ac>  // b.any
   18048:	ldp	x20, x19, [sp, #16]
   1804c:	ldp	x29, x30, [sp], #32
   18050:	ret
   18054:	bl	8150 <__errno_location@plt>
   18058:	mov	w8, #0x22                  	// #34
   1805c:	str	w8, [x0]
   18060:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   18064:	ldr	w0, [x8, #2056]
   18068:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1806c:	add	x1, x1, #0x90e
   18070:	mov	x2, x20
   18074:	mov	x3, x19
   18078:	bl	82b0 <err@plt>
   1807c:	stp	x29, x30, [sp, #-32]!
   18080:	stp	x20, x19, [sp, #16]
   18084:	mov	x29, sp
   18088:	mov	x20, x1
   1808c:	mov	x19, x0
   18090:	bl	18134 <scols_init_debug@@SMARTCOLS_2.25+0x528c>
   18094:	cmp	x0, w0, sxtw
   18098:	b.ne	180a8 <scols_init_debug@@SMARTCOLS_2.25+0x5200>  // b.any
   1809c:	ldp	x20, x19, [sp, #16]
   180a0:	ldp	x29, x30, [sp], #32
   180a4:	ret
   180a8:	bl	8150 <__errno_location@plt>
   180ac:	mov	w8, #0x22                  	// #34
   180b0:	str	w8, [x0]
   180b4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   180b8:	ldr	w0, [x8, #2056]
   180bc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   180c0:	add	x1, x1, #0x90e
   180c4:	mov	x2, x20
   180c8:	mov	x3, x19
   180cc:	bl	82b0 <err@plt>
   180d0:	mov	w2, #0xa                   	// #10
   180d4:	b	180d8 <scols_init_debug@@SMARTCOLS_2.25+0x5230>
   180d8:	stp	x29, x30, [sp, #-32]!
   180dc:	stp	x20, x19, [sp, #16]
   180e0:	mov	x29, sp
   180e4:	mov	x20, x1
   180e8:	mov	x19, x0
   180ec:	bl	181f0 <scols_init_debug@@SMARTCOLS_2.25+0x5348>
   180f0:	cmp	w0, #0x10, lsl #12
   180f4:	b.cs	18104 <scols_init_debug@@SMARTCOLS_2.25+0x525c>  // b.hs, b.nlast
   180f8:	ldp	x20, x19, [sp, #16]
   180fc:	ldp	x29, x30, [sp], #32
   18100:	ret
   18104:	bl	8150 <__errno_location@plt>
   18108:	mov	w8, #0x22                  	// #34
   1810c:	str	w8, [x0]
   18110:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   18114:	ldr	w0, [x8, #2056]
   18118:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1811c:	add	x1, x1, #0x90e
   18120:	mov	x2, x20
   18124:	mov	x3, x19
   18128:	bl	82b0 <err@plt>
   1812c:	mov	w2, #0x10                  	// #16
   18130:	b	180d8 <scols_init_debug@@SMARTCOLS_2.25+0x5230>
   18134:	stp	x29, x30, [sp, #-48]!
   18138:	mov	x29, sp
   1813c:	str	x21, [sp, #16]
   18140:	stp	x20, x19, [sp, #32]
   18144:	mov	x20, x1
   18148:	mov	x19, x0
   1814c:	str	xzr, [x29, #24]
   18150:	bl	8150 <__errno_location@plt>
   18154:	str	wzr, [x0]
   18158:	cbz	x19, 181a8 <scols_init_debug@@SMARTCOLS_2.25+0x5300>
   1815c:	ldrb	w8, [x19]
   18160:	cbz	w8, 181a8 <scols_init_debug@@SMARTCOLS_2.25+0x5300>
   18164:	mov	x21, x0
   18168:	add	x1, x29, #0x18
   1816c:	mov	w2, #0xa                   	// #10
   18170:	mov	x0, x19
   18174:	bl	7520 <strtoimax@plt>
   18178:	ldr	w8, [x21]
   1817c:	cbnz	w8, 181c4 <scols_init_debug@@SMARTCOLS_2.25+0x531c>
   18180:	ldr	x8, [x29, #24]
   18184:	cmp	x8, x19
   18188:	b.eq	181a8 <scols_init_debug@@SMARTCOLS_2.25+0x5300>  // b.none
   1818c:	cbz	x8, 18198 <scols_init_debug@@SMARTCOLS_2.25+0x52f0>
   18190:	ldrb	w8, [x8]
   18194:	cbnz	w8, 181a8 <scols_init_debug@@SMARTCOLS_2.25+0x5300>
   18198:	ldp	x20, x19, [sp, #32]
   1819c:	ldr	x21, [sp, #16]
   181a0:	ldp	x29, x30, [sp], #48
   181a4:	ret
   181a8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   181ac:	ldr	w0, [x8, #2056]
   181b0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   181b4:	add	x1, x1, #0x90e
   181b8:	mov	x2, x20
   181bc:	mov	x3, x19
   181c0:	bl	80a0 <errx@plt>
   181c4:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   181c8:	ldr	w0, [x9, #2056]
   181cc:	cmp	w8, #0x22
   181d0:	b.ne	181b0 <scols_init_debug@@SMARTCOLS_2.25+0x5308>  // b.any
   181d4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   181d8:	add	x1, x1, #0x90e
   181dc:	mov	x2, x20
   181e0:	mov	x3, x19
   181e4:	bl	82b0 <err@plt>
   181e8:	mov	w2, #0xa                   	// #10
   181ec:	b	181f0 <scols_init_debug@@SMARTCOLS_2.25+0x5348>
   181f0:	stp	x29, x30, [sp, #-32]!
   181f4:	stp	x20, x19, [sp, #16]
   181f8:	mov	x29, sp
   181fc:	mov	x20, x1
   18200:	mov	x19, x0
   18204:	bl	18254 <scols_init_debug@@SMARTCOLS_2.25+0x53ac>
   18208:	lsr	x8, x0, #32
   1820c:	cbnz	x8, 1821c <scols_init_debug@@SMARTCOLS_2.25+0x5374>
   18210:	ldp	x20, x19, [sp, #16]
   18214:	ldp	x29, x30, [sp], #32
   18218:	ret
   1821c:	bl	8150 <__errno_location@plt>
   18220:	mov	w8, #0x22                  	// #34
   18224:	str	w8, [x0]
   18228:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1822c:	ldr	w0, [x8, #2056]
   18230:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18234:	add	x1, x1, #0x90e
   18238:	mov	x2, x20
   1823c:	mov	x3, x19
   18240:	bl	82b0 <err@plt>
   18244:	mov	w2, #0x10                  	// #16
   18248:	b	181f0 <scols_init_debug@@SMARTCOLS_2.25+0x5348>
   1824c:	mov	w2, #0xa                   	// #10
   18250:	b	18254 <scols_init_debug@@SMARTCOLS_2.25+0x53ac>
   18254:	sub	sp, sp, #0x40
   18258:	stp	x29, x30, [sp, #16]
   1825c:	stp	x22, x21, [sp, #32]
   18260:	stp	x20, x19, [sp, #48]
   18264:	add	x29, sp, #0x10
   18268:	mov	w21, w2
   1826c:	mov	x20, x1
   18270:	mov	x19, x0
   18274:	str	xzr, [sp, #8]
   18278:	bl	8150 <__errno_location@plt>
   1827c:	str	wzr, [x0]
   18280:	cbz	x19, 182d4 <scols_init_debug@@SMARTCOLS_2.25+0x542c>
   18284:	ldrb	w8, [x19]
   18288:	cbz	w8, 182d4 <scols_init_debug@@SMARTCOLS_2.25+0x542c>
   1828c:	mov	x22, x0
   18290:	add	x1, sp, #0x8
   18294:	mov	x0, x19
   18298:	mov	w2, w21
   1829c:	bl	7b60 <strtoumax@plt>
   182a0:	ldr	w8, [x22]
   182a4:	cbnz	w8, 182f0 <scols_init_debug@@SMARTCOLS_2.25+0x5448>
   182a8:	ldr	x8, [sp, #8]
   182ac:	cmp	x8, x19
   182b0:	b.eq	182d4 <scols_init_debug@@SMARTCOLS_2.25+0x542c>  // b.none
   182b4:	cbz	x8, 182c0 <scols_init_debug@@SMARTCOLS_2.25+0x5418>
   182b8:	ldrb	w8, [x8]
   182bc:	cbnz	w8, 182d4 <scols_init_debug@@SMARTCOLS_2.25+0x542c>
   182c0:	ldp	x20, x19, [sp, #48]
   182c4:	ldp	x22, x21, [sp, #32]
   182c8:	ldp	x29, x30, [sp, #16]
   182cc:	add	sp, sp, #0x40
   182d0:	ret
   182d4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   182d8:	ldr	w0, [x8, #2056]
   182dc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   182e0:	add	x1, x1, #0x90e
   182e4:	mov	x2, x20
   182e8:	mov	x3, x19
   182ec:	bl	80a0 <errx@plt>
   182f0:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   182f4:	ldr	w0, [x9, #2056]
   182f8:	cmp	w8, #0x22
   182fc:	b.ne	182dc <scols_init_debug@@SMARTCOLS_2.25+0x5434>  // b.any
   18300:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18304:	add	x1, x1, #0x90e
   18308:	mov	x2, x20
   1830c:	mov	x3, x19
   18310:	bl	82b0 <err@plt>
   18314:	mov	w2, #0x10                  	// #16
   18318:	b	18254 <scols_init_debug@@SMARTCOLS_2.25+0x53ac>
   1831c:	stp	x29, x30, [sp, #-48]!
   18320:	mov	x29, sp
   18324:	str	x21, [sp, #16]
   18328:	stp	x20, x19, [sp, #32]
   1832c:	mov	x20, x1
   18330:	mov	x19, x0
   18334:	str	xzr, [x29, #24]
   18338:	bl	8150 <__errno_location@plt>
   1833c:	str	wzr, [x0]
   18340:	cbz	x19, 1838c <scols_init_debug@@SMARTCOLS_2.25+0x54e4>
   18344:	ldrb	w8, [x19]
   18348:	cbz	w8, 1838c <scols_init_debug@@SMARTCOLS_2.25+0x54e4>
   1834c:	mov	x21, x0
   18350:	add	x1, x29, #0x18
   18354:	mov	x0, x19
   18358:	bl	7570 <strtod@plt>
   1835c:	ldr	w8, [x21]
   18360:	cbnz	w8, 183a8 <scols_init_debug@@SMARTCOLS_2.25+0x5500>
   18364:	ldr	x8, [x29, #24]
   18368:	cmp	x8, x19
   1836c:	b.eq	1838c <scols_init_debug@@SMARTCOLS_2.25+0x54e4>  // b.none
   18370:	cbz	x8, 1837c <scols_init_debug@@SMARTCOLS_2.25+0x54d4>
   18374:	ldrb	w8, [x8]
   18378:	cbnz	w8, 1838c <scols_init_debug@@SMARTCOLS_2.25+0x54e4>
   1837c:	ldp	x20, x19, [sp, #32]
   18380:	ldr	x21, [sp, #16]
   18384:	ldp	x29, x30, [sp], #48
   18388:	ret
   1838c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   18390:	ldr	w0, [x8, #2056]
   18394:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18398:	add	x1, x1, #0x90e
   1839c:	mov	x2, x20
   183a0:	mov	x3, x19
   183a4:	bl	80a0 <errx@plt>
   183a8:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   183ac:	ldr	w0, [x9, #2056]
   183b0:	cmp	w8, #0x22
   183b4:	b.ne	18394 <scols_init_debug@@SMARTCOLS_2.25+0x54ec>  // b.any
   183b8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   183bc:	add	x1, x1, #0x90e
   183c0:	mov	x2, x20
   183c4:	mov	x3, x19
   183c8:	bl	82b0 <err@plt>
   183cc:	stp	x29, x30, [sp, #-48]!
   183d0:	mov	x29, sp
   183d4:	str	x21, [sp, #16]
   183d8:	stp	x20, x19, [sp, #32]
   183dc:	mov	x20, x1
   183e0:	mov	x19, x0
   183e4:	str	xzr, [x29, #24]
   183e8:	bl	8150 <__errno_location@plt>
   183ec:	str	wzr, [x0]
   183f0:	cbz	x19, 18440 <scols_init_debug@@SMARTCOLS_2.25+0x5598>
   183f4:	ldrb	w8, [x19]
   183f8:	cbz	w8, 18440 <scols_init_debug@@SMARTCOLS_2.25+0x5598>
   183fc:	mov	x21, x0
   18400:	add	x1, x29, #0x18
   18404:	mov	w2, #0xa                   	// #10
   18408:	mov	x0, x19
   1840c:	bl	7c80 <strtol@plt>
   18410:	ldr	w8, [x21]
   18414:	cbnz	w8, 1845c <scols_init_debug@@SMARTCOLS_2.25+0x55b4>
   18418:	ldr	x8, [x29, #24]
   1841c:	cmp	x8, x19
   18420:	b.eq	18440 <scols_init_debug@@SMARTCOLS_2.25+0x5598>  // b.none
   18424:	cbz	x8, 18430 <scols_init_debug@@SMARTCOLS_2.25+0x5588>
   18428:	ldrb	w8, [x8]
   1842c:	cbnz	w8, 18440 <scols_init_debug@@SMARTCOLS_2.25+0x5598>
   18430:	ldp	x20, x19, [sp, #32]
   18434:	ldr	x21, [sp, #16]
   18438:	ldp	x29, x30, [sp], #48
   1843c:	ret
   18440:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   18444:	ldr	w0, [x8, #2056]
   18448:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1844c:	add	x1, x1, #0x90e
   18450:	mov	x2, x20
   18454:	mov	x3, x19
   18458:	bl	80a0 <errx@plt>
   1845c:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   18460:	ldr	w0, [x9, #2056]
   18464:	cmp	w8, #0x22
   18468:	b.ne	18448 <scols_init_debug@@SMARTCOLS_2.25+0x55a0>  // b.any
   1846c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18470:	add	x1, x1, #0x90e
   18474:	mov	x2, x20
   18478:	mov	x3, x19
   1847c:	bl	82b0 <err@plt>
   18480:	stp	x29, x30, [sp, #-48]!
   18484:	mov	x29, sp
   18488:	str	x21, [sp, #16]
   1848c:	stp	x20, x19, [sp, #32]
   18490:	mov	x20, x1
   18494:	mov	x19, x0
   18498:	str	xzr, [x29, #24]
   1849c:	bl	8150 <__errno_location@plt>
   184a0:	str	wzr, [x0]
   184a4:	cbz	x19, 184f4 <scols_init_debug@@SMARTCOLS_2.25+0x564c>
   184a8:	ldrb	w8, [x19]
   184ac:	cbz	w8, 184f4 <scols_init_debug@@SMARTCOLS_2.25+0x564c>
   184b0:	mov	x21, x0
   184b4:	add	x1, x29, #0x18
   184b8:	mov	w2, #0xa                   	// #10
   184bc:	mov	x0, x19
   184c0:	bl	7430 <strtoul@plt>
   184c4:	ldr	w8, [x21]
   184c8:	cbnz	w8, 18510 <scols_init_debug@@SMARTCOLS_2.25+0x5668>
   184cc:	ldr	x8, [x29, #24]
   184d0:	cmp	x8, x19
   184d4:	b.eq	184f4 <scols_init_debug@@SMARTCOLS_2.25+0x564c>  // b.none
   184d8:	cbz	x8, 184e4 <scols_init_debug@@SMARTCOLS_2.25+0x563c>
   184dc:	ldrb	w8, [x8]
   184e0:	cbnz	w8, 184f4 <scols_init_debug@@SMARTCOLS_2.25+0x564c>
   184e4:	ldp	x20, x19, [sp, #32]
   184e8:	ldr	x21, [sp, #16]
   184ec:	ldp	x29, x30, [sp], #48
   184f0:	ret
   184f4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   184f8:	ldr	w0, [x8, #2056]
   184fc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18500:	add	x1, x1, #0x90e
   18504:	mov	x2, x20
   18508:	mov	x3, x19
   1850c:	bl	80a0 <errx@plt>
   18510:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   18514:	ldr	w0, [x9, #2056]
   18518:	cmp	w8, #0x22
   1851c:	b.ne	184fc <scols_init_debug@@SMARTCOLS_2.25+0x5654>  // b.any
   18520:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18524:	add	x1, x1, #0x90e
   18528:	mov	x2, x20
   1852c:	mov	x3, x19
   18530:	bl	82b0 <err@plt>
   18534:	sub	sp, sp, #0x30
   18538:	stp	x20, x19, [sp, #32]
   1853c:	mov	x20, x1
   18540:	add	x1, sp, #0x8
   18544:	mov	x2, xzr
   18548:	stp	x29, x30, [sp, #16]
   1854c:	add	x29, sp, #0x10
   18550:	mov	x19, x0
   18554:	bl	17a20 <scols_init_debug@@SMARTCOLS_2.25+0x4b78>
   18558:	cbnz	w0, 18570 <scols_init_debug@@SMARTCOLS_2.25+0x56c8>
   1855c:	ldr	x0, [sp, #8]
   18560:	ldp	x20, x19, [sp, #32]
   18564:	ldp	x29, x30, [sp, #16]
   18568:	add	sp, sp, #0x30
   1856c:	ret
   18570:	bl	8150 <__errno_location@plt>
   18574:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   18578:	ldr	w8, [x0]
   1857c:	ldr	w0, [x9, #2056]
   18580:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18584:	add	x1, x1, #0x90e
   18588:	mov	x2, x20
   1858c:	mov	x3, x19
   18590:	cbnz	w8, 18598 <scols_init_debug@@SMARTCOLS_2.25+0x56f0>
   18594:	bl	80a0 <errx@plt>
   18598:	bl	82b0 <err@plt>
   1859c:	stp	x29, x30, [sp, #-32]!
   185a0:	str	x19, [sp, #16]
   185a4:	mov	x19, x1
   185a8:	mov	x1, x2
   185ac:	mov	x29, sp
   185b0:	bl	1831c <scols_init_debug@@SMARTCOLS_2.25+0x5474>
   185b4:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   185b8:	ldr	d1, [x8, #2280]
   185bc:	fcvtzs	x8, d0
   185c0:	scvtf	d2, x8
   185c4:	fsub	d0, d0, d2
   185c8:	fmul	d0, d0, d1
   185cc:	fcvtzs	x9, d0
   185d0:	stp	x8, x9, [x19]
   185d4:	ldr	x19, [sp, #16]
   185d8:	ldp	x29, x30, [sp], #32
   185dc:	ret
   185e0:	and	w8, w0, #0xf000
   185e4:	sub	w8, w8, #0x1, lsl #12
   185e8:	lsr	w9, w8, #12
   185ec:	cmp	w9, #0xb
   185f0:	mov	w8, wzr
   185f4:	b.hi	18648 <scols_init_debug@@SMARTCOLS_2.25+0x57a0>  // b.pmore
   185f8:	adrp	x10, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   185fc:	add	x10, x10, #0x8f0
   18600:	adr	x11, 18614 <scols_init_debug@@SMARTCOLS_2.25+0x576c>
   18604:	ldrb	w12, [x10, x9]
   18608:	add	x11, x11, x12, lsl #2
   1860c:	mov	w9, #0x64                  	// #100
   18610:	br	x11
   18614:	mov	w9, #0x70                  	// #112
   18618:	b	18640 <scols_init_debug@@SMARTCOLS_2.25+0x5798>
   1861c:	mov	w9, #0x63                  	// #99
   18620:	b	18640 <scols_init_debug@@SMARTCOLS_2.25+0x5798>
   18624:	mov	w9, #0x62                  	// #98
   18628:	b	18640 <scols_init_debug@@SMARTCOLS_2.25+0x5798>
   1862c:	mov	w9, #0x6c                  	// #108
   18630:	b	18640 <scols_init_debug@@SMARTCOLS_2.25+0x5798>
   18634:	mov	w9, #0x73                  	// #115
   18638:	b	18640 <scols_init_debug@@SMARTCOLS_2.25+0x5798>
   1863c:	mov	w9, #0x2d                  	// #45
   18640:	mov	w8, #0x1                   	// #1
   18644:	strb	w9, [x1]
   18648:	tst	w0, #0x100
   1864c:	mov	w9, #0x72                  	// #114
   18650:	mov	w10, #0x2d                  	// #45
   18654:	add	x11, x1, x8
   18658:	mov	w12, #0x77                  	// #119
   1865c:	csel	w17, w10, w9, eq  // eq = none
   18660:	tst	w0, #0x80
   18664:	mov	w14, #0x53                  	// #83
   18668:	mov	w15, #0x73                  	// #115
   1866c:	mov	w16, #0x78                  	// #120
   18670:	strb	w17, [x11]
   18674:	csel	w17, w10, w12, eq  // eq = none
   18678:	tst	w0, #0x40
   1867c:	orr	x13, x8, #0x2
   18680:	strb	w17, [x11, #1]
   18684:	csel	w11, w15, w14, ne  // ne = any
   18688:	csel	w17, w16, w10, ne  // ne = any
   1868c:	tst	w0, #0x800
   18690:	csel	w11, w17, w11, eq  // eq = none
   18694:	add	x13, x13, x1
   18698:	tst	w0, #0x20
   1869c:	strb	w11, [x13]
   186a0:	csel	w11, w10, w9, eq  // eq = none
   186a4:	tst	w0, #0x10
   186a8:	strb	w11, [x13, #1]
   186ac:	csel	w11, w10, w12, eq  // eq = none
   186b0:	tst	w0, #0x8
   186b4:	csel	w14, w15, w14, ne  // ne = any
   186b8:	csel	w15, w16, w10, ne  // ne = any
   186bc:	tst	w0, #0x400
   186c0:	orr	x8, x8, #0x6
   186c4:	csel	w14, w15, w14, eq  // eq = none
   186c8:	tst	w0, #0x4
   186cc:	add	x8, x8, x1
   186d0:	csel	w9, w10, w9, eq  // eq = none
   186d4:	tst	w0, #0x2
   186d8:	mov	w17, #0x54                  	// #84
   186dc:	strb	w11, [x13, #2]
   186e0:	mov	w11, #0x74                  	// #116
   186e4:	strb	w14, [x13, #3]
   186e8:	strb	w9, [x8]
   186ec:	csel	w9, w10, w12, eq  // eq = none
   186f0:	tst	w0, #0x1
   186f4:	strb	w9, [x8, #1]
   186f8:	csel	w9, w11, w17, ne  // ne = any
   186fc:	csel	w10, w16, w10, ne  // ne = any
   18700:	tst	w0, #0x200
   18704:	csel	w9, w10, w9, eq  // eq = none
   18708:	mov	x0, x1
   1870c:	strb	w9, [x8, #2]
   18710:	strb	wzr, [x8, #3]
   18714:	ret
   18718:	sub	sp, sp, #0x50
   1871c:	add	x8, sp, #0x8
   18720:	stp	x29, x30, [sp, #48]
   18724:	stp	x20, x19, [sp, #64]
   18728:	add	x29, sp, #0x30
   1872c:	tbz	w0, #1, 1873c <scols_init_debug@@SMARTCOLS_2.25+0x5894>
   18730:	orr	x8, x8, #0x1
   18734:	mov	w9, #0x20                  	// #32
   18738:	strb	w9, [sp, #8]
   1873c:	mov	x9, xzr
   18740:	add	x10, x9, #0xa
   18744:	lsr	x11, x1, x10
   18748:	cbz	x11, 18760 <scols_init_debug@@SMARTCOLS_2.25+0x58b8>
   1874c:	cmp	x10, #0x33
   18750:	mov	x9, x10
   18754:	b.cc	18740 <scols_init_debug@@SMARTCOLS_2.25+0x5898>  // b.lo, b.ul, b.last
   18758:	mov	w9, #0x3c                  	// #60
   1875c:	b	18764 <scols_init_debug@@SMARTCOLS_2.25+0x58bc>
   18760:	cbz	w9, 18818 <scols_init_debug@@SMARTCOLS_2.25+0x5970>
   18764:	mov	w10, #0x6667                	// #26215
   18768:	movk	w10, #0x6666, lsl #16
   1876c:	smull	x10, w9, w10
   18770:	adrp	x11, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18774:	lsr	x12, x10, #63
   18778:	asr	x10, x10, #34
   1877c:	add	x11, x11, #0x917
   18780:	add	w10, w10, w12
   18784:	ldrb	w12, [x11, w10, sxtw]
   18788:	mov	x10, #0xffffffffffffffff    	// #-1
   1878c:	lsl	x10, x10, x9
   18790:	mov	x11, x8
   18794:	lsr	x19, x1, x9
   18798:	bic	x10, x1, x10
   1879c:	strb	w12, [x11], #1
   187a0:	tbz	w0, #0, 187bc <scols_init_debug@@SMARTCOLS_2.25+0x5914>
   187a4:	add	w12, w9, #0x9
   187a8:	cmp	w12, #0x13
   187ac:	b.cc	187bc <scols_init_debug@@SMARTCOLS_2.25+0x5914>  // b.lo, b.ul, b.last
   187b0:	mov	w11, #0x4269                	// #17001
   187b4:	sturh	w11, [x8, #1]
   187b8:	add	x11, x8, #0x3
   187bc:	strb	wzr, [x11]
   187c0:	cbz	x10, 18890 <scols_init_debug@@SMARTCOLS_2.25+0x59e8>
   187c4:	sub	w8, w9, #0xa
   187c8:	lsr	x8, x10, x8
   187cc:	tbnz	w0, #2, 187e4 <scols_init_debug@@SMARTCOLS_2.25+0x593c>
   187d0:	sub	x9, x8, #0x3b6
   187d4:	cmp	x9, #0x64
   187d8:	b.cs	18828 <scols_init_debug@@SMARTCOLS_2.25+0x5980>  // b.hs, b.nlast
   187dc:	add	w19, w19, #0x1
   187e0:	b	18890 <scols_init_debug@@SMARTCOLS_2.25+0x59e8>
   187e4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
   187e8:	add	x8, x8, #0x5
   187ec:	movk	x9, #0xcccd
   187f0:	umulh	x10, x8, x9
   187f4:	lsr	x20, x10, #3
   187f8:	mul	x9, x20, x9
   187fc:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
   18800:	ror	x9, x9, #1
   18804:	movk	x10, #0x1999, lsl #48
   18808:	cmp	x9, x10
   1880c:	b.ls	1882c <scols_init_debug@@SMARTCOLS_2.25+0x5984>  // b.plast
   18810:	cbnz	x20, 1884c <scols_init_debug@@SMARTCOLS_2.25+0x59a4>
   18814:	b	18890 <scols_init_debug@@SMARTCOLS_2.25+0x59e8>
   18818:	mov	w9, #0x42                  	// #66
   1881c:	strh	w9, [x8]
   18820:	mov	w19, w1
   18824:	b	18890 <scols_init_debug@@SMARTCOLS_2.25+0x59e8>
   18828:	add	x8, x8, #0x32
   1882c:	mov	x9, #0xf5c3                	// #62915
   18830:	movk	x9, #0x5c28, lsl #16
   18834:	movk	x9, #0xc28f, lsl #32
   18838:	lsr	x8, x8, #2
   1883c:	movk	x9, #0x28f5, lsl #48
   18840:	umulh	x8, x8, x9
   18844:	lsr	x20, x8, #2
   18848:	cbz	x20, 18890 <scols_init_debug@@SMARTCOLS_2.25+0x59e8>
   1884c:	bl	7740 <localeconv@plt>
   18850:	cbz	x0, 18864 <scols_init_debug@@SMARTCOLS_2.25+0x59bc>
   18854:	ldr	x4, [x0]
   18858:	cbz	x4, 18864 <scols_init_debug@@SMARTCOLS_2.25+0x59bc>
   1885c:	ldrb	w8, [x4]
   18860:	cbnz	w8, 1886c <scols_init_debug@@SMARTCOLS_2.25+0x59c4>
   18864:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18868:	add	x4, x4, #0x67f
   1886c:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18870:	add	x2, x2, #0x91f
   18874:	add	x0, sp, #0x10
   18878:	add	x6, sp, #0x8
   1887c:	mov	w1, #0x20                  	// #32
   18880:	mov	w3, w19
   18884:	mov	x5, x20
   18888:	bl	7720 <snprintf@plt>
   1888c:	b	188ac <scols_init_debug@@SMARTCOLS_2.25+0x5a04>
   18890:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18894:	add	x2, x2, #0x929
   18898:	add	x0, sp, #0x10
   1889c:	add	x4, sp, #0x8
   188a0:	mov	w1, #0x20                  	// #32
   188a4:	mov	w3, w19
   188a8:	bl	7720 <snprintf@plt>
   188ac:	add	x0, sp, #0x10
   188b0:	bl	7aa0 <strdup@plt>
   188b4:	ldp	x20, x19, [sp, #64]
   188b8:	ldp	x29, x30, [sp, #48]
   188bc:	add	sp, sp, #0x50
   188c0:	ret
   188c4:	stp	x29, x30, [sp, #-64]!
   188c8:	stp	x24, x23, [sp, #16]
   188cc:	stp	x22, x21, [sp, #32]
   188d0:	stp	x20, x19, [sp, #48]
   188d4:	mov	x29, sp
   188d8:	cbz	x0, 1898c <scols_init_debug@@SMARTCOLS_2.25+0x5ae4>
   188dc:	mov	x19, x3
   188e0:	mov	x9, x0
   188e4:	mov	w0, #0xffffffff            	// #-1
   188e8:	cbz	x3, 18990 <scols_init_debug@@SMARTCOLS_2.25+0x5ae8>
   188ec:	mov	x20, x2
   188f0:	cbz	x2, 18990 <scols_init_debug@@SMARTCOLS_2.25+0x5ae8>
   188f4:	mov	x21, x1
   188f8:	cbz	x1, 18990 <scols_init_debug@@SMARTCOLS_2.25+0x5ae8>
   188fc:	ldrb	w10, [x9]
   18900:	cbz	w10, 18990 <scols_init_debug@@SMARTCOLS_2.25+0x5ae8>
   18904:	mov	x23, xzr
   18908:	mov	x8, xzr
   1890c:	add	x22, x9, #0x1
   18910:	cmp	x23, x20
   18914:	b.cs	189a4 <scols_init_debug@@SMARTCOLS_2.25+0x5afc>  // b.hs, b.nlast
   18918:	and	w11, w10, #0xff
   1891c:	ldrb	w10, [x22]
   18920:	sub	x9, x22, #0x1
   18924:	cmp	x8, #0x0
   18928:	csel	x8, x9, x8, eq  // eq = none
   1892c:	cmp	w11, #0x2c
   18930:	csel	x9, x9, xzr, eq  // eq = none
   18934:	cmp	w10, #0x0
   18938:	csel	x24, x22, x9, eq  // eq = none
   1893c:	cbz	x8, 18978 <scols_init_debug@@SMARTCOLS_2.25+0x5ad0>
   18940:	cbz	x24, 18978 <scols_init_debug@@SMARTCOLS_2.25+0x5ad0>
   18944:	subs	x1, x24, x8
   18948:	b.ls	1898c <scols_init_debug@@SMARTCOLS_2.25+0x5ae4>  // b.plast
   1894c:	mov	x0, x8
   18950:	blr	x19
   18954:	cmn	w0, #0x1
   18958:	b.eq	1898c <scols_init_debug@@SMARTCOLS_2.25+0x5ae4>  // b.none
   1895c:	str	w0, [x21, x23, lsl #2]
   18960:	ldrb	w8, [x24]
   18964:	add	x0, x23, #0x1
   18968:	cbz	w8, 18990 <scols_init_debug@@SMARTCOLS_2.25+0x5ae8>
   1896c:	ldrb	w10, [x22]
   18970:	mov	x8, xzr
   18974:	b	1897c <scols_init_debug@@SMARTCOLS_2.25+0x5ad4>
   18978:	mov	x0, x23
   1897c:	add	x22, x22, #0x1
   18980:	mov	x23, x0
   18984:	cbnz	w10, 18910 <scols_init_debug@@SMARTCOLS_2.25+0x5a68>
   18988:	b	18990 <scols_init_debug@@SMARTCOLS_2.25+0x5ae8>
   1898c:	mov	w0, #0xffffffff            	// #-1
   18990:	ldp	x20, x19, [sp, #48]
   18994:	ldp	x22, x21, [sp, #32]
   18998:	ldp	x24, x23, [sp, #16]
   1899c:	ldp	x29, x30, [sp], #64
   189a0:	ret
   189a4:	mov	w0, #0xfffffffe            	// #-2
   189a8:	b	18990 <scols_init_debug@@SMARTCOLS_2.25+0x5ae8>
   189ac:	stp	x29, x30, [sp, #-32]!
   189b0:	str	x19, [sp, #16]
   189b4:	mov	x29, sp
   189b8:	cbz	x0, 189dc <scols_init_debug@@SMARTCOLS_2.25+0x5b34>
   189bc:	mov	x19, x3
   189c0:	mov	w8, #0xffffffff            	// #-1
   189c4:	cbz	x3, 189e0 <scols_init_debug@@SMARTCOLS_2.25+0x5b38>
   189c8:	ldrb	w9, [x0]
   189cc:	cbz	w9, 189e0 <scols_init_debug@@SMARTCOLS_2.25+0x5b38>
   189d0:	ldr	x8, [x19]
   189d4:	cmp	x8, x2
   189d8:	b.ls	189f0 <scols_init_debug@@SMARTCOLS_2.25+0x5b48>  // b.plast
   189dc:	mov	w8, #0xffffffff            	// #-1
   189e0:	ldr	x19, [sp, #16]
   189e4:	mov	w0, w8
   189e8:	ldp	x29, x30, [sp], #32
   189ec:	ret
   189f0:	cmp	w9, #0x2b
   189f4:	b.ne	18a00 <scols_init_debug@@SMARTCOLS_2.25+0x5b58>  // b.any
   189f8:	add	x0, x0, #0x1
   189fc:	b	18a08 <scols_init_debug@@SMARTCOLS_2.25+0x5b60>
   18a00:	mov	x8, xzr
   18a04:	str	xzr, [x19]
   18a08:	add	x1, x1, x8, lsl #2
   18a0c:	sub	x2, x2, x8
   18a10:	mov	x3, x4
   18a14:	bl	188c4 <scols_init_debug@@SMARTCOLS_2.25+0x5a1c>
   18a18:	mov	w8, w0
   18a1c:	cmp	w0, #0x1
   18a20:	b.lt	189e0 <scols_init_debug@@SMARTCOLS_2.25+0x5b38>  // b.tstop
   18a24:	ldr	x9, [x19]
   18a28:	add	x9, x9, w8, uxtw
   18a2c:	str	x9, [x19]
   18a30:	b	189e0 <scols_init_debug@@SMARTCOLS_2.25+0x5b38>
   18a34:	stp	x29, x30, [sp, #-64]!
   18a38:	mov	x8, x0
   18a3c:	mov	w0, #0xffffffea            	// #-22
   18a40:	str	x23, [sp, #16]
   18a44:	stp	x22, x21, [sp, #32]
   18a48:	stp	x20, x19, [sp, #48]
   18a4c:	mov	x29, sp
   18a50:	cbz	x1, 18af0 <scols_init_debug@@SMARTCOLS_2.25+0x5c48>
   18a54:	cbz	x8, 18af0 <scols_init_debug@@SMARTCOLS_2.25+0x5c48>
   18a58:	mov	x19, x2
   18a5c:	cbz	x2, 18af0 <scols_init_debug@@SMARTCOLS_2.25+0x5c48>
   18a60:	ldrb	w9, [x8]
   18a64:	cbz	w9, 18aec <scols_init_debug@@SMARTCOLS_2.25+0x5c44>
   18a68:	mov	x20, x1
   18a6c:	mov	x0, xzr
   18a70:	add	x21, x8, #0x1
   18a74:	mov	w22, #0x1                   	// #1
   18a78:	mov	x8, x21
   18a7c:	ldrb	w10, [x8], #-1
   18a80:	and	w9, w9, #0xff
   18a84:	cmp	x0, #0x0
   18a88:	csel	x0, x8, x0, eq  // eq = none
   18a8c:	cmp	w9, #0x2c
   18a90:	csel	x8, x8, xzr, eq  // eq = none
   18a94:	cmp	w10, #0x0
   18a98:	mov	w9, w10
   18a9c:	csel	x23, x21, x8, eq  // eq = none
   18aa0:	cbz	x0, 18ae4 <scols_init_debug@@SMARTCOLS_2.25+0x5c3c>
   18aa4:	cbz	x23, 18ae4 <scols_init_debug@@SMARTCOLS_2.25+0x5c3c>
   18aa8:	subs	x1, x23, x0
   18aac:	b.ls	18b04 <scols_init_debug@@SMARTCOLS_2.25+0x5c5c>  // b.plast
   18ab0:	blr	x19
   18ab4:	tbnz	w0, #31, 18af0 <scols_init_debug@@SMARTCOLS_2.25+0x5c48>
   18ab8:	mov	w8, w0
   18abc:	lsr	x8, x8, #3
   18ac0:	ldrb	w9, [x20, x8]
   18ac4:	and	w10, w0, #0x7
   18ac8:	lsl	w10, w22, w10
   18acc:	orr	w9, w9, w10
   18ad0:	strb	w9, [x20, x8]
   18ad4:	ldrb	w8, [x23]
   18ad8:	cbz	w8, 18aec <scols_init_debug@@SMARTCOLS_2.25+0x5c44>
   18adc:	ldrb	w9, [x21]
   18ae0:	mov	x0, xzr
   18ae4:	add	x21, x21, #0x1
   18ae8:	cbnz	w9, 18a78 <scols_init_debug@@SMARTCOLS_2.25+0x5bd0>
   18aec:	mov	w0, wzr
   18af0:	ldp	x20, x19, [sp, #48]
   18af4:	ldp	x22, x21, [sp, #32]
   18af8:	ldr	x23, [sp, #16]
   18afc:	ldp	x29, x30, [sp], #64
   18b00:	ret
   18b04:	mov	w0, #0xffffffff            	// #-1
   18b08:	b	18af0 <scols_init_debug@@SMARTCOLS_2.25+0x5c48>
   18b0c:	stp	x29, x30, [sp, #-48]!
   18b10:	mov	x8, x0
   18b14:	mov	w0, #0xffffffea            	// #-22
   18b18:	stp	x22, x21, [sp, #16]
   18b1c:	stp	x20, x19, [sp, #32]
   18b20:	mov	x29, sp
   18b24:	cbz	x1, 18bb0 <scols_init_debug@@SMARTCOLS_2.25+0x5d08>
   18b28:	cbz	x8, 18bb0 <scols_init_debug@@SMARTCOLS_2.25+0x5d08>
   18b2c:	mov	x19, x2
   18b30:	cbz	x2, 18bb0 <scols_init_debug@@SMARTCOLS_2.25+0x5d08>
   18b34:	ldrb	w9, [x8]
   18b38:	cbz	w9, 18bac <scols_init_debug@@SMARTCOLS_2.25+0x5d04>
   18b3c:	mov	x20, x1
   18b40:	mov	x0, xzr
   18b44:	add	x21, x8, #0x1
   18b48:	mov	x8, x21
   18b4c:	ldrb	w10, [x8], #-1
   18b50:	and	w9, w9, #0xff
   18b54:	cmp	x0, #0x0
   18b58:	csel	x0, x8, x0, eq  // eq = none
   18b5c:	cmp	w9, #0x2c
   18b60:	csel	x8, x8, xzr, eq  // eq = none
   18b64:	cmp	w10, #0x0
   18b68:	mov	w9, w10
   18b6c:	csel	x22, x21, x8, eq  // eq = none
   18b70:	cbz	x0, 18ba4 <scols_init_debug@@SMARTCOLS_2.25+0x5cfc>
   18b74:	cbz	x22, 18ba4 <scols_init_debug@@SMARTCOLS_2.25+0x5cfc>
   18b78:	subs	x1, x22, x0
   18b7c:	b.ls	18bc0 <scols_init_debug@@SMARTCOLS_2.25+0x5d18>  // b.plast
   18b80:	blr	x19
   18b84:	tbnz	x0, #63, 18bb0 <scols_init_debug@@SMARTCOLS_2.25+0x5d08>
   18b88:	ldr	x8, [x20]
   18b8c:	orr	x8, x8, x0
   18b90:	str	x8, [x20]
   18b94:	ldrb	w8, [x22]
   18b98:	cbz	w8, 18bac <scols_init_debug@@SMARTCOLS_2.25+0x5d04>
   18b9c:	ldrb	w9, [x21]
   18ba0:	mov	x0, xzr
   18ba4:	add	x21, x21, #0x1
   18ba8:	cbnz	w9, 18b48 <scols_init_debug@@SMARTCOLS_2.25+0x5ca0>
   18bac:	mov	w0, wzr
   18bb0:	ldp	x20, x19, [sp, #32]
   18bb4:	ldp	x22, x21, [sp, #16]
   18bb8:	ldp	x29, x30, [sp], #48
   18bbc:	ret
   18bc0:	mov	w0, #0xffffffff            	// #-1
   18bc4:	b	18bb0 <scols_init_debug@@SMARTCOLS_2.25+0x5d08>
   18bc8:	stp	x29, x30, [sp, #-64]!
   18bcc:	mov	x29, sp
   18bd0:	str	x23, [sp, #16]
   18bd4:	stp	x22, x21, [sp, #32]
   18bd8:	stp	x20, x19, [sp, #48]
   18bdc:	str	xzr, [x29, #24]
   18be0:	cbz	x0, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>
   18be4:	mov	w21, w3
   18be8:	mov	x19, x2
   18bec:	mov	x23, x1
   18bf0:	mov	x22, x0
   18bf4:	str	w3, [x1]
   18bf8:	str	w3, [x2]
   18bfc:	bl	8150 <__errno_location@plt>
   18c00:	str	wzr, [x0]
   18c04:	ldrb	w8, [x22]
   18c08:	mov	x20, x0
   18c0c:	cmp	w8, #0x3a
   18c10:	b.ne	18c1c <scols_init_debug@@SMARTCOLS_2.25+0x5d74>  // b.any
   18c14:	add	x21, x22, #0x1
   18c18:	b	18c78 <scols_init_debug@@SMARTCOLS_2.25+0x5dd0>
   18c1c:	add	x1, x29, #0x18
   18c20:	mov	w2, #0xa                   	// #10
   18c24:	mov	x0, x22
   18c28:	bl	7c80 <strtol@plt>
   18c2c:	str	w0, [x23]
   18c30:	str	w0, [x19]
   18c34:	ldr	x8, [x29, #24]
   18c38:	mov	w0, #0xffffffff            	// #-1
   18c3c:	cmp	x8, x22
   18c40:	b.eq	18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>  // b.none
   18c44:	ldr	w9, [x20]
   18c48:	cbnz	w9, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>
   18c4c:	cbz	x8, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>
   18c50:	ldrb	w9, [x8]
   18c54:	cmp	w9, #0x2d
   18c58:	b.eq	18c6c <scols_init_debug@@SMARTCOLS_2.25+0x5dc4>  // b.none
   18c5c:	cmp	w9, #0x3a
   18c60:	b.ne	18cb4 <scols_init_debug@@SMARTCOLS_2.25+0x5e0c>  // b.any
   18c64:	ldrb	w9, [x8, #1]
   18c68:	cbz	w9, 18ccc <scols_init_debug@@SMARTCOLS_2.25+0x5e24>
   18c6c:	add	x21, x8, #0x1
   18c70:	str	xzr, [x29, #24]
   18c74:	str	wzr, [x20]
   18c78:	add	x1, x29, #0x18
   18c7c:	mov	w2, #0xa                   	// #10
   18c80:	mov	x0, x21
   18c84:	bl	7c80 <strtol@plt>
   18c88:	str	w0, [x19]
   18c8c:	ldr	w8, [x20]
   18c90:	mov	w0, #0xffffffff            	// #-1
   18c94:	cbnz	w8, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>
   18c98:	ldr	x8, [x29, #24]
   18c9c:	cbz	x8, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>
   18ca0:	cmp	x8, x21
   18ca4:	mov	w0, #0xffffffff            	// #-1
   18ca8:	b.eq	18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>  // b.none
   18cac:	ldrb	w8, [x8]
   18cb0:	cbnz	w8, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>
   18cb4:	mov	w0, wzr
   18cb8:	ldp	x20, x19, [sp, #48]
   18cbc:	ldp	x22, x21, [sp, #32]
   18cc0:	ldr	x23, [sp, #16]
   18cc4:	ldp	x29, x30, [sp], #64
   18cc8:	ret
   18ccc:	str	w21, [x19]
   18cd0:	b	18cb4 <scols_init_debug@@SMARTCOLS_2.25+0x5e0c>
   18cd4:	sub	sp, sp, #0x40
   18cd8:	mov	w8, wzr
   18cdc:	stp	x29, x30, [sp, #16]
   18ce0:	str	x21, [sp, #32]
   18ce4:	stp	x20, x19, [sp, #48]
   18ce8:	add	x29, sp, #0x10
   18cec:	cbz	x1, 18d8c <scols_init_debug@@SMARTCOLS_2.25+0x5ee4>
   18cf0:	cbz	x0, 18d8c <scols_init_debug@@SMARTCOLS_2.25+0x5ee4>
   18cf4:	mov	x20, x1
   18cf8:	add	x1, x29, #0x18
   18cfc:	bl	18da4 <scols_init_debug@@SMARTCOLS_2.25+0x5efc>
   18d00:	mov	x19, x0
   18d04:	add	x1, sp, #0x8
   18d08:	mov	x0, x20
   18d0c:	bl	18da4 <scols_init_debug@@SMARTCOLS_2.25+0x5efc>
   18d10:	ldr	x20, [x29, #24]
   18d14:	ldr	x8, [sp, #8]
   18d18:	mov	x21, x0
   18d1c:	add	x9, x8, x20
   18d20:	cmp	x9, #0x1
   18d24:	b.eq	18d30 <scols_init_debug@@SMARTCOLS_2.25+0x5e88>  // b.none
   18d28:	cbnz	x9, 18d50 <scols_init_debug@@SMARTCOLS_2.25+0x5ea8>
   18d2c:	b	18d88 <scols_init_debug@@SMARTCOLS_2.25+0x5ee0>
   18d30:	cbz	x19, 18d40 <scols_init_debug@@SMARTCOLS_2.25+0x5e98>
   18d34:	ldrb	w9, [x19]
   18d38:	cmp	w9, #0x2f
   18d3c:	b.eq	18d88 <scols_init_debug@@SMARTCOLS_2.25+0x5ee0>  // b.none
   18d40:	cbz	x21, 18d80 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>
   18d44:	ldrb	w9, [x21]
   18d48:	cmp	w9, #0x2f
   18d4c:	b.eq	18d88 <scols_init_debug@@SMARTCOLS_2.25+0x5ee0>  // b.none
   18d50:	cbz	x19, 18d80 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>
   18d54:	cbz	x21, 18d80 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>
   18d58:	cmp	x20, x8
   18d5c:	b.ne	18d80 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>  // b.any
   18d60:	mov	x0, x19
   18d64:	mov	x1, x21
   18d68:	mov	x2, x20
   18d6c:	bl	7900 <strncmp@plt>
   18d70:	cbnz	w0, 18d80 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>
   18d74:	add	x0, x19, x20
   18d78:	add	x20, x21, x20
   18d7c:	b	18cf8 <scols_init_debug@@SMARTCOLS_2.25+0x5e50>
   18d80:	mov	w8, wzr
   18d84:	b	18d8c <scols_init_debug@@SMARTCOLS_2.25+0x5ee4>
   18d88:	mov	w8, #0x1                   	// #1
   18d8c:	ldp	x20, x19, [sp, #48]
   18d90:	ldr	x21, [sp, #32]
   18d94:	ldp	x29, x30, [sp, #16]
   18d98:	mov	w0, w8
   18d9c:	add	sp, sp, #0x40
   18da0:	ret
   18da4:	mov	x8, x0
   18da8:	str	xzr, [x1]
   18dac:	mov	x0, x8
   18db0:	cbz	x8, 18ddc <scols_init_debug@@SMARTCOLS_2.25+0x5f34>
   18db4:	ldrb	w8, [x0]
   18db8:	cmp	w8, #0x2f
   18dbc:	b.ne	18dd4 <scols_init_debug@@SMARTCOLS_2.25+0x5f2c>  // b.any
   18dc0:	mov	x8, x0
   18dc4:	ldrb	w9, [x8, #1]!
   18dc8:	cmp	w9, #0x2f
   18dcc:	b.eq	18dac <scols_init_debug@@SMARTCOLS_2.25+0x5f04>  // b.none
   18dd0:	b	18de0 <scols_init_debug@@SMARTCOLS_2.25+0x5f38>
   18dd4:	cbnz	w8, 18de0 <scols_init_debug@@SMARTCOLS_2.25+0x5f38>
   18dd8:	mov	x0, xzr
   18ddc:	ret
   18de0:	mov	w8, #0x1                   	// #1
   18de4:	str	x8, [x1]
   18de8:	ldrb	w9, [x0, x8]
   18dec:	cbz	w9, 18ddc <scols_init_debug@@SMARTCOLS_2.25+0x5f34>
   18df0:	cmp	w9, #0x2f
   18df4:	b.eq	18ddc <scols_init_debug@@SMARTCOLS_2.25+0x5f34>  // b.none
   18df8:	add	x8, x8, #0x1
   18dfc:	b	18de4 <scols_init_debug@@SMARTCOLS_2.25+0x5f3c>
   18e00:	stp	x29, x30, [sp, #-64]!
   18e04:	orr	x8, x0, x1
   18e08:	stp	x24, x23, [sp, #16]
   18e0c:	stp	x22, x21, [sp, #32]
   18e10:	stp	x20, x19, [sp, #48]
   18e14:	mov	x29, sp
   18e18:	cbz	x8, 18e4c <scols_init_debug@@SMARTCOLS_2.25+0x5fa4>
   18e1c:	mov	x19, x1
   18e20:	mov	x21, x0
   18e24:	mov	x20, x2
   18e28:	cbz	x0, 18e68 <scols_init_debug@@SMARTCOLS_2.25+0x5fc0>
   18e2c:	cbz	x19, 18e84 <scols_init_debug@@SMARTCOLS_2.25+0x5fdc>
   18e30:	mov	x0, x21
   18e34:	bl	7440 <strlen@plt>
   18e38:	mvn	x8, x0
   18e3c:	cmp	x8, x20
   18e40:	b.cs	18e8c <scols_init_debug@@SMARTCOLS_2.25+0x5fe4>  // b.hs, b.nlast
   18e44:	mov	x22, xzr
   18e48:	b	18ec8 <scols_init_debug@@SMARTCOLS_2.25+0x6020>
   18e4c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   18e50:	add	x0, x0, #0x69d
   18e54:	ldp	x20, x19, [sp, #48]
   18e58:	ldp	x22, x21, [sp, #32]
   18e5c:	ldp	x24, x23, [sp, #16]
   18e60:	ldp	x29, x30, [sp], #64
   18e64:	b	7aa0 <strdup@plt>
   18e68:	mov	x0, x19
   18e6c:	mov	x1, x20
   18e70:	ldp	x20, x19, [sp, #48]
   18e74:	ldp	x22, x21, [sp, #32]
   18e78:	ldp	x24, x23, [sp, #16]
   18e7c:	ldp	x29, x30, [sp], #64
   18e80:	b	7da0 <strndup@plt>
   18e84:	mov	x0, x21
   18e88:	b	18e54 <scols_init_debug@@SMARTCOLS_2.25+0x5fac>
   18e8c:	add	x24, x0, x20
   18e90:	mov	x23, x0
   18e94:	add	x0, x24, #0x1
   18e98:	bl	7830 <malloc@plt>
   18e9c:	mov	x22, x0
   18ea0:	cbz	x0, 18ec8 <scols_init_debug@@SMARTCOLS_2.25+0x6020>
   18ea4:	mov	x0, x22
   18ea8:	mov	x1, x21
   18eac:	mov	x2, x23
   18eb0:	bl	7380 <memcpy@plt>
   18eb4:	add	x0, x22, x23
   18eb8:	mov	x1, x19
   18ebc:	mov	x2, x20
   18ec0:	bl	7380 <memcpy@plt>
   18ec4:	strb	wzr, [x22, x24]
   18ec8:	mov	x0, x22
   18ecc:	ldp	x20, x19, [sp, #48]
   18ed0:	ldp	x22, x21, [sp, #32]
   18ed4:	ldp	x24, x23, [sp, #16]
   18ed8:	ldp	x29, x30, [sp], #64
   18edc:	ret
   18ee0:	stp	x29, x30, [sp, #-32]!
   18ee4:	stp	x20, x19, [sp, #16]
   18ee8:	mov	x19, x1
   18eec:	mov	x20, x0
   18ef0:	mov	x29, sp
   18ef4:	cbz	x1, 18f08 <scols_init_debug@@SMARTCOLS_2.25+0x6060>
   18ef8:	mov	x0, x19
   18efc:	bl	7440 <strlen@plt>
   18f00:	mov	x2, x0
   18f04:	b	18f0c <scols_init_debug@@SMARTCOLS_2.25+0x6064>
   18f08:	mov	x2, xzr
   18f0c:	mov	x0, x20
   18f10:	mov	x1, x19
   18f14:	ldp	x20, x19, [sp, #16]
   18f18:	ldp	x29, x30, [sp], #32
   18f1c:	b	18e00 <scols_init_debug@@SMARTCOLS_2.25+0x5f58>
   18f20:	sub	sp, sp, #0x120
   18f24:	stp	x29, x30, [sp, #256]
   18f28:	add	x29, sp, #0x100
   18f2c:	add	x9, sp, #0x80
   18f30:	mov	x10, sp
   18f34:	mov	x11, #0xffffffffffffffd0    	// #-48
   18f38:	add	x8, x29, #0x20
   18f3c:	movk	x11, #0xff80, lsl #32
   18f40:	add	x9, x9, #0x30
   18f44:	add	x10, x10, #0x80
   18f48:	stp	x8, x9, [x29, #-32]
   18f4c:	stp	x10, x11, [x29, #-16]
   18f50:	stp	q1, q2, [sp, #16]
   18f54:	str	q0, [sp]
   18f58:	ldp	q0, q1, [x29, #-32]
   18f5c:	stp	x28, x19, [sp, #272]
   18f60:	mov	x19, x0
   18f64:	stp	x2, x3, [sp, #128]
   18f68:	sub	x0, x29, #0x28
   18f6c:	sub	x2, x29, #0x50
   18f70:	stp	x4, x5, [sp, #144]
   18f74:	stp	x6, x7, [sp, #160]
   18f78:	stp	q3, q4, [sp, #48]
   18f7c:	stp	q5, q6, [sp, #80]
   18f80:	str	q7, [sp, #112]
   18f84:	stp	q0, q1, [x29, #-80]
   18f88:	bl	7d40 <vasprintf@plt>
   18f8c:	tbnz	w0, #31, 18fb4 <scols_init_debug@@SMARTCOLS_2.25+0x610c>
   18f90:	ldur	x1, [x29, #-40]
   18f94:	mov	w2, w0
   18f98:	mov	x0, x19
   18f9c:	bl	18e00 <scols_init_debug@@SMARTCOLS_2.25+0x5f58>
   18fa0:	ldur	x8, [x29, #-40]
   18fa4:	mov	x19, x0
   18fa8:	mov	x0, x8
   18fac:	bl	7cc0 <free@plt>
   18fb0:	b	18fb8 <scols_init_debug@@SMARTCOLS_2.25+0x6110>
   18fb4:	mov	x19, xzr
   18fb8:	mov	x0, x19
   18fbc:	ldp	x28, x19, [sp, #272]
   18fc0:	ldp	x29, x30, [sp, #256]
   18fc4:	add	sp, sp, #0x120
   18fc8:	ret
   18fcc:	stp	x29, x30, [sp, #-80]!
   18fd0:	stp	x24, x23, [sp, #32]
   18fd4:	stp	x22, x21, [sp, #48]
   18fd8:	stp	x20, x19, [sp, #64]
   18fdc:	ldr	x19, [x0]
   18fe0:	str	x25, [sp, #16]
   18fe4:	mov	x29, sp
   18fe8:	ldrb	w8, [x19]
   18fec:	cbz	w8, 190ec <scols_init_debug@@SMARTCOLS_2.25+0x6244>
   18ff0:	mov	x20, x0
   18ff4:	mov	x22, x1
   18ff8:	mov	x0, x19
   18ffc:	mov	x1, x2
   19000:	mov	w23, w3
   19004:	mov	x21, x2
   19008:	bl	7db0 <strspn@plt>
   1900c:	add	x19, x19, x0
   19010:	ldrb	w25, [x19]
   19014:	cbz	x25, 190e8 <scols_init_debug@@SMARTCOLS_2.25+0x6240>
   19018:	cbz	w23, 1909c <scols_init_debug@@SMARTCOLS_2.25+0x61f4>
   1901c:	cmp	w25, #0x3f
   19020:	b.hi	190b8 <scols_init_debug@@SMARTCOLS_2.25+0x6210>  // b.pmore
   19024:	mov	w8, #0x1                   	// #1
   19028:	mov	x9, #0x1                   	// #1
   1902c:	lsl	x8, x8, x25
   19030:	movk	x9, #0x84, lsl #32
   19034:	and	x8, x8, x9
   19038:	cbz	x8, 190b8 <scols_init_debug@@SMARTCOLS_2.25+0x6210>
   1903c:	add	x23, x19, #0x1
   19040:	add	x1, x29, #0x1c
   19044:	mov	x0, x23
   19048:	strb	w25, [x29, #28]
   1904c:	strb	wzr, [x29, #29]
   19050:	bl	1910c <scols_init_debug@@SMARTCOLS_2.25+0x6264>
   19054:	str	x0, [x22]
   19058:	add	x8, x0, x19
   1905c:	ldrb	w8, [x8, #1]
   19060:	cbz	w8, 190e8 <scols_init_debug@@SMARTCOLS_2.25+0x6240>
   19064:	cmp	w8, w25
   19068:	b.ne	190e8 <scols_init_debug@@SMARTCOLS_2.25+0x6240>  // b.any
   1906c:	add	x8, x0, x19
   19070:	ldrsb	w1, [x8, #2]
   19074:	mov	x24, x0
   19078:	cbz	w1, 19088 <scols_init_debug@@SMARTCOLS_2.25+0x61e0>
   1907c:	mov	x0, x21
   19080:	bl	7dc0 <strchr@plt>
   19084:	cbz	x0, 190e8 <scols_init_debug@@SMARTCOLS_2.25+0x6240>
   19088:	add	x8, x19, x24
   1908c:	add	x8, x8, #0x2
   19090:	str	x8, [x20]
   19094:	mov	x19, x23
   19098:	b	190f0 <scols_init_debug@@SMARTCOLS_2.25+0x6248>
   1909c:	mov	x0, x19
   190a0:	mov	x1, x21
   190a4:	bl	8100 <strcspn@plt>
   190a8:	add	x8, x19, x0
   190ac:	str	x0, [x22]
   190b0:	str	x8, [x20]
   190b4:	b	190f0 <scols_init_debug@@SMARTCOLS_2.25+0x6248>
   190b8:	mov	x0, x19
   190bc:	mov	x1, x21
   190c0:	bl	1910c <scols_init_debug@@SMARTCOLS_2.25+0x6264>
   190c4:	str	x0, [x22]
   190c8:	add	x22, x19, x0
   190cc:	ldrsb	w1, [x22]
   190d0:	cbz	w1, 190e0 <scols_init_debug@@SMARTCOLS_2.25+0x6238>
   190d4:	mov	x0, x21
   190d8:	bl	7dc0 <strchr@plt>
   190dc:	cbz	x0, 190e8 <scols_init_debug@@SMARTCOLS_2.25+0x6240>
   190e0:	str	x22, [x20]
   190e4:	b	190f0 <scols_init_debug@@SMARTCOLS_2.25+0x6248>
   190e8:	str	x19, [x20]
   190ec:	mov	x19, xzr
   190f0:	mov	x0, x19
   190f4:	ldp	x20, x19, [sp, #64]
   190f8:	ldp	x22, x21, [sp, #48]
   190fc:	ldp	x24, x23, [sp, #32]
   19100:	ldr	x25, [sp, #16]
   19104:	ldp	x29, x30, [sp], #80
   19108:	ret
   1910c:	stp	x29, x30, [sp, #-48]!
   19110:	stp	x20, x19, [sp, #32]
   19114:	ldrb	w9, [x0]
   19118:	str	x21, [sp, #16]
   1911c:	mov	x29, sp
   19120:	cbz	w9, 1917c <scols_init_debug@@SMARTCOLS_2.25+0x62d4>
   19124:	mov	x19, x1
   19128:	mov	x21, xzr
   1912c:	mov	w8, wzr
   19130:	add	x20, x0, #0x1
   19134:	cbz	w8, 1914c <scols_init_debug@@SMARTCOLS_2.25+0x62a4>
   19138:	mov	w8, wzr
   1913c:	ldrb	w9, [x20, x21]
   19140:	add	x21, x21, #0x1
   19144:	cbnz	w9, 19134 <scols_init_debug@@SMARTCOLS_2.25+0x628c>
   19148:	b	19178 <scols_init_debug@@SMARTCOLS_2.25+0x62d0>
   1914c:	and	w8, w9, #0xff
   19150:	cmp	w8, #0x5c
   19154:	b.ne	19160 <scols_init_debug@@SMARTCOLS_2.25+0x62b8>  // b.any
   19158:	mov	w8, #0x1                   	// #1
   1915c:	b	1913c <scols_init_debug@@SMARTCOLS_2.25+0x6294>
   19160:	sxtb	w1, w9
   19164:	mov	x0, x19
   19168:	bl	7dc0 <strchr@plt>
   1916c:	cbz	x0, 19138 <scols_init_debug@@SMARTCOLS_2.25+0x6290>
   19170:	mov	w8, wzr
   19174:	b	19184 <scols_init_debug@@SMARTCOLS_2.25+0x62dc>
   19178:	b	19184 <scols_init_debug@@SMARTCOLS_2.25+0x62dc>
   1917c:	mov	w8, wzr
   19180:	mov	w21, wzr
   19184:	sub	w8, w21, w8
   19188:	ldp	x20, x19, [sp, #32]
   1918c:	ldr	x21, [sp, #16]
   19190:	sxtw	x0, w8
   19194:	ldp	x29, x30, [sp], #48
   19198:	ret
   1919c:	stp	x29, x30, [sp, #-32]!
   191a0:	str	x19, [sp, #16]
   191a4:	mov	x19, x0
   191a8:	mov	x29, sp
   191ac:	mov	x0, x19
   191b0:	bl	7930 <fgetc@plt>
   191b4:	cmp	w0, #0xa
   191b8:	b.eq	191cc <scols_init_debug@@SMARTCOLS_2.25+0x6324>  // b.none
   191bc:	cmn	w0, #0x1
   191c0:	b.ne	191ac <scols_init_debug@@SMARTCOLS_2.25+0x6304>  // b.any
   191c4:	mov	w0, #0x1                   	// #1
   191c8:	b	191d0 <scols_init_debug@@SMARTCOLS_2.25+0x6328>
   191cc:	mov	w0, wzr
   191d0:	ldr	x19, [sp, #16]
   191d4:	ldp	x29, x30, [sp], #32
   191d8:	ret
   191dc:	sub	sp, sp, #0xd0
   191e0:	stp	x29, x30, [sp, #144]
   191e4:	str	x23, [sp, #160]
   191e8:	stp	x22, x21, [sp, #176]
   191ec:	stp	x20, x19, [sp, #192]
   191f0:	add	x29, sp, #0x90
   191f4:	stp	xzr, xzr, [sp]
   191f8:	cbz	x0, 19658 <scols_init_debug@@SMARTCOLS_2.25+0x67b0>
   191fc:	mov	x19, x1
   19200:	cbz	x1, 19678 <scols_init_debug@@SMARTCOLS_2.25+0x67d0>
   19204:	mov	x20, x0
   19208:	mov	x0, xzr
   1920c:	bl	7800 <time@plt>
   19210:	str	x0, [x29, #24]
   19214:	add	x0, x29, #0x18
   19218:	sub	x1, x29, #0x40
   1921c:	bl	75c0 <localtime_r@plt>
   19220:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19224:	mov	w21, #0xffffffff            	// #-1
   19228:	add	x1, x1, #0x9c4
   1922c:	mov	x0, x20
   19230:	stur	w21, [x29, #-32]
   19234:	bl	7c30 <strcmp@plt>
   19238:	cbz	w0, 192e4 <scols_init_debug@@SMARTCOLS_2.25+0x643c>
   1923c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19240:	add	x1, x1, #0x9c8
   19244:	mov	x0, x20
   19248:	bl	7c30 <strcmp@plt>
   1924c:	cbz	w0, 19298 <scols_init_debug@@SMARTCOLS_2.25+0x63f0>
   19250:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19254:	add	x1, x1, #0x9ce
   19258:	mov	x0, x20
   1925c:	bl	7c30 <strcmp@plt>
   19260:	cbz	w0, 192a4 <scols_init_debug@@SMARTCOLS_2.25+0x63fc>
   19264:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19268:	add	x1, x1, #0x9d8
   1926c:	mov	x0, x20
   19270:	bl	7c30 <strcmp@plt>
   19274:	cbz	w0, 192b8 <scols_init_debug@@SMARTCOLS_2.25+0x6410>
   19278:	ldrb	w8, [x20]
   1927c:	cmp	w8, #0x2d
   19280:	b.eq	192d0 <scols_init_debug@@SMARTCOLS_2.25+0x6428>  // b.none
   19284:	cmp	w8, #0x2b
   19288:	b.ne	1932c <scols_init_debug@@SMARTCOLS_2.25+0x6484>  // b.any
   1928c:	add	x0, x20, #0x1
   19290:	add	x1, sp, #0x8
   19294:	b	192d8 <scols_init_debug@@SMARTCOLS_2.25+0x6430>
   19298:	stur	xzr, [x29, #-60]
   1929c:	stur	wzr, [x29, #-64]
   192a0:	b	192e0 <scols_init_debug@@SMARTCOLS_2.25+0x6438>
   192a4:	ldur	w8, [x29, #-52]
   192a8:	stur	xzr, [x29, #-60]
   192ac:	stur	wzr, [x29, #-64]
   192b0:	sub	w8, w8, #0x1
   192b4:	b	192c8 <scols_init_debug@@SMARTCOLS_2.25+0x6420>
   192b8:	ldur	w8, [x29, #-52]
   192bc:	stur	xzr, [x29, #-60]
   192c0:	stur	wzr, [x29, #-64]
   192c4:	add	w8, w8, #0x1
   192c8:	stur	w8, [x29, #-52]
   192cc:	b	192e0 <scols_init_debug@@SMARTCOLS_2.25+0x6438>
   192d0:	add	x0, x20, #0x1
   192d4:	mov	x1, sp
   192d8:	bl	19698 <scols_init_debug@@SMARTCOLS_2.25+0x67f0>
   192dc:	tbnz	w0, #31, 195f8 <scols_init_debug@@SMARTCOLS_2.25+0x6750>
   192e0:	mov	w21, #0xffffffff            	// #-1
   192e4:	sub	x0, x29, #0x40
   192e8:	bl	7b30 <mktime@plt>
   192ec:	cmn	x0, #0x1
   192f0:	str	x0, [x29, #24]
   192f4:	b.eq	195d8 <scols_init_debug@@SMARTCOLS_2.25+0x6730>  // b.none
   192f8:	tbnz	w21, #31, 19308 <scols_init_debug@@SMARTCOLS_2.25+0x6460>
   192fc:	ldur	w8, [x29, #-40]
   19300:	cmp	w8, w21
   19304:	b.ne	195d8 <scols_init_debug@@SMARTCOLS_2.25+0x6730>  // b.any
   19308:	ldp	x9, x8, [sp]
   1930c:	mov	w10, #0x4240                	// #16960
   19310:	movk	w10, #0xf, lsl #16
   19314:	mov	w20, wzr
   19318:	madd	x8, x0, x10, x8
   1931c:	subs	x8, x8, x9
   19320:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
   19324:	str	x8, [x19]
   19328:	b	195dc <scols_init_debug@@SMARTCOLS_2.25+0x6734>
   1932c:	mov	x0, x20
   19330:	bl	7440 <strlen@plt>
   19334:	cmp	x0, #0x3
   19338:	b.ls	19354 <scols_init_debug@@SMARTCOLS_2.25+0x64ac>  // b.plast
   1933c:	add	x8, x20, x0
   19340:	ldur	w8, [x8, #-4]
   19344:	mov	w9, #0x6120                	// #24864
   19348:	movk	w9, #0x6f67, lsl #16
   1934c:	cmp	w8, w9
   19350:	b.eq	19600 <scols_init_debug@@SMARTCOLS_2.25+0x6758>  // b.none
   19354:	adrp	x23, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   19358:	mov	x22, xzr
   1935c:	add	x23, x23, #0x890
   19360:	ldr	x21, [x23, x22]
   19364:	mov	x0, x21
   19368:	bl	7440 <strlen@plt>
   1936c:	cbz	x0, 19398 <scols_init_debug@@SMARTCOLS_2.25+0x64f0>
   19370:	mov	x2, x0
   19374:	mov	x0, x20
   19378:	mov	x1, x21
   1937c:	bl	7d10 <strncasecmp@plt>
   19380:	cbnz	w0, 19398 <scols_init_debug@@SMARTCOLS_2.25+0x64f0>
   19384:	mov	x0, x21
   19388:	bl	7440 <strlen@plt>
   1938c:	ldrb	w8, [x20, x0]
   19390:	cmp	w8, #0x20
   19394:	b.eq	19630 <scols_init_debug@@SMARTCOLS_2.25+0x6788>  // b.none
   19398:	add	x22, x22, #0x10
   1939c:	cmp	x22, #0xe0
   193a0:	b.ne	19360 <scols_init_debug@@SMARTCOLS_2.25+0x64b8>  // b.any
   193a4:	mov	w21, #0xffffffff            	// #-1
   193a8:	ldp	q0, q1, [x29, #-64]
   193ac:	ldur	q2, [x29, #-32]
   193b0:	ldur	x8, [x29, #-16]
   193b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   193b8:	add	x1, x1, #0x9e6
   193bc:	sub	x2, x29, #0x40
   193c0:	mov	x0, x20
   193c4:	stp	q0, q1, [sp, #16]
   193c8:	str	q2, [sp, #48]
   193cc:	str	x8, [sp, #64]
   193d0:	bl	76e0 <strptime@plt>
   193d4:	cbz	x0, 193e0 <scols_init_debug@@SMARTCOLS_2.25+0x6538>
   193d8:	ldrb	w8, [x0]
   193dc:	cbz	w8, 192e4 <scols_init_debug@@SMARTCOLS_2.25+0x643c>
   193e0:	ldp	q0, q1, [sp, #16]
   193e4:	ldr	q2, [sp, #48]
   193e8:	ldr	x8, [sp, #64]
   193ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   193f0:	add	x1, x1, #0x9f8
   193f4:	sub	x2, x29, #0x40
   193f8:	mov	x0, x20
   193fc:	stp	q0, q1, [x29, #-64]
   19400:	stur	q2, [x29, #-32]
   19404:	stur	x8, [x29, #-16]
   19408:	bl	76e0 <strptime@plt>
   1940c:	cbz	x0, 19418 <scols_init_debug@@SMARTCOLS_2.25+0x6570>
   19410:	ldrb	w8, [x0]
   19414:	cbz	w8, 192e4 <scols_init_debug@@SMARTCOLS_2.25+0x643c>
   19418:	ldp	q0, q1, [sp, #16]
   1941c:	ldr	q2, [sp, #48]
   19420:	ldr	x8, [sp, #64]
   19424:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19428:	add	x1, x1, #0xa0a
   1942c:	sub	x2, x29, #0x40
   19430:	mov	x0, x20
   19434:	stp	q0, q1, [x29, #-64]
   19438:	stur	q2, [x29, #-32]
   1943c:	stur	x8, [x29, #-16]
   19440:	bl	76e0 <strptime@plt>
   19444:	cbz	x0, 19450 <scols_init_debug@@SMARTCOLS_2.25+0x65a8>
   19448:	ldrb	w8, [x0]
   1944c:	cbz	w8, 192e4 <scols_init_debug@@SMARTCOLS_2.25+0x643c>
   19450:	ldp	q0, q1, [sp, #16]
   19454:	ldr	q2, [sp, #48]
   19458:	ldr	x8, [sp, #64]
   1945c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19460:	add	x1, x1, #0xa1c
   19464:	sub	x2, x29, #0x40
   19468:	mov	x0, x20
   1946c:	stp	q0, q1, [x29, #-64]
   19470:	stur	q2, [x29, #-32]
   19474:	stur	x8, [x29, #-16]
   19478:	bl	76e0 <strptime@plt>
   1947c:	cbz	x0, 19488 <scols_init_debug@@SMARTCOLS_2.25+0x65e0>
   19480:	ldrb	w8, [x0]
   19484:	cbz	w8, 19648 <scols_init_debug@@SMARTCOLS_2.25+0x67a0>
   19488:	ldp	q0, q1, [sp, #16]
   1948c:	ldr	q2, [sp, #48]
   19490:	ldr	x8, [sp, #64]
   19494:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19498:	add	x1, x1, #0xa2b
   1949c:	sub	x2, x29, #0x40
   194a0:	mov	x0, x20
   194a4:	stp	q0, q1, [x29, #-64]
   194a8:	stur	q2, [x29, #-32]
   194ac:	stur	x8, [x29, #-16]
   194b0:	bl	76e0 <strptime@plt>
   194b4:	cbz	x0, 194c0 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   194b8:	ldrb	w8, [x0]
   194bc:	cbz	w8, 19648 <scols_init_debug@@SMARTCOLS_2.25+0x67a0>
   194c0:	ldp	q0, q1, [sp, #16]
   194c4:	ldr	q2, [sp, #48]
   194c8:	ldr	x8, [sp, #64]
   194cc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   194d0:	add	x1, x1, #0xa3a
   194d4:	sub	x2, x29, #0x40
   194d8:	mov	x0, x20
   194dc:	stp	q0, q1, [x29, #-64]
   194e0:	stur	q2, [x29, #-32]
   194e4:	stur	x8, [x29, #-16]
   194e8:	bl	76e0 <strptime@plt>
   194ec:	cbz	x0, 194f8 <scols_init_debug@@SMARTCOLS_2.25+0x6650>
   194f0:	ldrb	w8, [x0]
   194f4:	cbz	w8, 19644 <scols_init_debug@@SMARTCOLS_2.25+0x679c>
   194f8:	ldp	q0, q1, [sp, #16]
   194fc:	ldr	q2, [sp, #48]
   19500:	ldr	x8, [sp, #64]
   19504:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19508:	add	x1, x1, #0xa43
   1950c:	sub	x2, x29, #0x40
   19510:	mov	x0, x20
   19514:	stp	q0, q1, [x29, #-64]
   19518:	stur	q2, [x29, #-32]
   1951c:	stur	x8, [x29, #-16]
   19520:	bl	76e0 <strptime@plt>
   19524:	cbz	x0, 19530 <scols_init_debug@@SMARTCOLS_2.25+0x6688>
   19528:	ldrb	w8, [x0]
   1952c:	cbz	w8, 19644 <scols_init_debug@@SMARTCOLS_2.25+0x679c>
   19530:	ldp	q0, q1, [sp, #16]
   19534:	ldr	q2, [sp, #48]
   19538:	ldr	x8, [sp, #64]
   1953c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19540:	add	x1, x1, #0xa01
   19544:	sub	x2, x29, #0x40
   19548:	mov	x0, x20
   1954c:	stp	q0, q1, [x29, #-64]
   19550:	stur	q2, [x29, #-32]
   19554:	stur	x8, [x29, #-16]
   19558:	bl	76e0 <strptime@plt>
   1955c:	cbz	x0, 19568 <scols_init_debug@@SMARTCOLS_2.25+0x66c0>
   19560:	ldrb	w8, [x0]
   19564:	cbz	w8, 192e4 <scols_init_debug@@SMARTCOLS_2.25+0x643c>
   19568:	ldp	q0, q1, [sp, #16]
   1956c:	ldr	q2, [sp, #48]
   19570:	ldr	x8, [sp, #64]
   19574:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19578:	add	x1, x1, #0xa34
   1957c:	sub	x2, x29, #0x40
   19580:	mov	x0, x20
   19584:	stp	q0, q1, [x29, #-64]
   19588:	stur	q2, [x29, #-32]
   1958c:	stur	x8, [x29, #-16]
   19590:	bl	76e0 <strptime@plt>
   19594:	cbz	x0, 195a0 <scols_init_debug@@SMARTCOLS_2.25+0x66f8>
   19598:	ldrb	w8, [x0]
   1959c:	cbz	w8, 19648 <scols_init_debug@@SMARTCOLS_2.25+0x67a0>
   195a0:	ldp	q0, q1, [sp, #16]
   195a4:	ldr	q2, [sp, #48]
   195a8:	ldr	x8, [sp, #64]
   195ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   195b0:	add	x1, x1, #0xa4c
   195b4:	sub	x2, x29, #0x40
   195b8:	mov	x0, x20
   195bc:	stp	q0, q1, [x29, #-64]
   195c0:	stur	q2, [x29, #-32]
   195c4:	stur	x8, [x29, #-16]
   195c8:	bl	76e0 <strptime@plt>
   195cc:	cbz	x0, 195d8 <scols_init_debug@@SMARTCOLS_2.25+0x6730>
   195d0:	ldrb	w8, [x0]
   195d4:	cbz	w8, 19648 <scols_init_debug@@SMARTCOLS_2.25+0x67a0>
   195d8:	mov	w20, #0xffffffea            	// #-22
   195dc:	mov	w0, w20
   195e0:	ldp	x20, x19, [sp, #192]
   195e4:	ldp	x22, x21, [sp, #176]
   195e8:	ldr	x23, [sp, #160]
   195ec:	ldp	x29, x30, [sp, #144]
   195f0:	add	sp, sp, #0xd0
   195f4:	ret
   195f8:	mov	w20, w0
   195fc:	b	195dc <scols_init_debug@@SMARTCOLS_2.25+0x6734>
   19600:	sub	x1, x0, #0x4
   19604:	mov	x0, x20
   19608:	bl	7da0 <strndup@plt>
   1960c:	cbz	x0, 19650 <scols_init_debug@@SMARTCOLS_2.25+0x67a8>
   19610:	mov	x1, sp
   19614:	mov	x21, x0
   19618:	bl	19698 <scols_init_debug@@SMARTCOLS_2.25+0x67f0>
   1961c:	mov	w20, w0
   19620:	mov	x0, x21
   19624:	bl	7cc0 <free@plt>
   19628:	tbz	w20, #31, 192e0 <scols_init_debug@@SMARTCOLS_2.25+0x6438>
   1962c:	b	195dc <scols_init_debug@@SMARTCOLS_2.25+0x6734>
   19630:	add	x8, x23, x22
   19634:	ldr	w21, [x8, #8]
   19638:	add	x8, x0, x20
   1963c:	add	x20, x8, #0x1
   19640:	b	193a8 <scols_init_debug@@SMARTCOLS_2.25+0x6500>
   19644:	stur	xzr, [x29, #-60]
   19648:	stur	wzr, [x29, #-64]
   1964c:	b	192e4 <scols_init_debug@@SMARTCOLS_2.25+0x643c>
   19650:	mov	w20, #0xfffffff4            	// #-12
   19654:	b	195dc <scols_init_debug@@SMARTCOLS_2.25+0x6734>
   19658:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1965c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19660:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19664:	add	x0, x0, #0x128
   19668:	add	x1, x1, #0x983
   1966c:	add	x3, x3, #0x993
   19670:	mov	w2, #0xc4                  	// #196
   19674:	bl	8140 <__assert_fail@plt>
   19678:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1967c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19680:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19684:	add	x0, x0, #0x9bf
   19688:	add	x1, x1, #0x983
   1968c:	add	x3, x3, #0x993
   19690:	mov	w2, #0xc5                  	// #197
   19694:	bl	8140 <__assert_fail@plt>
   19698:	sub	sp, sp, #0x80
   1969c:	stp	x29, x30, [sp, #32]
   196a0:	stp	x28, x27, [sp, #48]
   196a4:	stp	x26, x25, [sp, #64]
   196a8:	stp	x24, x23, [sp, #80]
   196ac:	stp	x22, x21, [sp, #96]
   196b0:	stp	x20, x19, [sp, #112]
   196b4:	add	x29, sp, #0x20
   196b8:	cbz	x0, 19888 <scols_init_debug@@SMARTCOLS_2.25+0x69e0>
   196bc:	mov	x19, x1
   196c0:	cbz	x1, 198a8 <scols_init_debug@@SMARTCOLS_2.25+0x6a00>
   196c4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   196c8:	add	x1, x1, #0xb0c
   196cc:	mov	x20, x0
   196d0:	bl	7db0 <strspn@plt>
   196d4:	add	x24, x20, x0
   196d8:	ldrb	w8, [x24]
   196dc:	cbz	w8, 19854 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>
   196e0:	str	x19, [sp, #8]
   196e4:	bl	8150 <__errno_location@plt>
   196e8:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   196ec:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
   196f0:	mov	x20, x0
   196f4:	mov	x19, xzr
   196f8:	add	x26, x26, #0xb0c
   196fc:	movk	x28, #0xcccd
   19700:	sub	x1, x29, #0x8
   19704:	mov	w2, #0xa                   	// #10
   19708:	mov	x0, x24
   1970c:	str	wzr, [x20]
   19710:	bl	7550 <strtoll@plt>
   19714:	ldr	w8, [x20]
   19718:	cmp	w8, #0x1
   1971c:	b.ge	19878 <scols_init_debug@@SMARTCOLS_2.25+0x69d0>  // b.tcont
   19720:	mov	x22, x0
   19724:	tbnz	x0, #63, 19880 <scols_init_debug@@SMARTCOLS_2.25+0x69d8>
   19728:	ldur	x23, [x29, #-8]
   1972c:	str	x19, [sp, #16]
   19730:	ldrb	w8, [x23]
   19734:	cmp	w8, #0x2e
   19738:	b.ne	1977c <scols_init_debug@@SMARTCOLS_2.25+0x68d4>  // b.any
   1973c:	add	x25, x23, #0x1
   19740:	sub	x1, x29, #0x8
   19744:	mov	w2, #0xa                   	// #10
   19748:	mov	x0, x25
   1974c:	str	wzr, [x20]
   19750:	bl	7550 <strtoll@plt>
   19754:	ldr	w8, [x20]
   19758:	cmp	w8, #0x1
   1975c:	b.ge	19878 <scols_init_debug@@SMARTCOLS_2.25+0x69d0>  // b.tcont
   19760:	mov	x24, x0
   19764:	tbnz	x0, #63, 19880 <scols_init_debug@@SMARTCOLS_2.25+0x69d8>
   19768:	ldur	x23, [x29, #-8]
   1976c:	cmp	x23, x25
   19770:	b.eq	19854 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>  // b.none
   19774:	sub	w21, w23, w25
   19778:	b	1978c <scols_init_debug@@SMARTCOLS_2.25+0x68e4>
   1977c:	cmp	x23, x24
   19780:	b.eq	19854 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>  // b.none
   19784:	mov	x24, xzr
   19788:	mov	w21, wzr
   1978c:	mov	x0, x23
   19790:	mov	x1, x26
   19794:	bl	7db0 <strspn@plt>
   19798:	adrp	x19, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1979c:	mov	x27, xzr
   197a0:	add	x25, x23, x0
   197a4:	add	x19, x19, #0x978
   197a8:	stur	x25, [x29, #-8]
   197ac:	ldur	x26, [x19, #-8]
   197b0:	mov	x0, x26
   197b4:	bl	7440 <strlen@plt>
   197b8:	cbz	x23, 197d4 <scols_init_debug@@SMARTCOLS_2.25+0x692c>
   197bc:	mov	x2, x0
   197c0:	cbz	x0, 197d4 <scols_init_debug@@SMARTCOLS_2.25+0x692c>
   197c4:	mov	x0, x25
   197c8:	mov	x1, x26
   197cc:	bl	7900 <strncmp@plt>
   197d0:	cbz	w0, 197e8 <scols_init_debug@@SMARTCOLS_2.25+0x6940>
   197d4:	add	x27, x27, #0x1
   197d8:	cmp	x27, #0x1c
   197dc:	add	x19, x19, #0x10
   197e0:	b.ne	197ac <scols_init_debug@@SMARTCOLS_2.25+0x6904>  // b.any
   197e4:	b	19854 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>
   197e8:	ldr	x19, [x19]
   197ec:	mul	x24, x19, x24
   197f0:	cbz	w21, 19804 <scols_init_debug@@SMARTCOLS_2.25+0x695c>
   197f4:	umulh	x8, x24, x28
   197f8:	subs	w21, w21, #0x1
   197fc:	lsr	x24, x8, #3
   19800:	b.ne	197f4 <scols_init_debug@@SMARTCOLS_2.25+0x694c>  // b.any
   19804:	cmp	w27, #0x1c
   19808:	b.cs	19854 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>  // b.hs, b.nlast
   1980c:	mov	x0, x26
   19810:	bl	7440 <strlen@plt>
   19814:	ldr	x8, [sp, #16]
   19818:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1981c:	add	x23, x25, x0
   19820:	add	x26, x26, #0xb0c
   19824:	madd	x8, x19, x22, x8
   19828:	mov	x0, x23
   1982c:	mov	x1, x26
   19830:	add	x19, x8, x24
   19834:	bl	7db0 <strspn@plt>
   19838:	add	x24, x23, x0
   1983c:	ldrb	w8, [x24]
   19840:	cbnz	w8, 19700 <scols_init_debug@@SMARTCOLS_2.25+0x6858>
   19844:	ldr	x8, [sp, #8]
   19848:	mov	w0, wzr
   1984c:	str	x19, [x8]
   19850:	b	19858 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   19854:	mov	w0, #0xffffffea            	// #-22
   19858:	ldp	x20, x19, [sp, #112]
   1985c:	ldp	x22, x21, [sp, #96]
   19860:	ldp	x24, x23, [sp, #80]
   19864:	ldp	x26, x25, [sp, #64]
   19868:	ldp	x28, x27, [sp, #48]
   1986c:	ldp	x29, x30, [sp, #32]
   19870:	add	sp, sp, #0x80
   19874:	ret
   19878:	neg	w0, w8
   1987c:	b	19858 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   19880:	mov	w0, #0xffffffde            	// #-34
   19884:	b	19858 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   19888:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1988c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19890:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19894:	add	x0, x0, #0x128
   19898:	add	x1, x1, #0x983
   1989c:	add	x3, x3, #0xae6
   198a0:	mov	w2, #0x4d                  	// #77
   198a4:	bl	8140 <__assert_fail@plt>
   198a8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   198ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   198b0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   198b4:	add	x0, x0, #0x9bf
   198b8:	add	x1, x1, #0x983
   198bc:	add	x3, x3, #0xae6
   198c0:	mov	w2, #0x4e                  	// #78
   198c4:	bl	8140 <__assert_fail@plt>
   198c8:	ldr	w8, [x0, #32]
   198cc:	tbnz	w8, #31, 198d8 <scols_init_debug@@SMARTCOLS_2.25+0x6a30>
   198d0:	ldr	w0, [x0, #40]
   198d4:	ret
   198d8:	mov	w0, wzr
   198dc:	ret
   198e0:	sub	sp, sp, #0x70
   198e4:	stp	x22, x21, [sp, #80]
   198e8:	stp	x20, x19, [sp, #96]
   198ec:	mov	x20, x3
   198f0:	mov	x21, x2
   198f4:	mov	w22, w1
   198f8:	mov	x19, x0
   198fc:	stp	x29, x30, [sp, #64]
   19900:	add	x29, sp, #0x40
   19904:	tbnz	w1, #6, 19934 <scols_init_debug@@SMARTCOLS_2.25+0x6a8c>
   19908:	add	x1, sp, #0x8
   1990c:	mov	x0, x19
   19910:	bl	75c0 <localtime_r@plt>
   19914:	cbz	x0, 19944 <scols_init_debug@@SMARTCOLS_2.25+0x6a9c>
   19918:	ldr	x1, [x19, #8]
   1991c:	add	x0, sp, #0x8
   19920:	mov	w2, w22
   19924:	mov	x3, x21
   19928:	mov	x4, x20
   1992c:	bl	19974 <scols_init_debug@@SMARTCOLS_2.25+0x6acc>
   19930:	b	19960 <scols_init_debug@@SMARTCOLS_2.25+0x6ab8>
   19934:	add	x1, sp, #0x8
   19938:	mov	x0, x19
   1993c:	bl	7990 <gmtime_r@plt>
   19940:	cbnz	x0, 19918 <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
   19944:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19948:	add	x1, x1, #0xa59
   1994c:	mov	w2, #0x5                   	// #5
   19950:	bl	7fc0 <dcgettext@plt>
   19954:	ldr	x1, [x19]
   19958:	bl	7ed0 <warnx@plt>
   1995c:	mov	w0, #0xffffffff            	// #-1
   19960:	ldp	x20, x19, [sp, #96]
   19964:	ldp	x22, x21, [sp, #80]
   19968:	ldp	x29, x30, [sp, #64]
   1996c:	add	sp, sp, #0x70
   19970:	ret
   19974:	stp	x29, x30, [sp, #-64]!
   19978:	str	x23, [sp, #16]
   1997c:	stp	x22, x21, [sp, #32]
   19980:	stp	x20, x19, [sp, #48]
   19984:	mov	x19, x4
   19988:	mov	x20, x3
   1998c:	mov	w22, w2
   19990:	mov	x23, x1
   19994:	mov	x21, x0
   19998:	mov	x29, sp
   1999c:	tbnz	w2, #0, 199dc <scols_init_debug@@SMARTCOLS_2.25+0x6b34>
   199a0:	tbz	w22, #1, 19a20 <scols_init_debug@@SMARTCOLS_2.25+0x6b78>
   199a4:	ldp	w4, w3, [x21, #4]
   199a8:	ldr	w5, [x21]
   199ac:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   199b0:	add	x2, x2, #0xb20
   199b4:	mov	x0, x20
   199b8:	mov	x1, x19
   199bc:	bl	7720 <snprintf@plt>
   199c0:	tbnz	w0, #31, 19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>
   199c4:	cmp	x19, w0, uxtw
   199c8:	b.cc	19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>  // b.lo, b.ul, b.last
   199cc:	mov	w8, w0
   199d0:	sub	x19, x19, x8
   199d4:	add	x20, x20, x8
   199d8:	b	19a20 <scols_init_debug@@SMARTCOLS_2.25+0x6b78>
   199dc:	ldp	w9, w8, [x21, #16]
   199e0:	ldr	w5, [x21, #12]
   199e4:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   199e8:	sxtw	x8, w8
   199ec:	add	x3, x8, #0x76c
   199f0:	add	w4, w9, #0x1
   199f4:	add	x2, x2, #0xb11
   199f8:	mov	x0, x20
   199fc:	mov	x1, x19
   19a00:	bl	7720 <snprintf@plt>
   19a04:	tbnz	w0, #31, 19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>
   19a08:	mov	w8, w0
   19a0c:	cmp	x8, x19
   19a10:	b.hi	19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>  // b.pmore
   19a14:	sub	x19, x19, x8
   19a18:	add	x20, x20, x8
   19a1c:	tbnz	w22, #1, 19a78 <scols_init_debug@@SMARTCOLS_2.25+0x6bd0>
   19a20:	tbnz	w22, #3, 19a34 <scols_init_debug@@SMARTCOLS_2.25+0x6b8c>
   19a24:	tbz	w22, #4, 19a64 <scols_init_debug@@SMARTCOLS_2.25+0x6bbc>
   19a28:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19a2c:	add	x2, x2, #0xb36
   19a30:	b	19a3c <scols_init_debug@@SMARTCOLS_2.25+0x6b94>
   19a34:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19a38:	add	x2, x2, #0xb2f
   19a3c:	mov	x0, x20
   19a40:	mov	x1, x19
   19a44:	mov	x3, x23
   19a48:	bl	7720 <snprintf@plt>
   19a4c:	tbnz	w0, #31, 19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>
   19a50:	cmp	x19, w0, uxtw
   19a54:	b.cc	19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>  // b.lo, b.ul, b.last
   19a58:	mov	w8, w0
   19a5c:	sub	x19, x19, x8
   19a60:	add	x20, x20, x8
   19a64:	tbz	w22, #2, 19b1c <scols_init_debug@@SMARTCOLS_2.25+0x6c74>
   19a68:	ldr	w8, [x21, #32]
   19a6c:	tbnz	w8, #31, 19a98 <scols_init_debug@@SMARTCOLS_2.25+0x6bf0>
   19a70:	ldr	w8, [x21, #40]
   19a74:	b	19a9c <scols_init_debug@@SMARTCOLS_2.25+0x6bf4>
   19a78:	cbz	x19, 19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>
   19a7c:	tst	w22, #0x20
   19a80:	mov	w8, #0x54                  	// #84
   19a84:	mov	w9, #0x20                  	// #32
   19a88:	csel	w8, w9, w8, eq  // eq = none
   19a8c:	strb	w8, [x20], #1
   19a90:	sub	x19, x19, #0x1
   19a94:	b	199a4 <scols_init_debug@@SMARTCOLS_2.25+0x6afc>
   19a98:	mov	w8, wzr
   19a9c:	mov	w9, #0x8889                	// #34953
   19aa0:	movk	w9, #0x8888, lsl #16
   19aa4:	mov	w10, #0xb3c5                	// #46021
   19aa8:	movk	w10, #0x91a2, lsl #16
   19aac:	smull	x11, w8, w9
   19ab0:	smull	x10, w8, w10
   19ab4:	lsr	x11, x11, #32
   19ab8:	lsr	x10, x10, #32
   19abc:	add	w11, w11, w8
   19ac0:	add	w8, w10, w8
   19ac4:	asr	w10, w11, #5
   19ac8:	add	w10, w10, w11, lsr #31
   19acc:	asr	w11, w8, #11
   19ad0:	add	w3, w11, w8, lsr #31
   19ad4:	smull	x8, w10, w9
   19ad8:	lsr	x8, x8, #32
   19adc:	add	w8, w8, w10
   19ae0:	asr	w9, w8, #5
   19ae4:	add	w8, w9, w8, lsr #31
   19ae8:	mov	w9, #0x3c                  	// #60
   19aec:	msub	w8, w8, w9, w10
   19af0:	cmp	w8, #0x0
   19af4:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19af8:	cneg	w4, w8, mi  // mi = first
   19afc:	add	x2, x2, #0xb3d
   19b00:	mov	x0, x20
   19b04:	mov	x1, x19
   19b08:	bl	7720 <snprintf@plt>
   19b0c:	tbnz	w0, #31, 19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>
   19b10:	sxtw	x8, w0
   19b14:	cmp	x19, x8
   19b18:	b.cc	19b24 <scols_init_debug@@SMARTCOLS_2.25+0x6c7c>  // b.lo, b.ul, b.last
   19b1c:	mov	w0, wzr
   19b20:	b	19b40 <scols_init_debug@@SMARTCOLS_2.25+0x6c98>
   19b24:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19b28:	add	x1, x1, #0xb48
   19b2c:	mov	w2, #0x5                   	// #5
   19b30:	mov	x0, xzr
   19b34:	bl	7fc0 <dcgettext@plt>
   19b38:	bl	7ed0 <warnx@plt>
   19b3c:	mov	w0, #0xffffffff            	// #-1
   19b40:	ldp	x20, x19, [sp, #48]
   19b44:	ldp	x22, x21, [sp, #32]
   19b48:	ldr	x23, [sp, #16]
   19b4c:	ldp	x29, x30, [sp], #64
   19b50:	ret
   19b54:	mov	x4, x3
   19b58:	mov	x3, x2
   19b5c:	mov	w2, w1
   19b60:	mov	x1, xzr
   19b64:	b	19974 <scols_init_debug@@SMARTCOLS_2.25+0x6acc>
   19b68:	sub	sp, sp, #0x70
   19b6c:	stp	x22, x21, [sp, #80]
   19b70:	stp	x20, x19, [sp, #96]
   19b74:	mov	x20, x3
   19b78:	mov	x21, x2
   19b7c:	mov	w22, w1
   19b80:	mov	x19, x0
   19b84:	stp	x29, x30, [sp, #64]
   19b88:	add	x29, sp, #0x40
   19b8c:	tbnz	w1, #6, 19bbc <scols_init_debug@@SMARTCOLS_2.25+0x6d14>
   19b90:	add	x1, sp, #0x8
   19b94:	mov	x0, x19
   19b98:	bl	75c0 <localtime_r@plt>
   19b9c:	cbz	x0, 19bcc <scols_init_debug@@SMARTCOLS_2.25+0x6d24>
   19ba0:	add	x0, sp, #0x8
   19ba4:	mov	x1, xzr
   19ba8:	mov	w2, w22
   19bac:	mov	x3, x21
   19bb0:	mov	x4, x20
   19bb4:	bl	19974 <scols_init_debug@@SMARTCOLS_2.25+0x6acc>
   19bb8:	b	19be8 <scols_init_debug@@SMARTCOLS_2.25+0x6d40>
   19bbc:	add	x1, sp, #0x8
   19bc0:	mov	x0, x19
   19bc4:	bl	7990 <gmtime_r@plt>
   19bc8:	cbnz	x0, 19ba0 <scols_init_debug@@SMARTCOLS_2.25+0x6cf8>
   19bcc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19bd0:	add	x1, x1, #0xa59
   19bd4:	mov	w2, #0x5                   	// #5
   19bd8:	bl	7fc0 <dcgettext@plt>
   19bdc:	mov	x1, x19
   19be0:	bl	7ed0 <warnx@plt>
   19be4:	mov	w0, #0xffffffff            	// #-1
   19be8:	ldp	x20, x19, [sp, #96]
   19bec:	ldp	x22, x21, [sp, #80]
   19bf0:	ldp	x29, x30, [sp, #64]
   19bf4:	add	sp, sp, #0x70
   19bf8:	ret
   19bfc:	sub	sp, sp, #0xb0
   19c00:	stp	x29, x30, [sp, #112]
   19c04:	stp	x22, x21, [sp, #144]
   19c08:	stp	x20, x19, [sp, #160]
   19c0c:	ldr	x8, [x1]
   19c10:	str	x23, [sp, #128]
   19c14:	mov	x19, x4
   19c18:	mov	x20, x3
   19c1c:	mov	w21, w2
   19c20:	mov	x22, x1
   19c24:	mov	x23, x0
   19c28:	add	x29, sp, #0x70
   19c2c:	cbnz	x8, 19c3c <scols_init_debug@@SMARTCOLS_2.25+0x6d94>
   19c30:	mov	x0, x22
   19c34:	mov	x1, xzr
   19c38:	bl	7980 <gettimeofday@plt>
   19c3c:	add	x1, sp, #0x38
   19c40:	mov	x0, x23
   19c44:	bl	75c0 <localtime_r@plt>
   19c48:	mov	x1, sp
   19c4c:	mov	x0, x22
   19c50:	bl	75c0 <localtime_r@plt>
   19c54:	ldr	w10, [sp, #28]
   19c58:	ldr	w11, [sp, #84]
   19c5c:	ldr	w8, [sp, #76]
   19c60:	ldr	w9, [sp, #20]
   19c64:	cmp	w11, w10
   19c68:	b.ne	19cac <scols_init_debug@@SMARTCOLS_2.25+0x6e04>  // b.any
   19c6c:	cmp	w8, w9
   19c70:	b.ne	19cac <scols_init_debug@@SMARTCOLS_2.25+0x6e04>  // b.any
   19c74:	ldp	w4, w3, [sp, #60]
   19c78:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19c7c:	add	x2, x2, #0xb25
   19c80:	mov	x0, x20
   19c84:	mov	x1, x19
   19c88:	bl	7720 <snprintf@plt>
   19c8c:	mov	w8, w0
   19c90:	mov	w0, #0xffffffff            	// #-1
   19c94:	tbnz	w8, #31, 19cec <scols_init_debug@@SMARTCOLS_2.25+0x6e44>
   19c98:	sxtw	x8, w8
   19c9c:	cmp	x8, x19
   19ca0:	b.hi	19cec <scols_init_debug@@SMARTCOLS_2.25+0x6e44>  // b.pmore
   19ca4:	mov	w0, wzr
   19ca8:	b	19cec <scols_init_debug@@SMARTCOLS_2.25+0x6e44>
   19cac:	adrp	x10, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19cb0:	adrp	x11, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19cb4:	add	x10, x10, #0xa73
   19cb8:	add	x11, x11, #0xa81
   19cbc:	tst	w21, #0x2
   19cc0:	adrp	x12, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19cc4:	add	x12, x12, #0xa7e
   19cc8:	csel	x10, x11, x10, eq  // eq = none
   19ccc:	cmp	w8, w9
   19cd0:	csel	x2, x10, x12, eq  // eq = none
   19cd4:	add	x3, sp, #0x38
   19cd8:	mov	x0, x20
   19cdc:	mov	x1, x19
   19ce0:	bl	7650 <strftime@plt>
   19ce4:	cmp	w0, #0x1
   19ce8:	csetm	w0, lt  // lt = tstop
   19cec:	ldp	x20, x19, [sp, #160]
   19cf0:	ldp	x22, x21, [sp, #144]
   19cf4:	ldr	x23, [sp, #128]
   19cf8:	ldp	x29, x30, [sp, #112]
   19cfc:	add	sp, sp, #0xb0
   19d00:	ret
   19d04:	sub	sp, sp, #0x40
   19d08:	stp	x22, x21, [sp, #32]
   19d0c:	stp	x20, x19, [sp, #48]
   19d10:	mov	x19, x1
   19d14:	mov	x21, x0
   19d18:	add	x2, sp, #0x8
   19d1c:	mov	w0, #0x1                   	// #1
   19d20:	mov	w1, #0x5413                	// #21523
   19d24:	stp	x29, x30, [sp, #16]
   19d28:	add	x29, sp, #0x10
   19d2c:	bl	82c0 <ioctl@plt>
   19d30:	ldrh	w20, [sp, #8]
   19d34:	mov	w22, w0
   19d38:	cbz	x21, 19d58 <scols_init_debug@@SMARTCOLS_2.25+0x6eb0>
   19d3c:	ldrh	w0, [sp, #10]
   19d40:	cbz	w0, 19d48 <scols_init_debug@@SMARTCOLS_2.25+0x6ea0>
   19d44:	cbz	w22, 19d54 <scols_init_debug@@SMARTCOLS_2.25+0x6eac>
   19d48:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19d4c:	add	x0, x0, #0xb6a
   19d50:	bl	19d90 <scols_init_debug@@SMARTCOLS_2.25+0x6ee8>
   19d54:	str	w0, [x21]
   19d58:	cbz	x19, 19d78 <scols_init_debug@@SMARTCOLS_2.25+0x6ed0>
   19d5c:	cbz	w20, 19d64 <scols_init_debug@@SMARTCOLS_2.25+0x6ebc>
   19d60:	cbz	w22, 19d74 <scols_init_debug@@SMARTCOLS_2.25+0x6ecc>
   19d64:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19d68:	add	x0, x0, #0xb72
   19d6c:	bl	19d90 <scols_init_debug@@SMARTCOLS_2.25+0x6ee8>
   19d70:	mov	w20, w0
   19d74:	str	w20, [x19]
   19d78:	ldp	x20, x19, [sp, #48]
   19d7c:	ldp	x22, x21, [sp, #32]
   19d80:	ldp	x29, x30, [sp, #16]
   19d84:	mov	w0, wzr
   19d88:	add	sp, sp, #0x40
   19d8c:	ret
   19d90:	sub	sp, sp, #0x30
   19d94:	stp	x29, x30, [sp, #16]
   19d98:	stp	x20, x19, [sp, #32]
   19d9c:	add	x29, sp, #0x10
   19da0:	bl	8180 <getenv@plt>
   19da4:	cbz	x0, 19de4 <scols_init_debug@@SMARTCOLS_2.25+0x6f3c>
   19da8:	mov	x19, x0
   19dac:	str	xzr, [sp, #8]
   19db0:	bl	8150 <__errno_location@plt>
   19db4:	mov	x20, x0
   19db8:	str	wzr, [x0]
   19dbc:	add	x1, sp, #0x8
   19dc0:	mov	w2, #0xa                   	// #10
   19dc4:	mov	x0, x19
   19dc8:	bl	7c80 <strtol@plt>
   19dcc:	ldr	w8, [x20]
   19dd0:	cbnz	w8, 19de4 <scols_init_debug@@SMARTCOLS_2.25+0x6f3c>
   19dd4:	ldr	x8, [sp, #8]
   19dd8:	cbz	x8, 19de4 <scols_init_debug@@SMARTCOLS_2.25+0x6f3c>
   19ddc:	ldrb	w9, [x8]
   19de0:	cbz	w9, 19df8 <scols_init_debug@@SMARTCOLS_2.25+0x6f50>
   19de4:	mov	w0, #0xffffffff            	// #-1
   19de8:	ldp	x20, x19, [sp, #32]
   19dec:	ldp	x29, x30, [sp, #16]
   19df0:	add	sp, sp, #0x30
   19df4:	ret
   19df8:	sub	x9, x0, #0x1
   19dfc:	mov	w10, #0x7ffffffe            	// #2147483646
   19e00:	cmp	x9, x10
   19e04:	b.hi	19de4 <scols_init_debug@@SMARTCOLS_2.25+0x6f3c>  // b.pmore
   19e08:	cmp	x8, x19
   19e0c:	b.hi	19de8 <scols_init_debug@@SMARTCOLS_2.25+0x6f40>  // b.pmore
   19e10:	b	19de4 <scols_init_debug@@SMARTCOLS_2.25+0x6f3c>
   19e14:	stp	x29, x30, [sp, #-32]!
   19e18:	mov	x29, sp
   19e1c:	str	x19, [sp, #16]
   19e20:	mov	w19, w0
   19e24:	add	x0, x29, #0x1c
   19e28:	mov	x1, xzr
   19e2c:	str	wzr, [x29, #28]
   19e30:	bl	19d04 <scols_init_debug@@SMARTCOLS_2.25+0x6e5c>
   19e34:	ldr	w8, [x29, #28]
   19e38:	cmp	w8, #0x0
   19e3c:	csel	w0, w8, w19, gt
   19e40:	ldr	x19, [sp, #16]
   19e44:	ldp	x29, x30, [sp], #32
   19e48:	ret
   19e4c:	stp	x29, x30, [sp, #-32]!
   19e50:	mov	w0, wzr
   19e54:	str	x19, [sp, #16]
   19e58:	mov	x29, sp
   19e5c:	bl	7f00 <isatty@plt>
   19e60:	mov	w19, wzr
   19e64:	cbnz	w0, 19e90 <scols_init_debug@@SMARTCOLS_2.25+0x6fe8>
   19e68:	mov	w0, #0x1                   	// #1
   19e6c:	mov	w19, #0x1                   	// #1
   19e70:	bl	7f00 <isatty@plt>
   19e74:	cbnz	w0, 19e90 <scols_init_debug@@SMARTCOLS_2.25+0x6fe8>
   19e78:	mov	w0, #0x2                   	// #2
   19e7c:	mov	w19, #0x2                   	// #2
   19e80:	bl	7f00 <isatty@plt>
   19e84:	cmp	w0, #0x0
   19e88:	mov	w8, #0xffffffea            	// #-22
   19e8c:	csel	w19, w8, w19, eq  // eq = none
   19e90:	mov	w0, w19
   19e94:	ldr	x19, [sp, #16]
   19e98:	ldp	x29, x30, [sp], #32
   19e9c:	ret
   19ea0:	stp	x29, x30, [sp, #-48]!
   19ea4:	stp	x22, x21, [sp, #16]
   19ea8:	stp	x20, x19, [sp, #32]
   19eac:	mov	x19, x2
   19eb0:	mov	x21, x1
   19eb4:	mov	x22, x0
   19eb8:	mov	x29, sp
   19ebc:	cbz	x1, 19ec4 <scols_init_debug@@SMARTCOLS_2.25+0x701c>
   19ec0:	str	xzr, [x21]
   19ec4:	cbz	x22, 19ecc <scols_init_debug@@SMARTCOLS_2.25+0x7024>
   19ec8:	str	xzr, [x22]
   19ecc:	cbz	x19, 19ed4 <scols_init_debug@@SMARTCOLS_2.25+0x702c>
   19ed0:	str	xzr, [x19]
   19ed4:	bl	19e4c <scols_init_debug@@SMARTCOLS_2.25+0x6fa4>
   19ed8:	tbnz	w0, #31, 19f60 <scols_init_debug@@SMARTCOLS_2.25+0x70b8>
   19edc:	bl	75b0 <ttyname@plt>
   19ee0:	cbz	x0, 19f50 <scols_init_debug@@SMARTCOLS_2.25+0x70a8>
   19ee4:	mov	x20, x0
   19ee8:	cbz	x22, 19ef0 <scols_init_debug@@SMARTCOLS_2.25+0x7048>
   19eec:	str	x20, [x22]
   19ef0:	orr	x8, x21, x19
   19ef4:	cbz	x8, 19f18 <scols_init_debug@@SMARTCOLS_2.25+0x7070>
   19ef8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19efc:	add	x1, x1, #0xb78
   19f00:	mov	w2, #0x5                   	// #5
   19f04:	mov	x0, x20
   19f08:	bl	7900 <strncmp@plt>
   19f0c:	add	x8, x20, #0x5
   19f10:	cmp	w0, #0x0
   19f14:	csel	x20, x8, x20, eq  // eq = none
   19f18:	cbz	x21, 19f20 <scols_init_debug@@SMARTCOLS_2.25+0x7078>
   19f1c:	str	x20, [x21]
   19f20:	cbz	x19, 19f48 <scols_init_debug@@SMARTCOLS_2.25+0x70a0>
   19f24:	ldrb	w21, [x20]
   19f28:	cbz	w21, 19f48 <scols_init_debug@@SMARTCOLS_2.25+0x70a0>
   19f2c:	bl	7c60 <__ctype_b_loc@plt>
   19f30:	ldr	x8, [x0]
   19f34:	sxtb	x9, w21
   19f38:	ldrh	w9, [x8, x9, lsl #1]
   19f3c:	tbnz	w9, #11, 19f58 <scols_init_debug@@SMARTCOLS_2.25+0x70b0>
   19f40:	ldrb	w21, [x20, #1]!
   19f44:	cbnz	w21, 19f34 <scols_init_debug@@SMARTCOLS_2.25+0x708c>
   19f48:	mov	w0, wzr
   19f4c:	b	19f60 <scols_init_debug@@SMARTCOLS_2.25+0x70b8>
   19f50:	mov	w0, #0xffffffff            	// #-1
   19f54:	b	19f60 <scols_init_debug@@SMARTCOLS_2.25+0x70b8>
   19f58:	mov	w0, wzr
   19f5c:	str	x20, [x19]
   19f60:	ldp	x20, x19, [sp, #32]
   19f64:	ldp	x22, x21, [sp, #16]
   19f68:	ldp	x29, x30, [sp], #48
   19f6c:	ret
   19f70:	stp	x29, x30, [sp, #-32]!
   19f74:	str	x19, [sp, #16]
   19f78:	mov	x19, x0
   19f7c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19f80:	add	x0, x0, #0xb7e
   19f84:	mov	x29, sp
   19f88:	bl	8180 <getenv@plt>
   19f8c:	str	x0, [x19]
   19f90:	ldr	x19, [sp, #16]
   19f94:	cmp	x0, #0x0
   19f98:	mov	w8, #0xffffffea            	// #-22
   19f9c:	csel	w8, wzr, w8, eq  // eq = none
   19fa0:	mov	w0, w8
   19fa4:	ldp	x29, x30, [sp], #32
   19fa8:	ret
   19fac:	stp	x29, x30, [sp, #-48]!
   19fb0:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19fb4:	add	x0, x0, #0xb83
   19fb8:	str	x21, [sp, #16]
   19fbc:	stp	x20, x19, [sp, #32]
   19fc0:	mov	x29, sp
   19fc4:	bl	8180 <getenv@plt>
   19fc8:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   19fcc:	add	x8, x8, #0xb89
   19fd0:	cmp	x0, #0x0
   19fd4:	csel	x19, x8, x0, eq  // eq = none
   19fd8:	mov	x0, x19
   19fdc:	bl	1a050 <scols_init_debug@@SMARTCOLS_2.25+0x71a8>
   19fe0:	bl	7a30 <__xpg_basename@plt>
   19fe4:	mov	x20, x0
   19fe8:	bl	7440 <strlen@plt>
   19fec:	add	x0, x0, #0x2
   19ff0:	bl	1a09c <scols_init_debug@@SMARTCOLS_2.25+0x71f4>
   19ff4:	mov	w8, #0x2d                  	// #45
   19ff8:	mov	x21, x0
   19ffc:	strb	w8, [x0], #1
   1a000:	mov	x1, x20
   1a004:	bl	7e60 <strcpy@plt>
   1a008:	mov	x0, x19
   1a00c:	mov	x1, x21
   1a010:	mov	x2, xzr
   1a014:	bl	74f0 <execl@plt>
   1a018:	bl	8150 <__errno_location@plt>
   1a01c:	ldr	w8, [x0]
   1a020:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a024:	add	x1, x1, #0x853
   1a028:	mov	w2, #0x5                   	// #5
   1a02c:	cmp	w8, #0x2
   1a030:	mov	w8, #0x7e                  	// #126
   1a034:	mov	x0, xzr
   1a038:	cinc	w20, w8, eq  // eq = none
   1a03c:	bl	7fc0 <dcgettext@plt>
   1a040:	mov	x1, x0
   1a044:	mov	w0, w20
   1a048:	mov	x2, x19
   1a04c:	bl	82b0 <err@plt>
   1a050:	stp	x29, x30, [sp, #-16]!
   1a054:	mov	x29, sp
   1a058:	cbz	x0, 1a06c <scols_init_debug@@SMARTCOLS_2.25+0x71c4>
   1a05c:	bl	7aa0 <strdup@plt>
   1a060:	cbz	x0, 1a08c <scols_init_debug@@SMARTCOLS_2.25+0x71e4>
   1a064:	ldp	x29, x30, [sp], #16
   1a068:	ret
   1a06c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a070:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a074:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a078:	add	x0, x0, #0xb91
   1a07c:	add	x1, x1, #0xb95
   1a080:	add	x3, x3, #0xba8
   1a084:	mov	w2, #0x4a                  	// #74
   1a088:	bl	8140 <__assert_fail@plt>
   1a08c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a090:	add	x1, x1, #0x804
   1a094:	mov	w0, #0x1                   	// #1
   1a098:	bl	82b0 <err@plt>
   1a09c:	stp	x29, x30, [sp, #-32]!
   1a0a0:	str	x19, [sp, #16]
   1a0a4:	mov	x29, sp
   1a0a8:	mov	x19, x0
   1a0ac:	bl	7830 <malloc@plt>
   1a0b0:	cbz	x19, 1a0b8 <scols_init_debug@@SMARTCOLS_2.25+0x7210>
   1a0b4:	cbz	x0, 1a0c4 <scols_init_debug@@SMARTCOLS_2.25+0x721c>
   1a0b8:	ldr	x19, [sp, #16]
   1a0bc:	ldp	x29, x30, [sp], #32
   1a0c0:	ret
   1a0c4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a0c8:	add	x1, x1, #0x87c
   1a0cc:	mov	w0, #0x1                   	// #1
   1a0d0:	mov	x2, x19
   1a0d4:	bl	82b0 <err@plt>
   1a0d8:	cbz	x0, 1a110 <scols_init_debug@@SMARTCOLS_2.25+0x7268>
   1a0dc:	stp	x29, x30, [sp, #-32]!
   1a0e0:	stp	x20, x19, [sp, #16]
   1a0e4:	mov	x19, x0
   1a0e8:	ldr	x0, [x0]
   1a0ec:	mov	x29, sp
   1a0f0:	cbz	x0, 1a104 <scols_init_debug@@SMARTCOLS_2.25+0x725c>
   1a0f4:	add	x20, x19, #0x8
   1a0f8:	bl	7cc0 <free@plt>
   1a0fc:	ldr	x0, [x20], #8
   1a100:	cbnz	x0, 1a0f8 <scols_init_debug@@SMARTCOLS_2.25+0x7250>
   1a104:	str	xzr, [x19]
   1a108:	ldp	x20, x19, [sp, #16]
   1a10c:	ldp	x29, x30, [sp], #32
   1a110:	ret
   1a114:	stp	x29, x30, [sp, #-32]!
   1a118:	stp	x20, x19, [sp, #16]
   1a11c:	mov	x19, x0
   1a120:	mov	x29, sp
   1a124:	cbz	x0, 1a140 <scols_init_debug@@SMARTCOLS_2.25+0x7298>
   1a128:	ldr	x0, [x19]
   1a12c:	cbz	x0, 1a140 <scols_init_debug@@SMARTCOLS_2.25+0x7298>
   1a130:	add	x20, x19, #0x8
   1a134:	bl	7cc0 <free@plt>
   1a138:	ldr	x0, [x20], #8
   1a13c:	cbnz	x0, 1a134 <scols_init_debug@@SMARTCOLS_2.25+0x728c>
   1a140:	mov	x0, x19
   1a144:	bl	7cc0 <free@plt>
   1a148:	ldp	x20, x19, [sp, #16]
   1a14c:	mov	x0, xzr
   1a150:	ldp	x29, x30, [sp], #32
   1a154:	ret
   1a158:	stp	x29, x30, [sp, #-48]!
   1a15c:	stp	x20, x19, [sp, #32]
   1a160:	mov	x20, x0
   1a164:	str	x21, [sp, #16]
   1a168:	mov	x29, sp
   1a16c:	cbz	x0, 1a194 <scols_init_debug@@SMARTCOLS_2.25+0x72ec>
   1a170:	ldr	x8, [x20]
   1a174:	cbz	x8, 1a194 <scols_init_debug@@SMARTCOLS_2.25+0x72ec>
   1a178:	mov	w8, #0x1                   	// #1
   1a17c:	ldr	x9, [x20, x8, lsl #3]
   1a180:	add	x8, x8, #0x1
   1a184:	cbnz	x9, 1a17c <scols_init_debug@@SMARTCOLS_2.25+0x72d4>
   1a188:	and	x8, x8, #0xffffffff
   1a18c:	lsl	x0, x8, #3
   1a190:	b	1a198 <scols_init_debug@@SMARTCOLS_2.25+0x72f0>
   1a194:	mov	w0, #0x8                   	// #8
   1a198:	bl	7830 <malloc@plt>
   1a19c:	mov	x19, x0
   1a1a0:	cbz	x0, 1a1dc <scols_init_debug@@SMARTCOLS_2.25+0x7334>
   1a1a4:	cbz	x20, 1a1d4 <scols_init_debug@@SMARTCOLS_2.25+0x732c>
   1a1a8:	ldr	x0, [x20]
   1a1ac:	cbz	x0, 1a1d4 <scols_init_debug@@SMARTCOLS_2.25+0x732c>
   1a1b0:	add	x21, x20, #0x8
   1a1b4:	mov	x20, x19
   1a1b8:	bl	7aa0 <strdup@plt>
   1a1bc:	str	x0, [x20]
   1a1c0:	cbz	x0, 1a1f0 <scols_init_debug@@SMARTCOLS_2.25+0x7348>
   1a1c4:	ldr	x0, [x21], #8
   1a1c8:	add	x20, x20, #0x8
   1a1cc:	cbnz	x0, 1a1b8 <scols_init_debug@@SMARTCOLS_2.25+0x7310>
   1a1d0:	b	1a1d8 <scols_init_debug@@SMARTCOLS_2.25+0x7330>
   1a1d4:	mov	x20, x19
   1a1d8:	str	xzr, [x20]
   1a1dc:	mov	x0, x19
   1a1e0:	ldp	x20, x19, [sp, #32]
   1a1e4:	ldr	x21, [sp, #16]
   1a1e8:	ldp	x29, x30, [sp], #48
   1a1ec:	ret
   1a1f0:	mov	x0, x19
   1a1f4:	bl	1a114 <scols_init_debug@@SMARTCOLS_2.25+0x726c>
   1a1f8:	mov	x19, xzr
   1a1fc:	b	1a1dc <scols_init_debug@@SMARTCOLS_2.25+0x7334>
   1a200:	cbz	x0, 1a224 <scols_init_debug@@SMARTCOLS_2.25+0x737c>
   1a204:	ldr	x9, [x0]
   1a208:	mov	x8, x0
   1a20c:	cbz	x9, 1a228 <scols_init_debug@@SMARTCOLS_2.25+0x7380>
   1a210:	mov	x0, xzr
   1a214:	add	x8, x8, #0x8
   1a218:	ldr	x9, [x8, x0, lsl #3]
   1a21c:	add	x0, x0, #0x1
   1a220:	cbnz	x9, 1a218 <scols_init_debug@@SMARTCOLS_2.25+0x7370>
   1a224:	ret
   1a228:	mov	w0, wzr
   1a22c:	ret
   1a230:	sub	sp, sp, #0x50
   1a234:	str	x21, [sp, #48]
   1a238:	stp	x20, x19, [sp, #64]
   1a23c:	mov	x19, x1
   1a240:	mov	x21, x0
   1a244:	stp	x29, x30, [sp, #32]
   1a248:	add	x29, sp, #0x20
   1a24c:	cbz	x0, 1a2b4 <scols_init_debug@@SMARTCOLS_2.25+0x740c>
   1a250:	ldp	q0, q1, [x19]
   1a254:	cmn	x21, #0x1
   1a258:	cset	w8, ne  // ne = any
   1a25c:	stp	q0, q1, [sp]
   1a260:	ldr	x9, [sp, #8]
   1a264:	ldr	w10, [sp, #24]
   1a268:	mov	w11, w10
   1a26c:	tbz	w11, #31, 1a290 <scols_init_debug@@SMARTCOLS_2.25+0x73e8>
   1a270:	add	w10, w11, #0x8
   1a274:	cmn	w11, #0x8
   1a278:	str	w10, [sp, #24]
   1a27c:	b.gt	1a28c <scols_init_debug@@SMARTCOLS_2.25+0x73e4>
   1a280:	add	x12, x9, w11, sxtw
   1a284:	mov	w11, w10
   1a288:	b	1a29c <scols_init_debug@@SMARTCOLS_2.25+0x73f4>
   1a28c:	mov	w11, w10
   1a290:	ldr	x12, [sp]
   1a294:	add	x13, x12, #0x8
   1a298:	str	x13, [sp]
   1a29c:	ldr	x12, [x12]
   1a2a0:	cmn	x12, #0x1
   1a2a4:	b.eq	1a26c <scols_init_debug@@SMARTCOLS_2.25+0x73c4>  // b.none
   1a2a8:	cbz	x12, 1a2b8 <scols_init_debug@@SMARTCOLS_2.25+0x7410>
   1a2ac:	add	w8, w8, #0x1
   1a2b0:	b	1a268 <scols_init_debug@@SMARTCOLS_2.25+0x73c0>
   1a2b4:	mov	w8, wzr
   1a2b8:	add	w8, w8, #0x1
   1a2bc:	lsl	x0, x8, #3
   1a2c0:	bl	7830 <malloc@plt>
   1a2c4:	mov	x20, x0
   1a2c8:	cbz	x0, 1a358 <scols_init_debug@@SMARTCOLS_2.25+0x74b0>
   1a2cc:	cbz	x21, 1a354 <scols_init_debug@@SMARTCOLS_2.25+0x74ac>
   1a2d0:	cmn	x21, #0x1
   1a2d4:	b.eq	1a2f0 <scols_init_debug@@SMARTCOLS_2.25+0x7448>  // b.none
   1a2d8:	mov	x0, x21
   1a2dc:	bl	7aa0 <strdup@plt>
   1a2e0:	str	x0, [x20]
   1a2e4:	cbz	x0, 1a370 <scols_init_debug@@SMARTCOLS_2.25+0x74c8>
   1a2e8:	mov	w21, #0x1                   	// #1
   1a2ec:	b	1a308 <scols_init_debug@@SMARTCOLS_2.25+0x7460>
   1a2f0:	mov	w21, wzr
   1a2f4:	b	1a308 <scols_init_debug@@SMARTCOLS_2.25+0x7460>
   1a2f8:	bl	7aa0 <strdup@plt>
   1a2fc:	str	x0, [x20, w21, uxtw #3]
   1a300:	cbz	x0, 1a370 <scols_init_debug@@SMARTCOLS_2.25+0x74c8>
   1a304:	add	w21, w21, #0x1
   1a308:	ldr	w9, [x19, #24]
   1a30c:	tbnz	w9, #31, 1a318 <scols_init_debug@@SMARTCOLS_2.25+0x7470>
   1a310:	mov	w8, w9
   1a314:	b	1a334 <scols_init_debug@@SMARTCOLS_2.25+0x748c>
   1a318:	add	w8, w9, #0x8
   1a31c:	cmn	w9, #0x8
   1a320:	str	w8, [x19, #24]
   1a324:	b.gt	1a334 <scols_init_debug@@SMARTCOLS_2.25+0x748c>
   1a328:	ldr	x10, [x19, #8]
   1a32c:	add	x9, x10, w9, sxtw
   1a330:	b	1a340 <scols_init_debug@@SMARTCOLS_2.25+0x7498>
   1a334:	ldr	x9, [x19]
   1a338:	add	x10, x9, #0x8
   1a33c:	str	x10, [x19]
   1a340:	ldr	x0, [x9]
   1a344:	mov	w9, w8
   1a348:	cmn	x0, #0x1
   1a34c:	b.eq	1a30c <scols_init_debug@@SMARTCOLS_2.25+0x7464>  // b.none
   1a350:	cbnz	x0, 1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x7450>
   1a354:	str	xzr, [x20, w21, uxtw #3]
   1a358:	mov	x0, x20
   1a35c:	ldp	x20, x19, [sp, #64]
   1a360:	ldr	x21, [sp, #48]
   1a364:	ldp	x29, x30, [sp, #32]
   1a368:	add	sp, sp, #0x50
   1a36c:	ret
   1a370:	mov	x0, x20
   1a374:	bl	1a114 <scols_init_debug@@SMARTCOLS_2.25+0x726c>
   1a378:	mov	x20, xzr
   1a37c:	b	1a358 <scols_init_debug@@SMARTCOLS_2.25+0x74b0>
   1a380:	sub	sp, sp, #0x120
   1a384:	stp	x29, x30, [sp, #256]
   1a388:	add	x29, sp, #0x100
   1a38c:	mov	x8, #0xffffffffffffffc8    	// #-56
   1a390:	mov	x9, sp
   1a394:	sub	x10, x29, #0x78
   1a398:	movk	x8, #0xff80, lsl #32
   1a39c:	add	x11, x29, #0x20
   1a3a0:	add	x9, x9, #0x80
   1a3a4:	add	x10, x10, #0x38
   1a3a8:	stp	x9, x8, [x29, #-16]
   1a3ac:	stp	x11, x10, [x29, #-32]
   1a3b0:	stp	x1, x2, [x29, #-120]
   1a3b4:	stp	x3, x4, [x29, #-104]
   1a3b8:	stp	x5, x6, [x29, #-88]
   1a3bc:	stur	x7, [x29, #-72]
   1a3c0:	stp	q0, q1, [sp]
   1a3c4:	ldp	q0, q1, [x29, #-32]
   1a3c8:	sub	x1, x29, #0x40
   1a3cc:	str	x28, [sp, #272]
   1a3d0:	stp	q2, q3, [sp, #32]
   1a3d4:	stp	q4, q5, [sp, #64]
   1a3d8:	stp	q6, q7, [sp, #96]
   1a3dc:	stp	q0, q1, [x29, #-64]
   1a3e0:	bl	1a230 <scols_init_debug@@SMARTCOLS_2.25+0x7388>
   1a3e4:	ldr	x28, [sp, #272]
   1a3e8:	ldp	x29, x30, [sp, #256]
   1a3ec:	add	sp, sp, #0x120
   1a3f0:	ret
   1a3f4:	stp	x29, x30, [sp, #-32]!
   1a3f8:	stp	x20, x19, [sp, #16]
   1a3fc:	mov	x29, sp
   1a400:	cbz	x1, 1a42c <scols_init_debug@@SMARTCOLS_2.25+0x7584>
   1a404:	mov	x8, x1
   1a408:	ldr	x1, [x1]
   1a40c:	cbz	x1, 1a42c <scols_init_debug@@SMARTCOLS_2.25+0x7584>
   1a410:	mov	x19, x0
   1a414:	add	x20, x8, #0x8
   1a418:	mov	x0, x19
   1a41c:	bl	1a43c <scols_init_debug@@SMARTCOLS_2.25+0x7594>
   1a420:	tbnz	w0, #31, 1a430 <scols_init_debug@@SMARTCOLS_2.25+0x7588>
   1a424:	ldr	x1, [x20], #8
   1a428:	cbnz	x1, 1a418 <scols_init_debug@@SMARTCOLS_2.25+0x7570>
   1a42c:	mov	w0, wzr
   1a430:	ldp	x20, x19, [sp, #16]
   1a434:	ldp	x29, x30, [sp], #32
   1a438:	ret
   1a43c:	stp	x29, x30, [sp, #-32]!
   1a440:	stp	x20, x19, [sp, #16]
   1a444:	mov	x29, sp
   1a448:	cbz	x1, 1a480 <scols_init_debug@@SMARTCOLS_2.25+0x75d8>
   1a44c:	mov	x19, x0
   1a450:	mov	x0, x1
   1a454:	bl	7aa0 <strdup@plt>
   1a458:	cbz	x0, 1a488 <scols_init_debug@@SMARTCOLS_2.25+0x75e0>
   1a45c:	mov	x20, x0
   1a460:	mov	x0, x19
   1a464:	mov	x1, x20
   1a468:	bl	1a524 <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   1a46c:	mov	w19, w0
   1a470:	tbz	w0, #31, 1a48c <scols_init_debug@@SMARTCOLS_2.25+0x75e4>
   1a474:	mov	x0, x20
   1a478:	bl	7cc0 <free@plt>
   1a47c:	b	1a48c <scols_init_debug@@SMARTCOLS_2.25+0x75e4>
   1a480:	mov	w19, wzr
   1a484:	b	1a48c <scols_init_debug@@SMARTCOLS_2.25+0x75e4>
   1a488:	mov	w19, #0xfffffff4            	// #-12
   1a48c:	mov	w0, w19
   1a490:	ldp	x20, x19, [sp, #16]
   1a494:	ldp	x29, x30, [sp], #32
   1a498:	ret
   1a49c:	stp	x29, x30, [sp, #-64]!
   1a4a0:	str	x23, [sp, #16]
   1a4a4:	stp	x22, x21, [sp, #32]
   1a4a8:	stp	x20, x19, [sp, #48]
   1a4ac:	mov	x29, sp
   1a4b0:	cbz	x1, 1a4f0 <scols_init_debug@@SMARTCOLS_2.25+0x7648>
   1a4b4:	mov	x20, x0
   1a4b8:	ldr	x0, [x1]
   1a4bc:	cbz	x0, 1a4f0 <scols_init_debug@@SMARTCOLS_2.25+0x7648>
   1a4c0:	mov	x19, x2
   1a4c4:	add	x23, x1, #0x8
   1a4c8:	mov	x1, x19
   1a4cc:	bl	18ee0 <scols_init_debug@@SMARTCOLS_2.25+0x6038>
   1a4d0:	cbz	x0, 1a50c <scols_init_debug@@SMARTCOLS_2.25+0x7664>
   1a4d4:	mov	x22, x0
   1a4d8:	mov	x0, x20
   1a4dc:	mov	x1, x22
   1a4e0:	bl	1a524 <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   1a4e4:	tbnz	w0, #31, 1a514 <scols_init_debug@@SMARTCOLS_2.25+0x766c>
   1a4e8:	ldr	x0, [x23], #8
   1a4ec:	cbnz	x0, 1a4c8 <scols_init_debug@@SMARTCOLS_2.25+0x7620>
   1a4f0:	mov	w21, wzr
   1a4f4:	mov	w0, w21
   1a4f8:	ldp	x20, x19, [sp, #48]
   1a4fc:	ldp	x22, x21, [sp, #32]
   1a500:	ldr	x23, [sp, #16]
   1a504:	ldp	x29, x30, [sp], #64
   1a508:	ret
   1a50c:	mov	w21, #0xfffffff4            	// #-12
   1a510:	b	1a4f4 <scols_init_debug@@SMARTCOLS_2.25+0x764c>
   1a514:	mov	w21, w0
   1a518:	mov	x0, x22
   1a51c:	bl	7cc0 <free@plt>
   1a520:	b	1a4f4 <scols_init_debug@@SMARTCOLS_2.25+0x764c>
   1a524:	stp	x29, x30, [sp, #-48]!
   1a528:	str	x21, [sp, #16]
   1a52c:	stp	x20, x19, [sp, #32]
   1a530:	mov	x29, sp
   1a534:	cbz	x1, 1a570 <scols_init_debug@@SMARTCOLS_2.25+0x76c8>
   1a538:	mov	x19, x0
   1a53c:	ldr	x0, [x0]
   1a540:	mov	x20, x1
   1a544:	cbz	x0, 1a578 <scols_init_debug@@SMARTCOLS_2.25+0x76d0>
   1a548:	ldr	x8, [x0]
   1a54c:	cbz	x8, 1a578 <scols_init_debug@@SMARTCOLS_2.25+0x76d0>
   1a550:	mov	x21, xzr
   1a554:	add	x8, x0, #0x8
   1a558:	ldr	x9, [x8, x21, lsl #3]
   1a55c:	add	x21, x21, #0x1
   1a560:	cbnz	x9, 1a558 <scols_init_debug@@SMARTCOLS_2.25+0x76b0>
   1a564:	cmn	w21, #0x3
   1a568:	b.ls	1a57c <scols_init_debug@@SMARTCOLS_2.25+0x76d4>  // b.plast
   1a56c:	b	1a5a8 <scols_init_debug@@SMARTCOLS_2.25+0x7700>
   1a570:	mov	w0, wzr
   1a574:	b	1a5ac <scols_init_debug@@SMARTCOLS_2.25+0x7704>
   1a578:	mov	w21, wzr
   1a57c:	add	w8, w21, #0x2
   1a580:	lsl	x1, x8, #3
   1a584:	bl	7a70 <realloc@plt>
   1a588:	cbz	x0, 1a5a8 <scols_init_debug@@SMARTCOLS_2.25+0x7700>
   1a58c:	mov	x8, x0
   1a590:	add	w9, w21, #0x1
   1a594:	mov	w0, wzr
   1a598:	str	x20, [x8, w21, uxtw #3]
   1a59c:	str	xzr, [x8, w9, uxtw #3]
   1a5a0:	str	x8, [x19]
   1a5a4:	b	1a5ac <scols_init_debug@@SMARTCOLS_2.25+0x7704>
   1a5a8:	mov	w0, #0xfffffff4            	// #-12
   1a5ac:	ldp	x20, x19, [sp, #32]
   1a5b0:	ldr	x21, [sp, #16]
   1a5b4:	ldp	x29, x30, [sp], #48
   1a5b8:	ret
   1a5bc:	sub	sp, sp, #0x40
   1a5c0:	stp	x29, x30, [sp, #16]
   1a5c4:	str	x21, [sp, #32]
   1a5c8:	stp	x20, x19, [sp, #48]
   1a5cc:	add	x29, sp, #0x10
   1a5d0:	cbz	x0, 1a6b8 <scols_init_debug@@SMARTCOLS_2.25+0x7810>
   1a5d4:	mov	x19, x1
   1a5d8:	mov	x21, x0
   1a5dc:	str	x0, [x29, #24]
   1a5e0:	add	x0, x29, #0x18
   1a5e4:	add	x1, sp, #0x8
   1a5e8:	mov	x2, x19
   1a5ec:	mov	w3, wzr
   1a5f0:	bl	18fcc <scols_init_debug@@SMARTCOLS_2.25+0x6124>
   1a5f4:	cbz	x0, 1a624 <scols_init_debug@@SMARTCOLS_2.25+0x777c>
   1a5f8:	mov	w20, #0x1                   	// #1
   1a5fc:	add	x0, x29, #0x18
   1a600:	add	x1, sp, #0x8
   1a604:	mov	x2, x19
   1a608:	mov	w3, wzr
   1a60c:	bl	18fcc <scols_init_debug@@SMARTCOLS_2.25+0x6124>
   1a610:	add	w20, w20, #0x1
   1a614:	cbnz	x0, 1a5fc <scols_init_debug@@SMARTCOLS_2.25+0x7754>
   1a618:	mov	w8, w20
   1a61c:	lsl	x0, x8, #3
   1a620:	b	1a628 <scols_init_debug@@SMARTCOLS_2.25+0x7780>
   1a624:	mov	w0, #0x8                   	// #8
   1a628:	bl	7830 <malloc@plt>
   1a62c:	mov	x20, x0
   1a630:	cbz	x0, 1a6a0 <scols_init_debug@@SMARTCOLS_2.25+0x77f8>
   1a634:	add	x0, x29, #0x18
   1a638:	add	x1, sp, #0x8
   1a63c:	mov	x2, x19
   1a640:	mov	w3, wzr
   1a644:	str	x21, [x29, #24]
   1a648:	bl	18fcc <scols_init_debug@@SMARTCOLS_2.25+0x6124>
   1a64c:	cbz	x0, 1a688 <scols_init_debug@@SMARTCOLS_2.25+0x77e0>
   1a650:	mov	w21, wzr
   1a654:	ldr	x1, [sp, #8]
   1a658:	bl	7da0 <strndup@plt>
   1a65c:	str	x0, [x20, w21, uxtw #3]
   1a660:	cbz	x0, 1a694 <scols_init_debug@@SMARTCOLS_2.25+0x77ec>
   1a664:	add	x0, x29, #0x18
   1a668:	add	x1, sp, #0x8
   1a66c:	mov	x2, x19
   1a670:	mov	w3, wzr
   1a674:	add	w21, w21, #0x1
   1a678:	bl	18fcc <scols_init_debug@@SMARTCOLS_2.25+0x6124>
   1a67c:	cbnz	x0, 1a654 <scols_init_debug@@SMARTCOLS_2.25+0x77ac>
   1a680:	mov	w8, w21
   1a684:	b	1a68c <scols_init_debug@@SMARTCOLS_2.25+0x77e4>
   1a688:	mov	x8, xzr
   1a68c:	str	xzr, [x20, x8, lsl #3]
   1a690:	b	1a6a0 <scols_init_debug@@SMARTCOLS_2.25+0x77f8>
   1a694:	mov	x0, x20
   1a698:	bl	1a114 <scols_init_debug@@SMARTCOLS_2.25+0x726c>
   1a69c:	mov	x20, xzr
   1a6a0:	mov	x0, x20
   1a6a4:	ldp	x20, x19, [sp, #48]
   1a6a8:	ldr	x21, [sp, #32]
   1a6ac:	ldp	x29, x30, [sp, #16]
   1a6b0:	add	sp, sp, #0x40
   1a6b4:	ret
   1a6b8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a6bc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a6c0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a6c4:	add	x0, x0, #0x8e5
   1a6c8:	add	x1, x1, #0xbc4
   1a6cc:	add	x3, x3, #0xbcf
   1a6d0:	mov	w2, #0xc1                  	// #193
   1a6d4:	bl	8140 <__assert_fail@plt>
   1a6d8:	stp	x29, x30, [sp, #-64]!
   1a6dc:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1a6e0:	add	x8, x8, #0x2a5
   1a6e4:	cmp	x1, #0x0
   1a6e8:	stp	x20, x19, [sp, #48]
   1a6ec:	csel	x19, x8, x1, eq  // eq = none
   1a6f0:	mov	x20, x0
   1a6f4:	mov	x0, x19
   1a6f8:	str	x23, [sp, #16]
   1a6fc:	stp	x22, x21, [sp, #32]
   1a700:	mov	x29, sp
   1a704:	bl	7440 <strlen@plt>
   1a708:	cbz	x20, 1a748 <scols_init_debug@@SMARTCOLS_2.25+0x78a0>
   1a70c:	ldr	x8, [x20]
   1a710:	cbz	x8, 1a748 <scols_init_debug@@SMARTCOLS_2.25+0x78a0>
   1a714:	mov	x21, x0
   1a718:	mov	x9, xzr
   1a71c:	add	x22, x20, #0x8
   1a720:	add	x10, x9, x21
   1a724:	cmp	x9, #0x0
   1a728:	mov	x0, x8
   1a72c:	csel	x23, xzr, x10, eq  // eq = none
   1a730:	bl	7440 <strlen@plt>
   1a734:	ldr	x8, [x22], #8
   1a738:	add	x9, x0, x23
   1a73c:	cbnz	x8, 1a720 <scols_init_debug@@SMARTCOLS_2.25+0x7878>
   1a740:	add	x0, x9, #0x1
   1a744:	b	1a74c <scols_init_debug@@SMARTCOLS_2.25+0x78a4>
   1a748:	mov	w0, #0x1                   	// #1
   1a74c:	bl	7830 <malloc@plt>
   1a750:	mov	x21, x0
   1a754:	cbz	x0, 1a7a4 <scols_init_debug@@SMARTCOLS_2.25+0x78fc>
   1a758:	mov	x0, x21
   1a75c:	cbz	x20, 1a7a0 <scols_init_debug@@SMARTCOLS_2.25+0x78f8>
   1a760:	ldr	x1, [x20]
   1a764:	mov	x0, x21
   1a768:	cbz	x1, 1a7a0 <scols_init_debug@@SMARTCOLS_2.25+0x78f8>
   1a76c:	add	x20, x20, #0x8
   1a770:	mov	x0, x21
   1a774:	cmp	x0, x21
   1a778:	mov	x2, x21
   1a77c:	b.eq	1a790 <scols_init_debug@@SMARTCOLS_2.25+0x78e8>  // b.none
   1a780:	mov	x1, x19
   1a784:	bl	7750 <stpcpy@plt>
   1a788:	ldur	x1, [x20, #-8]
   1a78c:	mov	x2, x0
   1a790:	mov	x0, x2
   1a794:	bl	7750 <stpcpy@plt>
   1a798:	ldr	x1, [x20], #8
   1a79c:	cbnz	x1, 1a774 <scols_init_debug@@SMARTCOLS_2.25+0x78cc>
   1a7a0:	strb	wzr, [x0]
   1a7a4:	mov	x0, x21
   1a7a8:	ldp	x20, x19, [sp, #48]
   1a7ac:	ldp	x22, x21, [sp, #32]
   1a7b0:	ldr	x23, [sp, #16]
   1a7b4:	ldp	x29, x30, [sp], #64
   1a7b8:	ret
   1a7bc:	stp	x29, x30, [sp, #-64]!
   1a7c0:	str	x23, [sp, #16]
   1a7c4:	stp	x22, x21, [sp, #32]
   1a7c8:	stp	x20, x19, [sp, #48]
   1a7cc:	mov	x29, sp
   1a7d0:	cbz	x1, 1a80c <scols_init_debug@@SMARTCOLS_2.25+0x7964>
   1a7d4:	ldr	x20, [x0]
   1a7d8:	mov	x21, x1
   1a7dc:	mov	x19, x0
   1a7e0:	cbz	x20, 1a814 <scols_init_debug@@SMARTCOLS_2.25+0x796c>
   1a7e4:	ldr	x8, [x20]
   1a7e8:	cbz	x8, 1a814 <scols_init_debug@@SMARTCOLS_2.25+0x796c>
   1a7ec:	mov	x23, xzr
   1a7f0:	add	x8, x20, #0x8
   1a7f4:	ldr	x9, [x8, x23, lsl #3]
   1a7f8:	add	x23, x23, #0x1
   1a7fc:	cbnz	x9, 1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x794c>
   1a800:	cmn	w23, #0x3
   1a804:	b.ls	1a818 <scols_init_debug@@SMARTCOLS_2.25+0x7970>  // b.plast
   1a808:	b	1a86c <scols_init_debug@@SMARTCOLS_2.25+0x79c4>
   1a80c:	mov	w0, wzr
   1a810:	b	1a870 <scols_init_debug@@SMARTCOLS_2.25+0x79c8>
   1a814:	mov	w23, wzr
   1a818:	add	w8, w23, #0x2
   1a81c:	lsl	x0, x8, #3
   1a820:	bl	7830 <malloc@plt>
   1a824:	cbz	x0, 1a86c <scols_init_debug@@SMARTCOLS_2.25+0x79c4>
   1a828:	mov	x22, x0
   1a82c:	cbz	w23, 1a84c <scols_init_debug@@SMARTCOLS_2.25+0x79a4>
   1a830:	mov	w8, w23
   1a834:	add	x9, x22, #0x8
   1a838:	mov	x10, x20
   1a83c:	ldr	x11, [x10], #8
   1a840:	subs	x8, x8, #0x1
   1a844:	str	x11, [x9], #8
   1a848:	b.ne	1a83c <scols_init_debug@@SMARTCOLS_2.25+0x7994>  // b.any
   1a84c:	add	w8, w23, #0x1
   1a850:	mov	x0, x20
   1a854:	str	x21, [x22]
   1a858:	str	xzr, [x22, w8, uxtw #3]
   1a85c:	bl	7cc0 <free@plt>
   1a860:	mov	w0, wzr
   1a864:	str	x22, [x19]
   1a868:	b	1a870 <scols_init_debug@@SMARTCOLS_2.25+0x79c8>
   1a86c:	mov	w0, #0xfffffff4            	// #-12
   1a870:	ldp	x20, x19, [sp, #48]
   1a874:	ldp	x22, x21, [sp, #32]
   1a878:	ldr	x23, [sp, #16]
   1a87c:	ldp	x29, x30, [sp], #64
   1a880:	ret
   1a884:	stp	x29, x30, [sp, #-32]!
   1a888:	stp	x20, x19, [sp, #16]
   1a88c:	mov	x29, sp
   1a890:	mov	x19, x1
   1a894:	bl	1a524 <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   1a898:	mov	w20, w0
   1a89c:	tbz	w0, #31, 1a8a8 <scols_init_debug@@SMARTCOLS_2.25+0x7a00>
   1a8a0:	mov	x0, x19
   1a8a4:	bl	7cc0 <free@plt>
   1a8a8:	mov	w0, w20
   1a8ac:	ldp	x20, x19, [sp, #16]
   1a8b0:	ldp	x29, x30, [sp], #32
   1a8b4:	ret
   1a8b8:	stp	x29, x30, [sp, #-32]!
   1a8bc:	stp	x20, x19, [sp, #16]
   1a8c0:	mov	x29, sp
   1a8c4:	mov	x19, x1
   1a8c8:	bl	1a7bc <scols_init_debug@@SMARTCOLS_2.25+0x7914>
   1a8cc:	mov	w20, w0
   1a8d0:	tbz	w0, #31, 1a8dc <scols_init_debug@@SMARTCOLS_2.25+0x7a34>
   1a8d4:	mov	x0, x19
   1a8d8:	bl	7cc0 <free@plt>
   1a8dc:	mov	w0, w20
   1a8e0:	ldp	x20, x19, [sp, #16]
   1a8e4:	ldp	x29, x30, [sp], #32
   1a8e8:	ret
   1a8ec:	stp	x29, x30, [sp, #-64]!
   1a8f0:	stp	x20, x19, [sp, #48]
   1a8f4:	mov	x19, x0
   1a8f8:	str	x23, [sp, #16]
   1a8fc:	stp	x22, x21, [sp, #32]
   1a900:	mov	x29, sp
   1a904:	cbz	x0, 1a950 <scols_init_debug@@SMARTCOLS_2.25+0x7aa8>
   1a908:	mov	x20, x1
   1a90c:	cbz	x1, 1a968 <scols_init_debug@@SMARTCOLS_2.25+0x7ac0>
   1a910:	ldr	x21, [x19]
   1a914:	mov	x22, x19
   1a918:	cbz	x21, 1a94c <scols_init_debug@@SMARTCOLS_2.25+0x7aa4>
   1a91c:	add	x23, x19, #0x8
   1a920:	mov	x22, x19
   1a924:	mov	x0, x21
   1a928:	mov	x1, x20
   1a92c:	bl	7c30 <strcmp@plt>
   1a930:	cbz	w0, 1a93c <scols_init_debug@@SMARTCOLS_2.25+0x7a94>
   1a934:	str	x21, [x22], #8
   1a938:	b	1a944 <scols_init_debug@@SMARTCOLS_2.25+0x7a9c>
   1a93c:	mov	x0, x21
   1a940:	bl	7cc0 <free@plt>
   1a944:	ldr	x21, [x23], #8
   1a948:	cbnz	x21, 1a924 <scols_init_debug@@SMARTCOLS_2.25+0x7a7c>
   1a94c:	str	xzr, [x22]
   1a950:	mov	x0, x19
   1a954:	ldp	x20, x19, [sp, #48]
   1a958:	ldp	x22, x21, [sp, #32]
   1a95c:	ldr	x23, [sp, #16]
   1a960:	ldp	x29, x30, [sp], #64
   1a964:	ret
   1a968:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a96c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a970:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1a974:	add	x0, x0, #0x8e5
   1a978:	add	x1, x1, #0xbc4
   1a97c:	add	x3, x3, #0xbfd
   1a980:	mov	w2, #0x15a                 	// #346
   1a984:	bl	8140 <__assert_fail@plt>
   1a988:	sub	sp, sp, #0x120
   1a98c:	stp	x29, x30, [sp, #240]
   1a990:	add	x29, sp, #0xf0
   1a994:	sub	x9, x29, #0x70
   1a998:	mov	x10, sp
   1a99c:	mov	x11, #0xffffffffffffffd0    	// #-48
   1a9a0:	add	x8, x29, #0x30
   1a9a4:	movk	x11, #0xff80, lsl #32
   1a9a8:	add	x9, x9, #0x30
   1a9ac:	add	x10, x10, #0x80
   1a9b0:	stp	x8, x9, [x29, #-32]
   1a9b4:	stp	x10, x11, [x29, #-16]
   1a9b8:	stp	x2, x3, [x29, #-112]
   1a9bc:	stp	x4, x5, [x29, #-96]
   1a9c0:	stp	x6, x7, [x29, #-80]
   1a9c4:	stp	q1, q2, [sp, #16]
   1a9c8:	str	q0, [sp]
   1a9cc:	ldp	q0, q1, [x29, #-32]
   1a9d0:	stp	x20, x19, [sp, #272]
   1a9d4:	mov	x19, x0
   1a9d8:	add	x0, x29, #0x18
   1a9dc:	sub	x2, x29, #0x40
   1a9e0:	str	x28, [sp, #256]
   1a9e4:	stp	q3, q4, [sp, #48]
   1a9e8:	stp	q5, q6, [sp, #80]
   1a9ec:	str	q7, [sp, #112]
   1a9f0:	stp	q0, q1, [x29, #-64]
   1a9f4:	bl	7d40 <vasprintf@plt>
   1a9f8:	tbnz	w0, #31, 1aa20 <scols_init_debug@@SMARTCOLS_2.25+0x7b78>
   1a9fc:	ldr	x20, [x29, #24]
   1aa00:	mov	x0, x19
   1aa04:	mov	x1, x20
   1aa08:	bl	1a524 <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   1aa0c:	mov	w19, w0
   1aa10:	tbz	w0, #31, 1aa24 <scols_init_debug@@SMARTCOLS_2.25+0x7b7c>
   1aa14:	mov	x0, x20
   1aa18:	bl	7cc0 <free@plt>
   1aa1c:	b	1aa24 <scols_init_debug@@SMARTCOLS_2.25+0x7b7c>
   1aa20:	mov	w19, #0xfffffff4            	// #-12
   1aa24:	mov	w0, w19
   1aa28:	ldp	x20, x19, [sp, #272]
   1aa2c:	ldr	x28, [sp, #256]
   1aa30:	ldp	x29, x30, [sp, #240]
   1aa34:	add	sp, sp, #0x120
   1aa38:	ret
   1aa3c:	sub	sp, sp, #0x50
   1aa40:	stp	x29, x30, [sp, #48]
   1aa44:	stp	x20, x19, [sp, #64]
   1aa48:	ldp	q1, q0, [x2]
   1aa4c:	add	x29, sp, #0x30
   1aa50:	mov	x19, x0
   1aa54:	sub	x0, x29, #0x8
   1aa58:	mov	x2, sp
   1aa5c:	stp	q1, q0, [sp]
   1aa60:	bl	7d40 <vasprintf@plt>
   1aa64:	tbnz	w0, #31, 1aa8c <scols_init_debug@@SMARTCOLS_2.25+0x7be4>
   1aa68:	ldur	x20, [x29, #-8]
   1aa6c:	mov	x0, x19
   1aa70:	mov	x1, x20
   1aa74:	bl	1a524 <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   1aa78:	mov	w19, w0
   1aa7c:	tbz	w0, #31, 1aa90 <scols_init_debug@@SMARTCOLS_2.25+0x7be8>
   1aa80:	mov	x0, x20
   1aa84:	bl	7cc0 <free@plt>
   1aa88:	b	1aa90 <scols_init_debug@@SMARTCOLS_2.25+0x7be8>
   1aa8c:	mov	w19, #0xfffffff4            	// #-12
   1aa90:	mov	w0, w19
   1aa94:	ldp	x20, x19, [sp, #64]
   1aa98:	ldp	x29, x30, [sp, #48]
   1aa9c:	add	sp, sp, #0x50
   1aaa0:	ret
   1aaa4:	cbz	x0, 1ab00 <scols_init_debug@@SMARTCOLS_2.25+0x7c58>
   1aaa8:	ldr	x8, [x0]
   1aaac:	cbz	x8, 1ab00 <scols_init_debug@@SMARTCOLS_2.25+0x7c58>
   1aab0:	mov	w8, wzr
   1aab4:	add	x9, x0, #0x8
   1aab8:	ldr	x10, [x9], #8
   1aabc:	add	w8, w8, #0x1
   1aac0:	cbnz	x10, 1aab8 <scols_init_debug@@SMARTCOLS_2.25+0x7c10>
   1aac4:	cmp	w8, #0x2
   1aac8:	b.cc	1ab00 <scols_init_debug@@SMARTCOLS_2.25+0x7c58>  // b.lo, b.ul, b.last
   1aacc:	lsr	w9, w8, #1
   1aad0:	cbz	w9, 1ab00 <scols_init_debug@@SMARTCOLS_2.25+0x7c58>
   1aad4:	sub	w9, w8, #0x1
   1aad8:	mov	w8, w8
   1aadc:	lsr	x8, x8, #1
   1aae0:	mov	x10, x0
   1aae4:	ldr	x11, [x0, w9, uxtw #3]
   1aae8:	ldr	x12, [x10]
   1aaec:	subs	x8, x8, #0x1
   1aaf0:	str	x11, [x10], #8
   1aaf4:	str	x12, [x0, w9, uxtw #3]
   1aaf8:	sub	w9, w9, #0x1
   1aafc:	b.ne	1aae4 <scols_init_debug@@SMARTCOLS_2.25+0x7c3c>  // b.any
   1ab00:	ret
   1ab04:	sub	sp, sp, #0x140
   1ab08:	stp	x29, x30, [sp, #224]
   1ab0c:	stp	x28, x27, [sp, #240]
   1ab10:	stp	x26, x25, [sp, #256]
   1ab14:	stp	x24, x23, [sp, #272]
   1ab18:	stp	x22, x21, [sp, #288]
   1ab1c:	stp	x20, x19, [sp, #304]
   1ab20:	str	x0, [sp, #216]
   1ab24:	ldp	w15, w16, [x1]
   1ab28:	ldp	w21, w18, [x0]
   1ab2c:	ldp	w20, w4, [x0, #8]
   1ab30:	ldp	w17, w24, [x1, #8]
   1ab34:	ldp	w25, w14, [x1, #16]
   1ab38:	ldp	w12, w13, [x1, #24]
   1ab3c:	ldp	w11, w10, [x1, #32]
   1ab40:	ldp	w9, w8, [x1, #40]
   1ab44:	ldp	w23, w3, [x1, #48]
   1ab48:	ldp	w7, w1, [x1, #56]
   1ab4c:	ldr	w26, [x0, #16]
   1ab50:	rev	w0, w15
   1ab54:	ror	w6, w21, #27
   1ab58:	bic	w30, w4, w18
   1ab5c:	mov	w29, w4
   1ab60:	stp	w4, w20, [sp, #208]
   1ab64:	and	w4, w20, w18
   1ab68:	add	w6, w0, w6
   1ab6c:	stp	w1, w26, [sp, #196]
   1ab70:	mov	w22, #0x7999                	// #31129
   1ab74:	rev	w5, w23
   1ab78:	rev	w23, w7
   1ab7c:	orr	w7, w4, w30
   1ab80:	add	w6, w6, w26
   1ab84:	movk	w22, #0x5a82, lsl #16
   1ab88:	ror	w2, w18, #2
   1ab8c:	bic	w19, w20, w21
   1ab90:	mov	w28, w20
   1ab94:	and	w20, w21, w18, ror #2
   1ab98:	mov	w27, w18
   1ab9c:	str	w18, [sp, #204]
   1aba0:	rev	w18, w16
   1aba4:	rev	w16, w24
   1aba8:	rev	w24, w3
   1abac:	ldr	w3, [sp, #196]
   1abb0:	add	w6, w6, w7
   1abb4:	orr	w19, w20, w19
   1abb8:	add	w20, w18, w29
   1abbc:	add	w6, w6, w22
   1abc0:	add	w19, w20, w19
   1abc4:	ror	w7, w6, #27
   1abc8:	rev	w14, w14
   1abcc:	rev	w13, w13
   1abd0:	add	w7, w19, w7
   1abd4:	ror	w19, w6, #2
   1abd8:	rev	w15, w25
   1abdc:	rev	w25, w3
   1abe0:	add	w2, w16, w2
   1abe4:	eor	w18, w16, w18
   1abe8:	eor	w16, w14, w16
   1abec:	eor	w3, w13, w14
   1abf0:	add	w14, w14, w19
   1abf4:	mvn	w19, w6
   1abf8:	rev	w17, w17
   1abfc:	and	w20, w6, w21, ror #2
   1ac00:	and	w19, w19, w27, ror #2
   1ac04:	add	w4, w17, w28
   1ac08:	add	w7, w7, w22
   1ac0c:	orr	w19, w20, w19
   1ac10:	ror	w20, w7, #27
   1ac14:	add	w4, w4, w19
   1ac18:	add	w4, w4, w20
   1ac1c:	mvn	w20, w7
   1ac20:	and	w19, w7, w6, ror #2
   1ac24:	and	w20, w20, w21, ror #2
   1ac28:	orr	w19, w19, w20
   1ac2c:	add	w4, w4, w22
   1ac30:	add	w2, w2, w19
   1ac34:	ror	w19, w4, #27
   1ac38:	add	w2, w2, w19
   1ac3c:	mvn	w19, w4
   1ac40:	ror	w1, w21, #2
   1ac44:	and	w6, w19, w6, ror #2
   1ac48:	and	w19, w4, w7, ror #2
   1ac4c:	add	w1, w15, w1
   1ac50:	orr	w6, w19, w6
   1ac54:	add	w2, w2, w22
   1ac58:	add	w1, w1, w6
   1ac5c:	ror	w6, w2, #27
   1ac60:	add	w1, w1, w6
   1ac64:	mvn	w6, w2
   1ac68:	ror	w20, w7, #2
   1ac6c:	and	w6, w6, w7, ror #2
   1ac70:	and	w7, w2, w4, ror #2
   1ac74:	orr	w6, w7, w6
   1ac78:	add	w1, w1, w22
   1ac7c:	add	w14, w14, w6
   1ac80:	ror	w6, w1, #27
   1ac84:	add	w14, w14, w6
   1ac88:	mvn	w6, w1
   1ac8c:	rev	w12, w12
   1ac90:	ror	w19, w4, #2
   1ac94:	and	w4, w6, w4, ror #2
   1ac98:	and	w6, w1, w2, ror #2
   1ac9c:	add	w20, w12, w20
   1aca0:	orr	w4, w6, w4
   1aca4:	add	w29, w14, w22
   1aca8:	add	w14, w20, w4
   1acac:	ror	w4, w29, #27
   1acb0:	add	w14, w14, w4
   1acb4:	mvn	w4, w29
   1acb8:	rev	w11, w11
   1acbc:	ror	w7, w2, #2
   1acc0:	and	w2, w4, w2, ror #2
   1acc4:	and	w4, w29, w1, ror #2
   1acc8:	mov	w28, w21
   1accc:	add	w19, w13, w19
   1acd0:	add	w21, w11, w7
   1acd4:	orr	w2, w4, w2
   1acd8:	add	w7, w14, w22
   1acdc:	add	w14, w19, w2
   1ace0:	ror	w2, w7, #27
   1ace4:	add	w30, w14, w2
   1ace8:	mvn	w14, w7
   1acec:	ror	w6, w1, #2
   1acf0:	and	w14, w14, w1, ror #2
   1acf4:	and	w1, w7, w29, ror #2
   1acf8:	rev	w10, w10
   1acfc:	rev	w9, w9
   1ad00:	rev	w8, w8
   1ad04:	eor	w0, w17, w0
   1ad08:	eor	w17, w15, w17
   1ad0c:	orr	w14, w1, w14
   1ad10:	ror	w1, w7, #2
   1ad14:	eor	w15, w12, w15
   1ad18:	eor	w0, w0, w11
   1ad1c:	eor	w18, w18, w10
   1ad20:	eor	w17, w17, w9
   1ad24:	add	w1, w8, w1
   1ad28:	add	w14, w21, w14
   1ad2c:	eor	w12, w11, w12
   1ad30:	eor	w13, w10, w13
   1ad34:	eor	w11, w9, w11
   1ad38:	add	w6, w10, w6
   1ad3c:	eor	w10, w8, w10
   1ad40:	ror	w4, w29, #2
   1ad44:	eor	w16, w16, w8
   1ad48:	mov	w27, w24
   1ad4c:	eor	w8, w24, w8
   1ad50:	stp	w14, w1, [sp, #184]
   1ad54:	eor	w14, w15, w5
   1ad58:	eor	w15, w3, w24
   1ad5c:	eor	w24, w0, w24
   1ad60:	eor	w0, w18, w23
   1ad64:	eor	w18, w17, w25
   1ad68:	add	w4, w9, w4
   1ad6c:	eor	w9, w5, w9
   1ad70:	eor	w1, w23, w5
   1ad74:	eor	w2, w12, w23
   1ad78:	eor	w13, w13, w25
   1ad7c:	eor	w12, w16, w24, ror #31
   1ad80:	eor	w17, w14, w0, ror #31
   1ad84:	eor	w15, w15, w18, ror #31
   1ad88:	eor	w16, w11, w24, ror #31
   1ad8c:	eor	w10, w10, w0, ror #31
   1ad90:	mov	w3, w0
   1ad94:	eor	w0, w25, w27
   1ad98:	stp	w4, w6, [sp, #192]
   1ad9c:	eor	w9, w9, w18, ror #31
   1ada0:	eor	w11, w2, w12, ror #31
   1ada4:	eor	w14, w13, w17, ror #31
   1ada8:	eor	w13, w16, w15, ror #31
   1adac:	eor	w16, w1, w17, ror #31
   1adb0:	eor	w1, w0, w15, ror #31
   1adb4:	eor	w0, w23, w24, ror #31
   1adb8:	ror	w4, w17, #31
   1adbc:	stp	w23, w5, [sp, #176]
   1adc0:	eor	w10, w10, w11, ror #31
   1adc4:	eor	w9, w9, w14, ror #31
   1adc8:	eor	w2, w0, w11, ror #31
   1adcc:	eor	w0, w25, w3, ror #31
   1add0:	mov	w6, w3
   1add4:	str	w3, [sp, #144]
   1add8:	ror	w3, w18, #31
   1addc:	str	w4, [sp, #168]
   1ade0:	eor	w4, w4, w18, ror #31
   1ade4:	ror	w5, w12, #31
   1ade8:	ror	w18, w15, #31
   1adec:	str	w18, [sp, #164]
   1adf0:	eor	w19, w18, w12, ror #31
   1adf4:	eor	w18, w16, w10, ror #31
   1adf8:	eor	w16, w1, w9, ror #31
   1adfc:	eor	w1, w5, w6, ror #31
   1ae00:	eor	w8, w8, w12, ror #31
   1ae04:	eor	w20, w1, w10, ror #31
   1ae08:	eor	w1, w4, w9, ror #31
   1ae0c:	ror	w4, w11, #31
   1ae10:	eor	w8, w8, w13, ror #31
   1ae14:	stp	w5, w4, [sp, #156]
   1ae18:	eor	w17, w4, w17, ror #31
   1ae1c:	ror	w4, w14, #31
   1ae20:	eor	w12, w2, w8, ror #31
   1ae24:	str	w4, [sp, #152]
   1ae28:	eor	w4, w4, w15, ror #31
   1ae2c:	ror	w15, w13, #31
   1ae30:	str	w3, [sp, #172]
   1ae34:	eor	w3, w3, w24, ror #31
   1ae38:	eor	w2, w19, w8, ror #31
   1ae3c:	eor	w19, w15, w11, ror #31
   1ae40:	eor	w11, w20, w12, ror #31
   1ae44:	eor	w20, w17, w18, ror #31
   1ae48:	ror	w17, w10, #31
   1ae4c:	eor	w0, w0, w14, ror #31
   1ae50:	eor	w3, w3, w13, ror #31
   1ae54:	str	w17, [sp, #140]
   1ae58:	eor	w14, w17, w14, ror #31
   1ae5c:	ror	w17, w9, #31
   1ae60:	str	w15, [sp, #148]
   1ae64:	eor	w0, w0, w18, ror #31
   1ae68:	eor	w15, w3, w16, ror #31
   1ae6c:	eor	w3, w4, w16, ror #31
   1ae70:	eor	w4, w19, w12, ror #31
   1ae74:	eor	w19, w17, w13, ror #31
   1ae78:	ror	w13, w8, #31
   1ae7c:	eor	w21, w13, w10, ror #31
   1ae80:	eor	w10, w20, w11, ror #31
   1ae84:	eor	w20, w14, w0, ror #31
   1ae88:	ror	w14, w18, #31
   1ae8c:	str	w14, [sp, #128]
   1ae90:	eor	w9, w14, w9, ror #31
   1ae94:	ror	w14, w16, #31
   1ae98:	stp	w13, w17, [sp, #132]
   1ae9c:	eor	w17, w1, w0, ror #31
   1aea0:	eor	w13, w2, w15, ror #31
   1aea4:	eor	w1, w19, w15, ror #31
   1aea8:	eor	w19, w14, w8, ror #31
   1aeac:	ror	w8, w12, #31
   1aeb0:	ror	w5, w0, #31
   1aeb4:	eor	w2, w21, w11, ror #31
   1aeb8:	eor	w21, w8, w18, ror #31
   1aebc:	eor	w18, w3, w17, ror #31
   1aec0:	eor	w3, w19, w13, ror #31
   1aec4:	eor	w19, w5, w16, ror #31
   1aec8:	ror	w16, w15, #31
   1aecc:	stp	w8, w14, [sp, #120]
   1aed0:	eor	w14, w4, w13, ror #31
   1aed4:	eor	w8, w20, w10, ror #31
   1aed8:	stp	w16, w5, [sp, #112]
   1aedc:	eor	w20, w16, w12, ror #31
   1aee0:	ror	w12, w11, #31
   1aee4:	ror	w5, w17, #31
   1aee8:	eor	w4, w21, w10, ror #31
   1aeec:	str	w12, [sp, #108]
   1aef0:	eor	w21, w12, w0, ror #31
   1aef4:	eor	w12, w2, w14, ror #31
   1aef8:	eor	w2, w19, w18, ror #31
   1aefc:	eor	w19, w5, w15, ror #31
   1af00:	ror	w15, w13, #31
   1af04:	eor	w9, w9, w17, ror #31
   1af08:	eor	w16, w1, w18, ror #31
   1af0c:	stp	w15, w5, [sp, #100]
   1af10:	ror	w5, w18, #31
   1af14:	eor	w9, w9, w8, ror #31
   1af18:	eor	w0, w20, w14, ror #31
   1af1c:	eor	w1, w21, w8, ror #31
   1af20:	eor	w20, w15, w11, ror #31
   1af24:	ror	w11, w10, #31
   1af28:	eor	w15, w4, w12, ror #31
   1af2c:	eor	w4, w19, w16, ror #31
   1af30:	eor	w19, w5, w13, ror #31
   1af34:	ror	w13, w14, #31
   1af38:	str	w11, [sp, #96]
   1af3c:	eor	w21, w11, w17, ror #31
   1af40:	eor	w11, w2, w9, ror #31
   1af44:	eor	w2, w20, w12, ror #31
   1af48:	stp	w13, w5, [sp, #88]
   1af4c:	eor	w20, w13, w10, ror #31
   1af50:	eor	w13, w1, w15, ror #31
   1af54:	ror	w1, w16, #31
   1af58:	eor	w17, w3, w16, ror #31
   1af5c:	ror	w10, w8, #31
   1af60:	str	w1, [sp, #80]
   1af64:	eor	w14, w1, w14, ror #31
   1af68:	ror	w1, w12, #31
   1af6c:	eor	w3, w21, w9, ror #31
   1af70:	eor	w21, w10, w18, ror #31
   1af74:	eor	w18, w0, w17, ror #31
   1af78:	eor	w0, w20, w15, ror #31
   1af7c:	eor	w20, w1, w8, ror #31
   1af80:	ror	w8, w9, #31
   1af84:	str	w10, [sp, #84]
   1af88:	eor	w10, w4, w11, ror #31
   1af8c:	eor	w16, w8, w16, ror #31
   1af90:	stp	w8, w1, [sp, #72]
   1af94:	eor	w1, w2, w18, ror #31
   1af98:	eor	w2, w16, w10, ror #31
   1af9c:	ror	w16, w17, #31
   1afa0:	str	w16, [sp, #68]
   1afa4:	eor	w12, w16, w12, ror #31
   1afa8:	ror	w16, w15, #31
   1afac:	str	w16, [sp, #64]
   1afb0:	eor	w9, w16, w9, ror #31
   1afb4:	ror	w16, w11, #31
   1afb8:	eor	w22, w19, w17, ror #31
   1afbc:	eor	w19, w21, w11, ror #31
   1afc0:	eor	w6, w3, w13, ror #31
   1afc4:	eor	w3, w14, w18, ror #31
   1afc8:	eor	w14, w20, w13, ror #31
   1afcc:	str	w16, [sp, #60]
   1afd0:	eor	w20, w16, w17, ror #31
   1afd4:	ror	w16, w18, #31
   1afd8:	eor	w8, w22, w10, ror #31
   1afdc:	eor	w4, w19, w6, ror #31
   1afe0:	eor	w19, w16, w15, ror #31
   1afe4:	ror	w15, w13, #31
   1afe8:	eor	w17, w3, w8, ror #31
   1afec:	eor	w12, w12, w1, ror #31
   1aff0:	stp	w15, w16, [sp, #52]
   1aff4:	eor	w11, w15, w11, ror #31
   1aff8:	ror	w15, w10, #31
   1affc:	eor	w0, w0, w1, ror #31
   1b000:	eor	w3, w20, w8, ror #31
   1b004:	eor	w20, w15, w18, ror #31
   1b008:	eor	w18, w12, w17, ror #31
   1b00c:	ror	w12, w1, #31
   1b010:	eor	w16, w2, w4, ror #31
   1b014:	eor	w2, w19, w0, ror #31
   1b018:	eor	w19, w20, w17, ror #31
   1b01c:	str	w12, [sp, #44]
   1b020:	eor	w20, w12, w13, ror #31
   1b024:	ror	w12, w6, #31
   1b028:	eor	w9, w9, w6, ror #31
   1b02c:	str	w15, [sp, #48]
   1b030:	eor	w15, w14, w0, ror #31
   1b034:	eor	w21, w12, w10, ror #31
   1b038:	ror	w10, w8, #31
   1b03c:	eor	w1, w10, w1, ror #31
   1b040:	eor	w13, w9, w15, ror #31
   1b044:	ror	w9, w4, #31
   1b048:	stp	w10, w12, [sp, #36]
   1b04c:	eor	w12, w2, w18, ror #31
   1b050:	eor	w2, w20, w15, ror #31
   1b054:	eor	w20, w1, w18, ror #31
   1b058:	eor	w1, w9, w8, ror #31
   1b05c:	ror	w8, w17, #31
   1b060:	eor	w11, w11, w4, ror #31
   1b064:	eor	w14, w3, w16, ror #31
   1b068:	str	w9, [sp, #32]
   1b06c:	eor	w9, w2, w12, ror #31
   1b070:	str	w8, [sp, #28]
   1b074:	eor	w2, w8, w0, ror #31
   1b078:	ror	w8, w16, #31
   1b07c:	eor	w10, w11, w13, ror #31
   1b080:	eor	w11, w19, w14, ror #31
   1b084:	eor	w17, w8, w17, ror #31
   1b088:	ror	w22, w18, #31
   1b08c:	eor	w3, w21, w16, ror #31
   1b090:	eor	w19, w20, w11, ror #31
   1b094:	eor	w20, w17, w11, ror #31
   1b098:	eor	w17, w22, w15, ror #31
   1b09c:	ror	w21, w14, #31
   1b0a0:	eor	w1, w1, w14, ror #31
   1b0a4:	eor	w2, w2, w12, ror #31
   1b0a8:	eor	w3, w3, w10, ror #31
   1b0ac:	eor	w26, w17, w9, ror #31
   1b0b0:	eor	w17, w21, w18, ror #31
   1b0b4:	str	w8, [sp, #20]
   1b0b8:	eor	w18, w2, w19, ror #31
   1b0bc:	eor	w8, w17, w19, ror #31
   1b0c0:	ror	w23, w19, #31
   1b0c4:	eor	w17, w1, w3, ror #31
   1b0c8:	ror	w19, w11, #31
   1b0cc:	eor	w1, w20, w17, ror #31
   1b0d0:	eor	w20, w19, w12, ror #31
   1b0d4:	eor	w2, w26, w18, ror #31
   1b0d8:	eor	w20, w20, w18, ror #31
   1b0dc:	eor	w5, w8, w1, ror #31
   1b0e0:	eor	w8, w23, w9, ror #31
   1b0e4:	eor	w8, w8, w2, ror #31
   1b0e8:	eor	w20, w20, w5, ror #31
   1b0ec:	eor	w8, w8, w20, ror #31
   1b0f0:	stp	w23, w5, [sp, #12]
   1b0f4:	ror	w8, w8, #31
   1b0f8:	mov	w5, #0x7999                	// #31129
   1b0fc:	ldp	w26, w23, [sp, #180]
   1b100:	add	w8, w28, w8
   1b104:	movk	w5, #0x5a82, lsl #16
   1b108:	str	w8, [sp, #24]
   1b10c:	add	w8, w30, w5
   1b110:	ror	w30, w8, #27
   1b114:	mvn	w28, w8
   1b118:	add	w30, w23, w30
   1b11c:	and	w23, w28, w29, ror #2
   1b120:	ror	w28, w8, #2
   1b124:	add	w28, w26, w28
   1b128:	ldr	w26, [sp, #196]
   1b12c:	and	w29, w8, w7, ror #2
   1b130:	orr	w23, w29, w23
   1b134:	add	w29, w30, w5
   1b138:	add	w23, w26, w23
   1b13c:	ror	w30, w29, #27
   1b140:	add	w23, w23, w30
   1b144:	mvn	w30, w29
   1b148:	and	w7, w30, w7, ror #2
   1b14c:	and	w26, w29, w8, ror #2
   1b150:	orr	w7, w26, w7
   1b154:	ldr	w26, [sp, #192]
   1b158:	ror	w30, w29, #2
   1b15c:	add	w30, w27, w30
   1b160:	add	w23, w23, w5
   1b164:	ldr	w27, [sp, #176]
   1b168:	add	w7, w26, w7
   1b16c:	ror	w26, w23, #27
   1b170:	add	w7, w7, w26
   1b174:	mvn	w26, w23
   1b178:	and	w8, w26, w8, ror #2
   1b17c:	ror	w26, w23, #2
   1b180:	add	w26, w27, w26
   1b184:	and	w27, w23, w29, ror #2
   1b188:	orr	w8, w27, w8
   1b18c:	ldr	w27, [sp, #188]
   1b190:	add	w7, w7, w5
   1b194:	ror	w24, w24, #31
   1b198:	ror	w0, w0, #31
   1b19c:	add	w8, w27, w8
   1b1a0:	ror	w27, w7, #27
   1b1a4:	add	w8, w8, w27
   1b1a8:	mvn	w27, w7
   1b1ac:	and	w27, w27, w29, ror #2
   1b1b0:	ror	w29, w7, #2
   1b1b4:	add	w29, w25, w29
   1b1b8:	and	w25, w7, w23, ror #2
   1b1bc:	orr	w25, w25, w27
   1b1c0:	add	w8, w8, w5
   1b1c4:	add	w25, w28, w25
   1b1c8:	ror	w27, w8, #27
   1b1cc:	add	w25, w25, w27
   1b1d0:	mvn	w27, w8
   1b1d4:	and	w23, w27, w23, ror #2
   1b1d8:	ror	w27, w8, #2
   1b1dc:	add	w24, w24, w27
   1b1e0:	and	w27, w8, w7, ror #2
   1b1e4:	orr	w23, w27, w23
   1b1e8:	add	w25, w25, w5
   1b1ec:	add	w23, w30, w23
   1b1f0:	ror	w27, w25, #27
   1b1f4:	add	w23, w23, w27
   1b1f8:	mvn	w27, w25
   1b1fc:	and	w7, w27, w7, ror #2
   1b200:	ldr	w27, [sp, #144]
   1b204:	ror	w28, w25, #2
   1b208:	add	w23, w23, w5
   1b20c:	eor	w6, w0, w6, ror #31
   1b210:	ror	w27, w27, #31
   1b214:	add	w27, w27, w28
   1b218:	and	w28, w25, w8, ror #2
   1b21c:	orr	w7, w28, w7
   1b220:	ldr	w28, [sp, #172]
   1b224:	add	w7, w26, w7
   1b228:	ror	w26, w23, #27
   1b22c:	add	w7, w7, w26
   1b230:	mvn	w26, w23
   1b234:	and	w8, w26, w8, ror #2
   1b238:	ror	w26, w23, #2
   1b23c:	add	w26, w28, w26
   1b240:	and	w28, w23, w25, ror #2
   1b244:	orr	w8, w28, w8
   1b248:	add	w8, w29, w8
   1b24c:	add	w7, w7, w5
   1b250:	ldr	w29, [sp, #156]
   1b254:	ror	w28, w7, #27
   1b258:	add	w8, w8, w28
   1b25c:	mvn	w28, w7
   1b260:	and	w25, w28, w25, ror #2
   1b264:	ror	w28, w7, #2
   1b268:	add	w28, w29, w28
   1b26c:	and	w29, w7, w23, ror #2
   1b270:	orr	w25, w29, w25
   1b274:	add	w8, w8, w5
   1b278:	ldr	w29, [sp, #168]
   1b27c:	add	w24, w24, w25
   1b280:	ror	w25, w8, #27
   1b284:	add	w24, w24, w25
   1b288:	mvn	w25, w8
   1b28c:	and	w23, w25, w23, ror #2
   1b290:	ror	w25, w8, #2
   1b294:	add	w25, w29, w25
   1b298:	and	w29, w8, w7, ror #2
   1b29c:	orr	w23, w29, w23
   1b2a0:	add	w24, w24, w5
   1b2a4:	ldr	w29, [sp, #164]
   1b2a8:	add	w23, w27, w23
   1b2ac:	ror	w27, w24, #27
   1b2b0:	add	w23, w23, w27
   1b2b4:	mvn	w27, w24
   1b2b8:	and	w7, w27, w7, ror #2
   1b2bc:	ror	w27, w24, #2
   1b2c0:	add	w27, w29, w27
   1b2c4:	and	w29, w24, w8, ror #2
   1b2c8:	orr	w7, w29, w7
   1b2cc:	add	w23, w23, w5
   1b2d0:	ldr	w29, [sp, #160]
   1b2d4:	add	w7, w26, w7
   1b2d8:	ror	w26, w23, #27
   1b2dc:	add	w7, w7, w26
   1b2e0:	mvn	w26, w23
   1b2e4:	and	w8, w26, w8, ror #2
   1b2e8:	ror	w26, w23, #2
   1b2ec:	add	w29, w29, w26
   1b2f0:	eor	w26, w26, w24, ror #2
   1b2f4:	and	w24, w23, w24, ror #2
   1b2f8:	orr	w8, w24, w8
   1b2fc:	add	w7, w7, w5
   1b300:	add	w8, w28, w8
   1b304:	ror	w24, w7, #27
   1b308:	add	w8, w8, w24
   1b30c:	eor	w24, w26, w7
   1b310:	ldr	w26, [sp, #152]
   1b314:	mov	w5, #0x7999                	// #31129
   1b318:	movk	w5, #0x5a82, lsl #16
   1b31c:	add	w24, w25, w24
   1b320:	ror	w25, w7, #2
   1b324:	eor	w23, w25, w23, ror #2
   1b328:	add	w25, w26, w25
   1b32c:	add	w8, w8, w5
   1b330:	ldr	w26, [sp, #148]
   1b334:	ror	w5, w8, #27
   1b338:	add	w24, w24, w5
   1b33c:	eor	w5, w23, w8
   1b340:	add	w23, w27, w5
   1b344:	ror	w5, w8, #2
   1b348:	eor	w7, w5, w7, ror #2
   1b34c:	add	w26, w26, w5
   1b350:	mov	w5, #0xeba1                	// #60321
   1b354:	movk	w5, #0x6ed9, lsl #16
   1b358:	add	w24, w24, w5
   1b35c:	ldr	w28, [sp, #140]
   1b360:	ror	w27, w24, #27
   1b364:	add	w23, w23, w27
   1b368:	eor	w7, w7, w24
   1b36c:	ror	w27, w24, #2
   1b370:	add	w23, w23, w5
   1b374:	add	w7, w29, w7
   1b378:	eor	w8, w27, w8, ror #2
   1b37c:	add	w27, w28, w27
   1b380:	ror	w28, w23, #27
   1b384:	add	w7, w7, w28
   1b388:	ldr	w28, [sp, #136]
   1b38c:	eor	w8, w8, w23
   1b390:	add	w8, w25, w8
   1b394:	ror	w25, w23, #2
   1b398:	add	w7, w7, w5
   1b39c:	eor	w24, w25, w24, ror #2
   1b3a0:	add	w25, w28, w25
   1b3a4:	ror	w28, w7, #27
   1b3a8:	add	w8, w8, w28
   1b3ac:	ldr	w28, [sp, #132]
   1b3b0:	eor	w24, w24, w7
   1b3b4:	add	w24, w26, w24
   1b3b8:	ror	w26, w7, #2
   1b3bc:	add	w8, w8, w5
   1b3c0:	eor	w23, w26, w23, ror #2
   1b3c4:	add	w26, w28, w26
   1b3c8:	ror	w28, w8, #27
   1b3cc:	add	w24, w24, w28
   1b3d0:	ldr	w28, [sp, #128]
   1b3d4:	eor	w23, w23, w8
   1b3d8:	add	w23, w27, w23
   1b3dc:	ror	w27, w8, #2
   1b3e0:	add	w24, w24, w5
   1b3e4:	eor	w7, w27, w7, ror #2
   1b3e8:	add	w27, w28, w27
   1b3ec:	ror	w28, w24, #27
   1b3f0:	add	w23, w23, w28
   1b3f4:	ldr	w28, [sp, #124]
   1b3f8:	eor	w7, w7, w24
   1b3fc:	add	w7, w25, w7
   1b400:	ror	w25, w24, #2
   1b404:	add	w23, w23, w5
   1b408:	eor	w8, w25, w8, ror #2
   1b40c:	add	w25, w28, w25
   1b410:	ror	w28, w23, #27
   1b414:	add	w7, w7, w28
   1b418:	ldr	w28, [sp, #120]
   1b41c:	eor	w8, w8, w23
   1b420:	add	w8, w26, w8
   1b424:	ror	w26, w23, #2
   1b428:	add	w7, w7, w5
   1b42c:	eor	w24, w26, w24, ror #2
   1b430:	add	w26, w28, w26
   1b434:	ror	w28, w7, #27
   1b438:	add	w8, w8, w28
   1b43c:	ldr	w28, [sp, #116]
   1b440:	eor	w24, w24, w7
   1b444:	add	w24, w27, w24
   1b448:	ror	w27, w7, #2
   1b44c:	add	w8, w8, w5
   1b450:	eor	w23, w27, w23, ror #2
   1b454:	add	w27, w28, w27
   1b458:	ror	w28, w8, #27
   1b45c:	add	w24, w24, w28
   1b460:	ldr	w28, [sp, #112]
   1b464:	eor	w23, w23, w8
   1b468:	add	w23, w25, w23
   1b46c:	ror	w25, w8, #2
   1b470:	add	w24, w24, w5
   1b474:	eor	w7, w25, w7, ror #2
   1b478:	add	w25, w28, w25
   1b47c:	ror	w28, w24, #27
   1b480:	add	w23, w23, w28
   1b484:	ldr	w28, [sp, #108]
   1b488:	eor	w7, w7, w24
   1b48c:	add	w7, w26, w7
   1b490:	ror	w26, w24, #2
   1b494:	add	w23, w23, w5
   1b498:	eor	w8, w26, w8, ror #2
   1b49c:	add	w26, w28, w26
   1b4a0:	ror	w28, w23, #27
   1b4a4:	add	w7, w7, w28
   1b4a8:	ldr	w28, [sp, #104]
   1b4ac:	eor	w8, w8, w23
   1b4b0:	add	w8, w27, w8
   1b4b4:	ror	w27, w23, #2
   1b4b8:	add	w7, w7, w5
   1b4bc:	eor	w24, w27, w24, ror #2
   1b4c0:	add	w27, w28, w27
   1b4c4:	ror	w28, w7, #27
   1b4c8:	add	w8, w8, w28
   1b4cc:	ldr	w28, [sp, #100]
   1b4d0:	eor	w24, w24, w7
   1b4d4:	add	w24, w25, w24
   1b4d8:	ror	w25, w7, #2
   1b4dc:	add	w8, w8, w5
   1b4e0:	eor	w23, w25, w23, ror #2
   1b4e4:	add	w25, w28, w25
   1b4e8:	ror	w28, w8, #27
   1b4ec:	add	w24, w24, w28
   1b4f0:	ldr	w28, [sp, #96]
   1b4f4:	eor	w23, w23, w8
   1b4f8:	add	w23, w26, w23
   1b4fc:	ror	w26, w8, #2
   1b500:	add	w24, w24, w5
   1b504:	eor	w7, w26, w7, ror #2
   1b508:	add	w26, w28, w26
   1b50c:	ror	w28, w24, #27
   1b510:	add	w23, w23, w28
   1b514:	ldr	w28, [sp, #92]
   1b518:	eor	w7, w7, w24
   1b51c:	add	w7, w27, w7
   1b520:	ror	w27, w24, #2
   1b524:	add	w23, w23, w5
   1b528:	eor	w8, w27, w8, ror #2
   1b52c:	add	w27, w28, w27
   1b530:	ror	w28, w23, #27
   1b534:	add	w7, w7, w28
   1b538:	ldr	w28, [sp, #88]
   1b53c:	eor	w8, w8, w23
   1b540:	add	w8, w25, w8
   1b544:	ror	w25, w23, #2
   1b548:	add	w7, w7, w5
   1b54c:	eor	w24, w25, w24, ror #2
   1b550:	add	w25, w28, w25
   1b554:	ror	w28, w7, #27
   1b558:	add	w8, w8, w28
   1b55c:	ldr	w28, [sp, #84]
   1b560:	eor	w24, w24, w7
   1b564:	add	w24, w26, w24
   1b568:	ror	w26, w7, #2
   1b56c:	add	w8, w8, w5
   1b570:	eor	w23, w26, w23, ror #2
   1b574:	add	w26, w28, w26
   1b578:	ror	w28, w8, #27
   1b57c:	add	w24, w24, w28
   1b580:	ldr	w28, [sp, #80]
   1b584:	eor	w23, w23, w8
   1b588:	add	w23, w27, w23
   1b58c:	ror	w27, w8, #2
   1b590:	add	w24, w24, w5
   1b594:	eor	w7, w27, w7, ror #2
   1b598:	add	w27, w28, w27
   1b59c:	ror	w28, w24, #27
   1b5a0:	add	w23, w23, w28
   1b5a4:	ldr	w28, [sp, #76]
   1b5a8:	eor	w7, w7, w24
   1b5ac:	add	w7, w25, w7
   1b5b0:	ror	w25, w24, #2
   1b5b4:	add	w23, w23, w5
   1b5b8:	eor	w8, w25, w8, ror #2
   1b5bc:	add	w25, w28, w25
   1b5c0:	ror	w28, w23, #27
   1b5c4:	add	w7, w7, w28
   1b5c8:	ldp	w29, w28, [sp, #68]
   1b5cc:	eor	w8, w8, w23
   1b5d0:	add	w8, w26, w8
   1b5d4:	ror	w26, w23, #2
   1b5d8:	add	w7, w7, w5
   1b5dc:	add	w26, w28, w26
   1b5e0:	ror	w28, w7, #27
   1b5e4:	add	w8, w8, w28
   1b5e8:	orr	w28, w7, w23, ror #2
   1b5ec:	and	w24, w28, w24, ror #2
   1b5f0:	add	w8, w8, w5
   1b5f4:	and	w5, w7, w23, ror #2
   1b5f8:	ror	w28, w7, #2
   1b5fc:	orr	w5, w24, w5
   1b600:	add	w28, w29, w28
   1b604:	add	w5, w27, w5
   1b608:	ldp	w29, w27, [sp, #60]
   1b60c:	ror	w24, w8, #27
   1b610:	add	w24, w5, w24
   1b614:	orr	w5, w8, w7, ror #2
   1b618:	and	w5, w5, w23, ror #2
   1b61c:	ror	w23, w8, #2
   1b620:	add	w23, w27, w23
   1b624:	and	w27, w8, w7, ror #2
   1b628:	orr	w5, w5, w27
   1b62c:	add	w25, w25, w5
   1b630:	mov	w5, #0xbcdc                	// #48348
   1b634:	movk	w5, #0x8f1b, lsl #16
   1b638:	add	w24, w24, w5
   1b63c:	ror	w27, w24, #27
   1b640:	add	w25, w25, w27
   1b644:	orr	w27, w24, w8, ror #2
   1b648:	and	w7, w27, w7, ror #2
   1b64c:	ror	w27, w24, #2
   1b650:	add	w27, w29, w27
   1b654:	and	w29, w24, w8, ror #2
   1b658:	orr	w7, w7, w29
   1b65c:	add	w25, w25, w5
   1b660:	ldr	w29, [sp, #56]
   1b664:	add	w7, w26, w7
   1b668:	ror	w26, w25, #27
   1b66c:	add	w7, w7, w26
   1b670:	orr	w26, w25, w24, ror #2
   1b674:	and	w8, w26, w8, ror #2
   1b678:	ror	w26, w25, #2
   1b67c:	add	w26, w29, w26
   1b680:	and	w29, w25, w24, ror #2
   1b684:	orr	w8, w8, w29
   1b688:	add	w7, w7, w5
   1b68c:	ldr	w29, [sp, #52]
   1b690:	add	w8, w28, w8
   1b694:	ror	w28, w7, #27
   1b698:	add	w8, w8, w28
   1b69c:	orr	w28, w7, w25, ror #2
   1b6a0:	and	w24, w28, w24, ror #2
   1b6a4:	ror	w28, w7, #2
   1b6a8:	add	w28, w29, w28
   1b6ac:	and	w29, w7, w25, ror #2
   1b6b0:	orr	w24, w24, w29
   1b6b4:	add	w8, w8, w5
   1b6b8:	ldr	w29, [sp, #48]
   1b6bc:	add	w23, w23, w24
   1b6c0:	ror	w24, w8, #27
   1b6c4:	add	w23, w23, w24
   1b6c8:	orr	w24, w8, w7, ror #2
   1b6cc:	and	w24, w24, w25, ror #2
   1b6d0:	ror	w25, w8, #2
   1b6d4:	add	w25, w29, w25
   1b6d8:	and	w29, w8, w7, ror #2
   1b6dc:	orr	w24, w24, w29
   1b6e0:	add	w23, w23, w5
   1b6e4:	ldr	w29, [sp, #44]
   1b6e8:	add	w24, w27, w24
   1b6ec:	ror	w27, w23, #27
   1b6f0:	add	w24, w24, w27
   1b6f4:	orr	w27, w23, w8, ror #2
   1b6f8:	and	w7, w27, w7, ror #2
   1b6fc:	ror	w27, w23, #2
   1b700:	add	w27, w29, w27
   1b704:	and	w29, w23, w8, ror #2
   1b708:	orr	w7, w7, w29
   1b70c:	add	w24, w24, w5
   1b710:	ldr	w29, [sp, #40]
   1b714:	add	w7, w26, w7
   1b718:	ror	w26, w24, #27
   1b71c:	add	w7, w7, w26
   1b720:	orr	w26, w24, w23, ror #2
   1b724:	and	w8, w26, w8, ror #2
   1b728:	ror	w26, w24, #2
   1b72c:	add	w26, w29, w26
   1b730:	and	w29, w24, w23, ror #2
   1b734:	orr	w8, w8, w29
   1b738:	add	w7, w7, w5
   1b73c:	ldr	w29, [sp, #36]
   1b740:	add	w8, w28, w8
   1b744:	ror	w28, w7, #27
   1b748:	add	w8, w8, w28
   1b74c:	orr	w28, w7, w24, ror #2
   1b750:	and	w23, w28, w23, ror #2
   1b754:	ror	w28, w7, #2
   1b758:	add	w28, w29, w28
   1b75c:	and	w29, w7, w24, ror #2
   1b760:	orr	w23, w23, w29
   1b764:	add	w8, w8, w5
   1b768:	add	w23, w25, w23
   1b76c:	ror	w25, w8, #27
   1b770:	add	w23, w23, w25
   1b774:	orr	w25, w8, w7, ror #2
   1b778:	and	w24, w25, w24, ror #2
   1b77c:	ror	w25, w8, #2
   1b780:	add	w0, w0, w25
   1b784:	and	w25, w8, w7, ror #2
   1b788:	orr	w24, w24, w25
   1b78c:	add	w24, w27, w24
   1b790:	add	w23, w23, w5
   1b794:	ldr	w27, [sp, #32]
   1b798:	ror	w25, w23, #27
   1b79c:	add	w24, w24, w25
   1b7a0:	orr	w25, w23, w8, ror #2
   1b7a4:	and	w7, w25, w7, ror #2
   1b7a8:	ror	w25, w23, #2
   1b7ac:	add	w25, w27, w25
   1b7b0:	and	w27, w23, w8, ror #2
   1b7b4:	orr	w7, w7, w27
   1b7b8:	add	w24, w24, w5
   1b7bc:	ldr	w27, [sp, #28]
   1b7c0:	add	w7, w26, w7
   1b7c4:	ror	w26, w24, #27
   1b7c8:	add	w7, w7, w26
   1b7cc:	orr	w26, w24, w23, ror #2
   1b7d0:	and	w8, w26, w8, ror #2
   1b7d4:	ror	w26, w24, #2
   1b7d8:	add	w26, w27, w26
   1b7dc:	and	w27, w24, w23, ror #2
   1b7e0:	orr	w8, w8, w27
   1b7e4:	add	w7, w7, w5
   1b7e8:	add	w8, w28, w8
   1b7ec:	ror	w27, w7, #27
   1b7f0:	add	w8, w8, w27
   1b7f4:	orr	w27, w7, w24, ror #2
   1b7f8:	and	w23, w27, w23, ror #2
   1b7fc:	ror	w15, w15, #31
   1b800:	ror	w27, w7, #2
   1b804:	eor	w4, w15, w4, ror #31
   1b808:	add	w15, w15, w27
   1b80c:	and	w27, w7, w24, ror #2
   1b810:	orr	w23, w23, w27
   1b814:	add	w8, w8, w5
   1b818:	ldr	w27, [sp, #20]
   1b81c:	add	w0, w0, w23
   1b820:	ror	w23, w8, #27
   1b824:	add	w0, w0, w23
   1b828:	orr	w23, w8, w7, ror #2
   1b82c:	and	w23, w23, w24, ror #2
   1b830:	ror	w24, w8, #2
   1b834:	add	w24, w27, w24
   1b838:	and	w27, w8, w7, ror #2
   1b83c:	orr	w23, w23, w27
   1b840:	add	w0, w0, w5
   1b844:	add	w23, w25, w23
   1b848:	ror	w25, w0, #27
   1b84c:	add	w23, w23, w25
   1b850:	orr	w25, w0, w8, ror #2
   1b854:	and	w7, w25, w7, ror #2
   1b858:	ror	w25, w0, #2
   1b85c:	add	w22, w22, w25
   1b860:	and	w25, w0, w8, ror #2
   1b864:	orr	w7, w7, w25
   1b868:	add	w23, w23, w5
   1b86c:	add	w7, w26, w7
   1b870:	ror	w25, w23, #27
   1b874:	add	w7, w7, w25
   1b878:	orr	w25, w23, w0, ror #2
   1b87c:	and	w8, w25, w8, ror #2
   1b880:	ror	w25, w13, #31
   1b884:	ror	w26, w23, #2
   1b888:	eor	w16, w25, w16, ror #31
   1b88c:	add	w25, w25, w26
   1b890:	and	w26, w23, w0, ror #2
   1b894:	orr	w8, w8, w26
   1b898:	add	w8, w15, w8
   1b89c:	add	w15, w7, w5
   1b8a0:	ror	w7, w15, #27
   1b8a4:	add	w8, w8, w7
   1b8a8:	orr	w7, w15, w23, ror #2
   1b8ac:	and	w0, w7, w0, ror #2
   1b8b0:	ror	w7, w15, #2
   1b8b4:	add	w7, w21, w7
   1b8b8:	and	w21, w15, w23, ror #2
   1b8bc:	orr	w0, w0, w21
   1b8c0:	add	w8, w8, w5
   1b8c4:	add	w0, w24, w0
   1b8c8:	ror	w21, w8, #27
   1b8cc:	add	w0, w0, w21
   1b8d0:	orr	w21, w8, w15, ror #2
   1b8d4:	and	w21, w21, w23, ror #2
   1b8d8:	ror	w12, w12, #31
   1b8dc:	ror	w23, w8, #2
   1b8e0:	eor	w6, w6, w13, ror #31
   1b8e4:	eor	w13, w12, w13, ror #31
   1b8e8:	add	w12, w12, w23
   1b8ec:	and	w23, w8, w15, ror #2
   1b8f0:	orr	w21, w21, w23
   1b8f4:	add	w0, w0, w5
   1b8f8:	add	w21, w22, w21
   1b8fc:	ror	w22, w0, #27
   1b900:	add	w21, w21, w22
   1b904:	orr	w22, w0, w8, ror #2
   1b908:	and	w15, w22, w15, ror #2
   1b90c:	ror	w22, w10, #31
   1b910:	ror	w23, w0, #2
   1b914:	eor	w14, w22, w14, ror #31
   1b918:	add	w22, w22, w23
   1b91c:	and	w23, w0, w8, ror #2
   1b920:	orr	w15, w15, w23
   1b924:	add	w21, w21, w5
   1b928:	add	w15, w25, w15
   1b92c:	ror	w23, w21, #27
   1b930:	add	w15, w15, w23
   1b934:	orr	w23, w21, w0, ror #2
   1b938:	and	w8, w23, w8, ror #2
   1b93c:	ror	w23, w21, #2
   1b940:	add	w19, w19, w23
   1b944:	eor	w23, w23, w0, ror #2
   1b948:	and	w0, w21, w0, ror #2
   1b94c:	orr	w8, w8, w0
   1b950:	add	w15, w15, w5
   1b954:	add	w8, w7, w8
   1b958:	ror	w0, w15, #27
   1b95c:	add	w8, w8, w0
   1b960:	eor	w0, w6, w9, ror #31
   1b964:	eor	w6, w23, w15
   1b968:	add	w5, w8, w5
   1b96c:	add	w12, w12, w6
   1b970:	ror	w6, w15, #2
   1b974:	ror	w8, w5, #27
   1b978:	ror	w9, w9, #31
   1b97c:	eor	w7, w6, w21, ror #2
   1b980:	add	w12, w12, w8
   1b984:	mov	w8, #0xc1d6                	// #49622
   1b988:	eor	w4, w4, w10, ror #31
   1b98c:	eor	w10, w9, w10, ror #31
   1b990:	add	w9, w9, w6
   1b994:	movk	w8, #0xca62, lsl #16
   1b998:	eor	w6, w7, w5
   1b99c:	ror	w7, w5, #2
   1b9a0:	eor	w15, w7, w15, ror #2
   1b9a4:	add	w12, w12, w8
   1b9a8:	eor	w15, w15, w12
   1b9ac:	eor	w16, w16, w3, ror #31
   1b9b0:	ror	w3, w3, #31
   1b9b4:	add	w15, w19, w15
   1b9b8:	ldr	w19, [sp, #12]
   1b9bc:	eor	w11, w3, w11, ror #31
   1b9c0:	add	w6, w22, w6
   1b9c4:	add	w3, w3, w7
   1b9c8:	ror	w7, w12, #27
   1b9cc:	add	w6, w6, w7
   1b9d0:	ror	w7, w12, #2
   1b9d4:	add	w6, w6, w8
   1b9d8:	eor	w5, w7, w5, ror #2
   1b9dc:	add	w7, w19, w7
   1b9e0:	ror	w19, w6, #27
   1b9e4:	add	w15, w15, w19
   1b9e8:	eor	w5, w5, w6
   1b9ec:	eor	w4, w4, w0, ror #31
   1b9f0:	eor	w13, w13, w0, ror #31
   1b9f4:	ror	w0, w0, #31
   1b9f8:	add	w9, w9, w5
   1b9fc:	ror	w5, w6, #2
   1ba00:	add	w15, w15, w8
   1ba04:	eor	w12, w5, w12, ror #2
   1ba08:	add	w0, w0, w5
   1ba0c:	ror	w5, w15, #27
   1ba10:	add	w9, w9, w5
   1ba14:	eor	w12, w12, w15
   1ba18:	eor	w14, w14, w17, ror #31
   1ba1c:	ror	w17, w17, #31
   1ba20:	add	w12, w3, w12
   1ba24:	ror	w3, w15, #2
   1ba28:	add	w9, w9, w8
   1ba2c:	eor	w5, w3, w6, ror #2
   1ba30:	add	w17, w17, w3
   1ba34:	ror	w3, w9, #27
   1ba38:	add	w12, w12, w3
   1ba3c:	ror	w18, w18, #31
   1ba40:	eor	w3, w5, w9
   1ba44:	ror	w5, w9, #2
   1ba48:	add	w12, w12, w8
   1ba4c:	add	w3, w7, w3
   1ba50:	eor	w15, w5, w15, ror #2
   1ba54:	add	w18, w18, w5
   1ba58:	ror	w5, w12, #27
   1ba5c:	add	w3, w3, w5
   1ba60:	eor	w15, w15, w12
   1ba64:	eor	w16, w16, w4, ror #31
   1ba68:	eor	w10, w10, w4, ror #31
   1ba6c:	ror	w4, w4, #31
   1ba70:	add	w15, w0, w15
   1ba74:	ror	w0, w12, #2
   1ba78:	add	w3, w3, w8
   1ba7c:	eor	w9, w0, w9, ror #2
   1ba80:	add	w0, w4, w0
   1ba84:	ror	w4, w3, #27
   1ba88:	add	w15, w15, w4
   1ba8c:	eor	w9, w9, w3
   1ba90:	eor	w11, w11, w1, ror #31
   1ba94:	ror	w1, w1, #31
   1ba98:	add	w9, w17, w9
   1ba9c:	ror	w17, w3, #2
   1baa0:	add	w15, w15, w8
   1baa4:	eor	w12, w17, w12, ror #2
   1baa8:	add	w17, w1, w17
   1baac:	ror	w1, w15, #27
   1bab0:	add	w9, w9, w1
   1bab4:	eor	w12, w12, w15
   1bab8:	ror	w1, w2, #31
   1babc:	add	w12, w18, w12
   1bac0:	ror	w18, w15, #2
   1bac4:	add	w9, w9, w8
   1bac8:	eor	w13, w13, w2, ror #31
   1bacc:	eor	w2, w18, w3, ror #2
   1bad0:	add	w18, w1, w18
   1bad4:	ror	w1, w9, #27
   1bad8:	add	w12, w12, w1
   1badc:	eor	w1, w2, w9
   1bae0:	eor	w14, w14, w16, ror #31
   1bae4:	ror	w16, w16, #31
   1bae8:	add	w0, w0, w1
   1baec:	ror	w1, w9, #2
   1baf0:	add	w12, w12, w8
   1baf4:	eor	w15, w1, w15, ror #2
   1baf8:	add	w16, w16, w1
   1bafc:	ror	w1, w12, #27
   1bb00:	add	w0, w0, w1
   1bb04:	ldr	w1, [sp, #16]
   1bb08:	eor	w15, w15, w12
   1bb0c:	add	w15, w17, w15
   1bb10:	ror	w17, w12, #2
   1bb14:	ror	w1, w1, #31
   1bb18:	eor	w9, w17, w9, ror #2
   1bb1c:	add	w0, w0, w8
   1bb20:	add	w17, w1, w17
   1bb24:	ror	w1, w0, #27
   1bb28:	eor	w9, w9, w0
   1bb2c:	add	w15, w15, w1
   1bb30:	add	w9, w18, w9
   1bb34:	ror	w18, w0, #2
   1bb38:	eor	w10, w10, w13, ror #31
   1bb3c:	ror	w13, w13, #31
   1bb40:	eor	w12, w18, w12, ror #2
   1bb44:	add	w15, w15, w8
   1bb48:	add	w13, w13, w18
   1bb4c:	ror	w18, w15, #27
   1bb50:	eor	w12, w12, w15
   1bb54:	add	w9, w9, w18
   1bb58:	add	w12, w16, w12
   1bb5c:	ror	w16, w15, #2
   1bb60:	eor	w11, w11, w14, ror #31
   1bb64:	ror	w14, w14, #31
   1bb68:	eor	w18, w16, w0, ror #2
   1bb6c:	add	w9, w9, w8
   1bb70:	add	w14, w14, w16
   1bb74:	ror	w16, w9, #27
   1bb78:	eor	w18, w18, w9
   1bb7c:	add	w12, w12, w16
   1bb80:	add	w17, w17, w18
   1bb84:	ror	w18, w9, #2
   1bb88:	ror	w16, w20, #31
   1bb8c:	eor	w15, w18, w15, ror #2
   1bb90:	add	w12, w12, w8
   1bb94:	add	w16, w16, w18
   1bb98:	ror	w18, w12, #27
   1bb9c:	eor	w15, w15, w12
   1bba0:	add	w17, w17, w18
   1bba4:	ror	w10, w10, #31
   1bba8:	add	w13, w13, w15
   1bbac:	ror	w15, w12, #2
   1bbb0:	eor	w9, w15, w9, ror #2
   1bbb4:	add	w10, w10, w15
   1bbb8:	add	w15, w17, w8
   1bbbc:	ror	w17, w15, #27
   1bbc0:	eor	w9, w9, w15
   1bbc4:	add	w13, w13, w17
   1bbc8:	add	w9, w14, w9
   1bbcc:	ror	w14, w15, #2
   1bbd0:	eor	w12, w14, w12, ror #2
   1bbd4:	add	w13, w13, w8
   1bbd8:	eor	w12, w12, w13
   1bbdc:	ror	w11, w11, #31
   1bbe0:	add	w12, w16, w12
   1bbe4:	ldr	w16, [sp, #24]
   1bbe8:	add	w11, w11, w14
   1bbec:	ror	w14, w13, #27
   1bbf0:	add	w9, w9, w14
   1bbf4:	ror	w14, w13, #2
   1bbf8:	eor	w15, w14, w15, ror #2
   1bbfc:	add	w9, w9, w8
   1bc00:	add	w14, w16, w14
   1bc04:	ror	w16, w9, #27
   1bc08:	eor	w15, w15, w9
   1bc0c:	add	w12, w12, w16
   1bc10:	add	w10, w10, w15
   1bc14:	ror	w15, w9, #2
   1bc18:	eor	w13, w15, w13, ror #2
   1bc1c:	add	w12, w12, w8
   1bc20:	ldr	w16, [sp, #200]
   1bc24:	eor	w13, w13, w12
   1bc28:	add	w11, w11, w13
   1bc2c:	ldr	w13, [sp, #208]
   1bc30:	add	w15, w15, w16
   1bc34:	ror	w16, w12, #27
   1bc38:	ror	w12, w12, #2
   1bc3c:	eor	w9, w12, w9, ror #2
   1bc40:	add	w12, w12, w13
   1bc44:	ldr	x13, [sp, #216]
   1bc48:	add	w10, w10, w16
   1bc4c:	add	w10, w10, w8
   1bc50:	eor	w9, w9, w10
   1bc54:	stp	w12, w15, [x13, #12]
   1bc58:	ror	w12, w10, #27
   1bc5c:	add	w11, w11, w12
   1bc60:	ldr	w12, [sp, #212]
   1bc64:	ror	w10, w10, #2
   1bc68:	add	w9, w14, w9
   1bc6c:	add	w10, w10, w12
   1bc70:	str	w10, [x13, #8]
   1bc74:	add	w10, w11, w8
   1bc78:	ldr	w11, [sp, #204]
   1bc7c:	add	w11, w10, w11
   1bc80:	ror	w10, w10, #27
   1bc84:	add	w9, w9, w10
   1bc88:	add	w8, w9, w8
   1bc8c:	stp	w8, w11, [x13]
   1bc90:	ldp	x20, x19, [sp, #304]
   1bc94:	ldp	x22, x21, [sp, #288]
   1bc98:	ldp	x24, x23, [sp, #272]
   1bc9c:	ldp	x26, x25, [sp, #256]
   1bca0:	ldp	x28, x27, [sp, #240]
   1bca4:	ldp	x29, x30, [sp, #224]
   1bca8:	add	sp, sp, #0x140
   1bcac:	ret
   1bcb0:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1bcb4:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1bcb8:	ldr	q0, [x8, #2016]
   1bcbc:	ldr	d1, [x9, #3112]
   1bcc0:	str	wzr, [x0, #24]
   1bcc4:	str	q0, [x0]
   1bcc8:	str	d1, [x0, #16]
   1bccc:	ret
   1bcd0:	stp	x29, x30, [sp, #-64]!
   1bcd4:	stp	x24, x23, [sp, #16]
   1bcd8:	stp	x22, x21, [sp, #32]
   1bcdc:	stp	x20, x19, [sp, #48]
   1bce0:	ldp	w8, w9, [x0, #20]
   1bce4:	mov	w19, w2
   1bce8:	mov	x20, x1
   1bcec:	mov	x21, x0
   1bcf0:	adds	w10, w8, w2, lsl #3
   1bcf4:	mov	x29, sp
   1bcf8:	str	w10, [x0, #20]
   1bcfc:	b.cc	1bd08 <scols_init_debug@@SMARTCOLS_2.25+0x8e60>  // b.lo, b.ul, b.last
   1bd00:	add	w9, w9, #0x1
   1bd04:	str	w9, [x21, #24]
   1bd08:	ubfx	x24, x8, #3, #6
   1bd0c:	add	w8, w24, w19
   1bd10:	add	w9, w9, w19, lsr #29
   1bd14:	cmp	w8, #0x40
   1bd18:	str	w9, [x21, #24]
   1bd1c:	b.cc	1bd84 <scols_init_debug@@SMARTCOLS_2.25+0x8edc>  // b.lo, b.ul, b.last
   1bd20:	mov	w8, #0x40                  	// #64
   1bd24:	add	x23, x21, #0x1c
   1bd28:	sub	w22, w8, w24
   1bd2c:	add	x0, x23, x24
   1bd30:	mov	x1, x20
   1bd34:	mov	x2, x22
   1bd38:	bl	7380 <memcpy@plt>
   1bd3c:	mov	x0, x21
   1bd40:	mov	x1, x23
   1bd44:	bl	1ab04 <scols_init_debug@@SMARTCOLS_2.25+0x7c5c>
   1bd48:	eor	w8, w24, #0x7f
   1bd4c:	cmp	w8, w19
   1bd50:	b.cs	1bd8c <scols_init_debug@@SMARTCOLS_2.25+0x8ee4>  // b.hs, b.nlast
   1bd54:	mov	w8, #0x7f                  	// #127
   1bd58:	sub	w22, w8, w24
   1bd5c:	sub	w8, w22, #0x3f
   1bd60:	add	x1, x20, x8
   1bd64:	mov	x0, x21
   1bd68:	bl	1ab04 <scols_init_debug@@SMARTCOLS_2.25+0x7c5c>
   1bd6c:	add	w22, w22, #0x40
   1bd70:	cmp	w22, w19
   1bd74:	b.cc	1bd5c <scols_init_debug@@SMARTCOLS_2.25+0x8eb4>  // b.lo, b.ul, b.last
   1bd78:	mov	x24, xzr
   1bd7c:	sub	w22, w22, #0x3f
   1bd80:	b	1bd90 <scols_init_debug@@SMARTCOLS_2.25+0x8ee8>
   1bd84:	mov	w22, wzr
   1bd88:	b	1bd90 <scols_init_debug@@SMARTCOLS_2.25+0x8ee8>
   1bd8c:	mov	x24, xzr
   1bd90:	add	x8, x21, x24
   1bd94:	add	x1, x20, w22, uxtw
   1bd98:	sub	w2, w19, w22
   1bd9c:	ldp	x20, x19, [sp, #48]
   1bda0:	ldp	x22, x21, [sp, #32]
   1bda4:	ldp	x24, x23, [sp, #16]
   1bda8:	add	x0, x8, #0x1c
   1bdac:	ldp	x29, x30, [sp], #64
   1bdb0:	b	7380 <memcpy@plt>
   1bdb4:	sub	sp, sp, #0x30
   1bdb8:	stp	x20, x19, [sp, #32]
   1bdbc:	mov	x19, x1
   1bdc0:	mov	x20, x0
   1bdc4:	mov	w8, wzr
   1bdc8:	mov	x9, xzr
   1bdcc:	add	x10, sp, #0x8
   1bdd0:	stp	x29, x30, [sp, #16]
   1bdd4:	add	x29, sp, #0x10
   1bdd8:	cmp	x9, #0x4
   1bddc:	cset	w11, cc  // cc = lo, ul, last
   1bde0:	add	x11, x19, w11, uxtw #2
   1bde4:	ldr	w11, [x11, #20]
   1bde8:	mvn	w12, w8
   1bdec:	and	w12, w12, #0x18
   1bdf0:	add	w8, w8, #0x8
   1bdf4:	lsr	w11, w11, w12
   1bdf8:	strb	w11, [x10, x9]
   1bdfc:	add	x9, x9, #0x1
   1be00:	cmp	x9, #0x8
   1be04:	b.ne	1bdd8 <scols_init_debug@@SMARTCOLS_2.25+0x8f30>  // b.any
   1be08:	mov	w8, #0x80                  	// #128
   1be0c:	strb	w8, [sp, #4]
   1be10:	add	x1, sp, #0x4
   1be14:	mov	w2, #0x1                   	// #1
   1be18:	mov	x0, x19
   1be1c:	bl	1bcd0 <scols_init_debug@@SMARTCOLS_2.25+0x8e28>
   1be20:	ldr	w8, [x19, #20]
   1be24:	and	w8, w8, #0x1f8
   1be28:	cmp	w8, #0x1c0
   1be2c:	b.eq	1be38 <scols_init_debug@@SMARTCOLS_2.25+0x8f90>  // b.none
   1be30:	strb	wzr, [sp, #4]
   1be34:	b	1be10 <scols_init_debug@@SMARTCOLS_2.25+0x8f68>
   1be38:	add	x1, sp, #0x8
   1be3c:	mov	w2, #0x8                   	// #8
   1be40:	mov	x0, x19
   1be44:	bl	1bcd0 <scols_init_debug@@SMARTCOLS_2.25+0x8e28>
   1be48:	mov	w8, wzr
   1be4c:	mov	x9, xzr
   1be50:	ubfx	x10, x9, #2, #30
   1be54:	ldr	w10, [x19, x10, lsl #2]
   1be58:	mvn	w11, w8
   1be5c:	and	w11, w11, #0x18
   1be60:	add	w8, w8, #0x8
   1be64:	lsr	w10, w10, w11
   1be68:	strb	w10, [x20, x9]
   1be6c:	add	x9, x9, #0x1
   1be70:	cmp	x9, #0x14
   1be74:	b.ne	1be50 <scols_init_debug@@SMARTCOLS_2.25+0x8fa8>  // b.any
   1be78:	movi	v0.2d, #0x0
   1be7c:	stur	q0, [x19, #76]
   1be80:	stp	q0, q0, [x19, #48]
   1be84:	stp	q0, q0, [x19, #16]
   1be88:	str	q0, [x19]
   1be8c:	ldp	x20, x19, [sp, #32]
   1be90:	ldp	x29, x30, [sp, #16]
   1be94:	add	sp, sp, #0x30
   1be98:	ret
   1be9c:	sub	sp, sp, #0x90
   1bea0:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1bea4:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1bea8:	ldr	q0, [x8, #2016]
   1beac:	ldr	d1, [x9, #3112]
   1beb0:	stp	x20, x19, [sp, #128]
   1beb4:	mov	x19, x0
   1beb8:	stp	x29, x30, [sp, #96]
   1bebc:	str	x21, [sp, #112]
   1bec0:	add	x29, sp, #0x60
   1bec4:	str	wzr, [sp, #24]
   1bec8:	str	q0, [sp]
   1becc:	str	d1, [sp, #16]
   1bed0:	cbz	w2, 1bef8 <scols_init_debug@@SMARTCOLS_2.25+0x9050>
   1bed4:	mov	x20, x1
   1bed8:	mov	w21, w2
   1bedc:	mov	x0, sp
   1bee0:	mov	w2, #0x1                   	// #1
   1bee4:	mov	x1, x20
   1bee8:	bl	1bcd0 <scols_init_debug@@SMARTCOLS_2.25+0x8e28>
   1beec:	subs	x21, x21, #0x1
   1bef0:	add	x20, x20, #0x1
   1bef4:	b.ne	1bedc <scols_init_debug@@SMARTCOLS_2.25+0x9034>  // b.any
   1bef8:	mov	x1, sp
   1befc:	mov	x0, x19
   1bf00:	bl	1bdb4 <scols_init_debug@@SMARTCOLS_2.25+0x8f0c>
   1bf04:	strb	wzr, [x19, #20]
   1bf08:	ldp	x20, x19, [sp, #128]
   1bf0c:	ldr	x21, [sp, #112]
   1bf10:	ldp	x29, x30, [sp, #96]
   1bf14:	add	sp, sp, #0x90
   1bf18:	ret
   1bf1c:	sub	sp, sp, #0x40
   1bf20:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1bf24:	add	x1, x1, #0xc30
   1bf28:	mov	w2, #0x3                   	// #3
   1bf2c:	stp	x29, x30, [sp, #16]
   1bf30:	stp	x22, x21, [sp, #32]
   1bf34:	stp	x20, x19, [sp, #48]
   1bf38:	add	x29, sp, #0x10
   1bf3c:	mov	x19, x0
   1bf40:	bl	7d10 <strncasecmp@plt>
   1bf44:	add	x8, x19, #0x3
   1bf48:	cmp	w0, #0x0
   1bf4c:	csel	x19, x8, x19, eq  // eq = none
   1bf50:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1bf54:	add	x1, x1, #0xfe5
   1bf58:	mov	w2, #0x2                   	// #2
   1bf5c:	mov	x0, x19
   1bf60:	bl	7d10 <strncasecmp@plt>
   1bf64:	cbz	w0, 1bf94 <scols_init_debug@@SMARTCOLS_2.25+0x90ec>
   1bf68:	adrp	x21, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1bf6c:	mov	x20, xzr
   1bf70:	add	x21, x21, #0xb30
   1bf74:	ldr	x0, [x21, x20]
   1bf78:	mov	x1, x19
   1bf7c:	bl	7a50 <strcasecmp@plt>
   1bf80:	cbz	w0, 1bfdc <scols_init_debug@@SMARTCOLS_2.25+0x9134>
   1bf84:	add	x20, x20, #0x10
   1bf88:	cmp	x20, #0x220
   1bf8c:	b.ne	1bf74 <scols_init_debug@@SMARTCOLS_2.25+0x90cc>  // b.any
   1bf90:	b	1c004 <scols_init_debug@@SMARTCOLS_2.25+0x915c>
   1bf94:	add	x20, x19, #0x2
   1bf98:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1bf9c:	add	x1, x1, #0xc34
   1bfa0:	mov	w2, #0x4                   	// #4
   1bfa4:	mov	x0, x20
   1bfa8:	str	xzr, [sp, #8]
   1bfac:	bl	7d10 <strncasecmp@plt>
   1bfb0:	cbz	w0, 1bfe8 <scols_init_debug@@SMARTCOLS_2.25+0x9140>
   1bfb4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1bfb8:	add	x1, x1, #0xc39
   1bfbc:	mov	w2, #0x4                   	// #4
   1bfc0:	mov	x0, x20
   1bfc4:	bl	7d10 <strncasecmp@plt>
   1bfc8:	cmp	w0, #0x0
   1bfcc:	add	x8, x19, #0x6
   1bfd0:	cset	w22, eq  // eq = none
   1bfd4:	csel	x19, x8, x20, eq  // eq = none
   1bfd8:	b	1bff0 <scols_init_debug@@SMARTCOLS_2.25+0x9148>
   1bfdc:	add	x8, x21, x20
   1bfe0:	ldr	w0, [x8, #8]
   1bfe4:	b	1c008 <scols_init_debug@@SMARTCOLS_2.25+0x9160>
   1bfe8:	mov	w22, wzr
   1bfec:	add	x19, x19, #0x6
   1bff0:	bl	7c60 <__ctype_b_loc@plt>
   1bff4:	ldr	x8, [x0]
   1bff8:	ldrsb	x9, [x19]
   1bffc:	ldrh	w8, [x8, x9, lsl #1]
   1c000:	tbnz	w8, #11, 1c01c <scols_init_debug@@SMARTCOLS_2.25+0x9174>
   1c004:	mov	w0, #0xffffffff            	// #-1
   1c008:	ldp	x20, x19, [sp, #48]
   1c00c:	ldp	x22, x21, [sp, #32]
   1c010:	ldp	x29, x30, [sp, #16]
   1c014:	add	sp, sp, #0x40
   1c018:	ret
   1c01c:	bl	8150 <__errno_location@plt>
   1c020:	mov	x21, x0
   1c024:	str	wzr, [x0]
   1c028:	add	x1, sp, #0x8
   1c02c:	mov	w2, #0xa                   	// #10
   1c030:	mov	x0, x19
   1c034:	bl	7c80 <strtol@plt>
   1c038:	ldr	x8, [sp, #8]
   1c03c:	mov	x20, x0
   1c040:	mov	w0, #0xffffffff            	// #-1
   1c044:	cbz	x8, 1c008 <scols_init_debug@@SMARTCOLS_2.25+0x9160>
   1c048:	cmp	x19, x8
   1c04c:	b.eq	1c008 <scols_init_debug@@SMARTCOLS_2.25+0x9160>  // b.none
   1c050:	mov	w0, #0xffffffff            	// #-1
   1c054:	tbnz	w20, #31, 1c008 <scols_init_debug@@SMARTCOLS_2.25+0x9160>
   1c058:	ldr	w8, [x21]
   1c05c:	cbnz	w8, 1c008 <scols_init_debug@@SMARTCOLS_2.25+0x9160>
   1c060:	cbz	w22, 1c070 <scols_init_debug@@SMARTCOLS_2.25+0x91c8>
   1c064:	bl	74e0 <__libc_current_sigrtmax@plt>
   1c068:	sub	w19, w0, w20
   1c06c:	b	1c078 <scols_init_debug@@SMARTCOLS_2.25+0x91d0>
   1c070:	bl	7910 <__libc_current_sigrtmin@plt>
   1c074:	add	w19, w0, w20
   1c078:	bl	7910 <__libc_current_sigrtmin@plt>
   1c07c:	cmp	w19, w0
   1c080:	b.lt	1c004 <scols_init_debug@@SMARTCOLS_2.25+0x915c>  // b.tstop
   1c084:	bl	74e0 <__libc_current_sigrtmax@plt>
   1c088:	cmp	w0, w19
   1c08c:	csinv	w0, w19, wzr, ge  // ge = tcont
   1c090:	b	1c008 <scols_init_debug@@SMARTCOLS_2.25+0x9160>
   1c094:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c098:	mov	x8, xzr
   1c09c:	add	x9, x9, #0xb30
   1c0a0:	add	x10, x9, x8
   1c0a4:	ldr	w10, [x10, #8]
   1c0a8:	cmp	w10, w0
   1c0ac:	b.eq	1c0c4 <scols_init_debug@@SMARTCOLS_2.25+0x921c>  // b.none
   1c0b0:	add	x8, x8, #0x10
   1c0b4:	cmp	x8, #0x220
   1c0b8:	b.ne	1c0a0 <scols_init_debug@@SMARTCOLS_2.25+0x91f8>  // b.any
   1c0bc:	mov	x0, xzr
   1c0c0:	ret
   1c0c4:	ldr	x0, [x9, x8]
   1c0c8:	ret
   1c0cc:	cmp	x0, #0x21
   1c0d0:	b.ls	1c0dc <scols_init_debug@@SMARTCOLS_2.25+0x9234>  // b.plast
   1c0d4:	mov	w0, #0xffffffff            	// #-1
   1c0d8:	ret
   1c0dc:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c0e0:	mov	x8, x0
   1c0e4:	add	x9, x9, #0xb30
   1c0e8:	cbz	x1, 1c0f8 <scols_init_debug@@SMARTCOLS_2.25+0x9250>
   1c0ec:	lsl	x10, x8, #4
   1c0f0:	ldr	x10, [x9, x10]
   1c0f4:	str	x10, [x1]
   1c0f8:	mov	w0, wzr
   1c0fc:	cbz	x2, 1c10c <scols_init_debug@@SMARTCOLS_2.25+0x9264>
   1c100:	add	x8, x9, x8, lsl #4
   1c104:	ldr	w8, [x8, #8]
   1c108:	str	w8, [x2]
   1c10c:	ret
   1c110:	stp	x29, x30, [sp, #-48]!
   1c114:	str	x21, [sp, #16]
   1c118:	adrp	x21, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c11c:	ldr	w0, [x21, #2060]
   1c120:	stp	x20, x19, [sp, #32]
   1c124:	mov	x29, sp
   1c128:	cmn	w0, #0x1
   1c12c:	b.ne	1c184 <scols_init_debug@@SMARTCOLS_2.25+0x92dc>  // b.any
   1c130:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c134:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1c138:	add	x0, x0, #0xcd3
   1c13c:	add	x1, x1, #0x131
   1c140:	bl	77f0 <fopen@plt>
   1c144:	cbz	x0, 1c17c <scols_init_debug@@SMARTCOLS_2.25+0x92d4>
   1c148:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1c14c:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c150:	add	x1, x1, #0x1bb
   1c154:	add	x2, x2, #0x80c
   1c158:	mov	x19, x0
   1c15c:	bl	78d0 <__isoc99_fscanf@plt>
   1c160:	mov	w20, w0
   1c164:	mov	x0, x19
   1c168:	bl	77a0 <fclose@plt>
   1c16c:	cmp	w20, #0x1
   1c170:	b.ne	1c17c <scols_init_debug@@SMARTCOLS_2.25+0x92d4>  // b.any
   1c174:	ldr	w0, [x21, #2060]
   1c178:	b	1c184 <scols_init_debug@@SMARTCOLS_2.25+0x92dc>
   1c17c:	mov	w0, #0x25                  	// #37
   1c180:	str	w0, [x21, #2060]
   1c184:	ldp	x20, x19, [sp, #32]
   1c188:	ldr	x21, [sp, #16]
   1c18c:	ldp	x29, x30, [sp], #48
   1c190:	ret
   1c194:	sub	sp, sp, #0x1c0
   1c198:	stp	x20, x19, [sp, #432]
   1c19c:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c1a0:	ldr	w0, [x19, #2064]
   1c1a4:	stp	x29, x30, [sp, #400]
   1c1a8:	add	x29, sp, #0x190
   1c1ac:	str	x28, [sp, #416]
   1c1b0:	cmn	w0, #0x1
   1c1b4:	str	xzr, [x29, #24]
   1c1b8:	str	wzr, [sp, #4]
   1c1bc:	b.ne	1c218 <scols_init_debug@@SMARTCOLS_2.25+0x9370>  // b.any
   1c1c0:	add	x0, sp, #0x8
   1c1c4:	add	x20, sp, #0x8
   1c1c8:	bl	8170 <uname@plt>
   1c1cc:	cbnz	w0, 1c1f8 <scols_init_debug@@SMARTCOLS_2.25+0x9350>
   1c1d0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c1d4:	add	x0, x20, #0x82
   1c1d8:	add	x1, x1, #0xcf1
   1c1dc:	add	x2, x29, #0x1c
   1c1e0:	add	x3, x29, #0x18
   1c1e4:	add	x4, sp, #0x4
   1c1e8:	bl	8000 <__isoc99_sscanf@plt>
   1c1ec:	sub	w8, w0, #0x1
   1c1f0:	cmp	w8, #0x2
   1c1f4:	b.ls	1c200 <scols_init_debug@@SMARTCOLS_2.25+0x9358>  // b.plast
   1c1f8:	mov	w0, wzr
   1c1fc:	b	1c214 <scols_init_debug@@SMARTCOLS_2.25+0x936c>
   1c200:	ldp	w8, w9, [x29, #24]
   1c204:	ldr	w10, [sp, #4]
   1c208:	lsl	w8, w8, #8
   1c20c:	add	w8, w8, w9, lsl #16
   1c210:	add	w0, w8, w10
   1c214:	str	w0, [x19, #2064]
   1c218:	ldp	x20, x19, [sp, #432]
   1c21c:	ldr	x28, [sp, #416]
   1c220:	ldp	x29, x30, [sp, #400]
   1c224:	add	sp, sp, #0x1c0
   1c228:	ret
   1c22c:	stp	x29, x30, [sp, #-48]!
   1c230:	stp	x22, x21, [sp, #16]
   1c234:	stp	x20, x19, [sp, #32]
   1c238:	mov	x29, sp
   1c23c:	cbz	x0, 1c2b8 <scols_init_debug@@SMARTCOLS_2.25+0x9410>
   1c240:	mov	x19, x0
   1c244:	ldr	w0, [x0, #136]
   1c248:	mov	x20, x1
   1c24c:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c250:	tbnz	w0, #31, 1c260 <scols_init_debug@@SMARTCOLS_2.25+0x93b8>
   1c254:	bl	7ae0 <close@plt>
   1c258:	ldrb	w8, [x22, #2904]
   1c25c:	tbnz	w8, #2, 1c338 <scols_init_debug@@SMARTCOLS_2.25+0x9490>
   1c260:	ldrb	w8, [x19, #156]
   1c264:	mov	w9, #0xfa                  	// #250
   1c268:	movi	d0, #0xffffffff
   1c26c:	add	x0, x19, #0xa8
   1c270:	and	w8, w8, w9
   1c274:	mov	w2, #0xe8                  	// #232
   1c278:	mov	w1, wzr
   1c27c:	str	xzr, [x19, #144]
   1c280:	strb	wzr, [x19]
   1c284:	str	d0, [x19, #136]
   1c288:	strb	w8, [x19, #156]
   1c28c:	bl	7960 <memset@plt>
   1c290:	cbz	x20, 1c318 <scols_init_debug@@SMARTCOLS_2.25+0x9470>
   1c294:	ldrb	w8, [x20]
   1c298:	cmp	w8, #0x2f
   1c29c:	b.ne	1c2c0 <scols_init_debug@@SMARTCOLS_2.25+0x9418>  // b.any
   1c2a0:	mov	w2, #0x7f                  	// #127
   1c2a4:	mov	x0, x19
   1c2a8:	mov	x1, x20
   1c2ac:	bl	8090 <strncpy@plt>
   1c2b0:	strb	wzr, [x19, #127]
   1c2b4:	b	1c310 <scols_init_debug@@SMARTCOLS_2.25+0x9468>
   1c2b8:	mov	w0, #0xffffffea            	// #-22
   1c2bc:	b	1c328 <scols_init_debug@@SMARTCOLS_2.25+0x9480>
   1c2c0:	ldrb	w8, [x19, #152]
   1c2c4:	tbnz	w8, #7, 1c2d4 <scols_init_debug@@SMARTCOLS_2.25+0x942c>
   1c2c8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c2cc:	add	x3, x3, #0xb78
   1c2d0:	b	1c2f8 <scols_init_debug@@SMARTCOLS_2.25+0x9450>
   1c2d4:	mov	x0, x20
   1c2d8:	bl	7440 <strlen@plt>
   1c2dc:	cmp	x0, #0x5
   1c2e0:	b.cs	1c2ec <scols_init_debug@@SMARTCOLS_2.25+0x9444>  // b.hs, b.nlast
   1c2e4:	mov	w0, #0xffffffff            	// #-1
   1c2e8:	b	1c328 <scols_init_debug@@SMARTCOLS_2.25+0x9480>
   1c2ec:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c2f0:	add	x20, x20, #0x4
   1c2f4:	add	x3, x3, #0xd30
   1c2f8:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c2fc:	add	x2, x2, #0xd3b
   1c300:	mov	w1, #0x80                  	// #128
   1c304:	mov	x0, x19
   1c308:	mov	x4, x20
   1c30c:	bl	7720 <snprintf@plt>
   1c310:	ldrb	w8, [x22, #2904]
   1c314:	tbnz	w8, #2, 1c380 <scols_init_debug@@SMARTCOLS_2.25+0x94d8>
   1c318:	ldr	x0, [x19, #160]
   1c31c:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   1c320:	mov	w0, wzr
   1c324:	str	xzr, [x19, #160]
   1c328:	ldp	x20, x19, [sp, #32]
   1c32c:	ldp	x22, x21, [sp, #16]
   1c330:	ldp	x29, x30, [sp], #48
   1c334:	ret
   1c338:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c33c:	ldr	x8, [x8, #4016]
   1c340:	ldr	x21, [x8]
   1c344:	bl	77c0 <getpid@plt>
   1c348:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c34c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c350:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c354:	mov	w2, w0
   1c358:	add	x1, x1, #0x84b
   1c35c:	add	x3, x3, #0xd10
   1c360:	add	x4, x4, #0xd18
   1c364:	mov	x0, x21
   1c368:	bl	8280 <fprintf@plt>
   1c36c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c370:	add	x1, x1, #0xd1c
   1c374:	mov	x0, x19
   1c378:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c37c:	b	1c260 <scols_init_debug@@SMARTCOLS_2.25+0x93b8>
   1c380:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c384:	ldr	x8, [x8, #4016]
   1c388:	ldr	x21, [x8]
   1c38c:	bl	77c0 <getpid@plt>
   1c390:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c394:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c398:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c39c:	mov	w2, w0
   1c3a0:	add	x1, x1, #0x84b
   1c3a4:	add	x3, x3, #0xd10
   1c3a8:	add	x4, x4, #0xd18
   1c3ac:	mov	x0, x21
   1c3b0:	bl	8280 <fprintf@plt>
   1c3b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c3b8:	add	x1, x1, #0xd40
   1c3bc:	mov	x0, x19
   1c3c0:	mov	x2, x20
   1c3c4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c3c8:	b	1c318 <scols_init_debug@@SMARTCOLS_2.25+0x9470>
   1c3cc:	sub	sp, sp, #0x120
   1c3d0:	stp	x29, x30, [sp, #240]
   1c3d4:	add	x29, sp, #0xf0
   1c3d8:	str	x28, [sp, #256]
   1c3dc:	stp	x20, x19, [sp, #272]
   1c3e0:	stp	x2, x3, [x29, #-112]
   1c3e4:	stp	x4, x5, [x29, #-96]
   1c3e8:	stp	x6, x7, [x29, #-80]
   1c3ec:	stp	q1, q2, [sp, #16]
   1c3f0:	stp	q3, q4, [sp, #48]
   1c3f4:	str	q0, [sp]
   1c3f8:	stp	q5, q6, [sp, #80]
   1c3fc:	str	q7, [sp, #112]
   1c400:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c404:	ldr	x20, [x20, #4016]
   1c408:	mov	x19, x1
   1c40c:	cbz	x0, 1c434 <scols_init_debug@@SMARTCOLS_2.25+0x958c>
   1c410:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c414:	ldrb	w9, [x9, #2907]
   1c418:	tbnz	w9, #0, 1c434 <scols_init_debug@@SMARTCOLS_2.25+0x958c>
   1c41c:	mov	x8, x0
   1c420:	ldr	x0, [x20]
   1c424:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c428:	add	x1, x1, #0x870
   1c42c:	mov	x2, x8
   1c430:	bl	8280 <fprintf@plt>
   1c434:	mov	x8, #0xffffffffffffffd0    	// #-48
   1c438:	mov	x10, sp
   1c43c:	sub	x11, x29, #0x70
   1c440:	movk	x8, #0xff80, lsl #32
   1c444:	add	x9, x29, #0x30
   1c448:	add	x10, x10, #0x80
   1c44c:	add	x11, x11, #0x30
   1c450:	stp	x10, x8, [x29, #-16]
   1c454:	stp	x9, x11, [x29, #-32]
   1c458:	ldp	q0, q1, [x29, #-32]
   1c45c:	ldr	x0, [x20]
   1c460:	sub	x2, x29, #0x40
   1c464:	mov	x1, x19
   1c468:	stp	q0, q1, [x29, #-64]
   1c46c:	bl	8120 <vfprintf@plt>
   1c470:	ldr	x1, [x20]
   1c474:	mov	w0, #0xa                   	// #10
   1c478:	bl	7670 <fputc@plt>
   1c47c:	ldp	x20, x19, [sp, #272]
   1c480:	ldr	x28, [sp, #256]
   1c484:	ldp	x29, x30, [sp, #240]
   1c488:	add	sp, sp, #0x120
   1c48c:	ret
   1c490:	cbz	x0, 1c4a0 <scols_init_debug@@SMARTCOLS_2.25+0x95f8>
   1c494:	ldrb	w8, [x0]
   1c498:	cmp	w8, #0x0
   1c49c:	cset	w0, ne  // ne = any
   1c4a0:	ret
   1c4a4:	stp	x29, x30, [sp, #-64]!
   1c4a8:	str	x28, [sp, #16]
   1c4ac:	stp	x22, x21, [sp, #32]
   1c4b0:	stp	x20, x19, [sp, #48]
   1c4b4:	mov	x29, sp
   1c4b8:	sub	sp, sp, #0x250
   1c4bc:	mov	w20, w1
   1c4c0:	mov	x19, x0
   1c4c4:	add	x0, sp, #0x148
   1c4c8:	mov	w2, #0x88                  	// #136
   1c4cc:	mov	w1, wzr
   1c4d0:	bl	7960 <memset@plt>
   1c4d4:	add	x0, sp, #0xc
   1c4d8:	mov	w2, #0x13c                 	// #316
   1c4dc:	mov	w1, wzr
   1c4e0:	bl	7960 <memset@plt>
   1c4e4:	cbz	x19, 1c53c <scols_init_debug@@SMARTCOLS_2.25+0x9694>
   1c4e8:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c4ec:	ldr	w8, [x22, #2904]
   1c4f0:	cbnz	w8, 1c588 <scols_init_debug@@SMARTCOLS_2.25+0x96e0>
   1c4f4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1c4f8:	add	x0, x0, #0x322
   1c4fc:	bl	8180 <getenv@plt>
   1c500:	cbz	x0, 1c544 <scols_init_debug@@SMARTCOLS_2.25+0x969c>
   1c504:	sub	x1, x29, #0x80
   1c508:	mov	w2, wzr
   1c50c:	bl	7430 <strtoul@plt>
   1c510:	ldur	x8, [x29, #-128]
   1c514:	mov	x21, x0
   1c518:	cbz	x8, 1c530 <scols_init_debug@@SMARTCOLS_2.25+0x9688>
   1c51c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1c520:	add	x1, x1, #0xc48
   1c524:	mov	x0, x8
   1c528:	bl	7c30 <strcmp@plt>
   1c52c:	cbz	w0, 1c54c <scols_init_debug@@SMARTCOLS_2.25+0x96a4>
   1c530:	str	w21, [x22, #2904]
   1c534:	cbnz	w21, 1c554 <scols_init_debug@@SMARTCOLS_2.25+0x96ac>
   1c538:	b	1c57c <scols_init_debug@@SMARTCOLS_2.25+0x96d4>
   1c53c:	mov	w0, #0xffffffea            	// #-22
   1c540:	b	1c668 <scols_init_debug@@SMARTCOLS_2.25+0x97c0>
   1c544:	str	wzr, [x22, #2904]
   1c548:	b	1c57c <scols_init_debug@@SMARTCOLS_2.25+0x96d4>
   1c54c:	mov	w8, #0xffff                	// #65535
   1c550:	str	w8, [x22, #2904]
   1c554:	bl	7620 <getuid@plt>
   1c558:	mov	w21, w0
   1c55c:	bl	7580 <geteuid@plt>
   1c560:	cmp	w21, w0
   1c564:	b.ne	1c6c8 <scols_init_debug@@SMARTCOLS_2.25+0x9820>  // b.any
   1c568:	bl	7cf0 <getgid@plt>
   1c56c:	mov	w21, w0
   1c570:	bl	7540 <getegid@plt>
   1c574:	cmp	w21, w0
   1c578:	b.ne	1c6c8 <scols_init_debug@@SMARTCOLS_2.25+0x9820>  // b.any
   1c57c:	ldr	w8, [x22, #2904]
   1c580:	orr	w8, w8, #0x2
   1c584:	str	w8, [x22, #2904]
   1c588:	tbnz	w8, #2, 1c680 <scols_init_debug@@SMARTCOLS_2.25+0x97d8>
   1c58c:	add	x1, sp, #0x148
   1c590:	mov	w2, #0x88                  	// #136
   1c594:	mov	x0, x19
   1c598:	bl	7380 <memcpy@plt>
   1c59c:	mov	w8, #0xffffffff            	// #-1
   1c5a0:	add	x0, x19, #0x8c
   1c5a4:	add	x1, sp, #0xc
   1c5a8:	mov	w2, #0x13c                 	// #316
   1c5ac:	str	w8, [x19, #136]
   1c5b0:	bl	7380 <memcpy@plt>
   1c5b4:	mov	x0, x19
   1c5b8:	mov	x1, xzr
   1c5bc:	str	w20, [x19, #152]
   1c5c0:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1c5c4:	cbnz	w0, 1c668 <scols_init_debug@@SMARTCOLS_2.25+0x97c0>
   1c5c8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1c5cc:	add	x0, x0, #0x339
   1c5d0:	sub	x1, x29, #0x80
   1c5d4:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   1c5d8:	cbnz	w0, 1c5ec <scols_init_debug@@SMARTCOLS_2.25+0x9744>
   1c5dc:	ldur	w8, [x29, #-112]
   1c5e0:	and	w8, w8, #0xf000
   1c5e4:	cmp	w8, #0x4, lsl #12
   1c5e8:	b.eq	1c604 <scols_init_debug@@SMARTCOLS_2.25+0x975c>  // b.none
   1c5ec:	ldr	w8, [x19, #152]
   1c5f0:	and	w8, w8, #0xffffff9f
   1c5f4:	orr	w8, w8, #0x20
   1c5f8:	str	w8, [x19, #152]
   1c5fc:	ldrb	w8, [x22, #2904]
   1c600:	tbnz	w8, #2, 1c704 <scols_init_debug@@SMARTCOLS_2.25+0x985c>
   1c604:	ldrb	w8, [x19, #152]
   1c608:	tbnz	w8, #5, 1c634 <scols_init_debug@@SMARTCOLS_2.25+0x978c>
   1c60c:	bl	1c194 <scols_init_debug@@SMARTCOLS_2.25+0x92ec>
   1c610:	mov	w8, #0x625                 	// #1573
   1c614:	movk	w8, #0x2, lsl #16
   1c618:	cmp	w0, w8
   1c61c:	b.lt	1c634 <scols_init_debug@@SMARTCOLS_2.25+0x978c>  // b.tstop
   1c620:	ldr	w8, [x19, #152]
   1c624:	orr	w8, w8, #0x40
   1c628:	str	w8, [x19, #152]
   1c62c:	ldrb	w8, [x22, #2904]
   1c630:	tbnz	w8, #2, 1c74c <scols_init_debug@@SMARTCOLS_2.25+0x98a4>
   1c634:	ldrb	w8, [x19, #153]
   1c638:	tbnz	w8, #0, 1c664 <scols_init_debug@@SMARTCOLS_2.25+0x97bc>
   1c63c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c640:	add	x0, x0, #0xd91
   1c644:	sub	x1, x29, #0x80
   1c648:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   1c64c:	cbnz	w0, 1c664 <scols_init_debug@@SMARTCOLS_2.25+0x97bc>
   1c650:	ldr	w8, [x19, #152]
   1c654:	orr	w8, w8, #0x100
   1c658:	str	w8, [x19, #152]
   1c65c:	ldrb	w8, [x22, #2904]
   1c660:	tbnz	w8, #2, 1c794 <scols_init_debug@@SMARTCOLS_2.25+0x98ec>
   1c664:	mov	w0, wzr
   1c668:	add	sp, sp, #0x250
   1c66c:	ldp	x20, x19, [sp, #48]
   1c670:	ldp	x22, x21, [sp, #32]
   1c674:	ldr	x28, [sp, #16]
   1c678:	ldp	x29, x30, [sp], #64
   1c67c:	ret
   1c680:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c684:	ldr	x8, [x8, #4016]
   1c688:	ldr	x21, [x8]
   1c68c:	bl	77c0 <getpid@plt>
   1c690:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c694:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c698:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c69c:	mov	w2, w0
   1c6a0:	add	x1, x1, #0x84b
   1c6a4:	add	x3, x3, #0xd10
   1c6a8:	add	x4, x4, #0xd18
   1c6ac:	mov	x0, x21
   1c6b0:	bl	8280 <fprintf@plt>
   1c6b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c6b8:	add	x1, x1, #0xd51
   1c6bc:	mov	x0, x19
   1c6c0:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c6c4:	b	1c58c <scols_init_debug@@SMARTCOLS_2.25+0x96e4>
   1c6c8:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c6cc:	ldr	w8, [x22, #2904]
   1c6d0:	ldr	x9, [x9, #4016]
   1c6d4:	orr	w8, w8, #0x1000000
   1c6d8:	ldr	x21, [x9]
   1c6dc:	str	w8, [x22, #2904]
   1c6e0:	bl	77c0 <getpid@plt>
   1c6e4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1c6e8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c6ec:	mov	w2, w0
   1c6f0:	add	x1, x1, #0xbe0
   1c6f4:	add	x3, x3, #0xd10
   1c6f8:	mov	x0, x21
   1c6fc:	bl	8280 <fprintf@plt>
   1c700:	b	1c57c <scols_init_debug@@SMARTCOLS_2.25+0x96d4>
   1c704:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c708:	ldr	x8, [x8, #4016]
   1c70c:	ldr	x20, [x8]
   1c710:	bl	77c0 <getpid@plt>
   1c714:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c718:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c71c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c720:	mov	w2, w0
   1c724:	add	x1, x1, #0x84b
   1c728:	add	x3, x3, #0xd10
   1c72c:	add	x4, x4, #0xd18
   1c730:	mov	x0, x20
   1c734:	bl	8280 <fprintf@plt>
   1c738:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c73c:	add	x1, x1, #0xd64
   1c740:	mov	x0, x19
   1c744:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c748:	b	1c604 <scols_init_debug@@SMARTCOLS_2.25+0x975c>
   1c74c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c750:	ldr	x8, [x8, #4016]
   1c754:	ldr	x20, [x8]
   1c758:	bl	77c0 <getpid@plt>
   1c75c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c760:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c764:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c768:	mov	w2, w0
   1c76c:	add	x1, x1, #0x84b
   1c770:	add	x3, x3, #0xd10
   1c774:	add	x4, x4, #0xd18
   1c778:	mov	x0, x20
   1c77c:	bl	8280 <fprintf@plt>
   1c780:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c784:	add	x1, x1, #0xd7d
   1c788:	mov	x0, x19
   1c78c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c790:	b	1c634 <scols_init_debug@@SMARTCOLS_2.25+0x978c>
   1c794:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c798:	ldr	x8, [x8, #4016]
   1c79c:	ldr	x20, [x8]
   1c7a0:	bl	77c0 <getpid@plt>
   1c7a4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c7a8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c7ac:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c7b0:	mov	w2, w0
   1c7b4:	add	x1, x1, #0x84b
   1c7b8:	add	x3, x3, #0xd10
   1c7bc:	add	x4, x4, #0xd18
   1c7c0:	mov	x0, x20
   1c7c4:	bl	8280 <fprintf@plt>
   1c7c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c7cc:	add	x1, x1, #0xda3
   1c7d0:	mov	x0, x19
   1c7d4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c7d8:	b	1c664 <scols_init_debug@@SMARTCOLS_2.25+0x97bc>
   1c7dc:	stp	x29, x30, [sp, #-48]!
   1c7e0:	stp	x22, x21, [sp, #16]
   1c7e4:	stp	x20, x19, [sp, #32]
   1c7e8:	mov	x29, sp
   1c7ec:	mov	x19, x0
   1c7f0:	bl	8150 <__errno_location@plt>
   1c7f4:	cbz	x19, 1c830 <scols_init_debug@@SMARTCOLS_2.25+0x9988>
   1c7f8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c7fc:	ldrb	w8, [x8, #2904]
   1c800:	ldr	w22, [x0]
   1c804:	mov	x20, x0
   1c808:	tbnz	w8, #2, 1c840 <scols_init_debug@@SMARTCOLS_2.25+0x9998>
   1c80c:	ldr	x0, [x19, #128]
   1c810:	bl	7cc0 <free@plt>
   1c814:	mov	x0, x19
   1c818:	mov	x1, xzr
   1c81c:	str	xzr, [x19, #128]
   1c820:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1c824:	mov	x0, x19
   1c828:	bl	1c888 <scols_init_debug@@SMARTCOLS_2.25+0x99e0>
   1c82c:	str	w22, [x20]
   1c830:	ldp	x20, x19, [sp, #32]
   1c834:	ldp	x22, x21, [sp, #16]
   1c838:	ldp	x29, x30, [sp], #48
   1c83c:	ret
   1c840:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c844:	ldr	x8, [x8, #4016]
   1c848:	ldr	x21, [x8]
   1c84c:	bl	77c0 <getpid@plt>
   1c850:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c854:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c858:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c85c:	mov	w2, w0
   1c860:	add	x1, x1, #0x84b
   1c864:	add	x3, x3, #0xd10
   1c868:	add	x4, x4, #0xd18
   1c86c:	mov	x0, x21
   1c870:	bl	8280 <fprintf@plt>
   1c874:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c878:	add	x1, x1, #0xdc0
   1c87c:	mov	x0, x19
   1c880:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c884:	b	1c80c <scols_init_debug@@SMARTCOLS_2.25+0x9964>
   1c888:	cbz	x0, 1c8f4 <scols_init_debug@@SMARTCOLS_2.25+0x9a4c>
   1c88c:	stp	x29, x30, [sp, #-48]!
   1c890:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c894:	ldrb	w8, [x8, #2904]
   1c898:	stp	x20, x19, [sp, #32]
   1c89c:	mov	x20, x0
   1c8a0:	add	x19, x0, #0x190
   1c8a4:	str	x21, [sp, #16]
   1c8a8:	mov	x29, sp
   1c8ac:	tbnz	w8, #3, 1c8fc <scols_init_debug@@SMARTCOLS_2.25+0x9a54>
   1c8b0:	ldr	x0, [x20, #424]
   1c8b4:	bl	7cc0 <free@plt>
   1c8b8:	ldr	x0, [x20, #400]
   1c8bc:	cbz	x0, 1c8c4 <scols_init_debug@@SMARTCOLS_2.25+0x9a1c>
   1c8c0:	bl	77a0 <fclose@plt>
   1c8c4:	ldr	x0, [x20, #408]
   1c8c8:	cbz	x0, 1c8d0 <scols_init_debug@@SMARTCOLS_2.25+0x9a28>
   1c8cc:	bl	7ab0 <closedir@plt>
   1c8d0:	movi	v0.2d, #0x0
   1c8d4:	str	xzr, [x19, #48]
   1c8d8:	stp	q0, q0, [x19, #16]
   1c8dc:	str	q0, [x19]
   1c8e0:	ldp	x20, x19, [sp, #32]
   1c8e4:	ldr	x21, [sp, #16]
   1c8e8:	mov	w0, wzr
   1c8ec:	ldp	x29, x30, [sp], #48
   1c8f0:	ret
   1c8f4:	mov	w0, #0xffffffea            	// #-22
   1c8f8:	ret
   1c8fc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c900:	ldr	x8, [x8, #4016]
   1c904:	ldr	x21, [x8]
   1c908:	bl	77c0 <getpid@plt>
   1c90c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c910:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c914:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c918:	mov	w2, w0
   1c91c:	add	x1, x1, #0x84b
   1c920:	add	x3, x3, #0xd10
   1c924:	add	x4, x4, #0xde2
   1c928:	mov	x0, x21
   1c92c:	bl	8280 <fprintf@plt>
   1c930:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c934:	add	x1, x1, #0xdc0
   1c938:	mov	x0, x19
   1c93c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1c940:	b	1c8b0 <scols_init_debug@@SMARTCOLS_2.25+0x9a08>
   1c944:	cbz	x0, 1c954 <scols_init_debug@@SMARTCOLS_2.25+0x9aac>
   1c948:	ldrb	w8, [x0]
   1c94c:	cbz	w8, 1c954 <scols_init_debug@@SMARTCOLS_2.25+0x9aac>
   1c950:	b	7aa0 <strdup@plt>
   1c954:	mov	x0, xzr
   1c958:	ret
   1c95c:	cbz	x0, 1c96c <scols_init_debug@@SMARTCOLS_2.25+0x9ac4>
   1c960:	ldrb	w8, [x0]
   1c964:	cmp	w8, #0x0
   1c968:	csel	x0, xzr, x0, eq  // eq = none
   1c96c:	ret
   1c970:	stp	x29, x30, [sp, #-32]!
   1c974:	stp	x20, x19, [sp, #16]
   1c978:	mov	x29, sp
   1c97c:	cbz	x0, 1ca28 <scols_init_debug@@SMARTCOLS_2.25+0x9b80>
   1c980:	ldrb	w8, [x0]
   1c984:	mov	x19, x0
   1c988:	cbz	w8, 1ca28 <scols_init_debug@@SMARTCOLS_2.25+0x9b80>
   1c98c:	ldr	w0, [x19, #136]
   1c990:	tbz	w0, #31, 1ca2c <scols_init_debug@@SMARTCOLS_2.25+0x9b84>
   1c994:	ldr	w8, [x19, #152]
   1c998:	mov	x0, x19
   1c99c:	and	w8, w8, #0x2
   1c9a0:	orr	w1, w8, #0x80000
   1c9a4:	str	w8, [x19, #140]
   1c9a8:	bl	7890 <open@plt>
   1c9ac:	str	w0, [x19, #136]
   1c9b0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1c9b4:	ldrb	w8, [x8, #2904]
   1c9b8:	tbz	w8, #2, 1ca2c <scols_init_debug@@SMARTCOLS_2.25+0x9b84>
   1c9bc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1c9c0:	ldr	x8, [x8, #4016]
   1c9c4:	ldr	x20, [x8]
   1c9c8:	bl	77c0 <getpid@plt>
   1c9cc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1c9d0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c9d4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c9d8:	mov	w2, w0
   1c9dc:	add	x1, x1, #0x84b
   1c9e0:	add	x3, x3, #0xd10
   1c9e4:	add	x4, x4, #0xd18
   1c9e8:	mov	x0, x20
   1c9ec:	bl	8280 <fprintf@plt>
   1c9f0:	ldr	w8, [x19, #152]
   1c9f4:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c9f8:	adrp	x10, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1c9fc:	add	x9, x9, #0xddf
   1ca00:	add	x10, x10, #0x6b5
   1ca04:	tst	w8, #0x2
   1ca08:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ca0c:	csel	x3, x10, x9, eq  // eq = none
   1ca10:	add	x1, x1, #0xdce
   1ca14:	mov	x0, x19
   1ca18:	mov	x2, x19
   1ca1c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ca20:	ldr	w0, [x19, #136]
   1ca24:	b	1ca2c <scols_init_debug@@SMARTCOLS_2.25+0x9b84>
   1ca28:	mov	w0, #0xffffffea            	// #-22
   1ca2c:	ldp	x20, x19, [sp, #16]
   1ca30:	ldp	x29, x30, [sp], #32
   1ca34:	ret
   1ca38:	cbz	x0, 1ca4c <scols_init_debug@@SMARTCOLS_2.25+0x9ba4>
   1ca3c:	mov	x8, x0
   1ca40:	mov	w0, wzr
   1ca44:	stp	w1, w2, [x8, #136]
   1ca48:	ret
   1ca4c:	mov	w0, #0xffffffea            	// #-22
   1ca50:	ret
   1ca54:	sub	sp, sp, #0xb0
   1ca58:	stp	x29, x30, [sp, #128]
   1ca5c:	stp	x22, x21, [sp, #144]
   1ca60:	stp	x20, x19, [sp, #160]
   1ca64:	add	x29, sp, #0x80
   1ca68:	cbz	x0, 1cafc <scols_init_debug@@SMARTCOLS_2.25+0x9c54>
   1ca6c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1ca70:	ldrb	w8, [x8, #2904]
   1ca74:	mov	w20, w1
   1ca78:	mov	x19, x0
   1ca7c:	add	x21, x0, #0x190
   1ca80:	tbnz	w8, #3, 1cb1c <scols_init_debug@@SMARTCOLS_2.25+0x9c74>
   1ca84:	movi	v0.2d, #0x0
   1ca88:	str	xzr, [x21, #48]
   1ca8c:	stp	q0, q0, [x21, #16]
   1ca90:	str	q0, [x21]
   1ca94:	ldrb	w9, [x19, #156]
   1ca98:	mov	w8, #0xffffffff            	// #-1
   1ca9c:	str	w8, [x19, #416]
   1caa0:	mov	w8, #0x2                   	// #2
   1caa4:	str	w20, [x19, #448]
   1caa8:	strb	w8, [x19, #444]
   1caac:	tbnz	w9, #1, 1cb04 <scols_init_debug@@SMARTCOLS_2.25+0x9c5c>
   1cab0:	ldrb	w8, [x19, #152]
   1cab4:	tbnz	w8, #7, 1cae8 <scols_init_debug@@SMARTCOLS_2.25+0x9c40>
   1cab8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cabc:	add	x0, x0, #0xde7
   1cac0:	mov	x1, sp
   1cac4:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   1cac8:	cbnz	w0, 1cae8 <scols_init_debug@@SMARTCOLS_2.25+0x9c40>
   1cacc:	ldr	w8, [sp, #16]
   1cad0:	and	w8, w8, #0xf000
   1cad4:	cmp	w8, #0x4, lsl #12
   1cad8:	b.ne	1cae8 <scols_init_debug@@SMARTCOLS_2.25+0x9c40>  // b.any
   1cadc:	ldr	w8, [x19, #152]
   1cae0:	orr	w8, w8, #0x80
   1cae4:	str	w8, [x19, #152]
   1cae8:	ldrb	w8, [x19, #156]
   1caec:	mov	w0, wzr
   1caf0:	orr	w8, w8, #0x2
   1caf4:	strb	w8, [x19, #156]
   1caf8:	b	1cb08 <scols_init_debug@@SMARTCOLS_2.25+0x9c60>
   1cafc:	mov	w0, #0xffffffea            	// #-22
   1cb00:	b	1cb08 <scols_init_debug@@SMARTCOLS_2.25+0x9c60>
   1cb04:	mov	w0, wzr
   1cb08:	ldp	x20, x19, [sp, #160]
   1cb0c:	ldp	x22, x21, [sp, #144]
   1cb10:	ldp	x29, x30, [sp, #128]
   1cb14:	add	sp, sp, #0xb0
   1cb18:	ret
   1cb1c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1cb20:	ldr	x8, [x8, #4016]
   1cb24:	ldr	x22, [x8]
   1cb28:	bl	77c0 <getpid@plt>
   1cb2c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1cb30:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cb34:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cb38:	mov	w2, w0
   1cb3c:	add	x1, x1, #0x84b
   1cb40:	add	x3, x3, #0xd10
   1cb44:	add	x4, x4, #0xde2
   1cb48:	mov	x0, x22
   1cb4c:	bl	8280 <fprintf@plt>
   1cb50:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cb54:	add	x1, x1, #0xdc3
   1cb58:	mov	x0, x21
   1cb5c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1cb60:	b	1ca84 <scols_init_debug@@SMARTCOLS_2.25+0x9bdc>
   1cb64:	stp	x29, x30, [sp, #-96]!
   1cb68:	stp	x28, x27, [sp, #16]
   1cb6c:	stp	x26, x25, [sp, #32]
   1cb70:	stp	x24, x23, [sp, #48]
   1cb74:	stp	x22, x21, [sp, #64]
   1cb78:	stp	x20, x19, [sp, #80]
   1cb7c:	mov	x29, sp
   1cb80:	sub	sp, sp, #0x2, lsl #12
   1cb84:	sub	sp, sp, #0x90
   1cb88:	cbz	x0, 1cc00 <scols_init_debug@@SMARTCOLS_2.25+0x9d58>
   1cb8c:	ldrb	w8, [x0, #444]
   1cb90:	mov	x19, x0
   1cb94:	tbnz	w8, #0, 1cf00 <scols_init_debug@@SMARTCOLS_2.25+0xa058>
   1cb98:	adrp	x25, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1cb9c:	ldrb	w8, [x25, #2904]
   1cba0:	add	x20, x19, #0x190
   1cba4:	tbnz	w8, #3, 1cf28 <scols_init_debug@@SMARTCOLS_2.25+0xa080>
   1cba8:	ldrb	w8, [x19, #448]
   1cbac:	tbnz	w8, #1, 1cc08 <scols_init_debug@@SMARTCOLS_2.25+0x9d60>
   1cbb0:	ldrb	w8, [x19, #444]
   1cbb4:	tbz	w8, #1, 1ce5c <scols_init_debug@@SMARTCOLS_2.25+0x9fb4>
   1cbb8:	ldrb	w8, [x25, #2904]
   1cbbc:	tbnz	w8, #3, 1cf70 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1cbc0:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cbc4:	add	x21, x21, #0x1a5
   1cbc8:	ldr	w8, [x19, #416]
   1cbcc:	add	w3, w8, #0x1
   1cbd0:	cmp	w8, #0x6
   1cbd4:	str	w3, [x19, #416]
   1cbd8:	b.gt	1ce50 <scols_init_debug@@SMARTCOLS_2.25+0x9fa8>
   1cbdc:	add	x0, sp, #0x88
   1cbe0:	mov	w1, #0x10                  	// #16
   1cbe4:	mov	x2, x21
   1cbe8:	bl	7720 <snprintf@plt>
   1cbec:	add	x1, sp, #0x88
   1cbf0:	mov	x0, x19
   1cbf4:	bl	1d090 <scols_init_debug@@SMARTCOLS_2.25+0xa1e8>
   1cbf8:	cbnz	w0, 1cbc8 <scols_init_debug@@SMARTCOLS_2.25+0x9d20>
   1cbfc:	b	1cf04 <scols_init_debug@@SMARTCOLS_2.25+0xa05c>
   1cc00:	mov	w0, #0xffffffea            	// #-22
   1cc04:	b	1cf04 <scols_init_debug@@SMARTCOLS_2.25+0xa05c>
   1cc08:	ldr	w8, [x19, #152]
   1cc0c:	and	w8, w8, #0x60
   1cc10:	cmp	w8, #0x40
   1cc14:	b.ne	1cd54 <scols_init_debug@@SMARTCOLS_2.25+0x9eac>  // b.any
   1cc18:	ldrb	w8, [x25, #2904]
   1cc1c:	tbnz	w8, #3, 1cfb8 <scols_init_debug@@SMARTCOLS_2.25+0xa110>
   1cc20:	ldr	x0, [x19, #408]
   1cc24:	cbnz	x0, 1cc3c <scols_init_debug@@SMARTCOLS_2.25+0x9d94>
   1cc28:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cc2c:	add	x0, x0, #0x339
   1cc30:	bl	7640 <opendir@plt>
   1cc34:	str	x0, [x19, #408]
   1cc38:	cbz	x0, 1cef8 <scols_init_debug@@SMARTCOLS_2.25+0xa050>
   1cc3c:	bl	7e70 <dirfd@plt>
   1cc40:	ldr	x8, [x19, #408]
   1cc44:	mov	w21, w0
   1cc48:	mov	x0, x8
   1cc4c:	bl	7a60 <readdir@plt>
   1cc50:	cbz	x0, 1cef8 <scols_init_debug@@SMARTCOLS_2.25+0xa050>
   1cc54:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cc58:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cc5c:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cc60:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cc64:	mov	x27, x0
   1cc68:	add	x22, x22, #0x67f
   1cc6c:	add	x23, x23, #0x67e
   1cc70:	add	x24, x24, #0xdec
   1cc74:	add	x26, x26, #0x34d
   1cc78:	ldrb	w8, [x25, #2904]
   1cc7c:	tbnz	w8, #3, 1cd08 <scols_init_debug@@SMARTCOLS_2.25+0x9e60>
   1cc80:	add	x27, x27, #0x13
   1cc84:	mov	x0, x27
   1cc88:	mov	x1, x22
   1cc8c:	bl	7c30 <strcmp@plt>
   1cc90:	cbz	w0, 1ccf4 <scols_init_debug@@SMARTCOLS_2.25+0x9e4c>
   1cc94:	mov	x0, x27
   1cc98:	mov	x1, x23
   1cc9c:	bl	7c30 <strcmp@plt>
   1cca0:	cbz	w0, 1ccf4 <scols_init_debug@@SMARTCOLS_2.25+0x9e4c>
   1cca4:	mov	w2, #0x4                   	// #4
   1cca8:	mov	x0, x27
   1ccac:	mov	x1, x24
   1ccb0:	bl	7900 <strncmp@plt>
   1ccb4:	cbnz	w0, 1ccf4 <scols_init_debug@@SMARTCOLS_2.25+0x9e4c>
   1ccb8:	add	x0, sp, #0x88
   1ccbc:	mov	w1, #0x112                 	// #274
   1ccc0:	mov	x2, x26
   1ccc4:	mov	x3, x27
   1ccc8:	bl	7720 <snprintf@plt>
   1cccc:	add	x1, sp, #0x88
   1ccd0:	mov	x2, sp
   1ccd4:	mov	w0, w21
   1ccd8:	mov	w3, wzr
   1ccdc:	bl	257a8 <scols_init_debug@@SMARTCOLS_2.25+0x12900>
   1cce0:	cbnz	w0, 1ccf4 <scols_init_debug@@SMARTCOLS_2.25+0x9e4c>
   1cce4:	mov	x0, x19
   1cce8:	mov	x1, x27
   1ccec:	bl	1d090 <scols_init_debug@@SMARTCOLS_2.25+0xa1e8>
   1ccf0:	cbz	w0, 1cf04 <scols_init_debug@@SMARTCOLS_2.25+0xa05c>
   1ccf4:	ldr	x0, [x19, #408]
   1ccf8:	bl	7a60 <readdir@plt>
   1ccfc:	mov	x27, x0
   1cd00:	cbnz	x0, 1cc78 <scols_init_debug@@SMARTCOLS_2.25+0x9dd0>
   1cd04:	b	1cef8 <scols_init_debug@@SMARTCOLS_2.25+0xa050>
   1cd08:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1cd0c:	ldr	x8, [x8, #4016]
   1cd10:	ldr	x28, [x8]
   1cd14:	bl	77c0 <getpid@plt>
   1cd18:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1cd1c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cd20:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cd24:	mov	w2, w0
   1cd28:	mov	x0, x28
   1cd2c:	add	x1, x1, #0x84b
   1cd30:	add	x3, x3, #0xd10
   1cd34:	add	x4, x4, #0xde2
   1cd38:	bl	8280 <fprintf@plt>
   1cd3c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cd40:	add	x2, x27, #0x13
   1cd44:	mov	x0, x20
   1cd48:	add	x1, x1, #0x344
   1cd4c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1cd50:	b	1cc80 <scols_init_debug@@SMARTCOLS_2.25+0x9dd8>
   1cd54:	ldrb	w8, [x25, #2904]
   1cd58:	tbnz	w8, #3, 1d000 <scols_init_debug@@SMARTCOLS_2.25+0xa158>
   1cd5c:	ldr	x2, [x20]
   1cd60:	cbnz	x2, 1cd84 <scols_init_debug@@SMARTCOLS_2.25+0x9edc>
   1cd64:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cd68:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1cd6c:	add	x0, x0, #0x367
   1cd70:	add	x1, x1, #0xe2c
   1cd74:	bl	77f0 <fopen@plt>
   1cd78:	mov	x2, x0
   1cd7c:	str	x0, [x20]
   1cd80:	cbz	x0, 1cef8 <scols_init_debug@@SMARTCOLS_2.25+0xa050>
   1cd84:	add	x0, sp, #0x88
   1cd88:	mov	w1, #0x2000                	// #8192
   1cd8c:	bl	8290 <fgets@plt>
   1cd90:	cbz	x0, 1cef8 <scols_init_debug@@SMARTCOLS_2.25+0xa050>
   1cd94:	adrp	x28, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1cd98:	ldr	x28, [x28, #4016]
   1cd9c:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cda0:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1cda4:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cda8:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cdac:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cdb0:	add	x21, x21, #0x378
   1cdb4:	add	x22, x22, #0x84b
   1cdb8:	add	x23, x23, #0xd10
   1cdbc:	add	x24, x24, #0xde2
   1cdc0:	add	x27, x27, #0x38e
   1cdc4:	add	x0, sp, #0x88
   1cdc8:	add	x2, sp, #0x84
   1cdcc:	mov	x3, sp
   1cdd0:	mov	x1, x21
   1cdd4:	bl	8000 <__isoc99_sscanf@plt>
   1cdd8:	cmp	w0, #0x2
   1cddc:	b.ne	1ce04 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>  // b.any
   1cde0:	ldr	w8, [sp, #132]
   1cde4:	cmp	w8, #0x7
   1cde8:	b.ne	1ce04 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>  // b.any
   1cdec:	ldrb	w8, [x25, #2904]
   1cdf0:	tbnz	w8, #3, 1ce1c <scols_init_debug@@SMARTCOLS_2.25+0x9f74>
   1cdf4:	mov	x1, sp
   1cdf8:	mov	x0, x19
   1cdfc:	bl	1d090 <scols_init_debug@@SMARTCOLS_2.25+0xa1e8>
   1ce00:	cbz	w0, 1cf04 <scols_init_debug@@SMARTCOLS_2.25+0xa05c>
   1ce04:	ldr	x2, [x20]
   1ce08:	add	x0, sp, #0x88
   1ce0c:	mov	w1, #0x2000                	// #8192
   1ce10:	bl	8290 <fgets@plt>
   1ce14:	cbnz	x0, 1cdc4 <scols_init_debug@@SMARTCOLS_2.25+0x9f1c>
   1ce18:	b	1cef8 <scols_init_debug@@SMARTCOLS_2.25+0xa050>
   1ce1c:	ldr	x26, [x28]
   1ce20:	bl	77c0 <getpid@plt>
   1ce24:	mov	w2, w0
   1ce28:	mov	x0, x26
   1ce2c:	mov	x1, x22
   1ce30:	mov	x3, x23
   1ce34:	mov	x4, x24
   1ce38:	bl	8280 <fprintf@plt>
   1ce3c:	mov	x2, sp
   1ce40:	mov	x0, x20
   1ce44:	mov	x1, x27
   1ce48:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ce4c:	b	1cdf4 <scols_init_debug@@SMARTCOLS_2.25+0x9f4c>
   1ce50:	ldrb	w8, [x19, #444]
   1ce54:	and	w8, w8, #0xfffffffd
   1ce58:	strb	w8, [x19, #444]
   1ce5c:	ldr	x8, [x19, #424]
   1ce60:	cbnz	x8, 1ceac <scols_init_debug@@SMARTCOLS_2.25+0xa004>
   1ce64:	ldrb	w8, [x25, #2904]
   1ce68:	add	x21, x19, #0x1a8
   1ce6c:	tbnz	w8, #3, 1d048 <scols_init_debug@@SMARTCOLS_2.25+0xa1a0>
   1ce70:	ldrb	w8, [x19, #152]
   1ce74:	tbnz	w8, #7, 1ce8c <scols_init_debug@@SMARTCOLS_2.25+0x9fe4>
   1ce78:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ce7c:	add	x0, x0, #0xb78
   1ce80:	mov	w2, #0x1                   	// #1
   1ce84:	mov	x1, x21
   1ce88:	b	1ce9c <scols_init_debug@@SMARTCOLS_2.25+0x9ff4>
   1ce8c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ce90:	add	x0, x0, #0xde7
   1ce94:	mov	x1, x21
   1ce98:	mov	w2, wzr
   1ce9c:	bl	1d21c <scols_init_debug@@SMARTCOLS_2.25+0xa374>
   1cea0:	mov	w8, #0xffffffff            	// #-1
   1cea4:	str	w0, [x19, #432]
   1cea8:	str	w8, [x19, #416]
   1ceac:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ceb0:	add	x20, x20, #0x1a5
   1ceb4:	ldrsw	x8, [x19, #416]
   1ceb8:	ldr	w9, [x19, #432]
   1cebc:	add	x8, x8, #0x1
   1cec0:	cmp	w8, w9
   1cec4:	str	w8, [x19, #416]
   1cec8:	b.ge	1cef8 <scols_init_debug@@SMARTCOLS_2.25+0xa050>  // b.tcont
   1cecc:	ldr	x9, [x19, #424]
   1ced0:	add	x0, sp, #0x88
   1ced4:	mov	w1, #0x10                  	// #16
   1ced8:	mov	x2, x20
   1cedc:	ldr	w3, [x9, x8, lsl #2]
   1cee0:	bl	7720 <snprintf@plt>
   1cee4:	add	x1, sp, #0x88
   1cee8:	mov	x0, x19
   1ceec:	bl	1d090 <scols_init_debug@@SMARTCOLS_2.25+0xa1e8>
   1cef0:	cbnz	w0, 1ceb4 <scols_init_debug@@SMARTCOLS_2.25+0xa00c>
   1cef4:	b	1cf04 <scols_init_debug@@SMARTCOLS_2.25+0xa05c>
   1cef8:	mov	x0, x19
   1cefc:	bl	1c888 <scols_init_debug@@SMARTCOLS_2.25+0x99e0>
   1cf00:	mov	w0, #0x1                   	// #1
   1cf04:	add	sp, sp, #0x2, lsl #12
   1cf08:	add	sp, sp, #0x90
   1cf0c:	ldp	x20, x19, [sp, #80]
   1cf10:	ldp	x22, x21, [sp, #64]
   1cf14:	ldp	x24, x23, [sp, #48]
   1cf18:	ldp	x26, x25, [sp, #32]
   1cf1c:	ldp	x28, x27, [sp, #16]
   1cf20:	ldp	x29, x30, [sp], #96
   1cf24:	ret
   1cf28:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1cf2c:	ldr	x8, [x8, #4016]
   1cf30:	ldr	x21, [x8]
   1cf34:	bl	77c0 <getpid@plt>
   1cf38:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1cf3c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cf40:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cf44:	mov	w2, w0
   1cf48:	add	x1, x1, #0x84b
   1cf4c:	add	x3, x3, #0xd10
   1cf50:	add	x4, x4, #0xde2
   1cf54:	mov	x0, x21
   1cf58:	bl	8280 <fprintf@plt>
   1cf5c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cf60:	add	x1, x1, #0xdf1
   1cf64:	mov	x0, x20
   1cf68:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1cf6c:	b	1cba8 <scols_init_debug@@SMARTCOLS_2.25+0x9d00>
   1cf70:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1cf74:	ldr	x8, [x8, #4016]
   1cf78:	ldr	x21, [x8]
   1cf7c:	bl	77c0 <getpid@plt>
   1cf80:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1cf84:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cf88:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cf8c:	mov	w2, w0
   1cf90:	add	x1, x1, #0x84b
   1cf94:	add	x3, x3, #0xd10
   1cf98:	add	x4, x4, #0xde2
   1cf9c:	mov	x0, x21
   1cfa0:	bl	8280 <fprintf@plt>
   1cfa4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cfa8:	add	x1, x1, #0xdf6
   1cfac:	mov	x0, x20
   1cfb0:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1cfb4:	b	1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x9d18>
   1cfb8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1cfbc:	ldr	x8, [x8, #4016]
   1cfc0:	ldr	x21, [x8]
   1cfc4:	bl	77c0 <getpid@plt>
   1cfc8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1cfcc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cfd0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1cfd4:	mov	w2, w0
   1cfd8:	add	x1, x1, #0x84b
   1cfdc:	add	x3, x3, #0xd10
   1cfe0:	add	x4, x4, #0xde2
   1cfe4:	mov	x0, x21
   1cfe8:	bl	8280 <fprintf@plt>
   1cfec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1cff0:	add	x1, x1, #0x330
   1cff4:	mov	x0, x20
   1cff8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1cffc:	b	1cc20 <scols_init_debug@@SMARTCOLS_2.25+0x9d78>
   1d000:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d004:	ldr	x8, [x8, #4016]
   1d008:	ldr	x21, [x8]
   1d00c:	bl	77c0 <getpid@plt>
   1d010:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d014:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d018:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d01c:	mov	w2, w0
   1d020:	add	x1, x1, #0x84b
   1d024:	add	x3, x3, #0xd10
   1d028:	add	x4, x4, #0xde2
   1d02c:	mov	x0, x21
   1d030:	bl	8280 <fprintf@plt>
   1d034:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d038:	add	x1, x1, #0x362
   1d03c:	mov	x0, x20
   1d040:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d044:	b	1cd5c <scols_init_debug@@SMARTCOLS_2.25+0x9eb4>
   1d048:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d04c:	ldr	x8, [x8, #4016]
   1d050:	ldr	x22, [x8]
   1d054:	bl	77c0 <getpid@plt>
   1d058:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d05c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d060:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d064:	mov	w2, w0
   1d068:	add	x1, x1, #0x84b
   1d06c:	add	x3, x3, #0xd10
   1d070:	add	x4, x4, #0xde2
   1d074:	mov	x0, x22
   1d078:	bl	8280 <fprintf@plt>
   1d07c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d080:	add	x1, x1, #0xe0a
   1d084:	mov	x0, x20
   1d088:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d08c:	b	1ce70 <scols_init_debug@@SMARTCOLS_2.25+0x9fc8>
   1d090:	stp	x29, x30, [sp, #-48]!
   1d094:	stp	x22, x21, [sp, #16]
   1d098:	stp	x20, x19, [sp, #32]
   1d09c:	mov	x29, sp
   1d0a0:	mov	x19, x0
   1d0a4:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1d0a8:	cbnz	w0, 1d128 <scols_init_debug@@SMARTCOLS_2.25+0xa280>
   1d0ac:	ldrb	w8, [x19, #448]
   1d0b0:	tst	w8, #0x3
   1d0b4:	b.eq	1d0f4 <scols_init_debug@@SMARTCOLS_2.25+0xa24c>  // b.none
   1d0b8:	mov	x0, x19
   1d0bc:	add	x20, x19, #0x190
   1d0c0:	bl	1d46c <scols_init_debug@@SMARTCOLS_2.25+0xa5c4>
   1d0c4:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d0c8:	ldr	w8, [x22, #2904]
   1d0cc:	cbz	w0, 1d0fc <scols_init_debug@@SMARTCOLS_2.25+0xa254>
   1d0d0:	tbnz	w8, #3, 1d138 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   1d0d4:	mov	x0, x19
   1d0d8:	mov	x1, xzr
   1d0dc:	bl	1d7ec <scols_init_debug@@SMARTCOLS_2.25+0xa944>
   1d0e0:	ldr	w8, [x19, #448]
   1d0e4:	cbnz	w0, 1d0ec <scols_init_debug@@SMARTCOLS_2.25+0xa244>
   1d0e8:	tbnz	w8, #1, 1d0f4 <scols_init_debug@@SMARTCOLS_2.25+0xa24c>
   1d0ec:	cbz	w0, 1d110 <scols_init_debug@@SMARTCOLS_2.25+0xa268>
   1d0f0:	tbz	w8, #0, 1d110 <scols_init_debug@@SMARTCOLS_2.25+0xa268>
   1d0f4:	mov	w0, wzr
   1d0f8:	b	1d128 <scols_init_debug@@SMARTCOLS_2.25+0xa280>
   1d0fc:	tbnz	w8, #3, 1d184 <scols_init_debug@@SMARTCOLS_2.25+0xa2dc>
   1d100:	bl	8150 <__errno_location@plt>
   1d104:	ldr	w8, [x0]
   1d108:	neg	w0, w8
   1d10c:	b	1d128 <scols_init_debug@@SMARTCOLS_2.25+0xa280>
   1d110:	ldrb	w8, [x22, #2904]
   1d114:	tbnz	w8, #3, 1d1d0 <scols_init_debug@@SMARTCOLS_2.25+0xa328>
   1d118:	mov	x0, x19
   1d11c:	mov	x1, xzr
   1d120:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1d124:	mov	w0, #0x1                   	// #1
   1d128:	ldp	x20, x19, [sp, #32]
   1d12c:	ldp	x22, x21, [sp, #16]
   1d130:	ldp	x29, x30, [sp], #48
   1d134:	ret
   1d138:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d13c:	ldr	x8, [x8, #4016]
   1d140:	ldr	x21, [x8]
   1d144:	bl	77c0 <getpid@plt>
   1d148:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d14c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d150:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d154:	mov	w2, w0
   1d158:	add	x1, x1, #0x84b
   1d15c:	add	x3, x3, #0xd10
   1d160:	add	x4, x4, #0xde2
   1d164:	mov	x0, x21
   1d168:	bl	8280 <fprintf@plt>
   1d16c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d170:	add	x1, x1, #0x3ac
   1d174:	mov	x0, x20
   1d178:	mov	x2, x19
   1d17c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d180:	b	1d0d4 <scols_init_debug@@SMARTCOLS_2.25+0xa22c>
   1d184:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d188:	ldr	x8, [x8, #4016]
   1d18c:	ldr	x21, [x8]
   1d190:	bl	77c0 <getpid@plt>
   1d194:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d198:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d19c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d1a0:	mov	w2, w0
   1d1a4:	add	x1, x1, #0x84b
   1d1a8:	add	x3, x3, #0xd10
   1d1ac:	add	x4, x4, #0xde2
   1d1b0:	mov	x0, x21
   1d1b4:	bl	8280 <fprintf@plt>
   1d1b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d1bc:	add	x1, x1, #0x39a
   1d1c0:	mov	x0, x20
   1d1c4:	mov	x2, x19
   1d1c8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d1cc:	b	1d100 <scols_init_debug@@SMARTCOLS_2.25+0xa258>
   1d1d0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d1d4:	ldr	x8, [x8, #4016]
   1d1d8:	ldr	x21, [x8]
   1d1dc:	bl	77c0 <getpid@plt>
   1d1e0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d1e4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d1e8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d1ec:	mov	w2, w0
   1d1f0:	add	x1, x1, #0x84b
   1d1f4:	add	x3, x3, #0xd10
   1d1f8:	add	x4, x4, #0xde2
   1d1fc:	mov	x0, x21
   1d200:	bl	8280 <fprintf@plt>
   1d204:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d208:	add	x1, x1, #0x3b5
   1d20c:	mov	x0, x20
   1d210:	mov	x2, x19
   1d214:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d218:	b	1d118 <scols_init_debug@@SMARTCOLS_2.25+0xa270>
   1d21c:	sub	sp, sp, #0x80
   1d220:	stp	x22, x21, [sp, #96]
   1d224:	mov	w22, wzr
   1d228:	stp	x29, x30, [sp, #32]
   1d22c:	stp	x28, x27, [sp, #48]
   1d230:	stp	x26, x25, [sp, #64]
   1d234:	stp	x24, x23, [sp, #80]
   1d238:	stp	x20, x19, [sp, #112]
   1d23c:	add	x29, sp, #0x20
   1d240:	cbz	x0, 1d3ec <scols_init_debug@@SMARTCOLS_2.25+0xa544>
   1d244:	mov	x19, x1
   1d248:	cbz	x1, 1d3ec <scols_init_debug@@SMARTCOLS_2.25+0xa544>
   1d24c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d250:	ldrb	w8, [x8, #2904]
   1d254:	mov	w21, w2
   1d258:	mov	x20, x0
   1d25c:	tbnz	w8, #3, 1d410 <scols_init_debug@@SMARTCOLS_2.25+0xa568>
   1d260:	mov	x0, x20
   1d264:	bl	7640 <opendir@plt>
   1d268:	cbz	x0, 1d3d8 <scols_init_debug@@SMARTCOLS_2.25+0xa530>
   1d26c:	mov	x20, x0
   1d270:	ldr	x0, [x19]
   1d274:	bl	7cc0 <free@plt>
   1d278:	mov	x0, x20
   1d27c:	str	xzr, [x19]
   1d280:	bl	7a60 <readdir@plt>
   1d284:	cbz	x0, 1d3e0 <scols_init_debug@@SMARTCOLS_2.25+0xa538>
   1d288:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d28c:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d290:	mov	w22, wzr
   1d294:	mov	w28, #0x1                   	// #1
   1d298:	mov	w25, #0x441                 	// #1089
   1d29c:	add	x23, x23, #0x67f
   1d2a0:	add	x24, x24, #0x67e
   1d2a4:	str	xzr, [sp, #8]
   1d2a8:	ldrb	w8, [x0, #18]
   1d2ac:	cmp	w8, #0xa
   1d2b0:	b.hi	1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>  // b.pmore
   1d2b4:	lsl	w8, w28, w8
   1d2b8:	tst	w8, w25
   1d2bc:	b.eq	1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>  // b.none
   1d2c0:	add	x26, x0, #0x13
   1d2c4:	mov	x0, x26
   1d2c8:	mov	x1, x23
   1d2cc:	bl	7c30 <strcmp@plt>
   1d2d0:	cbz	w0, 1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>
   1d2d4:	mov	x0, x26
   1d2d8:	mov	x1, x24
   1d2dc:	bl	7c30 <strcmp@plt>
   1d2e0:	cbz	w0, 1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>
   1d2e4:	cbz	w21, 1d344 <scols_init_debug@@SMARTCOLS_2.25+0xa49c>
   1d2e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d2ec:	sub	x2, x29, #0x4
   1d2f0:	mov	x0, x26
   1d2f4:	add	x1, x1, #0x3da
   1d2f8:	bl	8000 <__isoc99_sscanf@plt>
   1d2fc:	cmp	w0, #0x1
   1d300:	b.ne	1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>  // b.any
   1d304:	ldur	w0, [x29, #-4]
   1d308:	cmp	w0, #0x8
   1d30c:	b.cc	1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>  // b.lo, b.ul, b.last
   1d310:	ldr	x8, [sp, #8]
   1d314:	add	w26, w22, #0x1
   1d318:	cmp	w26, w8
   1d31c:	b.ls	1d398 <scols_init_debug@@SMARTCOLS_2.25+0xa4f0>  // b.plast
   1d320:	ldr	x0, [x19]
   1d324:	add	w8, w8, #0x1
   1d328:	lsl	x1, x8, #2
   1d32c:	mov	x27, x8
   1d330:	bl	7a70 <realloc@plt>
   1d334:	cbz	x0, 1d450 <scols_init_debug@@SMARTCOLS_2.25+0xa5a8>
   1d338:	str	x0, [x19]
   1d33c:	mov	x8, x27
   1d340:	b	1d39c <scols_init_debug@@SMARTCOLS_2.25+0xa4f4>
   1d344:	str	xzr, [sp, #16]
   1d348:	bl	8150 <__errno_location@plt>
   1d34c:	mov	x27, x0
   1d350:	str	wzr, [x0]
   1d354:	add	x1, sp, #0x10
   1d358:	mov	w2, #0xa                   	// #10
   1d35c:	mov	x0, x26
   1d360:	bl	7c80 <strtol@plt>
   1d364:	ldr	x8, [sp, #16]
   1d368:	stur	w0, [x29, #-4]
   1d36c:	cmp	x26, x8
   1d370:	b.eq	1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>  // b.none
   1d374:	cbz	x8, 1d380 <scols_init_debug@@SMARTCOLS_2.25+0xa4d8>
   1d378:	ldrb	w8, [x8]
   1d37c:	cbnz	w8, 1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>
   1d380:	ldr	w8, [x27]
   1d384:	cbz	w8, 1d308 <scols_init_debug@@SMARTCOLS_2.25+0xa460>
   1d388:	mov	x0, x20
   1d38c:	bl	7a60 <readdir@plt>
   1d390:	cbnz	x0, 1d2a8 <scols_init_debug@@SMARTCOLS_2.25+0xa400>
   1d394:	b	1d3b4 <scols_init_debug@@SMARTCOLS_2.25+0xa50c>
   1d398:	ldr	x0, [x19]
   1d39c:	str	x8, [sp, #8]
   1d3a0:	cbz	x0, 1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>
   1d3a4:	ldur	w8, [x29, #-4]
   1d3a8:	str	w8, [x0, w22, uxtw #2]
   1d3ac:	mov	w22, w26
   1d3b0:	b	1d388 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>
   1d3b4:	cbz	w22, 1d3e4 <scols_init_debug@@SMARTCOLS_2.25+0xa53c>
   1d3b8:	ldr	x0, [x19]
   1d3bc:	cbz	x0, 1d3e4 <scols_init_debug@@SMARTCOLS_2.25+0xa53c>
   1d3c0:	adrp	x3, 20000 <scols_init_debug@@SMARTCOLS_2.25+0xd158>
   1d3c4:	mov	w1, w22
   1d3c8:	add	x3, x3, #0xb8
   1d3cc:	mov	w2, #0x4                   	// #4
   1d3d0:	bl	7690 <qsort@plt>
   1d3d4:	b	1d3e4 <scols_init_debug@@SMARTCOLS_2.25+0xa53c>
   1d3d8:	mov	w22, wzr
   1d3dc:	b	1d3ec <scols_init_debug@@SMARTCOLS_2.25+0xa544>
   1d3e0:	mov	w22, wzr
   1d3e4:	mov	x0, x20
   1d3e8:	bl	7ab0 <closedir@plt>
   1d3ec:	mov	w0, w22
   1d3f0:	ldp	x20, x19, [sp, #112]
   1d3f4:	ldp	x22, x21, [sp, #96]
   1d3f8:	ldp	x24, x23, [sp, #80]
   1d3fc:	ldp	x26, x25, [sp, #64]
   1d400:	ldp	x28, x27, [sp, #48]
   1d404:	ldp	x29, x30, [sp, #32]
   1d408:	add	sp, sp, #0x80
   1d40c:	ret
   1d410:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d414:	ldr	x8, [x8, #4016]
   1d418:	ldr	x22, [x8]
   1d41c:	bl	77c0 <getpid@plt>
   1d420:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d424:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d428:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d42c:	mov	w2, w0
   1d430:	add	x1, x1, #0x84b
   1d434:	add	x3, x3, #0xd10
   1d438:	add	x4, x4, #0xde2
   1d43c:	mov	x0, x22
   1d440:	bl	8280 <fprintf@plt>
   1d444:	mov	x1, x20
   1d448:	bl	20024 <scols_init_debug@@SMARTCOLS_2.25+0xd17c>
   1d44c:	b	1d260 <scols_init_debug@@SMARTCOLS_2.25+0xa3b8>
   1d450:	ldr	x0, [x19]
   1d454:	bl	7cc0 <free@plt>
   1d458:	mov	x0, x20
   1d45c:	str	xzr, [x19]
   1d460:	bl	7ab0 <closedir@plt>
   1d464:	mov	w22, #0xffffffff            	// #-1
   1d468:	b	1d3ec <scols_init_debug@@SMARTCOLS_2.25+0xa544>
   1d46c:	sub	sp, sp, #0x90
   1d470:	stp	x29, x30, [sp, #128]
   1d474:	add	x29, sp, #0x80
   1d478:	cbz	x0, 1d4b0 <scols_init_debug@@SMARTCOLS_2.25+0xa608>
   1d47c:	mov	x1, sp
   1d480:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   1d484:	cbnz	w0, 1d4b0 <scols_init_debug@@SMARTCOLS_2.25+0xa608>
   1d488:	ldr	w8, [sp, #16]
   1d48c:	and	w8, w8, #0xf000
   1d490:	cmp	w8, #0x6, lsl #12
   1d494:	b.ne	1d4b0 <scols_init_debug@@SMARTCOLS_2.25+0xa608>  // b.any
   1d498:	ldr	x0, [sp, #32]
   1d49c:	bl	7be0 <gnu_dev_major@plt>
   1d4a0:	cmp	w0, #0x7
   1d4a4:	b.ne	1d4b0 <scols_init_debug@@SMARTCOLS_2.25+0xa608>  // b.any
   1d4a8:	mov	w0, #0x1                   	// #1
   1d4ac:	b	1d4c4 <scols_init_debug@@SMARTCOLS_2.25+0xa61c>
   1d4b0:	bl	8150 <__errno_location@plt>
   1d4b4:	mov	x8, x0
   1d4b8:	mov	w0, wzr
   1d4bc:	mov	w9, #0x13                  	// #19
   1d4c0:	str	w9, [x8]
   1d4c4:	ldp	x29, x30, [sp, #128]
   1d4c8:	add	sp, sp, #0x90
   1d4cc:	ret
   1d4d0:	stp	x29, x30, [sp, #-48]!
   1d4d4:	str	x21, [sp, #16]
   1d4d8:	stp	x20, x19, [sp, #32]
   1d4dc:	mov	x29, sp
   1d4e0:	cbz	x0, 1d540 <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1d4e4:	ldrb	w8, [x0, #156]
   1d4e8:	mov	x19, x0
   1d4ec:	tbnz	w8, #2, 1d540 <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1d4f0:	bl	8150 <__errno_location@plt>
   1d4f4:	str	wzr, [x0]
   1d4f8:	ldrb	w8, [x19, #156]
   1d4fc:	tbnz	w8, #0, 1d564 <scols_init_debug@@SMARTCOLS_2.25+0xa6bc>
   1d500:	mov	x0, x19
   1d504:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1d508:	tbnz	w0, #31, 1d538 <scols_init_debug@@SMARTCOLS_2.25+0xa690>
   1d50c:	add	x20, x19, #0xa8
   1d510:	mov	w1, #0x4c05                	// #19461
   1d514:	mov	x2, x20
   1d518:	bl	82c0 <ioctl@plt>
   1d51c:	ldrb	w8, [x19, #156]
   1d520:	cbz	w0, 1d56c <scols_init_debug@@SMARTCOLS_2.25+0xa6c4>
   1d524:	orr	w8, w8, #0x4
   1d528:	strb	w8, [x19, #156]
   1d52c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d530:	ldrb	w8, [x8, #2904]
   1d534:	tbnz	w8, #2, 1d5cc <scols_init_debug@@SMARTCOLS_2.25+0xa724>
   1d538:	mov	x20, xzr
   1d53c:	b	1d550 <scols_init_debug@@SMARTCOLS_2.25+0xa6a8>
   1d540:	bl	8150 <__errno_location@plt>
   1d544:	mov	w8, #0x16                  	// #22
   1d548:	mov	x20, xzr
   1d54c:	str	w8, [x0]
   1d550:	mov	x0, x20
   1d554:	ldp	x20, x19, [sp, #32]
   1d558:	ldr	x21, [sp, #16]
   1d55c:	ldp	x29, x30, [sp], #48
   1d560:	ret
   1d564:	add	x20, x19, #0xa8
   1d568:	b	1d550 <scols_init_debug@@SMARTCOLS_2.25+0xa6a8>
   1d56c:	and	w8, w8, #0xfffffffb
   1d570:	orr	w8, w8, #0x1
   1d574:	strb	w8, [x19, #156]
   1d578:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d57c:	ldrb	w8, [x8, #2904]
   1d580:	tbz	w8, #2, 1d550 <scols_init_debug@@SMARTCOLS_2.25+0xa6a8>
   1d584:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d588:	ldr	x8, [x8, #4016]
   1d58c:	ldr	x21, [x8]
   1d590:	bl	77c0 <getpid@plt>
   1d594:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d598:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d59c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d5a0:	mov	w2, w0
   1d5a4:	add	x1, x1, #0x84b
   1d5a8:	add	x3, x3, #0xd10
   1d5ac:	add	x4, x4, #0xd18
   1d5b0:	mov	x0, x21
   1d5b4:	bl	8280 <fprintf@plt>
   1d5b8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d5bc:	add	x1, x1, #0xe1e
   1d5c0:	mov	x0, x19
   1d5c4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d5c8:	b	1d550 <scols_init_debug@@SMARTCOLS_2.25+0xa6a8>
   1d5cc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d5d0:	ldr	x8, [x8, #4016]
   1d5d4:	ldr	x20, [x8]
   1d5d8:	bl	77c0 <getpid@plt>
   1d5dc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d5e0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d5e4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d5e8:	mov	w2, w0
   1d5ec:	add	x1, x1, #0x84b
   1d5f0:	add	x3, x3, #0xd10
   1d5f4:	add	x4, x4, #0xd18
   1d5f8:	mov	x0, x20
   1d5fc:	bl	8280 <fprintf@plt>
   1d600:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d604:	add	x1, x1, #0xe35
   1d608:	mov	x0, x19
   1d60c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d610:	b	1d538 <scols_init_debug@@SMARTCOLS_2.25+0xa690>
   1d614:	sub	sp, sp, #0x30
   1d618:	stp	x29, x30, [sp, #16]
   1d61c:	stp	x20, x19, [sp, #32]
   1d620:	add	x29, sp, #0x10
   1d624:	mov	x19, x0
   1d628:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1d62c:	str	xzr, [sp, #8]
   1d630:	cbz	x0, 1d64c <scols_init_debug@@SMARTCOLS_2.25+0xa7a4>
   1d634:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d638:	add	x2, x2, #0x350
   1d63c:	add	x1, sp, #0x8
   1d640:	bl	224a0 <scols_init_debug@@SMARTCOLS_2.25+0xf5f8>
   1d644:	ldr	x8, [sp, #8]
   1d648:	cbnz	x8, 1d678 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   1d64c:	ldrb	w8, [x19, #152]
   1d650:	tbnz	w8, #6, 1d678 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   1d654:	mov	x0, x19
   1d658:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1d65c:	cbz	x0, 1d678 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   1d660:	add	x8, x0, #0x38
   1d664:	mov	w9, #0x2a                  	// #42
   1d668:	strh	w9, [x0, #118]
   1d66c:	mov	x0, x8
   1d670:	bl	7aa0 <strdup@plt>
   1d674:	str	x0, [sp, #8]
   1d678:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d67c:	ldrb	w8, [x8, #2904]
   1d680:	tbnz	w8, #2, 1d698 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   1d684:	ldr	x0, [sp, #8]
   1d688:	ldp	x20, x19, [sp, #32]
   1d68c:	ldp	x29, x30, [sp, #16]
   1d690:	add	sp, sp, #0x30
   1d694:	ret
   1d698:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d69c:	ldr	x8, [x8, #4016]
   1d6a0:	ldr	x20, [x8]
   1d6a4:	bl	77c0 <getpid@plt>
   1d6a8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d6ac:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d6b0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d6b4:	mov	w2, w0
   1d6b8:	add	x1, x1, #0x84b
   1d6bc:	add	x3, x3, #0xd10
   1d6c0:	add	x4, x4, #0xd18
   1d6c4:	mov	x0, x20
   1d6c8:	bl	8280 <fprintf@plt>
   1d6cc:	ldr	x2, [sp, #8]
   1d6d0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d6d4:	add	x1, x1, #0xe50
   1d6d8:	mov	x0, x19
   1d6dc:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d6e0:	b	1d684 <scols_init_debug@@SMARTCOLS_2.25+0xa7dc>
   1d6e4:	stp	x29, x30, [sp, #-32]!
   1d6e8:	stp	x20, x19, [sp, #16]
   1d6ec:	mov	x29, sp
   1d6f0:	cbz	x0, 1d798 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   1d6f4:	ldrb	w8, [x0]
   1d6f8:	mov	x19, x0
   1d6fc:	cbz	w8, 1d794 <scols_init_debug@@SMARTCOLS_2.25+0xa8ec>
   1d700:	ldrb	w8, [x19, #152]
   1d704:	tbnz	w8, #5, 1d794 <scols_init_debug@@SMARTCOLS_2.25+0xa8ec>
   1d708:	ldr	x0, [x19, #160]
   1d70c:	cbnz	x0, 1d798 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   1d710:	mov	x0, x19
   1d714:	bl	25588 <scols_init_debug@@SMARTCOLS_2.25+0x126e0>
   1d718:	cbz	x0, 1d788 <scols_init_debug@@SMARTCOLS_2.25+0xa8e0>
   1d71c:	mov	x1, xzr
   1d720:	mov	x2, xzr
   1d724:	bl	23dc8 <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   1d728:	str	x0, [x19, #160]
   1d72c:	cbnz	x0, 1d798 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   1d730:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d734:	ldrb	w8, [x8, #2904]
   1d738:	tbz	w8, #2, 1d794 <scols_init_debug@@SMARTCOLS_2.25+0xa8ec>
   1d73c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d740:	ldr	x8, [x8, #4016]
   1d744:	ldr	x20, [x8]
   1d748:	bl	77c0 <getpid@plt>
   1d74c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d750:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d754:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d758:	mov	w2, w0
   1d75c:	add	x1, x1, #0x84b
   1d760:	add	x3, x3, #0xd10
   1d764:	add	x4, x4, #0xd18
   1d768:	mov	x0, x20
   1d76c:	bl	8280 <fprintf@plt>
   1d770:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d774:	add	x1, x1, #0x400
   1d778:	mov	x0, x19
   1d77c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d780:	ldr	x0, [x19, #160]
   1d784:	b	1d798 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   1d788:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d78c:	ldrb	w8, [x8, #2904]
   1d790:	tbnz	w8, #2, 1d7a4 <scols_init_debug@@SMARTCOLS_2.25+0xa8fc>
   1d794:	mov	x0, xzr
   1d798:	ldp	x20, x19, [sp, #16]
   1d79c:	ldp	x29, x30, [sp], #32
   1d7a0:	ret
   1d7a4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d7a8:	ldr	x8, [x8, #4016]
   1d7ac:	ldr	x20, [x8]
   1d7b0:	bl	77c0 <getpid@plt>
   1d7b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d7b8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d7bc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d7c0:	mov	w2, w0
   1d7c4:	add	x1, x1, #0x84b
   1d7c8:	add	x3, x3, #0xd10
   1d7cc:	add	x4, x4, #0xd18
   1d7d0:	mov	x0, x20
   1d7d4:	bl	8280 <fprintf@plt>
   1d7d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1d7dc:	add	x1, x1, #0x3e1
   1d7e0:	mov	x0, x19
   1d7e4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d7e8:	b	1d794 <scols_init_debug@@SMARTCOLS_2.25+0xa8ec>
   1d7ec:	stp	x29, x30, [sp, #-48]!
   1d7f0:	str	x21, [sp, #16]
   1d7f4:	stp	x20, x19, [sp, #32]
   1d7f8:	mov	x29, sp
   1d7fc:	mov	x21, x1
   1d800:	mov	x19, x0
   1d804:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1d808:	cbz	x0, 1d828 <scols_init_debug@@SMARTCOLS_2.25+0xa980>
   1d80c:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d810:	add	x2, x2, #0xe66
   1d814:	mov	x1, x21
   1d818:	bl	229e4 <scols_init_debug@@SMARTCOLS_2.25+0xfb3c>
   1d81c:	mov	w20, w0
   1d820:	cbnz	w0, 1d82c <scols_init_debug@@SMARTCOLS_2.25+0xa984>
   1d824:	b	1d860 <scols_init_debug@@SMARTCOLS_2.25+0xa9b8>
   1d828:	mov	w20, #0xffffffea            	// #-22
   1d82c:	ldrb	w8, [x19, #152]
   1d830:	tbnz	w8, #6, 1d860 <scols_init_debug@@SMARTCOLS_2.25+0xa9b8>
   1d834:	mov	x0, x19
   1d838:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1d83c:	cbz	x0, 1d854 <scols_init_debug@@SMARTCOLS_2.25+0xa9ac>
   1d840:	mov	w20, wzr
   1d844:	cbz	x21, 1d860 <scols_init_debug@@SMARTCOLS_2.25+0xa9b8>
   1d848:	ldr	x8, [x0, #24]
   1d84c:	str	x8, [x21]
   1d850:	b	1d860 <scols_init_debug@@SMARTCOLS_2.25+0xa9b8>
   1d854:	bl	8150 <__errno_location@plt>
   1d858:	ldr	w8, [x0]
   1d85c:	neg	w20, w8
   1d860:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d864:	ldrb	w8, [x8, #2904]
   1d868:	tbnz	w8, #2, 1d880 <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   1d86c:	mov	w0, w20
   1d870:	ldp	x20, x19, [sp, #32]
   1d874:	ldr	x21, [sp, #16]
   1d878:	ldp	x29, x30, [sp], #48
   1d87c:	ret
   1d880:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d884:	ldr	x8, [x8, #4016]
   1d888:	ldr	x21, [x8]
   1d88c:	bl	77c0 <getpid@plt>
   1d890:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d894:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d898:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d89c:	mov	w2, w0
   1d8a0:	add	x1, x1, #0x84b
   1d8a4:	add	x3, x3, #0xd10
   1d8a8:	add	x4, x4, #0xd18
   1d8ac:	mov	x0, x21
   1d8b0:	bl	8280 <fprintf@plt>
   1d8b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d8b8:	add	x1, x1, #0xe72
   1d8bc:	mov	x0, x19
   1d8c0:	mov	w2, w20
   1d8c4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d8c8:	b	1d86c <scols_init_debug@@SMARTCOLS_2.25+0xa9c4>
   1d8cc:	sub	sp, sp, #0x30
   1d8d0:	stp	x29, x30, [sp, #16]
   1d8d4:	stp	x20, x19, [sp, #32]
   1d8d8:	add	x29, sp, #0x10
   1d8dc:	mov	x20, x1
   1d8e0:	mov	x19, x0
   1d8e4:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1d8e8:	cbz	x0, 1d900 <scols_init_debug@@SMARTCOLS_2.25+0xaa58>
   1d8ec:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d8f0:	add	x2, x2, #0xe85
   1d8f4:	mov	x1, x20
   1d8f8:	bl	229e4 <scols_init_debug@@SMARTCOLS_2.25+0xfb3c>
   1d8fc:	cbz	w0, 1d924 <scols_init_debug@@SMARTCOLS_2.25+0xaa7c>
   1d900:	mov	x0, x19
   1d904:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1d908:	stur	wzr, [x29, #-4]
   1d90c:	tbnz	w0, #31, 1d938 <scols_init_debug@@SMARTCOLS_2.25+0xaa90>
   1d910:	sub	x1, x29, #0x4
   1d914:	bl	13458 <scols_init_debug@@SMARTCOLS_2.25+0x5b0>
   1d918:	cbnz	w0, 1d93c <scols_init_debug@@SMARTCOLS_2.25+0xaa94>
   1d91c:	ldursw	x8, [x29, #-4]
   1d920:	str	x8, [x20]
   1d924:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1d928:	ldrb	w8, [x8, #2904]
   1d92c:	tbnz	w8, #2, 1d94c <scols_init_debug@@SMARTCOLS_2.25+0xaaa4>
   1d930:	mov	w0, wzr
   1d934:	b	1d93c <scols_init_debug@@SMARTCOLS_2.25+0xaa94>
   1d938:	mov	w0, #0xffffffea            	// #-22
   1d93c:	ldp	x20, x19, [sp, #32]
   1d940:	ldp	x29, x30, [sp, #16]
   1d944:	add	sp, sp, #0x30
   1d948:	ret
   1d94c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1d950:	ldr	x8, [x8, #4016]
   1d954:	ldr	x20, [x8]
   1d958:	bl	77c0 <getpid@plt>
   1d95c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1d960:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d964:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d968:	mov	w2, w0
   1d96c:	add	x1, x1, #0x84b
   1d970:	add	x3, x3, #0xd10
   1d974:	add	x4, x4, #0xd18
   1d978:	mov	x0, x20
   1d97c:	bl	8280 <fprintf@plt>
   1d980:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d984:	add	x1, x1, #0xe9e
   1d988:	mov	x0, x19
   1d98c:	mov	w2, wzr
   1d990:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1d994:	b	1d930 <scols_init_debug@@SMARTCOLS_2.25+0xaa88>
   1d998:	stp	x29, x30, [sp, #-48]!
   1d99c:	str	x21, [sp, #16]
   1d9a0:	stp	x20, x19, [sp, #32]
   1d9a4:	mov	x29, sp
   1d9a8:	mov	x21, x1
   1d9ac:	mov	x19, x0
   1d9b0:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1d9b4:	cbz	x0, 1d9d4 <scols_init_debug@@SMARTCOLS_2.25+0xab2c>
   1d9b8:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1d9bc:	add	x2, x2, #0xeb4
   1d9c0:	mov	x1, x21
   1d9c4:	bl	229e4 <scols_init_debug@@SMARTCOLS_2.25+0xfb3c>
   1d9c8:	mov	w20, w0
   1d9cc:	cbnz	w0, 1d9d8 <scols_init_debug@@SMARTCOLS_2.25+0xab30>
   1d9d0:	b	1da0c <scols_init_debug@@SMARTCOLS_2.25+0xab64>
   1d9d4:	mov	w20, #0xffffffea            	// #-22
   1d9d8:	ldrb	w8, [x19, #152]
   1d9dc:	tbnz	w8, #6, 1da0c <scols_init_debug@@SMARTCOLS_2.25+0xab64>
   1d9e0:	mov	x0, x19
   1d9e4:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1d9e8:	cbz	x0, 1da00 <scols_init_debug@@SMARTCOLS_2.25+0xab58>
   1d9ec:	mov	w20, wzr
   1d9f0:	cbz	x21, 1da0c <scols_init_debug@@SMARTCOLS_2.25+0xab64>
   1d9f4:	ldr	x8, [x0, #32]
   1d9f8:	str	x8, [x21]
   1d9fc:	b	1da0c <scols_init_debug@@SMARTCOLS_2.25+0xab64>
   1da00:	bl	8150 <__errno_location@plt>
   1da04:	ldr	w8, [x0]
   1da08:	neg	w20, w8
   1da0c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1da10:	ldrb	w8, [x8, #2904]
   1da14:	tbnz	w8, #2, 1da2c <scols_init_debug@@SMARTCOLS_2.25+0xab84>
   1da18:	mov	w0, w20
   1da1c:	ldp	x20, x19, [sp, #32]
   1da20:	ldr	x21, [sp, #16]
   1da24:	ldp	x29, x30, [sp], #48
   1da28:	ret
   1da2c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1da30:	ldr	x8, [x8, #4016]
   1da34:	ldr	x21, [x8]
   1da38:	bl	77c0 <getpid@plt>
   1da3c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1da40:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1da44:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1da48:	mov	w2, w0
   1da4c:	add	x1, x1, #0x84b
   1da50:	add	x3, x3, #0xd10
   1da54:	add	x4, x4, #0xd18
   1da58:	mov	x0, x21
   1da5c:	bl	8280 <fprintf@plt>
   1da60:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1da64:	add	x1, x1, #0xec3
   1da68:	mov	x0, x19
   1da6c:	mov	w2, w20
   1da70:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1da74:	b	1da18 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   1da78:	stp	x29, x30, [sp, #-48]!
   1da7c:	str	x21, [sp, #16]
   1da80:	stp	x20, x19, [sp, #32]
   1da84:	mov	x29, sp
   1da88:	mov	x21, x1
   1da8c:	mov	x19, x0
   1da90:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1da94:	cbz	x0, 1daac <scols_init_debug@@SMARTCOLS_2.25+0xac04>
   1da98:	mov	w20, wzr
   1da9c:	cbz	x21, 1dab8 <scols_init_debug@@SMARTCOLS_2.25+0xac10>
   1daa0:	ldr	w8, [x0, #44]
   1daa4:	str	w8, [x21]
   1daa8:	b	1dab8 <scols_init_debug@@SMARTCOLS_2.25+0xac10>
   1daac:	bl	8150 <__errno_location@plt>
   1dab0:	ldr	w8, [x0]
   1dab4:	neg	w20, w8
   1dab8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1dabc:	ldrb	w8, [x8, #2904]
   1dac0:	tbnz	w8, #2, 1dad8 <scols_init_debug@@SMARTCOLS_2.25+0xac30>
   1dac4:	mov	w0, w20
   1dac8:	ldp	x20, x19, [sp, #32]
   1dacc:	ldr	x21, [sp, #16]
   1dad0:	ldp	x29, x30, [sp], #48
   1dad4:	ret
   1dad8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1dadc:	ldr	x8, [x8, #4016]
   1dae0:	ldr	x21, [x8]
   1dae4:	bl	77c0 <getpid@plt>
   1dae8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1daec:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1daf0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1daf4:	mov	w2, w0
   1daf8:	add	x1, x1, #0x84b
   1dafc:	add	x3, x3, #0xd10
   1db00:	add	x4, x4, #0xd18
   1db04:	mov	x0, x21
   1db08:	bl	8280 <fprintf@plt>
   1db0c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1db10:	add	x1, x1, #0xed9
   1db14:	mov	x0, x19
   1db18:	mov	w2, w20
   1db1c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1db20:	b	1dac4 <scols_init_debug@@SMARTCOLS_2.25+0xac1c>
   1db24:	stp	x29, x30, [sp, #-32]!
   1db28:	stp	x20, x19, [sp, #16]
   1db2c:	mov	x29, sp
   1db30:	mov	x19, x0
   1db34:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1db38:	cbz	x0, 1db44 <scols_init_debug@@SMARTCOLS_2.25+0xac9c>
   1db3c:	add	x0, x0, #0x78
   1db40:	b	1db54 <scols_init_debug@@SMARTCOLS_2.25+0xacac>
   1db44:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1db48:	ldrb	w8, [x8, #2904]
   1db4c:	tbnz	w8, #2, 1db60 <scols_init_debug@@SMARTCOLS_2.25+0xacb8>
   1db50:	mov	x0, xzr
   1db54:	ldp	x20, x19, [sp, #16]
   1db58:	ldp	x29, x30, [sp], #32
   1db5c:	ret
   1db60:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1db64:	ldr	x8, [x8, #4016]
   1db68:	ldr	x20, [x8]
   1db6c:	bl	77c0 <getpid@plt>
   1db70:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1db74:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1db78:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1db7c:	mov	w2, w0
   1db80:	add	x1, x1, #0x84b
   1db84:	add	x3, x3, #0xd10
   1db88:	add	x4, x4, #0xd18
   1db8c:	mov	x0, x20
   1db90:	bl	8280 <fprintf@plt>
   1db94:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1db98:	add	x1, x1, #0xef2
   1db9c:	mov	x0, x19
   1dba0:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1dba4:	b	1db50 <scols_init_debug@@SMARTCOLS_2.25+0xaca8>
   1dba8:	stp	x29, x30, [sp, #-48]!
   1dbac:	str	x21, [sp, #16]
   1dbb0:	stp	x20, x19, [sp, #32]
   1dbb4:	mov	x29, sp
   1dbb8:	mov	x21, x1
   1dbbc:	mov	x19, x0
   1dbc0:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1dbc4:	cbz	x0, 1dbdc <scols_init_debug@@SMARTCOLS_2.25+0xad34>
   1dbc8:	mov	w20, wzr
   1dbcc:	cbz	x21, 1dbe8 <scols_init_debug@@SMARTCOLS_2.25+0xad40>
   1dbd0:	ldr	x8, [x0]
   1dbd4:	str	x8, [x21]
   1dbd8:	b	1dbe8 <scols_init_debug@@SMARTCOLS_2.25+0xad40>
   1dbdc:	bl	8150 <__errno_location@plt>
   1dbe0:	ldr	w8, [x0]
   1dbe4:	neg	w20, w8
   1dbe8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1dbec:	ldrb	w8, [x8, #2904]
   1dbf0:	tbnz	w8, #2, 1dc08 <scols_init_debug@@SMARTCOLS_2.25+0xad60>
   1dbf4:	mov	w0, w20
   1dbf8:	ldp	x20, x19, [sp, #32]
   1dbfc:	ldr	x21, [sp, #16]
   1dc00:	ldp	x29, x30, [sp], #48
   1dc04:	ret
   1dc08:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1dc0c:	ldr	x8, [x8, #4016]
   1dc10:	ldr	x21, [x8]
   1dc14:	bl	77c0 <getpid@plt>
   1dc18:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1dc1c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dc20:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dc24:	mov	w2, w0
   1dc28:	add	x1, x1, #0x84b
   1dc2c:	add	x3, x3, #0xd10
   1dc30:	add	x4, x4, #0xd18
   1dc34:	mov	x0, x21
   1dc38:	bl	8280 <fprintf@plt>
   1dc3c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dc40:	add	x1, x1, #0xf08
   1dc44:	mov	x0, x19
   1dc48:	mov	w2, w20
   1dc4c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1dc50:	b	1dbf4 <scols_init_debug@@SMARTCOLS_2.25+0xad4c>
   1dc54:	stp	x29, x30, [sp, #-48]!
   1dc58:	str	x21, [sp, #16]
   1dc5c:	stp	x20, x19, [sp, #32]
   1dc60:	mov	x29, sp
   1dc64:	mov	x21, x1
   1dc68:	mov	x19, x0
   1dc6c:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1dc70:	cbz	x0, 1dc88 <scols_init_debug@@SMARTCOLS_2.25+0xade0>
   1dc74:	mov	w20, wzr
   1dc78:	cbz	x21, 1dc94 <scols_init_debug@@SMARTCOLS_2.25+0xadec>
   1dc7c:	ldr	x8, [x0, #8]
   1dc80:	str	x8, [x21]
   1dc84:	b	1dc94 <scols_init_debug@@SMARTCOLS_2.25+0xadec>
   1dc88:	bl	8150 <__errno_location@plt>
   1dc8c:	ldr	w8, [x0]
   1dc90:	neg	w20, w8
   1dc94:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1dc98:	ldrb	w8, [x8, #2904]
   1dc9c:	tbnz	w8, #2, 1dcb4 <scols_init_debug@@SMARTCOLS_2.25+0xae0c>
   1dca0:	mov	w0, w20
   1dca4:	ldp	x20, x19, [sp, #32]
   1dca8:	ldr	x21, [sp, #16]
   1dcac:	ldp	x29, x30, [sp], #48
   1dcb0:	ret
   1dcb4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1dcb8:	ldr	x8, [x8, #4016]
   1dcbc:	ldr	x21, [x8]
   1dcc0:	bl	77c0 <getpid@plt>
   1dcc4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1dcc8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dccc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dcd0:	mov	w2, w0
   1dcd4:	add	x1, x1, #0x84b
   1dcd8:	add	x3, x3, #0xd10
   1dcdc:	add	x4, x4, #0xd18
   1dce0:	mov	x0, x21
   1dce4:	bl	8280 <fprintf@plt>
   1dce8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dcec:	add	x1, x1, #0xf22
   1dcf0:	mov	x0, x19
   1dcf4:	mov	w2, w20
   1dcf8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1dcfc:	b	1dca0 <scols_init_debug@@SMARTCOLS_2.25+0xadf8>
   1dd00:	sub	sp, sp, #0x30
   1dd04:	stp	x29, x30, [sp, #16]
   1dd08:	add	x29, sp, #0x10
   1dd0c:	stp	x20, x19, [sp, #32]
   1dd10:	stur	wzr, [x29, #-4]
   1dd14:	bl	1c194 <scols_init_debug@@SMARTCOLS_2.25+0x92ec>
   1dd18:	mov	w8, #0x1ff                 	// #511
   1dd1c:	movk	w8, #0x3, lsl #16
   1dd20:	cmp	w0, w8
   1dd24:	b.le	1dd30 <scols_init_debug@@SMARTCOLS_2.25+0xae88>
   1dd28:	mov	w0, #0x1                   	// #1
   1dd2c:	b	1dd74 <scols_init_debug@@SMARTCOLS_2.25+0xaecc>
   1dd30:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dd34:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1dd38:	add	x0, x0, #0xf3c
   1dd3c:	add	x1, x1, #0xe2c
   1dd40:	bl	77f0 <fopen@plt>
   1dd44:	cbz	x0, 1dd74 <scols_init_debug@@SMARTCOLS_2.25+0xaecc>
   1dd48:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1dd4c:	add	x1, x1, #0x1bb
   1dd50:	sub	x2, x29, #0x4
   1dd54:	mov	x19, x0
   1dd58:	bl	78d0 <__isoc99_fscanf@plt>
   1dd5c:	mov	w20, w0
   1dd60:	mov	x0, x19
   1dd64:	bl	77a0 <fclose@plt>
   1dd68:	ldur	w8, [x29, #-4]
   1dd6c:	cmp	w20, #0x1
   1dd70:	csel	w0, w8, wzr, eq  // eq = none
   1dd74:	ldp	x20, x19, [sp, #32]
   1dd78:	ldp	x29, x30, [sp, #16]
   1dd7c:	add	sp, sp, #0x30
   1dd80:	ret
   1dd84:	sub	sp, sp, #0x20
   1dd88:	stp	x29, x30, [sp, #16]
   1dd8c:	add	x29, sp, #0x10
   1dd90:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1dd94:	cbz	x0, 1ddac <scols_init_debug@@SMARTCOLS_2.25+0xaf04>
   1dd98:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dd9c:	add	x2, x2, #0xf61
   1dda0:	sub	x1, x29, #0x4
   1dda4:	bl	22b18 <scols_init_debug@@SMARTCOLS_2.25+0xfc70>
   1dda8:	cbz	w0, 1ddb4 <scols_init_debug@@SMARTCOLS_2.25+0xaf0c>
   1ddac:	bl	1dd00 <scols_init_debug@@SMARTCOLS_2.25+0xae58>
   1ddb0:	b	1ddb8 <scols_init_debug@@SMARTCOLS_2.25+0xaf10>
   1ddb4:	ldur	w0, [x29, #-4]
   1ddb8:	ldp	x29, x30, [sp, #16]
   1ddbc:	add	sp, sp, #0x20
   1ddc0:	ret
   1ddc4:	stp	x29, x30, [sp, #-32]!
   1ddc8:	str	x19, [sp, #16]
   1ddcc:	mov	x29, sp
   1ddd0:	mov	x19, x0
   1ddd4:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1ddd8:	cbz	x0, 1ddf0 <scols_init_debug@@SMARTCOLS_2.25+0xaf48>
   1dddc:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dde0:	add	x2, x2, #0xf6f
   1dde4:	add	x1, x29, #0x1c
   1dde8:	bl	22b18 <scols_init_debug@@SMARTCOLS_2.25+0xfc70>
   1ddec:	cbz	w0, 1de18 <scols_init_debug@@SMARTCOLS_2.25+0xaf70>
   1ddf0:	ldrb	w8, [x19, #152]
   1ddf4:	tbnz	w8, #6, 1de10 <scols_init_debug@@SMARTCOLS_2.25+0xaf68>
   1ddf8:	mov	x0, x19
   1ddfc:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1de00:	cbz	x0, 1de1c <scols_init_debug@@SMARTCOLS_2.25+0xaf74>
   1de04:	ldr	w8, [x0, #52]
   1de08:	and	w0, w8, #0x4
   1de0c:	b	1de1c <scols_init_debug@@SMARTCOLS_2.25+0xaf74>
   1de10:	mov	w0, wzr
   1de14:	b	1de1c <scols_init_debug@@SMARTCOLS_2.25+0xaf74>
   1de18:	ldr	w0, [x29, #28]
   1de1c:	ldr	x19, [sp, #16]
   1de20:	ldp	x29, x30, [sp], #32
   1de24:	ret
   1de28:	stp	x29, x30, [sp, #-32]!
   1de2c:	str	x19, [sp, #16]
   1de30:	mov	x29, sp
   1de34:	mov	x19, x0
   1de38:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1de3c:	cbz	x0, 1de54 <scols_init_debug@@SMARTCOLS_2.25+0xafac>
   1de40:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1de44:	add	x2, x2, #0x6b5
   1de48:	add	x1, x29, #0x1c
   1de4c:	bl	22b18 <scols_init_debug@@SMARTCOLS_2.25+0xfc70>
   1de50:	cbz	w0, 1de7c <scols_init_debug@@SMARTCOLS_2.25+0xafd4>
   1de54:	ldrb	w8, [x19, #152]
   1de58:	tbnz	w8, #6, 1de74 <scols_init_debug@@SMARTCOLS_2.25+0xafcc>
   1de5c:	mov	x0, x19
   1de60:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1de64:	cbz	x0, 1de80 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>
   1de68:	ldr	w8, [x0, #52]
   1de6c:	and	w0, w8, #0x1
   1de70:	b	1de80 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>
   1de74:	mov	w0, wzr
   1de78:	b	1de80 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>
   1de7c:	ldr	w0, [x29, #28]
   1de80:	ldr	x19, [sp, #16]
   1de84:	ldp	x29, x30, [sp], #32
   1de88:	ret
   1de8c:	stp	x29, x30, [sp, #-32]!
   1de90:	str	x19, [sp, #16]
   1de94:	mov	x29, sp
   1de98:	mov	x19, x0
   1de9c:	bl	1d6e4 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>
   1dea0:	cbz	x0, 1deb8 <scols_init_debug@@SMARTCOLS_2.25+0xb010>
   1dea4:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1dea8:	add	x2, x2, #0xf7e
   1deac:	add	x1, x29, #0x1c
   1deb0:	bl	22b18 <scols_init_debug@@SMARTCOLS_2.25+0xfc70>
   1deb4:	cbz	w0, 1dee0 <scols_init_debug@@SMARTCOLS_2.25+0xb038>
   1deb8:	ldrb	w8, [x19, #152]
   1debc:	tbnz	w8, #6, 1ded8 <scols_init_debug@@SMARTCOLS_2.25+0xb030>
   1dec0:	mov	x0, x19
   1dec4:	bl	1d4d0 <scols_init_debug@@SMARTCOLS_2.25+0xa628>
   1dec8:	cbz	x0, 1dee4 <scols_init_debug@@SMARTCOLS_2.25+0xb03c>
   1decc:	ldr	w8, [x0, #52]
   1ded0:	and	w0, w8, #0x10
   1ded4:	b	1dee4 <scols_init_debug@@SMARTCOLS_2.25+0xb03c>
   1ded8:	mov	w0, wzr
   1dedc:	b	1dee4 <scols_init_debug@@SMARTCOLS_2.25+0xb03c>
   1dee0:	ldr	w0, [x29, #28]
   1dee4:	ldr	x19, [sp, #16]
   1dee8:	ldp	x29, x30, [sp], #32
   1deec:	ret
   1def0:	sub	sp, sp, #0x70
   1def4:	stp	x29, x30, [sp, #32]
   1def8:	add	x29, sp, #0x20
   1defc:	str	x25, [sp, #48]
   1df00:	stp	x24, x23, [sp, #64]
   1df04:	stp	x22, x21, [sp, #80]
   1df08:	stp	x20, x19, [sp, #96]
   1df0c:	str	xzr, [x29, #24]
   1df10:	stur	xzr, [x29, #-8]
   1df14:	cbz	x0, 1df90 <scols_init_debug@@SMARTCOLS_2.25+0xb0e8>
   1df18:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1df1c:	ldrb	w8, [x8, #2904]
   1df20:	mov	w22, w5
   1df24:	mov	x19, x4
   1df28:	mov	x21, x3
   1df2c:	mov	x23, x2
   1df30:	mov	x24, x1
   1df34:	mov	x20, x0
   1df38:	tbnz	w8, #2, 1e040 <scols_init_debug@@SMARTCOLS_2.25+0xb198>
   1df3c:	cbz	x24, 1df60 <scols_init_debug@@SMARTCOLS_2.25+0xb0b8>
   1df40:	add	x1, x29, #0x18
   1df44:	mov	x0, x20
   1df48:	bl	1dc54 <scols_init_debug@@SMARTCOLS_2.25+0xadac>
   1df4c:	cbnz	w0, 1df60 <scols_init_debug@@SMARTCOLS_2.25+0xb0b8>
   1df50:	sub	x1, x29, #0x8
   1df54:	mov	x0, x20
   1df58:	bl	1dba8 <scols_init_debug@@SMARTCOLS_2.25+0xad00>
   1df5c:	cbz	w0, 1dfac <scols_init_debug@@SMARTCOLS_2.25+0xb104>
   1df60:	cbz	x23, 1df8c <scols_init_debug@@SMARTCOLS_2.25+0xb0e4>
   1df64:	mov	x0, x20
   1df68:	bl	1d614 <scols_init_debug@@SMARTCOLS_2.25+0xa76c>
   1df6c:	cbz	x0, 1df90 <scols_init_debug@@SMARTCOLS_2.25+0xb0e8>
   1df70:	mov	x1, x23
   1df74:	mov	x24, x0
   1df78:	bl	7c30 <strcmp@plt>
   1df7c:	mov	w23, w0
   1df80:	mov	x0, x24
   1df84:	bl	7cc0 <free@plt>
   1df88:	cbz	w23, 1dfcc <scols_init_debug@@SMARTCOLS_2.25+0xb124>
   1df8c:	mov	w0, wzr
   1df90:	ldp	x20, x19, [sp, #96]
   1df94:	ldp	x22, x21, [sp, #80]
   1df98:	ldp	x24, x23, [sp, #64]
   1df9c:	ldr	x25, [sp, #48]
   1dfa0:	ldp	x29, x30, [sp, #32]
   1dfa4:	add	sp, sp, #0x70
   1dfa8:	ret
   1dfac:	ldr	x8, [x29, #24]
   1dfb0:	ldr	x9, [x24, #8]
   1dfb4:	cmp	x8, x9
   1dfb8:	b.ne	1df8c <scols_init_debug@@SMARTCOLS_2.25+0xb0e4>  // b.any
   1dfbc:	ldur	x8, [x29, #-8]
   1dfc0:	ldr	x9, [x24]
   1dfc4:	cmp	x8, x9
   1dfc8:	b.ne	1df8c <scols_init_debug@@SMARTCOLS_2.25+0xb0e4>  // b.any
   1dfcc:	tbnz	w22, #4, 1dfd8 <scols_init_debug@@SMARTCOLS_2.25+0xb130>
   1dfd0:	mov	w0, #0x1                   	// #1
   1dfd4:	b	1df90 <scols_init_debug@@SMARTCOLS_2.25+0xb0e8>
   1dfd8:	add	x1, sp, #0x10
   1dfdc:	mov	x0, x20
   1dfe0:	str	xzr, [sp, #16]
   1dfe4:	bl	1d7ec <scols_init_debug@@SMARTCOLS_2.25+0xa944>
   1dfe8:	ldr	x9, [sp, #16]
   1dfec:	cmp	w0, #0x0
   1dff0:	cset	w10, eq  // eq = none
   1dff4:	mov	w8, w0
   1dff8:	cmp	x9, x21
   1dffc:	cset	w11, eq  // eq = none
   1e000:	and	w0, w10, w11
   1e004:	tbz	w22, #9, 1df90 <scols_init_debug@@SMARTCOLS_2.25+0xb0e8>
   1e008:	cbnz	w8, 1df90 <scols_init_debug@@SMARTCOLS_2.25+0xb0e8>
   1e00c:	cmp	x9, x21
   1e010:	b.ne	1df90 <scols_init_debug@@SMARTCOLS_2.25+0xb0e8>  // b.any
   1e014:	add	x1, sp, #0x8
   1e018:	mov	x0, x20
   1e01c:	str	xzr, [sp, #8]
   1e020:	bl	1d998 <scols_init_debug@@SMARTCOLS_2.25+0xaaf0>
   1e024:	ldr	x8, [sp, #8]
   1e028:	cmp	w0, #0x0
   1e02c:	cset	w9, eq  // eq = none
   1e030:	cmp	x8, x19
   1e034:	cset	w8, eq  // eq = none
   1e038:	and	w0, w9, w8
   1e03c:	b	1df90 <scols_init_debug@@SMARTCOLS_2.25+0xb0e8>
   1e040:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e044:	ldr	x8, [x8, #4016]
   1e048:	ldr	x25, [x8]
   1e04c:	bl	77c0 <getpid@plt>
   1e050:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e054:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e058:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e05c:	mov	w2, w0
   1e060:	add	x1, x1, #0x84b
   1e064:	add	x3, x3, #0xd10
   1e068:	add	x4, x4, #0xd18
   1e06c:	mov	x0, x25
   1e070:	bl	8280 <fprintf@plt>
   1e074:	ldrb	w8, [x20]
   1e078:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e07c:	add	x1, x1, #0xf87
   1e080:	mov	x0, x20
   1e084:	cmp	w8, #0x0
   1e088:	csel	x2, xzr, x20, eq  // eq = none
   1e08c:	mov	x3, x23
   1e090:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e094:	cbnz	x24, 1df40 <scols_init_debug@@SMARTCOLS_2.25+0xb098>
   1e098:	b	1df60 <scols_init_debug@@SMARTCOLS_2.25+0xb0b8>
   1e09c:	stp	x29, x30, [sp, #-48]!
   1e0a0:	str	x21, [sp, #16]
   1e0a4:	stp	x20, x19, [sp, #32]
   1e0a8:	mov	x29, sp
   1e0ac:	cbz	x0, 1e0d0 <scols_init_debug@@SMARTCOLS_2.25+0xb228>
   1e0b0:	str	x1, [x0, #192]
   1e0b4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1e0b8:	ldrb	w8, [x8, #2904]
   1e0bc:	mov	x19, x1
   1e0c0:	mov	x20, x0
   1e0c4:	tbnz	w8, #2, 1e0e4 <scols_init_debug@@SMARTCOLS_2.25+0xb23c>
   1e0c8:	mov	w0, wzr
   1e0cc:	b	1e0d4 <scols_init_debug@@SMARTCOLS_2.25+0xb22c>
   1e0d0:	mov	w0, #0xffffffea            	// #-22
   1e0d4:	ldp	x20, x19, [sp, #32]
   1e0d8:	ldr	x21, [sp, #16]
   1e0dc:	ldp	x29, x30, [sp], #48
   1e0e0:	ret
   1e0e4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e0e8:	ldr	x8, [x8, #4016]
   1e0ec:	ldr	x21, [x8]
   1e0f0:	bl	77c0 <getpid@plt>
   1e0f4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e0f8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e0fc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e100:	mov	w2, w0
   1e104:	add	x1, x1, #0x84b
   1e108:	add	x3, x3, #0xd10
   1e10c:	add	x4, x4, #0xd18
   1e110:	mov	x0, x21
   1e114:	bl	8280 <fprintf@plt>
   1e118:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e11c:	add	x1, x1, #0xf9a
   1e120:	mov	x0, x20
   1e124:	mov	x2, x19
   1e128:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e12c:	b	1e0c8 <scols_init_debug@@SMARTCOLS_2.25+0xb220>
   1e130:	stp	x29, x30, [sp, #-48]!
   1e134:	str	x21, [sp, #16]
   1e138:	stp	x20, x19, [sp, #32]
   1e13c:	mov	x29, sp
   1e140:	cbz	x0, 1e164 <scols_init_debug@@SMARTCOLS_2.25+0xb2bc>
   1e144:	str	x1, [x0, #200]
   1e148:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1e14c:	ldrb	w8, [x8, #2904]
   1e150:	mov	x19, x1
   1e154:	mov	x20, x0
   1e158:	tbnz	w8, #2, 1e178 <scols_init_debug@@SMARTCOLS_2.25+0xb2d0>
   1e15c:	mov	w0, wzr
   1e160:	b	1e168 <scols_init_debug@@SMARTCOLS_2.25+0xb2c0>
   1e164:	mov	w0, #0xffffffea            	// #-22
   1e168:	ldp	x20, x19, [sp, #32]
   1e16c:	ldr	x21, [sp, #16]
   1e170:	ldp	x29, x30, [sp], #48
   1e174:	ret
   1e178:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e17c:	ldr	x8, [x8, #4016]
   1e180:	ldr	x21, [x8]
   1e184:	bl	77c0 <getpid@plt>
   1e188:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e18c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e190:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e194:	mov	w2, w0
   1e198:	add	x1, x1, #0x84b
   1e19c:	add	x3, x3, #0xd10
   1e1a0:	add	x4, x4, #0xd18
   1e1a4:	mov	x0, x21
   1e1a8:	bl	8280 <fprintf@plt>
   1e1ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e1b0:	add	x1, x1, #0xfa9
   1e1b4:	mov	x0, x20
   1e1b8:	mov	x2, x19
   1e1bc:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e1c0:	b	1e15c <scols_init_debug@@SMARTCOLS_2.25+0xb2b4>
   1e1c4:	stp	x29, x30, [sp, #-48]!
   1e1c8:	str	x21, [sp, #16]
   1e1cc:	stp	x20, x19, [sp, #32]
   1e1d0:	mov	x29, sp
   1e1d4:	cbz	x0, 1e1f8 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   1e1d8:	str	x1, [x0, #144]
   1e1dc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1e1e0:	ldrb	w8, [x8, #2904]
   1e1e4:	mov	x19, x1
   1e1e8:	mov	x20, x0
   1e1ec:	tbnz	w8, #2, 1e20c <scols_init_debug@@SMARTCOLS_2.25+0xb364>
   1e1f0:	mov	w0, wzr
   1e1f4:	b	1e1fc <scols_init_debug@@SMARTCOLS_2.25+0xb354>
   1e1f8:	mov	w0, #0xffffffea            	// #-22
   1e1fc:	ldp	x20, x19, [sp, #32]
   1e200:	ldr	x21, [sp, #16]
   1e204:	ldp	x29, x30, [sp], #48
   1e208:	ret
   1e20c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e210:	ldr	x8, [x8, #4016]
   1e214:	ldr	x21, [x8]
   1e218:	bl	77c0 <getpid@plt>
   1e21c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e220:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e224:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e228:	mov	w2, w0
   1e22c:	add	x1, x1, #0x84b
   1e230:	add	x3, x3, #0xd10
   1e234:	add	x4, x4, #0xd18
   1e238:	mov	x0, x21
   1e23c:	bl	8280 <fprintf@plt>
   1e240:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e244:	add	x1, x1, #0xfbb
   1e248:	mov	x0, x20
   1e24c:	mov	x2, x19
   1e250:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e254:	b	1e1f0 <scols_init_debug@@SMARTCOLS_2.25+0xb348>
   1e258:	stp	x29, x30, [sp, #-48]!
   1e25c:	str	x21, [sp, #16]
   1e260:	stp	x20, x19, [sp, #32]
   1e264:	mov	x29, sp
   1e268:	cbz	x0, 1e28c <scols_init_debug@@SMARTCOLS_2.25+0xb3e4>
   1e26c:	str	w1, [x0, #220]
   1e270:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1e274:	ldrb	w8, [x8, #2904]
   1e278:	mov	w19, w1
   1e27c:	mov	x20, x0
   1e280:	tbnz	w8, #2, 1e2a0 <scols_init_debug@@SMARTCOLS_2.25+0xb3f8>
   1e284:	mov	w0, wzr
   1e288:	b	1e290 <scols_init_debug@@SMARTCOLS_2.25+0xb3e8>
   1e28c:	mov	w0, #0xffffffea            	// #-22
   1e290:	ldp	x20, x19, [sp, #32]
   1e294:	ldr	x21, [sp, #16]
   1e298:	ldp	x29, x30, [sp], #48
   1e29c:	ret
   1e2a0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e2a4:	ldr	x8, [x8, #4016]
   1e2a8:	ldr	x21, [x8]
   1e2ac:	bl	77c0 <getpid@plt>
   1e2b0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e2b4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e2b8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e2bc:	mov	w2, w0
   1e2c0:	add	x1, x1, #0x84b
   1e2c4:	add	x3, x3, #0xd10
   1e2c8:	add	x4, x4, #0xd18
   1e2cc:	mov	x0, x21
   1e2d0:	bl	8280 <fprintf@plt>
   1e2d4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e2d8:	add	x1, x1, #0xfcd
   1e2dc:	mov	x0, x20
   1e2e0:	mov	w2, w19
   1e2e4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e2e8:	b	1e284 <scols_init_debug@@SMARTCOLS_2.25+0xb3dc>
   1e2ec:	stp	x29, x30, [sp, #-48]!
   1e2f0:	str	x21, [sp, #16]
   1e2f4:	stp	x20, x19, [sp, #32]
   1e2f8:	mov	x29, sp
   1e2fc:	cbz	x0, 1e38c <scols_init_debug@@SMARTCOLS_2.25+0xb4e4>
   1e300:	mov	x19, x0
   1e304:	mov	x0, x1
   1e308:	bl	13940 <scols_init_debug@@SMARTCOLS_2.25+0xa98>
   1e30c:	str	x0, [x19, #128]
   1e310:	cbz	x0, 1e394 <scols_init_debug@@SMARTCOLS_2.25+0xb4ec>
   1e314:	add	x20, x19, #0xe0
   1e318:	mov	x1, x0
   1e31c:	mov	w2, #0x3f                  	// #63
   1e320:	mov	x0, x20
   1e324:	bl	8090 <strncpy@plt>
   1e328:	strb	wzr, [x19, #287]
   1e32c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1e330:	ldrb	w8, [x8, #2904]
   1e334:	mov	w0, wzr
   1e338:	tbz	w8, #2, 1e3a0 <scols_init_debug@@SMARTCOLS_2.25+0xb4f8>
   1e33c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e340:	ldr	x8, [x8, #4016]
   1e344:	ldr	x21, [x8]
   1e348:	bl	77c0 <getpid@plt>
   1e34c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e350:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e354:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e358:	mov	w2, w0
   1e35c:	add	x1, x1, #0x84b
   1e360:	add	x3, x3, #0xd10
   1e364:	add	x4, x4, #0xd18
   1e368:	mov	x0, x21
   1e36c:	bl	8280 <fprintf@plt>
   1e370:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e374:	add	x1, x1, #0xfda
   1e378:	mov	x0, x19
   1e37c:	mov	x2, x20
   1e380:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e384:	mov	w0, wzr
   1e388:	b	1e3a0 <scols_init_debug@@SMARTCOLS_2.25+0xb4f8>
   1e38c:	mov	w0, #0xffffffea            	// #-22
   1e390:	b	1e3a0 <scols_init_debug@@SMARTCOLS_2.25+0xb4f8>
   1e394:	bl	8150 <__errno_location@plt>
   1e398:	ldr	w8, [x0]
   1e39c:	neg	w0, w8
   1e3a0:	ldp	x20, x19, [sp, #32]
   1e3a4:	ldr	x21, [sp, #16]
   1e3a8:	ldp	x29, x30, [sp], #48
   1e3ac:	ret
   1e3b0:	sub	sp, sp, #0xf0
   1e3b4:	stp	x29, x30, [sp, #160]
   1e3b8:	stp	x26, x25, [sp, #176]
   1e3bc:	stp	x24, x23, [sp, #192]
   1e3c0:	stp	x22, x21, [sp, #208]
   1e3c4:	stp	x20, x19, [sp, #224]
   1e3c8:	add	x29, sp, #0xa0
   1e3cc:	cbz	x0, 1e468 <scols_init_debug@@SMARTCOLS_2.25+0xb5c0>
   1e3d0:	ldrb	w8, [x0]
   1e3d4:	mov	x19, x0
   1e3d8:	cbz	w8, 1e468 <scols_init_debug@@SMARTCOLS_2.25+0xb5c0>
   1e3dc:	ldr	x0, [x19, #128]
   1e3e0:	cbz	x0, 1e468 <scols_init_debug@@SMARTCOLS_2.25+0xb5c0>
   1e3e4:	adrp	x25, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1e3e8:	ldrb	w8, [x25, #2904]
   1e3ec:	tbnz	w8, #4, 1e70c <scols_init_debug@@SMARTCOLS_2.25+0xb864>
   1e3f0:	ldr	w8, [x19, #220]
   1e3f4:	mov	w9, #0x2                   	// #2
   1e3f8:	bic	w22, w9, w8, lsl #1
   1e3fc:	orr	w1, w22, #0x80000
   1e400:	bl	7890 <open@plt>
   1e404:	tbnz	w0, #31, 1e48c <scols_init_debug@@SMARTCOLS_2.25+0xb5e4>
   1e408:	mov	w20, w0
   1e40c:	ldrb	w8, [x25, #2904]
   1e410:	tbnz	w8, #4, 1e758 <scols_init_debug@@SMARTCOLS_2.25+0xb8b0>
   1e414:	ldr	w0, [x19, #136]
   1e418:	cmn	w0, #0x1
   1e41c:	b.eq	1e440 <scols_init_debug@@SMARTCOLS_2.25+0xb598>  // b.none
   1e420:	ldr	w8, [x19, #140]
   1e424:	cmp	w8, w22
   1e428:	b.eq	1e440 <scols_init_debug@@SMARTCOLS_2.25+0xb598>  // b.none
   1e42c:	ldrb	w8, [x25, #2904]
   1e430:	tbnz	w8, #4, 1e8b0 <scols_init_debug@@SMARTCOLS_2.25+0xba08>
   1e434:	bl	7ae0 <close@plt>
   1e438:	movi	d0, #0xffffffff
   1e43c:	str	d0, [x19, #136]
   1e440:	ldr	w8, [x19, #152]
   1e444:	add	x23, x19, #0xa8
   1e448:	cbz	w22, 1e4dc <scols_init_debug@@SMARTCOLS_2.25+0xb634>
   1e44c:	ldr	w9, [x19, #220]
   1e450:	and	w8, w8, #0xfffffffc
   1e454:	orr	w8, w8, #0x2
   1e458:	str	w8, [x19, #152]
   1e45c:	and	w9, w9, #0xfffffffe
   1e460:	str	w9, [x19, #220]
   1e464:	b	1e4f0 <scols_init_debug@@SMARTCOLS_2.25+0xb648>
   1e468:	mov	w24, #0xffffffea            	// #-22
   1e46c:	mov	w0, w24
   1e470:	ldp	x20, x19, [sp, #224]
   1e474:	ldp	x22, x21, [sp, #208]
   1e478:	ldp	x24, x23, [sp, #192]
   1e47c:	ldp	x26, x25, [sp, #176]
   1e480:	ldp	x29, x30, [sp, #160]
   1e484:	add	sp, sp, #0xf0
   1e488:	ret
   1e48c:	cbz	w22, 1e4c4 <scols_init_debug@@SMARTCOLS_2.25+0xb61c>
   1e490:	bl	8150 <__errno_location@plt>
   1e494:	ldr	w8, [x0]
   1e498:	cmp	w8, #0x1e
   1e49c:	b.eq	1e4a8 <scols_init_debug@@SMARTCOLS_2.25+0xb600>  // b.none
   1e4a0:	cmp	w8, #0xd
   1e4a4:	b.ne	1e4c4 <scols_init_debug@@SMARTCOLS_2.25+0xb61c>  // b.any
   1e4a8:	ldr	x0, [x19, #128]
   1e4ac:	mov	w1, wzr
   1e4b0:	bl	7890 <open@plt>
   1e4b4:	tbnz	w0, #31, 1e4c4 <scols_init_debug@@SMARTCOLS_2.25+0xb61c>
   1e4b8:	mov	w20, w0
   1e4bc:	mov	w22, wzr
   1e4c0:	b	1e40c <scols_init_debug@@SMARTCOLS_2.25+0xb564>
   1e4c4:	ldrb	w8, [x25, #2904]
   1e4c8:	tbnz	w8, #4, 1e868 <scols_init_debug@@SMARTCOLS_2.25+0xb9c0>
   1e4cc:	bl	8150 <__errno_location@plt>
   1e4d0:	ldr	w8, [x0]
   1e4d4:	neg	w24, w8
   1e4d8:	b	1e46c <scols_init_debug@@SMARTCOLS_2.25+0xb5c4>
   1e4dc:	ldr	w9, [x19, #220]
   1e4e0:	orr	w8, w8, #0x1
   1e4e4:	str	w8, [x19, #152]
   1e4e8:	orr	w8, w9, #0x1
   1e4ec:	str	w8, [x19, #220]
   1e4f0:	mov	w24, #0x11                  	// #17
   1e4f4:	bl	8150 <__errno_location@plt>
   1e4f8:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e4fc:	ldr	q0, [x8, #3328]
   1e500:	mov	x21, x0
   1e504:	str	q0, [sp]
   1e508:	mov	x0, x19
   1e50c:	str	wzr, [x21]
   1e510:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1e514:	mov	w22, w0
   1e518:	tbz	w0, #31, 1e5f0 <scols_init_debug@@SMARTCOLS_2.25+0xb748>
   1e51c:	ldrb	w8, [x19, #156]
   1e520:	tbz	w8, #3, 1e554 <scols_init_debug@@SMARTCOLS_2.25+0xb6ac>
   1e524:	ldr	w8, [x21]
   1e528:	cmp	w8, #0xd
   1e52c:	b.eq	1e538 <scols_init_debug@@SMARTCOLS_2.25+0xb690>  // b.none
   1e530:	cmp	w8, #0x2
   1e534:	b.ne	1e554 <scols_init_debug@@SMARTCOLS_2.25+0xb6ac>  // b.any
   1e538:	ldr	q0, [sp]
   1e53c:	add	x0, sp, #0x10
   1e540:	mov	x1, xzr
   1e544:	str	q0, [sp, #16]
   1e548:	bl	7d30 <nanosleep@plt>
   1e54c:	subs	w24, w24, #0x1
   1e550:	b.ne	1e508 <scols_init_debug@@SMARTCOLS_2.25+0xb660>  // b.any
   1e554:	ldr	w8, [x21]
   1e558:	mov	w23, wzr
   1e55c:	mov	w26, wzr
   1e560:	neg	w24, w8
   1e564:	tbnz	w20, #31, 1e570 <scols_init_debug@@SMARTCOLS_2.25+0xb6c8>
   1e568:	mov	w0, w20
   1e56c:	bl	7ae0 <close@plt>
   1e570:	cmn	w24, #0x10
   1e574:	cset	w8, eq  // eq = none
   1e578:	eor	w9, w23, #0x1
   1e57c:	orr	w8, w9, w8
   1e580:	tbnz	w8, #0, 1e594 <scols_init_debug@@SMARTCOLS_2.25+0xb6ec>
   1e584:	mov	w1, #0x4c01                	// #19457
   1e588:	mov	w0, w22
   1e58c:	mov	w2, wzr
   1e590:	bl	82c0 <ioctl@plt>
   1e594:	cbz	w26, 1e59c <scols_init_debug@@SMARTCOLS_2.25+0xb6f4>
   1e598:	str	w26, [x21]
   1e59c:	ldrb	w8, [x25, #2904]
   1e5a0:	tbz	w8, #4, 1e46c <scols_init_debug@@SMARTCOLS_2.25+0xb5c4>
   1e5a4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e5a8:	ldr	x8, [x8, #4016]
   1e5ac:	ldr	x20, [x8]
   1e5b0:	bl	77c0 <getpid@plt>
   1e5b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e5b8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e5bc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e5c0:	mov	w2, w0
   1e5c4:	add	x1, x1, #0x84b
   1e5c8:	add	x3, x3, #0xd10
   1e5cc:	add	x4, x4, #0xfee
   1e5d0:	mov	x0, x20
   1e5d4:	bl	8280 <fprintf@plt>
   1e5d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e5dc:	add	x1, x1, #0xe3
   1e5e0:	mov	x0, x19
   1e5e4:	mov	w2, w24
   1e5e8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e5ec:	b	1e46c <scols_init_debug@@SMARTCOLS_2.25+0xb5c4>
   1e5f0:	ldrb	w8, [x25, #2904]
   1e5f4:	tbnz	w8, #4, 1e8fc <scols_init_debug@@SMARTCOLS_2.25+0xba54>
   1e5f8:	mov	w1, #0x4c00                	// #19456
   1e5fc:	mov	w0, w22
   1e600:	mov	w2, w20
   1e604:	bl	82c0 <ioctl@plt>
   1e608:	tbnz	w0, #31, 1e6bc <scols_init_debug@@SMARTCOLS_2.25+0xb814>
   1e60c:	ldrb	w8, [x25, #2904]
   1e610:	tbnz	w8, #4, 1e950 <scols_init_debug@@SMARTCOLS_2.25+0xbaa8>
   1e614:	ldr	x1, [x19, #144]
   1e618:	cbz	x1, 1e628 <scols_init_debug@@SMARTCOLS_2.25+0xb780>
   1e61c:	mov	x0, x19
   1e620:	bl	1ed70 <scols_init_debug@@SMARTCOLS_2.25+0xbec8>
   1e624:	tbnz	w0, #31, 1e7f4 <scols_init_debug@@SMARTCOLS_2.25+0xb94c>
   1e628:	mov	w1, #0x4c04                	// #19460
   1e62c:	mov	w0, w22
   1e630:	mov	x2, x23
   1e634:	bl	82c0 <ioctl@plt>
   1e638:	cbz	w0, 1e67c <scols_init_debug@@SMARTCOLS_2.25+0xb7d4>
   1e63c:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1e640:	ldr	q0, [x8, #3504]
   1e644:	str	q0, [sp]
   1e648:	ldr	w26, [x21]
   1e64c:	cmp	w26, #0xb
   1e650:	b.ne	1e7a0 <scols_init_debug@@SMARTCOLS_2.25+0xb8f8>  // b.any
   1e654:	ldr	q0, [sp]
   1e658:	add	x0, sp, #0x10
   1e65c:	mov	x1, xzr
   1e660:	str	q0, [sp, #16]
   1e664:	bl	7d30 <nanosleep@plt>
   1e668:	mov	w1, #0x4c04                	// #19460
   1e66c:	mov	w0, w22
   1e670:	mov	x2, x23
   1e674:	bl	82c0 <ioctl@plt>
   1e678:	cbnz	w0, 1e648 <scols_init_debug@@SMARTCOLS_2.25+0xb7a0>
   1e67c:	ldrb	w8, [x25, #2904]
   1e680:	tbnz	w8, #4, 1ea50 <scols_init_debug@@SMARTCOLS_2.25+0xbba8>
   1e684:	ldr	x8, [x19, #192]
   1e688:	cbnz	x8, 1e694 <scols_init_debug@@SMARTCOLS_2.25+0xb7ec>
   1e68c:	ldr	x8, [x19, #200]
   1e690:	cbz	x8, 1ea38 <scols_init_debug@@SMARTCOLS_2.25+0xbb90>
   1e694:	add	x1, sp, #0x10
   1e698:	mov	w0, w20
   1e69c:	bl	25798 <scols_init_debug@@SMARTCOLS_2.25+0x128f0>
   1e6a0:	cbz	w0, 1e800 <scols_init_debug@@SMARTCOLS_2.25+0xb958>
   1e6a4:	ldrb	w8, [x25, #2904]
   1e6a8:	tbnz	w8, #2, 1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xbbf0>
   1e6ac:	ldr	w8, [x21]
   1e6b0:	neg	w24, w8
   1e6b4:	cbnz	w24, 1ea40 <scols_init_debug@@SMARTCOLS_2.25+0xbb98>
   1e6b8:	b	1ec00 <scols_init_debug@@SMARTCOLS_2.25+0xbd58>
   1e6bc:	ldr	w26, [x21]
   1e6c0:	ldrb	w8, [x25, #2904]
   1e6c4:	neg	w24, w26
   1e6c8:	tbz	w8, #4, 1ea44 <scols_init_debug@@SMARTCOLS_2.25+0xbb9c>
   1e6cc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e6d0:	ldr	x8, [x8, #4016]
   1e6d4:	ldr	x23, [x8]
   1e6d8:	bl	77c0 <getpid@plt>
   1e6dc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e6e0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e6e4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e6e8:	mov	w2, w0
   1e6ec:	add	x1, x1, #0x84b
   1e6f0:	add	x3, x3, #0xd10
   1e6f4:	add	x4, x4, #0xfee
   1e6f8:	mov	x0, x23
   1e6fc:	bl	8280 <fprintf@plt>
   1e700:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e704:	add	x1, x1, #0x7a
   1e708:	b	1e7e8 <scols_init_debug@@SMARTCOLS_2.25+0xb940>
   1e70c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e710:	ldr	x8, [x8, #4016]
   1e714:	ldr	x20, [x8]
   1e718:	bl	77c0 <getpid@plt>
   1e71c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e720:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e724:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e728:	mov	w2, w0
   1e72c:	add	x1, x1, #0x84b
   1e730:	add	x3, x3, #0xd10
   1e734:	add	x4, x4, #0xfee
   1e738:	mov	x0, x20
   1e73c:	bl	8280 <fprintf@plt>
   1e740:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e744:	add	x1, x1, #0xff4
   1e748:	mov	x0, x19
   1e74c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e750:	ldr	x0, [x19, #128]
   1e754:	b	1e3f0 <scols_init_debug@@SMARTCOLS_2.25+0xb548>
   1e758:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e75c:	ldr	x8, [x8, #4016]
   1e760:	ldr	x21, [x8]
   1e764:	bl	77c0 <getpid@plt>
   1e768:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e76c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e770:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e774:	mov	w2, w0
   1e778:	add	x1, x1, #0x84b
   1e77c:	add	x3, x3, #0xd10
   1e780:	add	x4, x4, #0xfee
   1e784:	mov	x0, x21
   1e788:	bl	8280 <fprintf@plt>
   1e78c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e790:	add	x1, x1, #0x28
   1e794:	mov	x0, x19
   1e798:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e79c:	b	1e414 <scols_init_debug@@SMARTCOLS_2.25+0xb56c>
   1e7a0:	ldrb	w8, [x25, #2904]
   1e7a4:	neg	w24, w26
   1e7a8:	tbz	w8, #4, 1ea44 <scols_init_debug@@SMARTCOLS_2.25+0xbb9c>
   1e7ac:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e7b0:	ldr	x8, [x8, #4016]
   1e7b4:	ldr	x23, [x8]
   1e7b8:	bl	77c0 <getpid@plt>
   1e7bc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e7c0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e7c4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e7c8:	mov	w2, w0
   1e7cc:	add	x1, x1, #0x84b
   1e7d0:	add	x3, x3, #0xd10
   1e7d4:	add	x4, x4, #0xfee
   1e7d8:	mov	x0, x23
   1e7dc:	bl	8280 <fprintf@plt>
   1e7e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e7e4:	add	x1, x1, #0xa1
   1e7e8:	mov	x0, x19
   1e7ec:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e7f0:	b	1ea44 <scols_init_debug@@SMARTCOLS_2.25+0xbb9c>
   1e7f4:	mov	w24, w0
   1e7f8:	neg	w26, w0
   1e7fc:	b	1ea44 <scols_init_debug@@SMARTCOLS_2.25+0xbb9c>
   1e800:	ldr	w8, [sp, #32]
   1e804:	and	w8, w8, #0xf000
   1e808:	cmp	w8, #0x6, lsl #12
   1e80c:	b.ne	1e944 <scols_init_debug@@SMARTCOLS_2.25+0xba9c>  // b.any
   1e810:	sub	x1, x29, #0x10
   1e814:	mov	w0, w20
   1e818:	bl	13348 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   1e81c:	cbz	w0, 1e998 <scols_init_debug@@SMARTCOLS_2.25+0xbaf0>
   1e820:	ldrb	w8, [x25, #2904]
   1e824:	tbz	w8, #2, 1e6ac <scols_init_debug@@SMARTCOLS_2.25+0xb804>
   1e828:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e82c:	ldr	x8, [x8, #4016]
   1e830:	ldr	x24, [x8]
   1e834:	bl	77c0 <getpid@plt>
   1e838:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e83c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e840:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e844:	mov	w2, w0
   1e848:	add	x1, x1, #0x84b
   1e84c:	add	x3, x3, #0xd10
   1e850:	add	x4, x4, #0xd18
   1e854:	mov	x0, x24
   1e858:	bl	8280 <fprintf@plt>
   1e85c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e860:	add	x1, x1, #0x430
   1e864:	b	1ead4 <scols_init_debug@@SMARTCOLS_2.25+0xbc2c>
   1e868:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e86c:	ldr	x8, [x8, #4016]
   1e870:	ldr	x20, [x8]
   1e874:	bl	77c0 <getpid@plt>
   1e878:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e87c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e880:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e884:	mov	w2, w0
   1e888:	add	x1, x1, #0x84b
   1e88c:	add	x3, x3, #0xd10
   1e890:	add	x4, x4, #0xfee
   1e894:	mov	x0, x20
   1e898:	bl	8280 <fprintf@plt>
   1e89c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e8a0:	add	x1, x1, #0xb
   1e8a4:	mov	x0, x19
   1e8a8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e8ac:	b	1e4cc <scols_init_debug@@SMARTCOLS_2.25+0xb624>
   1e8b0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e8b4:	ldr	x8, [x8, #4016]
   1e8b8:	ldr	x21, [x8]
   1e8bc:	bl	77c0 <getpid@plt>
   1e8c0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e8c4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e8c8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e8cc:	mov	w2, w0
   1e8d0:	add	x1, x1, #0x84b
   1e8d4:	add	x3, x3, #0xd10
   1e8d8:	add	x4, x4, #0xfee
   1e8dc:	mov	x0, x21
   1e8e0:	bl	8280 <fprintf@plt>
   1e8e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e8e8:	add	x1, x1, #0x3e
   1e8ec:	mov	x0, x19
   1e8f0:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e8f4:	ldr	w0, [x19, #136]
   1e8f8:	b	1e434 <scols_init_debug@@SMARTCOLS_2.25+0xb58c>
   1e8fc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e900:	ldr	x8, [x8, #4016]
   1e904:	ldr	x24, [x8]
   1e908:	bl	77c0 <getpid@plt>
   1e90c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e910:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e914:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e918:	mov	w2, w0
   1e91c:	add	x1, x1, #0x84b
   1e920:	add	x3, x3, #0xd10
   1e924:	add	x4, x4, #0xfee
   1e928:	mov	x0, x24
   1e92c:	bl	8280 <fprintf@plt>
   1e930:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e934:	add	x1, x1, #0x6a
   1e938:	mov	x0, x19
   1e93c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e940:	b	1e5f8 <scols_init_debug@@SMARTCOLS_2.25+0xb750>
   1e944:	ldr	x8, [sp, #64]
   1e948:	stur	x8, [x29, #-16]
   1e94c:	b	1e99c <scols_init_debug@@SMARTCOLS_2.25+0xbaf4>
   1e950:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e954:	ldr	x8, [x8, #4016]
   1e958:	ldr	x24, [x8]
   1e95c:	bl	77c0 <getpid@plt>
   1e960:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1e964:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e968:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1e96c:	mov	w2, w0
   1e970:	add	x1, x1, #0x84b
   1e974:	add	x3, x3, #0xd10
   1e978:	add	x4, x4, #0xfee
   1e97c:	mov	x0, x24
   1e980:	bl	8280 <fprintf@plt>
   1e984:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1e988:	add	x1, x1, #0x91
   1e98c:	mov	x0, x19
   1e990:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1e994:	b	1e614 <scols_init_debug@@SMARTCOLS_2.25+0xb76c>
   1e998:	ldur	x8, [x29, #-16]
   1e99c:	cbz	x8, 1ea30 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>
   1e9a0:	ldr	x10, [x19, #192]
   1e9a4:	subs	x9, x8, x10
   1e9a8:	b.ls	1ea30 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>  // b.plast
   1e9ac:	cbz	x10, 1e9b8 <scols_init_debug@@SMARTCOLS_2.25+0xbb10>
   1e9b0:	mov	x8, x9
   1e9b4:	stur	x9, [x29, #-16]
   1e9b8:	ldr	x9, [x19, #200]
   1e9bc:	cbz	x9, 1e9cc <scols_init_debug@@SMARTCOLS_2.25+0xbb24>
   1e9c0:	cmp	x9, x8
   1e9c4:	b.cs	1e9cc <scols_init_debug@@SMARTCOLS_2.25+0xbb24>  // b.hs, b.nlast
   1e9c8:	stur	x9, [x29, #-16]
   1e9cc:	mov	x0, x19
   1e9d0:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1e9d4:	tbnz	w0, #31, 1eae0 <scols_init_debug@@SMARTCOLS_2.25+0xbc38>
   1e9d8:	sub	x1, x29, #0x8
   1e9dc:	mov	w24, w0
   1e9e0:	bl	13348 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   1e9e4:	cbz	w0, 1eb28 <scols_init_debug@@SMARTCOLS_2.25+0xbc80>
   1e9e8:	ldrb	w8, [x25, #2904]
   1e9ec:	tbz	w8, #2, 1e6ac <scols_init_debug@@SMARTCOLS_2.25+0xb804>
   1e9f0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1e9f4:	ldr	x8, [x8, #4016]
   1e9f8:	ldr	x24, [x8]
   1e9fc:	bl	77c0 <getpid@plt>
   1ea00:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ea04:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ea08:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ea0c:	mov	w2, w0
   1ea10:	add	x1, x1, #0x84b
   1ea14:	add	x3, x3, #0xd10
   1ea18:	add	x4, x4, #0xd18
   1ea1c:	mov	x0, x24
   1ea20:	bl	8280 <fprintf@plt>
   1ea24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ea28:	add	x1, x1, #0x488
   1ea2c:	b	1ead4 <scols_init_debug@@SMARTCOLS_2.25+0xbc2c>
   1ea30:	ldrb	w8, [x25, #2904]
   1ea34:	tbnz	w8, #2, 1eb84 <scols_init_debug@@SMARTCOLS_2.25+0xbcdc>
   1ea38:	mov	w24, wzr
   1ea3c:	cbz	w24, 1ec00 <scols_init_debug@@SMARTCOLS_2.25+0xbd58>
   1ea40:	mov	w26, wzr
   1ea44:	mov	w23, #0x1                   	// #1
   1ea48:	tbz	w20, #31, 1e568 <scols_init_debug@@SMARTCOLS_2.25+0xb6c0>
   1ea4c:	b	1e570 <scols_init_debug@@SMARTCOLS_2.25+0xb6c8>
   1ea50:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ea54:	ldr	x8, [x8, #4016]
   1ea58:	ldr	x24, [x8]
   1ea5c:	bl	77c0 <getpid@plt>
   1ea60:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ea64:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ea68:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ea6c:	mov	w2, w0
   1ea70:	add	x1, x1, #0x84b
   1ea74:	add	x3, x3, #0xd10
   1ea78:	add	x4, x4, #0xfee
   1ea7c:	mov	x0, x24
   1ea80:	bl	8280 <fprintf@plt>
   1ea84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ea88:	add	x1, x1, #0xbe
   1ea8c:	mov	x0, x19
   1ea90:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ea94:	b	1e684 <scols_init_debug@@SMARTCOLS_2.25+0xb7dc>
   1ea98:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ea9c:	ldr	x8, [x8, #4016]
   1eaa0:	ldr	x24, [x8]
   1eaa4:	bl	77c0 <getpid@plt>
   1eaa8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1eaac:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1eab0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1eab4:	mov	w2, w0
   1eab8:	add	x1, x1, #0x84b
   1eabc:	add	x3, x3, #0xd10
   1eac0:	add	x4, x4, #0xd18
   1eac4:	mov	x0, x24
   1eac8:	bl	8280 <fprintf@plt>
   1eacc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ead0:	add	x1, x1, #0x413
   1ead4:	mov	x0, x19
   1ead8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1eadc:	b	1e6ac <scols_init_debug@@SMARTCOLS_2.25+0xb804>
   1eae0:	ldrb	w8, [x25, #2904]
   1eae4:	tbz	w8, #2, 1e6ac <scols_init_debug@@SMARTCOLS_2.25+0xb804>
   1eae8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1eaec:	ldr	x8, [x8, #4016]
   1eaf0:	ldr	x24, [x8]
   1eaf4:	bl	77c0 <getpid@plt>
   1eaf8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1eafc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1eb00:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1eb04:	mov	w2, w0
   1eb08:	add	x1, x1, #0x84b
   1eb0c:	add	x3, x3, #0xd10
   1eb10:	add	x4, x4, #0xd18
   1eb14:	mov	x0, x24
   1eb18:	bl	8280 <fprintf@plt>
   1eb1c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1eb20:	add	x1, x1, #0x472
   1eb24:	b	1ead4 <scols_init_debug@@SMARTCOLS_2.25+0xbc2c>
   1eb28:	ldur	x8, [x29, #-16]
   1eb2c:	tst	x8, #0x1ff
   1eb30:	b.eq	1eb44 <scols_init_debug@@SMARTCOLS_2.25+0xbc9c>  // b.none
   1eb34:	ldrb	w9, [x25, #2904]
   1eb38:	tbnz	w9, #2, 1ec7c <scols_init_debug@@SMARTCOLS_2.25+0xbdd4>
   1eb3c:	and	x8, x8, #0xfffffffffffffe00
   1eb40:	stur	x8, [x29, #-16]
   1eb44:	ldur	x9, [x29, #-8]
   1eb48:	cmp	x8, x9
   1eb4c:	b.eq	1ea38 <scols_init_debug@@SMARTCOLS_2.25+0xbb90>  // b.none
   1eb50:	ldrb	w8, [x25, #2904]
   1eb54:	tbnz	w8, #2, 1ecd0 <scols_init_debug@@SMARTCOLS_2.25+0xbe28>
   1eb58:	mov	x0, x19
   1eb5c:	bl	1f030 <scols_init_debug@@SMARTCOLS_2.25+0xc188>
   1eb60:	cbz	w0, 1ebcc <scols_init_debug@@SMARTCOLS_2.25+0xbd24>
   1eb64:	ldr	w8, [x21]
   1eb68:	cmp	w8, #0x19
   1eb6c:	b.eq	1eb78 <scols_init_debug@@SMARTCOLS_2.25+0xbcd0>  // b.none
   1eb70:	cmp	w8, #0x16
   1eb74:	b.ne	1e6b0 <scols_init_debug@@SMARTCOLS_2.25+0xb808>  // b.any
   1eb78:	mov	w8, #0x22                  	// #34
   1eb7c:	str	w8, [x21]
   1eb80:	b	1e6b0 <scols_init_debug@@SMARTCOLS_2.25+0xb808>
   1eb84:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1eb88:	ldr	x8, [x8, #4016]
   1eb8c:	ldr	x24, [x8]
   1eb90:	bl	77c0 <getpid@plt>
   1eb94:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1eb98:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1eb9c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1eba0:	mov	w2, w0
   1eba4:	add	x1, x1, #0x84b
   1eba8:	add	x3, x3, #0xd10
   1ebac:	add	x4, x4, #0xd18
   1ebb0:	mov	x0, x24
   1ebb4:	bl	8280 <fprintf@plt>
   1ebb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ebbc:	add	x1, x1, #0x450
   1ebc0:	mov	x0, x19
   1ebc4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ebc8:	b	1ea38 <scols_init_debug@@SMARTCOLS_2.25+0xbb90>
   1ebcc:	sub	x1, x29, #0x8
   1ebd0:	mov	w0, w24
   1ebd4:	bl	13348 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   1ebd8:	cbnz	w0, 1e6ac <scols_init_debug@@SMARTCOLS_2.25+0xb804>
   1ebdc:	ldp	x8, x9, [x29, #-16]
   1ebe0:	cmp	x8, x9
   1ebe4:	b.eq	1ea38 <scols_init_debug@@SMARTCOLS_2.25+0xbb90>  // b.none
   1ebe8:	mov	w8, #0x22                  	// #34
   1ebec:	str	w8, [x21]
   1ebf0:	ldrb	w8, [x25, #2904]
   1ebf4:	tbnz	w8, #2, 1ed24 <scols_init_debug@@SMARTCOLS_2.25+0xbe7c>
   1ebf8:	mov	w24, #0xffffffde            	// #-34
   1ebfc:	cbnz	w24, 1ea40 <scols_init_debug@@SMARTCOLS_2.25+0xbb98>
   1ec00:	mov	w0, w20
   1ec04:	bl	7ae0 <close@plt>
   1ec08:	mov	w2, #0xe8                  	// #232
   1ec0c:	mov	x0, x23
   1ec10:	mov	w1, wzr
   1ec14:	bl	7960 <memset@plt>
   1ec18:	ldrb	w8, [x19, #156]
   1ec1c:	mov	w9, #0xfa                  	// #250
   1ec20:	and	w8, w8, w9
   1ec24:	strb	w8, [x19, #156]
   1ec28:	ldrb	w8, [x25, #2904]
   1ec2c:	tbz	w8, #4, 1e46c <scols_init_debug@@SMARTCOLS_2.25+0xb5c4>
   1ec30:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ec34:	ldr	x8, [x8, #4016]
   1ec38:	ldr	x20, [x8]
   1ec3c:	bl	77c0 <getpid@plt>
   1ec40:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ec44:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ec48:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ec4c:	mov	w2, w0
   1ec50:	add	x1, x1, #0x84b
   1ec54:	add	x3, x3, #0xd10
   1ec58:	add	x4, x4, #0xfee
   1ec5c:	mov	x0, x20
   1ec60:	bl	8280 <fprintf@plt>
   1ec64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ec68:	add	x1, x1, #0xd4
   1ec6c:	mov	x0, x19
   1ec70:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ec74:	mov	w24, wzr
   1ec78:	b	1e46c <scols_init_debug@@SMARTCOLS_2.25+0xb5c4>
   1ec7c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ec80:	ldr	x8, [x8, #4016]
   1ec84:	mov	x26, x25
   1ec88:	ldr	x25, [x8]
   1ec8c:	bl	77c0 <getpid@plt>
   1ec90:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ec94:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ec98:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ec9c:	mov	w2, w0
   1eca0:	add	x1, x1, #0x84b
   1eca4:	add	x3, x3, #0xd10
   1eca8:	add	x4, x4, #0xd18
   1ecac:	mov	x0, x25
   1ecb0:	mov	x25, x26
   1ecb4:	bl	8280 <fprintf@plt>
   1ecb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ecbc:	add	x1, x1, #0x4a9
   1ecc0:	mov	x0, x19
   1ecc4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ecc8:	ldur	x8, [x29, #-16]
   1eccc:	b	1eb3c <scols_init_debug@@SMARTCOLS_2.25+0xbc94>
   1ecd0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ecd4:	ldr	x8, [x8, #4016]
   1ecd8:	mov	x26, x25
   1ecdc:	ldr	x25, [x8]
   1ece0:	bl	77c0 <getpid@plt>
   1ece4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ece8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ecec:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ecf0:	mov	w2, w0
   1ecf4:	add	x1, x1, #0x84b
   1ecf8:	add	x3, x3, #0xd10
   1ecfc:	add	x4, x4, #0xd18
   1ed00:	mov	x0, x25
   1ed04:	mov	x25, x26
   1ed08:	bl	8280 <fprintf@plt>
   1ed0c:	ldp	x3, x2, [x29, #-16]
   1ed10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ed14:	add	x1, x1, #0x4d6
   1ed18:	mov	x0, x19
   1ed1c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ed20:	b	1eb58 <scols_init_debug@@SMARTCOLS_2.25+0xbcb0>
   1ed24:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ed28:	ldr	x8, [x8, #4016]
   1ed2c:	ldr	x24, [x8]
   1ed30:	bl	77c0 <getpid@plt>
   1ed34:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ed38:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ed3c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ed40:	mov	w2, w0
   1ed44:	add	x1, x1, #0x84b
   1ed48:	add	x3, x3, #0xd10
   1ed4c:	add	x4, x4, #0xd18
   1ed50:	mov	x0, x24
   1ed54:	bl	8280 <fprintf@plt>
   1ed58:	ldp	x3, x2, [x29, #-16]
   1ed5c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ed60:	add	x1, x1, #0x50c
   1ed64:	mov	x0, x19
   1ed68:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ed6c:	b	1e6ac <scols_init_debug@@SMARTCOLS_2.25+0xb804>
   1ed70:	stp	x29, x30, [sp, #-48]!
   1ed74:	str	x21, [sp, #16]
   1ed78:	stp	x20, x19, [sp, #32]
   1ed7c:	mov	x29, sp
   1ed80:	mov	x20, x1
   1ed84:	mov	x19, x0
   1ed88:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1ed8c:	tbnz	w0, #31, 1edb4 <scols_init_debug@@SMARTCOLS_2.25+0xbf0c>
   1ed90:	mov	w1, #0x4c09                	// #19465
   1ed94:	mov	x2, x20
   1ed98:	bl	82c0 <ioctl@plt>
   1ed9c:	tbnz	w0, #31, 1edbc <scols_init_debug@@SMARTCOLS_2.25+0xbf14>
   1eda0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1eda4:	ldrb	w8, [x8, #2904]
   1eda8:	tbnz	w8, #2, 1ede8 <scols_init_debug@@SMARTCOLS_2.25+0xbf40>
   1edac:	mov	w20, wzr
   1edb0:	b	1edd4 <scols_init_debug@@SMARTCOLS_2.25+0xbf2c>
   1edb4:	mov	w20, #0xffffffea            	// #-22
   1edb8:	b	1edd4 <scols_init_debug@@SMARTCOLS_2.25+0xbf2c>
   1edbc:	bl	8150 <__errno_location@plt>
   1edc0:	ldr	w8, [x0]
   1edc4:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1edc8:	ldrb	w9, [x9, #2904]
   1edcc:	neg	w20, w8
   1edd0:	tbnz	w9, #2, 1ee30 <scols_init_debug@@SMARTCOLS_2.25+0xbf88>
   1edd4:	mov	w0, w20
   1edd8:	ldp	x20, x19, [sp, #32]
   1eddc:	ldr	x21, [sp, #16]
   1ede0:	ldp	x29, x30, [sp], #48
   1ede4:	ret
   1ede8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1edec:	ldr	x8, [x8, #4016]
   1edf0:	ldr	x20, [x8]
   1edf4:	bl	77c0 <getpid@plt>
   1edf8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1edfc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ee00:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ee04:	mov	w2, w0
   1ee08:	add	x1, x1, #0x84b
   1ee0c:	add	x3, x3, #0xd10
   1ee10:	add	x4, x4, #0xd18
   1ee14:	mov	x0, x20
   1ee18:	bl	8280 <fprintf@plt>
   1ee1c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ee20:	add	x1, x1, #0x167
   1ee24:	mov	x0, x19
   1ee28:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ee2c:	b	1edac <scols_init_debug@@SMARTCOLS_2.25+0xbf04>
   1ee30:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ee34:	ldr	x8, [x8, #4016]
   1ee38:	ldr	x21, [x8]
   1ee3c:	bl	77c0 <getpid@plt>
   1ee40:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ee44:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ee48:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ee4c:	mov	w2, w0
   1ee50:	add	x1, x1, #0x84b
   1ee54:	add	x3, x3, #0xd10
   1ee58:	add	x4, x4, #0xd18
   1ee5c:	mov	x0, x21
   1ee60:	bl	8280 <fprintf@plt>
   1ee64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ee68:	add	x1, x1, #0x148
   1ee6c:	mov	x0, x19
   1ee70:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ee74:	b	1edd4 <scols_init_debug@@SMARTCOLS_2.25+0xbf2c>
   1ee78:	sub	sp, sp, #0x60
   1ee7c:	stp	x29, x30, [sp, #32]
   1ee80:	str	x23, [sp, #48]
   1ee84:	stp	x22, x21, [sp, #64]
   1ee88:	stp	x20, x19, [sp, #80]
   1ee8c:	add	x29, sp, #0x20
   1ee90:	mov	x19, x0
   1ee94:	bl	8150 <__errno_location@plt>
   1ee98:	mov	x20, x0
   1ee9c:	str	wzr, [x0]
   1eea0:	mov	x0, x19
   1eea4:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1eea8:	tbnz	w0, #31, 1ef24 <scols_init_debug@@SMARTCOLS_2.25+0xc07c>
   1eeac:	adrp	x23, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1eeb0:	ldrb	w8, [x23, #2904]
   1eeb4:	mov	w21, w0
   1eeb8:	tbnz	w8, #4, 1ef58 <scols_init_debug@@SMARTCOLS_2.25+0xc0b0>
   1eebc:	add	x22, x19, #0xa8
   1eec0:	mov	w1, #0x4c04                	// #19460
   1eec4:	mov	w0, w21
   1eec8:	mov	x2, x22
   1eecc:	bl	82c0 <ioctl@plt>
   1eed0:	cbz	w0, 1ef14 <scols_init_debug@@SMARTCOLS_2.25+0xc06c>
   1eed4:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   1eed8:	ldr	q0, [x8, #3504]
   1eedc:	str	q0, [sp]
   1eee0:	ldr	w8, [x20]
   1eee4:	cmp	w8, #0xb
   1eee8:	b.ne	1ef30 <scols_init_debug@@SMARTCOLS_2.25+0xc088>  // b.any
   1eeec:	ldr	q0, [sp]
   1eef0:	add	x0, sp, #0x10
   1eef4:	mov	x1, xzr
   1eef8:	str	q0, [sp, #16]
   1eefc:	bl	7d30 <nanosleep@plt>
   1ef00:	mov	w1, #0x4c04                	// #19460
   1ef04:	mov	w0, w21
   1ef08:	mov	x2, x22
   1ef0c:	bl	82c0 <ioctl@plt>
   1ef10:	cbnz	w0, 1eee0 <scols_init_debug@@SMARTCOLS_2.25+0xc038>
   1ef14:	ldrb	w8, [x23, #2904]
   1ef18:	tbnz	w8, #4, 1efa0 <scols_init_debug@@SMARTCOLS_2.25+0xc0f8>
   1ef1c:	mov	w20, wzr
   1ef20:	b	1ef3c <scols_init_debug@@SMARTCOLS_2.25+0xc094>
   1ef24:	ldr	w8, [x20]
   1ef28:	neg	w20, w8
   1ef2c:	b	1ef3c <scols_init_debug@@SMARTCOLS_2.25+0xc094>
   1ef30:	ldrb	w9, [x23, #2904]
   1ef34:	neg	w20, w8
   1ef38:	tbnz	w9, #4, 1efe8 <scols_init_debug@@SMARTCOLS_2.25+0xc140>
   1ef3c:	mov	w0, w20
   1ef40:	ldp	x20, x19, [sp, #80]
   1ef44:	ldp	x22, x21, [sp, #64]
   1ef48:	ldr	x23, [sp, #48]
   1ef4c:	ldp	x29, x30, [sp, #32]
   1ef50:	add	sp, sp, #0x60
   1ef54:	ret
   1ef58:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1ef5c:	ldr	x8, [x8, #4016]
   1ef60:	ldr	x22, [x8]
   1ef64:	bl	77c0 <getpid@plt>
   1ef68:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1ef6c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ef70:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1ef74:	mov	w2, w0
   1ef78:	add	x1, x1, #0x84b
   1ef7c:	add	x3, x3, #0xd10
   1ef80:	add	x4, x4, #0xfee
   1ef84:	mov	x0, x22
   1ef88:	bl	8280 <fprintf@plt>
   1ef8c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1ef90:	add	x1, x1, #0x6a
   1ef94:	mov	x0, x19
   1ef98:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1ef9c:	b	1eebc <scols_init_debug@@SMARTCOLS_2.25+0xc014>
   1efa0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1efa4:	ldr	x8, [x8, #4016]
   1efa8:	ldr	x20, [x8]
   1efac:	bl	77c0 <getpid@plt>
   1efb0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1efb4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1efb8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1efbc:	mov	w2, w0
   1efc0:	add	x1, x1, #0x84b
   1efc4:	add	x3, x3, #0xd10
   1efc8:	add	x4, x4, #0xfee
   1efcc:	mov	x0, x20
   1efd0:	bl	8280 <fprintf@plt>
   1efd4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1efd8:	add	x1, x1, #0xbe
   1efdc:	mov	x0, x19
   1efe0:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1efe4:	b	1ef1c <scols_init_debug@@SMARTCOLS_2.25+0xc074>
   1efe8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1efec:	ldr	x8, [x8, #4016]
   1eff0:	ldr	x21, [x8]
   1eff4:	bl	77c0 <getpid@plt>
   1eff8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1effc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f000:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f004:	mov	w2, w0
   1f008:	add	x1, x1, #0x84b
   1f00c:	add	x3, x3, #0xd10
   1f010:	add	x4, x4, #0xfee
   1f014:	mov	x0, x21
   1f018:	bl	8280 <fprintf@plt>
   1f01c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f020:	add	x1, x1, #0xa1
   1f024:	mov	x0, x19
   1f028:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f02c:	b	1ef3c <scols_init_debug@@SMARTCOLS_2.25+0xc094>
   1f030:	stp	x29, x30, [sp, #-48]!
   1f034:	str	x21, [sp, #16]
   1f038:	stp	x20, x19, [sp, #32]
   1f03c:	mov	x29, sp
   1f040:	mov	x19, x0
   1f044:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1f048:	tbnz	w0, #31, 1f070 <scols_init_debug@@SMARTCOLS_2.25+0xc1c8>
   1f04c:	mov	w1, #0x4c07                	// #19463
   1f050:	mov	w2, wzr
   1f054:	bl	82c0 <ioctl@plt>
   1f058:	tbnz	w0, #31, 1f078 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>
   1f05c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1f060:	ldrb	w8, [x8, #2904]
   1f064:	tbnz	w8, #2, 1f0a4 <scols_init_debug@@SMARTCOLS_2.25+0xc1fc>
   1f068:	mov	w20, wzr
   1f06c:	b	1f090 <scols_init_debug@@SMARTCOLS_2.25+0xc1e8>
   1f070:	mov	w20, #0xffffffea            	// #-22
   1f074:	b	1f090 <scols_init_debug@@SMARTCOLS_2.25+0xc1e8>
   1f078:	bl	8150 <__errno_location@plt>
   1f07c:	ldr	w8, [x0]
   1f080:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1f084:	ldrb	w9, [x9, #2904]
   1f088:	neg	w20, w8
   1f08c:	tbnz	w9, #2, 1f0ec <scols_init_debug@@SMARTCOLS_2.25+0xc244>
   1f090:	mov	w0, w20
   1f094:	ldp	x20, x19, [sp, #32]
   1f098:	ldr	x21, [sp, #16]
   1f09c:	ldp	x29, x30, [sp], #48
   1f0a0:	ret
   1f0a4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f0a8:	ldr	x8, [x8, #4016]
   1f0ac:	ldr	x20, [x8]
   1f0b0:	bl	77c0 <getpid@plt>
   1f0b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f0b8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f0bc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f0c0:	mov	w2, w0
   1f0c4:	add	x1, x1, #0x84b
   1f0c8:	add	x3, x3, #0xd10
   1f0cc:	add	x4, x4, #0xd18
   1f0d0:	mov	x0, x20
   1f0d4:	bl	8280 <fprintf@plt>
   1f0d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f0dc:	add	x1, x1, #0x10f
   1f0e0:	mov	x0, x19
   1f0e4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f0e8:	b	1f068 <scols_init_debug@@SMARTCOLS_2.25+0xc1c0>
   1f0ec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f0f0:	ldr	x8, [x8, #4016]
   1f0f4:	ldr	x21, [x8]
   1f0f8:	bl	77c0 <getpid@plt>
   1f0fc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f100:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f104:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f108:	mov	w2, w0
   1f10c:	add	x1, x1, #0x84b
   1f110:	add	x3, x3, #0xd10
   1f114:	add	x4, x4, #0xd18
   1f118:	mov	x0, x21
   1f11c:	bl	8280 <fprintf@plt>
   1f120:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f124:	add	x1, x1, #0xf2
   1f128:	mov	x0, x19
   1f12c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f130:	b	1f090 <scols_init_debug@@SMARTCOLS_2.25+0xc1e8>
   1f134:	stp	x29, x30, [sp, #-48]!
   1f138:	str	x21, [sp, #16]
   1f13c:	stp	x20, x19, [sp, #32]
   1f140:	mov	x29, sp
   1f144:	mov	x20, x1
   1f148:	mov	x19, x0
   1f14c:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1f150:	tbnz	w0, #31, 1f178 <scols_init_debug@@SMARTCOLS_2.25+0xc2d0>
   1f154:	mov	w1, #0x4c08                	// #19464
   1f158:	mov	x2, x20
   1f15c:	bl	82c0 <ioctl@plt>
   1f160:	tbnz	w0, #31, 1f180 <scols_init_debug@@SMARTCOLS_2.25+0xc2d8>
   1f164:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1f168:	ldrb	w8, [x8, #2904]
   1f16c:	tbnz	w8, #2, 1f1ac <scols_init_debug@@SMARTCOLS_2.25+0xc304>
   1f170:	mov	w20, wzr
   1f174:	b	1f198 <scols_init_debug@@SMARTCOLS_2.25+0xc2f0>
   1f178:	mov	w20, #0xffffffea            	// #-22
   1f17c:	b	1f198 <scols_init_debug@@SMARTCOLS_2.25+0xc2f0>
   1f180:	bl	8150 <__errno_location@plt>
   1f184:	ldr	w8, [x0]
   1f188:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1f18c:	ldrb	w9, [x9, #2904]
   1f190:	neg	w20, w8
   1f194:	tbnz	w9, #2, 1f1f4 <scols_init_debug@@SMARTCOLS_2.25+0xc34c>
   1f198:	mov	w0, w20
   1f19c:	ldp	x20, x19, [sp, #32]
   1f1a0:	ldr	x21, [sp, #16]
   1f1a4:	ldp	x29, x30, [sp], #48
   1f1a8:	ret
   1f1ac:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f1b0:	ldr	x8, [x8, #4016]
   1f1b4:	ldr	x20, [x8]
   1f1b8:	bl	77c0 <getpid@plt>
   1f1bc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f1c0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f1c4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f1c8:	mov	w2, w0
   1f1cc:	add	x1, x1, #0x84b
   1f1d0:	add	x3, x3, #0xd10
   1f1d4:	add	x4, x4, #0xd18
   1f1d8:	mov	x0, x20
   1f1dc:	bl	8280 <fprintf@plt>
   1f1e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f1e4:	add	x1, x1, #0x13a
   1f1e8:	mov	x0, x19
   1f1ec:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f1f0:	b	1f170 <scols_init_debug@@SMARTCOLS_2.25+0xc2c8>
   1f1f4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f1f8:	ldr	x8, [x8, #4016]
   1f1fc:	ldr	x21, [x8]
   1f200:	bl	77c0 <getpid@plt>
   1f204:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f208:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f20c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f210:	mov	w2, w0
   1f214:	add	x1, x1, #0x84b
   1f218:	add	x3, x3, #0xd10
   1f21c:	add	x4, x4, #0xd18
   1f220:	mov	x0, x21
   1f224:	bl	8280 <fprintf@plt>
   1f228:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f22c:	add	x1, x1, #0x11c
   1f230:	mov	x0, x19
   1f234:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f238:	b	1f198 <scols_init_debug@@SMARTCOLS_2.25+0xc2f0>
   1f23c:	stp	x29, x30, [sp, #-32]!
   1f240:	stp	x20, x19, [sp, #16]
   1f244:	mov	x29, sp
   1f248:	mov	x19, x0
   1f24c:	bl	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x9ac8>
   1f250:	tbnz	w0, #31, 1f278 <scols_init_debug@@SMARTCOLS_2.25+0xc3d0>
   1f254:	mov	w1, #0x4c01                	// #19457
   1f258:	mov	w2, wzr
   1f25c:	bl	82c0 <ioctl@plt>
   1f260:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1f264:	ldr	w8, [x8, #2904]
   1f268:	tbnz	w0, #31, 1f280 <scols_init_debug@@SMARTCOLS_2.25+0xc3d8>
   1f26c:	tbnz	w8, #2, 1f29c <scols_init_debug@@SMARTCOLS_2.25+0xc3f4>
   1f270:	mov	w0, wzr
   1f274:	b	1f290 <scols_init_debug@@SMARTCOLS_2.25+0xc3e8>
   1f278:	mov	w0, #0xffffffea            	// #-22
   1f27c:	b	1f290 <scols_init_debug@@SMARTCOLS_2.25+0xc3e8>
   1f280:	tbnz	w8, #2, 1f2e4 <scols_init_debug@@SMARTCOLS_2.25+0xc43c>
   1f284:	bl	8150 <__errno_location@plt>
   1f288:	ldr	w8, [x0]
   1f28c:	neg	w0, w8
   1f290:	ldp	x20, x19, [sp, #16]
   1f294:	ldp	x29, x30, [sp], #32
   1f298:	ret
   1f29c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f2a0:	ldr	x8, [x8, #4016]
   1f2a4:	ldr	x20, [x8]
   1f2a8:	bl	77c0 <getpid@plt>
   1f2ac:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f2b0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f2b4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f2b8:	mov	w2, w0
   1f2bc:	add	x1, x1, #0x84b
   1f2c0:	add	x3, x3, #0xd10
   1f2c4:	add	x4, x4, #0xd18
   1f2c8:	mov	x0, x20
   1f2cc:	bl	8280 <fprintf@plt>
   1f2d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f2d4:	add	x1, x1, #0x195
   1f2d8:	mov	x0, x19
   1f2dc:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f2e0:	b	1f270 <scols_init_debug@@SMARTCOLS_2.25+0xc3c8>
   1f2e4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f2e8:	ldr	x8, [x8, #4016]
   1f2ec:	ldr	x20, [x8]
   1f2f0:	bl	77c0 <getpid@plt>
   1f2f4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f2f8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f2fc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f300:	mov	w2, w0
   1f304:	add	x1, x1, #0x84b
   1f308:	add	x3, x3, #0xd10
   1f30c:	add	x4, x4, #0xd18
   1f310:	mov	x0, x20
   1f314:	bl	8280 <fprintf@plt>
   1f318:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f31c:	add	x1, x1, #0x17e
   1f320:	mov	x0, x19
   1f324:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f328:	b	1f284 <scols_init_debug@@SMARTCOLS_2.25+0xc3dc>
   1f32c:	sub	sp, sp, #0x40
   1f330:	stp	x29, x30, [sp, #16]
   1f334:	stp	x22, x21, [sp, #32]
   1f338:	stp	x20, x19, [sp, #48]
   1f33c:	add	x29, sp, #0x10
   1f340:	mov	x19, x0
   1f344:	mov	w8, #0xffffffff            	// #-1
   1f348:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1f34c:	stur	w8, [x29, #-4]
   1f350:	cbz	x0, 1f400 <scols_init_debug@@SMARTCOLS_2.25+0xc558>
   1f354:	ldrb	w8, [x19]
   1f358:	cbz	w8, 1f400 <scols_init_debug@@SMARTCOLS_2.25+0xc558>
   1f35c:	ldrb	w8, [x19, #153]
   1f360:	tbnz	w8, #0, 1f36c <scols_init_debug@@SMARTCOLS_2.25+0xc4c4>
   1f364:	mov	w20, #0xffffffda            	// #-38
   1f368:	b	1f404 <scols_init_debug@@SMARTCOLS_2.25+0xc55c>
   1f36c:	mov	w1, #0x2f                  	// #47
   1f370:	mov	x0, x19
   1f374:	bl	7b10 <strrchr@plt>
   1f378:	cbz	x0, 1f400 <scols_init_debug@@SMARTCOLS_2.25+0xc558>
   1f37c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f380:	add	x1, x1, #0x1a4
   1f384:	sub	x2, x29, #0x4
   1f388:	mov	x20, x0
   1f38c:	bl	8000 <__isoc99_sscanf@plt>
   1f390:	cmp	w0, #0x1
   1f394:	b.eq	1f3b4 <scols_init_debug@@SMARTCOLS_2.25+0xc50c>  // b.none
   1f398:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f39c:	add	x1, x1, #0x1ac
   1f3a0:	sub	x2, x29, #0x4
   1f3a4:	mov	x0, x20
   1f3a8:	bl	8000 <__isoc99_sscanf@plt>
   1f3ac:	cmp	w0, #0x1
   1f3b0:	b.ne	1f400 <scols_init_debug@@SMARTCOLS_2.25+0xc558>  // b.any
   1f3b4:	ldur	w8, [x29, #-4]
   1f3b8:	tbnz	w8, #31, 1f400 <scols_init_debug@@SMARTCOLS_2.25+0xc558>
   1f3bc:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f3c0:	mov	w1, #0x2                   	// #2
   1f3c4:	add	x0, x0, #0xd91
   1f3c8:	movk	w1, #0x8, lsl #16
   1f3cc:	bl	7890 <open@plt>
   1f3d0:	tbnz	w0, #31, 1f470 <scols_init_debug@@SMARTCOLS_2.25+0xc5c8>
   1f3d4:	ldrb	w8, [x22, #2904]
   1f3d8:	mov	w21, w0
   1f3dc:	tbnz	w8, #2, 1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc5ec>
   1f3e0:	ldur	w2, [x29, #-4]
   1f3e4:	mov	w1, #0x4c80                	// #19584
   1f3e8:	mov	w0, w21
   1f3ec:	bl	82c0 <ioctl@plt>
   1f3f0:	mov	w20, w0
   1f3f4:	mov	w0, w21
   1f3f8:	bl	7ae0 <close@plt>
   1f3fc:	b	1f474 <scols_init_debug@@SMARTCOLS_2.25+0xc5cc>
   1f400:	mov	w20, #0xffffffea            	// #-22
   1f404:	ldrb	w8, [x22, #2904]
   1f408:	tbnz	w8, #2, 1f424 <scols_init_debug@@SMARTCOLS_2.25+0xc57c>
   1f40c:	mov	w0, w20
   1f410:	ldp	x20, x19, [sp, #48]
   1f414:	ldp	x22, x21, [sp, #32]
   1f418:	ldp	x29, x30, [sp, #16]
   1f41c:	add	sp, sp, #0x40
   1f420:	ret
   1f424:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f428:	ldr	x8, [x8, #4016]
   1f42c:	ldr	x21, [x8]
   1f430:	bl	77c0 <getpid@plt>
   1f434:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f438:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f43c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f440:	mov	w2, w0
   1f444:	add	x1, x1, #0x84b
   1f448:	add	x3, x3, #0xd10
   1f44c:	add	x4, x4, #0xd18
   1f450:	mov	x0, x21
   1f454:	bl	8280 <fprintf@plt>
   1f458:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f45c:	add	x1, x1, #0x1be
   1f460:	mov	x0, x19
   1f464:	mov	w2, w20
   1f468:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f46c:	b	1f40c <scols_init_debug@@SMARTCOLS_2.25+0xc564>
   1f470:	mov	w20, #0xffffffea            	// #-22
   1f474:	ldrb	w8, [x19, #156]
   1f478:	lsr	w9, w20, #28
   1f47c:	and	w9, w9, #0x8
   1f480:	and	w8, w8, #0xfffffff7
   1f484:	orr	w8, w9, w8
   1f488:	eor	w8, w8, #0x8
   1f48c:	strb	w8, [x19, #156]
   1f490:	b	1f404 <scols_init_debug@@SMARTCOLS_2.25+0xc55c>
   1f494:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f498:	ldr	x8, [x8, #4016]
   1f49c:	ldr	x20, [x8]
   1f4a0:	bl	77c0 <getpid@plt>
   1f4a4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f4a8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f4ac:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f4b0:	mov	w2, w0
   1f4b4:	add	x1, x1, #0x84b
   1f4b8:	add	x3, x3, #0xd10
   1f4bc:	add	x4, x4, #0xd18
   1f4c0:	mov	x0, x20
   1f4c4:	bl	8280 <fprintf@plt>
   1f4c8:	ldur	w2, [x29, #-4]
   1f4cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f4d0:	add	x1, x1, #0x1b0
   1f4d4:	mov	x0, x19
   1f4d8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f4dc:	b	1f3e0 <scols_init_debug@@SMARTCOLS_2.25+0xc538>
   1f4e0:	sub	sp, sp, #0x50
   1f4e4:	stp	x22, x21, [sp, #48]
   1f4e8:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1f4ec:	ldrb	w8, [x22, #2904]
   1f4f0:	stp	x20, x19, [sp, #64]
   1f4f4:	mov	x19, x0
   1f4f8:	stp	x29, x30, [sp, #16]
   1f4fc:	str	x23, [sp, #32]
   1f500:	add	x29, sp, #0x10
   1f504:	tbnz	w8, #2, 1f608 <scols_init_debug@@SMARTCOLS_2.25+0xc760>
   1f508:	ldrb	w8, [x19, #153]
   1f50c:	tbz	w8, #0, 1f5b4 <scols_init_debug@@SMARTCOLS_2.25+0xc70c>
   1f510:	ldrb	w8, [x22, #2904]
   1f514:	tbnz	w8, #2, 1f698 <scols_init_debug@@SMARTCOLS_2.25+0xc7f0>
   1f518:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f51c:	mov	w1, #0x2                   	// #2
   1f520:	add	x0, x0, #0xd91
   1f524:	movk	w1, #0x8, lsl #16
   1f528:	bl	7890 <open@plt>
   1f52c:	mov	w21, w0
   1f530:	mov	w23, #0xffffffff            	// #-1
   1f534:	tbnz	w0, #31, 1f578 <scols_init_debug@@SMARTCOLS_2.25+0xc6d0>
   1f538:	mov	w1, #0x4c82                	// #19586
   1f53c:	mov	w0, w21
   1f540:	bl	82c0 <ioctl@plt>
   1f544:	mov	w20, w0
   1f548:	tbnz	w0, #31, 1f57c <scols_init_debug@@SMARTCOLS_2.25+0xc6d4>
   1f54c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f550:	add	x2, x2, #0x1a5
   1f554:	mov	x0, sp
   1f558:	mov	w1, #0x10                  	// #16
   1f55c:	mov	w3, w20
   1f560:	bl	7720 <snprintf@plt>
   1f564:	mov	x1, sp
   1f568:	mov	x0, x19
   1f56c:	bl	1d090 <scols_init_debug@@SMARTCOLS_2.25+0xa1e8>
   1f570:	mov	w20, w0
   1f574:	b	1f57c <scols_init_debug@@SMARTCOLS_2.25+0xc6d4>
   1f578:	mov	w20, #0xffffffff            	// #-1
   1f57c:	ldrb	w8, [x19, #156]
   1f580:	cmp	w20, #0x0
   1f584:	ccmp	w21, w23, #0x4, eq  // eq = none
   1f588:	mov	w9, #0x8                   	// #8
   1f58c:	csel	w9, w9, wzr, gt
   1f590:	and	w8, w8, #0xfffffff7
   1f594:	orr	w8, w9, w8
   1f598:	strb	w8, [x19, #156]
   1f59c:	tbnz	w21, #31, 1f5a8 <scols_init_debug@@SMARTCOLS_2.25+0xc700>
   1f5a0:	mov	w0, w21
   1f5a4:	bl	7ae0 <close@plt>
   1f5a8:	ldrb	w8, [x22, #2904]
   1f5ac:	tbnz	w8, #2, 1f6e0 <scols_init_debug@@SMARTCOLS_2.25+0xc838>
   1f5b0:	tbz	w20, #31, 1f5ec <scols_init_debug@@SMARTCOLS_2.25+0xc744>
   1f5b4:	ldrb	w8, [x22, #2904]
   1f5b8:	tbnz	w8, #2, 1f650 <scols_init_debug@@SMARTCOLS_2.25+0xc7a8>
   1f5bc:	mov	w1, #0x1                   	// #1
   1f5c0:	mov	x0, x19
   1f5c4:	bl	1ca54 <scols_init_debug@@SMARTCOLS_2.25+0x9bac>
   1f5c8:	mov	w20, w0
   1f5cc:	cbnz	w0, 1f5ec <scols_init_debug@@SMARTCOLS_2.25+0xc744>
   1f5d0:	mov	x0, x19
   1f5d4:	bl	1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x9cbc>
   1f5d8:	mov	w20, w0
   1f5dc:	mov	x0, x19
   1f5e0:	bl	1c888 <scols_init_debug@@SMARTCOLS_2.25+0x99e0>
   1f5e4:	ldrb	w8, [x22, #2904]
   1f5e8:	tbnz	w8, #2, 1f730 <scols_init_debug@@SMARTCOLS_2.25+0xc888>
   1f5ec:	mov	w0, w20
   1f5f0:	ldp	x20, x19, [sp, #64]
   1f5f4:	ldp	x22, x21, [sp, #48]
   1f5f8:	ldr	x23, [sp, #32]
   1f5fc:	ldp	x29, x30, [sp, #16]
   1f600:	add	sp, sp, #0x50
   1f604:	ret
   1f608:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f60c:	ldr	x8, [x8, #4016]
   1f610:	ldr	x20, [x8]
   1f614:	bl	77c0 <getpid@plt>
   1f618:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f61c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f620:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f624:	mov	w2, w0
   1f628:	add	x1, x1, #0x84b
   1f62c:	add	x3, x3, #0xd10
   1f630:	add	x4, x4, #0xd18
   1f634:	mov	x0, x20
   1f638:	bl	8280 <fprintf@plt>
   1f63c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f640:	add	x1, x1, #0x1d6
   1f644:	mov	x0, x19
   1f648:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f64c:	b	1f508 <scols_init_debug@@SMARTCOLS_2.25+0xc660>
   1f650:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f654:	ldr	x8, [x8, #4016]
   1f658:	ldr	x20, [x8]
   1f65c:	bl	77c0 <getpid@plt>
   1f660:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f664:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f668:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f66c:	mov	w2, w0
   1f670:	add	x1, x1, #0x84b
   1f674:	add	x3, x3, #0xd10
   1f678:	add	x4, x4, #0xd18
   1f67c:	mov	x0, x20
   1f680:	bl	8280 <fprintf@plt>
   1f684:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f688:	add	x1, x1, #0x223
   1f68c:	mov	x0, x19
   1f690:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f694:	b	1f5bc <scols_init_debug@@SMARTCOLS_2.25+0xc714>
   1f698:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f69c:	ldr	x8, [x8, #4016]
   1f6a0:	ldr	x20, [x8]
   1f6a4:	bl	77c0 <getpid@plt>
   1f6a8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f6ac:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f6b0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f6b4:	mov	w2, w0
   1f6b8:	add	x1, x1, #0x84b
   1f6bc:	add	x3, x3, #0xd10
   1f6c0:	add	x4, x4, #0xd18
   1f6c4:	mov	x0, x20
   1f6c8:	bl	8280 <fprintf@plt>
   1f6cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f6d0:	add	x1, x1, #0x1ec
   1f6d4:	mov	x0, x19
   1f6d8:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f6dc:	b	1f518 <scols_init_debug@@SMARTCOLS_2.25+0xc670>
   1f6e0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f6e4:	ldr	x8, [x8, #4016]
   1f6e8:	ldr	x21, [x8]
   1f6ec:	bl	77c0 <getpid@plt>
   1f6f0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f6f4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f6f8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f6fc:	mov	w2, w0
   1f700:	add	x1, x1, #0x84b
   1f704:	add	x3, x3, #0xd10
   1f708:	add	x4, x4, #0xd18
   1f70c:	mov	x0, x21
   1f710:	bl	8280 <fprintf@plt>
   1f714:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f718:	add	x1, x1, #0x1ff
   1f71c:	mov	x0, x19
   1f720:	mov	w2, w20
   1f724:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f728:	tbz	w20, #31, 1f5ec <scols_init_debug@@SMARTCOLS_2.25+0xc744>
   1f72c:	b	1f5b4 <scols_init_debug@@SMARTCOLS_2.25+0xc70c>
   1f730:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1f734:	ldr	x8, [x8, #4016]
   1f738:	ldr	x21, [x8]
   1f73c:	bl	77c0 <getpid@plt>
   1f740:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1f744:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f748:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1f74c:	mov	w2, w0
   1f750:	add	x1, x1, #0x84b
   1f754:	add	x3, x3, #0xd10
   1f758:	add	x4, x4, #0xd18
   1f75c:	mov	x0, x21
   1f760:	bl	8280 <fprintf@plt>
   1f764:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1f768:	add	x1, x1, #0x233
   1f76c:	mov	x0, x19
   1f770:	mov	w2, w20
   1f774:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1f778:	b	1f5ec <scols_init_debug@@SMARTCOLS_2.25+0xc744>
   1f77c:	stp	x29, x30, [sp, #-48]!
   1f780:	str	x28, [sp, #16]
   1f784:	stp	x20, x19, [sp, #32]
   1f788:	mov	x29, sp
   1f78c:	sub	sp, sp, #0x1d0
   1f790:	cbz	x0, 1f7d8 <scols_init_debug@@SMARTCOLS_2.25+0xc930>
   1f794:	mov	x20, x0
   1f798:	add	x0, sp, #0x8
   1f79c:	mov	w1, wzr
   1f7a0:	bl	1c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x95fc>
   1f7a4:	mov	w19, w0
   1f7a8:	cbnz	w0, 1f7cc <scols_init_debug@@SMARTCOLS_2.25+0xc924>
   1f7ac:	add	x0, sp, #0x8
   1f7b0:	mov	x1, x20
   1f7b4:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1f7b8:	mov	w19, w0
   1f7bc:	cbnz	w0, 1f7cc <scols_init_debug@@SMARTCOLS_2.25+0xc924>
   1f7c0:	add	x0, sp, #0x8
   1f7c4:	bl	1ddc4 <scols_init_debug@@SMARTCOLS_2.25+0xaf1c>
   1f7c8:	mov	w19, w0
   1f7cc:	add	x0, sp, #0x8
   1f7d0:	bl	1c7dc <scols_init_debug@@SMARTCOLS_2.25+0x9934>
   1f7d4:	b	1f7dc <scols_init_debug@@SMARTCOLS_2.25+0xc934>
   1f7d8:	mov	w19, wzr
   1f7dc:	mov	w0, w19
   1f7e0:	add	sp, sp, #0x1d0
   1f7e4:	ldp	x20, x19, [sp, #32]
   1f7e8:	ldr	x28, [sp, #16]
   1f7ec:	ldp	x29, x30, [sp], #48
   1f7f0:	ret
   1f7f4:	sub	sp, sp, #0x1f0
   1f7f8:	stp	x28, x19, [sp, #480]
   1f7fc:	mov	x19, x0
   1f800:	stp	x29, x30, [sp, #464]
   1f804:	add	x29, sp, #0x1d0
   1f808:	cbz	x0, 1f850 <scols_init_debug@@SMARTCOLS_2.25+0xc9a8>
   1f80c:	add	x0, sp, #0x8
   1f810:	mov	w1, wzr
   1f814:	bl	1c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x95fc>
   1f818:	cbz	w0, 1f824 <scols_init_debug@@SMARTCOLS_2.25+0xc97c>
   1f81c:	mov	x19, xzr
   1f820:	b	1f850 <scols_init_debug@@SMARTCOLS_2.25+0xc9a8>
   1f824:	add	x0, sp, #0x8
   1f828:	mov	x1, x19
   1f82c:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1f830:	cbz	w0, 1f83c <scols_init_debug@@SMARTCOLS_2.25+0xc994>
   1f834:	mov	x19, xzr
   1f838:	b	1f848 <scols_init_debug@@SMARTCOLS_2.25+0xc9a0>
   1f83c:	add	x0, sp, #0x8
   1f840:	bl	1d614 <scols_init_debug@@SMARTCOLS_2.25+0xa76c>
   1f844:	mov	x19, x0
   1f848:	add	x0, sp, #0x8
   1f84c:	bl	1c7dc <scols_init_debug@@SMARTCOLS_2.25+0x9934>
   1f850:	mov	x0, x19
   1f854:	ldp	x28, x19, [sp, #480]
   1f858:	ldp	x29, x30, [sp, #464]
   1f85c:	add	sp, sp, #0x1f0
   1f860:	ret
   1f864:	stp	x29, x30, [sp, #-80]!
   1f868:	str	x28, [sp, #16]
   1f86c:	stp	x24, x23, [sp, #32]
   1f870:	stp	x22, x21, [sp, #48]
   1f874:	stp	x20, x19, [sp, #64]
   1f878:	mov	x29, sp
   1f87c:	sub	sp, sp, #0x250
   1f880:	mov	w23, wzr
   1f884:	cbz	x0, 1f904 <scols_init_debug@@SMARTCOLS_2.25+0xca5c>
   1f888:	mov	x22, x1
   1f88c:	cbz	x1, 1f904 <scols_init_debug@@SMARTCOLS_2.25+0xca5c>
   1f890:	mov	x24, x0
   1f894:	add	x0, sp, #0x88
   1f898:	mov	w1, wzr
   1f89c:	mov	w19, w4
   1f8a0:	mov	x20, x3
   1f8a4:	mov	x21, x2
   1f8a8:	bl	1c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x95fc>
   1f8ac:	mov	w23, w0
   1f8b0:	cbnz	w0, 1f904 <scols_init_debug@@SMARTCOLS_2.25+0xca5c>
   1f8b4:	add	x0, sp, #0x88
   1f8b8:	mov	x1, x24
   1f8bc:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1f8c0:	mov	w23, w0
   1f8c4:	cbnz	w0, 1f904 <scols_init_debug@@SMARTCOLS_2.25+0xca5c>
   1f8c8:	add	x1, sp, #0x8
   1f8cc:	mov	x0, x22
   1f8d0:	add	x23, sp, #0x8
   1f8d4:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   1f8d8:	cmp	w0, #0x0
   1f8dc:	csel	x1, x23, xzr, eq  // eq = none
   1f8e0:	add	x0, sp, #0x88
   1f8e4:	mov	x2, x22
   1f8e8:	mov	x3, x21
   1f8ec:	mov	x4, x20
   1f8f0:	mov	w5, w19
   1f8f4:	bl	1def0 <scols_init_debug@@SMARTCOLS_2.25+0xb048>
   1f8f8:	mov	w23, w0
   1f8fc:	add	x0, sp, #0x88
   1f900:	bl	1c7dc <scols_init_debug@@SMARTCOLS_2.25+0x9934>
   1f904:	mov	w0, w23
   1f908:	add	sp, sp, #0x250
   1f90c:	ldp	x20, x19, [sp, #64]
   1f910:	ldp	x22, x21, [sp, #48]
   1f914:	ldp	x24, x23, [sp, #32]
   1f918:	ldr	x28, [sp, #16]
   1f91c:	ldp	x29, x30, [sp], #80
   1f920:	ret
   1f924:	stp	x29, x30, [sp, #-48]!
   1f928:	str	x28, [sp, #16]
   1f92c:	stp	x20, x19, [sp, #32]
   1f930:	mov	x29, sp
   1f934:	sub	sp, sp, #0x1d0
   1f938:	cbz	x0, 1f980 <scols_init_debug@@SMARTCOLS_2.25+0xcad8>
   1f93c:	mov	x20, x0
   1f940:	add	x0, sp, #0x8
   1f944:	mov	w1, wzr
   1f948:	bl	1c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x95fc>
   1f94c:	mov	w19, w0
   1f950:	cbnz	w0, 1f974 <scols_init_debug@@SMARTCOLS_2.25+0xcacc>
   1f954:	add	x0, sp, #0x8
   1f958:	mov	x1, x20
   1f95c:	bl	1c22c <scols_init_debug@@SMARTCOLS_2.25+0x9384>
   1f960:	mov	w19, w0
   1f964:	cbnz	w0, 1f974 <scols_init_debug@@SMARTCOLS_2.25+0xcacc>
   1f968:	add	x0, sp, #0x8
   1f96c:	bl	1f23c <scols_init_debug@@SMARTCOLS_2.25+0xc394>
   1f970:	mov	w19, w0
   1f974:	add	x0, sp, #0x8
   1f978:	bl	1c7dc <scols_init_debug@@SMARTCOLS_2.25+0x9934>
   1f97c:	b	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xcadc>
   1f980:	mov	w19, #0xffffffea            	// #-22
   1f984:	mov	w0, w19
   1f988:	add	sp, sp, #0x1d0
   1f98c:	ldp	x20, x19, [sp, #32]
   1f990:	ldr	x28, [sp, #16]
   1f994:	ldp	x29, x30, [sp], #48
   1f998:	ret
   1f99c:	sub	sp, sp, #0xd0
   1f9a0:	stp	x29, x30, [sp, #128]
   1f9a4:	stp	x26, x25, [sp, #144]
   1f9a8:	stp	x24, x23, [sp, #160]
   1f9ac:	stp	x22, x21, [sp, #176]
   1f9b0:	stp	x20, x19, [sp, #192]
   1f9b4:	add	x29, sp, #0x80
   1f9b8:	cbz	x1, 1fa3c <scols_init_debug@@SMARTCOLS_2.25+0xcb94>
   1f9bc:	mov	x23, x1
   1f9c0:	mov	x20, x0
   1f9c4:	mov	x1, sp
   1f9c8:	mov	x0, x23
   1f9cc:	mov	w19, w4
   1f9d0:	mov	x21, x3
   1f9d4:	mov	x22, x2
   1f9d8:	mov	x26, sp
   1f9dc:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   1f9e0:	mov	w25, w0
   1f9e4:	mov	w1, #0x2                   	// #2
   1f9e8:	mov	x0, x20
   1f9ec:	bl	1ca54 <scols_init_debug@@SMARTCOLS_2.25+0x9bac>
   1f9f0:	mov	w24, w0
   1f9f4:	cbnz	w0, 1fa40 <scols_init_debug@@SMARTCOLS_2.25+0xcb98>
   1f9f8:	cmp	w25, #0x0
   1f9fc:	csel	x25, x26, xzr, eq  // eq = none
   1fa00:	mov	x0, x20
   1fa04:	bl	1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x9cbc>
   1fa08:	mov	w24, w0
   1fa0c:	cbnz	w0, 1fa30 <scols_init_debug@@SMARTCOLS_2.25+0xcb88>
   1fa10:	mov	x0, x20
   1fa14:	mov	x1, x25
   1fa18:	mov	x2, x23
   1fa1c:	mov	x3, x22
   1fa20:	mov	x4, x21
   1fa24:	mov	w5, w19
   1fa28:	bl	1def0 <scols_init_debug@@SMARTCOLS_2.25+0xb048>
   1fa2c:	cbz	w0, 1fa00 <scols_init_debug@@SMARTCOLS_2.25+0xcb58>
   1fa30:	mov	x0, x20
   1fa34:	bl	1c888 <scols_init_debug@@SMARTCOLS_2.25+0x99e0>
   1fa38:	b	1fa40 <scols_init_debug@@SMARTCOLS_2.25+0xcb98>
   1fa3c:	mov	w24, #0xffffffea            	// #-22
   1fa40:	mov	w0, w24
   1fa44:	ldp	x20, x19, [sp, #192]
   1fa48:	ldp	x22, x21, [sp, #176]
   1fa4c:	ldp	x24, x23, [sp, #160]
   1fa50:	ldp	x26, x25, [sp, #144]
   1fa54:	ldp	x29, x30, [sp, #128]
   1fa58:	add	sp, sp, #0xd0
   1fa5c:	ret
   1fa60:	sub	sp, sp, #0xf0
   1fa64:	stp	x29, x30, [sp, #144]
   1fa68:	stp	x28, x27, [sp, #160]
   1fa6c:	stp	x26, x25, [sp, #176]
   1fa70:	stp	x24, x23, [sp, #192]
   1fa74:	stp	x22, x21, [sp, #208]
   1fa78:	stp	x20, x19, [sp, #224]
   1fa7c:	add	x29, sp, #0x90
   1fa80:	cbz	x1, 1fb38 <scols_init_debug@@SMARTCOLS_2.25+0xcc90>
   1fa84:	adrp	x25, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   1fa88:	ldrb	w8, [x25, #2904]
   1fa8c:	mov	x20, x3
   1fa90:	mov	x21, x2
   1fa94:	mov	x22, x1
   1fa98:	mov	x19, x0
   1fa9c:	tbnz	w8, #2, 1fc84 <scols_init_debug@@SMARTCOLS_2.25+0xcddc>
   1faa0:	add	x1, sp, #0x10
   1faa4:	mov	x0, x22
   1faa8:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   1faac:	mov	w24, w0
   1fab0:	mov	w1, #0x2                   	// #2
   1fab4:	mov	x0, x19
   1fab8:	bl	1ca54 <scols_init_debug@@SMARTCOLS_2.25+0x9bac>
   1fabc:	mov	w23, w0
   1fac0:	cbnz	w0, 1fb3c <scols_init_debug@@SMARTCOLS_2.25+0xcc94>
   1fac4:	mov	x0, x19
   1fac8:	bl	1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x9cbc>
   1facc:	mov	w23, w0
   1fad0:	cbz	w0, 1fb60 <scols_init_debug@@SMARTCOLS_2.25+0xccb8>
   1fad4:	cmp	w23, #0x1
   1fad8:	csel	w23, wzr, w23, eq  // eq = none
   1fadc:	mov	x0, x19
   1fae0:	bl	1c888 <scols_init_debug@@SMARTCOLS_2.25+0x99e0>
   1fae4:	ldrb	w8, [x25, #2904]
   1fae8:	tbz	w8, #2, 1fb3c <scols_init_debug@@SMARTCOLS_2.25+0xcc94>
   1faec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1faf0:	ldr	x8, [x8, #4016]
   1faf4:	ldr	x20, [x8]
   1faf8:	bl	77c0 <getpid@plt>
   1fafc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1fb00:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fb04:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fb08:	mov	w2, w0
   1fb0c:	add	x1, x1, #0x84b
   1fb10:	add	x3, x3, #0xd10
   1fb14:	add	x4, x4, #0xd18
   1fb18:	mov	x0, x20
   1fb1c:	bl	8280 <fprintf@plt>
   1fb20:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1fb24:	add	x1, x1, #0x308
   1fb28:	mov	x0, x19
   1fb2c:	mov	w2, w23
   1fb30:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1fb34:	b	1fb3c <scols_init_debug@@SMARTCOLS_2.25+0xcc94>
   1fb38:	mov	w23, #0xffffffea            	// #-22
   1fb3c:	mov	w0, w23
   1fb40:	ldp	x20, x19, [sp, #224]
   1fb44:	ldp	x22, x21, [sp, #208]
   1fb48:	ldp	x24, x23, [sp, #192]
   1fb4c:	ldp	x26, x25, [sp, #176]
   1fb50:	ldp	x28, x27, [sp, #160]
   1fb54:	ldp	x29, x30, [sp, #144]
   1fb58:	add	sp, sp, #0xf0
   1fb5c:	ret
   1fb60:	cmp	w24, #0x0
   1fb64:	add	x8, sp, #0x10
   1fb68:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fb6c:	adrp	x28, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1fb70:	add	x24, x20, x21
   1fb74:	add	x26, x26, #0xd18
   1fb78:	csel	x27, x8, xzr, eq  // eq = none
   1fb7c:	add	x28, x28, #0x266
   1fb80:	mov	x0, x19
   1fb84:	mov	x1, x27
   1fb88:	mov	x2, x22
   1fb8c:	mov	x3, x21
   1fb90:	mov	x4, x20
   1fb94:	mov	w5, wzr
   1fb98:	bl	1def0 <scols_init_debug@@SMARTCOLS_2.25+0xb048>
   1fb9c:	cbz	w0, 1fc18 <scols_init_debug@@SMARTCOLS_2.25+0xcd70>
   1fba0:	mov	w23, w0
   1fba4:	tbnz	w0, #31, 1fad4 <scols_init_debug@@SMARTCOLS_2.25+0xcc2c>
   1fba8:	ldrb	w8, [x25, #2904]
   1fbac:	tbnz	w8, #2, 1fc28 <scols_init_debug@@SMARTCOLS_2.25+0xcd80>
   1fbb0:	mov	x1, sp
   1fbb4:	mov	x0, x19
   1fbb8:	bl	1d7ec <scols_init_debug@@SMARTCOLS_2.25+0xa944>
   1fbbc:	cbnz	w0, 1fcd4 <scols_init_debug@@SMARTCOLS_2.25+0xce2c>
   1fbc0:	add	x1, sp, #0x8
   1fbc4:	mov	x0, x19
   1fbc8:	bl	1d998 <scols_init_debug@@SMARTCOLS_2.25+0xaaf0>
   1fbcc:	cbnz	w0, 1fd28 <scols_init_debug@@SMARTCOLS_2.25+0xce80>
   1fbd0:	ldp	x8, x9, [sp]
   1fbd4:	cmp	x9, x20
   1fbd8:	b.ne	1fbe4 <scols_init_debug@@SMARTCOLS_2.25+0xcd3c>  // b.any
   1fbdc:	cmp	x8, x21
   1fbe0:	b.eq	1fd7c <scols_init_debug@@SMARTCOLS_2.25+0xced4>  // b.none
   1fbe4:	cmp	x20, #0x0
   1fbe8:	add	x11, x8, x9
   1fbec:	cset	w10, eq  // eq = none
   1fbf0:	cmp	x9, #0x0
   1fbf4:	cset	w9, ne  // ne = any
   1fbf8:	cmp	x11, x21
   1fbfc:	cset	w11, ls  // ls = plast
   1fc00:	cmp	x24, x8
   1fc04:	and	w9, w9, w11
   1fc08:	cset	w8, hi  // hi = pmore
   1fc0c:	tbnz	w9, #0, 1fc18 <scols_init_debug@@SMARTCOLS_2.25+0xcd70>
   1fc10:	orr	w8, w10, w8
   1fc14:	cbnz	w8, 1fd8c <scols_init_debug@@SMARTCOLS_2.25+0xcee4>
   1fc18:	mov	x0, x19
   1fc1c:	bl	1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x9cbc>
   1fc20:	cbz	w0, 1fb80 <scols_init_debug@@SMARTCOLS_2.25+0xccd8>
   1fc24:	b	1fccc <scols_init_debug@@SMARTCOLS_2.25+0xce24>
   1fc28:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1fc2c:	ldr	x8, [x8, #4016]
   1fc30:	ldr	x23, [x8]
   1fc34:	bl	77c0 <getpid@plt>
   1fc38:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1fc3c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fc40:	mov	w2, w0
   1fc44:	mov	x0, x23
   1fc48:	add	x1, x1, #0x84b
   1fc4c:	add	x3, x3, #0xd10
   1fc50:	mov	x4, x26
   1fc54:	bl	8280 <fprintf@plt>
   1fc58:	cbz	x19, 1fc6c <scols_init_debug@@SMARTCOLS_2.25+0xcdc4>
   1fc5c:	ldrb	w8, [x19]
   1fc60:	cmp	w8, #0x0
   1fc64:	csel	x2, xzr, x19, eq  // eq = none
   1fc68:	b	1fc70 <scols_init_debug@@SMARTCOLS_2.25+0xcdc8>
   1fc6c:	mov	x2, xzr
   1fc70:	mov	x0, x19
   1fc74:	mov	x1, x28
   1fc78:	mov	x3, x22
   1fc7c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1fc80:	b	1fbb0 <scols_init_debug@@SMARTCOLS_2.25+0xcd08>
   1fc84:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1fc88:	ldr	x8, [x8, #4016]
   1fc8c:	ldr	x23, [x8]
   1fc90:	bl	77c0 <getpid@plt>
   1fc94:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1fc98:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fc9c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fca0:	mov	w2, w0
   1fca4:	add	x1, x1, #0x84b
   1fca8:	add	x3, x3, #0xd10
   1fcac:	add	x4, x4, #0xd18
   1fcb0:	mov	x0, x23
   1fcb4:	bl	8280 <fprintf@plt>
   1fcb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1fcbc:	add	x1, x1, #0x24f
   1fcc0:	mov	x0, x19
   1fcc4:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1fcc8:	b	1faa0 <scols_init_debug@@SMARTCOLS_2.25+0xcbf8>
   1fccc:	mov	w23, w0
   1fcd0:	b	1fad4 <scols_init_debug@@SMARTCOLS_2.25+0xcc2c>
   1fcd4:	ldrb	w8, [x25, #2904]
   1fcd8:	mov	w23, w0
   1fcdc:	tbz	w8, #2, 1fad4 <scols_init_debug@@SMARTCOLS_2.25+0xcc2c>
   1fce0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1fce4:	ldr	x8, [x8, #4016]
   1fce8:	ldr	x20, [x8]
   1fcec:	bl	77c0 <getpid@plt>
   1fcf0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1fcf4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fcf8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fcfc:	mov	w2, w0
   1fd00:	add	x1, x1, #0x84b
   1fd04:	add	x3, x3, #0xd10
   1fd08:	add	x4, x4, #0xd18
   1fd0c:	mov	x0, x20
   1fd10:	bl	8280 <fprintf@plt>
   1fd14:	cbz	x19, 1fe2c <scols_init_debug@@SMARTCOLS_2.25+0xcf84>
   1fd18:	ldrb	w8, [x19]
   1fd1c:	cmp	w8, #0x0
   1fd20:	csel	x2, xzr, x19, eq  // eq = none
   1fd24:	b	1fe30 <scols_init_debug@@SMARTCOLS_2.25+0xcf88>
   1fd28:	ldrb	w8, [x25, #2904]
   1fd2c:	mov	w23, w0
   1fd30:	tbz	w8, #2, 1fad4 <scols_init_debug@@SMARTCOLS_2.25+0xcc2c>
   1fd34:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1fd38:	ldr	x8, [x8, #4016]
   1fd3c:	ldr	x20, [x8]
   1fd40:	bl	77c0 <getpid@plt>
   1fd44:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1fd48:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fd4c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fd50:	mov	w2, w0
   1fd54:	add	x1, x1, #0x84b
   1fd58:	add	x3, x3, #0xd10
   1fd5c:	add	x4, x4, #0xd18
   1fd60:	mov	x0, x20
   1fd64:	bl	8280 <fprintf@plt>
   1fd68:	cbz	x19, 1fe3c <scols_init_debug@@SMARTCOLS_2.25+0xcf94>
   1fd6c:	ldrb	w8, [x19]
   1fd70:	cmp	w8, #0x0
   1fd74:	csel	x2, xzr, x19, eq  // eq = none
   1fd78:	b	1fe40 <scols_init_debug@@SMARTCOLS_2.25+0xcf98>
   1fd7c:	ldrb	w8, [x25, #2904]
   1fd80:	tbnz	w8, #2, 1fd9c <scols_init_debug@@SMARTCOLS_2.25+0xcef4>
   1fd84:	mov	w23, #0x2                   	// #2
   1fd88:	b	1fadc <scols_init_debug@@SMARTCOLS_2.25+0xcc34>
   1fd8c:	ldrb	w8, [x25, #2904]
   1fd90:	tbnz	w8, #2, 1fde4 <scols_init_debug@@SMARTCOLS_2.25+0xcf3c>
   1fd94:	mov	w23, #0x1                   	// #1
   1fd98:	b	1fadc <scols_init_debug@@SMARTCOLS_2.25+0xcc34>
   1fd9c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1fda0:	ldr	x8, [x8, #4016]
   1fda4:	ldr	x20, [x8]
   1fda8:	bl	77c0 <getpid@plt>
   1fdac:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1fdb0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fdb4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fdb8:	mov	w2, w0
   1fdbc:	add	x1, x1, #0x84b
   1fdc0:	add	x3, x3, #0xd10
   1fdc4:	add	x4, x4, #0xd18
   1fdc8:	mov	x0, x20
   1fdcc:	bl	8280 <fprintf@plt>
   1fdd0:	cbz	x19, 1fe54 <scols_init_debug@@SMARTCOLS_2.25+0xcfac>
   1fdd4:	ldrb	w8, [x19]
   1fdd8:	cmp	w8, #0x0
   1fddc:	csel	x2, xzr, x19, eq  // eq = none
   1fde0:	b	1fe58 <scols_init_debug@@SMARTCOLS_2.25+0xcfb0>
   1fde4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   1fde8:	ldr	x8, [x8, #4016]
   1fdec:	ldr	x20, [x8]
   1fdf0:	bl	77c0 <getpid@plt>
   1fdf4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   1fdf8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fdfc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   1fe00:	mov	w2, w0
   1fe04:	add	x1, x1, #0x84b
   1fe08:	add	x3, x3, #0xd10
   1fe0c:	add	x4, x4, #0xd18
   1fe10:	mov	x0, x20
   1fe14:	bl	8280 <fprintf@plt>
   1fe18:	cbz	x19, 1fe6c <scols_init_debug@@SMARTCOLS_2.25+0xcfc4>
   1fe1c:	ldrb	w8, [x19]
   1fe20:	cmp	w8, #0x0
   1fe24:	csel	x2, xzr, x19, eq  // eq = none
   1fe28:	b	1fe70 <scols_init_debug@@SMARTCOLS_2.25+0xcfc8>
   1fe2c:	mov	x2, xzr
   1fe30:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1fe34:	add	x1, x1, #0x27c
   1fe38:	b	1fe48 <scols_init_debug@@SMARTCOLS_2.25+0xcfa0>
   1fe3c:	mov	x2, xzr
   1fe40:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1fe44:	add	x1, x1, #0x29f
   1fe48:	mov	x0, x19
   1fe4c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1fe50:	b	1fad4 <scols_init_debug@@SMARTCOLS_2.25+0xcc2c>
   1fe54:	mov	x2, xzr
   1fe58:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1fe5c:	add	x1, x1, #0x2c5
   1fe60:	mov	x0, x19
   1fe64:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1fe68:	b	1fd84 <scols_init_debug@@SMARTCOLS_2.25+0xcedc>
   1fe6c:	mov	x2, xzr
   1fe70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   1fe74:	add	x1, x1, #0x2ed
   1fe78:	mov	x0, x19
   1fe7c:	bl	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x9524>
   1fe80:	b	1fd94 <scols_init_debug@@SMARTCOLS_2.25+0xceec>
   1fe84:	stp	x29, x30, [sp, #-64]!
   1fe88:	str	x28, [sp, #16]
   1fe8c:	stp	x22, x21, [sp, #32]
   1fe90:	stp	x20, x19, [sp, #48]
   1fe94:	mov	x29, sp
   1fe98:	sub	sp, sp, #0x1d0
   1fe9c:	cbz	x0, 1fec0 <scols_init_debug@@SMARTCOLS_2.25+0xd018>
   1fea0:	mov	x21, x1
   1fea4:	mov	x22, x0
   1fea8:	add	x0, sp, #0x8
   1feac:	mov	w1, wzr
   1feb0:	mov	w19, w3
   1feb4:	mov	x20, x2
   1feb8:	bl	1c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x95fc>
   1febc:	cbz	w0, 1fec8 <scols_init_debug@@SMARTCOLS_2.25+0xd020>
   1fec0:	mov	x19, xzr
   1fec4:	b	1ff04 <scols_init_debug@@SMARTCOLS_2.25+0xd05c>
   1fec8:	add	x0, sp, #0x8
   1fecc:	mov	x1, x22
   1fed0:	mov	x2, x21
   1fed4:	mov	x3, x20
   1fed8:	mov	w4, w19
   1fedc:	bl	1f99c <scols_init_debug@@SMARTCOLS_2.25+0xcaf4>
   1fee0:	mov	x19, xzr
   1fee4:	cbnz	w0, 1fefc <scols_init_debug@@SMARTCOLS_2.25+0xd054>
   1fee8:	ldrb	w8, [sp, #8]
   1feec:	cbz	w8, 1fefc <scols_init_debug@@SMARTCOLS_2.25+0xd054>
   1fef0:	add	x0, sp, #0x8
   1fef4:	bl	7aa0 <strdup@plt>
   1fef8:	mov	x19, x0
   1fefc:	add	x0, sp, #0x8
   1ff00:	bl	1c7dc <scols_init_debug@@SMARTCOLS_2.25+0x9934>
   1ff04:	mov	x0, x19
   1ff08:	add	sp, sp, #0x1d0
   1ff0c:	ldp	x20, x19, [sp, #48]
   1ff10:	ldp	x22, x21, [sp, #32]
   1ff14:	ldr	x28, [sp, #16]
   1ff18:	ldp	x29, x30, [sp], #64
   1ff1c:	ret
   1ff20:	stp	x29, x30, [sp, #-64]!
   1ff24:	str	x28, [sp, #16]
   1ff28:	stp	x22, x21, [sp, #32]
   1ff2c:	stp	x20, x19, [sp, #48]
   1ff30:	mov	x29, sp
   1ff34:	sub	sp, sp, #0x1d0
   1ff38:	cbz	x0, 1ff68 <scols_init_debug@@SMARTCOLS_2.25+0xd0c0>
   1ff3c:	mov	x19, x1
   1ff40:	mov	x21, x0
   1ff44:	add	x0, sp, #0x8
   1ff48:	mov	w1, wzr
   1ff4c:	bl	1c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x95fc>
   1ff50:	mov	w20, w0
   1ff54:	cbnz	w0, 1ff6c <scols_init_debug@@SMARTCOLS_2.25+0xd0c4>
   1ff58:	add	x0, sp, #0x8
   1ff5c:	mov	w1, #0x2                   	// #2
   1ff60:	bl	1ca54 <scols_init_debug@@SMARTCOLS_2.25+0x9bac>
   1ff64:	cbz	w0, 1ff88 <scols_init_debug@@SMARTCOLS_2.25+0xd0e0>
   1ff68:	mov	w20, #0xffffffff            	// #-1
   1ff6c:	mov	w0, w20
   1ff70:	add	sp, sp, #0x1d0
   1ff74:	ldp	x20, x19, [sp, #48]
   1ff78:	ldp	x22, x21, [sp, #32]
   1ff7c:	ldr	x28, [sp, #16]
   1ff80:	ldp	x29, x30, [sp], #64
   1ff84:	ret
   1ff88:	add	x0, sp, #0x8
   1ff8c:	bl	1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x9cbc>
   1ff90:	mov	w20, wzr
   1ff94:	cbnz	w0, 20000 <scols_init_debug@@SMARTCOLS_2.25+0xd158>
   1ff98:	add	x0, sp, #0x8
   1ff9c:	bl	1d614 <scols_init_debug@@SMARTCOLS_2.25+0xa76c>
   1ffa0:	mov	x22, x0
   1ffa4:	cbz	x0, 1ffb8 <scols_init_debug@@SMARTCOLS_2.25+0xd110>
   1ffa8:	mov	x0, x22
   1ffac:	mov	x1, x21
   1ffb0:	bl	7c30 <strcmp@plt>
   1ffb4:	cbz	w0, 1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd11c>
   1ffb8:	mov	x0, x22
   1ffbc:	bl	7cc0 <free@plt>
   1ffc0:	b	1fff4 <scols_init_debug@@SMARTCOLS_2.25+0xd14c>
   1ffc4:	mov	x0, x22
   1ffc8:	bl	7cc0 <free@plt>
   1ffcc:	cbz	x19, 1fff0 <scols_init_debug@@SMARTCOLS_2.25+0xd148>
   1ffd0:	cbnz	w20, 1fff0 <scols_init_debug@@SMARTCOLS_2.25+0xd148>
   1ffd4:	ldrb	w8, [sp, #8]
   1ffd8:	cbz	w8, 1ffe8 <scols_init_debug@@SMARTCOLS_2.25+0xd140>
   1ffdc:	add	x0, sp, #0x8
   1ffe0:	bl	7aa0 <strdup@plt>
   1ffe4:	b	1ffec <scols_init_debug@@SMARTCOLS_2.25+0xd144>
   1ffe8:	mov	x0, xzr
   1ffec:	str	x0, [x19]
   1fff0:	add	w20, w20, #0x1
   1fff4:	add	x0, sp, #0x8
   1fff8:	bl	1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x9cbc>
   1fffc:	cbz	w0, 1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xd0f0>
   20000:	add	x0, sp, #0x8
   20004:	bl	1c7dc <scols_init_debug@@SMARTCOLS_2.25+0x9934>
   20008:	cbz	x19, 1ff6c <scols_init_debug@@SMARTCOLS_2.25+0xd0c4>
   2000c:	cmp	w20, #0x2
   20010:	b.lt	1ff6c <scols_init_debug@@SMARTCOLS_2.25+0xd0c4>  // b.tstop
   20014:	ldr	x0, [x19]
   20018:	bl	7cc0 <free@plt>
   2001c:	str	xzr, [x19]
   20020:	b	1ff6c <scols_init_debug@@SMARTCOLS_2.25+0xd0c4>
   20024:	sub	sp, sp, #0x120
   20028:	stp	x29, x30, [sp, #256]
   2002c:	add	x29, sp, #0x100
   20030:	stp	x28, x19, [sp, #272]
   20034:	stp	x1, x2, [x29, #-120]
   20038:	stp	x3, x4, [x29, #-104]
   2003c:	stp	x5, x6, [x29, #-88]
   20040:	stur	x7, [x29, #-72]
   20044:	stp	q0, q1, [sp]
   20048:	stp	q2, q3, [sp, #32]
   2004c:	stp	q4, q5, [sp, #64]
   20050:	adrp	x19, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   20054:	ldr	x19, [x19, #4016]
   20058:	mov	x8, #0xffffffffffffffc8    	// #-56
   2005c:	mov	x9, sp
   20060:	sub	x10, x29, #0x78
   20064:	movk	x8, #0xff80, lsl #32
   20068:	add	x11, x29, #0x20
   2006c:	add	x9, x9, #0x80
   20070:	add	x10, x10, #0x38
   20074:	stp	x9, x8, [x29, #-16]
   20078:	stp	x11, x10, [x29, #-32]
   2007c:	ldr	x0, [x19]
   20080:	ldp	q0, q1, [x29, #-32]
   20084:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20088:	add	x1, x1, #0x3cd
   2008c:	sub	x2, x29, #0x40
   20090:	stp	q6, q7, [sp, #96]
   20094:	stp	q0, q1, [x29, #-64]
   20098:	bl	8120 <vfprintf@plt>
   2009c:	ldr	x1, [x19]
   200a0:	mov	w0, #0xa                   	// #10
   200a4:	bl	7670 <fputc@plt>
   200a8:	ldp	x28, x19, [sp, #272]
   200ac:	ldp	x29, x30, [sp, #256]
   200b0:	add	sp, sp, #0x120
   200b4:	ret
   200b8:	ldr	w8, [x0]
   200bc:	ldr	w9, [x1]
   200c0:	cmp	w8, w9
   200c4:	cset	w8, gt
   200c8:	cset	w9, lt  // lt = tstop
   200cc:	sub	w0, w8, w9
   200d0:	ret
   200d4:	stp	x29, x30, [sp, #-64]!
   200d8:	str	x28, [sp, #16]
   200dc:	stp	x22, x21, [sp, #32]
   200e0:	stp	x20, x19, [sp, #48]
   200e4:	mov	x29, sp
   200e8:	sub	sp, sp, #0x210
   200ec:	sub	x8, x29, #0xa8
   200f0:	mov	w19, w0
   200f4:	add	x0, x8, #0x8
   200f8:	stp	x1, x2, [sp, #152]
   200fc:	stp	x3, x4, [sp, #168]
   20100:	stp	x5, x6, [sp, #184]
   20104:	str	x7, [sp, #200]
   20108:	stp	q0, q1, [sp, #16]
   2010c:	stp	q2, q3, [sp, #48]
   20110:	stp	q4, q5, [sp, #80]
   20114:	stp	q6, q7, [sp, #112]
   20118:	bl	78f0 <sigemptyset@plt>
   2011c:	mov	w8, #0x1                   	// #1
   20120:	mov	w9, #0x10000000            	// #268435456
   20124:	sub	x1, x29, #0xa8
   20128:	add	x2, sp, #0xd0
   2012c:	mov	w0, #0xd                   	// #13
   20130:	stur	x8, [x29, #-168]
   20134:	stur	w9, [x29, #-32]
   20138:	bl	7af0 <sigaction@plt>
   2013c:	cmp	w19, #0x3f
   20140:	strb	wzr, [x29, #25]
   20144:	b.eq	20384 <scols_init_debug@@SMARTCOLS_2.25+0xd4dc>  // b.none
   20148:	cmp	w19, #0x51
   2014c:	b.eq	201f0 <scols_init_debug@@SMARTCOLS_2.25+0xd348>  // b.none
   20150:	cmp	w19, #0x50
   20154:	b.ne	20368 <scols_init_debug@@SMARTCOLS_2.25+0xd4c0>  // b.any
   20158:	bl	203e0 <scols_init_debug@@SMARTCOLS_2.25+0xd538>
   2015c:	tbnz	w0, #31, 203a4 <scols_init_debug@@SMARTCOLS_2.25+0xd4fc>
   20160:	mov	w8, #0x50                  	// #80
   20164:	mov	w19, w0
   20168:	add	x20, x29, #0x18
   2016c:	strb	w8, [x29, #24]
   20170:	mov	w21, #0x2                   	// #2
   20174:	bl	8150 <__errno_location@plt>
   20178:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   2017c:	ldr	q0, [x8, #3504]
   20180:	mov	x22, x0
   20184:	str	q0, [sp]
   20188:	mov	w0, w19
   2018c:	mov	x1, x20
   20190:	mov	x2, x21
   20194:	str	wzr, [x22]
   20198:	bl	7b50 <write@plt>
   2019c:	cmp	x0, #0x1
   201a0:	b.lt	201b8 <scols_init_debug@@SMARTCOLS_2.25+0xd310>  // b.tstop
   201a4:	ldr	w8, [x22]
   201a8:	subs	x21, x21, x0
   201ac:	add	x9, x20, x0
   201b0:	csel	x20, x20, x9, eq  // eq = none
   201b4:	b	201cc <scols_init_debug@@SMARTCOLS_2.25+0xd324>
   201b8:	ldr	w8, [x22]
   201bc:	cmp	w8, #0xb
   201c0:	b.eq	201cc <scols_init_debug@@SMARTCOLS_2.25+0xd324>  // b.none
   201c4:	cmp	w8, #0x4
   201c8:	b.ne	20284 <scols_init_debug@@SMARTCOLS_2.25+0xd3dc>  // b.any
   201cc:	cmp	w8, #0xb
   201d0:	b.ne	201e8 <scols_init_debug@@SMARTCOLS_2.25+0xd340>  // b.any
   201d4:	ldr	q0, [sp]
   201d8:	sub	x0, x29, #0x10
   201dc:	mov	x1, xzr
   201e0:	stur	q0, [x29, #-16]
   201e4:	bl	7d30 <nanosleep@plt>
   201e8:	cbnz	x21, 20188 <scols_init_debug@@SMARTCOLS_2.25+0xd2e0>
   201ec:	b	20284 <scols_init_debug@@SMARTCOLS_2.25+0xd3dc>
   201f0:	bl	203e0 <scols_init_debug@@SMARTCOLS_2.25+0xd538>
   201f4:	tbnz	w0, #31, 203a4 <scols_init_debug@@SMARTCOLS_2.25+0xd4fc>
   201f8:	mov	w8, #0x51                  	// #81
   201fc:	mov	w19, w0
   20200:	add	x20, x29, #0x18
   20204:	strb	w8, [x29, #24]
   20208:	mov	w21, #0x2                   	// #2
   2020c:	bl	8150 <__errno_location@plt>
   20210:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   20214:	ldr	q0, [x8, #3504]
   20218:	mov	x22, x0
   2021c:	str	q0, [sp]
   20220:	mov	w0, w19
   20224:	mov	x1, x20
   20228:	mov	x2, x21
   2022c:	str	wzr, [x22]
   20230:	bl	7b50 <write@plt>
   20234:	cmp	x0, #0x1
   20238:	b.lt	20250 <scols_init_debug@@SMARTCOLS_2.25+0xd3a8>  // b.tstop
   2023c:	ldr	w8, [x22]
   20240:	subs	x21, x21, x0
   20244:	add	x9, x20, x0
   20248:	csel	x20, x20, x9, eq  // eq = none
   2024c:	b	20264 <scols_init_debug@@SMARTCOLS_2.25+0xd3bc>
   20250:	ldr	w8, [x22]
   20254:	cmp	w8, #0xb
   20258:	b.eq	20264 <scols_init_debug@@SMARTCOLS_2.25+0xd3bc>  // b.none
   2025c:	cmp	w8, #0x4
   20260:	b.ne	20284 <scols_init_debug@@SMARTCOLS_2.25+0xd3dc>  // b.any
   20264:	cmp	w8, #0xb
   20268:	b.ne	20280 <scols_init_debug@@SMARTCOLS_2.25+0xd3d8>  // b.any
   2026c:	ldr	q0, [sp]
   20270:	sub	x0, x29, #0x10
   20274:	mov	x1, xzr
   20278:	stur	q0, [x29, #-16]
   2027c:	bl	7d30 <nanosleep@plt>
   20280:	cbnz	x21, 20220 <scols_init_debug@@SMARTCOLS_2.25+0xd378>
   20284:	strb	wzr, [x29, #28]
   20288:	tbnz	w19, #31, 203b0 <scols_init_debug@@SMARTCOLS_2.25+0xd508>
   2028c:	mov	w8, #0x3                   	// #3
   20290:	stp	w19, w8, [x29, #-16]
   20294:	sub	x0, x29, #0x10
   20298:	mov	w1, #0x1                   	// #1
   2029c:	mov	w2, #0x3e8                 	// #1000
   202a0:	bl	78b0 <poll@plt>
   202a4:	mov	w20, w0
   202a8:	tbz	w0, #31, 202bc <scols_init_debug@@SMARTCOLS_2.25+0xd414>
   202ac:	bl	8150 <__errno_location@plt>
   202b0:	ldr	w8, [x0]
   202b4:	cmp	w8, #0x4
   202b8:	b.eq	20294 <scols_init_debug@@SMARTCOLS_2.25+0xd3ec>  // b.none
   202bc:	cmp	w20, #0x1
   202c0:	b.ne	2038c <scols_init_debug@@SMARTCOLS_2.25+0xd4e4>  // b.any
   202c4:	ldurh	w8, [x29, #-10]
   202c8:	and	w8, w8, #0x3
   202cc:	cbz	w8, 2038c <scols_init_debug@@SMARTCOLS_2.25+0xd4e4>
   202d0:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   202d4:	ldr	q0, [x8, #3504]
   202d8:	add	x20, x29, #0x1c
   202dc:	mov	w21, #0x2                   	// #2
   202e0:	strh	wzr, [x29, #28]
   202e4:	str	q0, [sp]
   202e8:	mov	w0, w19
   202ec:	mov	x1, x20
   202f0:	mov	x2, x21
   202f4:	bl	7ee0 <read@plt>
   202f8:	cmp	x0, #0x0
   202fc:	b.le	20310 <scols_init_debug@@SMARTCOLS_2.25+0xd468>
   20300:	subs	x21, x21, x0
   20304:	add	x20, x20, x0
   20308:	b.ne	202e8 <scols_init_debug@@SMARTCOLS_2.25+0xd440>  // b.any
   2030c:	b	2038c <scols_init_debug@@SMARTCOLS_2.25+0xd4e4>
   20310:	mov	w22, #0x6                   	// #6
   20314:	tbz	x0, #63, 2038c <scols_init_debug@@SMARTCOLS_2.25+0xd4e4>
   20318:	bl	8150 <__errno_location@plt>
   2031c:	ldr	w8, [x0]
   20320:	cmp	w8, #0xb
   20324:	b.eq	20330 <scols_init_debug@@SMARTCOLS_2.25+0xd488>  // b.none
   20328:	cmp	w8, #0x4
   2032c:	b.ne	2038c <scols_init_debug@@SMARTCOLS_2.25+0xd4e4>  // b.any
   20330:	subs	w22, w22, #0x1
   20334:	b.eq	2038c <scols_init_debug@@SMARTCOLS_2.25+0xd4e4>  // b.none
   20338:	ldr	q0, [sp]
   2033c:	sub	x0, x29, #0x10
   20340:	mov	x1, xzr
   20344:	stur	q0, [x29, #-16]
   20348:	bl	7d30 <nanosleep@plt>
   2034c:	mov	w0, w19
   20350:	mov	x1, x20
   20354:	mov	x2, x21
   20358:	bl	7ee0 <read@plt>
   2035c:	cmp	x0, #0x1
   20360:	b.lt	20314 <scols_init_debug@@SMARTCOLS_2.25+0xd46c>  // b.tstop
   20364:	b	20300 <scols_init_debug@@SMARTCOLS_2.25+0xd458>
   20368:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2036c:	add	x1, x1, #0x541
   20370:	mov	w2, #0x5                   	// #5
   20374:	mov	x0, xzr
   20378:	bl	7fc0 <dcgettext@plt>
   2037c:	mov	w1, w19
   20380:	bl	7ed0 <warnx@plt>
   20384:	mov	w19, wzr
   20388:	b	203c4 <scols_init_debug@@SMARTCOLS_2.25+0xd51c>
   2038c:	mov	w0, w19
   20390:	bl	7ae0 <close@plt>
   20394:	ldrb	w8, [x29, #28]
   20398:	cmp	w8, #0x6
   2039c:	cset	w19, eq  // eq = none
   203a0:	b	203b4 <scols_init_debug@@SMARTCOLS_2.25+0xd50c>
   203a4:	mov	w19, wzr
   203a8:	strb	wzr, [x29, #28]
   203ac:	b	203b4 <scols_init_debug@@SMARTCOLS_2.25+0xd50c>
   203b0:	mov	w19, wzr
   203b4:	add	x1, sp, #0xd0
   203b8:	mov	w0, #0xd                   	// #13
   203bc:	mov	x2, xzr
   203c0:	bl	7af0 <sigaction@plt>
   203c4:	mov	w0, w19
   203c8:	add	sp, sp, #0x210
   203cc:	ldp	x20, x19, [sp, #48]
   203d0:	ldp	x22, x21, [sp, #32]
   203d4:	ldr	x28, [sp, #16]
   203d8:	ldp	x29, x30, [sp], #64
   203dc:	ret
   203e0:	sub	sp, sp, #0x90
   203e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   203e8:	add	x1, x1, #0x5c4
   203ec:	mov	x0, sp
   203f0:	mov	w2, #0x6e                  	// #110
   203f4:	stp	x29, x30, [sp, #112]
   203f8:	str	x19, [sp, #128]
   203fc:	add	x29, sp, #0x70
   20400:	bl	7380 <memcpy@plt>
   20404:	mov	w1, #0x801                 	// #2049
   20408:	mov	w8, #0x1                   	// #1
   2040c:	mov	w0, #0x1                   	// #1
   20410:	movk	w1, #0x8, lsl #16
   20414:	mov	w2, wzr
   20418:	str	w8, [x29, #28]
   2041c:	bl	7e30 <socket@plt>
   20420:	mov	w19, w0
   20424:	tbnz	w0, #31, 20480 <scols_init_debug@@SMARTCOLS_2.25+0xd5d8>
   20428:	add	x3, x29, #0x1c
   2042c:	mov	w1, #0x1                   	// #1
   20430:	mov	w2, #0x10                  	// #16
   20434:	mov	w4, #0x4                   	// #4
   20438:	mov	w0, w19
   2043c:	bl	7850 <setsockopt@plt>
   20440:	tbnz	w0, #31, 2049c <scols_init_debug@@SMARTCOLS_2.25+0xd5f4>
   20444:	mov	x8, sp
   20448:	orr	x0, x8, #0x3
   2044c:	bl	7440 <strlen@plt>
   20450:	add	w2, w0, #0x3
   20454:	mov	x1, sp
   20458:	mov	w0, w19
   2045c:	bl	7d90 <connect@plt>
   20460:	tbz	w0, #31, 204c0 <scols_init_debug@@SMARTCOLS_2.25+0xd618>
   20464:	bl	8150 <__errno_location@plt>
   20468:	ldr	w8, [x0]
   2046c:	cmp	w8, #0x6f
   20470:	b.eq	204b4 <scols_init_debug@@SMARTCOLS_2.25+0xd60c>  // b.none
   20474:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20478:	add	x1, x1, #0x5a6
   2047c:	b	204a4 <scols_init_debug@@SMARTCOLS_2.25+0xd5fc>
   20480:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20484:	add	x1, x1, #0x56c
   20488:	mov	w2, #0x5                   	// #5
   2048c:	mov	x0, xzr
   20490:	bl	7fc0 <dcgettext@plt>
   20494:	bl	7ed0 <warnx@plt>
   20498:	b	204c0 <scols_init_debug@@SMARTCOLS_2.25+0xd618>
   2049c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   204a0:	add	x1, x1, #0x584
   204a4:	mov	w2, #0x5                   	// #5
   204a8:	mov	x0, xzr
   204ac:	bl	7fc0 <dcgettext@plt>
   204b0:	bl	7ed0 <warnx@plt>
   204b4:	mov	w0, w19
   204b8:	bl	7ae0 <close@plt>
   204bc:	mov	w19, #0xffffffff            	// #-1
   204c0:	mov	w0, w19
   204c4:	ldr	x19, [sp, #128]
   204c8:	ldp	x29, x30, [sp, #112]
   204cc:	add	sp, sp, #0x90
   204d0:	ret
   204d4:	stp	x29, x30, [sp, #-64]!
   204d8:	mov	w0, #0x800                 	// #2048
   204dc:	str	x23, [sp, #16]
   204e0:	stp	x22, x21, [sp, #32]
   204e4:	stp	x20, x19, [sp, #48]
   204e8:	mov	x29, sp
   204ec:	bl	7b00 <__sched_cpualloc@plt>
   204f0:	cbz	x0, 205b4 <scols_init_debug@@SMARTCOLS_2.25+0xd70c>
   204f4:	mov	w2, #0x100                 	// #256
   204f8:	mov	w1, wzr
   204fc:	mov	x19, x0
   20500:	bl	7960 <memset@plt>
   20504:	mov	w0, #0x7b                  	// #123
   20508:	mov	w2, #0x100                 	// #256
   2050c:	mov	w1, wzr
   20510:	mov	x3, x19
   20514:	bl	8210 <syscall@plt>
   20518:	mov	x21, x0
   2051c:	tbz	w21, #31, 205a4 <scols_init_debug@@SMARTCOLS_2.25+0xd6fc>
   20520:	bl	8150 <__errno_location@plt>
   20524:	ldr	w8, [x0]
   20528:	cmp	w8, #0x16
   2052c:	b.ne	205a4 <scols_init_debug@@SMARTCOLS_2.25+0xd6fc>  // b.any
   20530:	mov	x20, x0
   20534:	mov	w22, #0x800                 	// #2048
   20538:	mov	x0, x19
   2053c:	bl	7460 <__sched_cpufree@plt>
   20540:	lsl	w23, w22, #1
   20544:	sxtw	x21, w23
   20548:	mov	x0, x21
   2054c:	bl	7b00 <__sched_cpualloc@plt>
   20550:	cbz	x0, 205b4 <scols_init_debug@@SMARTCOLS_2.25+0xd70c>
   20554:	add	x8, x21, #0x3f
   20558:	lsr	x8, x8, #3
   2055c:	and	x21, x8, #0x1ffffffffffffff8
   20560:	mov	w1, wzr
   20564:	mov	x2, x21
   20568:	mov	x19, x0
   2056c:	bl	7960 <memset@plt>
   20570:	mov	w0, #0x7b                  	// #123
   20574:	mov	w1, wzr
   20578:	mov	x2, x21
   2057c:	mov	x3, x19
   20580:	bl	8210 <syscall@plt>
   20584:	mov	x21, x0
   20588:	tbz	w21, #31, 205a4 <scols_init_debug@@SMARTCOLS_2.25+0xd6fc>
   2058c:	lsr	w8, w22, #19
   20590:	cbnz	w8, 205a4 <scols_init_debug@@SMARTCOLS_2.25+0xd6fc>
   20594:	ldr	w8, [x20]
   20598:	mov	w22, w23
   2059c:	cmp	w8, #0x16
   205a0:	b.eq	20538 <scols_init_debug@@SMARTCOLS_2.25+0xd690>  // b.none
   205a4:	mov	x0, x19
   205a8:	bl	7460 <__sched_cpufree@plt>
   205ac:	lsl	w0, w21, #3
   205b0:	b	205b8 <scols_init_debug@@SMARTCOLS_2.25+0xd710>
   205b4:	mov	w0, #0xffffffff            	// #-1
   205b8:	ldp	x20, x19, [sp, #48]
   205bc:	ldp	x22, x21, [sp, #32]
   205c0:	ldr	x23, [sp, #16]
   205c4:	ldp	x29, x30, [sp], #64
   205c8:	ret
   205cc:	stp	x29, x30, [sp, #-48]!
   205d0:	stp	x20, x19, [sp, #32]
   205d4:	sxtw	x20, w0
   205d8:	mov	x0, x20
   205dc:	str	x21, [sp, #16]
   205e0:	mov	x29, sp
   205e4:	mov	x19, x2
   205e8:	mov	x21, x1
   205ec:	bl	7b00 <__sched_cpualloc@plt>
   205f0:	cbz	x0, 20618 <scols_init_debug@@SMARTCOLS_2.25+0xd770>
   205f4:	cbz	x21, 20608 <scols_init_debug@@SMARTCOLS_2.25+0xd760>
   205f8:	add	x8, x20, #0x3f
   205fc:	lsr	x8, x8, #3
   20600:	and	x8, x8, #0x1ffffffffffffff8
   20604:	str	x8, [x21]
   20608:	cbz	x19, 20618 <scols_init_debug@@SMARTCOLS_2.25+0xd770>
   2060c:	add	x8, x20, #0x3f
   20610:	and	x8, x8, #0xffffffffffffffc0
   20614:	str	x8, [x19]
   20618:	ldp	x20, x19, [sp, #32]
   2061c:	ldr	x21, [sp, #16]
   20620:	ldp	x29, x30, [sp], #48
   20624:	ret
   20628:	b	7460 <__sched_cpufree@plt>
   2062c:	stp	x29, x30, [sp, #-96]!
   20630:	stp	x24, x23, [sp, #48]
   20634:	stp	x20, x19, [sp, #80]
   20638:	lsl	x24, x3, #3
   2063c:	mov	x19, x0
   20640:	stp	x28, x27, [sp, #16]
   20644:	stp	x26, x25, [sp, #32]
   20648:	stp	x22, x21, [sp, #64]
   2064c:	mov	x29, sp
   20650:	cbz	x24, 20774 <scols_init_debug@@SMARTCOLS_2.25+0xd8cc>
   20654:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20658:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2065c:	mov	x20, x3
   20660:	mov	x21, x2
   20664:	mov	x22, x1
   20668:	mov	x27, xzr
   2066c:	mov	w8, wzr
   20670:	add	x25, x25, #0x63b
   20674:	add	x26, x26, #0x636
   20678:	mov	x23, x19
   2067c:	cmp	x20, x27, lsr #3
   20680:	b.ls	20764 <scols_init_debug@@SMARTCOLS_2.25+0xd8bc>  // b.plast
   20684:	lsr	x9, x27, #3
   20688:	and	x9, x9, #0x1ffffffffffffff8
   2068c:	ldr	x9, [x21, x9]
   20690:	lsr	x9, x9, x27
   20694:	tbz	w9, #0, 20764 <scols_init_debug@@SMARTCOLS_2.25+0xd8bc>
   20698:	add	x28, x27, #0x1
   2069c:	cmp	x28, x24
   206a0:	b.cs	206f8 <scols_init_debug@@SMARTCOLS_2.25+0xd850>  // b.hs, b.nlast
   206a4:	lsr	x8, x28, #3
   206a8:	cmp	x8, x20
   206ac:	b.cs	206f8 <scols_init_debug@@SMARTCOLS_2.25+0xd850>  // b.hs, b.nlast
   206b0:	mov	x8, xzr
   206b4:	add	x9, x27, x8
   206b8:	add	x10, x9, #0x1
   206bc:	lsr	x11, x10, #3
   206c0:	and	x11, x11, #0x1ffffffffffffff8
   206c4:	ldr	x11, [x21, x11]
   206c8:	lsr	x10, x11, x10
   206cc:	tbz	w10, #0, 206ec <scols_init_debug@@SMARTCOLS_2.25+0xd844>
   206d0:	add	x9, x9, #0x2
   206d4:	cmp	x9, x24
   206d8:	add	x8, x8, #0x1
   206dc:	b.cs	206ec <scols_init_debug@@SMARTCOLS_2.25+0xd844>  // b.hs, b.nlast
   206e0:	lsr	x9, x9, #3
   206e4:	cmp	x9, x20
   206e8:	b.cc	206b4 <scols_init_debug@@SMARTCOLS_2.25+0xd80c>  // b.lo, b.ul, b.last
   206ec:	cmp	x8, #0x1
   206f0:	b.eq	20714 <scols_init_debug@@SMARTCOLS_2.25+0xd86c>  // b.none
   206f4:	cbnz	x8, 20728 <scols_init_debug@@SMARTCOLS_2.25+0xd880>
   206f8:	mov	x0, x23
   206fc:	mov	x1, x22
   20700:	mov	x2, x26
   20704:	mov	x3, x27
   20708:	bl	7720 <snprintf@plt>
   2070c:	tbz	w0, #31, 2074c <scols_init_debug@@SMARTCOLS_2.25+0xd8a4>
   20710:	b	20788 <scols_init_debug@@SMARTCOLS_2.25+0xd8e0>
   20714:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20718:	mov	x0, x23
   2071c:	mov	x1, x22
   20720:	add	x2, x2, #0x632
   20724:	b	20738 <scols_init_debug@@SMARTCOLS_2.25+0xd890>
   20728:	add	x28, x8, x27
   2072c:	mov	x0, x23
   20730:	mov	x1, x22
   20734:	mov	x2, x25
   20738:	mov	x3, x27
   2073c:	mov	x4, x28
   20740:	bl	7720 <snprintf@plt>
   20744:	mov	x27, x28
   20748:	tbnz	w0, #31, 20788 <scols_init_debug@@SMARTCOLS_2.25+0xd8e0>
   2074c:	cmp	x22, w0, uxtw
   20750:	b.ls	20788 <scols_init_debug@@SMARTCOLS_2.25+0xd8e0>  // b.plast
   20754:	mov	w8, w0
   20758:	add	x23, x23, x8
   2075c:	sub	x22, x22, x8
   20760:	mov	w8, #0x1                   	// #1
   20764:	add	x27, x27, #0x1
   20768:	cmp	x27, x24
   2076c:	b.cc	2067c <scols_init_debug@@SMARTCOLS_2.25+0xd7d4>  // b.lo, b.ul, b.last
   20770:	b	2077c <scols_init_debug@@SMARTCOLS_2.25+0xd8d4>
   20774:	mov	w8, wzr
   20778:	mov	x23, x19
   2077c:	sub	x8, x23, w8, sxtw
   20780:	strb	wzr, [x8]
   20784:	b	2078c <scols_init_debug@@SMARTCOLS_2.25+0xd8e4>
   20788:	mov	x19, xzr
   2078c:	mov	x0, x19
   20790:	ldp	x20, x19, [sp, #80]
   20794:	ldp	x22, x21, [sp, #64]
   20798:	ldp	x24, x23, [sp, #48]
   2079c:	ldp	x26, x25, [sp, #32]
   207a0:	ldp	x28, x27, [sp, #16]
   207a4:	ldp	x29, x30, [sp], #96
   207a8:	ret
   207ac:	lsl	w9, w3, #3
   207b0:	cmp	w9, #0x4
   207b4:	b.mi	208c4 <scols_init_debug@@SMARTCOLS_2.25+0xda1c>  // b.first
   207b8:	sub	w10, w9, #0x8
   207bc:	sxtw	x10, w10
   207c0:	mov	x8, xzr
   207c4:	add	x11, x10, #0x7
   207c8:	mov	w12, #0x3d                  	// #61
   207cc:	mov	x10, x0
   207d0:	sub	x13, x10, x0
   207d4:	cmp	x13, x1
   207d8:	b.eq	208cc <scols_init_debug@@SMARTCOLS_2.25+0xda24>  // b.none
   207dc:	sub	w9, w9, #0x4
   207e0:	mov	w13, w9
   207e4:	cmp	x3, x13, lsr #3
   207e8:	b.ls	2080c <scols_init_debug@@SMARTCOLS_2.25+0xd964>  // b.plast
   207ec:	lsr	x14, x13, #3
   207f0:	and	x14, x14, #0x1ffffff8
   207f4:	ldr	x14, [x2, x14]
   207f8:	and	x13, x13, #0x3c
   207fc:	lsr	x13, x14, x13
   20800:	tbz	w13, #0, 2080c <scols_init_debug@@SMARTCOLS_2.25+0xd964>
   20804:	mov	w13, #0x1                   	// #1
   20808:	b	20810 <scols_init_debug@@SMARTCOLS_2.25+0xd968>
   2080c:	mov	w13, wzr
   20810:	sub	x14, x11, #0x2
   20814:	cmp	x3, x14, lsr #3
   20818:	b.ls	20838 <scols_init_debug@@SMARTCOLS_2.25+0xd990>  // b.plast
   2081c:	lsr	x15, x14, #3
   20820:	and	x15, x15, #0x1ffffffffffffff8
   20824:	ldr	x15, [x2, x15]
   20828:	and	x14, x14, x12
   2082c:	lsr	x14, x15, x14
   20830:	tbz	w14, #0, 20838 <scols_init_debug@@SMARTCOLS_2.25+0xd990>
   20834:	orr	w13, w13, #0x2
   20838:	sub	x14, x11, #0x1
   2083c:	cmp	x3, x14, lsr #3
   20840:	b.ls	20860 <scols_init_debug@@SMARTCOLS_2.25+0xd9b8>  // b.plast
   20844:	lsr	x15, x14, #3
   20848:	and	x15, x15, #0x1ffffffffffffff8
   2084c:	ldr	x15, [x2, x15]
   20850:	and	x14, x14, #0x3e
   20854:	lsr	x14, x15, x14
   20858:	tbz	w14, #0, 20860 <scols_init_debug@@SMARTCOLS_2.25+0xd9b8>
   2085c:	orr	w13, w13, #0x4
   20860:	cmp	x3, x11, lsr #3
   20864:	b.ls	20880 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>  // b.plast
   20868:	lsr	x14, x11, #3
   2086c:	and	x14, x14, #0x1ffffffffffffff8
   20870:	ldr	x14, [x2, x14]
   20874:	lsr	x14, x14, x11
   20878:	tbz	w14, #0, 20880 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   2087c:	orr	w13, w13, #0x8
   20880:	cmp	w13, #0x0
   20884:	csel	x14, xzr, x10, eq  // eq = none
   20888:	cmp	x8, #0x0
   2088c:	csel	x8, x14, x8, eq  // eq = none
   20890:	cmp	w13, #0x9
   20894:	b.hi	208a0 <scols_init_debug@@SMARTCOLS_2.25+0xd9f8>  // b.pmore
   20898:	orr	w13, w13, #0x30
   2089c:	b	208b0 <scols_init_debug@@SMARTCOLS_2.25+0xda08>
   208a0:	sub	w14, w13, #0xa
   208a4:	add	w13, w13, #0x57
   208a8:	cmp	w14, #0x6
   208ac:	csinv	w13, w13, wzr, cc  // cc = lo, ul, last
   208b0:	strb	w13, [x10], #1
   208b4:	cmp	w9, #0x3
   208b8:	sub	x11, x11, #0x4
   208bc:	b.gt	207d0 <scols_init_debug@@SMARTCOLS_2.25+0xd928>
   208c0:	b	208cc <scols_init_debug@@SMARTCOLS_2.25+0xda24>
   208c4:	mov	x8, xzr
   208c8:	mov	x10, x0
   208cc:	strb	wzr, [x10], #-1
   208d0:	cmp	x8, #0x0
   208d4:	csel	x0, x10, x8, eq  // eq = none
   208d8:	ret
   208dc:	stp	x29, x30, [sp, #-64]!
   208e0:	stp	x24, x23, [sp, #16]
   208e4:	stp	x22, x21, [sp, #32]
   208e8:	stp	x20, x19, [sp, #48]
   208ec:	mov	x29, sp
   208f0:	mov	x19, x2
   208f4:	mov	x20, x1
   208f8:	mov	x21, x0
   208fc:	bl	7440 <strlen@plt>
   20900:	cmp	w0, #0x2
   20904:	add	x22, x21, w0, sxtw
   20908:	b.lt	20920 <scols_init_debug@@SMARTCOLS_2.25+0xda78>  // b.tstop
   2090c:	mov	x8, x21
   20910:	ldrh	w9, [x8], #2
   20914:	mov	w10, #0x7830                	// #30768
   20918:	cmp	w9, w10
   2091c:	csel	x21, x8, x21, eq  // eq = none
   20920:	mov	x0, x20
   20924:	mov	w1, wzr
   20928:	mov	x2, x19
   2092c:	bl	7960 <memset@plt>
   20930:	sub	x8, x22, #0x1
   20934:	cmp	x8, x21
   20938:	mov	w0, wzr
   2093c:	b.cc	20a44 <scols_init_debug@@SMARTCOLS_2.25+0xdb9c>  // b.lo, b.ul, b.last
   20940:	mov	x23, xzr
   20944:	mov	w24, #0x1                   	// #1
   20948:	ldurb	w9, [x22, #-1]
   2094c:	sub	x10, x22, #0x2
   20950:	cmp	w9, #0x2c
   20954:	csel	x22, x10, x8, eq  // eq = none
   20958:	ldrsb	w0, [x22]
   2095c:	sub	w8, w0, #0x30
   20960:	cmp	w8, #0xa
   20964:	b.cc	2097c <scols_init_debug@@SMARTCOLS_2.25+0xdad4>  // b.lo, b.ul, b.last
   20968:	bl	8160 <tolower@plt>
   2096c:	sub	w8, w0, #0x61
   20970:	sub	w9, w0, #0x57
   20974:	cmp	w8, #0x6
   20978:	csinv	w8, w9, wzr, cc  // cc = lo, ul, last
   2097c:	mvn	w9, w8
   20980:	tst	w9, #0xff
   20984:	b.eq	20a40 <scols_init_debug@@SMARTCOLS_2.25+0xdb98>  // b.none
   20988:	lsr	x9, x23, #3
   2098c:	tbz	w8, #0, 209b0 <scols_init_debug@@SMARTCOLS_2.25+0xdb08>
   20990:	cmp	x9, x19
   20994:	b.cs	209b0 <scols_init_debug@@SMARTCOLS_2.25+0xdb08>  // b.hs, b.nlast
   20998:	and	x10, x9, #0x1ffffffffffffff8
   2099c:	ldr	x11, [x20, x10]
   209a0:	and	x12, x23, #0x3c
   209a4:	lsl	x12, x24, x12
   209a8:	orr	x11, x11, x12
   209ac:	str	x11, [x20, x10]
   209b0:	tbz	w8, #1, 209d8 <scols_init_debug@@SMARTCOLS_2.25+0xdb30>
   209b4:	cmp	x9, x19
   209b8:	b.cs	209d8 <scols_init_debug@@SMARTCOLS_2.25+0xdb30>  // b.hs, b.nlast
   209bc:	and	x10, x9, #0x1ffffffffffffff8
   209c0:	ldr	x11, [x20, x10]
   209c4:	and	x12, x23, #0x3c
   209c8:	orr	x12, x12, #0x1
   209cc:	lsl	x12, x24, x12
   209d0:	orr	x11, x11, x12
   209d4:	str	x11, [x20, x10]
   209d8:	tbz	w8, #2, 20a00 <scols_init_debug@@SMARTCOLS_2.25+0xdb58>
   209dc:	cmp	x9, x19
   209e0:	b.cs	20a00 <scols_init_debug@@SMARTCOLS_2.25+0xdb58>  // b.hs, b.nlast
   209e4:	and	x10, x9, #0x1ffffffffffffff8
   209e8:	ldr	x11, [x20, x10]
   209ec:	and	x12, x23, #0x3c
   209f0:	orr	x12, x12, #0x2
   209f4:	lsl	x12, x24, x12
   209f8:	orr	x11, x11, x12
   209fc:	str	x11, [x20, x10]
   20a00:	tbz	w8, #3, 20a28 <scols_init_debug@@SMARTCOLS_2.25+0xdb80>
   20a04:	cmp	x9, x19
   20a08:	b.cs	20a28 <scols_init_debug@@SMARTCOLS_2.25+0xdb80>  // b.hs, b.nlast
   20a0c:	and	x8, x9, #0x1ffffffffffffff8
   20a10:	ldr	x9, [x20, x8]
   20a14:	and	x10, x23, #0x3c
   20a18:	orr	x10, x10, #0x3
   20a1c:	lsl	x10, x24, x10
   20a20:	orr	x9, x9, x10
   20a24:	str	x9, [x20, x8]
   20a28:	sub	x8, x22, #0x1
   20a2c:	cmp	x8, x21
   20a30:	add	x23, x23, #0x4
   20a34:	b.cs	20948 <scols_init_debug@@SMARTCOLS_2.25+0xdaa0>  // b.hs, b.nlast
   20a38:	mov	w0, wzr
   20a3c:	b	20a44 <scols_init_debug@@SMARTCOLS_2.25+0xdb9c>
   20a40:	mov	w0, #0xffffffff            	// #-1
   20a44:	ldp	x20, x19, [sp, #48]
   20a48:	ldp	x22, x21, [sp, #32]
   20a4c:	ldp	x24, x23, [sp, #16]
   20a50:	ldp	x29, x30, [sp], #64
   20a54:	ret
   20a58:	sub	sp, sp, #0x80
   20a5c:	stp	x29, x30, [sp, #32]
   20a60:	stp	x24, x23, [sp, #80]
   20a64:	stp	x22, x21, [sp, #96]
   20a68:	add	x29, sp, #0x20
   20a6c:	mov	x21, x1
   20a70:	mov	x23, x0
   20a74:	mov	x0, x1
   20a78:	mov	w1, wzr
   20a7c:	stp	x28, x27, [sp, #48]
   20a80:	stp	x26, x25, [sp, #64]
   20a84:	stp	x20, x19, [sp, #112]
   20a88:	mov	w19, w3
   20a8c:	mov	x20, x2
   20a90:	stur	xzr, [x29, #-8]
   20a94:	bl	7960 <memset@plt>
   20a98:	cbz	x23, 20c18 <scols_init_debug@@SMARTCOLS_2.25+0xdd70>
   20a9c:	lsl	x26, x20, #3
   20aa0:	mov	w1, #0x2c                  	// #44
   20aa4:	mov	x0, x23
   20aa8:	bl	7dc0 <strchr@plt>
   20aac:	mov	x22, x0
   20ab0:	sub	x1, x29, #0x8
   20ab4:	sub	x2, x29, #0xc
   20ab8:	mov	x0, x23
   20abc:	bl	20c3c <scols_init_debug@@SMARTCOLS_2.25+0xdd94>
   20ac0:	mov	w8, #0x1                   	// #1
   20ac4:	cbnz	w0, 20c04 <scols_init_debug@@SMARTCOLS_2.25+0xdd5c>
   20ac8:	ldur	w28, [x29, #-12]
   20acc:	ldur	x23, [x29, #-8]
   20ad0:	stp	w8, w28, [sp, #12]
   20ad4:	cbz	x23, 20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xdcf8>
   20ad8:	mov	w1, #0x2d                  	// #45
   20adc:	mov	x0, x23
   20ae0:	bl	7dc0 <strchr@plt>
   20ae4:	cmp	x0, #0x0
   20ae8:	mov	x25, x0
   20aec:	csinc	x24, xzr, x0, eq  // eq = none
   20af0:	mov	w1, #0x2c                  	// #44
   20af4:	mov	x0, x23
   20af8:	bl	7dc0 <strchr@plt>
   20afc:	cmp	x0, #0x0
   20b00:	csinc	x27, xzr, x0, eq  // eq = none
   20b04:	cset	w8, ne  // ne = any
   20b08:	cmp	x24, x27
   20b0c:	cset	w9, cs  // cs = hs, nlast
   20b10:	and	w9, w8, w9
   20b14:	mov	w8, #0x1                   	// #1
   20b18:	tbnz	w9, #0, 20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xdcf8>
   20b1c:	cbz	x25, 20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xdcf8>
   20b20:	mov	x23, x0
   20b24:	sub	x1, x29, #0x8
   20b28:	add	x2, sp, #0x10
   20b2c:	mov	x0, x24
   20b30:	bl	20c3c <scols_init_debug@@SMARTCOLS_2.25+0xdd94>
   20b34:	cbnz	w0, 20c04 <scols_init_debug@@SMARTCOLS_2.25+0xdd5c>
   20b38:	ldur	x0, [x29, #-8]
   20b3c:	cbz	x0, 20b9c <scols_init_debug@@SMARTCOLS_2.25+0xdcf4>
   20b40:	ldrb	w8, [x0]
   20b44:	cbz	w8, 20b9c <scols_init_debug@@SMARTCOLS_2.25+0xdcf4>
   20b48:	cmp	x23, #0x0
   20b4c:	mov	w1, #0x3a                  	// #58
   20b50:	cset	w23, eq  // eq = none
   20b54:	bl	7dc0 <strchr@plt>
   20b58:	cmp	x0, #0x0
   20b5c:	csinc	x0, xzr, x0, eq  // eq = none
   20b60:	cmp	x0, x27
   20b64:	cset	w9, cc  // cc = lo, ul, last
   20b68:	mov	w8, #0x1                   	// #1
   20b6c:	cbz	x0, 20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xdcf8>
   20b70:	orr	w9, w23, w9
   20b74:	cbz	w9, 20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xdcf8>
   20b78:	sub	x1, x29, #0x8
   20b7c:	add	x2, sp, #0xc
   20b80:	bl	20c3c <scols_init_debug@@SMARTCOLS_2.25+0xdd94>
   20b84:	mov	w8, w0
   20b88:	mov	w0, #0x1                   	// #1
   20b8c:	cbnz	w8, 20c1c <scols_init_debug@@SMARTCOLS_2.25+0xdd74>
   20b90:	ldr	w8, [sp, #12]
   20b94:	cbnz	w8, 20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xdcf8>
   20b98:	b	20c1c <scols_init_debug@@SMARTCOLS_2.25+0xdd74>
   20b9c:	mov	w8, #0x1                   	// #1
   20ba0:	ldr	w9, [sp, #16]
   20ba4:	cmp	w28, w9
   20ba8:	b.hi	20c04 <scols_init_debug@@SMARTCOLS_2.25+0xdd5c>  // b.pmore
   20bac:	add	x23, x22, #0x1
   20bb0:	mov	w13, #0x1                   	// #1
   20bb4:	mov	w10, w28
   20bb8:	cbz	w19, 20bc4 <scols_init_debug@@SMARTCOLS_2.25+0xdd1c>
   20bbc:	cmp	x26, x10
   20bc0:	b.ls	20c0c <scols_init_debug@@SMARTCOLS_2.25+0xdd64>  // b.plast
   20bc4:	cmp	x20, x10, lsr #3
   20bc8:	b.ls	20be4 <scols_init_debug@@SMARTCOLS_2.25+0xdd3c>  // b.plast
   20bcc:	lsr	x11, x10, #3
   20bd0:	and	x11, x11, #0x1ffffff8
   20bd4:	ldr	x12, [x21, x11]
   20bd8:	lsl	x10, x13, x10
   20bdc:	orr	x10, x12, x10
   20be0:	str	x10, [x21, x11]
   20be4:	add	w28, w28, w8
   20be8:	cmp	w28, w9
   20bec:	b.ls	20bb4 <scols_init_debug@@SMARTCOLS_2.25+0xdd0c>  // b.plast
   20bf0:	cbnz	x22, 20aa0 <scols_init_debug@@SMARTCOLS_2.25+0xdbf8>
   20bf4:	ldur	x8, [x29, #-8]
   20bf8:	cbz	x8, 20c18 <scols_init_debug@@SMARTCOLS_2.25+0xdd70>
   20bfc:	ldrb	w8, [x8]
   20c00:	cbz	w8, 20c18 <scols_init_debug@@SMARTCOLS_2.25+0xdd70>
   20c04:	mov	w0, #0x1                   	// #1
   20c08:	b	20c1c <scols_init_debug@@SMARTCOLS_2.25+0xdd74>
   20c0c:	stur	w28, [x29, #-12]
   20c10:	mov	w0, #0x2                   	// #2
   20c14:	b	20c1c <scols_init_debug@@SMARTCOLS_2.25+0xdd74>
   20c18:	mov	w0, wzr
   20c1c:	ldp	x20, x19, [sp, #112]
   20c20:	ldp	x22, x21, [sp, #96]
   20c24:	ldp	x24, x23, [sp, #80]
   20c28:	ldp	x26, x25, [sp, #64]
   20c2c:	ldp	x28, x27, [sp, #48]
   20c30:	ldp	x29, x30, [sp, #32]
   20c34:	add	sp, sp, #0x80
   20c38:	ret
   20c3c:	stp	x29, x30, [sp, #-64]!
   20c40:	str	x23, [sp, #16]
   20c44:	stp	x22, x21, [sp, #32]
   20c48:	stp	x20, x19, [sp, #48]
   20c4c:	mov	x29, sp
   20c50:	mov	x21, x2
   20c54:	mov	x20, x1
   20c58:	mov	x19, x0
   20c5c:	bl	8150 <__errno_location@plt>
   20c60:	str	wzr, [x0]
   20c64:	cbz	x19, 20c84 <scols_init_debug@@SMARTCOLS_2.25+0xdddc>
   20c68:	ldrsb	x23, [x19]
   20c6c:	cbz	x23, 20c84 <scols_init_debug@@SMARTCOLS_2.25+0xdddc>
   20c70:	mov	x22, x0
   20c74:	bl	7c60 <__ctype_b_loc@plt>
   20c78:	ldr	x8, [x0]
   20c7c:	ldrh	w8, [x8, x23, lsl #1]
   20c80:	tbnz	w8, #11, 20c9c <scols_init_debug@@SMARTCOLS_2.25+0xddf4>
   20c84:	mov	w0, #0xffffffea            	// #-22
   20c88:	ldp	x20, x19, [sp, #48]
   20c8c:	ldp	x22, x21, [sp, #32]
   20c90:	ldr	x23, [sp, #16]
   20c94:	ldp	x29, x30, [sp], #64
   20c98:	ret
   20c9c:	mov	w2, #0xa                   	// #10
   20ca0:	mov	x0, x19
   20ca4:	mov	x1, x20
   20ca8:	bl	7430 <strtoul@plt>
   20cac:	str	w0, [x21]
   20cb0:	ldr	w8, [x22]
   20cb4:	cbz	w8, 20cc0 <scols_init_debug@@SMARTCOLS_2.25+0xde18>
   20cb8:	neg	w0, w8
   20cbc:	b	20c88 <scols_init_debug@@SMARTCOLS_2.25+0xdde0>
   20cc0:	ldr	x8, [x20]
   20cc4:	cmp	x8, x19
   20cc8:	mov	w8, #0xffffffea            	// #-22
   20ccc:	csel	w0, w8, wzr, eq  // eq = none
   20cd0:	b	20c88 <scols_init_debug@@SMARTCOLS_2.25+0xdde0>
   20cd4:	sub	sp, sp, #0x30
   20cd8:	stp	x20, x19, [sp, #32]
   20cdc:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   20ce0:	ldr	w8, [x20, #2908]
   20ce4:	stp	x29, x30, [sp, #16]
   20ce8:	add	x29, sp, #0x10
   20cec:	cbnz	w8, 20d7c <scols_init_debug@@SMARTCOLS_2.25+0xded4>
   20cf0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20cf4:	add	x0, x0, #0x647
   20cf8:	bl	8180 <getenv@plt>
   20cfc:	cbz	x0, 20d38 <scols_init_debug@@SMARTCOLS_2.25+0xde90>
   20d00:	add	x1, sp, #0x8
   20d04:	mov	w2, wzr
   20d08:	bl	7430 <strtoul@plt>
   20d0c:	ldr	x8, [sp, #8]
   20d10:	mov	x19, x0
   20d14:	cbz	x8, 20d2c <scols_init_debug@@SMARTCOLS_2.25+0xde84>
   20d18:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   20d1c:	add	x1, x1, #0xc48
   20d20:	mov	x0, x8
   20d24:	bl	7c30 <strcmp@plt>
   20d28:	cbz	w0, 20d40 <scols_init_debug@@SMARTCOLS_2.25+0xde98>
   20d2c:	str	w19, [x20, #2908]
   20d30:	cbnz	w19, 20d48 <scols_init_debug@@SMARTCOLS_2.25+0xdea0>
   20d34:	b	20d70 <scols_init_debug@@SMARTCOLS_2.25+0xdec8>
   20d38:	str	wzr, [x20, #2908]
   20d3c:	b	20d70 <scols_init_debug@@SMARTCOLS_2.25+0xdec8>
   20d40:	mov	w8, #0xffff                	// #65535
   20d44:	str	w8, [x20, #2908]
   20d48:	bl	7620 <getuid@plt>
   20d4c:	mov	w19, w0
   20d50:	bl	7580 <geteuid@plt>
   20d54:	cmp	w19, w0
   20d58:	b.ne	20d8c <scols_init_debug@@SMARTCOLS_2.25+0xdee4>  // b.any
   20d5c:	bl	7cf0 <getgid@plt>
   20d60:	mov	w19, w0
   20d64:	bl	7540 <getegid@plt>
   20d68:	cmp	w19, w0
   20d6c:	b.ne	20d8c <scols_init_debug@@SMARTCOLS_2.25+0xdee4>  // b.any
   20d70:	ldr	w8, [x20, #2908]
   20d74:	orr	w8, w8, #0x2
   20d78:	str	w8, [x20, #2908]
   20d7c:	ldp	x20, x19, [sp, #32]
   20d80:	ldp	x29, x30, [sp, #16]
   20d84:	add	sp, sp, #0x30
   20d88:	ret
   20d8c:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   20d90:	ldr	w8, [x20, #2908]
   20d94:	ldr	x9, [x9, #4016]
   20d98:	orr	w8, w8, #0x1000000
   20d9c:	ldr	x19, [x9]
   20da0:	str	w8, [x20, #2908]
   20da4:	bl	77c0 <getpid@plt>
   20da8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   20dac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20db0:	mov	w2, w0
   20db4:	add	x1, x1, #0xbe0
   20db8:	add	x3, x3, #0x654
   20dbc:	mov	x0, x19
   20dc0:	bl	8280 <fprintf@plt>
   20dc4:	b	20d70 <scols_init_debug@@SMARTCOLS_2.25+0xdec8>
   20dc8:	sub	sp, sp, #0x130
   20dcc:	stp	x29, x30, [sp, #256]
   20dd0:	add	x29, sp, #0x100
   20dd4:	stp	x20, x19, [sp, #288]
   20dd8:	mov	x20, x0
   20ddc:	stp	x1, x2, [x29, #-120]
   20de0:	mov	w0, #0x1                   	// #1
   20de4:	mov	w1, #0x1038                	// #4152
   20de8:	stp	x28, x21, [sp, #272]
   20dec:	stp	x3, x4, [x29, #-104]
   20df0:	stp	x5, x6, [x29, #-88]
   20df4:	stur	x7, [x29, #-72]
   20df8:	stp	q0, q1, [sp]
   20dfc:	stp	q2, q3, [sp, #32]
   20e00:	stp	q4, q5, [sp, #64]
   20e04:	stp	q6, q7, [sp, #96]
   20e08:	bl	79e0 <calloc@plt>
   20e0c:	mov	x19, x0
   20e10:	cbz	x0, 20e8c <scols_init_debug@@SMARTCOLS_2.25+0xdfe4>
   20e14:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   20e18:	ldrb	w8, [x8, #2908]
   20e1c:	tbnz	w8, #2, 20ea4 <scols_init_debug@@SMARTCOLS_2.25+0xdffc>
   20e20:	mov	w8, #0x1                   	// #1
   20e24:	mov	w9, #0xffffffff            	// #-1
   20e28:	str	w8, [x19, #16]
   20e2c:	str	w9, [x19]
   20e30:	cbz	x20, 20e8c <scols_init_debug@@SMARTCOLS_2.25+0xdfe4>
   20e34:	mov	x8, #0xffffffffffffffc8    	// #-56
   20e38:	mov	x10, sp
   20e3c:	sub	x11, x29, #0x78
   20e40:	movk	x8, #0xff80, lsl #32
   20e44:	add	x9, x29, #0x30
   20e48:	add	x10, x10, #0x80
   20e4c:	add	x11, x11, #0x38
   20e50:	stp	x10, x8, [x29, #-16]
   20e54:	stp	x9, x11, [x29, #-32]
   20e58:	ldp	q0, q1, [x29, #-32]
   20e5c:	add	x21, x19, #0x8
   20e60:	sub	x2, x29, #0x40
   20e64:	mov	x0, x21
   20e68:	mov	x1, x20
   20e6c:	stp	q0, q1, [x29, #-64]
   20e70:	bl	7d40 <vasprintf@plt>
   20e74:	tbnz	w0, #31, 20e80 <scols_init_debug@@SMARTCOLS_2.25+0xdfd8>
   20e78:	ldr	x8, [x21]
   20e7c:	cbnz	x8, 20e8c <scols_init_debug@@SMARTCOLS_2.25+0xdfe4>
   20e80:	mov	x0, x19
   20e84:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   20e88:	mov	x19, xzr
   20e8c:	mov	x0, x19
   20e90:	ldp	x20, x19, [sp, #288]
   20e94:	ldp	x28, x21, [sp, #272]
   20e98:	ldp	x29, x30, [sp, #256]
   20e9c:	add	sp, sp, #0x130
   20ea0:	ret
   20ea4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   20ea8:	ldr	x8, [x8, #4016]
   20eac:	ldr	x21, [x8]
   20eb0:	bl	77c0 <getpid@plt>
   20eb4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   20eb8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   20ebc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   20ec0:	mov	w2, w0
   20ec4:	add	x1, x1, #0x84b
   20ec8:	add	x3, x3, #0x654
   20ecc:	add	x4, x4, #0xd18
   20ed0:	mov	x0, x21
   20ed4:	bl	8280 <fprintf@plt>
   20ed8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   20edc:	add	x1, x1, #0x87d
   20ee0:	mov	x0, x19
   20ee4:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   20ee8:	b	20e20 <scols_init_debug@@SMARTCOLS_2.25+0xdf78>
   20eec:	sub	sp, sp, #0x120
   20ef0:	stp	x29, x30, [sp, #240]
   20ef4:	add	x29, sp, #0xf0
   20ef8:	str	x28, [sp, #256]
   20efc:	stp	x20, x19, [sp, #272]
   20f00:	stp	x2, x3, [x29, #-112]
   20f04:	stp	x4, x5, [x29, #-96]
   20f08:	stp	x6, x7, [x29, #-80]
   20f0c:	stp	q1, q2, [sp, #16]
   20f10:	stp	q3, q4, [sp, #48]
   20f14:	str	q0, [sp]
   20f18:	stp	q5, q6, [sp, #80]
   20f1c:	str	q7, [sp, #112]
   20f20:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   20f24:	ldr	x20, [x20, #4016]
   20f28:	mov	x19, x1
   20f2c:	cbz	x0, 20f54 <scols_init_debug@@SMARTCOLS_2.25+0xe0ac>
   20f30:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   20f34:	ldrb	w9, [x9, #2911]
   20f38:	tbnz	w9, #0, 20f54 <scols_init_debug@@SMARTCOLS_2.25+0xe0ac>
   20f3c:	mov	x8, x0
   20f40:	ldr	x0, [x20]
   20f44:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   20f48:	add	x1, x1, #0x870
   20f4c:	mov	x2, x8
   20f50:	bl	8280 <fprintf@plt>
   20f54:	mov	x8, #0xffffffffffffffd0    	// #-48
   20f58:	mov	x10, sp
   20f5c:	sub	x11, x29, #0x70
   20f60:	movk	x8, #0xff80, lsl #32
   20f64:	add	x9, x29, #0x30
   20f68:	add	x10, x10, #0x80
   20f6c:	add	x11, x11, #0x30
   20f70:	stp	x10, x8, [x29, #-16]
   20f74:	stp	x9, x11, [x29, #-32]
   20f78:	ldp	q0, q1, [x29, #-32]
   20f7c:	ldr	x0, [x20]
   20f80:	sub	x2, x29, #0x40
   20f84:	mov	x1, x19
   20f88:	stp	q0, q1, [x29, #-64]
   20f8c:	bl	8120 <vfprintf@plt>
   20f90:	ldr	x1, [x20]
   20f94:	mov	w0, #0xa                   	// #10
   20f98:	bl	7670 <fputc@plt>
   20f9c:	ldp	x20, x19, [sp, #272]
   20fa0:	ldr	x28, [sp, #256]
   20fa4:	ldp	x29, x30, [sp, #240]
   20fa8:	add	sp, sp, #0x120
   20fac:	ret
   20fb0:	stp	x29, x30, [sp, #-32]!
   20fb4:	stp	x20, x19, [sp, #16]
   20fb8:	mov	x29, sp
   20fbc:	cbz	x0, 2101c <scols_init_debug@@SMARTCOLS_2.25+0xe174>
   20fc0:	ldr	w8, [x0, #16]
   20fc4:	mov	x19, x0
   20fc8:	subs	w8, w8, #0x1
   20fcc:	str	w8, [x0, #16]
   20fd0:	b.gt	2101c <scols_init_debug@@SMARTCOLS_2.25+0xe174>
   20fd4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   20fd8:	ldrb	w8, [x8, #2908]
   20fdc:	tbnz	w8, #2, 21028 <scols_init_debug@@SMARTCOLS_2.25+0xe180>
   20fe0:	ldr	x8, [x19, #4128]
   20fe4:	cbz	x8, 20ff4 <scols_init_debug@@SMARTCOLS_2.25+0xe14c>
   20fe8:	ldr	x8, [x19, #4136]
   20fec:	mov	x0, x19
   20ff0:	blr	x8
   20ff4:	mov	x0, x19
   20ff8:	bl	21084 <scols_init_debug@@SMARTCOLS_2.25+0xe1dc>
   20ffc:	ldr	x0, [x19, #8]
   21000:	bl	7cc0 <free@plt>
   21004:	ldr	x0, [x19, #24]
   21008:	bl	7cc0 <free@plt>
   2100c:	mov	x0, x19
   21010:	ldp	x20, x19, [sp, #16]
   21014:	ldp	x29, x30, [sp], #32
   21018:	b	7cc0 <free@plt>
   2101c:	ldp	x20, x19, [sp, #16]
   21020:	ldp	x29, x30, [sp], #32
   21024:	ret
   21028:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   2102c:	ldr	x8, [x8, #4016]
   21030:	ldr	x20, [x8]
   21034:	bl	77c0 <getpid@plt>
   21038:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   2103c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21040:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21044:	mov	w2, w0
   21048:	add	x1, x1, #0x84b
   2104c:	add	x3, x3, #0x654
   21050:	add	x4, x4, #0xd18
   21054:	mov	x0, x20
   21058:	bl	8280 <fprintf@plt>
   2105c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   21060:	add	x1, x1, #0x87b
   21064:	mov	x0, x19
   21068:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   2106c:	b	20fe0 <scols_init_debug@@SMARTCOLS_2.25+0xe138>
   21070:	cbz	x0, 21080 <scols_init_debug@@SMARTCOLS_2.25+0xe1d8>
   21074:	ldr	w8, [x0, #16]
   21078:	add	w8, w8, #0x1
   2107c:	str	w8, [x0, #16]
   21080:	ret
   21084:	stp	x29, x30, [sp, #-32]!
   21088:	stp	x20, x19, [sp, #16]
   2108c:	mov	x29, sp
   21090:	cbz	x0, 21110 <scols_init_debug@@SMARTCOLS_2.25+0xe268>
   21094:	mov	x19, x0
   21098:	ldr	w0, [x0]
   2109c:	tbnz	w0, #31, 210b8 <scols_init_debug@@SMARTCOLS_2.25+0xe210>
   210a0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   210a4:	ldrb	w8, [x8, #2908]
   210a8:	tbnz	w8, #2, 210c4 <scols_init_debug@@SMARTCOLS_2.25+0xe21c>
   210ac:	bl	7ae0 <close@plt>
   210b0:	mov	w8, #0xffffffff            	// #-1
   210b4:	str	w8, [x19]
   210b8:	ldp	x20, x19, [sp, #16]
   210bc:	ldp	x29, x30, [sp], #32
   210c0:	ret
   210c4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   210c8:	ldr	x8, [x8, #4016]
   210cc:	ldr	x20, [x8]
   210d0:	bl	77c0 <getpid@plt>
   210d4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   210d8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   210dc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   210e0:	mov	w2, w0
   210e4:	add	x1, x1, #0x84b
   210e8:	add	x3, x3, #0x654
   210ec:	add	x4, x4, #0xd18
   210f0:	mov	x0, x20
   210f4:	bl	8280 <fprintf@plt>
   210f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   210fc:	add	x1, x1, #0x753
   21100:	mov	x0, x19
   21104:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   21108:	ldr	w0, [x19]
   2110c:	b	210ac <scols_init_debug@@SMARTCOLS_2.25+0xe204>
   21110:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21114:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21118:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2111c:	add	x0, x0, #0x6dc
   21120:	add	x1, x1, #0x66a
   21124:	add	x3, x3, #0x727
   21128:	mov	w2, #0xda                  	// #218
   2112c:	bl	8140 <__assert_fail@plt>
   21130:	stp	x29, x30, [sp, #-48]!
   21134:	stp	x20, x19, [sp, #32]
   21138:	ldr	w8, [x0]
   2113c:	str	x21, [sp, #16]
   21140:	mov	x29, sp
   21144:	tbz	w8, #31, 211e4 <scols_init_debug@@SMARTCOLS_2.25+0xe33c>
   21148:	mov	x19, x0
   2114c:	cbz	x1, 21168 <scols_init_debug@@SMARTCOLS_2.25+0xe2c0>
   21150:	mov	x0, x1
   21154:	bl	7aa0 <strdup@plt>
   21158:	mov	x20, x0
   2115c:	cbnz	x0, 2116c <scols_init_debug@@SMARTCOLS_2.25+0xe2c4>
   21160:	mov	w0, #0xfffffff4            	// #-12
   21164:	b	21188 <scols_init_debug@@SMARTCOLS_2.25+0xe2e0>
   21168:	mov	x20, xzr
   2116c:	ldr	x0, [x19, #24]
   21170:	bl	7cc0 <free@plt>
   21174:	str	x20, [x19, #24]
   21178:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   2117c:	ldrb	w8, [x8, #2908]
   21180:	tbnz	w8, #2, 21198 <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   21184:	mov	w0, wzr
   21188:	ldp	x20, x19, [sp, #32]
   2118c:	ldr	x21, [sp, #16]
   21190:	ldp	x29, x30, [sp], #48
   21194:	ret
   21198:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   2119c:	ldr	x8, [x8, #4016]
   211a0:	ldr	x21, [x8]
   211a4:	bl	77c0 <getpid@plt>
   211a8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   211ac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   211b0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   211b4:	mov	w2, w0
   211b8:	add	x1, x1, #0x84b
   211bc:	add	x3, x3, #0x654
   211c0:	add	x4, x4, #0xd18
   211c4:	mov	x0, x21
   211c8:	bl	8280 <fprintf@plt>
   211cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   211d0:	add	x1, x1, #0x6ad
   211d4:	mov	x0, x19
   211d8:	mov	x2, x20
   211dc:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   211e0:	b	21184 <scols_init_debug@@SMARTCOLS_2.25+0xe2dc>
   211e4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   211e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   211ec:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   211f0:	add	x0, x0, #0x65b
   211f4:	add	x1, x1, #0x66a
   211f8:	add	x3, x3, #0x675
   211fc:	mov	w2, #0x6d                  	// #109
   21200:	bl	8140 <__assert_fail@plt>
   21204:	cbz	x0, 2120c <scols_init_debug@@SMARTCOLS_2.25+0xe364>
   21208:	ldr	x0, [x0, #24]
   2120c:	ret
   21210:	stp	x29, x30, [sp, #-48]!
   21214:	stp	x20, x19, [sp, #32]
   21218:	mov	x19, x0
   2121c:	str	x21, [sp, #16]
   21220:	mov	x29, sp
   21224:	cbz	x1, 21240 <scols_init_debug@@SMARTCOLS_2.25+0xe398>
   21228:	mov	x0, x1
   2122c:	bl	7aa0 <strdup@plt>
   21230:	mov	x20, x0
   21234:	cbnz	x0, 21244 <scols_init_debug@@SMARTCOLS_2.25+0xe39c>
   21238:	mov	w0, #0xfffffff4            	// #-12
   2123c:	b	21274 <scols_init_debug@@SMARTCOLS_2.25+0xe3cc>
   21240:	mov	x20, xzr
   21244:	ldr	w0, [x19]
   21248:	tbnz	w0, #31, 21258 <scols_init_debug@@SMARTCOLS_2.25+0xe3b0>
   2124c:	bl	7ae0 <close@plt>
   21250:	mov	w8, #0xffffffff            	// #-1
   21254:	str	w8, [x19]
   21258:	ldr	x0, [x19, #8]
   2125c:	bl	7cc0 <free@plt>
   21260:	str	x20, [x19, #8]
   21264:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   21268:	ldrb	w8, [x8, #2908]
   2126c:	tbnz	w8, #2, 21284 <scols_init_debug@@SMARTCOLS_2.25+0xe3dc>
   21270:	mov	w0, wzr
   21274:	ldp	x20, x19, [sp, #32]
   21278:	ldr	x21, [sp, #16]
   2127c:	ldp	x29, x30, [sp], #48
   21280:	ret
   21284:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   21288:	ldr	x8, [x8, #4016]
   2128c:	ldr	x21, [x8]
   21290:	bl	77c0 <getpid@plt>
   21294:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   21298:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2129c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   212a0:	mov	w2, w0
   212a4:	add	x1, x1, #0x84b
   212a8:	add	x3, x3, #0x654
   212ac:	add	x4, x4, #0xd18
   212b0:	mov	x0, x21
   212b4:	bl	8280 <fprintf@plt>
   212b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   212bc:	add	x1, x1, #0x6be
   212c0:	mov	x0, x19
   212c4:	mov	x2, x20
   212c8:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   212cc:	b	21270 <scols_init_debug@@SMARTCOLS_2.25+0xe3c8>
   212d0:	cbz	x0, 212d8 <scols_init_debug@@SMARTCOLS_2.25+0xe430>
   212d4:	ldr	x0, [x0, #8]
   212d8:	ret
   212dc:	stp	x29, x30, [sp, #-32]!
   212e0:	stp	x20, x19, [sp, #16]
   212e4:	str	x1, [x0, #4128]
   212e8:	str	x2, [x0, #4136]
   212ec:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   212f0:	ldrb	w8, [x8, #2908]
   212f4:	mov	x29, sp
   212f8:	tbnz	w8, #2, 2130c <scols_init_debug@@SMARTCOLS_2.25+0xe464>
   212fc:	ldp	x20, x19, [sp, #16]
   21300:	mov	w0, wzr
   21304:	ldp	x29, x30, [sp], #32
   21308:	ret
   2130c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   21310:	ldr	x8, [x8, #4016]
   21314:	mov	x19, x0
   21318:	ldr	x20, [x8]
   2131c:	bl	77c0 <getpid@plt>
   21320:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   21324:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21328:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   2132c:	mov	w2, w0
   21330:	add	x1, x1, #0x84b
   21334:	add	x3, x3, #0x654
   21338:	add	x4, x4, #0xd18
   2133c:	mov	x0, x20
   21340:	bl	8280 <fprintf@plt>
   21344:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21348:	add	x1, x1, #0x6cc
   2134c:	mov	x0, x19
   21350:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   21354:	b	212fc <scols_init_debug@@SMARTCOLS_2.25+0xe454>
   21358:	cbz	x0, 21360 <scols_init_debug@@SMARTCOLS_2.25+0xe4b8>
   2135c:	ldr	x0, [x0, #4128]
   21360:	ret
   21364:	str	x1, [x0, #4144]
   21368:	mov	w0, wzr
   2136c:	ret
   21370:	stp	x29, x30, [sp, #-48]!
   21374:	str	x21, [sp, #16]
   21378:	stp	x20, x19, [sp, #32]
   2137c:	mov	x29, sp
   21380:	cbz	x0, 21430 <scols_init_debug@@SMARTCOLS_2.25+0xe588>
   21384:	ldr	x8, [x0, #8]
   21388:	mov	x19, x0
   2138c:	cbz	x8, 21450 <scols_init_debug@@SMARTCOLS_2.25+0xe5a8>
   21390:	ldr	w0, [x19]
   21394:	tbz	w0, #31, 213d4 <scols_init_debug@@SMARTCOLS_2.25+0xe52c>
   21398:	mov	x0, x19
   2139c:	bl	21470 <scols_init_debug@@SMARTCOLS_2.25+0xe5c8>
   213a0:	cbz	x0, 213c8 <scols_init_debug@@SMARTCOLS_2.25+0xe520>
   213a4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   213a8:	ldrb	w8, [x8, #2908]
   213ac:	mov	x20, x0
   213b0:	tbnz	w8, #2, 213e4 <scols_init_debug@@SMARTCOLS_2.25+0xe53c>
   213b4:	mov	w1, #0x80000               	// #524288
   213b8:	mov	x0, x20
   213bc:	bl	7890 <open@plt>
   213c0:	str	w0, [x19]
   213c4:	b	213d4 <scols_init_debug@@SMARTCOLS_2.25+0xe52c>
   213c8:	bl	8150 <__errno_location@plt>
   213cc:	ldr	w8, [x0]
   213d0:	neg	w0, w8
   213d4:	ldp	x20, x19, [sp, #32]
   213d8:	ldr	x21, [sp, #16]
   213dc:	ldp	x29, x30, [sp], #48
   213e0:	ret
   213e4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   213e8:	ldr	x8, [x8, #4016]
   213ec:	ldr	x21, [x8]
   213f0:	bl	77c0 <getpid@plt>
   213f4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   213f8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   213fc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21400:	mov	w2, w0
   21404:	add	x1, x1, #0x84b
   21408:	add	x3, x3, #0x654
   2140c:	add	x4, x4, #0xd18
   21410:	mov	x0, x21
   21414:	bl	8280 <fprintf@plt>
   21418:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2141c:	add	x1, x1, #0x715
   21420:	mov	x0, x19
   21424:	mov	x2, x20
   21428:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   2142c:	b	213b4 <scols_init_debug@@SMARTCOLS_2.25+0xe50c>
   21430:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21434:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21438:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2143c:	add	x0, x0, #0x6dc
   21440:	add	x1, x1, #0x66a
   21444:	add	x3, x3, #0x6df
   21448:	mov	w2, #0xc8                  	// #200
   2144c:	bl	8140 <__assert_fail@plt>
   21450:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21454:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21458:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2145c:	add	x0, x0, #0x708
   21460:	add	x1, x1, #0x66a
   21464:	add	x3, x3, #0x6df
   21468:	mov	w2, #0xc9                  	// #201
   2146c:	bl	8140 <__assert_fail@plt>
   21470:	stp	x29, x30, [sp, #-32]!
   21474:	str	x19, [sp, #16]
   21478:	ldr	x3, [x0, #24]
   2147c:	ldr	x19, [x0, #8]
   21480:	mov	x29, sp
   21484:	cbz	x3, 214e0 <scols_init_debug@@SMARTCOLS_2.25+0xe638>
   21488:	cbz	x19, 214d4 <scols_init_debug@@SMARTCOLS_2.25+0xe62c>
   2148c:	mov	x8, x19
   21490:	ldrb	w9, [x8], #1
   21494:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21498:	add	x2, x2, #0x762
   2149c:	mov	w1, #0x1000                	// #4096
   214a0:	cmp	w9, #0x2f
   214a4:	csel	x4, x8, x19, eq  // eq = none
   214a8:	add	x19, x0, #0x20
   214ac:	mov	x0, x19
   214b0:	bl	7720 <snprintf@plt>
   214b4:	tbnz	w0, #31, 214dc <scols_init_debug@@SMARTCOLS_2.25+0xe634>
   214b8:	cmp	w0, #0x1, lsl #12
   214bc:	b.cc	214e0 <scols_init_debug@@SMARTCOLS_2.25+0xe638>  // b.lo, b.ul, b.last
   214c0:	bl	8150 <__errno_location@plt>
   214c4:	mov	x19, xzr
   214c8:	mov	w8, #0x24                  	// #36
   214cc:	str	w8, [x0]
   214d0:	b	214e0 <scols_init_debug@@SMARTCOLS_2.25+0xe638>
   214d4:	mov	x19, x3
   214d8:	b	214e0 <scols_init_debug@@SMARTCOLS_2.25+0xe638>
   214dc:	mov	x19, xzr
   214e0:	mov	x0, x19
   214e4:	ldr	x19, [sp, #16]
   214e8:	ldp	x29, x30, [sp], #32
   214ec:	ret
   214f0:	cbz	x0, 21500 <scols_init_debug@@SMARTCOLS_2.25+0xe658>
   214f4:	ldr	w8, [x0]
   214f8:	mvn	w8, w8
   214fc:	lsr	w0, w8, #31
   21500:	ret
   21504:	sub	sp, sp, #0x120
   21508:	stp	x29, x30, [sp, #224]
   2150c:	stp	x22, x21, [sp, #256]
   21510:	stp	x20, x19, [sp, #272]
   21514:	add	x29, sp, #0xe0
   21518:	mov	x20, x2
   2151c:	mov	x19, x1
   21520:	mov	x21, x0
   21524:	str	x28, [sp, #240]
   21528:	stp	x4, x5, [x29, #-96]
   2152c:	stp	x6, x7, [x29, #-80]
   21530:	stp	q0, q1, [sp]
   21534:	stp	q2, q3, [sp, #32]
   21538:	stp	q4, q5, [sp, #64]
   2153c:	stp	q6, q7, [sp, #96]
   21540:	cbz	x3, 215b0 <scols_init_debug@@SMARTCOLS_2.25+0xe708>
   21544:	mov	x8, #0xffffffffffffffe0    	// #-32
   21548:	mov	x9, sp
   2154c:	sub	x10, x29, #0x60
   21550:	movk	x8, #0xff80, lsl #32
   21554:	add	x11, x29, #0x40
   21558:	add	x9, x9, #0x80
   2155c:	add	x10, x10, #0x20
   21560:	ldr	x22, [x21, #8]
   21564:	stp	x9, x8, [x29, #-16]
   21568:	stp	x11, x10, [x29, #-32]
   2156c:	ldp	q0, q1, [x29, #-32]
   21570:	sub	x2, x29, #0x40
   21574:	mov	x0, x21
   21578:	mov	x1, x3
   2157c:	stp	q0, q1, [x29, #-64]
   21580:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   21584:	cbz	x22, 215d8 <scols_init_debug@@SMARTCOLS_2.25+0xe730>
   21588:	mov	x8, x22
   2158c:	ldrb	w9, [x8], #1
   21590:	cmp	w9, #0x2f
   21594:	csel	x8, x8, x22, eq  // eq = none
   21598:	cbz	x0, 215e0 <scols_init_debug@@SMARTCOLS_2.25+0xe738>
   2159c:	mov	x9, x0
   215a0:	ldrb	w10, [x9], #1
   215a4:	cmp	w10, #0x2f
   215a8:	csel	x9, x9, x0, eq  // eq = none
   215ac:	b	215e4 <scols_init_debug@@SMARTCOLS_2.25+0xe73c>
   215b0:	mov	x0, x21
   215b4:	bl	21470 <scols_init_debug@@SMARTCOLS_2.25+0xe5c8>
   215b8:	cbz	x0, 2163c <scols_init_debug@@SMARTCOLS_2.25+0xe794>
   215bc:	sub	x20, x20, #0x1
   215c0:	mov	x1, x0
   215c4:	mov	x0, x19
   215c8:	mov	x2, x20
   215cc:	bl	8090 <strncpy@plt>
   215d0:	strb	wzr, [x19, x20]
   215d4:	b	21640 <scols_init_debug@@SMARTCOLS_2.25+0xe798>
   215d8:	mov	x8, xzr
   215dc:	cbnz	x0, 2159c <scols_init_debug@@SMARTCOLS_2.25+0xe6f4>
   215e0:	mov	x9, xzr
   215e4:	ldr	x10, [x21, #24]
   215e8:	adrp	x11, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   215ec:	add	x11, x11, #0x69d
   215f0:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   215f4:	cmp	x10, #0x0
   215f8:	csel	x3, x11, x10, eq  // eq = none
   215fc:	cmp	x8, #0x0
   21600:	csel	x4, x11, x8, eq  // eq = none
   21604:	cmp	x9, #0x0
   21608:	csel	x5, x11, x9, eq  // eq = none
   2160c:	add	x2, x2, #0x75f
   21610:	mov	x0, x19
   21614:	mov	x1, x20
   21618:	bl	7720 <snprintf@plt>
   2161c:	sxtw	x8, w0
   21620:	cmp	x8, x20
   21624:	b.cc	21640 <scols_init_debug@@SMARTCOLS_2.25+0xe798>  // b.lo, b.ul, b.last
   21628:	bl	8150 <__errno_location@plt>
   2162c:	mov	w8, #0x24                  	// #36
   21630:	mov	x19, xzr
   21634:	str	w8, [x0]
   21638:	b	21640 <scols_init_debug@@SMARTCOLS_2.25+0xe798>
   2163c:	mov	x19, xzr
   21640:	mov	x0, x19
   21644:	ldp	x20, x19, [sp, #272]
   21648:	ldp	x22, x21, [sp, #256]
   2164c:	ldr	x28, [sp, #240]
   21650:	ldp	x29, x30, [sp, #224]
   21654:	add	sp, sp, #0x120
   21658:	ret
   2165c:	sub	sp, sp, #0x50
   21660:	stp	x29, x30, [sp, #32]
   21664:	stp	x22, x21, [sp, #48]
   21668:	stp	x20, x19, [sp, #64]
   2166c:	add	x29, sp, #0x20
   21670:	mov	x19, x2
   21674:	mov	x21, x1
   21678:	mov	x22, x0
   2167c:	bl	8150 <__errno_location@plt>
   21680:	str	wzr, [x0]
   21684:	ldp	q1, q0, [x19]
   21688:	add	x19, x22, #0x20
   2168c:	mov	x20, x0
   21690:	mov	x3, sp
   21694:	mov	w1, #0x1000                	// #4096
   21698:	mov	x0, x19
   2169c:	mov	x2, x21
   216a0:	stp	q1, q0, [sp]
   216a4:	bl	8010 <vsnprintf@plt>
   216a8:	tbnz	w0, #31, 216c0 <scols_init_debug@@SMARTCOLS_2.25+0xe818>
   216ac:	cmp	w0, #0x1, lsl #12
   216b0:	b.cc	216dc <scols_init_debug@@SMARTCOLS_2.25+0xe834>  // b.lo, b.ul, b.last
   216b4:	mov	x19, xzr
   216b8:	mov	w8, #0x24                  	// #36
   216bc:	b	216d8 <scols_init_debug@@SMARTCOLS_2.25+0xe830>
   216c0:	ldr	w8, [x20]
   216c4:	cbz	w8, 216d0 <scols_init_debug@@SMARTCOLS_2.25+0xe828>
   216c8:	mov	x19, xzr
   216cc:	b	216dc <scols_init_debug@@SMARTCOLS_2.25+0xe834>
   216d0:	mov	x19, xzr
   216d4:	mov	w8, #0x16                  	// #22
   216d8:	str	w8, [x20]
   216dc:	mov	x0, x19
   216e0:	ldp	x20, x19, [sp, #64]
   216e4:	ldp	x22, x21, [sp, #48]
   216e8:	ldp	x29, x30, [sp, #32]
   216ec:	add	sp, sp, #0x50
   216f0:	ret
   216f4:	sub	sp, sp, #0x40
   216f8:	stp	x22, x21, [sp, #32]
   216fc:	mov	x21, x2
   21700:	mov	w22, w1
   21704:	stp	x29, x30, [sp, #16]
   21708:	stp	x20, x19, [sp, #48]
   2170c:	add	x29, sp, #0x10
   21710:	cbz	x0, 217f4 <scols_init_debug@@SMARTCOLS_2.25+0xe94c>
   21714:	mov	x20, x0
   21718:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0xe4c8>
   2171c:	mov	w19, w0
   21720:	stur	w0, [x29, #-4]
   21724:	tbnz	w0, #31, 21810 <scols_init_debug@@SMARTCOLS_2.25+0xe968>
   21728:	mov	x8, x21
   2172c:	ldrb	w9, [x8], #1
   21730:	mov	w0, w19
   21734:	mov	w2, w22
   21738:	mov	w3, wzr
   2173c:	cmp	w9, #0x2f
   21740:	csel	x21, x8, x21, eq  // eq = none
   21744:	mov	x1, x21
   21748:	bl	8110 <faccessat@plt>
   2174c:	mov	w19, w0
   21750:	cbz	w0, 21798 <scols_init_debug@@SMARTCOLS_2.25+0xe8f0>
   21754:	bl	8150 <__errno_location@plt>
   21758:	ldr	w8, [x0]
   2175c:	cmp	w8, #0x2
   21760:	b.ne	21798 <scols_init_debug@@SMARTCOLS_2.25+0xe8f0>  // b.any
   21764:	ldr	x8, [x20, #4144]
   21768:	cbz	x8, 21798 <scols_init_debug@@SMARTCOLS_2.25+0xe8f0>
   2176c:	sub	x2, x29, #0x4
   21770:	mov	x0, x20
   21774:	mov	x1, x21
   21778:	blr	x8
   2177c:	cbnz	w0, 21798 <scols_init_debug@@SMARTCOLS_2.25+0xe8f0>
   21780:	ldur	w0, [x29, #-4]
   21784:	mov	x1, x21
   21788:	mov	w2, w22
   2178c:	mov	w3, wzr
   21790:	bl	8110 <faccessat@plt>
   21794:	mov	w19, w0
   21798:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   2179c:	ldrb	w8, [x8, #2908]
   217a0:	tbz	w8, #2, 21810 <scols_init_debug@@SMARTCOLS_2.25+0xe968>
   217a4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   217a8:	ldr	x8, [x8, #4016]
   217ac:	ldr	x22, [x8]
   217b0:	bl	77c0 <getpid@plt>
   217b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   217b8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   217bc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   217c0:	mov	w2, w0
   217c4:	add	x1, x1, #0x84b
   217c8:	add	x3, x3, #0x654
   217cc:	add	x4, x4, #0xd18
   217d0:	mov	x0, x22
   217d4:	bl	8280 <fprintf@plt>
   217d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   217dc:	add	x1, x1, #0x788
   217e0:	mov	x0, x20
   217e4:	mov	x2, x21
   217e8:	mov	w3, w19
   217ec:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   217f0:	b	21810 <scols_init_debug@@SMARTCOLS_2.25+0xe968>
   217f4:	mov	x0, x21
   217f8:	mov	w1, w22
   217fc:	bl	7bb0 <access@plt>
   21800:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   21804:	ldrb	w8, [x8, #2908]
   21808:	mov	w19, w0
   2180c:	tbnz	w8, #2, 21828 <scols_init_debug@@SMARTCOLS_2.25+0xe980>
   21810:	mov	w0, w19
   21814:	ldp	x20, x19, [sp, #48]
   21818:	ldp	x22, x21, [sp, #32]
   2181c:	ldp	x29, x30, [sp, #16]
   21820:	add	sp, sp, #0x40
   21824:	ret
   21828:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   2182c:	ldr	x8, [x8, #4016]
   21830:	ldr	x20, [x8]
   21834:	bl	77c0 <getpid@plt>
   21838:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   2183c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21840:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21844:	mov	w2, w0
   21848:	add	x1, x1, #0x84b
   2184c:	add	x3, x3, #0x654
   21850:	add	x4, x4, #0xd18
   21854:	mov	x0, x20
   21858:	bl	8280 <fprintf@plt>
   2185c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21860:	add	x0, x0, #0x768
   21864:	mov	x1, x21
   21868:	mov	w2, w19
   2186c:	bl	21874 <scols_init_debug@@SMARTCOLS_2.25+0xe9cc>
   21870:	b	21810 <scols_init_debug@@SMARTCOLS_2.25+0xe968>
   21874:	sub	sp, sp, #0x120
   21878:	stp	x29, x30, [sp, #256]
   2187c:	add	x29, sp, #0x100
   21880:	stp	x28, x19, [sp, #272]
   21884:	stp	x1, x2, [x29, #-120]
   21888:	stp	x3, x4, [x29, #-104]
   2188c:	stp	x5, x6, [x29, #-88]
   21890:	stur	x7, [x29, #-72]
   21894:	stp	q0, q1, [sp]
   21898:	stp	q2, q3, [sp, #32]
   2189c:	stp	q4, q5, [sp, #64]
   218a0:	adrp	x19, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   218a4:	ldr	x19, [x19, #4016]
   218a8:	mov	x9, #0xffffffffffffffc8    	// #-56
   218ac:	mov	x10, sp
   218b0:	sub	x11, x29, #0x78
   218b4:	movk	x9, #0xff80, lsl #32
   218b8:	add	x12, x29, #0x20
   218bc:	add	x10, x10, #0x80
   218c0:	add	x11, x11, #0x38
   218c4:	stp	x10, x9, [x29, #-16]
   218c8:	stp	x12, x11, [x29, #-32]
   218cc:	mov	x8, x0
   218d0:	ldr	x0, [x19]
   218d4:	ldp	q0, q1, [x29, #-32]
   218d8:	sub	x2, x29, #0x40
   218dc:	mov	x1, x8
   218e0:	stp	q6, q7, [sp, #96]
   218e4:	stp	q0, q1, [x29, #-64]
   218e8:	bl	8120 <vfprintf@plt>
   218ec:	ldr	x1, [x19]
   218f0:	mov	w0, #0xa                   	// #10
   218f4:	bl	7670 <fputc@plt>
   218f8:	ldp	x28, x19, [sp, #272]
   218fc:	ldp	x29, x30, [sp, #256]
   21900:	add	sp, sp, #0x120
   21904:	ret
   21908:	sub	sp, sp, #0x120
   2190c:	stp	x29, x30, [sp, #240]
   21910:	add	x29, sp, #0xf0
   21914:	mov	x9, #0xffffffffffffffd8    	// #-40
   21918:	mov	x10, sp
   2191c:	sub	x11, x29, #0x68
   21920:	movk	x9, #0xff80, lsl #32
   21924:	add	x12, x29, #0x30
   21928:	add	x10, x10, #0x80
   2192c:	add	x11, x11, #0x28
   21930:	stp	x10, x9, [x29, #-16]
   21934:	stp	x12, x11, [x29, #-32]
   21938:	stp	x3, x4, [x29, #-104]
   2193c:	stp	x5, x6, [x29, #-88]
   21940:	stur	x7, [x29, #-72]
   21944:	stp	q1, q2, [sp, #16]
   21948:	str	q0, [sp]
   2194c:	ldp	q0, q1, [x29, #-32]
   21950:	mov	x8, x2
   21954:	stp	x20, x19, [sp, #272]
   21958:	mov	w19, w1
   2195c:	sub	x2, x29, #0x40
   21960:	mov	x1, x8
   21964:	str	x28, [sp, #256]
   21968:	mov	x20, x0
   2196c:	stp	q3, q4, [sp, #48]
   21970:	stp	q5, q6, [sp, #80]
   21974:	str	q7, [sp, #112]
   21978:	stp	q0, q1, [x29, #-64]
   2197c:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   21980:	cbz	x0, 21998 <scols_init_debug@@SMARTCOLS_2.25+0xeaf0>
   21984:	mov	x2, x0
   21988:	mov	x0, x20
   2198c:	mov	w1, w19
   21990:	bl	216f4 <scols_init_debug@@SMARTCOLS_2.25+0xe84c>
   21994:	b	219a4 <scols_init_debug@@SMARTCOLS_2.25+0xeafc>
   21998:	bl	8150 <__errno_location@plt>
   2199c:	ldr	w8, [x0]
   219a0:	neg	w0, w8
   219a4:	ldp	x20, x19, [sp, #272]
   219a8:	ldr	x28, [sp, #256]
   219ac:	ldp	x29, x30, [sp, #240]
   219b0:	add	sp, sp, #0x120
   219b4:	ret
   219b8:	sub	sp, sp, #0x40
   219bc:	stp	x22, x21, [sp, #32]
   219c0:	mov	x21, x2
   219c4:	mov	x22, x1
   219c8:	stp	x29, x30, [sp, #16]
   219cc:	stp	x20, x19, [sp, #48]
   219d0:	add	x29, sp, #0x10
   219d4:	cbz	x0, 21ab8 <scols_init_debug@@SMARTCOLS_2.25+0xec10>
   219d8:	mov	x20, x0
   219dc:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0xe4c8>
   219e0:	mov	w19, w0
   219e4:	stur	w0, [x29, #-4]
   219e8:	tbnz	w0, #31, 21ad4 <scols_init_debug@@SMARTCOLS_2.25+0xec2c>
   219ec:	mov	x8, x21
   219f0:	ldrb	w9, [x8], #1
   219f4:	mov	w0, w19
   219f8:	mov	x2, x22
   219fc:	mov	w3, wzr
   21a00:	cmp	w9, #0x2f
   21a04:	csel	x21, x8, x21, eq  // eq = none
   21a08:	mov	x1, x21
   21a0c:	bl	257a8 <scols_init_debug@@SMARTCOLS_2.25+0x12900>
   21a10:	mov	w19, w0
   21a14:	cbz	w0, 21a5c <scols_init_debug@@SMARTCOLS_2.25+0xebb4>
   21a18:	bl	8150 <__errno_location@plt>
   21a1c:	ldr	w8, [x0]
   21a20:	cmp	w8, #0x2
   21a24:	b.ne	21a5c <scols_init_debug@@SMARTCOLS_2.25+0xebb4>  // b.any
   21a28:	ldr	x8, [x20, #4144]
   21a2c:	cbz	x8, 21a5c <scols_init_debug@@SMARTCOLS_2.25+0xebb4>
   21a30:	sub	x2, x29, #0x4
   21a34:	mov	x0, x20
   21a38:	mov	x1, x21
   21a3c:	blr	x8
   21a40:	cbnz	w0, 21a5c <scols_init_debug@@SMARTCOLS_2.25+0xebb4>
   21a44:	ldur	w0, [x29, #-4]
   21a48:	mov	x1, x21
   21a4c:	mov	x2, x22
   21a50:	mov	w3, wzr
   21a54:	bl	257a8 <scols_init_debug@@SMARTCOLS_2.25+0x12900>
   21a58:	mov	w19, w0
   21a5c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   21a60:	ldrb	w8, [x8, #2908]
   21a64:	tbz	w8, #2, 21ad4 <scols_init_debug@@SMARTCOLS_2.25+0xec2c>
   21a68:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   21a6c:	ldr	x8, [x8, #4016]
   21a70:	ldr	x22, [x8]
   21a74:	bl	77c0 <getpid@plt>
   21a78:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   21a7c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21a80:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21a84:	mov	w2, w0
   21a88:	add	x1, x1, #0x84b
   21a8c:	add	x3, x3, #0x654
   21a90:	add	x4, x4, #0xd18
   21a94:	mov	x0, x22
   21a98:	bl	8280 <fprintf@plt>
   21a9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21aa0:	add	x1, x1, #0x7bb
   21aa4:	mov	x0, x20
   21aa8:	mov	x2, x21
   21aac:	mov	w3, w19
   21ab0:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   21ab4:	b	21ad4 <scols_init_debug@@SMARTCOLS_2.25+0xec2c>
   21ab8:	mov	x0, x21
   21abc:	mov	x1, x22
   21ac0:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   21ac4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   21ac8:	ldrb	w8, [x8, #2908]
   21acc:	mov	w19, w0
   21ad0:	tbnz	w8, #2, 21aec <scols_init_debug@@SMARTCOLS_2.25+0xec44>
   21ad4:	mov	w0, w19
   21ad8:	ldp	x20, x19, [sp, #48]
   21adc:	ldp	x22, x21, [sp, #32]
   21ae0:	ldp	x29, x30, [sp, #16]
   21ae4:	add	sp, sp, #0x40
   21ae8:	ret
   21aec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   21af0:	ldr	x8, [x8, #4016]
   21af4:	ldr	x20, [x8]
   21af8:	bl	77c0 <getpid@plt>
   21afc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   21b00:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21b04:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21b08:	mov	w2, w0
   21b0c:	add	x1, x1, #0x84b
   21b10:	add	x3, x3, #0x654
   21b14:	add	x4, x4, #0xd18
   21b18:	mov	x0, x20
   21b1c:	bl	8280 <fprintf@plt>
   21b20:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21b24:	add	x0, x0, #0x79d
   21b28:	mov	x1, x21
   21b2c:	mov	w2, w19
   21b30:	bl	21874 <scols_init_debug@@SMARTCOLS_2.25+0xe9cc>
   21b34:	b	21ad4 <scols_init_debug@@SMARTCOLS_2.25+0xec2c>
   21b38:	stp	x29, x30, [sp, #-64]!
   21b3c:	str	x23, [sp, #16]
   21b40:	stp	x22, x21, [sp, #32]
   21b44:	mov	x21, x2
   21b48:	mov	w23, w1
   21b4c:	stp	x20, x19, [sp, #48]
   21b50:	mov	x29, sp
   21b54:	cbz	x0, 21bdc <scols_init_debug@@SMARTCOLS_2.25+0xed34>
   21b58:	mov	x19, x0
   21b5c:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0xe4c8>
   21b60:	mov	w20, w0
   21b64:	str	w0, [x29, #28]
   21b68:	tbnz	w0, #31, 21c50 <scols_init_debug@@SMARTCOLS_2.25+0xeda8>
   21b6c:	mov	x8, x21
   21b70:	ldrb	w9, [x8], #1
   21b74:	mov	w0, w20
   21b78:	mov	w2, w23
   21b7c:	cmp	w9, #0x2f
   21b80:	csel	x21, x8, x21, eq  // eq = none
   21b84:	mov	x1, x21
   21b88:	bl	8130 <openat@plt>
   21b8c:	mov	w22, w0
   21b90:	tbz	w0, #31, 21c40 <scols_init_debug@@SMARTCOLS_2.25+0xed98>
   21b94:	bl	8150 <__errno_location@plt>
   21b98:	ldr	w8, [x0]
   21b9c:	cmp	w8, #0x2
   21ba0:	b.ne	21c40 <scols_init_debug@@SMARTCOLS_2.25+0xed98>  // b.any
   21ba4:	ldr	x8, [x19, #4144]
   21ba8:	cbz	x8, 21c40 <scols_init_debug@@SMARTCOLS_2.25+0xed98>
   21bac:	add	x2, x29, #0x1c
   21bb0:	mov	x0, x19
   21bb4:	mov	x1, x21
   21bb8:	blr	x8
   21bbc:	mov	w20, w22
   21bc0:	cbnz	w0, 21c44 <scols_init_debug@@SMARTCOLS_2.25+0xed9c>
   21bc4:	ldr	w0, [x29, #28]
   21bc8:	mov	x1, x21
   21bcc:	mov	w2, w23
   21bd0:	bl	8130 <openat@plt>
   21bd4:	mov	w20, w0
   21bd8:	b	21c44 <scols_init_debug@@SMARTCOLS_2.25+0xed9c>
   21bdc:	mov	x0, x21
   21be0:	mov	w1, w23
   21be4:	bl	7890 <open@plt>
   21be8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   21bec:	ldrb	w8, [x8, #2908]
   21bf0:	mov	w20, w0
   21bf4:	tbz	w8, #2, 21c50 <scols_init_debug@@SMARTCOLS_2.25+0xeda8>
   21bf8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   21bfc:	ldr	x8, [x8, #4016]
   21c00:	ldr	x19, [x8]
   21c04:	bl	77c0 <getpid@plt>
   21c08:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   21c0c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21c10:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21c14:	mov	w2, w0
   21c18:	add	x1, x1, #0x84b
   21c1c:	add	x3, x3, #0x654
   21c20:	add	x4, x4, #0xd18
   21c24:	mov	x0, x19
   21c28:	bl	8280 <fprintf@plt>
   21c2c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21c30:	add	x0, x0, #0x7cd
   21c34:	mov	x1, x21
   21c38:	bl	21874 <scols_init_debug@@SMARTCOLS_2.25+0xe9cc>
   21c3c:	b	21c50 <scols_init_debug@@SMARTCOLS_2.25+0xeda8>
   21c40:	mov	w20, w22
   21c44:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   21c48:	ldrb	w8, [x8, #2908]
   21c4c:	tbnz	w8, #2, 21c68 <scols_init_debug@@SMARTCOLS_2.25+0xedc0>
   21c50:	mov	w0, w20
   21c54:	ldp	x20, x19, [sp, #48]
   21c58:	ldp	x22, x21, [sp, #32]
   21c5c:	ldr	x23, [sp, #16]
   21c60:	ldp	x29, x30, [sp], #64
   21c64:	ret
   21c68:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   21c6c:	ldr	x8, [x8, #4016]
   21c70:	ldr	x23, [x8]
   21c74:	bl	77c0 <getpid@plt>
   21c78:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   21c7c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21c80:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21c84:	mov	w2, w0
   21c88:	add	x1, x1, #0x84b
   21c8c:	add	x3, x3, #0x654
   21c90:	add	x4, x4, #0xd18
   21c94:	mov	x0, x23
   21c98:	bl	8280 <fprintf@plt>
   21c9c:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21ca0:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   21ca4:	add	x8, x8, #0x7f6
   21ca8:	add	x9, x9, #0x69d
   21cac:	cmp	w22, w20
   21cb0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   21cb4:	csel	x3, x9, x8, eq  // eq = none
   21cb8:	add	x1, x1, #0x7e7
   21cbc:	mov	x0, x19
   21cc0:	mov	x2, x21
   21cc4:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   21cc8:	b	21c50 <scols_init_debug@@SMARTCOLS_2.25+0xeda8>
   21ccc:	sub	sp, sp, #0x40
   21cd0:	stp	x29, x30, [sp, #32]
   21cd4:	stp	x20, x19, [sp, #48]
   21cd8:	ldp	q1, q0, [x3]
   21cdc:	mov	x8, x2
   21ce0:	mov	w19, w1
   21ce4:	mov	x2, sp
   21ce8:	mov	x1, x8
   21cec:	add	x29, sp, #0x20
   21cf0:	mov	x20, x0
   21cf4:	stp	q1, q0, [sp]
   21cf8:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   21cfc:	cbz	x0, 21d1c <scols_init_debug@@SMARTCOLS_2.25+0xee74>
   21d00:	mov	x2, x0
   21d04:	mov	x0, x20
   21d08:	mov	w1, w19
   21d0c:	ldp	x20, x19, [sp, #48]
   21d10:	ldp	x29, x30, [sp, #32]
   21d14:	add	sp, sp, #0x40
   21d18:	b	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xec90>
   21d1c:	bl	8150 <__errno_location@plt>
   21d20:	ldr	w8, [x0]
   21d24:	ldp	x20, x19, [sp, #48]
   21d28:	ldp	x29, x30, [sp, #32]
   21d2c:	neg	w0, w8
   21d30:	add	sp, sp, #0x40
   21d34:	ret
   21d38:	sub	sp, sp, #0x100
   21d3c:	stp	x29, x30, [sp, #240]
   21d40:	add	x29, sp, #0xf0
   21d44:	mov	x8, #0xffffffffffffffd8    	// #-40
   21d48:	mov	x9, sp
   21d4c:	sub	x10, x29, #0x68
   21d50:	movk	x8, #0xff80, lsl #32
   21d54:	add	x11, x29, #0x10
   21d58:	add	x9, x9, #0x80
   21d5c:	add	x10, x10, #0x28
   21d60:	stp	x9, x8, [x29, #-16]
   21d64:	stp	x11, x10, [x29, #-32]
   21d68:	stp	x3, x4, [x29, #-104]
   21d6c:	stp	x5, x6, [x29, #-88]
   21d70:	stur	x7, [x29, #-72]
   21d74:	stp	q1, q2, [sp, #16]
   21d78:	str	q0, [sp]
   21d7c:	ldp	q0, q1, [x29, #-32]
   21d80:	sub	x3, x29, #0x40
   21d84:	stp	q3, q4, [sp, #48]
   21d88:	stp	q5, q6, [sp, #80]
   21d8c:	str	q7, [sp, #112]
   21d90:	stp	q0, q1, [x29, #-64]
   21d94:	bl	21ccc <scols_init_debug@@SMARTCOLS_2.25+0xee24>
   21d98:	ldp	x29, x30, [sp, #240]
   21d9c:	add	sp, sp, #0x100
   21da0:	ret
   21da4:	stp	x29, x30, [sp, #-32]!
   21da8:	str	x19, [sp, #16]
   21dac:	mov	x19, x1
   21db0:	mov	x29, sp
   21db4:	cbz	x1, 21e5c <scols_init_debug@@SMARTCOLS_2.25+0xefb4>
   21db8:	mov	w1, wzr
   21dbc:	add	x8, x19, #0x1
   21dc0:	mov	w9, #0x402                 	// #1026
   21dc4:	mov	w10, #0x401                 	// #1025
   21dc8:	mov	w11, #0x202                 	// #514
   21dcc:	mov	w12, #0x201                 	// #513
   21dd0:	ldurb	w13, [x8, #-1]
   21dd4:	cmp	w13, #0x71
   21dd8:	b.gt	21df4 <scols_init_debug@@SMARTCOLS_2.25+0xef4c>
   21ddc:	cmp	w13, #0x61
   21de0:	b.eq	21e18 <scols_init_debug@@SMARTCOLS_2.25+0xef70>  // b.none
   21de4:	cmp	w13, #0x65
   21de8:	b.ne	21e40 <scols_init_debug@@SMARTCOLS_2.25+0xef98>  // b.any
   21dec:	orr	w1, w1, #0x80000
   21df0:	b	21e54 <scols_init_debug@@SMARTCOLS_2.25+0xefac>
   21df4:	cmp	w13, #0x77
   21df8:	b.eq	21e2c <scols_init_debug@@SMARTCOLS_2.25+0xef84>  // b.none
   21dfc:	cmp	w13, #0x72
   21e00:	b.ne	21e54 <scols_init_debug@@SMARTCOLS_2.25+0xefac>  // b.any
   21e04:	ldrb	w13, [x8]
   21e08:	orr	w14, w1, #0x2
   21e0c:	cmp	w13, #0x2b
   21e10:	csel	w1, w14, w1, eq  // eq = none
   21e14:	b	21e54 <scols_init_debug@@SMARTCOLS_2.25+0xefac>
   21e18:	ldrb	w13, [x8]
   21e1c:	cmp	w13, #0x2b
   21e20:	b.ne	21e48 <scols_init_debug@@SMARTCOLS_2.25+0xefa0>  // b.any
   21e24:	orr	w1, w1, w9
   21e28:	b	21e54 <scols_init_debug@@SMARTCOLS_2.25+0xefac>
   21e2c:	ldrb	w13, [x8]
   21e30:	cmp	w13, #0x2b
   21e34:	b.ne	21e50 <scols_init_debug@@SMARTCOLS_2.25+0xefa8>  // b.any
   21e38:	orr	w1, w1, w11
   21e3c:	b	21e54 <scols_init_debug@@SMARTCOLS_2.25+0xefac>
   21e40:	cbnz	w13, 21e54 <scols_init_debug@@SMARTCOLS_2.25+0xefac>
   21e44:	b	21e5c <scols_init_debug@@SMARTCOLS_2.25+0xefb4>
   21e48:	orr	w1, w1, w10
   21e4c:	b	21e54 <scols_init_debug@@SMARTCOLS_2.25+0xefac>
   21e50:	orr	w1, w1, w12
   21e54:	add	x8, x8, #0x1
   21e58:	b	21dd0 <scols_init_debug@@SMARTCOLS_2.25+0xef28>
   21e5c:	bl	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xec90>
   21e60:	tbnz	w0, #31, 21e74 <scols_init_debug@@SMARTCOLS_2.25+0xefcc>
   21e64:	mov	x1, x19
   21e68:	ldr	x19, [sp, #16]
   21e6c:	ldp	x29, x30, [sp], #32
   21e70:	b	7970 <fdopen@plt>
   21e74:	ldr	x19, [sp, #16]
   21e78:	mov	x0, xzr
   21e7c:	ldp	x29, x30, [sp], #32
   21e80:	ret
   21e84:	sub	sp, sp, #0x40
   21e88:	stp	x29, x30, [sp, #32]
   21e8c:	stp	x20, x19, [sp, #48]
   21e90:	ldp	q1, q0, [x3]
   21e94:	mov	x8, x2
   21e98:	mov	x19, x1
   21e9c:	mov	x2, sp
   21ea0:	mov	x1, x8
   21ea4:	add	x29, sp, #0x20
   21ea8:	mov	x20, x0
   21eac:	stp	q1, q0, [sp]
   21eb0:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   21eb4:	cbz	x0, 21ed4 <scols_init_debug@@SMARTCOLS_2.25+0xf02c>
   21eb8:	mov	x2, x0
   21ebc:	mov	x0, x20
   21ec0:	mov	x1, x19
   21ec4:	ldp	x20, x19, [sp, #48]
   21ec8:	ldp	x29, x30, [sp, #32]
   21ecc:	add	sp, sp, #0x40
   21ed0:	b	21da4 <scols_init_debug@@SMARTCOLS_2.25+0xeefc>
   21ed4:	ldp	x20, x19, [sp, #48]
   21ed8:	ldp	x29, x30, [sp, #32]
   21edc:	add	sp, sp, #0x40
   21ee0:	ret
   21ee4:	sub	sp, sp, #0x100
   21ee8:	stp	x29, x30, [sp, #240]
   21eec:	add	x29, sp, #0xf0
   21ef0:	mov	x8, #0xffffffffffffffd8    	// #-40
   21ef4:	mov	x9, sp
   21ef8:	sub	x10, x29, #0x68
   21efc:	movk	x8, #0xff80, lsl #32
   21f00:	add	x11, x29, #0x10
   21f04:	add	x9, x9, #0x80
   21f08:	add	x10, x10, #0x28
   21f0c:	stp	x9, x8, [x29, #-16]
   21f10:	stp	x11, x10, [x29, #-32]
   21f14:	stp	x3, x4, [x29, #-104]
   21f18:	stp	x5, x6, [x29, #-88]
   21f1c:	stur	x7, [x29, #-72]
   21f20:	stp	q1, q2, [sp, #16]
   21f24:	str	q0, [sp]
   21f28:	ldp	q0, q1, [x29, #-32]
   21f2c:	sub	x3, x29, #0x40
   21f30:	stp	q3, q4, [sp, #48]
   21f34:	stp	q5, q6, [sp, #80]
   21f38:	str	q7, [sp, #112]
   21f3c:	stp	q0, q1, [x29, #-64]
   21f40:	bl	21e84 <scols_init_debug@@SMARTCOLS_2.25+0xefdc>
   21f44:	ldp	x29, x30, [sp, #240]
   21f48:	add	sp, sp, #0x100
   21f4c:	ret
   21f50:	stp	x29, x30, [sp, #-48]!
   21f54:	stp	x20, x19, [sp, #32]
   21f58:	mov	x19, x1
   21f5c:	mov	x20, x0
   21f60:	str	x21, [sp, #16]
   21f64:	mov	x29, sp
   21f68:	cbz	x1, 21fa4 <scols_init_debug@@SMARTCOLS_2.25+0xf0fc>
   21f6c:	mov	w1, #0x80000               	// #524288
   21f70:	mov	x0, x20
   21f74:	mov	x2, x19
   21f78:	bl	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xec90>
   21f7c:	mov	w21, w0
   21f80:	tbnz	w0, #31, 21fd0 <scols_init_debug@@SMARTCOLS_2.25+0xf128>
   21f84:	mov	w0, w21
   21f88:	bl	7b40 <fdopendir@plt>
   21f8c:	mov	x20, x0
   21f90:	cbz	x0, 21fd8 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   21f94:	cbnz	x19, 21fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf138>
   21f98:	mov	x0, x20
   21f9c:	bl	7c70 <rewinddir@plt>
   21fa0:	b	21fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf138>
   21fa4:	ldr	x8, [x20, #8]
   21fa8:	cbz	x8, 21fd0 <scols_init_debug@@SMARTCOLS_2.25+0xf128>
   21fac:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   21fb0:	ldrb	w8, [x8, #2908]
   21fb4:	tbnz	w8, #2, 21ff4 <scols_init_debug@@SMARTCOLS_2.25+0xf14c>
   21fb8:	mov	x0, x20
   21fbc:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0xe4c8>
   21fc0:	tbnz	w0, #31, 21fd0 <scols_init_debug@@SMARTCOLS_2.25+0xf128>
   21fc4:	mov	w1, #0x3                   	// #3
   21fc8:	bl	143f8 <scols_init_debug@@SMARTCOLS_2.25+0x1550>
   21fcc:	b	21f7c <scols_init_debug@@SMARTCOLS_2.25+0xf0d4>
   21fd0:	mov	x20, xzr
   21fd4:	b	21fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf138>
   21fd8:	mov	w0, w21
   21fdc:	bl	7ae0 <close@plt>
   21fe0:	mov	x0, x20
   21fe4:	ldp	x20, x19, [sp, #32]
   21fe8:	ldr	x21, [sp, #16]
   21fec:	ldp	x29, x30, [sp], #48
   21ff0:	ret
   21ff4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   21ff8:	ldr	x8, [x8, #4016]
   21ffc:	ldr	x21, [x8]
   22000:	bl	77c0 <getpid@plt>
   22004:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   22008:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2200c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   22010:	mov	w2, w0
   22014:	add	x1, x1, #0x84b
   22018:	add	x3, x3, #0x654
   2201c:	add	x4, x4, #0xd18
   22020:	mov	x0, x21
   22024:	bl	8280 <fprintf@plt>
   22028:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2202c:	add	x1, x1, #0x804
   22030:	mov	x0, x20
   22034:	bl	20eec <scols_init_debug@@SMARTCOLS_2.25+0xe044>
   22038:	b	21fb8 <scols_init_debug@@SMARTCOLS_2.25+0xf110>
   2203c:	sub	sp, sp, #0x40
   22040:	stp	x29, x30, [sp, #32]
   22044:	str	x19, [sp, #48]
   22048:	ldp	q1, q0, [x2]
   2204c:	mov	x2, sp
   22050:	add	x29, sp, #0x20
   22054:	mov	x19, x0
   22058:	stp	q1, q0, [sp]
   2205c:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   22060:	cbz	x0, 2207c <scols_init_debug@@SMARTCOLS_2.25+0xf1d4>
   22064:	mov	x1, x0
   22068:	mov	x0, x19
   2206c:	ldr	x19, [sp, #48]
   22070:	ldp	x29, x30, [sp, #32]
   22074:	add	sp, sp, #0x40
   22078:	b	21f50 <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   2207c:	ldr	x19, [sp, #48]
   22080:	ldp	x29, x30, [sp, #32]
   22084:	add	sp, sp, #0x40
   22088:	ret
   2208c:	sub	sp, sp, #0x100
   22090:	stp	x29, x30, [sp, #240]
   22094:	add	x29, sp, #0xf0
   22098:	mov	x8, #0xffffffffffffffd0    	// #-48
   2209c:	mov	x9, sp
   220a0:	sub	x10, x29, #0x70
   220a4:	movk	x8, #0xff80, lsl #32
   220a8:	add	x11, x29, #0x10
   220ac:	add	x9, x9, #0x80
   220b0:	add	x10, x10, #0x30
   220b4:	stp	x9, x8, [x29, #-16]
   220b8:	stp	x11, x10, [x29, #-32]
   220bc:	stp	x2, x3, [x29, #-112]
   220c0:	stp	x4, x5, [x29, #-96]
   220c4:	stp	x6, x7, [x29, #-80]
   220c8:	stp	q1, q2, [sp, #16]
   220cc:	str	q0, [sp]
   220d0:	ldp	q0, q1, [x29, #-32]
   220d4:	sub	x2, x29, #0x40
   220d8:	stp	q3, q4, [sp, #48]
   220dc:	stp	q5, q6, [sp, #80]
   220e0:	str	q7, [sp, #112]
   220e4:	stp	q0, q1, [x29, #-64]
   220e8:	bl	2203c <scols_init_debug@@SMARTCOLS_2.25+0xf194>
   220ec:	ldp	x29, x30, [sp, #240]
   220f0:	add	sp, sp, #0x100
   220f4:	ret
   220f8:	stp	x29, x30, [sp, #-48]!
   220fc:	stp	x20, x19, [sp, #32]
   22100:	mov	x19, x2
   22104:	mov	x20, x1
   22108:	str	x21, [sp, #16]
   2210c:	mov	x29, sp
   22110:	cbz	x3, 22148 <scols_init_debug@@SMARTCOLS_2.25+0xf2a0>
   22114:	mov	x21, x3
   22118:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0xe4c8>
   2211c:	tbnz	w0, #31, 22168 <scols_init_debug@@SMARTCOLS_2.25+0xf2c0>
   22120:	mov	x8, x21
   22124:	ldrb	w9, [x8], #1
   22128:	mov	x2, x20
   2212c:	mov	x3, x19
   22130:	ldp	x20, x19, [sp, #32]
   22134:	cmp	w9, #0x2f
   22138:	csel	x1, x8, x21, eq  // eq = none
   2213c:	ldr	x21, [sp, #16]
   22140:	ldp	x29, x30, [sp], #48
   22144:	b	8300 <readlinkat@plt>
   22148:	bl	21470 <scols_init_debug@@SMARTCOLS_2.25+0xe5c8>
   2214c:	cbz	x0, 22170 <scols_init_debug@@SMARTCOLS_2.25+0xf2c8>
   22150:	mov	x1, x20
   22154:	mov	x2, x19
   22158:	ldp	x20, x19, [sp, #32]
   2215c:	ldr	x21, [sp, #16]
   22160:	ldp	x29, x30, [sp], #48
   22164:	b	75e0 <readlink@plt>
   22168:	sxtw	x0, w0
   2216c:	b	2217c <scols_init_debug@@SMARTCOLS_2.25+0xf2d4>
   22170:	bl	8150 <__errno_location@plt>
   22174:	ldrsw	x8, [x0]
   22178:	neg	x0, x8
   2217c:	ldp	x20, x19, [sp, #32]
   22180:	ldr	x21, [sp, #16]
   22184:	ldp	x29, x30, [sp], #48
   22188:	ret
   2218c:	sub	sp, sp, #0x110
   22190:	stp	x29, x30, [sp, #224]
   22194:	add	x29, sp, #0xe0
   22198:	mov	x8, #0xffffffffffffffe0    	// #-32
   2219c:	mov	x9, sp
   221a0:	sub	x10, x29, #0x60
   221a4:	movk	x8, #0xff80, lsl #32
   221a8:	add	x11, x29, #0x30
   221ac:	add	x9, x9, #0x80
   221b0:	add	x10, x10, #0x20
   221b4:	stp	x9, x8, [x29, #-16]
   221b8:	stp	x11, x10, [x29, #-32]
   221bc:	stp	x4, x5, [x29, #-96]
   221c0:	stp	x6, x7, [x29, #-80]
   221c4:	stp	q0, q1, [sp]
   221c8:	ldp	q0, q1, [x29, #-32]
   221cc:	stp	x20, x19, [sp, #256]
   221d0:	mov	x19, x2
   221d4:	mov	x20, x1
   221d8:	sub	x2, x29, #0x40
   221dc:	mov	x1, x3
   221e0:	stp	x28, x21, [sp, #240]
   221e4:	mov	x21, x0
   221e8:	stp	q2, q3, [sp, #32]
   221ec:	stp	q4, q5, [sp, #64]
   221f0:	stp	q6, q7, [sp, #96]
   221f4:	stp	q0, q1, [x29, #-64]
   221f8:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   221fc:	cbz	x0, 22218 <scols_init_debug@@SMARTCOLS_2.25+0xf370>
   22200:	mov	x3, x0
   22204:	mov	x0, x21
   22208:	mov	x1, x20
   2220c:	mov	x2, x19
   22210:	bl	220f8 <scols_init_debug@@SMARTCOLS_2.25+0xf250>
   22214:	b	22224 <scols_init_debug@@SMARTCOLS_2.25+0xf37c>
   22218:	bl	8150 <__errno_location@plt>
   2221c:	ldrsw	x8, [x0]
   22220:	neg	x0, x8
   22224:	ldp	x20, x19, [sp, #256]
   22228:	ldp	x28, x21, [sp, #240]
   2222c:	ldp	x29, x30, [sp, #224]
   22230:	add	sp, sp, #0x110
   22234:	ret
   22238:	sub	sp, sp, #0x60
   2223c:	stp	x22, x21, [sp, #64]
   22240:	stp	x20, x19, [sp, #80]
   22244:	mov	x20, x2
   22248:	mov	x21, x1
   2224c:	mov	w1, #0x80000               	// #524288
   22250:	mov	x2, x3
   22254:	stp	x29, x30, [sp, #32]
   22258:	str	x23, [sp, #48]
   2225c:	add	x29, sp, #0x20
   22260:	mov	x22, x3
   22264:	bl	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xec90>
   22268:	tbnz	w0, #31, 22324 <scols_init_debug@@SMARTCOLS_2.25+0xf47c>
   2226c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   22270:	ldrb	w8, [x8, #2908]
   22274:	mov	w19, w0
   22278:	tbnz	w8, #2, 22378 <scols_init_debug@@SMARTCOLS_2.25+0xf4d0>
   2227c:	mov	x0, x21
   22280:	mov	w1, wzr
   22284:	mov	x2, x20
   22288:	bl	7960 <memset@plt>
   2228c:	cbz	x20, 22340 <scols_init_debug@@SMARTCOLS_2.25+0xf498>
   22290:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   22294:	ldr	q0, [x8, #3504]
   22298:	mov	x22, xzr
   2229c:	str	q0, [sp]
   222a0:	mov	w0, w19
   222a4:	mov	x1, x21
   222a8:	mov	x2, x20
   222ac:	bl	7ee0 <read@plt>
   222b0:	cmp	x0, #0x0
   222b4:	b.le	222cc <scols_init_debug@@SMARTCOLS_2.25+0xf424>
   222b8:	subs	x20, x20, x0
   222bc:	add	x21, x21, x0
   222c0:	add	x22, x0, x22
   222c4:	b.ne	222a0 <scols_init_debug@@SMARTCOLS_2.25+0xf3f8>  // b.any
   222c8:	b	22344 <scols_init_debug@@SMARTCOLS_2.25+0xf49c>
   222cc:	mov	w23, #0x6                   	// #6
   222d0:	tbz	x0, #63, 22334 <scols_init_debug@@SMARTCOLS_2.25+0xf48c>
   222d4:	bl	8150 <__errno_location@plt>
   222d8:	ldr	w8, [x0]
   222dc:	cmp	w8, #0xb
   222e0:	b.eq	222ec <scols_init_debug@@SMARTCOLS_2.25+0xf444>  // b.none
   222e4:	cmp	w8, #0x4
   222e8:	b.ne	22334 <scols_init_debug@@SMARTCOLS_2.25+0xf48c>  // b.any
   222ec:	subs	w23, w23, #0x1
   222f0:	b.eq	22334 <scols_init_debug@@SMARTCOLS_2.25+0xf48c>  // b.none
   222f4:	ldr	q0, [sp]
   222f8:	add	x0, sp, #0x10
   222fc:	mov	x1, xzr
   22300:	str	q0, [sp, #16]
   22304:	bl	7d30 <nanosleep@plt>
   22308:	mov	w0, w19
   2230c:	mov	x1, x21
   22310:	mov	x2, x20
   22314:	bl	7ee0 <read@plt>
   22318:	cmp	x0, #0x1
   2231c:	b.lt	222d0 <scols_init_debug@@SMARTCOLS_2.25+0xf428>  // b.tstop
   22320:	b	222b8 <scols_init_debug@@SMARTCOLS_2.25+0xf410>
   22324:	bl	8150 <__errno_location@plt>
   22328:	ldr	w8, [x0]
   2232c:	neg	w22, w8
   22330:	b	2235c <scols_init_debug@@SMARTCOLS_2.25+0xf4b4>
   22334:	cmp	x22, #0x0
   22338:	csinv	x22, x22, xzr, ne  // ne = any
   2233c:	b	22344 <scols_init_debug@@SMARTCOLS_2.25+0xf49c>
   22340:	mov	x22, xzr
   22344:	bl	8150 <__errno_location@plt>
   22348:	ldr	w21, [x0]
   2234c:	mov	x20, x0
   22350:	mov	w0, w19
   22354:	bl	7ae0 <close@plt>
   22358:	str	w21, [x20]
   2235c:	mov	w0, w22
   22360:	ldp	x20, x19, [sp, #80]
   22364:	ldp	x22, x21, [sp, #64]
   22368:	ldr	x23, [sp, #48]
   2236c:	ldp	x29, x30, [sp, #32]
   22370:	add	sp, sp, #0x60
   22374:	ret
   22378:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   2237c:	ldr	x8, [x8, #4016]
   22380:	ldr	x23, [x8]
   22384:	bl	77c0 <getpid@plt>
   22388:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   2238c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   22390:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   22394:	mov	w2, w0
   22398:	add	x1, x1, #0x84b
   2239c:	add	x3, x3, #0x654
   223a0:	add	x4, x4, #0xd18
   223a4:	mov	x0, x23
   223a8:	bl	8280 <fprintf@plt>
   223ac:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   223b0:	add	x0, x0, #0x817
   223b4:	mov	x1, x22
   223b8:	bl	21874 <scols_init_debug@@SMARTCOLS_2.25+0xe9cc>
   223bc:	b	2227c <scols_init_debug@@SMARTCOLS_2.25+0xf3d4>
   223c0:	sub	sp, sp, #0x50
   223c4:	stp	x29, x30, [sp, #32]
   223c8:	str	x21, [sp, #48]
   223cc:	stp	x20, x19, [sp, #64]
   223d0:	ldp	q1, q0, [x4]
   223d4:	mov	x19, x2
   223d8:	mov	x20, x1
   223dc:	mov	x2, sp
   223e0:	mov	x1, x3
   223e4:	add	x29, sp, #0x20
   223e8:	mov	x21, x0
   223ec:	stp	q1, q0, [sp]
   223f0:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   223f4:	cbz	x0, 2241c <scols_init_debug@@SMARTCOLS_2.25+0xf574>
   223f8:	mov	x3, x0
   223fc:	mov	x0, x21
   22400:	mov	x1, x20
   22404:	mov	x2, x19
   22408:	ldp	x20, x19, [sp, #64]
   2240c:	ldr	x21, [sp, #48]
   22410:	ldp	x29, x30, [sp, #32]
   22414:	add	sp, sp, #0x50
   22418:	b	22238 <scols_init_debug@@SMARTCOLS_2.25+0xf390>
   2241c:	bl	8150 <__errno_location@plt>
   22420:	ldr	w8, [x0]
   22424:	ldp	x20, x19, [sp, #64]
   22428:	ldr	x21, [sp, #48]
   2242c:	ldp	x29, x30, [sp, #32]
   22430:	neg	w0, w8
   22434:	add	sp, sp, #0x50
   22438:	ret
   2243c:	sub	sp, sp, #0xf0
   22440:	stp	x29, x30, [sp, #224]
   22444:	add	x29, sp, #0xe0
   22448:	mov	x8, #0xffffffffffffffe0    	// #-32
   2244c:	mov	x9, sp
   22450:	sub	x10, x29, #0x60
   22454:	movk	x8, #0xff80, lsl #32
   22458:	add	x11, x29, #0x10
   2245c:	add	x9, x9, #0x80
   22460:	add	x10, x10, #0x20
   22464:	stp	x9, x8, [x29, #-16]
   22468:	stp	x11, x10, [x29, #-32]
   2246c:	stp	x4, x5, [x29, #-96]
   22470:	stp	x6, x7, [x29, #-80]
   22474:	stp	q0, q1, [sp]
   22478:	ldp	q0, q1, [x29, #-32]
   2247c:	sub	x4, x29, #0x40
   22480:	stp	q2, q3, [sp, #32]
   22484:	stp	q4, q5, [sp, #64]
   22488:	stp	q6, q7, [sp, #96]
   2248c:	stp	q0, q1, [x29, #-64]
   22490:	bl	223c0 <scols_init_debug@@SMARTCOLS_2.25+0xf518>
   22494:	ldp	x29, x30, [sp, #224]
   22498:	add	sp, sp, #0xf0
   2249c:	ret
   224a0:	stp	x29, x30, [sp, #-48]!
   224a4:	str	x28, [sp, #16]
   224a8:	stp	x20, x19, [sp, #32]
   224ac:	mov	x29, sp
   224b0:	sub	sp, sp, #0x2, lsl #12
   224b4:	cbz	x1, 224f4 <scols_init_debug@@SMARTCOLS_2.25+0xf64c>
   224b8:	mov	x3, x2
   224bc:	mov	x19, x1
   224c0:	str	xzr, [x1]
   224c4:	mov	x1, sp
   224c8:	mov	w2, #0x1fff                	// #8191
   224cc:	bl	22238 <scols_init_debug@@SMARTCOLS_2.25+0xf390>
   224d0:	tbnz	w0, #31, 22520 <scols_init_debug@@SMARTCOLS_2.25+0xf678>
   224d4:	cbz	w0, 224fc <scols_init_debug@@SMARTCOLS_2.25+0xf654>
   224d8:	mov	x8, sp
   224dc:	add	x8, x8, w0, uxtw
   224e0:	ldurb	w8, [x8, #-1]
   224e4:	cmp	w8, #0xa
   224e8:	cset	w8, eq  // eq = none
   224ec:	sub	w20, w0, w8
   224f0:	b	22500 <scols_init_debug@@SMARTCOLS_2.25+0xf658>
   224f4:	mov	w0, #0xffffffea            	// #-22
   224f8:	b	22520 <scols_init_debug@@SMARTCOLS_2.25+0xf678>
   224fc:	mov	w20, wzr
   22500:	mov	x8, sp
   22504:	mov	x0, sp
   22508:	strb	wzr, [x8, w20, uxtw]
   2250c:	bl	7aa0 <strdup@plt>
   22510:	cmp	x0, #0x0
   22514:	mov	w8, #0xfffffff4            	// #-12
   22518:	str	x0, [x19]
   2251c:	csel	w0, w8, w20, eq  // eq = none
   22520:	add	sp, sp, #0x2, lsl #12
   22524:	ldp	x20, x19, [sp, #32]
   22528:	ldr	x28, [sp, #16]
   2252c:	ldp	x29, x30, [sp], #48
   22530:	ret
   22534:	sub	sp, sp, #0x120
   22538:	stp	x29, x30, [sp, #240]
   2253c:	add	x29, sp, #0xf0
   22540:	mov	x9, #0xffffffffffffffd8    	// #-40
   22544:	mov	x10, sp
   22548:	sub	x11, x29, #0x68
   2254c:	movk	x9, #0xff80, lsl #32
   22550:	add	x12, x29, #0x30
   22554:	add	x10, x10, #0x80
   22558:	add	x11, x11, #0x28
   2255c:	stp	x10, x9, [x29, #-16]
   22560:	stp	x12, x11, [x29, #-32]
   22564:	stp	x3, x4, [x29, #-104]
   22568:	stp	x5, x6, [x29, #-88]
   2256c:	stur	x7, [x29, #-72]
   22570:	stp	q1, q2, [sp, #16]
   22574:	str	q0, [sp]
   22578:	ldp	q0, q1, [x29, #-32]
   2257c:	mov	x8, x2
   22580:	stp	x20, x19, [sp, #272]
   22584:	mov	x19, x1
   22588:	sub	x2, x29, #0x40
   2258c:	mov	x1, x8
   22590:	str	x28, [sp, #256]
   22594:	mov	x20, x0
   22598:	stp	q3, q4, [sp, #48]
   2259c:	stp	q5, q6, [sp, #80]
   225a0:	str	q7, [sp, #112]
   225a4:	stp	q0, q1, [x29, #-64]
   225a8:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   225ac:	cbz	x0, 225c4 <scols_init_debug@@SMARTCOLS_2.25+0xf71c>
   225b0:	mov	x2, x0
   225b4:	mov	x0, x20
   225b8:	mov	x1, x19
   225bc:	bl	224a0 <scols_init_debug@@SMARTCOLS_2.25+0xf5f8>
   225c0:	b	225d0 <scols_init_debug@@SMARTCOLS_2.25+0xf728>
   225c4:	bl	8150 <__errno_location@plt>
   225c8:	ldr	w8, [x0]
   225cc:	neg	w0, w8
   225d0:	ldp	x20, x19, [sp, #272]
   225d4:	ldr	x28, [sp, #256]
   225d8:	ldp	x29, x30, [sp, #240]
   225dc:	add	sp, sp, #0x120
   225e0:	ret
   225e4:	stp	x29, x30, [sp, #-32]!
   225e8:	sub	x2, x2, #0x1
   225ec:	str	x19, [sp, #16]
   225f0:	mov	x29, sp
   225f4:	mov	x19, x1
   225f8:	bl	22238 <scols_init_debug@@SMARTCOLS_2.25+0xf390>
   225fc:	tbnz	w0, #31, 22628 <scols_init_debug@@SMARTCOLS_2.25+0xf780>
   22600:	cbz	w0, 22620 <scols_init_debug@@SMARTCOLS_2.25+0xf778>
   22604:	add	x8, x19, w0, uxtw
   22608:	ldurb	w8, [x8, #-1]
   2260c:	cmp	w8, #0xa
   22610:	b.ne	22620 <scols_init_debug@@SMARTCOLS_2.25+0xf778>  // b.any
   22614:	sub	w8, w0, #0x1
   22618:	mov	w0, w8
   2261c:	b	22624 <scols_init_debug@@SMARTCOLS_2.25+0xf77c>
   22620:	sub	w8, w0, #0x1
   22624:	strb	wzr, [x19, w8, sxtw]
   22628:	ldr	x19, [sp, #16]
   2262c:	ldp	x29, x30, [sp], #32
   22630:	ret
   22634:	sub	sp, sp, #0x110
   22638:	stp	x29, x30, [sp, #224]
   2263c:	add	x29, sp, #0xe0
   22640:	mov	x8, #0xffffffffffffffe0    	// #-32
   22644:	mov	x9, sp
   22648:	sub	x10, x29, #0x60
   2264c:	movk	x8, #0xff80, lsl #32
   22650:	add	x11, x29, #0x30
   22654:	add	x9, x9, #0x80
   22658:	add	x10, x10, #0x20
   2265c:	stp	x9, x8, [x29, #-16]
   22660:	stp	x11, x10, [x29, #-32]
   22664:	stp	x4, x5, [x29, #-96]
   22668:	stp	x6, x7, [x29, #-80]
   2266c:	stp	q0, q1, [sp]
   22670:	ldp	q0, q1, [x29, #-32]
   22674:	stp	x20, x19, [sp, #256]
   22678:	mov	x19, x2
   2267c:	mov	x20, x1
   22680:	sub	x2, x29, #0x40
   22684:	mov	x1, x3
   22688:	stp	x28, x21, [sp, #240]
   2268c:	mov	x21, x0
   22690:	stp	q2, q3, [sp, #32]
   22694:	stp	q4, q5, [sp, #64]
   22698:	stp	q6, q7, [sp, #96]
   2269c:	stp	q0, q1, [x29, #-64]
   226a0:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   226a4:	cbz	x0, 226c0 <scols_init_debug@@SMARTCOLS_2.25+0xf818>
   226a8:	mov	x3, x0
   226ac:	mov	x0, x21
   226b0:	mov	x1, x20
   226b4:	mov	x2, x19
   226b8:	bl	225e4 <scols_init_debug@@SMARTCOLS_2.25+0xf73c>
   226bc:	b	226cc <scols_init_debug@@SMARTCOLS_2.25+0xf824>
   226c0:	bl	8150 <__errno_location@plt>
   226c4:	ldr	w8, [x0]
   226c8:	neg	w0, w8
   226cc:	ldp	x20, x19, [sp, #256]
   226d0:	ldp	x28, x21, [sp, #240]
   226d4:	ldp	x29, x30, [sp, #224]
   226d8:	add	sp, sp, #0x110
   226dc:	ret
   226e0:	sub	sp, sp, #0x130
   226e4:	stp	x22, x21, [sp, #272]
   226e8:	mov	x21, x1
   226ec:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   226f0:	stp	x29, x30, [sp, #240]
   226f4:	stp	x20, x19, [sp, #288]
   226f8:	add	x29, sp, #0xf0
   226fc:	mov	x19, x2
   22700:	add	x1, x1, #0xe2c
   22704:	mov	x2, x21
   22708:	str	x28, [sp, #256]
   2270c:	stp	x3, x4, [x29, #-104]
   22710:	stp	x5, x6, [x29, #-88]
   22714:	stur	x7, [x29, #-72]
   22718:	stp	q1, q2, [sp, #16]
   2271c:	stp	q3, q4, [sp, #48]
   22720:	str	q0, [sp]
   22724:	stp	q5, q6, [sp, #80]
   22728:	str	q7, [sp, #112]
   2272c:	bl	21da4 <scols_init_debug@@SMARTCOLS_2.25+0xeefc>
   22730:	cbz	x0, 22790 <scols_init_debug@@SMARTCOLS_2.25+0xf8e8>
   22734:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   22738:	ldrb	w8, [x8, #2908]
   2273c:	mov	x20, x0
   22740:	tbnz	w8, #2, 227b0 <scols_init_debug@@SMARTCOLS_2.25+0xf908>
   22744:	mov	x8, #0xffffffffffffffd8    	// #-40
   22748:	mov	x10, sp
   2274c:	sub	x11, x29, #0x68
   22750:	movk	x8, #0xff80, lsl #32
   22754:	add	x9, x29, #0x40
   22758:	add	x10, x10, #0x80
   2275c:	add	x11, x11, #0x28
   22760:	stp	x10, x8, [x29, #-16]
   22764:	stp	x9, x11, [x29, #-32]
   22768:	ldp	q0, q1, [x29, #-32]
   2276c:	sub	x2, x29, #0x40
   22770:	mov	x0, x20
   22774:	mov	x1, x19
   22778:	stp	q0, q1, [x29, #-64]
   2277c:	bl	7df0 <__isoc99_vfscanf@plt>
   22780:	mov	w19, w0
   22784:	mov	x0, x20
   22788:	bl	77a0 <fclose@plt>
   2278c:	b	22794 <scols_init_debug@@SMARTCOLS_2.25+0xf8ec>
   22790:	mov	w19, #0xffffffea            	// #-22
   22794:	mov	w0, w19
   22798:	ldp	x20, x19, [sp, #288]
   2279c:	ldp	x22, x21, [sp, #272]
   227a0:	ldr	x28, [sp, #256]
   227a4:	ldp	x29, x30, [sp, #240]
   227a8:	add	sp, sp, #0x130
   227ac:	ret
   227b0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   227b4:	ldr	x8, [x8, #4016]
   227b8:	ldr	x22, [x8]
   227bc:	bl	77c0 <getpid@plt>
   227c0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   227c4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   227c8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   227cc:	mov	w2, w0
   227d0:	add	x1, x1, #0x84b
   227d4:	add	x3, x3, #0x654
   227d8:	add	x4, x4, #0xd18
   227dc:	mov	x0, x22
   227e0:	bl	8280 <fprintf@plt>
   227e4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   227e8:	add	x0, x0, #0x825
   227ec:	mov	x1, x19
   227f0:	mov	x2, x21
   227f4:	bl	21874 <scols_init_debug@@SMARTCOLS_2.25+0xe9cc>
   227f8:	b	22744 <scols_init_debug@@SMARTCOLS_2.25+0xf89c>
   227fc:	sub	sp, sp, #0x100
   22800:	stp	x29, x30, [sp, #224]
   22804:	add	x29, sp, #0xe0
   22808:	stp	x20, x19, [sp, #240]
   2280c:	stp	x4, x5, [x29, #-96]
   22810:	stp	x6, x7, [x29, #-80]
   22814:	stp	q0, q1, [sp]
   22818:	stp	q2, q3, [sp, #32]
   2281c:	stp	q4, q5, [sp, #64]
   22820:	stp	q6, q7, [sp, #96]
   22824:	ldp	q1, q0, [x2]
   22828:	mov	x8, x1
   2282c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   22830:	mov	x19, x3
   22834:	add	x1, x1, #0xe2c
   22838:	sub	x3, x29, #0x20
   2283c:	mov	x2, x8
   22840:	stp	q1, q0, [x29, #-32]
   22844:	bl	21e84 <scols_init_debug@@SMARTCOLS_2.25+0xefdc>
   22848:	cbz	x0, 22898 <scols_init_debug@@SMARTCOLS_2.25+0xf9f0>
   2284c:	mov	x8, #0xffffffffffffffe0    	// #-32
   22850:	mov	x10, sp
   22854:	sub	x11, x29, #0x60
   22858:	movk	x8, #0xff80, lsl #32
   2285c:	add	x9, x29, #0x20
   22860:	add	x10, x10, #0x80
   22864:	add	x11, x11, #0x20
   22868:	stp	x10, x8, [x29, #-16]
   2286c:	stp	x9, x11, [x29, #-32]
   22870:	ldp	q0, q1, [x29, #-32]
   22874:	sub	x2, x29, #0x40
   22878:	mov	x1, x19
   2287c:	mov	x20, x0
   22880:	stp	q0, q1, [x29, #-64]
   22884:	bl	7df0 <__isoc99_vfscanf@plt>
   22888:	mov	w19, w0
   2288c:	mov	x0, x20
   22890:	bl	77a0 <fclose@plt>
   22894:	b	2289c <scols_init_debug@@SMARTCOLS_2.25+0xf9f4>
   22898:	mov	w19, #0xffffffea            	// #-22
   2289c:	mov	w0, w19
   228a0:	ldp	x20, x19, [sp, #240]
   228a4:	ldp	x29, x30, [sp, #224]
   228a8:	add	sp, sp, #0x100
   228ac:	ret
   228b0:	stp	x29, x30, [sp, #-32]!
   228b4:	mov	x29, sp
   228b8:	mov	x8, x2
   228bc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   228c0:	str	x19, [sp, #16]
   228c4:	mov	x19, x1
   228c8:	add	x2, x2, #0x837
   228cc:	add	x3, x29, #0x18
   228d0:	mov	x1, x8
   228d4:	str	xzr, [x29, #24]
   228d8:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   228dc:	cmp	w0, #0x1
   228e0:	b.ne	228f8 <scols_init_debug@@SMARTCOLS_2.25+0xfa50>  // b.any
   228e4:	mov	w0, wzr
   228e8:	cbz	x19, 228fc <scols_init_debug@@SMARTCOLS_2.25+0xfa54>
   228ec:	ldr	x8, [x29, #24]
   228f0:	str	x8, [x19]
   228f4:	b	228fc <scols_init_debug@@SMARTCOLS_2.25+0xfa54>
   228f8:	mov	w0, #0xffffffff            	// #-1
   228fc:	ldr	x19, [sp, #16]
   22900:	ldp	x29, x30, [sp], #32
   22904:	ret
   22908:	sub	sp, sp, #0x120
   2290c:	stp	x29, x30, [sp, #240]
   22910:	add	x29, sp, #0xf0
   22914:	mov	x9, #0xffffffffffffffd8    	// #-40
   22918:	mov	x10, sp
   2291c:	sub	x11, x29, #0x68
   22920:	movk	x9, #0xff80, lsl #32
   22924:	add	x12, x29, #0x30
   22928:	add	x10, x10, #0x80
   2292c:	add	x11, x11, #0x28
   22930:	stp	x10, x9, [x29, #-16]
   22934:	stp	x12, x11, [x29, #-32]
   22938:	stp	x3, x4, [x29, #-104]
   2293c:	stp	x5, x6, [x29, #-88]
   22940:	stur	x7, [x29, #-72]
   22944:	stp	q1, q2, [sp, #16]
   22948:	str	q0, [sp]
   2294c:	ldp	q0, q1, [x29, #-32]
   22950:	mov	x8, x2
   22954:	stp	x20, x19, [sp, #272]
   22958:	mov	x19, x1
   2295c:	sub	x2, x29, #0x40
   22960:	mov	x1, x8
   22964:	str	x28, [sp, #256]
   22968:	mov	x20, x0
   2296c:	stp	q3, q4, [sp, #48]
   22970:	stp	q5, q6, [sp, #80]
   22974:	str	q7, [sp, #112]
   22978:	stp	q0, q1, [x29, #-64]
   2297c:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   22980:	cbz	x0, 229bc <scols_init_debug@@SMARTCOLS_2.25+0xfb14>
   22984:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   22988:	mov	x1, x0
   2298c:	add	x2, x2, #0x837
   22990:	sub	x3, x29, #0x40
   22994:	mov	x0, x20
   22998:	stur	xzr, [x29, #-64]
   2299c:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   229a0:	cmp	w0, #0x1
   229a4:	b.ne	229cc <scols_init_debug@@SMARTCOLS_2.25+0xfb24>  // b.any
   229a8:	mov	w0, wzr
   229ac:	cbz	x19, 229d0 <scols_init_debug@@SMARTCOLS_2.25+0xfb28>
   229b0:	ldur	x8, [x29, #-64]
   229b4:	str	x8, [x19]
   229b8:	b	229d0 <scols_init_debug@@SMARTCOLS_2.25+0xfb28>
   229bc:	bl	8150 <__errno_location@plt>
   229c0:	ldr	w8, [x0]
   229c4:	neg	w0, w8
   229c8:	b	229d0 <scols_init_debug@@SMARTCOLS_2.25+0xfb28>
   229cc:	mov	w0, #0xffffffff            	// #-1
   229d0:	ldp	x20, x19, [sp, #272]
   229d4:	ldr	x28, [sp, #256]
   229d8:	ldp	x29, x30, [sp, #240]
   229dc:	add	sp, sp, #0x120
   229e0:	ret
   229e4:	stp	x29, x30, [sp, #-32]!
   229e8:	mov	x29, sp
   229ec:	mov	x8, x2
   229f0:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   229f4:	str	x19, [sp, #16]
   229f8:	mov	x19, x1
   229fc:	add	x2, x2, #0x652
   22a00:	add	x3, x29, #0x18
   22a04:	mov	x1, x8
   22a08:	str	xzr, [x29, #24]
   22a0c:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   22a10:	cmp	w0, #0x1
   22a14:	b.ne	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xfb84>  // b.any
   22a18:	mov	w0, wzr
   22a1c:	cbz	x19, 22a30 <scols_init_debug@@SMARTCOLS_2.25+0xfb88>
   22a20:	ldr	x8, [x29, #24]
   22a24:	str	x8, [x19]
   22a28:	b	22a30 <scols_init_debug@@SMARTCOLS_2.25+0xfb88>
   22a2c:	mov	w0, #0xffffffff            	// #-1
   22a30:	ldr	x19, [sp, #16]
   22a34:	ldp	x29, x30, [sp], #32
   22a38:	ret
   22a3c:	sub	sp, sp, #0x120
   22a40:	stp	x29, x30, [sp, #240]
   22a44:	add	x29, sp, #0xf0
   22a48:	mov	x9, #0xffffffffffffffd8    	// #-40
   22a4c:	mov	x10, sp
   22a50:	sub	x11, x29, #0x68
   22a54:	movk	x9, #0xff80, lsl #32
   22a58:	add	x12, x29, #0x30
   22a5c:	add	x10, x10, #0x80
   22a60:	add	x11, x11, #0x28
   22a64:	stp	x10, x9, [x29, #-16]
   22a68:	stp	x12, x11, [x29, #-32]
   22a6c:	stp	x3, x4, [x29, #-104]
   22a70:	stp	x5, x6, [x29, #-88]
   22a74:	stur	x7, [x29, #-72]
   22a78:	stp	q1, q2, [sp, #16]
   22a7c:	str	q0, [sp]
   22a80:	ldp	q0, q1, [x29, #-32]
   22a84:	mov	x8, x2
   22a88:	stp	x20, x19, [sp, #272]
   22a8c:	mov	x19, x1
   22a90:	sub	x2, x29, #0x40
   22a94:	mov	x1, x8
   22a98:	str	x28, [sp, #256]
   22a9c:	mov	x20, x0
   22aa0:	stp	q3, q4, [sp, #48]
   22aa4:	stp	q5, q6, [sp, #80]
   22aa8:	str	q7, [sp, #112]
   22aac:	stp	q0, q1, [x29, #-64]
   22ab0:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   22ab4:	cbz	x0, 22af0 <scols_init_debug@@SMARTCOLS_2.25+0xfc48>
   22ab8:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   22abc:	mov	x1, x0
   22ac0:	add	x2, x2, #0x652
   22ac4:	sub	x3, x29, #0x40
   22ac8:	mov	x0, x20
   22acc:	stur	xzr, [x29, #-64]
   22ad0:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   22ad4:	cmp	w0, #0x1
   22ad8:	b.ne	22b00 <scols_init_debug@@SMARTCOLS_2.25+0xfc58>  // b.any
   22adc:	mov	w0, wzr
   22ae0:	cbz	x19, 22b04 <scols_init_debug@@SMARTCOLS_2.25+0xfc5c>
   22ae4:	ldur	x8, [x29, #-64]
   22ae8:	str	x8, [x19]
   22aec:	b	22b04 <scols_init_debug@@SMARTCOLS_2.25+0xfc5c>
   22af0:	bl	8150 <__errno_location@plt>
   22af4:	ldr	w8, [x0]
   22af8:	neg	w0, w8
   22afc:	b	22b04 <scols_init_debug@@SMARTCOLS_2.25+0xfc5c>
   22b00:	mov	w0, #0xffffffff            	// #-1
   22b04:	ldp	x20, x19, [sp, #272]
   22b08:	ldr	x28, [sp, #256]
   22b0c:	ldp	x29, x30, [sp, #240]
   22b10:	add	sp, sp, #0x120
   22b14:	ret
   22b18:	stp	x29, x30, [sp, #-32]!
   22b1c:	mov	x29, sp
   22b20:	mov	x8, x2
   22b24:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   22b28:	str	x19, [sp, #16]
   22b2c:	mov	x19, x1
   22b30:	add	x2, x2, #0x1bb
   22b34:	add	x3, x29, #0x1c
   22b38:	mov	x1, x8
   22b3c:	str	wzr, [x29, #28]
   22b40:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   22b44:	cmp	w0, #0x1
   22b48:	b.ne	22b60 <scols_init_debug@@SMARTCOLS_2.25+0xfcb8>  // b.any
   22b4c:	mov	w0, wzr
   22b50:	cbz	x19, 22b64 <scols_init_debug@@SMARTCOLS_2.25+0xfcbc>
   22b54:	ldr	w8, [x29, #28]
   22b58:	str	w8, [x19]
   22b5c:	b	22b64 <scols_init_debug@@SMARTCOLS_2.25+0xfcbc>
   22b60:	mov	w0, #0xffffffff            	// #-1
   22b64:	ldr	x19, [sp, #16]
   22b68:	ldp	x29, x30, [sp], #32
   22b6c:	ret
   22b70:	sub	sp, sp, #0x120
   22b74:	stp	x29, x30, [sp, #240]
   22b78:	add	x29, sp, #0xf0
   22b7c:	mov	x9, #0xffffffffffffffd8    	// #-40
   22b80:	mov	x10, sp
   22b84:	sub	x11, x29, #0x68
   22b88:	movk	x9, #0xff80, lsl #32
   22b8c:	add	x12, x29, #0x30
   22b90:	add	x10, x10, #0x80
   22b94:	add	x11, x11, #0x28
   22b98:	stp	x10, x9, [x29, #-16]
   22b9c:	stp	x12, x11, [x29, #-32]
   22ba0:	stp	x3, x4, [x29, #-104]
   22ba4:	stp	x5, x6, [x29, #-88]
   22ba8:	stur	x7, [x29, #-72]
   22bac:	stp	q1, q2, [sp, #16]
   22bb0:	str	q0, [sp]
   22bb4:	ldp	q0, q1, [x29, #-32]
   22bb8:	mov	x8, x2
   22bbc:	stp	x20, x19, [sp, #272]
   22bc0:	mov	x19, x1
   22bc4:	sub	x2, x29, #0x40
   22bc8:	mov	x1, x8
   22bcc:	str	x28, [sp, #256]
   22bd0:	mov	x20, x0
   22bd4:	stp	q3, q4, [sp, #48]
   22bd8:	stp	q5, q6, [sp, #80]
   22bdc:	str	q7, [sp, #112]
   22be0:	stp	q0, q1, [x29, #-64]
   22be4:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   22be8:	cbz	x0, 22c24 <scols_init_debug@@SMARTCOLS_2.25+0xfd7c>
   22bec:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   22bf0:	mov	x1, x0
   22bf4:	add	x2, x2, #0x1bb
   22bf8:	sub	x3, x29, #0x40
   22bfc:	mov	x0, x20
   22c00:	stur	wzr, [x29, #-64]
   22c04:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   22c08:	cmp	w0, #0x1
   22c0c:	b.ne	22c34 <scols_init_debug@@SMARTCOLS_2.25+0xfd8c>  // b.any
   22c10:	mov	w0, wzr
   22c14:	cbz	x19, 22c38 <scols_init_debug@@SMARTCOLS_2.25+0xfd90>
   22c18:	ldur	w8, [x29, #-64]
   22c1c:	str	w8, [x19]
   22c20:	b	22c38 <scols_init_debug@@SMARTCOLS_2.25+0xfd90>
   22c24:	bl	8150 <__errno_location@plt>
   22c28:	ldr	w8, [x0]
   22c2c:	neg	w0, w8
   22c30:	b	22c38 <scols_init_debug@@SMARTCOLS_2.25+0xfd90>
   22c34:	mov	w0, #0xffffffff            	// #-1
   22c38:	ldp	x20, x19, [sp, #272]
   22c3c:	ldr	x28, [sp, #256]
   22c40:	ldp	x29, x30, [sp, #240]
   22c44:	add	sp, sp, #0x120
   22c48:	ret
   22c4c:	stp	x29, x30, [sp, #-32]!
   22c50:	mov	x29, sp
   22c54:	mov	x8, x2
   22c58:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   22c5c:	str	x19, [sp, #16]
   22c60:	mov	x19, x1
   22c64:	add	x2, x2, #0x953
   22c68:	add	x3, x29, #0x1c
   22c6c:	mov	x1, x8
   22c70:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   22c74:	cmp	w0, #0x1
   22c78:	b.ne	22c90 <scols_init_debug@@SMARTCOLS_2.25+0xfde8>  // b.any
   22c7c:	mov	w0, wzr
   22c80:	cbz	x19, 22c94 <scols_init_debug@@SMARTCOLS_2.25+0xfdec>
   22c84:	ldr	w8, [x29, #28]
   22c88:	str	w8, [x19]
   22c8c:	b	22c94 <scols_init_debug@@SMARTCOLS_2.25+0xfdec>
   22c90:	mov	w0, #0xffffffff            	// #-1
   22c94:	ldr	x19, [sp, #16]
   22c98:	ldp	x29, x30, [sp], #32
   22c9c:	ret
   22ca0:	sub	sp, sp, #0x120
   22ca4:	stp	x29, x30, [sp, #240]
   22ca8:	add	x29, sp, #0xf0
   22cac:	mov	x9, #0xffffffffffffffd8    	// #-40
   22cb0:	mov	x10, sp
   22cb4:	sub	x11, x29, #0x68
   22cb8:	movk	x9, #0xff80, lsl #32
   22cbc:	add	x12, x29, #0x30
   22cc0:	add	x10, x10, #0x80
   22cc4:	add	x11, x11, #0x28
   22cc8:	stp	x10, x9, [x29, #-16]
   22ccc:	stp	x12, x11, [x29, #-32]
   22cd0:	stp	x3, x4, [x29, #-104]
   22cd4:	stp	x5, x6, [x29, #-88]
   22cd8:	stur	x7, [x29, #-72]
   22cdc:	stp	q1, q2, [sp, #16]
   22ce0:	str	q0, [sp]
   22ce4:	ldp	q0, q1, [x29, #-32]
   22ce8:	mov	x8, x2
   22cec:	stp	x20, x19, [sp, #272]
   22cf0:	mov	x19, x1
   22cf4:	sub	x2, x29, #0x40
   22cf8:	mov	x1, x8
   22cfc:	str	x28, [sp, #256]
   22d00:	mov	x20, x0
   22d04:	stp	q3, q4, [sp, #48]
   22d08:	stp	q5, q6, [sp, #80]
   22d0c:	str	q7, [sp, #112]
   22d10:	stp	q0, q1, [x29, #-64]
   22d14:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   22d18:	cbz	x0, 22d50 <scols_init_debug@@SMARTCOLS_2.25+0xfea8>
   22d1c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   22d20:	mov	x1, x0
   22d24:	add	x2, x2, #0x953
   22d28:	sub	x3, x29, #0x40
   22d2c:	mov	x0, x20
   22d30:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   22d34:	cmp	w0, #0x1
   22d38:	b.ne	22d60 <scols_init_debug@@SMARTCOLS_2.25+0xfeb8>  // b.any
   22d3c:	mov	w0, wzr
   22d40:	cbz	x19, 22d64 <scols_init_debug@@SMARTCOLS_2.25+0xfebc>
   22d44:	ldur	w8, [x29, #-64]
   22d48:	str	w8, [x19]
   22d4c:	b	22d64 <scols_init_debug@@SMARTCOLS_2.25+0xfebc>
   22d50:	bl	8150 <__errno_location@plt>
   22d54:	ldr	w8, [x0]
   22d58:	neg	w0, w8
   22d5c:	b	22d64 <scols_init_debug@@SMARTCOLS_2.25+0xfebc>
   22d60:	mov	w0, #0xffffffff            	// #-1
   22d64:	ldp	x20, x19, [sp, #272]
   22d68:	ldr	x28, [sp, #256]
   22d6c:	ldp	x29, x30, [sp, #240]
   22d70:	add	sp, sp, #0x120
   22d74:	ret
   22d78:	stp	x29, x30, [sp, #-32]!
   22d7c:	mov	x29, sp
   22d80:	mov	x8, x2
   22d84:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   22d88:	str	x19, [sp, #16]
   22d8c:	mov	x19, x1
   22d90:	add	x2, x2, #0x8a0
   22d94:	add	x3, x29, #0x1c
   22d98:	add	x4, x29, #0x18
   22d9c:	mov	x1, x8
   22da0:	bl	226e0 <scols_init_debug@@SMARTCOLS_2.25+0xf838>
   22da4:	cmp	w0, #0x2
   22da8:	b.ne	22dc8 <scols_init_debug@@SMARTCOLS_2.25+0xff20>  // b.any
   22dac:	cbz	x19, 22dd0 <scols_init_debug@@SMARTCOLS_2.25+0xff28>
   22db0:	ldp	w1, w0, [x29, #24]
   22db4:	bl	7730 <gnu_dev_makedev@plt>
   22db8:	mov	x8, x0
   22dbc:	mov	w0, wzr
   22dc0:	str	x8, [x19]
   22dc4:	b	22dd4 <scols_init_debug@@SMARTCOLS_2.25+0xff2c>
   22dc8:	mov	w0, #0xffffffff            	// #-1
   22dcc:	b	22dd4 <scols_init_debug@@SMARTCOLS_2.25+0xff2c>
   22dd0:	mov	w0, wzr
   22dd4:	ldr	x19, [sp, #16]
   22dd8:	ldp	x29, x30, [sp], #32
   22ddc:	ret
   22de0:	sub	sp, sp, #0x120
   22de4:	stp	x29, x30, [sp, #240]
   22de8:	add	x29, sp, #0xf0
   22dec:	mov	x9, #0xffffffffffffffd8    	// #-40
   22df0:	mov	x10, sp
   22df4:	sub	x11, x29, #0x68
   22df8:	movk	x9, #0xff80, lsl #32
   22dfc:	add	x12, x29, #0x30
   22e00:	add	x10, x10, #0x80
   22e04:	add	x11, x11, #0x28
   22e08:	stp	x10, x9, [x29, #-16]
   22e0c:	stp	x12, x11, [x29, #-32]
   22e10:	stp	x3, x4, [x29, #-104]
   22e14:	stp	x5, x6, [x29, #-88]
   22e18:	stur	x7, [x29, #-72]
   22e1c:	stp	q1, q2, [sp, #16]
   22e20:	str	q0, [sp]
   22e24:	ldp	q0, q1, [x29, #-32]
   22e28:	mov	x8, x2
   22e2c:	stp	x20, x19, [sp, #272]
   22e30:	mov	x19, x1
   22e34:	sub	x2, x29, #0x40
   22e38:	mov	x1, x8
   22e3c:	str	x28, [sp, #256]
   22e40:	mov	x20, x0
   22e44:	stp	q3, q4, [sp, #48]
   22e48:	stp	q5, q6, [sp, #80]
   22e4c:	str	q7, [sp, #112]
   22e50:	stp	q0, q1, [x29, #-64]
   22e54:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   22e58:	cbz	x0, 22e70 <scols_init_debug@@SMARTCOLS_2.25+0xffc8>
   22e5c:	mov	x2, x0
   22e60:	mov	x0, x20
   22e64:	mov	x1, x19
   22e68:	bl	22d78 <scols_init_debug@@SMARTCOLS_2.25+0xfed0>
   22e6c:	b	22e7c <scols_init_debug@@SMARTCOLS_2.25+0xffd4>
   22e70:	bl	8150 <__errno_location@plt>
   22e74:	ldr	w8, [x0]
   22e78:	neg	w0, w8
   22e7c:	ldp	x20, x19, [sp, #272]
   22e80:	ldr	x28, [sp, #256]
   22e84:	ldp	x29, x30, [sp, #240]
   22e88:	add	sp, sp, #0x120
   22e8c:	ret
   22e90:	sub	sp, sp, #0x50
   22e94:	stp	x20, x19, [sp, #64]
   22e98:	mov	x20, x1
   22e9c:	mov	w1, #0x1                   	// #1
   22ea0:	movk	w1, #0x8, lsl #16
   22ea4:	stp	x29, x30, [sp, #32]
   22ea8:	stp	x22, x21, [sp, #48]
   22eac:	add	x29, sp, #0x20
   22eb0:	bl	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xec90>
   22eb4:	tbnz	w0, #31, 22f5c <scols_init_debug@@SMARTCOLS_2.25+0x100b4>
   22eb8:	mov	w19, w0
   22ebc:	mov	x0, x20
   22ec0:	bl	7440 <strlen@plt>
   22ec4:	mov	x22, x0
   22ec8:	bl	8150 <__errno_location@plt>
   22ecc:	mov	x21, x0
   22ed0:	cbz	x22, 22f44 <scols_init_debug@@SMARTCOLS_2.25+0x1009c>
   22ed4:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   22ed8:	ldr	q0, [x8, #3504]
   22edc:	str	q0, [sp]
   22ee0:	mov	w0, w19
   22ee4:	mov	x1, x20
   22ee8:	mov	x2, x22
   22eec:	str	wzr, [x21]
   22ef0:	bl	7b50 <write@plt>
   22ef4:	cmp	x0, #0x1
   22ef8:	b.lt	22f10 <scols_init_debug@@SMARTCOLS_2.25+0x10068>  // b.tstop
   22efc:	ldr	w8, [x21]
   22f00:	subs	x22, x22, x0
   22f04:	add	x9, x20, x0
   22f08:	csel	x20, x20, x9, eq  // eq = none
   22f0c:	b	22f24 <scols_init_debug@@SMARTCOLS_2.25+0x1007c>
   22f10:	ldr	w8, [x21]
   22f14:	cmp	w8, #0xb
   22f18:	b.eq	22f24 <scols_init_debug@@SMARTCOLS_2.25+0x1007c>  // b.none
   22f1c:	cmp	w8, #0x4
   22f20:	b.ne	22f80 <scols_init_debug@@SMARTCOLS_2.25+0x100d8>  // b.any
   22f24:	cmp	w8, #0xb
   22f28:	b.ne	22f40 <scols_init_debug@@SMARTCOLS_2.25+0x10098>  // b.any
   22f2c:	ldr	q0, [sp]
   22f30:	add	x0, sp, #0x10
   22f34:	mov	x1, xzr
   22f38:	str	q0, [sp, #16]
   22f3c:	bl	7d30 <nanosleep@plt>
   22f40:	cbnz	x22, 22ee0 <scols_init_debug@@SMARTCOLS_2.25+0x10038>
   22f44:	mov	w20, wzr
   22f48:	ldr	w22, [x21]
   22f4c:	mov	w0, w19
   22f50:	bl	7ae0 <close@plt>
   22f54:	str	w22, [x21]
   22f58:	b	22f68 <scols_init_debug@@SMARTCOLS_2.25+0x100c0>
   22f5c:	bl	8150 <__errno_location@plt>
   22f60:	ldr	w8, [x0]
   22f64:	neg	w20, w8
   22f68:	mov	w0, w20
   22f6c:	ldp	x20, x19, [sp, #64]
   22f70:	ldp	x22, x21, [sp, #48]
   22f74:	ldp	x29, x30, [sp, #32]
   22f78:	add	sp, sp, #0x50
   22f7c:	ret
   22f80:	mov	w20, #0xffffffff            	// #-1
   22f84:	b	22f48 <scols_init_debug@@SMARTCOLS_2.25+0x100a0>
   22f88:	sub	sp, sp, #0x120
   22f8c:	stp	x29, x30, [sp, #240]
   22f90:	add	x29, sp, #0xf0
   22f94:	mov	x9, #0xffffffffffffffd8    	// #-40
   22f98:	mov	x10, sp
   22f9c:	sub	x11, x29, #0x68
   22fa0:	movk	x9, #0xff80, lsl #32
   22fa4:	add	x12, x29, #0x30
   22fa8:	add	x10, x10, #0x80
   22fac:	add	x11, x11, #0x28
   22fb0:	stp	x10, x9, [x29, #-16]
   22fb4:	stp	x12, x11, [x29, #-32]
   22fb8:	stp	x3, x4, [x29, #-104]
   22fbc:	stp	x5, x6, [x29, #-88]
   22fc0:	stur	x7, [x29, #-72]
   22fc4:	stp	q1, q2, [sp, #16]
   22fc8:	str	q0, [sp]
   22fcc:	ldp	q0, q1, [x29, #-32]
   22fd0:	mov	x8, x2
   22fd4:	stp	x20, x19, [sp, #272]
   22fd8:	mov	x19, x1
   22fdc:	sub	x2, x29, #0x40
   22fe0:	mov	x1, x8
   22fe4:	str	x28, [sp, #256]
   22fe8:	mov	x20, x0
   22fec:	stp	q3, q4, [sp, #48]
   22ff0:	stp	q5, q6, [sp, #80]
   22ff4:	str	q7, [sp, #112]
   22ff8:	stp	q0, q1, [x29, #-64]
   22ffc:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   23000:	cbz	x0, 23018 <scols_init_debug@@SMARTCOLS_2.25+0x10170>
   23004:	mov	x2, x0
   23008:	mov	x0, x20
   2300c:	mov	x1, x19
   23010:	bl	22e90 <scols_init_debug@@SMARTCOLS_2.25+0xffe8>
   23014:	b	23024 <scols_init_debug@@SMARTCOLS_2.25+0x1017c>
   23018:	bl	8150 <__errno_location@plt>
   2301c:	ldr	w8, [x0]
   23020:	neg	w0, w8
   23024:	ldp	x20, x19, [sp, #272]
   23028:	ldr	x28, [sp, #256]
   2302c:	ldp	x29, x30, [sp, #240]
   23030:	add	sp, sp, #0x120
   23034:	ret
   23038:	sub	sp, sp, #0x70
   2303c:	stp	x20, x19, [sp, #96]
   23040:	mov	x20, x1
   23044:	mov	w1, #0x1                   	// #1
   23048:	movk	w1, #0x8, lsl #16
   2304c:	stp	x29, x30, [sp, #64]
   23050:	stp	x22, x21, [sp, #80]
   23054:	add	x29, sp, #0x40
   23058:	bl	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xec90>
   2305c:	tbnz	w0, #31, 23090 <scols_init_debug@@SMARTCOLS_2.25+0x101e8>
   23060:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23064:	mov	w19, w0
   23068:	add	x2, x2, #0x837
   2306c:	add	x0, sp, #0x18
   23070:	mov	w1, #0x16                  	// #22
   23074:	mov	x3, x20
   23078:	bl	7720 <snprintf@plt>
   2307c:	cmp	w0, #0x16
   23080:	b.cc	230a0 <scols_init_debug@@SMARTCOLS_2.25+0x101f8>  // b.lo, b.ul, b.last
   23084:	tbnz	w0, #31, 2312c <scols_init_debug@@SMARTCOLS_2.25+0x10284>
   23088:	mov	w20, #0xfffffff9            	// #-7
   2308c:	b	23140 <scols_init_debug@@SMARTCOLS_2.25+0x10298>
   23090:	bl	8150 <__errno_location@plt>
   23094:	ldr	w8, [x0]
   23098:	neg	w20, w8
   2309c:	b	23158 <scols_init_debug@@SMARTCOLS_2.25+0x102b0>
   230a0:	cbz	w0, 23124 <scols_init_debug@@SMARTCOLS_2.25+0x1027c>
   230a4:	add	x20, sp, #0x18
   230a8:	mov	w21, w0
   230ac:	bl	8150 <__errno_location@plt>
   230b0:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   230b4:	ldr	q0, [x8, #3504]
   230b8:	mov	x22, x0
   230bc:	str	q0, [sp]
   230c0:	mov	w0, w19
   230c4:	mov	x1, x20
   230c8:	mov	x2, x21
   230cc:	str	wzr, [x22]
   230d0:	bl	7b50 <write@plt>
   230d4:	cmp	x0, #0x1
   230d8:	b.lt	230f0 <scols_init_debug@@SMARTCOLS_2.25+0x10248>  // b.tstop
   230dc:	ldr	w8, [x22]
   230e0:	subs	x21, x21, x0
   230e4:	add	x9, x20, x0
   230e8:	csel	x20, x20, x9, eq  // eq = none
   230ec:	b	23104 <scols_init_debug@@SMARTCOLS_2.25+0x1025c>
   230f0:	ldr	w8, [x22]
   230f4:	cmp	w8, #0xb
   230f8:	b.eq	23104 <scols_init_debug@@SMARTCOLS_2.25+0x1025c>  // b.none
   230fc:	cmp	w8, #0x4
   23100:	b.ne	2313c <scols_init_debug@@SMARTCOLS_2.25+0x10294>  // b.any
   23104:	cmp	w8, #0xb
   23108:	b.ne	23120 <scols_init_debug@@SMARTCOLS_2.25+0x10278>  // b.any
   2310c:	ldr	q0, [sp]
   23110:	sub	x0, x29, #0x10
   23114:	mov	x1, xzr
   23118:	stur	q0, [x29, #-16]
   2311c:	bl	7d30 <nanosleep@plt>
   23120:	cbnz	x21, 230c0 <scols_init_debug@@SMARTCOLS_2.25+0x10218>
   23124:	mov	w20, wzr
   23128:	b	23140 <scols_init_debug@@SMARTCOLS_2.25+0x10298>
   2312c:	bl	8150 <__errno_location@plt>
   23130:	ldr	w8, [x0]
   23134:	neg	w20, w8
   23138:	b	23140 <scols_init_debug@@SMARTCOLS_2.25+0x10298>
   2313c:	mov	w20, #0xffffffff            	// #-1
   23140:	bl	8150 <__errno_location@plt>
   23144:	ldr	w22, [x0]
   23148:	mov	x21, x0
   2314c:	mov	w0, w19
   23150:	bl	7ae0 <close@plt>
   23154:	str	w22, [x21]
   23158:	mov	w0, w20
   2315c:	ldp	x20, x19, [sp, #96]
   23160:	ldp	x22, x21, [sp, #80]
   23164:	ldp	x29, x30, [sp, #64]
   23168:	add	sp, sp, #0x70
   2316c:	ret
   23170:	sub	sp, sp, #0x80
   23174:	stp	x20, x19, [sp, #112]
   23178:	mov	x20, x1
   2317c:	mov	w1, #0x1                   	// #1
   23180:	movk	w1, #0x8, lsl #16
   23184:	stp	x29, x30, [sp, #80]
   23188:	stp	x22, x21, [sp, #96]
   2318c:	add	x29, sp, #0x50
   23190:	bl	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xec90>
   23194:	tbnz	w0, #31, 231c8 <scols_init_debug@@SMARTCOLS_2.25+0x10320>
   23198:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   2319c:	mov	w19, w0
   231a0:	add	x2, x2, #0x652
   231a4:	add	x0, sp, #0x1c
   231a8:	mov	w1, #0x22                  	// #34
   231ac:	mov	x3, x20
   231b0:	bl	7720 <snprintf@plt>
   231b4:	cmp	w0, #0x22
   231b8:	b.cc	231d8 <scols_init_debug@@SMARTCOLS_2.25+0x10330>  // b.lo, b.ul, b.last
   231bc:	tbnz	w0, #31, 23264 <scols_init_debug@@SMARTCOLS_2.25+0x103bc>
   231c0:	mov	w20, #0xfffffff9            	// #-7
   231c4:	b	23278 <scols_init_debug@@SMARTCOLS_2.25+0x103d0>
   231c8:	bl	8150 <__errno_location@plt>
   231cc:	ldr	w8, [x0]
   231d0:	neg	w20, w8
   231d4:	b	23290 <scols_init_debug@@SMARTCOLS_2.25+0x103e8>
   231d8:	cbz	w0, 2325c <scols_init_debug@@SMARTCOLS_2.25+0x103b4>
   231dc:	add	x20, sp, #0x1c
   231e0:	mov	w21, w0
   231e4:	bl	8150 <__errno_location@plt>
   231e8:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   231ec:	ldr	q0, [x8, #3504]
   231f0:	mov	x22, x0
   231f4:	str	q0, [sp]
   231f8:	mov	w0, w19
   231fc:	mov	x1, x20
   23200:	mov	x2, x21
   23204:	str	wzr, [x22]
   23208:	bl	7b50 <write@plt>
   2320c:	cmp	x0, #0x1
   23210:	b.lt	23228 <scols_init_debug@@SMARTCOLS_2.25+0x10380>  // b.tstop
   23214:	ldr	w8, [x22]
   23218:	subs	x21, x21, x0
   2321c:	add	x9, x20, x0
   23220:	csel	x20, x20, x9, eq  // eq = none
   23224:	b	2323c <scols_init_debug@@SMARTCOLS_2.25+0x10394>
   23228:	ldr	w8, [x22]
   2322c:	cmp	w8, #0xb
   23230:	b.eq	2323c <scols_init_debug@@SMARTCOLS_2.25+0x10394>  // b.none
   23234:	cmp	w8, #0x4
   23238:	b.ne	23274 <scols_init_debug@@SMARTCOLS_2.25+0x103cc>  // b.any
   2323c:	cmp	w8, #0xb
   23240:	b.ne	23258 <scols_init_debug@@SMARTCOLS_2.25+0x103b0>  // b.any
   23244:	ldr	q0, [sp]
   23248:	sub	x0, x29, #0x10
   2324c:	mov	x1, xzr
   23250:	stur	q0, [x29, #-16]
   23254:	bl	7d30 <nanosleep@plt>
   23258:	cbnz	x21, 231f8 <scols_init_debug@@SMARTCOLS_2.25+0x10350>
   2325c:	mov	w20, wzr
   23260:	b	23278 <scols_init_debug@@SMARTCOLS_2.25+0x103d0>
   23264:	bl	8150 <__errno_location@plt>
   23268:	ldr	w8, [x0]
   2326c:	neg	w20, w8
   23270:	b	23278 <scols_init_debug@@SMARTCOLS_2.25+0x103d0>
   23274:	mov	w20, #0xffffffff            	// #-1
   23278:	bl	8150 <__errno_location@plt>
   2327c:	ldr	w22, [x0]
   23280:	mov	x21, x0
   23284:	mov	w0, w19
   23288:	bl	7ae0 <close@plt>
   2328c:	str	w22, [x21]
   23290:	mov	w0, w20
   23294:	ldp	x20, x19, [sp, #112]
   23298:	ldp	x22, x21, [sp, #96]
   2329c:	ldp	x29, x30, [sp, #80]
   232a0:	add	sp, sp, #0x80
   232a4:	ret
   232a8:	sub	sp, sp, #0x120
   232ac:	stp	x29, x30, [sp, #240]
   232b0:	add	x29, sp, #0xf0
   232b4:	mov	x9, #0xffffffffffffffd8    	// #-40
   232b8:	mov	x10, sp
   232bc:	sub	x11, x29, #0x68
   232c0:	movk	x9, #0xff80, lsl #32
   232c4:	add	x12, x29, #0x30
   232c8:	add	x10, x10, #0x80
   232cc:	add	x11, x11, #0x28
   232d0:	stp	x10, x9, [x29, #-16]
   232d4:	stp	x12, x11, [x29, #-32]
   232d8:	stp	x3, x4, [x29, #-104]
   232dc:	stp	x5, x6, [x29, #-88]
   232e0:	stur	x7, [x29, #-72]
   232e4:	stp	q1, q2, [sp, #16]
   232e8:	str	q0, [sp]
   232ec:	ldp	q0, q1, [x29, #-32]
   232f0:	mov	x8, x2
   232f4:	stp	x20, x19, [sp, #272]
   232f8:	mov	x19, x1
   232fc:	sub	x2, x29, #0x40
   23300:	mov	x1, x8
   23304:	str	x28, [sp, #256]
   23308:	mov	x20, x0
   2330c:	stp	q3, q4, [sp, #48]
   23310:	stp	q5, q6, [sp, #80]
   23314:	str	q7, [sp, #112]
   23318:	stp	q0, q1, [x29, #-64]
   2331c:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   23320:	cbz	x0, 23338 <scols_init_debug@@SMARTCOLS_2.25+0x10490>
   23324:	mov	x2, x0
   23328:	mov	x0, x20
   2332c:	mov	x1, x19
   23330:	bl	23170 <scols_init_debug@@SMARTCOLS_2.25+0x102c8>
   23334:	b	23344 <scols_init_debug@@SMARTCOLS_2.25+0x1049c>
   23338:	bl	8150 <__errno_location@plt>
   2333c:	ldr	w8, [x0]
   23340:	neg	w0, w8
   23344:	ldp	x20, x19, [sp, #272]
   23348:	ldr	x28, [sp, #256]
   2334c:	ldp	x29, x30, [sp, #240]
   23350:	add	sp, sp, #0x120
   23354:	ret
   23358:	stp	x29, x30, [sp, #-64]!
   2335c:	str	x23, [sp, #16]
   23360:	stp	x22, x21, [sp, #32]
   23364:	stp	x20, x19, [sp, #48]
   23368:	mov	x29, sp
   2336c:	bl	21f50 <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   23370:	cbz	x0, 233dc <scols_init_debug@@SMARTCOLS_2.25+0x10534>
   23374:	mov	x19, x0
   23378:	bl	7a60 <readdir@plt>
   2337c:	mov	w20, wzr
   23380:	cbz	x0, 233d0 <scols_init_debug@@SMARTCOLS_2.25+0x10528>
   23384:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   23388:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   2338c:	add	x21, x21, #0x67f
   23390:	add	x22, x22, #0x67e
   23394:	add	x23, x0, #0x13
   23398:	mov	x0, x23
   2339c:	mov	x1, x21
   233a0:	bl	7c30 <strcmp@plt>
   233a4:	cbz	w0, 233b8 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   233a8:	mov	x0, x23
   233ac:	mov	x1, x22
   233b0:	bl	7c30 <strcmp@plt>
   233b4:	cbnz	w0, 233c8 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   233b8:	mov	x0, x19
   233bc:	bl	7a60 <readdir@plt>
   233c0:	cbnz	x0, 23394 <scols_init_debug@@SMARTCOLS_2.25+0x104ec>
   233c4:	b	233d0 <scols_init_debug@@SMARTCOLS_2.25+0x10528>
   233c8:	add	w20, w20, #0x1
   233cc:	b	233b8 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   233d0:	mov	x0, x19
   233d4:	bl	7ab0 <closedir@plt>
   233d8:	b	233e0 <scols_init_debug@@SMARTCOLS_2.25+0x10538>
   233dc:	mov	w20, wzr
   233e0:	mov	w0, w20
   233e4:	ldp	x20, x19, [sp, #48]
   233e8:	ldp	x22, x21, [sp, #32]
   233ec:	ldr	x23, [sp, #16]
   233f0:	ldp	x29, x30, [sp], #64
   233f4:	ret
   233f8:	sub	sp, sp, #0x110
   233fc:	stp	x29, x30, [sp, #240]
   23400:	add	x29, sp, #0xf0
   23404:	mov	x8, #0xffffffffffffffd0    	// #-48
   23408:	mov	x9, sp
   2340c:	sub	x10, x29, #0x70
   23410:	movk	x8, #0xff80, lsl #32
   23414:	add	x11, x29, #0x20
   23418:	add	x9, x9, #0x80
   2341c:	add	x10, x10, #0x30
   23420:	stp	x9, x8, [x29, #-16]
   23424:	stp	x11, x10, [x29, #-32]
   23428:	stp	x2, x3, [x29, #-112]
   2342c:	stp	x4, x5, [x29, #-96]
   23430:	stp	x6, x7, [x29, #-80]
   23434:	stp	q1, q2, [sp, #16]
   23438:	str	q0, [sp]
   2343c:	ldp	q0, q1, [x29, #-32]
   23440:	sub	x2, x29, #0x40
   23444:	stp	x28, x19, [sp, #256]
   23448:	mov	x19, x0
   2344c:	stp	q3, q4, [sp, #48]
   23450:	stp	q5, q6, [sp, #80]
   23454:	str	q7, [sp, #112]
   23458:	stp	q0, q1, [x29, #-64]
   2345c:	bl	2165c <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   23460:	cbz	x0, 23474 <scols_init_debug@@SMARTCOLS_2.25+0x105cc>
   23464:	mov	x1, x0
   23468:	mov	x0, x19
   2346c:	bl	23358 <scols_init_debug@@SMARTCOLS_2.25+0x104b0>
   23470:	b	23480 <scols_init_debug@@SMARTCOLS_2.25+0x105d8>
   23474:	bl	8150 <__errno_location@plt>
   23478:	ldr	w8, [x0]
   2347c:	neg	w0, w8
   23480:	ldp	x28, x19, [sp, #256]
   23484:	ldp	x29, x30, [sp, #240]
   23488:	add	sp, sp, #0x110
   2348c:	ret
   23490:	stp	x29, x30, [sp, #-32]!
   23494:	stp	x28, x19, [sp, #16]
   23498:	mov	x29, sp
   2349c:	sub	sp, sp, #0x1, lsl #12
   234a0:	cbz	x1, 234dc <scols_init_debug@@SMARTCOLS_2.25+0x10634>
   234a4:	mov	x19, x2
   234a8:	mov	x3, x0
   234ac:	cbz	x0, 234e4 <scols_init_debug@@SMARTCOLS_2.25+0x1063c>
   234b0:	mov	x8, x1
   234b4:	ldrb	w9, [x8], #1
   234b8:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   234bc:	add	x2, x2, #0x762
   234c0:	mov	x0, sp
   234c4:	cmp	w9, #0x2f
   234c8:	csel	x4, x8, x1, eq  // eq = none
   234cc:	mov	w1, #0x1000                	// #4096
   234d0:	bl	7720 <snprintf@plt>
   234d4:	mov	x0, sp
   234d8:	b	234e8 <scols_init_debug@@SMARTCOLS_2.25+0x10640>
   234dc:	mov	x0, xzr
   234e0:	b	234f0 <scols_init_debug@@SMARTCOLS_2.25+0x10648>
   234e4:	mov	x0, x1
   234e8:	mov	x1, x19
   234ec:	bl	77f0 <fopen@plt>
   234f0:	add	sp, sp, #0x1, lsl #12
   234f4:	ldp	x28, x19, [sp, #16]
   234f8:	ldp	x29, x30, [sp], #32
   234fc:	ret
   23500:	sub	sp, sp, #0xf0
   23504:	stp	x29, x30, [sp, #224]
   23508:	add	x29, sp, #0xe0
   2350c:	mov	x9, #0xffffffffffffffe0    	// #-32
   23510:	mov	x10, sp
   23514:	sub	x11, x29, #0x60
   23518:	movk	x9, #0xff80, lsl #32
   2351c:	add	x12, x29, #0x10
   23520:	add	x10, x10, #0x80
   23524:	add	x11, x11, #0x20
   23528:	stp	x10, x9, [x29, #-16]
   2352c:	stp	x12, x11, [x29, #-32]
   23530:	stp	x4, x5, [x29, #-96]
   23534:	stp	x6, x7, [x29, #-80]
   23538:	stp	q0, q1, [sp]
   2353c:	ldp	q0, q1, [x29, #-32]
   23540:	mov	x8, x3
   23544:	sub	x5, x29, #0x40
   23548:	mov	w3, wzr
   2354c:	mov	x4, x8
   23550:	stp	q2, q3, [sp, #32]
   23554:	stp	q4, q5, [sp, #64]
   23558:	stp	q6, q7, [sp, #96]
   2355c:	stp	q0, q1, [x29, #-64]
   23560:	bl	23570 <scols_init_debug@@SMARTCOLS_2.25+0x106c8>
   23564:	ldp	x29, x30, [sp, #224]
   23568:	add	sp, sp, #0xf0
   2356c:	ret
   23570:	stp	x29, x30, [sp, #-80]!
   23574:	str	x25, [sp, #16]
   23578:	stp	x24, x23, [sp, #32]
   2357c:	stp	x22, x21, [sp, #48]
   23580:	stp	x20, x19, [sp, #64]
   23584:	mov	x29, sp
   23588:	sub	sp, sp, #0x20
   2358c:	lsl	w8, w2, #3
   23590:	sub	w23, w8, w2
   23594:	sxtw	x8, w23
   23598:	add	x8, x8, #0xf
   2359c:	and	x8, x8, #0xfffffffffffffff0
   235a0:	mov	x9, sp
   235a4:	mov	w20, w3
   235a8:	mov	w22, w2
   235ac:	mov	x19, x1
   235b0:	mov	x25, sp
   235b4:	sub	x21, x9, x8
   235b8:	mov	sp, x21
   235bc:	str	xzr, [x1]
   235c0:	ldp	q1, q0, [x5]
   235c4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   235c8:	add	x1, x1, #0xe2c
   235cc:	sub	x3, x29, #0x20
   235d0:	mov	x2, x4
   235d4:	stp	q1, q0, [x29, #-32]
   235d8:	bl	21e84 <scols_init_debug@@SMARTCOLS_2.25+0xefdc>
   235dc:	cbz	x0, 23654 <scols_init_debug@@SMARTCOLS_2.25+0x107ac>
   235e0:	mov	x24, x0
   235e4:	mov	x0, x21
   235e8:	mov	w1, w23
   235ec:	mov	x2, x24
   235f0:	bl	8290 <fgets@plt>
   235f4:	cbz	x0, 23664 <scols_init_debug@@SMARTCOLS_2.25+0x107bc>
   235f8:	mov	x0, x24
   235fc:	bl	77a0 <fclose@plt>
   23600:	mov	x0, x21
   23604:	bl	7440 <strlen@plt>
   23608:	sub	x8, x0, #0x1
   2360c:	ldrb	w9, [x21, x8]
   23610:	cmp	w9, #0xa
   23614:	b.ne	2361c <scols_init_debug@@SMARTCOLS_2.25+0x10774>  // b.any
   23618:	strb	wzr, [x21, x8]
   2361c:	sub	x1, x29, #0x20
   23620:	mov	w0, w22
   23624:	mov	x2, xzr
   23628:	bl	205cc <scols_init_debug@@SMARTCOLS_2.25+0xd724>
   2362c:	str	x0, [x19]
   23630:	cbz	x0, 23680 <scols_init_debug@@SMARTCOLS_2.25+0x107d8>
   23634:	ldur	x2, [x29, #-32]
   23638:	mov	x1, x0
   2363c:	mov	x0, x21
   23640:	cbz	w20, 23688 <scols_init_debug@@SMARTCOLS_2.25+0x107e0>
   23644:	mov	w3, wzr
   23648:	bl	20a58 <scols_init_debug@@SMARTCOLS_2.25+0xdbb0>
   2364c:	cbnz	w0, 23690 <scols_init_debug@@SMARTCOLS_2.25+0x107e8>
   23650:	b	2369c <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   23654:	bl	8150 <__errno_location@plt>
   23658:	ldr	w8, [x0]
   2365c:	neg	w0, w8
   23660:	b	2369c <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   23664:	bl	8150 <__errno_location@plt>
   23668:	ldr	w23, [x0]
   2366c:	mov	x0, x24
   23670:	bl	77a0 <fclose@plt>
   23674:	cbz	w23, 23600 <scols_init_debug@@SMARTCOLS_2.25+0x10758>
   23678:	neg	w0, w23
   2367c:	b	2369c <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   23680:	mov	w0, #0xfffffff4            	// #-12
   23684:	b	2369c <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   23688:	bl	208dc <scols_init_debug@@SMARTCOLS_2.25+0xda34>
   2368c:	cbz	w0, 2369c <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   23690:	ldr	x0, [x19]
   23694:	bl	20628 <scols_init_debug@@SMARTCOLS_2.25+0xd780>
   23698:	mov	w0, #0xffffffea            	// #-22
   2369c:	mov	sp, x25
   236a0:	mov	sp, x29
   236a4:	ldp	x20, x19, [sp, #64]
   236a8:	ldp	x22, x21, [sp, #48]
   236ac:	ldp	x24, x23, [sp, #32]
   236b0:	ldr	x25, [sp, #16]
   236b4:	ldp	x29, x30, [sp], #80
   236b8:	ret
   236bc:	sub	sp, sp, #0xf0
   236c0:	stp	x29, x30, [sp, #224]
   236c4:	add	x29, sp, #0xe0
   236c8:	mov	x9, #0xffffffffffffffe0    	// #-32
   236cc:	mov	x10, sp
   236d0:	sub	x11, x29, #0x60
   236d4:	movk	x9, #0xff80, lsl #32
   236d8:	add	x12, x29, #0x10
   236dc:	add	x10, x10, #0x80
   236e0:	add	x11, x11, #0x20
   236e4:	stp	x10, x9, [x29, #-16]
   236e8:	stp	x12, x11, [x29, #-32]
   236ec:	stp	x4, x5, [x29, #-96]
   236f0:	stp	x6, x7, [x29, #-80]
   236f4:	stp	q0, q1, [sp]
   236f8:	ldp	q0, q1, [x29, #-32]
   236fc:	mov	x8, x3
   23700:	sub	x5, x29, #0x40
   23704:	mov	w3, #0x1                   	// #1
   23708:	mov	x4, x8
   2370c:	stp	q2, q3, [sp, #32]
   23710:	stp	q4, q5, [sp, #64]
   23714:	stp	q6, q7, [sp, #96]
   23718:	stp	q0, q1, [x29, #-64]
   2371c:	bl	23570 <scols_init_debug@@SMARTCOLS_2.25+0x106c8>
   23720:	ldp	x29, x30, [sp, #224]
   23724:	add	sp, sp, #0xf0
   23728:	ret
   2372c:	stp	x29, x30, [sp, #-32]!
   23730:	stp	x28, x19, [sp, #16]
   23734:	mov	x29, sp
   23738:	sub	sp, sp, #0x1, lsl #12
   2373c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23740:	mov	w2, w0
   23744:	add	x1, x1, #0x83b
   23748:	mov	x0, sp
   2374c:	bl	7610 <sprintf@plt>
   23750:	mov	w0, #0x8                   	// #8
   23754:	bl	7830 <malloc@plt>
   23758:	mov	x19, x0
   2375c:	cbz	x0, 23770 <scols_init_debug@@SMARTCOLS_2.25+0x108c8>
   23760:	mov	x0, sp
   23764:	bl	7640 <opendir@plt>
   23768:	str	x0, [x19]
   2376c:	cbnz	x0, 2377c <scols_init_debug@@SMARTCOLS_2.25+0x108d4>
   23770:	mov	x0, x19
   23774:	bl	7cc0 <free@plt>
   23778:	mov	x19, xzr
   2377c:	mov	x0, x19
   23780:	add	sp, sp, #0x1, lsl #12
   23784:	ldp	x28, x19, [sp, #16]
   23788:	ldp	x29, x30, [sp], #32
   2378c:	ret
   23790:	stp	x29, x30, [sp, #-32]!
   23794:	str	x19, [sp, #16]
   23798:	mov	x19, x0
   2379c:	mov	x29, sp
   237a0:	cbz	x0, 237b0 <scols_init_debug@@SMARTCOLS_2.25+0x10908>
   237a4:	ldr	x0, [x19]
   237a8:	cbz	x0, 237b0 <scols_init_debug@@SMARTCOLS_2.25+0x10908>
   237ac:	bl	7ab0 <closedir@plt>
   237b0:	mov	x0, x19
   237b4:	ldr	x19, [sp, #16]
   237b8:	ldp	x29, x30, [sp], #32
   237bc:	b	7cc0 <free@plt>
   237c0:	sub	sp, sp, #0x40
   237c4:	stp	x20, x19, [sp, #48]
   237c8:	mov	x20, x0
   237cc:	mov	w0, #0xffffffea            	// #-22
   237d0:	stp	x29, x30, [sp, #16]
   237d4:	stp	x22, x21, [sp, #32]
   237d8:	add	x29, sp, #0x10
   237dc:	cbz	x20, 23880 <scols_init_debug@@SMARTCOLS_2.25+0x109d8>
   237e0:	mov	x19, x1
   237e4:	cbz	x1, 23880 <scols_init_debug@@SMARTCOLS_2.25+0x109d8>
   237e8:	str	wzr, [x19]
   237ec:	bl	8150 <__errno_location@plt>
   237f0:	mov	x21, x0
   237f4:	str	wzr, [x0]
   237f8:	ldr	x0, [x20]
   237fc:	bl	7a60 <readdir@plt>
   23800:	cbz	x0, 23870 <scols_init_debug@@SMARTCOLS_2.25+0x109c8>
   23804:	mov	x22, x0
   23808:	bl	7c60 <__ctype_b_loc@plt>
   2380c:	ldr	x8, [x0]
   23810:	ldrb	w9, [x22, #19]!
   23814:	ldrh	w8, [x8, x9, lsl #1]
   23818:	tbnz	w8, #11, 23824 <scols_init_debug@@SMARTCOLS_2.25+0x1097c>
   2381c:	ldr	w0, [x19]
   23820:	b	2385c <scols_init_debug@@SMARTCOLS_2.25+0x109b4>
   23824:	add	x1, sp, #0x8
   23828:	mov	w2, #0xa                   	// #10
   2382c:	mov	x0, x22
   23830:	str	wzr, [x21]
   23834:	bl	7c80 <strtol@plt>
   23838:	str	w0, [x19]
   2383c:	ldr	w8, [x21]
   23840:	cbnz	w8, 23868 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>
   23844:	ldr	x8, [sp, #8]
   23848:	cmp	x22, x8
   2384c:	b.eq	23868 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>  // b.none
   23850:	cbz	x8, 2385c <scols_init_debug@@SMARTCOLS_2.25+0x109b4>
   23854:	ldrb	w8, [x8]
   23858:	cbnz	w8, 23868 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>
   2385c:	cbz	w0, 237f8 <scols_init_debug@@SMARTCOLS_2.25+0x10950>
   23860:	mov	w0, wzr
   23864:	b	23880 <scols_init_debug@@SMARTCOLS_2.25+0x109d8>
   23868:	mov	w0, #0xffffffff            	// #-1
   2386c:	b	23880 <scols_init_debug@@SMARTCOLS_2.25+0x109d8>
   23870:	ldr	w8, [x21]
   23874:	cmp	w8, #0x0
   23878:	mov	w8, #0x1                   	// #1
   2387c:	cneg	w0, w8, ne  // ne = any
   23880:	ldp	x20, x19, [sp, #48]
   23884:	ldp	x22, x21, [sp, #32]
   23888:	ldp	x29, x30, [sp, #16]
   2388c:	add	sp, sp, #0x40
   23890:	ret
   23894:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23898:	add	x1, x1, #0x84a
   2389c:	b	238a0 <scols_init_debug@@SMARTCOLS_2.25+0x109f8>
   238a0:	stp	x29, x30, [sp, #-64]!
   238a4:	stp	x28, x23, [sp, #16]
   238a8:	stp	x22, x21, [sp, #32]
   238ac:	stp	x20, x19, [sp, #48]
   238b0:	mov	x29, sp
   238b4:	sub	sp, sp, #0x2, lsl #12
   238b8:	sub	sp, sp, #0x20
   238bc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   238c0:	mov	x4, x1
   238c4:	mov	w3, w0
   238c8:	add	x2, x2, #0x86f
   238cc:	add	x0, sp, #0x10
   238d0:	mov	w1, #0x2000                	// #8192
   238d4:	bl	7720 <snprintf@plt>
   238d8:	add	x0, sp, #0x10
   238dc:	mov	w1, wzr
   238e0:	bl	7890 <open@plt>
   238e4:	tbnz	w0, #31, 239e8 <scols_init_debug@@SMARTCOLS_2.25+0x10b40>
   238e8:	mov	w19, w0
   238ec:	add	x0, sp, #0x10
   238f0:	mov	w2, #0x2000                	// #8192
   238f4:	mov	w1, wzr
   238f8:	add	x20, sp, #0x10
   238fc:	mov	w21, #0x2000                	// #8192
   23900:	bl	7960 <memset@plt>
   23904:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   23908:	ldr	q0, [x8, #3504]
   2390c:	mov	x22, xzr
   23910:	str	q0, [sp]
   23914:	mov	w0, w19
   23918:	mov	x1, x20
   2391c:	mov	x2, x21
   23920:	bl	7ee0 <read@plt>
   23924:	cmp	x0, #0x0
   23928:	b.le	23940 <scols_init_debug@@SMARTCOLS_2.25+0x10a98>
   2392c:	subs	x21, x21, x0
   23930:	add	x20, x20, x0
   23934:	add	x22, x0, x22
   23938:	b.ne	23914 <scols_init_debug@@SMARTCOLS_2.25+0x10a6c>  // b.any
   2393c:	b	2399c <scols_init_debug@@SMARTCOLS_2.25+0x10af4>
   23940:	mov	w23, #0x6                   	// #6
   23944:	tbz	x0, #63, 23998 <scols_init_debug@@SMARTCOLS_2.25+0x10af0>
   23948:	bl	8150 <__errno_location@plt>
   2394c:	ldr	w8, [x0]
   23950:	cmp	w8, #0xb
   23954:	b.eq	23960 <scols_init_debug@@SMARTCOLS_2.25+0x10ab8>  // b.none
   23958:	cmp	w8, #0x4
   2395c:	b.ne	23998 <scols_init_debug@@SMARTCOLS_2.25+0x10af0>  // b.any
   23960:	subs	w23, w23, #0x1
   23964:	b.eq	23998 <scols_init_debug@@SMARTCOLS_2.25+0x10af0>  // b.none
   23968:	ldr	q0, [sp]
   2396c:	sub	x0, x29, #0x10
   23970:	mov	x1, xzr
   23974:	stur	q0, [x29, #-16]
   23978:	bl	7d30 <nanosleep@plt>
   2397c:	mov	w0, w19
   23980:	mov	x1, x20
   23984:	mov	x2, x21
   23988:	bl	7ee0 <read@plt>
   2398c:	cmp	x0, #0x1
   23990:	b.lt	23944 <scols_init_debug@@SMARTCOLS_2.25+0x10a9c>  // b.tstop
   23994:	b	2392c <scols_init_debug@@SMARTCOLS_2.25+0x10a84>
   23998:	cbz	x22, 239f0 <scols_init_debug@@SMARTCOLS_2.25+0x10b48>
   2399c:	cmp	x22, #0x1
   239a0:	b.lt	239f0 <scols_init_debug@@SMARTCOLS_2.25+0x10b48>  // b.tstop
   239a4:	add	x8, sp, #0x10
   239a8:	mov	w9, #0x20                  	// #32
   239ac:	mov	x10, x22
   239b0:	ldrb	w11, [x8]
   239b4:	cbnz	w11, 239bc <scols_init_debug@@SMARTCOLS_2.25+0x10b14>
   239b8:	strb	w9, [x8]
   239bc:	subs	x10, x10, #0x1
   239c0:	add	x8, x8, #0x1
   239c4:	b.ne	239b0 <scols_init_debug@@SMARTCOLS_2.25+0x10b08>  // b.any
   239c8:	add	x8, sp, #0x10
   239cc:	add	x8, x22, x8
   239d0:	add	x0, sp, #0x10
   239d4:	sturb	wzr, [x8, #-1]
   239d8:	bl	7aa0 <strdup@plt>
   239dc:	mov	x20, x0
   239e0:	tbz	w19, #31, 239f8 <scols_init_debug@@SMARTCOLS_2.25+0x10b50>
   239e4:	b	23a00 <scols_init_debug@@SMARTCOLS_2.25+0x10b58>
   239e8:	mov	x20, xzr
   239ec:	b	23a00 <scols_init_debug@@SMARTCOLS_2.25+0x10b58>
   239f0:	mov	x20, xzr
   239f4:	tbnz	w19, #31, 23a00 <scols_init_debug@@SMARTCOLS_2.25+0x10b58>
   239f8:	mov	w0, w19
   239fc:	bl	7ae0 <close@plt>
   23a00:	mov	x0, x20
   23a04:	add	sp, sp, #0x2, lsl #12
   23a08:	add	sp, sp, #0x20
   23a0c:	ldp	x20, x19, [sp, #48]
   23a10:	ldp	x22, x21, [sp, #32]
   23a14:	ldp	x28, x23, [sp, #16]
   23a18:	ldp	x29, x30, [sp], #64
   23a1c:	ret
   23a20:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   23a24:	add	x1, x1, #0xd87
   23a28:	b	238a0 <scols_init_debug@@SMARTCOLS_2.25+0x109f8>
   23a2c:	stp	x29, x30, [sp, #-32]!
   23a30:	mov	w0, #0x1                   	// #1
   23a34:	mov	w1, #0x18                  	// #24
   23a38:	str	x19, [sp, #16]
   23a3c:	mov	x29, sp
   23a40:	bl	79e0 <calloc@plt>
   23a44:	mov	x19, x0
   23a48:	cbz	x0, 23a60 <scols_init_debug@@SMARTCOLS_2.25+0x10bb8>
   23a4c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23a50:	add	x0, x0, #0x852
   23a54:	bl	7640 <opendir@plt>
   23a58:	str	x0, [x19]
   23a5c:	cbnz	x0, 23a6c <scols_init_debug@@SMARTCOLS_2.25+0x10bc4>
   23a60:	mov	x0, x19
   23a64:	bl	7cc0 <free@plt>
   23a68:	mov	x19, xzr
   23a6c:	mov	x0, x19
   23a70:	ldr	x19, [sp, #16]
   23a74:	ldp	x29, x30, [sp], #32
   23a78:	ret
   23a7c:	stp	x29, x30, [sp, #-32]!
   23a80:	str	x19, [sp, #16]
   23a84:	mov	x19, x0
   23a88:	mov	x29, sp
   23a8c:	cbz	x0, 23a9c <scols_init_debug@@SMARTCOLS_2.25+0x10bf4>
   23a90:	ldr	x0, [x19]
   23a94:	cbz	x0, 23a9c <scols_init_debug@@SMARTCOLS_2.25+0x10bf4>
   23a98:	bl	7ab0 <closedir@plt>
   23a9c:	mov	x0, x19
   23aa0:	ldr	x19, [sp, #16]
   23aa4:	ldp	x29, x30, [sp], #32
   23aa8:	b	7cc0 <free@plt>
   23aac:	ldrb	w8, [x0, #20]
   23ab0:	cmp	x1, #0x0
   23ab4:	cset	w9, ne  // ne = any
   23ab8:	str	x1, [x0, #8]
   23abc:	and	w8, w8, #0xfe
   23ac0:	orr	w8, w8, w9
   23ac4:	strb	w8, [x0, #20]
   23ac8:	ret
   23acc:	ldrb	w8, [x0, #20]
   23ad0:	str	w1, [x0, #16]
   23ad4:	orr	w8, w8, #0x2
   23ad8:	strb	w8, [x0, #20]
   23adc:	ret
   23ae0:	stp	x29, x30, [sp, #-96]!
   23ae4:	stp	x28, x27, [sp, #16]
   23ae8:	stp	x26, x25, [sp, #32]
   23aec:	stp	x24, x23, [sp, #48]
   23af0:	stp	x22, x21, [sp, #64]
   23af4:	stp	x20, x19, [sp, #80]
   23af8:	mov	x29, sp
   23afc:	sub	sp, sp, #0x2, lsl #12
   23b00:	sub	sp, sp, #0x110
   23b04:	mov	x21, x0
   23b08:	mov	w0, #0xffffffea            	// #-22
   23b0c:	cbz	x21, 23c5c <scols_init_debug@@SMARTCOLS_2.25+0x10db4>
   23b10:	mov	x19, x1
   23b14:	cbz	x1, 23c5c <scols_init_debug@@SMARTCOLS_2.25+0x10db4>
   23b18:	str	wzr, [x19]
   23b1c:	bl	8150 <__errno_location@plt>
   23b20:	str	wzr, [x0]
   23b24:	mov	x20, x0
   23b28:	ldr	x0, [x21]
   23b2c:	bl	7a60 <readdir@plt>
   23b30:	cbz	x0, 23c4c <scols_init_debug@@SMARTCOLS_2.25+0x10da4>
   23b34:	mov	x22, x0
   23b38:	bl	7c60 <__ctype_b_loc@plt>
   23b3c:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23b40:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   23b44:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23b48:	mov	x23, x0
   23b4c:	add	x24, x24, #0x858
   23b50:	add	x25, x25, #0x131
   23b54:	add	x26, x26, #0x860
   23b58:	ldr	x8, [x23]
   23b5c:	ldrb	w9, [x22, #19]!
   23b60:	ldrh	w8, [x8, x9, lsl #1]
   23b64:	tbz	w8, #11, 23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>
   23b68:	ldrb	w8, [x21, #20]
   23b6c:	tbnz	w8, #1, 23c00 <scols_init_debug@@SMARTCOLS_2.25+0x10d58>
   23b70:	tbz	w8, #0, 23c80 <scols_init_debug@@SMARTCOLS_2.25+0x10dd8>
   23b74:	add	x0, sp, #0x108
   23b78:	mov	w1, #0x2000                	// #8192
   23b7c:	mov	x2, x24
   23b80:	mov	x3, x22
   23b84:	bl	7720 <snprintf@plt>
   23b88:	ldr	x0, [x21]
   23b8c:	bl	7e70 <dirfd@plt>
   23b90:	add	x1, sp, #0x108
   23b94:	mov	w2, #0x80000               	// #524288
   23b98:	bl	8130 <openat@plt>
   23b9c:	tbnz	w0, #31, 23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>
   23ba0:	mov	x1, x25
   23ba4:	bl	7970 <fdopen@plt>
   23ba8:	cbz	x0, 23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>
   23bac:	mov	x27, x0
   23bb0:	add	x0, sp, #0x108
   23bb4:	mov	w1, #0x2000                	// #8192
   23bb8:	mov	x2, x27
   23bbc:	bl	8290 <fgets@plt>
   23bc0:	mov	x28, x0
   23bc4:	str	x0, [sp, #256]
   23bc8:	mov	x0, x27
   23bcc:	bl	77a0 <fclose@plt>
   23bd0:	cbz	x28, 23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>
   23bd4:	add	x0, sp, #0x108
   23bd8:	mov	x2, sp
   23bdc:	mov	x1, x26
   23be0:	bl	8000 <__isoc99_sscanf@plt>
   23be4:	cmp	w0, #0x1
   23be8:	b.ne	23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>  // b.any
   23bec:	ldr	x1, [x21, #8]
   23bf0:	mov	x0, sp
   23bf4:	bl	7c30 <strcmp@plt>
   23bf8:	cbnz	w0, 23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>
   23bfc:	b	23c80 <scols_init_debug@@SMARTCOLS_2.25+0x10dd8>
   23c00:	ldr	x0, [x21]
   23c04:	bl	7e70 <dirfd@plt>
   23c08:	mov	x2, sp
   23c0c:	mov	x1, x22
   23c10:	mov	w3, wzr
   23c14:	bl	257a8 <scols_init_debug@@SMARTCOLS_2.25+0x12900>
   23c18:	cbnz	w0, 23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>
   23c1c:	ldr	w8, [x21, #16]
   23c20:	ldr	w9, [sp, #24]
   23c24:	cmp	w8, w9
   23c28:	b.ne	23c38 <scols_init_debug@@SMARTCOLS_2.25+0x10d90>  // b.any
   23c2c:	ldrb	w8, [x21, #20]
   23c30:	tbnz	w8, #0, 23b74 <scols_init_debug@@SMARTCOLS_2.25+0x10ccc>
   23c34:	b	23c80 <scols_init_debug@@SMARTCOLS_2.25+0x10dd8>
   23c38:	str	wzr, [x20]
   23c3c:	ldr	x0, [x21]
   23c40:	bl	7a60 <readdir@plt>
   23c44:	mov	x22, x0
   23c48:	cbnz	x0, 23b58 <scols_init_debug@@SMARTCOLS_2.25+0x10cb0>
   23c4c:	ldr	w8, [x20]
   23c50:	cmp	w8, #0x0
   23c54:	mov	w8, #0x1                   	// #1
   23c58:	cneg	w0, w8, ne  // ne = any
   23c5c:	add	sp, sp, #0x2, lsl #12
   23c60:	add	sp, sp, #0x110
   23c64:	ldp	x20, x19, [sp, #80]
   23c68:	ldp	x22, x21, [sp, #64]
   23c6c:	ldp	x24, x23, [sp, #48]
   23c70:	ldp	x26, x25, [sp, #32]
   23c74:	ldp	x28, x27, [sp, #16]
   23c78:	ldp	x29, x30, [sp], #96
   23c7c:	ret
   23c80:	add	x1, sp, #0x100
   23c84:	mov	w2, #0xa                   	// #10
   23c88:	mov	x0, x22
   23c8c:	str	xzr, [sp, #256]
   23c90:	str	wzr, [x20]
   23c94:	bl	7c80 <strtol@plt>
   23c98:	str	w0, [x19]
   23c9c:	ldr	w8, [x20]
   23ca0:	cbz	w8, 23cb4 <scols_init_debug@@SMARTCOLS_2.25+0x10e0c>
   23ca4:	cmp	w8, #0x0
   23ca8:	mov	w9, #0xffffffff            	// #-1
   23cac:	csneg	w0, w9, w8, eq  // eq = none
   23cb0:	b	23c5c <scols_init_debug@@SMARTCOLS_2.25+0x10db4>
   23cb4:	ldr	x9, [sp, #256]
   23cb8:	cmp	x22, x9
   23cbc:	b.eq	23ca4 <scols_init_debug@@SMARTCOLS_2.25+0x10dfc>  // b.none
   23cc0:	cbz	x9, 23ccc <scols_init_debug@@SMARTCOLS_2.25+0x10e24>
   23cc4:	ldrb	w9, [x9]
   23cc8:	cbnz	w9, 23ca4 <scols_init_debug@@SMARTCOLS_2.25+0x10dfc>
   23ccc:	mov	w0, wzr
   23cd0:	b	23c5c <scols_init_debug@@SMARTCOLS_2.25+0x10db4>
   23cd4:	sub	sp, sp, #0x30
   23cd8:	stp	x20, x19, [sp, #32]
   23cdc:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   23ce0:	ldr	w8, [x20, #2912]
   23ce4:	stp	x29, x30, [sp, #16]
   23ce8:	add	x29, sp, #0x10
   23cec:	cbnz	w8, 23d7c <scols_init_debug@@SMARTCOLS_2.25+0x10ed4>
   23cf0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23cf4:	add	x0, x0, #0x87b
   23cf8:	bl	8180 <getenv@plt>
   23cfc:	cbz	x0, 23d38 <scols_init_debug@@SMARTCOLS_2.25+0x10e90>
   23d00:	add	x1, sp, #0x8
   23d04:	mov	w2, wzr
   23d08:	bl	7430 <strtoul@plt>
   23d0c:	ldr	x8, [sp, #8]
   23d10:	mov	x19, x0
   23d14:	cbz	x8, 23d2c <scols_init_debug@@SMARTCOLS_2.25+0x10e84>
   23d18:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   23d1c:	add	x1, x1, #0xc48
   23d20:	mov	x0, x8
   23d24:	bl	7c30 <strcmp@plt>
   23d28:	cbz	w0, 23d40 <scols_init_debug@@SMARTCOLS_2.25+0x10e98>
   23d2c:	str	w19, [x20, #2912]
   23d30:	cbnz	w19, 23d48 <scols_init_debug@@SMARTCOLS_2.25+0x10ea0>
   23d34:	b	23d70 <scols_init_debug@@SMARTCOLS_2.25+0x10ec8>
   23d38:	str	wzr, [x20, #2912]
   23d3c:	b	23d70 <scols_init_debug@@SMARTCOLS_2.25+0x10ec8>
   23d40:	mov	w8, #0xffff                	// #65535
   23d44:	str	w8, [x20, #2912]
   23d48:	bl	7620 <getuid@plt>
   23d4c:	mov	w19, w0
   23d50:	bl	7580 <geteuid@plt>
   23d54:	cmp	w19, w0
   23d58:	b.ne	23d8c <scols_init_debug@@SMARTCOLS_2.25+0x10ee4>  // b.any
   23d5c:	bl	7cf0 <getgid@plt>
   23d60:	mov	w19, w0
   23d64:	bl	7540 <getegid@plt>
   23d68:	cmp	w19, w0
   23d6c:	b.ne	23d8c <scols_init_debug@@SMARTCOLS_2.25+0x10ee4>  // b.any
   23d70:	ldr	w8, [x20, #2912]
   23d74:	orr	w8, w8, #0x2
   23d78:	str	w8, [x20, #2912]
   23d7c:	ldp	x20, x19, [sp, #32]
   23d80:	ldp	x29, x30, [sp, #16]
   23d84:	add	sp, sp, #0x30
   23d88:	ret
   23d8c:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   23d90:	ldr	w8, [x20, #2912]
   23d94:	ldr	x9, [x9, #4016]
   23d98:	orr	w8, w8, #0x1000000
   23d9c:	ldr	x19, [x9]
   23da0:	str	w8, [x20, #2912]
   23da4:	bl	77c0 <getpid@plt>
   23da8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   23dac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23db0:	mov	w2, w0
   23db4:	add	x1, x1, #0xbe0
   23db8:	add	x3, x3, #0x889
   23dbc:	mov	x0, x19
   23dc0:	bl	8280 <fprintf@plt>
   23dc4:	b	23d70 <scols_init_debug@@SMARTCOLS_2.25+0x10ec8>
   23dc8:	stp	x29, x30, [sp, #-48]!
   23dcc:	stp	x22, x21, [sp, #16]
   23dd0:	mov	x21, x0
   23dd4:	mov	x0, xzr
   23dd8:	stp	x20, x19, [sp, #32]
   23ddc:	mov	x29, sp
   23de0:	mov	x22, x2
   23de4:	mov	x20, x1
   23de8:	bl	20dc8 <scols_init_debug@@SMARTCOLS_2.25+0xdf20>
   23dec:	mov	x19, x0
   23df0:	cbz	x0, 23e34 <scols_init_debug@@SMARTCOLS_2.25+0x10f8c>
   23df4:	cbz	x22, 23e04 <scols_init_debug@@SMARTCOLS_2.25+0x10f5c>
   23df8:	mov	x0, x19
   23dfc:	mov	x1, x22
   23e00:	bl	21130 <scols_init_debug@@SMARTCOLS_2.25+0xe288>
   23e04:	mov	x0, x19
   23e08:	mov	x1, x21
   23e0c:	mov	x2, x20
   23e10:	bl	23e90 <scols_init_debug@@SMARTCOLS_2.25+0x10fe8>
   23e14:	cbz	w0, 23e28 <scols_init_debug@@SMARTCOLS_2.25+0x10f80>
   23e18:	mov	x0, x19
   23e1c:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   23e20:	mov	x19, xzr
   23e24:	b	23e34 <scols_init_debug@@SMARTCOLS_2.25+0x10f8c>
   23e28:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   23e2c:	ldrb	w8, [x8, #2912]
   23e30:	tbnz	w8, #2, 23e48 <scols_init_debug@@SMARTCOLS_2.25+0x10fa0>
   23e34:	mov	x0, x19
   23e38:	ldp	x20, x19, [sp, #32]
   23e3c:	ldp	x22, x21, [sp, #16]
   23e40:	ldp	x29, x30, [sp], #48
   23e44:	ret
   23e48:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   23e4c:	ldr	x8, [x8, #4016]
   23e50:	ldr	x20, [x8]
   23e54:	bl	77c0 <getpid@plt>
   23e58:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   23e5c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23e60:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   23e64:	mov	w2, w0
   23e68:	add	x1, x1, #0x84b
   23e6c:	add	x3, x3, #0x889
   23e70:	add	x4, x4, #0xd18
   23e74:	mov	x0, x20
   23e78:	bl	8280 <fprintf@plt>
   23e7c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   23e80:	add	x1, x1, #0x87d
   23e84:	mov	x0, x19
   23e88:	bl	24020 <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   23e8c:	b	23e34 <scols_init_debug@@SMARTCOLS_2.25+0x10f8c>
   23e90:	sub	sp, sp, #0x70
   23e94:	stp	x20, x19, [sp, #96]
   23e98:	mov	x20, x0
   23e9c:	mov	x0, x1
   23ea0:	stp	x29, x30, [sp, #48]
   23ea4:	str	x23, [sp, #64]
   23ea8:	stp	x22, x21, [sp, #80]
   23eac:	add	x29, sp, #0x30
   23eb0:	mov	x19, x2
   23eb4:	mov	x21, x1
   23eb8:	bl	7be0 <gnu_dev_major@plt>
   23ebc:	mov	w22, w0
   23ec0:	mov	x0, x21
   23ec4:	bl	7e50 <gnu_dev_minor@plt>
   23ec8:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23ecc:	mov	w4, w0
   23ed0:	add	x2, x2, #0x891
   23ed4:	mov	x0, sp
   23ed8:	mov	w1, #0x2e                  	// #46
   23edc:	mov	w3, w22
   23ee0:	bl	7720 <snprintf@plt>
   23ee4:	mov	x1, sp
   23ee8:	mov	x0, x20
   23eec:	bl	21210 <scols_init_debug@@SMARTCOLS_2.25+0xe368>
   23ef0:	cbnz	w0, 23f70 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   23ef4:	mov	x0, x20
   23ef8:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0xe4c8>
   23efc:	tbnz	w0, #31, 23f70 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   23f00:	mov	x0, x20
   23f04:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   23f08:	mov	x22, x0
   23f0c:	adrp	x23, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   23f10:	cbnz	x0, 23f54 <scols_init_debug@@SMARTCOLS_2.25+0x110ac>
   23f14:	ldrb	w8, [x23, #2912]
   23f18:	tbnz	w8, #2, 23fd8 <scols_init_debug@@SMARTCOLS_2.25+0x11130>
   23f1c:	mov	w0, #0x1                   	// #1
   23f20:	mov	w1, #0x28                  	// #40
   23f24:	bl	79e0 <calloc@plt>
   23f28:	cbz	x0, 23f88 <scols_init_debug@@SMARTCOLS_2.25+0x110e0>
   23f2c:	mov	x22, x0
   23f30:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11158>
   23f34:	add	x2, x2, #0xe4
   23f38:	mov	x0, x20
   23f3c:	mov	x1, x22
   23f40:	bl	212dc <scols_init_debug@@SMARTCOLS_2.25+0xe434>
   23f44:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11158>
   23f48:	add	x1, x1, #0x190
   23f4c:	mov	x0, x20
   23f50:	bl	21364 <scols_init_debug@@SMARTCOLS_2.25+0xe4bc>
   23f54:	ldrb	w8, [x23, #2912]
   23f58:	tbnz	w8, #2, 23f90 <scols_init_debug@@SMARTCOLS_2.25+0x110e8>
   23f5c:	mov	x0, x20
   23f60:	mov	x1, x19
   23f64:	str	x21, [x22]
   23f68:	bl	24258 <scols_init_debug@@SMARTCOLS_2.25+0x113b0>
   23f6c:	mov	w0, wzr
   23f70:	ldp	x20, x19, [sp, #96]
   23f74:	ldp	x22, x21, [sp, #80]
   23f78:	ldr	x23, [sp, #64]
   23f7c:	ldp	x29, x30, [sp, #48]
   23f80:	add	sp, sp, #0x70
   23f84:	ret
   23f88:	mov	w0, #0xfffffff4            	// #-12
   23f8c:	b	23f70 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   23f90:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   23f94:	ldr	x8, [x8, #4016]
   23f98:	ldr	x23, [x8]
   23f9c:	bl	77c0 <getpid@plt>
   23fa0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   23fa4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23fa8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   23fac:	mov	w2, w0
   23fb0:	add	x1, x1, #0x84b
   23fb4:	add	x3, x3, #0x889
   23fb8:	add	x4, x4, #0xd18
   23fbc:	mov	x0, x23
   23fc0:	bl	8280 <fprintf@plt>
   23fc4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23fc8:	add	x1, x1, #0x8be
   23fcc:	mov	x0, x20
   23fd0:	bl	24020 <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   23fd4:	b	23f5c <scols_init_debug@@SMARTCOLS_2.25+0x110b4>
   23fd8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   23fdc:	ldr	x8, [x8, #4016]
   23fe0:	ldr	x22, [x8]
   23fe4:	bl	77c0 <getpid@plt>
   23fe8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   23fec:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   23ff0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   23ff4:	mov	w2, w0
   23ff8:	add	x1, x1, #0x84b
   23ffc:	add	x3, x3, #0x889
   24000:	add	x4, x4, #0xd18
   24004:	mov	x0, x22
   24008:	bl	8280 <fprintf@plt>
   2400c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24010:	add	x1, x1, #0x8a6
   24014:	mov	x0, x20
   24018:	bl	24020 <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   2401c:	b	23f1c <scols_init_debug@@SMARTCOLS_2.25+0x11074>
   24020:	sub	sp, sp, #0x120
   24024:	stp	x29, x30, [sp, #240]
   24028:	add	x29, sp, #0xf0
   2402c:	str	x28, [sp, #256]
   24030:	stp	x20, x19, [sp, #272]
   24034:	stp	x2, x3, [x29, #-112]
   24038:	stp	x4, x5, [x29, #-96]
   2403c:	stp	x6, x7, [x29, #-80]
   24040:	stp	q1, q2, [sp, #16]
   24044:	stp	q3, q4, [sp, #48]
   24048:	str	q0, [sp]
   2404c:	stp	q5, q6, [sp, #80]
   24050:	str	q7, [sp, #112]
   24054:	adrp	x20, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   24058:	ldr	x20, [x20, #4016]
   2405c:	mov	x19, x1
   24060:	cbz	x0, 24088 <scols_init_debug@@SMARTCOLS_2.25+0x111e0>
   24064:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   24068:	ldrb	w9, [x9, #2915]
   2406c:	tbnz	w9, #0, 24088 <scols_init_debug@@SMARTCOLS_2.25+0x111e0>
   24070:	mov	x8, x0
   24074:	ldr	x0, [x20]
   24078:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   2407c:	add	x1, x1, #0x870
   24080:	mov	x2, x8
   24084:	bl	8280 <fprintf@plt>
   24088:	mov	x8, #0xffffffffffffffd0    	// #-48
   2408c:	mov	x10, sp
   24090:	sub	x11, x29, #0x70
   24094:	movk	x8, #0xff80, lsl #32
   24098:	add	x9, x29, #0x30
   2409c:	add	x10, x10, #0x80
   240a0:	add	x11, x11, #0x30
   240a4:	stp	x10, x8, [x29, #-16]
   240a8:	stp	x9, x11, [x29, #-32]
   240ac:	ldp	q0, q1, [x29, #-32]
   240b0:	ldr	x0, [x20]
   240b4:	sub	x2, x29, #0x40
   240b8:	mov	x1, x19
   240bc:	stp	q0, q1, [x29, #-64]
   240c0:	bl	8120 <vfprintf@plt>
   240c4:	ldr	x1, [x20]
   240c8:	mov	w0, #0xa                   	// #10
   240cc:	bl	7670 <fputc@plt>
   240d0:	ldp	x20, x19, [sp, #272]
   240d4:	ldr	x28, [sp, #256]
   240d8:	ldp	x29, x30, [sp, #240]
   240dc:	add	sp, sp, #0x120
   240e0:	ret
   240e4:	stp	x29, x30, [sp, #-32]!
   240e8:	stp	x20, x19, [sp, #16]
   240ec:	mov	x29, sp
   240f0:	cbz	x0, 2413c <scols_init_debug@@SMARTCOLS_2.25+0x11294>
   240f4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   240f8:	ldrb	w8, [x8, #2912]
   240fc:	mov	x19, x0
   24100:	tbnz	w8, #2, 24148 <scols_init_debug@@SMARTCOLS_2.25+0x112a0>
   24104:	mov	x0, x19
   24108:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   2410c:	cbz	x0, 2413c <scols_init_debug@@SMARTCOLS_2.25+0x11294>
   24110:	mov	x20, x0
   24114:	ldr	x0, [x0, #8]
   24118:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   2411c:	mov	x0, x20
   24120:	bl	7cc0 <free@plt>
   24124:	mov	x0, x19
   24128:	ldp	x20, x19, [sp, #16]
   2412c:	mov	x1, xzr
   24130:	mov	x2, xzr
   24134:	ldp	x29, x30, [sp], #32
   24138:	b	212dc <scols_init_debug@@SMARTCOLS_2.25+0xe434>
   2413c:	ldp	x20, x19, [sp, #16]
   24140:	ldp	x29, x30, [sp], #32
   24144:	ret
   24148:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   2414c:	ldr	x8, [x8, #4016]
   24150:	ldr	x20, [x8]
   24154:	bl	77c0 <getpid@plt>
   24158:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   2415c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24160:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24164:	mov	w2, w0
   24168:	add	x1, x1, #0x84b
   2416c:	add	x3, x3, #0x889
   24170:	add	x4, x4, #0xd18
   24174:	mov	x0, x20
   24178:	bl	8280 <fprintf@plt>
   2417c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24180:	add	x1, x1, #0x9fb
   24184:	mov	x0, x19
   24188:	bl	24020 <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   2418c:	b	24104 <scols_init_debug@@SMARTCOLS_2.25+0x1125c>
   24190:	stp	x29, x30, [sp, #-48]!
   24194:	stp	x22, x21, [sp, #16]
   24198:	stp	x20, x19, [sp, #32]
   2419c:	mov	x29, sp
   241a0:	mov	x21, x2
   241a4:	mov	x19, x1
   241a8:	mov	x20, x0
   241ac:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   241b0:	cbz	x0, 241d4 <scols_init_debug@@SMARTCOLS_2.25+0x1132c>
   241b4:	ldr	x22, [x0, #8]
   241b8:	cbz	x22, 241d4 <scols_init_debug@@SMARTCOLS_2.25+0x1132c>
   241bc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   241c0:	add	x1, x1, #0xa02
   241c4:	mov	w2, #0x6                   	// #6
   241c8:	mov	x0, x19
   241cc:	bl	7900 <strncmp@plt>
   241d0:	cbz	w0, 241e8 <scols_init_debug@@SMARTCOLS_2.25+0x11340>
   241d4:	mov	w0, #0x1                   	// #1
   241d8:	ldp	x20, x19, [sp, #32]
   241dc:	ldp	x22, x21, [sp, #16]
   241e0:	ldp	x29, x30, [sp], #48
   241e4:	ret
   241e8:	mov	x0, x22
   241ec:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0xe4c8>
   241f0:	str	w0, [x21]
   241f4:	tbnz	w0, #31, 241d4 <scols_init_debug@@SMARTCOLS_2.25+0x1132c>
   241f8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   241fc:	ldrb	w8, [x8, #2912]
   24200:	tbnz	w8, #2, 2420c <scols_init_debug@@SMARTCOLS_2.25+0x11364>
   24204:	mov	w0, wzr
   24208:	b	241d8 <scols_init_debug@@SMARTCOLS_2.25+0x11330>
   2420c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   24210:	ldr	x8, [x8, #4016]
   24214:	ldr	x21, [x8]
   24218:	bl	77c0 <getpid@plt>
   2421c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   24220:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24224:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24228:	mov	w2, w0
   2422c:	add	x1, x1, #0x84b
   24230:	add	x3, x3, #0x889
   24234:	add	x4, x4, #0xd18
   24238:	mov	x0, x21
   2423c:	bl	8280 <fprintf@plt>
   24240:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24244:	add	x1, x1, #0xa09
   24248:	mov	x0, x20
   2424c:	mov	x2, x19
   24250:	bl	24020 <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   24254:	b	24204 <scols_init_debug@@SMARTCOLS_2.25+0x1135c>
   24258:	stp	x29, x30, [sp, #-48]!
   2425c:	str	x21, [sp, #16]
   24260:	stp	x20, x19, [sp, #32]
   24264:	mov	x29, sp
   24268:	mov	x20, x1
   2426c:	mov	x19, x0
   24270:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   24274:	mov	x21, x0
   24278:	mov	w0, #0xffffffea            	// #-22
   2427c:	cbz	x19, 242b4 <scols_init_debug@@SMARTCOLS_2.25+0x1140c>
   24280:	cbz	x21, 242b4 <scols_init_debug@@SMARTCOLS_2.25+0x1140c>
   24284:	ldr	x0, [x21, #8]
   24288:	cbz	x0, 24294 <scols_init_debug@@SMARTCOLS_2.25+0x113ec>
   2428c:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   24290:	str	xzr, [x21, #8]
   24294:	cbz	x20, 242a0 <scols_init_debug@@SMARTCOLS_2.25+0x113f8>
   24298:	mov	x0, x20
   2429c:	bl	21070 <scols_init_debug@@SMARTCOLS_2.25+0xe1c8>
   242a0:	str	x20, [x21, #8]
   242a4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   242a8:	ldrb	w8, [x8, #2912]
   242ac:	tbnz	w8, #2, 242c4 <scols_init_debug@@SMARTCOLS_2.25+0x1141c>
   242b0:	mov	w0, wzr
   242b4:	ldp	x20, x19, [sp, #32]
   242b8:	ldr	x21, [sp, #16]
   242bc:	ldp	x29, x30, [sp], #48
   242c0:	ret
   242c4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   242c8:	ldr	x8, [x8, #4016]
   242cc:	ldr	x20, [x8]
   242d0:	bl	77c0 <getpid@plt>
   242d4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   242d8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   242dc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   242e0:	mov	w2, w0
   242e4:	add	x1, x1, #0x84b
   242e8:	add	x3, x3, #0x889
   242ec:	add	x4, x4, #0xd18
   242f0:	mov	x0, x20
   242f4:	bl	8280 <fprintf@plt>
   242f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   242fc:	add	x1, x1, #0x8cf
   24300:	mov	x0, x19
   24304:	bl	24020 <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   24308:	b	242b0 <scols_init_debug@@SMARTCOLS_2.25+0x11408>
   2430c:	stp	x29, x30, [sp, #-16]!
   24310:	mov	x29, sp
   24314:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   24318:	cbz	x0, 24320 <scols_init_debug@@SMARTCOLS_2.25+0x11478>
   2431c:	ldr	x0, [x0, #8]
   24320:	ldp	x29, x30, [sp], #16
   24324:	ret
   24328:	stp	x29, x30, [sp, #-48]!
   2432c:	stp	x28, x21, [sp, #16]
   24330:	stp	x20, x19, [sp, #32]
   24334:	mov	x29, sp
   24338:	sub	sp, sp, #0x1, lsl #12
   2433c:	mov	x20, x2
   24340:	mov	x19, x1
   24344:	mov	x1, sp
   24348:	mov	w2, #0xfff                 	// #4095
   2434c:	mov	x3, xzr
   24350:	mov	x21, sp
   24354:	bl	220f8 <scols_init_debug@@SMARTCOLS_2.25+0xf250>
   24358:	tbnz	x0, #63, 24388 <scols_init_debug@@SMARTCOLS_2.25+0x114e0>
   2435c:	strb	wzr, [x21, x0]
   24360:	mov	x0, sp
   24364:	mov	w1, #0x2f                  	// #47
   24368:	bl	7b10 <strrchr@plt>
   2436c:	cbz	x0, 24388 <scols_init_debug@@SMARTCOLS_2.25+0x114e0>
   24370:	add	x21, x0, #0x1
   24374:	mov	x0, x21
   24378:	bl	7440 <strlen@plt>
   2437c:	add	x2, x0, #0x1
   24380:	cmp	x2, x20
   24384:	b.ls	243a4 <scols_init_debug@@SMARTCOLS_2.25+0x114fc>  // b.plast
   24388:	mov	x19, xzr
   2438c:	mov	x0, x19
   24390:	add	sp, sp, #0x1, lsl #12
   24394:	ldp	x20, x19, [sp, #32]
   24398:	ldp	x28, x21, [sp, #16]
   2439c:	ldp	x29, x30, [sp], #48
   243a0:	ret
   243a4:	mov	x0, x19
   243a8:	mov	x1, x21
   243ac:	bl	7380 <memcpy@plt>
   243b0:	cbz	x19, 2438c <scols_init_debug@@SMARTCOLS_2.25+0x114e4>
   243b4:	mov	w1, #0x21                  	// #33
   243b8:	mov	x0, x19
   243bc:	bl	7dc0 <strchr@plt>
   243c0:	cbz	x0, 2438c <scols_init_debug@@SMARTCOLS_2.25+0x114e4>
   243c4:	mov	w20, #0x2f                  	// #47
   243c8:	strb	w20, [x0]
   243cc:	mov	w1, #0x21                  	// #33
   243d0:	mov	x0, x19
   243d4:	bl	7dc0 <strchr@plt>
   243d8:	cbnz	x0, 243c8 <scols_init_debug@@SMARTCOLS_2.25+0x11520>
   243dc:	b	2438c <scols_init_debug@@SMARTCOLS_2.25+0x114e4>
   243e0:	sub	sp, sp, #0x150
   243e4:	stp	x29, x30, [sp, #272]
   243e8:	stp	x22, x21, [sp, #304]
   243ec:	stp	x20, x19, [sp, #320]
   243f0:	ldrb	w8, [x1, #18]
   243f4:	mov	x21, x0
   243f8:	mov	w0, wzr
   243fc:	str	x28, [sp, #288]
   24400:	cmp	w8, #0xa
   24404:	add	x29, sp, #0x110
   24408:	b.hi	244c0 <scols_init_debug@@SMARTCOLS_2.25+0x11618>  // b.pmore
   2440c:	mov	w9, #0x1                   	// #1
   24410:	lsl	w8, w9, w8
   24414:	mov	w9, #0x411                 	// #1041
   24418:	tst	w8, w9
   2441c:	b.eq	244c0 <scols_init_debug@@SMARTCOLS_2.25+0x11618>  // b.none
   24420:	mov	x20, x2
   24424:	mov	x19, x1
   24428:	cbz	x2, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x115e0>
   2442c:	ldrb	w8, [x20]
   24430:	cmp	w8, #0x2f
   24434:	b.ne	2444c <scols_init_debug@@SMARTCOLS_2.25+0x115a4>  // b.any
   24438:	mov	w1, #0x2f                  	// #47
   2443c:	mov	x0, x20
   24440:	bl	7b10 <strrchr@plt>
   24444:	cbz	x0, 244c0 <scols_init_debug@@SMARTCOLS_2.25+0x11618>
   24448:	add	x20, x0, #0x1
   2444c:	mov	x0, x20
   24450:	bl	7440 <strlen@plt>
   24454:	add	x22, x19, #0x13
   24458:	mov	x21, x0
   2445c:	mov	x0, x22
   24460:	bl	7440 <strlen@plt>
   24464:	cmp	x0, x21
   24468:	b.ls	24480 <scols_init_debug@@SMARTCOLS_2.25+0x115d8>  // b.plast
   2446c:	mov	x0, x20
   24470:	mov	x1, x22
   24474:	mov	x2, x21
   24478:	bl	7900 <strncmp@plt>
   2447c:	cbz	w0, 244d8 <scols_init_debug@@SMARTCOLS_2.25+0x11630>
   24480:	mov	w0, wzr
   24484:	b	244c0 <scols_init_debug@@SMARTCOLS_2.25+0x11618>
   24488:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2448c:	add	x3, x19, #0x13
   24490:	add	x2, x2, #0x8da
   24494:	add	x0, sp, #0x8
   24498:	mov	w1, #0x106                 	// #262
   2449c:	bl	7720 <snprintf@plt>
   244a0:	mov	x0, x21
   244a4:	bl	7e70 <dirfd@plt>
   244a8:	add	x1, sp, #0x8
   244ac:	mov	w2, #0x4                   	// #4
   244b0:	mov	w3, wzr
   244b4:	bl	8110 <faccessat@plt>
   244b8:	cmp	w0, #0x0
   244bc:	cset	w0, eq  // eq = none
   244c0:	ldp	x20, x19, [sp, #320]
   244c4:	ldp	x22, x21, [sp, #304]
   244c8:	ldr	x28, [sp, #288]
   244cc:	ldp	x29, x30, [sp, #272]
   244d0:	add	sp, sp, #0x150
   244d4:	ret
   244d8:	add	x20, x19, x21
   244dc:	ldrsb	x19, [x20, #19]!
   244e0:	bl	7c60 <__ctype_b_loc@plt>
   244e4:	cmp	x19, #0x70
   244e8:	b.ne	244fc <scols_init_debug@@SMARTCOLS_2.25+0x11654>  // b.any
   244ec:	ldr	x8, [x0]
   244f0:	ldrsb	x9, [x20, #1]
   244f4:	ldrh	w8, [x8, x9, lsl #1]
   244f8:	tbnz	w8, #11, 2450c <scols_init_debug@@SMARTCOLS_2.25+0x11664>
   244fc:	ldr	x8, [x0]
   24500:	ldrh	w8, [x8, x19, lsl #1]
   24504:	ubfx	w0, w8, #11, #1
   24508:	b	244c0 <scols_init_debug@@SMARTCOLS_2.25+0x11618>
   2450c:	mov	w0, #0x1                   	// #1
   24510:	b	244c0 <scols_init_debug@@SMARTCOLS_2.25+0x11618>
   24514:	stp	x29, x30, [sp, #-80]!
   24518:	stp	x20, x19, [sp, #64]
   2451c:	mov	x20, x1
   24520:	mov	x1, xzr
   24524:	str	x25, [sp, #16]
   24528:	stp	x24, x23, [sp, #32]
   2452c:	stp	x22, x21, [sp, #48]
   24530:	mov	x29, sp
   24534:	bl	21f50 <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   24538:	cbz	x0, 245b4 <scols_init_debug@@SMARTCOLS_2.25+0x1170c>
   2453c:	mov	x19, x0
   24540:	bl	7a60 <readdir@plt>
   24544:	cbz	x0, 245bc <scols_init_debug@@SMARTCOLS_2.25+0x11714>
   24548:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   2454c:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24550:	mov	x24, x0
   24554:	mov	w21, wzr
   24558:	add	x22, x22, #0x67f
   2455c:	add	x23, x23, #0x67e
   24560:	add	x25, x24, #0x13
   24564:	mov	x0, x25
   24568:	mov	x1, x22
   2456c:	bl	7c30 <strcmp@plt>
   24570:	cbz	w0, 24584 <scols_init_debug@@SMARTCOLS_2.25+0x116dc>
   24574:	mov	x0, x25
   24578:	mov	x1, x23
   2457c:	bl	7c30 <strcmp@plt>
   24580:	cbnz	w0, 24598 <scols_init_debug@@SMARTCOLS_2.25+0x116f0>
   24584:	mov	x0, x19
   24588:	bl	7a60 <readdir@plt>
   2458c:	mov	x24, x0
   24590:	cbnz	x0, 24560 <scols_init_debug@@SMARTCOLS_2.25+0x116b8>
   24594:	b	245c0 <scols_init_debug@@SMARTCOLS_2.25+0x11718>
   24598:	mov	x0, x19
   2459c:	mov	x1, x24
   245a0:	mov	x2, x20
   245a4:	bl	243e0 <scols_init_debug@@SMARTCOLS_2.25+0x11538>
   245a8:	cmp	w0, #0x0
   245ac:	cinc	w21, w21, ne  // ne = any
   245b0:	b	24584 <scols_init_debug@@SMARTCOLS_2.25+0x116dc>
   245b4:	mov	w21, wzr
   245b8:	b	245c8 <scols_init_debug@@SMARTCOLS_2.25+0x11720>
   245bc:	mov	w21, wzr
   245c0:	mov	x0, x19
   245c4:	bl	7ab0 <closedir@plt>
   245c8:	mov	w0, w21
   245cc:	ldp	x20, x19, [sp, #64]
   245d0:	ldp	x22, x21, [sp, #48]
   245d4:	ldp	x24, x23, [sp, #32]
   245d8:	ldr	x25, [sp, #16]
   245dc:	ldp	x29, x30, [sp], #80
   245e0:	ret
   245e4:	sub	sp, sp, #0x70
   245e8:	stp	x29, x30, [sp, #16]
   245ec:	stp	x20, x19, [sp, #96]
   245f0:	add	x29, sp, #0x10
   245f4:	mov	w19, w1
   245f8:	mov	x1, xzr
   245fc:	str	x27, [sp, #32]
   24600:	stp	x26, x25, [sp, #48]
   24604:	stp	x24, x23, [sp, #64]
   24608:	stp	x22, x21, [sp, #80]
   2460c:	mov	x20, x0
   24610:	str	xzr, [x29, #24]
   24614:	bl	21f50 <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   24618:	cbz	x0, 246e8 <scols_init_debug@@SMARTCOLS_2.25+0x11840>
   2461c:	mov	x21, x0
   24620:	bl	7a60 <readdir@plt>
   24624:	cbz	x0, 246d0 <scols_init_debug@@SMARTCOLS_2.25+0x11828>
   24628:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   2462c:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24630:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24634:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24638:	mov	x27, x0
   2463c:	add	x22, x22, #0x67f
   24640:	add	x23, x23, #0x67e
   24644:	add	x24, x24, #0x8e3
   24648:	add	x25, x25, #0x9d9
   2464c:	add	x26, x27, #0x13
   24650:	mov	x0, x26
   24654:	mov	x1, x22
   24658:	bl	7c30 <strcmp@plt>
   2465c:	cbz	w0, 246c0 <scols_init_debug@@SMARTCOLS_2.25+0x11818>
   24660:	mov	x0, x26
   24664:	mov	x1, x23
   24668:	bl	7c30 <strcmp@plt>
   2466c:	cbz	w0, 246c0 <scols_init_debug@@SMARTCOLS_2.25+0x11818>
   24670:	mov	x0, x21
   24674:	mov	x1, x27
   24678:	mov	x2, xzr
   2467c:	bl	243e0 <scols_init_debug@@SMARTCOLS_2.25+0x11538>
   24680:	cbz	w0, 246c0 <scols_init_debug@@SMARTCOLS_2.25+0x11818>
   24684:	sub	x1, x29, #0x4
   24688:	mov	x0, x20
   2468c:	mov	x2, x24
   24690:	mov	x3, x26
   24694:	bl	22b70 <scols_init_debug@@SMARTCOLS_2.25+0xfcc8>
   24698:	cbnz	w0, 246c0 <scols_init_debug@@SMARTCOLS_2.25+0x11818>
   2469c:	ldur	w8, [x29, #-4]
   246a0:	cmp	w8, w19
   246a4:	b.ne	246c0 <scols_init_debug@@SMARTCOLS_2.25+0x11818>  // b.any
   246a8:	add	x1, x29, #0x18
   246ac:	mov	x0, x20
   246b0:	mov	x2, x25
   246b4:	mov	x3, x26
   246b8:	bl	22de0 <scols_init_debug@@SMARTCOLS_2.25+0xff38>
   246bc:	cbz	w0, 246d0 <scols_init_debug@@SMARTCOLS_2.25+0x11828>
   246c0:	mov	x0, x21
   246c4:	bl	7a60 <readdir@plt>
   246c8:	mov	x27, x0
   246cc:	cbnz	x0, 2464c <scols_init_debug@@SMARTCOLS_2.25+0x117a4>
   246d0:	mov	x0, x21
   246d4:	bl	7ab0 <closedir@plt>
   246d8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   246dc:	ldrb	w8, [x8, #2912]
   246e0:	tbnz	w8, #2, 24708 <scols_init_debug@@SMARTCOLS_2.25+0x11860>
   246e4:	ldr	x0, [x29, #24]
   246e8:	ldp	x20, x19, [sp, #96]
   246ec:	ldp	x22, x21, [sp, #80]
   246f0:	ldp	x24, x23, [sp, #64]
   246f4:	ldp	x26, x25, [sp, #48]
   246f8:	ldr	x27, [sp, #32]
   246fc:	ldp	x29, x30, [sp, #16]
   24700:	add	sp, sp, #0x70
   24704:	ret
   24708:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   2470c:	ldr	x8, [x8, #4016]
   24710:	ldr	x21, [x8]
   24714:	bl	77c0 <getpid@plt>
   24718:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   2471c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24720:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24724:	mov	w2, w0
   24728:	add	x1, x1, #0x84b
   2472c:	add	x3, x3, #0x889
   24730:	add	x4, x4, #0xd18
   24734:	mov	x0, x21
   24738:	bl	8280 <fprintf@plt>
   2473c:	ldr	w3, [x29, #24]
   24740:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24744:	add	x1, x1, #0x8f0
   24748:	mov	x0, x20
   2474c:	mov	w2, w19
   24750:	bl	24020 <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   24754:	b	246e4 <scols_init_debug@@SMARTCOLS_2.25+0x1183c>
   24758:	stp	x29, x30, [sp, #-64]!
   2475c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24760:	add	x1, x1, #0x90a
   24764:	str	x23, [sp, #16]
   24768:	stp	x22, x21, [sp, #32]
   2476c:	stp	x20, x19, [sp, #48]
   24770:	mov	x29, sp
   24774:	bl	21f50 <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   24778:	cbz	x0, 247e4 <scols_init_debug@@SMARTCOLS_2.25+0x1193c>
   2477c:	mov	x19, x0
   24780:	bl	7a60 <readdir@plt>
   24784:	cbz	x0, 247f4 <scols_init_debug@@SMARTCOLS_2.25+0x1194c>
   24788:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   2478c:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24790:	mov	x20, xzr
   24794:	add	x21, x21, #0x67f
   24798:	add	x22, x22, #0x67e
   2479c:	add	x23, x0, #0x13
   247a0:	mov	x0, x23
   247a4:	mov	x1, x21
   247a8:	bl	7c30 <strcmp@plt>
   247ac:	cbz	w0, 247c0 <scols_init_debug@@SMARTCOLS_2.25+0x11918>
   247b0:	mov	x0, x23
   247b4:	mov	x1, x22
   247b8:	bl	7c30 <strcmp@plt>
   247bc:	cbnz	w0, 247d0 <scols_init_debug@@SMARTCOLS_2.25+0x11928>
   247c0:	mov	x0, x19
   247c4:	bl	7a60 <readdir@plt>
   247c8:	cbnz	x0, 2479c <scols_init_debug@@SMARTCOLS_2.25+0x118f4>
   247cc:	b	247f8 <scols_init_debug@@SMARTCOLS_2.25+0x11950>
   247d0:	cbnz	x20, 247ec <scols_init_debug@@SMARTCOLS_2.25+0x11944>
   247d4:	mov	x0, x23
   247d8:	bl	7aa0 <strdup@plt>
   247dc:	mov	x20, x0
   247e0:	b	247c0 <scols_init_debug@@SMARTCOLS_2.25+0x11918>
   247e4:	mov	x20, xzr
   247e8:	b	24800 <scols_init_debug@@SMARTCOLS_2.25+0x11958>
   247ec:	mov	x0, x20
   247f0:	bl	7cc0 <free@plt>
   247f4:	mov	x20, xzr
   247f8:	mov	x0, x19
   247fc:	bl	7ab0 <closedir@plt>
   24800:	mov	x0, x20
   24804:	ldp	x20, x19, [sp, #48]
   24808:	ldp	x22, x21, [sp, #32]
   2480c:	ldr	x23, [sp, #16]
   24810:	ldp	x29, x30, [sp], #64
   24814:	ret
   24818:	stp	x29, x30, [sp, #-64]!
   2481c:	mov	x3, xzr
   24820:	str	x23, [sp, #16]
   24824:	stp	x22, x21, [sp, #32]
   24828:	stp	x20, x19, [sp, #48]
   2482c:	mov	x29, sp
   24830:	mov	x20, x2
   24834:	mov	x19, x1
   24838:	mov	x21, x0
   2483c:	bl	220f8 <scols_init_debug@@SMARTCOLS_2.25+0xf250>
   24840:	cmp	x0, #0x1
   24844:	mov	x1, xzr
   24848:	b.lt	248d0 <scols_init_debug@@SMARTCOLS_2.25+0x11a28>  // b.tstop
   2484c:	add	x8, x0, #0x10
   24850:	cmp	x8, x20
   24854:	b.hi	248d0 <scols_init_debug@@SMARTCOLS_2.25+0x11a28>  // b.pmore
   24858:	add	x20, x0, #0x1
   2485c:	strb	wzr, [x19, x0]
   24860:	mov	x0, x21
   24864:	bl	21204 <scols_init_debug@@SMARTCOLS_2.25+0xe35c>
   24868:	cbz	x0, 248a0 <scols_init_debug@@SMARTCOLS_2.25+0x119f8>
   2486c:	mov	x21, x0
   24870:	bl	7440 <strlen@plt>
   24874:	add	x23, x19, x0
   24878:	mov	x22, x0
   2487c:	add	x0, x23, #0xf
   24880:	mov	x1, x19
   24884:	mov	x2, x20
   24888:	bl	73a0 <memmove@plt>
   2488c:	mov	x0, x19
   24890:	mov	x1, x21
   24894:	mov	x2, x22
   24898:	bl	7380 <memcpy@plt>
   2489c:	b	248b4 <scols_init_debug@@SMARTCOLS_2.25+0x11a0c>
   248a0:	add	x0, x19, #0xf
   248a4:	mov	x1, x19
   248a8:	mov	x2, x20
   248ac:	bl	73a0 <memmove@plt>
   248b0:	mov	x23, x19
   248b4:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   248b8:	add	x8, x8, #0x911
   248bc:	ldur	x9, [x8, #7]
   248c0:	ldr	x8, [x8]
   248c4:	mov	x1, x19
   248c8:	stur	x9, [x23, #7]
   248cc:	str	x8, [x23]
   248d0:	ldp	x20, x19, [sp, #48]
   248d4:	ldp	x22, x21, [sp, #32]
   248d8:	ldr	x23, [sp, #16]
   248dc:	mov	x0, x1
   248e0:	ldp	x29, x30, [sp], #64
   248e4:	ret
   248e8:	stp	x29, x30, [sp, #-80]!
   248ec:	stp	x28, x25, [sp, #16]
   248f0:	stp	x24, x23, [sp, #32]
   248f4:	stp	x22, x21, [sp, #48]
   248f8:	stp	x20, x19, [sp, #64]
   248fc:	mov	x29, sp
   24900:	sub	sp, sp, #0x1, lsl #12
   24904:	mov	w0, #0xffffffea            	// #-22
   24908:	cbz	x1, 249cc <scols_init_debug@@SMARTCOLS_2.25+0x11b24>
   2490c:	mov	x19, x2
   24910:	cbz	x2, 249cc <scols_init_debug@@SMARTCOLS_2.25+0x11b24>
   24914:	str	xzr, [x19]
   24918:	ldrb	w8, [x1]
   2491c:	mov	x20, x1
   24920:	cbz	w8, 249c8 <scols_init_debug@@SMARTCOLS_2.25+0x11b20>
   24924:	mov	x0, x20
   24928:	bl	7440 <strlen@plt>
   2492c:	add	x8, x0, #0xb
   24930:	cmp	x8, #0x1, lsl #12
   24934:	b.hi	249c8 <scols_init_debug@@SMARTCOLS_2.25+0x11b20>  // b.pmore
   24938:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2493c:	add	x8, x8, #0xa21
   24940:	ldr	x23, [x8]
   24944:	mov	w24, #0x6574                	// #25972
   24948:	mov	x21, x0
   2494c:	movk	w24, #0x6d, lsl #16
   24950:	add	x25, x20, x21
   24954:	mov	x1, sp
   24958:	mov	w2, #0xfff                 	// #4095
   2495c:	mov	x0, x20
   24960:	str	x23, [x25]
   24964:	stur	w24, [x25, #7]
   24968:	bl	75e0 <readlink@plt>
   2496c:	mov	x22, x0
   24970:	mov	w1, #0x2f                  	// #47
   24974:	mov	x0, x20
   24978:	strb	wzr, [x25]
   2497c:	bl	7b10 <strrchr@plt>
   24980:	cbz	x0, 2498c <scols_init_debug@@SMARTCOLS_2.25+0x11ae4>
   24984:	sub	x21, x0, x20
   24988:	strb	wzr, [x0]
   2498c:	cmp	x22, #0x0
   24990:	b.gt	2499c <scols_init_debug@@SMARTCOLS_2.25+0x11af4>
   24994:	cbnz	x0, 24950 <scols_init_debug@@SMARTCOLS_2.25+0x11aa8>
   24998:	b	249c8 <scols_init_debug@@SMARTCOLS_2.25+0x11b20>
   2499c:	mov	x8, sp
   249a0:	mov	x0, sp
   249a4:	strb	wzr, [x8, x22]
   249a8:	bl	7a30 <__xpg_basename@plt>
   249ac:	cbz	x0, 249c8 <scols_init_debug@@SMARTCOLS_2.25+0x11b20>
   249b0:	bl	7aa0 <strdup@plt>
   249b4:	cmp	x0, #0x0
   249b8:	mov	w8, #0xfffffff4            	// #-12
   249bc:	str	x0, [x19]
   249c0:	csel	w0, w8, wzr, eq  // eq = none
   249c4:	b	249cc <scols_init_debug@@SMARTCOLS_2.25+0x11b24>
   249c8:	mov	w0, #0x1                   	// #1
   249cc:	add	sp, sp, #0x1, lsl #12
   249d0:	ldp	x20, x19, [sp, #64]
   249d4:	ldp	x22, x21, [sp, #48]
   249d8:	ldp	x24, x23, [sp, #32]
   249dc:	ldp	x28, x25, [sp, #16]
   249e0:	ldp	x29, x30, [sp], #80
   249e4:	ret
   249e8:	stp	x29, x30, [sp, #-64]!
   249ec:	str	x28, [sp, #16]
   249f0:	stp	x22, x21, [sp, #32]
   249f4:	stp	x20, x19, [sp, #48]
   249f8:	mov	x29, sp
   249fc:	sub	sp, sp, #0x1, lsl #12
   24a00:	sub	sp, sp, #0x10
   24a04:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24a08:	add	x2, x2, #0x921
   24a0c:	add	x1, sp, #0xc
   24a10:	mov	x19, x0
   24a14:	str	wzr, [sp, #12]
   24a18:	bl	22b18 <scols_init_debug@@SMARTCOLS_2.25+0xfc70>
   24a1c:	cbnz	w0, 24a34 <scols_init_debug@@SMARTCOLS_2.25+0x11b8c>
   24a20:	ldr	w8, [sp, #12]
   24a24:	cmp	w8, #0x1
   24a28:	b.ne	24a34 <scols_init_debug@@SMARTCOLS_2.25+0x11b8c>  // b.any
   24a2c:	mov	w0, #0x1                   	// #1
   24a30:	b	24abc <scols_init_debug@@SMARTCOLS_2.25+0x11c14>
   24a34:	add	x1, sp, #0x10
   24a38:	mov	w2, #0x1000                	// #4096
   24a3c:	mov	x0, x19
   24a40:	bl	24818 <scols_init_debug@@SMARTCOLS_2.25+0x11970>
   24a44:	cbz	x0, 24ab8 <scols_init_debug@@SMARTCOLS_2.25+0x11c10>
   24a48:	add	x2, x29, #0x18
   24a4c:	mov	x1, x0
   24a50:	mov	x19, x0
   24a54:	bl	248e8 <scols_init_debug@@SMARTCOLS_2.25+0x11a40>
   24a58:	cbnz	w0, 24ab8 <scols_init_debug@@SMARTCOLS_2.25+0x11c10>
   24a5c:	adrp	x21, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x26158>
   24a60:	add	x21, x21, #0xd50
   24a64:	ldr	x20, [x29, #24]
   24a68:	mov	x22, xzr
   24a6c:	ldr	x1, [x21, x22]
   24a70:	mov	x0, x20
   24a74:	bl	7c30 <strcmp@plt>
   24a78:	cbz	w0, 24aa8 <scols_init_debug@@SMARTCOLS_2.25+0x11c00>
   24a7c:	add	x22, x22, #0x8
   24a80:	cmp	x22, #0x28
   24a84:	b.ne	24a6c <scols_init_debug@@SMARTCOLS_2.25+0x11bc4>  // b.any
   24a88:	mov	x0, x20
   24a8c:	str	wzr, [sp, #12]
   24a90:	bl	7cc0 <free@plt>
   24a94:	add	x2, x29, #0x18
   24a98:	mov	x1, x19
   24a9c:	bl	248e8 <scols_init_debug@@SMARTCOLS_2.25+0x11a40>
   24aa0:	cbz	w0, 24a64 <scols_init_debug@@SMARTCOLS_2.25+0x11bbc>
   24aa4:	b	24ab8 <scols_init_debug@@SMARTCOLS_2.25+0x11c10>
   24aa8:	mov	w8, #0x1                   	// #1
   24aac:	mov	x0, x20
   24ab0:	str	w8, [sp, #12]
   24ab4:	bl	7cc0 <free@plt>
   24ab8:	ldr	w0, [sp, #12]
   24abc:	add	sp, sp, #0x1, lsl #12
   24ac0:	add	sp, sp, #0x10
   24ac4:	ldp	x20, x19, [sp, #48]
   24ac8:	ldp	x22, x21, [sp, #32]
   24acc:	ldr	x28, [sp, #16]
   24ad0:	ldp	x29, x30, [sp], #64
   24ad4:	ret
   24ad8:	stp	x29, x30, [sp, #-80]!
   24adc:	str	x28, [sp, #16]
   24ae0:	stp	x24, x23, [sp, #32]
   24ae4:	stp	x22, x21, [sp, #48]
   24ae8:	stp	x20, x19, [sp, #64]
   24aec:	mov	x29, sp
   24af0:	sub	sp, sp, #0x1, lsl #12
   24af4:	cbz	x0, 24c44 <scols_init_debug@@SMARTCOLS_2.25+0x11d9c>
   24af8:	mov	x22, x2
   24afc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24b00:	mov	x21, x1
   24b04:	add	x2, x2, #0x8e6
   24b08:	mov	w1, wzr
   24b0c:	mov	x19, x3
   24b10:	mov	x20, x0
   24b14:	bl	216f4 <scols_init_debug@@SMARTCOLS_2.25+0xe84c>
   24b18:	cbz	w0, 24ba8 <scols_init_debug@@SMARTCOLS_2.25+0x11d00>
   24b1c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24b20:	add	x2, x2, #0x92b
   24b24:	mov	x1, sp
   24b28:	mov	x0, x20
   24b2c:	str	xzr, [sp]
   24b30:	bl	224a0 <scols_init_debug@@SMARTCOLS_2.25+0xf5f8>
   24b34:	ldr	x8, [sp]
   24b38:	str	x8, [x29, #24]
   24b3c:	cbz	x8, 24b68 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   24b40:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   24b44:	add	x1, x1, #0x57a
   24b48:	add	x0, x29, #0x18
   24b4c:	bl	7c10 <strsep@plt>
   24b50:	cbz	x0, 24b68 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   24b54:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24b58:	add	x1, x1, #0xf5c
   24b5c:	mov	w2, #0x4                   	// #4
   24b60:	bl	7d10 <strncasecmp@plt>
   24b64:	cbz	w0, 24c4c <scols_init_debug@@SMARTCOLS_2.25+0x11da4>
   24b68:	ldr	x0, [sp]
   24b6c:	bl	7cc0 <free@plt>
   24b70:	cbz	x21, 24b88 <scols_init_debug@@SMARTCOLS_2.25+0x11ce0>
   24b74:	mov	x0, x20
   24b78:	mov	x1, x21
   24b7c:	mov	x2, x22
   24b80:	bl	24328 <scols_init_debug@@SMARTCOLS_2.25+0x11480>
   24b84:	cbz	x0, 24c44 <scols_init_debug@@SMARTCOLS_2.25+0x11d9c>
   24b88:	cbz	x19, 24cbc <scols_init_debug@@SMARTCOLS_2.25+0x11e14>
   24b8c:	mov	x0, x20
   24b90:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   24b94:	mov	x8, x0
   24b98:	ldr	x8, [x8]
   24b9c:	mov	w0, wzr
   24ba0:	str	x8, [x19]
   24ba4:	b	24cc0 <scols_init_debug@@SMARTCOLS_2.25+0x11e18>
   24ba8:	mov	x1, sp
   24bac:	mov	w2, #0xfff                 	// #4095
   24bb0:	mov	x0, x20
   24bb4:	mov	x3, xzr
   24bb8:	mov	x23, sp
   24bbc:	bl	220f8 <scols_init_debug@@SMARTCOLS_2.25+0xf250>
   24bc0:	tbnz	x0, #63, 24c44 <scols_init_debug@@SMARTCOLS_2.25+0x11d9c>
   24bc4:	strb	wzr, [x23, x0]
   24bc8:	mov	x0, sp
   24bcc:	bl	146fc <scols_init_debug@@SMARTCOLS_2.25+0x1854>
   24bd0:	mov	x0, sp
   24bd4:	bl	146fc <scols_init_debug@@SMARTCOLS_2.25+0x1854>
   24bd8:	cbz	x0, 24c44 <scols_init_debug@@SMARTCOLS_2.25+0x11d9c>
   24bdc:	mov	w1, #0x21                  	// #33
   24be0:	mov	x23, x0
   24be4:	bl	7dc0 <strchr@plt>
   24be8:	cbz	x0, 24c04 <scols_init_debug@@SMARTCOLS_2.25+0x11d5c>
   24bec:	mov	w24, #0x2f                  	// #47
   24bf0:	strb	w24, [x0]
   24bf4:	mov	w1, #0x21                  	// #33
   24bf8:	mov	x0, x23
   24bfc:	bl	7dc0 <strchr@plt>
   24c00:	cbnz	x0, 24bf0 <scols_init_debug@@SMARTCOLS_2.25+0x11d48>
   24c04:	cbz	x21, 24c24 <scols_init_debug@@SMARTCOLS_2.25+0x11d7c>
   24c08:	cbz	x22, 24c24 <scols_init_debug@@SMARTCOLS_2.25+0x11d7c>
   24c0c:	sub	x22, x22, #0x1
   24c10:	mov	x0, x21
   24c14:	mov	x1, x23
   24c18:	mov	x2, x22
   24c1c:	bl	8090 <strncpy@plt>
   24c20:	strb	wzr, [x21, x22]
   24c24:	cbz	x19, 24cbc <scols_init_debug@@SMARTCOLS_2.25+0x11e14>
   24c28:	mov	x0, x20
   24c2c:	bl	21204 <scols_init_debug@@SMARTCOLS_2.25+0xe35c>
   24c30:	mov	x1, x23
   24c34:	mov	x2, xzr
   24c38:	bl	24cf4 <scols_init_debug@@SMARTCOLS_2.25+0x11e4c>
   24c3c:	str	x0, [x19]
   24c40:	cbnz	x0, 24cbc <scols_init_debug@@SMARTCOLS_2.25+0x11e14>
   24c44:	mov	w0, #0xffffffff            	// #-1
   24c48:	b	24cc0 <scols_init_debug@@SMARTCOLS_2.25+0x11e18>
   24c4c:	ldr	x0, [sp]
   24c50:	bl	7cc0 <free@plt>
   24c54:	mov	x0, x20
   24c58:	bl	24758 <scols_init_debug@@SMARTCOLS_2.25+0x118b0>
   24c5c:	cbz	x0, 24b70 <scols_init_debug@@SMARTCOLS_2.25+0x11cc8>
   24c60:	mov	x23, x0
   24c64:	cbz	x21, 24c84 <scols_init_debug@@SMARTCOLS_2.25+0x11ddc>
   24c68:	cbz	x22, 24c84 <scols_init_debug@@SMARTCOLS_2.25+0x11ddc>
   24c6c:	sub	x24, x22, #0x1
   24c70:	mov	x0, x21
   24c74:	mov	x1, x23
   24c78:	mov	x2, x24
   24c7c:	bl	8090 <strncpy@plt>
   24c80:	strb	wzr, [x21, x24]
   24c84:	cbz	x19, 24cb4 <scols_init_debug@@SMARTCOLS_2.25+0x11e0c>
   24c88:	mov	x0, x20
   24c8c:	bl	21204 <scols_init_debug@@SMARTCOLS_2.25+0xe35c>
   24c90:	mov	x1, x23
   24c94:	mov	x2, xzr
   24c98:	bl	24cf4 <scols_init_debug@@SMARTCOLS_2.25+0x11e4c>
   24c9c:	mov	x24, x0
   24ca0:	str	x0, [x19]
   24ca4:	mov	x0, x23
   24ca8:	bl	7cc0 <free@plt>
   24cac:	cbnz	x24, 24cbc <scols_init_debug@@SMARTCOLS_2.25+0x11e14>
   24cb0:	b	24b70 <scols_init_debug@@SMARTCOLS_2.25+0x11cc8>
   24cb4:	mov	x0, x23
   24cb8:	bl	7cc0 <free@plt>
   24cbc:	mov	w0, wzr
   24cc0:	add	sp, sp, #0x1, lsl #12
   24cc4:	ldp	x20, x19, [sp, #64]
   24cc8:	ldp	x22, x21, [sp, #48]
   24ccc:	ldp	x24, x23, [sp, #32]
   24cd0:	ldr	x28, [sp, #16]
   24cd4:	ldp	x29, x30, [sp], #80
   24cd8:	ret
   24cdc:	stp	x29, x30, [sp, #-16]!
   24ce0:	mov	x29, sp
   24ce4:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   24ce8:	ldr	x0, [x0]
   24cec:	ldp	x29, x30, [sp], #16
   24cf0:	ret
   24cf4:	stp	x29, x30, [sp, #-64]!
   24cf8:	stp	x28, x23, [sp, #16]
   24cfc:	stp	x22, x21, [sp, #32]
   24d00:	stp	x20, x19, [sp, #48]
   24d04:	mov	x29, sp
   24d08:	sub	sp, sp, #0x1, lsl #12
   24d0c:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24d10:	add	x8, x8, #0x69d
   24d14:	cmp	x0, #0x0
   24d18:	csel	x20, x8, x0, eq  // eq = none
   24d1c:	cbz	x1, 24eac <scols_init_debug@@SMARTCOLS_2.25+0x12004>
   24d20:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   24d24:	mov	x21, x2
   24d28:	add	x0, x0, #0xb78
   24d2c:	mov	w2, #0x5                   	// #5
   24d30:	mov	x22, x1
   24d34:	bl	7900 <strncmp@plt>
   24d38:	cbnz	w0, 24d50 <scols_init_debug@@SMARTCOLS_2.25+0x11ea8>
   24d3c:	mov	x1, sp
   24d40:	mov	x0, x22
   24d44:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   24d48:	cbz	w0, 24e80 <scols_init_debug@@SMARTCOLS_2.25+0x11fd8>
   24d4c:	add	x22, x22, #0x5
   24d50:	mov	x0, x22
   24d54:	bl	7aa0 <strdup@plt>
   24d58:	mov	x19, x0
   24d5c:	cbz	x0, 24e38 <scols_init_debug@@SMARTCOLS_2.25+0x11f90>
   24d60:	mov	w1, #0x2f                  	// #47
   24d64:	mov	x0, x19
   24d68:	bl	7dc0 <strchr@plt>
   24d6c:	cbz	x0, 24d88 <scols_init_debug@@SMARTCOLS_2.25+0x11ee0>
   24d70:	mov	w23, #0x21                  	// #33
   24d74:	strb	w23, [x0]
   24d78:	mov	w1, #0x2f                  	// #47
   24d7c:	mov	x0, x19
   24d80:	bl	7dc0 <strchr@plt>
   24d84:	cbnz	x0, 24d74 <scols_init_debug@@SMARTCOLS_2.25+0x11ecc>
   24d88:	cbz	x21, 24e14 <scols_init_debug@@SMARTCOLS_2.25+0x11f6c>
   24d8c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   24d90:	add	x0, x0, #0xdeb
   24d94:	mov	w2, #0x3                   	// #3
   24d98:	mov	x1, x22
   24d9c:	bl	7900 <strncmp@plt>
   24da0:	cbz	w0, 24e14 <scols_init_debug@@SMARTCOLS_2.25+0x11f6c>
   24da4:	mov	x0, x21
   24da8:	bl	7aa0 <strdup@plt>
   24dac:	mov	x21, x0
   24db0:	cbz	x0, 24e88 <scols_init_debug@@SMARTCOLS_2.25+0x11fe0>
   24db4:	mov	w1, #0x2f                  	// #47
   24db8:	mov	x0, x21
   24dbc:	bl	7dc0 <strchr@plt>
   24dc0:	cbz	x0, 24ddc <scols_init_debug@@SMARTCOLS_2.25+0x11f34>
   24dc4:	mov	w22, #0x21                  	// #33
   24dc8:	strb	w22, [x0]
   24dcc:	mov	w1, #0x2f                  	// #47
   24dd0:	mov	x0, x21
   24dd4:	bl	7dc0 <strchr@plt>
   24dd8:	cbnz	x0, 24dc8 <scols_init_debug@@SMARTCOLS_2.25+0x11f20>
   24ddc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24de0:	add	x2, x2, #0x9b5
   24de4:	mov	x0, sp
   24de8:	mov	w1, #0x1000                	// #4096
   24dec:	mov	x3, x20
   24df0:	mov	x4, x21
   24df4:	mov	x5, x19
   24df8:	bl	7720 <snprintf@plt>
   24dfc:	mov	w20, w0
   24e00:	mov	x0, x21
   24e04:	bl	7cc0 <free@plt>
   24e08:	cmp	w20, #0xfff
   24e0c:	b.hi	24e38 <scols_init_debug@@SMARTCOLS_2.25+0x11f90>  // b.pmore
   24e10:	b	24e70 <scols_init_debug@@SMARTCOLS_2.25+0x11fc8>
   24e14:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24e18:	add	x2, x2, #0x9cc
   24e1c:	mov	x0, sp
   24e20:	mov	w1, #0x1000                	// #4096
   24e24:	mov	x3, x20
   24e28:	mov	x4, x19
   24e2c:	bl	7720 <snprintf@plt>
   24e30:	cmp	w0, #0xfff
   24e34:	b.ls	24e40 <scols_init_debug@@SMARTCOLS_2.25+0x11f98>  // b.plast
   24e38:	mov	x21, xzr
   24e3c:	b	24e88 <scols_init_debug@@SMARTCOLS_2.25+0x11fe0>
   24e40:	mov	x0, sp
   24e44:	bl	25504 <scols_init_debug@@SMARTCOLS_2.25+0x1265c>
   24e48:	cbnz	x0, 24e78 <scols_init_debug@@SMARTCOLS_2.25+0x11fd0>
   24e4c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24e50:	add	x2, x2, #0x9e0
   24e54:	mov	x0, sp
   24e58:	mov	w1, #0x1000                	// #4096
   24e5c:	mov	x3, x20
   24e60:	mov	x4, x19
   24e64:	bl	7720 <snprintf@plt>
   24e68:	cmp	w0, #0xfff
   24e6c:	b.hi	24e38 <scols_init_debug@@SMARTCOLS_2.25+0x11f90>  // b.pmore
   24e70:	mov	x0, sp
   24e74:	bl	25504 <scols_init_debug@@SMARTCOLS_2.25+0x1265c>
   24e78:	mov	x21, x0
   24e7c:	b	24e88 <scols_init_debug@@SMARTCOLS_2.25+0x11fe0>
   24e80:	ldr	x21, [sp, #32]
   24e84:	mov	x19, xzr
   24e88:	mov	x0, x19
   24e8c:	bl	7cc0 <free@plt>
   24e90:	mov	x0, x21
   24e94:	add	sp, sp, #0x1, lsl #12
   24e98:	ldp	x20, x19, [sp, #48]
   24e9c:	ldp	x22, x21, [sp, #32]
   24ea0:	ldp	x28, x23, [sp, #16]
   24ea4:	ldp	x29, x30, [sp], #64
   24ea8:	ret
   24eac:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   24eb0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24eb4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24eb8:	add	x0, x0, #0xdd3
   24ebc:	add	x1, x1, #0x960
   24ec0:	add	x3, x3, #0x96c
   24ec4:	mov	w2, #0x354                 	// #852
   24ec8:	bl	8140 <__assert_fail@plt>
   24ecc:	stp	x29, x30, [sp, #-48]!
   24ed0:	stp	x22, x21, [sp, #16]
   24ed4:	stp	x20, x19, [sp, #32]
   24ed8:	mov	x29, sp
   24edc:	cbz	x0, 24f24 <scols_init_debug@@SMARTCOLS_2.25+0x1207c>
   24ee0:	mov	x20, x2
   24ee4:	mov	x21, x1
   24ee8:	mov	x1, xzr
   24eec:	mov	x2, xzr
   24ef0:	mov	x19, x3
   24ef4:	bl	23dc8 <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   24ef8:	cbz	x0, 24f2c <scols_init_debug@@SMARTCOLS_2.25+0x12084>
   24efc:	mov	x1, x21
   24f00:	mov	x2, x20
   24f04:	mov	x3, x19
   24f08:	mov	x22, x0
   24f0c:	bl	24ad8 <scols_init_debug@@SMARTCOLS_2.25+0x11c30>
   24f10:	mov	w19, w0
   24f14:	mov	x0, x22
   24f18:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   24f1c:	mov	w0, w19
   24f20:	b	24f30 <scols_init_debug@@SMARTCOLS_2.25+0x12088>
   24f24:	mov	w0, #0xffffffea            	// #-22
   24f28:	b	24f30 <scols_init_debug@@SMARTCOLS_2.25+0x12088>
   24f2c:	mov	w0, #0xfffffff4            	// #-12
   24f30:	ldp	x20, x19, [sp, #32]
   24f34:	ldp	x22, x21, [sp, #16]
   24f38:	ldp	x29, x30, [sp], #48
   24f3c:	ret
   24f40:	sub	sp, sp, #0x40
   24f44:	stp	x20, x19, [sp, #48]
   24f48:	mov	x19, x1
   24f4c:	mov	x1, xzr
   24f50:	mov	x2, xzr
   24f54:	stp	x29, x30, [sp, #16]
   24f58:	stp	x22, x21, [sp, #32]
   24f5c:	add	x29, sp, #0x10
   24f60:	str	xzr, [sp, #8]
   24f64:	bl	23dc8 <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   24f68:	mov	x20, x0
   24f6c:	cbz	x0, 24ff0 <scols_init_debug@@SMARTCOLS_2.25+0x12148>
   24f70:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24f74:	add	x2, x2, #0x92b
   24f78:	add	x1, sp, #0x8
   24f7c:	mov	x0, x20
   24f80:	bl	224a0 <scols_init_debug@@SMARTCOLS_2.25+0xf5f8>
   24f84:	cmp	w0, #0x1
   24f88:	mov	w21, wzr
   24f8c:	b.lt	24ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1214c>  // b.tstop
   24f90:	ldr	x22, [sp, #8]
   24f94:	cbz	x22, 24ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1214c>
   24f98:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24f9c:	add	x1, x1, #0x933
   24fa0:	mov	w2, #0x4                   	// #4
   24fa4:	mov	x0, x22
   24fa8:	bl	7900 <strncmp@plt>
   24fac:	cbz	w0, 24fd0 <scols_init_debug@@SMARTCOLS_2.25+0x12128>
   24fb0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   24fb4:	add	x1, x1, #0x938
   24fb8:	mov	w2, #0x11                  	// #17
   24fbc:	mov	x0, x22
   24fc0:	bl	7900 <strncmp@plt>
   24fc4:	cmp	w0, #0x0
   24fc8:	cset	w21, eq  // eq = none
   24fcc:	b	24ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1214c>
   24fd0:	add	x0, x22, #0x4
   24fd4:	mov	w1, #0x2d                  	// #45
   24fd8:	bl	7b10 <strrchr@plt>
   24fdc:	cbz	x0, 24ff0 <scols_init_debug@@SMARTCOLS_2.25+0x12148>
   24fe0:	ldrb	w8, [x0, #1]
   24fe4:	cmp	w8, #0x0
   24fe8:	cset	w21, ne  // ne = any
   24fec:	b	24ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1214c>
   24ff0:	mov	w21, wzr
   24ff4:	mov	x0, x20
   24ff8:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   24ffc:	ldr	x0, [sp, #8]
   25000:	cbz	x19, 2500c <scols_init_debug@@SMARTCOLS_2.25+0x12164>
   25004:	str	x0, [x19]
   25008:	b	25010 <scols_init_debug@@SMARTCOLS_2.25+0x12168>
   2500c:	bl	7cc0 <free@plt>
   25010:	mov	w0, w21
   25014:	ldp	x20, x19, [sp, #48]
   25018:	ldp	x22, x21, [sp, #32]
   2501c:	ldp	x29, x30, [sp, #16]
   25020:	add	sp, sp, #0x40
   25024:	ret
   25028:	stp	x29, x30, [sp, #-32]!
   2502c:	mov	x29, sp
   25030:	add	x3, x29, #0x18
   25034:	mov	x1, xzr
   25038:	mov	x2, xzr
   2503c:	str	x19, [sp, #16]
   25040:	mov	x19, x0
   25044:	bl	24ecc <scols_init_debug@@SMARTCOLS_2.25+0x12024>
   25048:	ldr	x8, [x29, #24]
   2504c:	cmp	x8, x19
   25050:	ldr	x19, [sp, #16]
   25054:	cset	w8, eq  // eq = none
   25058:	cmp	w0, #0x0
   2505c:	csinv	w0, w8, wzr, eq  // eq = none
   25060:	ldp	x29, x30, [sp], #32
   25064:	ret
   25068:	stp	x29, x30, [sp, #-80]!
   2506c:	stp	x28, x25, [sp, #16]
   25070:	stp	x24, x23, [sp, #32]
   25074:	stp	x22, x21, [sp, #48]
   25078:	stp	x20, x19, [sp, #64]
   2507c:	mov	x29, sp
   25080:	sub	sp, sp, #0x1, lsl #12
   25084:	mov	x19, x4
   25088:	mov	x21, x3
   2508c:	mov	x22, x2
   25090:	mov	x23, x1
   25094:	mov	x24, x0
   25098:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   2509c:	cbz	x0, 25164 <scols_init_debug@@SMARTCOLS_2.25+0x122bc>
   250a0:	ldrb	w8, [x0, #32]
   250a4:	mov	x20, x0
   250a8:	tbnz	w8, #1, 25164 <scols_init_debug@@SMARTCOLS_2.25+0x122bc>
   250ac:	tbnz	w8, #0, 25120 <scols_init_debug@@SMARTCOLS_2.25+0x12278>
   250b0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   250b4:	orr	w8, w8, #0x2
   250b8:	add	x3, x3, #0x3c6
   250bc:	mov	x1, sp
   250c0:	mov	w2, #0xfff                 	// #4095
   250c4:	mov	x0, x24
   250c8:	strb	w8, [x20, #32]
   250cc:	mov	x25, sp
   250d0:	bl	220f8 <scols_init_debug@@SMARTCOLS_2.25+0xf250>
   250d4:	tbnz	x0, #63, 25168 <scols_init_debug@@SMARTCOLS_2.25+0x122c0>
   250d8:	strb	wzr, [x25, x0]
   250dc:	mov	x0, sp
   250e0:	mov	w1, #0x2f                  	// #47
   250e4:	bl	7b10 <strrchr@plt>
   250e8:	cbz	x0, 25184 <scols_init_debug@@SMARTCOLS_2.25+0x122dc>
   250ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   250f0:	add	x0, x0, #0x1
   250f4:	add	x2, x20, #0x10
   250f8:	add	x3, x20, #0x14
   250fc:	add	x4, x20, #0x18
   25100:	add	x5, x20, #0x1c
   25104:	add	x1, x1, #0x94a
   25108:	bl	8000 <__isoc99_sscanf@plt>
   2510c:	cmp	w0, #0x4
   25110:	b.ne	25184 <scols_init_debug@@SMARTCOLS_2.25+0x122dc>  // b.any
   25114:	ldrb	w8, [x20, #32]
   25118:	orr	w8, w8, #0x1
   2511c:	strb	w8, [x20, #32]
   25120:	cbz	x23, 2512c <scols_init_debug@@SMARTCOLS_2.25+0x12284>
   25124:	ldr	w8, [x20, #16]
   25128:	str	w8, [x23]
   2512c:	cbz	x22, 25138 <scols_init_debug@@SMARTCOLS_2.25+0x12290>
   25130:	ldr	w8, [x20, #20]
   25134:	str	w8, [x22]
   25138:	cbz	x21, 25144 <scols_init_debug@@SMARTCOLS_2.25+0x1229c>
   2513c:	ldr	w8, [x20, #24]
   25140:	str	w8, [x21]
   25144:	cbz	x19, 25150 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>
   25148:	ldr	w8, [x20, #28]
   2514c:	str	w8, [x19]
   25150:	ldrb	w8, [x20, #32]
   25154:	mov	w0, wzr
   25158:	and	w8, w8, #0xfffffffd
   2515c:	strb	w8, [x20, #32]
   25160:	b	25168 <scols_init_debug@@SMARTCOLS_2.25+0x122c0>
   25164:	mov	w0, #0xffffffea            	// #-22
   25168:	add	sp, sp, #0x1, lsl #12
   2516c:	ldp	x20, x19, [sp, #64]
   25170:	ldp	x22, x21, [sp, #48]
   25174:	ldp	x24, x23, [sp, #32]
   25178:	ldp	x28, x25, [sp, #16]
   2517c:	ldp	x29, x30, [sp], #80
   25180:	ret
   25184:	mov	w0, #0xffffffff            	// #-1
   25188:	b	25168 <scols_init_debug@@SMARTCOLS_2.25+0x122c0>
   2518c:	stp	x29, x30, [sp, #-48]!
   25190:	str	x28, [sp, #16]
   25194:	stp	x20, x19, [sp, #32]
   25198:	mov	x29, sp
   2519c:	sub	sp, sp, #0x400
   251a0:	mov	x8, x0
   251a4:	mov	x0, xzr
   251a8:	cbz	x1, 25214 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   251ac:	mov	x4, x2
   251b0:	cbz	x2, 25214 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   251b4:	mov	x2, sp
   251b8:	mov	w3, #0x400                 	// #1024
   251bc:	mov	x0, x8
   251c0:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x12380>
   251c4:	cbz	x0, 25214 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   251c8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   251cc:	add	x1, x1, #0xe2c
   251d0:	mov	x0, sp
   251d4:	bl	77f0 <fopen@plt>
   251d8:	cbz	x0, 25214 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   251dc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   251e0:	add	x1, x1, #0x956
   251e4:	mov	x2, sp
   251e8:	mov	x19, x0
   251ec:	bl	78d0 <__isoc99_fscanf@plt>
   251f0:	mov	w20, w0
   251f4:	mov	x0, x19
   251f8:	bl	77a0 <fclose@plt>
   251fc:	cmp	w20, #0x1
   25200:	b.ne	25210 <scols_init_debug@@SMARTCOLS_2.25+0x12368>  // b.any
   25204:	mov	x0, sp
   25208:	bl	7aa0 <strdup@plt>
   2520c:	b	25214 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   25210:	mov	x0, xzr
   25214:	add	sp, sp, #0x400
   25218:	ldp	x20, x19, [sp, #32]
   2521c:	ldr	x28, [sp, #16]
   25220:	ldp	x29, x30, [sp], #48
   25224:	ret
   25228:	stp	x29, x30, [sp, #-64]!
   2522c:	mov	x29, sp
   25230:	stp	x22, x21, [sp, #32]
   25234:	stp	x20, x19, [sp, #48]
   25238:	mov	x22, x4
   2523c:	mov	x20, x3
   25240:	mov	x19, x2
   25244:	mov	x21, x1
   25248:	add	x1, x29, #0x1c
   2524c:	mov	x2, xzr
   25250:	mov	x3, xzr
   25254:	mov	x4, xzr
   25258:	str	x23, [sp, #16]
   2525c:	mov	x23, x0
   25260:	bl	25068 <scols_init_debug@@SMARTCOLS_2.25+0x121c0>
   25264:	mov	w8, w0
   25268:	mov	x0, xzr
   2526c:	cbnz	w8, 252ec <scols_init_debug@@SMARTCOLS_2.25+0x12444>
   25270:	mov	x0, x23
   25274:	bl	21204 <scols_init_debug@@SMARTCOLS_2.25+0xe35c>
   25278:	ldr	w6, [x29, #28]
   2527c:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   25280:	add	x8, x8, #0x69d
   25284:	cmp	x0, #0x0
   25288:	csel	x3, x8, x0, eq  // eq = none
   2528c:	cbz	x22, 252b8 <scols_init_debug@@SMARTCOLS_2.25+0x12410>
   25290:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   25294:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   25298:	add	x2, x2, #0xa48
   2529c:	add	x4, x4, #0xa5f
   252a0:	mov	x0, x19
   252a4:	mov	x1, x20
   252a8:	mov	x5, x21
   252ac:	mov	x7, x22
   252b0:	bl	7720 <snprintf@plt>
   252b4:	b	252d8 <scols_init_debug@@SMARTCOLS_2.25+0x12430>
   252b8:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   252bc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   252c0:	add	x2, x2, #0xa6a
   252c4:	add	x4, x4, #0xa5f
   252c8:	mov	x0, x19
   252cc:	mov	x1, x20
   252d0:	mov	x5, x21
   252d4:	bl	7720 <snprintf@plt>
   252d8:	sxtw	x8, w0
   252dc:	cmp	x8, x20
   252e0:	csel	x8, x19, xzr, cc  // cc = lo, ul, last
   252e4:	cmp	w0, #0x0
   252e8:	csel	x0, xzr, x8, lt  // lt = tstop
   252ec:	ldp	x20, x19, [sp, #48]
   252f0:	ldp	x22, x21, [sp, #32]
   252f4:	ldr	x23, [sp, #16]
   252f8:	ldp	x29, x30, [sp], #64
   252fc:	ret
   25300:	stp	x29, x30, [sp, #-32]!
   25304:	str	x28, [sp, #16]
   25308:	mov	x29, sp
   2530c:	sub	sp, sp, #0x1, lsl #12
   25310:	sub	sp, sp, #0x80
   25314:	cbz	x1, 25358 <scols_init_debug@@SMARTCOLS_2.25+0x124b0>
   25318:	add	x2, sp, #0x80
   2531c:	mov	w3, #0x1000                	// #4096
   25320:	mov	x4, xzr
   25324:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x12380>
   25328:	cbz	x0, 2535c <scols_init_debug@@SMARTCOLS_2.25+0x124b4>
   2532c:	add	x0, sp, #0x80
   25330:	mov	x1, sp
   25334:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   25338:	ldr	w8, [sp, #16]
   2533c:	cmp	w0, #0x0
   25340:	cset	w9, eq  // eq = none
   25344:	and	w8, w8, #0xf000
   25348:	cmp	w8, #0x4, lsl #12
   2534c:	cset	w8, eq  // eq = none
   25350:	and	w0, w9, w8
   25354:	b	2535c <scols_init_debug@@SMARTCOLS_2.25+0x124b4>
   25358:	mov	w0, wzr
   2535c:	add	sp, sp, #0x1, lsl #12
   25360:	add	sp, sp, #0x80
   25364:	ldr	x28, [sp, #16]
   25368:	ldp	x29, x30, [sp], #32
   2536c:	ret
   25370:	stp	x29, x30, [sp, #-32]!
   25374:	str	x28, [sp, #16]
   25378:	mov	x29, sp
   2537c:	sub	sp, sp, #0x1, lsl #12
   25380:	sub	sp, sp, #0x80
   25384:	mov	x2, x1
   25388:	add	x1, sp, #0x80
   2538c:	bl	253bc <scols_init_debug@@SMARTCOLS_2.25+0x12514>
   25390:	cbz	x0, 253a8 <scols_init_debug@@SMARTCOLS_2.25+0x12500>
   25394:	add	x0, sp, #0x80
   25398:	mov	x1, sp
   2539c:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   253a0:	cmp	w0, #0x0
   253a4:	cset	w0, eq  // eq = none
   253a8:	add	sp, sp, #0x1, lsl #12
   253ac:	add	sp, sp, #0x80
   253b0:	ldr	x28, [sp, #16]
   253b4:	ldp	x29, x30, [sp], #32
   253b8:	ret
   253bc:	sub	sp, sp, #0x50
   253c0:	stp	x29, x30, [sp, #32]
   253c4:	add	x29, sp, #0x20
   253c8:	stp	x20, x19, [sp, #64]
   253cc:	mov	x20, x2
   253d0:	mov	x19, x1
   253d4:	add	x1, x29, #0x1c
   253d8:	add	x2, x29, #0x18
   253dc:	sub	x3, x29, #0x4
   253e0:	sub	x4, x29, #0x8
   253e4:	str	x21, [sp, #48]
   253e8:	mov	x21, x0
   253ec:	bl	25068 <scols_init_debug@@SMARTCOLS_2.25+0x121c0>
   253f0:	cbz	w0, 253fc <scols_init_debug@@SMARTCOLS_2.25+0x12554>
   253f4:	mov	x0, xzr
   253f8:	b	25458 <scols_init_debug@@SMARTCOLS_2.25+0x125b0>
   253fc:	mov	x0, x21
   25400:	bl	21204 <scols_init_debug@@SMARTCOLS_2.25+0xe35c>
   25404:	ldp	w6, w5, [x29, #24]
   25408:	ldp	w8, w7, [x29, #-8]
   2540c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   25410:	add	x9, x9, #0x69d
   25414:	cmp	x0, #0x0
   25418:	csel	x3, x9, x0, eq  // eq = none
   2541c:	cbz	x20, 25430 <scols_init_debug@@SMARTCOLS_2.25+0x12588>
   25420:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   25424:	str	x20, [sp, #8]
   25428:	add	x2, x2, #0xa7e
   2542c:	b	25438 <scols_init_debug@@SMARTCOLS_2.25+0x12590>
   25430:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   25434:	add	x2, x2, #0xaa8
   25438:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   2543c:	add	x4, x4, #0xa9a
   25440:	mov	w1, #0x1000                	// #4096
   25444:	mov	x0, x19
   25448:	str	w8, [sp]
   2544c:	bl	7720 <snprintf@plt>
   25450:	cmp	w0, #0xfff
   25454:	csel	x0, xzr, x19, hi  // hi = pmore
   25458:	ldp	x20, x19, [sp, #64]
   2545c:	ldr	x21, [sp, #48]
   25460:	ldp	x29, x30, [sp, #32]
   25464:	add	sp, sp, #0x50
   25468:	ret
   2546c:	stp	x29, x30, [sp, #-48]!
   25470:	str	x28, [sp, #16]
   25474:	stp	x20, x19, [sp, #32]
   25478:	mov	x29, sp
   2547c:	sub	sp, sp, #0x2, lsl #12
   25480:	sub	sp, sp, #0x80
   25484:	mov	x19, x1
   25488:	add	x1, sp, #0x1, lsl #12
   2548c:	add	x1, x1, #0x80
   25490:	mov	x2, xzr
   25494:	bl	253bc <scols_init_debug@@SMARTCOLS_2.25+0x12514>
   25498:	cbz	x0, 254ec <scols_init_debug@@SMARTCOLS_2.25+0x12644>
   2549c:	add	x0, sp, #0x1, lsl #12
   254a0:	add	x0, x0, #0x80
   254a4:	mov	x1, sp
   254a8:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   254ac:	cbz	w0, 254b8 <scols_init_debug@@SMARTCOLS_2.25+0x12610>
   254b0:	mov	w0, wzr
   254b4:	b	254ec <scols_init_debug@@SMARTCOLS_2.25+0x12644>
   254b8:	add	x0, sp, #0x1, lsl #12
   254bc:	add	x0, x0, #0x80
   254c0:	add	x1, sp, #0x80
   254c4:	mov	w2, #0xfff                 	// #4095
   254c8:	add	x20, sp, #0x80
   254cc:	bl	75e0 <readlink@plt>
   254d0:	tbnz	x0, #63, 254b0 <scols_init_debug@@SMARTCOLS_2.25+0x12608>
   254d4:	strb	wzr, [x20, x0]
   254d8:	add	x0, sp, #0x80
   254dc:	mov	x1, x19
   254e0:	bl	7f90 <strstr@plt>
   254e4:	cmp	x0, #0x0
   254e8:	cset	w0, ne  // ne = any
   254ec:	add	sp, sp, #0x2, lsl #12
   254f0:	add	sp, sp, #0x80
   254f4:	ldp	x20, x19, [sp, #32]
   254f8:	ldr	x28, [sp, #16]
   254fc:	ldp	x29, x30, [sp], #48
   25500:	ret
   25504:	sub	sp, sp, #0x30
   25508:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12158>
   2550c:	stp	x29, x30, [sp, #16]
   25510:	add	x29, sp, #0x10
   25514:	add	x1, x1, #0xe2c
   25518:	stp	x20, x19, [sp, #32]
   2551c:	stur	wzr, [x29, #-4]
   25520:	str	wzr, [sp, #8]
   25524:	bl	77f0 <fopen@plt>
   25528:	cbz	x0, 25560 <scols_init_debug@@SMARTCOLS_2.25+0x126b8>
   2552c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x15158>
   25530:	add	x1, x1, #0x8a0
   25534:	sub	x2, x29, #0x4
   25538:	add	x3, sp, #0x8
   2553c:	mov	x19, x0
   25540:	bl	78d0 <__isoc99_fscanf@plt>
   25544:	cmp	w0, #0x2
   25548:	b.ne	25568 <scols_init_debug@@SMARTCOLS_2.25+0x126c0>  // b.any
   2554c:	ldur	w0, [x29, #-4]
   25550:	ldr	w1, [sp, #8]
   25554:	bl	7730 <gnu_dev_makedev@plt>
   25558:	mov	x20, x0
   2555c:	b	2556c <scols_init_debug@@SMARTCOLS_2.25+0x126c4>
   25560:	mov	x20, xzr
   25564:	b	25574 <scols_init_debug@@SMARTCOLS_2.25+0x126cc>
   25568:	mov	x20, xzr
   2556c:	mov	x0, x19
   25570:	bl	77a0 <fclose@plt>
   25574:	mov	x0, x20
   25578:	ldp	x20, x19, [sp, #32]
   2557c:	ldp	x29, x30, [sp, #16]
   25580:	add	sp, sp, #0x30
   25584:	ret
   25588:	mov	x1, x0
   2558c:	mov	x0, xzr
   25590:	mov	x2, xzr
   25594:	b	24cf4 <scols_init_debug@@SMARTCOLS_2.25+0x11e4c>
   25598:	sub	sp, sp, #0xb0
   2559c:	stp	x29, x30, [sp, #128]
   255a0:	stp	x22, x21, [sp, #144]
   255a4:	stp	x20, x19, [sp, #160]
   255a8:	add	x29, sp, #0x80
   255ac:	mov	x21, x2
   255b0:	mov	x19, x1
   255b4:	mov	x20, x0
   255b8:	bl	24328 <scols_init_debug@@SMARTCOLS_2.25+0x11480>
   255bc:	cbz	x0, 2563c <scols_init_debug@@SMARTCOLS_2.25+0x12794>
   255c0:	mov	x22, x0
   255c4:	bl	7440 <strlen@plt>
   255c8:	add	x8, x0, #0x6
   255cc:	cmp	x8, x21
   255d0:	b.hi	25638 <scols_init_debug@@SMARTCOLS_2.25+0x12790>  // b.pmore
   255d4:	add	x8, x19, #0x5
   255d8:	add	x2, x0, #0x1
   255dc:	mov	x0, x8
   255e0:	mov	x1, x22
   255e4:	bl	73a0 <memmove@plt>
   255e8:	mov	w8, #0x642f                	// #25647
   255ec:	movk	w8, #0x7665, lsl #16
   255f0:	mov	w9, #0x2f                  	// #47
   255f4:	mov	x1, sp
   255f8:	mov	x0, x19
   255fc:	str	w8, [x19]
   25600:	strb	w9, [x19, #4]
   25604:	bl	25788 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   25608:	cbnz	w0, 25638 <scols_init_debug@@SMARTCOLS_2.25+0x12790>
   2560c:	ldr	w8, [sp, #16]
   25610:	and	w8, w8, #0xf000
   25614:	cmp	w8, #0x6, lsl #12
   25618:	b.ne	25638 <scols_init_debug@@SMARTCOLS_2.25+0x12790>  // b.any
   2561c:	ldr	x21, [sp, #32]
   25620:	mov	x0, x20
   25624:	bl	21358 <scols_init_debug@@SMARTCOLS_2.25+0xe4b0>
   25628:	ldr	x8, [x0]
   2562c:	cmp	x21, x8
   25630:	csel	x0, x19, xzr, eq  // eq = none
   25634:	b	2563c <scols_init_debug@@SMARTCOLS_2.25+0x12794>
   25638:	mov	x0, xzr
   2563c:	ldp	x20, x19, [sp, #160]
   25640:	ldp	x22, x21, [sp, #144]
   25644:	ldp	x29, x30, [sp, #128]
   25648:	add	sp, sp, #0xb0
   2564c:	ret
   25650:	stp	x29, x30, [sp, #-48]!
   25654:	stp	x20, x19, [sp, #32]
   25658:	mov	x19, x2
   2565c:	mov	x20, x1
   25660:	mov	x1, xzr
   25664:	mov	x2, xzr
   25668:	str	x21, [sp, #16]
   2566c:	mov	x29, sp
   25670:	bl	23dc8 <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   25674:	cbz	x0, 25698 <scols_init_debug@@SMARTCOLS_2.25+0x127f0>
   25678:	mov	x1, x20
   2567c:	mov	x2, x19
   25680:	mov	x21, x0
   25684:	bl	25598 <scols_init_debug@@SMARTCOLS_2.25+0x126f0>
   25688:	mov	x19, x0
   2568c:	mov	x0, x21
   25690:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   25694:	mov	x0, x19
   25698:	ldp	x20, x19, [sp, #32]
   2569c:	ldr	x21, [sp, #16]
   256a0:	ldp	x29, x30, [sp], #48
   256a4:	ret
   256a8:	stp	x29, x30, [sp, #-48]!
   256ac:	stp	x20, x19, [sp, #32]
   256b0:	mov	x19, x2
   256b4:	mov	x20, x1
   256b8:	mov	x1, xzr
   256bc:	mov	x2, xzr
   256c0:	str	x21, [sp, #16]
   256c4:	mov	x29, sp
   256c8:	bl	23dc8 <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   256cc:	cbz	x0, 256f0 <scols_init_debug@@SMARTCOLS_2.25+0x12848>
   256d0:	mov	x1, x20
   256d4:	mov	x2, x19
   256d8:	mov	x21, x0
   256dc:	bl	24328 <scols_init_debug@@SMARTCOLS_2.25+0x11480>
   256e0:	mov	x19, x0
   256e4:	mov	x0, x21
   256e8:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   256ec:	mov	x0, x19
   256f0:	ldp	x20, x19, [sp, #32]
   256f4:	ldr	x21, [sp, #16]
   256f8:	ldp	x29, x30, [sp], #48
   256fc:	ret
   25700:	stp	x29, x30, [sp, #-48]!
   25704:	str	x28, [sp, #16]
   25708:	stp	x20, x19, [sp, #32]
   2570c:	mov	x29, sp
   25710:	sub	sp, sp, #0x1, lsl #12
   25714:	sub	sp, sp, #0x10
   25718:	mov	x1, xzr
   2571c:	mov	x2, xzr
   25720:	bl	23dc8 <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   25724:	cbz	x0, 25754 <scols_init_debug@@SMARTCOLS_2.25+0x128ac>
   25728:	add	x1, sp, #0xc
   2572c:	mov	w2, #0x1001                	// #4097
   25730:	mov	x19, x0
   25734:	bl	24328 <scols_init_debug@@SMARTCOLS_2.25+0x11480>
   25738:	mov	x1, x0
   2573c:	mov	x0, x19
   25740:	bl	24514 <scols_init_debug@@SMARTCOLS_2.25+0x1166c>
   25744:	mov	w20, w0
   25748:	mov	x0, x19
   2574c:	bl	20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe108>
   25750:	b	25758 <scols_init_debug@@SMARTCOLS_2.25+0x128b0>
   25754:	mov	w20, wzr
   25758:	mov	w0, w20
   2575c:	add	sp, sp, #0x1, lsl #12
   25760:	add	sp, sp, #0x10
   25764:	ldp	x20, x19, [sp, #32]
   25768:	ldr	x28, [sp, #16]
   2576c:	ldp	x29, x30, [sp], #48
   25770:	ret
   25774:	nop
   25778:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x27158>
   2577c:	mov	x1, #0x0                   	// #0
   25780:	ldr	x2, [x2, #2016]
   25784:	b	7660 <__cxa_atexit@plt>
   25788:	mov	x2, x1
   2578c:	mov	x1, x0
   25790:	mov	w0, #0x0                   	// #0
   25794:	b	81a0 <__xstat@plt>
   25798:	mov	x2, x1
   2579c:	mov	w1, w0
   257a0:	mov	w0, #0x0                   	// #0
   257a4:	b	7f80 <__fxstat@plt>
   257a8:	mov	x4, x1
   257ac:	mov	x5, x2
   257b0:	mov	w1, w0
   257b4:	mov	x2, x4
   257b8:	mov	w0, #0x0                   	// #0
   257bc:	mov	w4, w3
   257c0:	mov	x3, x5
   257c4:	b	82e0 <__fxstatat@plt>

Disassembly of section .fini:

00000000000257c8 <.fini>:
   257c8:	stp	x29, x30, [sp, #-16]!
   257cc:	mov	x29, sp
   257d0:	ldp	x29, x30, [sp], #16
   257d4:	ret
