============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 13 2023  09:25:33 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[1]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1888
= Slack Time                     2992
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------------------------
                     Pin                   Edge       Cell        Fanout Load Slew Delay  Arrival Required 
                                                                         (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------------------------
       B[1]                            (u) ^                           9 10.8    0    +0      400     3392 
       alu_inst/add_45_12/g6/in_1          ^                                          +0      400     3392 
       alu_inst/add_45_12/g6/z         (u) v     unmapped_nor2         1  1.2    0   +58      458     3450 
       alu_inst/add_45_12/g12/in_0         v                                          +0      458     3450 
       alu_inst/add_45_12/g12/z        (u) ^     unmapped_not          2  2.4    0   +33      490     3483 
       alu_inst/add_45_12/g13/in_1         ^                                          +0      490     3483 
       alu_inst/add_45_12/g13/z        (u) v     unmapped_nand2        1  1.2    0   +58      548     3540 
       alu_inst/add_45_12/g14/in_1         v                                          +0      548     3540 
       alu_inst/add_45_12/g14/z        (u) ^     unmapped_nand2        3  3.6    0   +76      624     3616 
       alu_inst/add_45_12/g20/in_0         ^                                          +0      624     3616 
       alu_inst/add_45_12/g20/z        (u) v     unmapped_nand2        1  1.2    0   +58      681     3673 
       alu_inst/add_45_12/g21/in_1         v                                          +0      681     3673 
       alu_inst/add_45_12/g21/z        (u) ^     unmapped_nand2        1  1.2    0   +58      738     3731 
       alu_inst/add_45_12/g30/in_0         ^                                          +0      738     3731 
       alu_inst/add_45_12/g30/z        (u) ^     unmapped_xnor2        6  7.2    0  +169      907     3900 
       alu_inst/gte_45_15/g16/in_0         ^                                          +0      907     3900 
       alu_inst/gte_45_15/g16/z        (u) v     unmapped_nor2         2  2.4    0   +68      975     3968 
       alu_inst/gte_45_15/g26/in_1         v                                          +0      975     3968 
       alu_inst/gte_45_15/g26/z        (u) ^     unmapped_nor2         1  1.2    0   +58     1033     4025 
       alu_inst/gte_45_15/g30/in_0         ^                                          +0     1033     4025 
       alu_inst/gte_45_15/g30/z        (u) v     unmapped_nand2        1  1.2    0   +58     1090     4083 
       alu_inst/gte_45_15/g31/in_1         v                                          +0     1090     4083 
       alu_inst/gte_45_15/g31/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1148     4140 
       alu_inst/gte_45_15/g48/in_0         ^                                          +0     1148     4140 
       alu_inst/gte_45_15/g48/z        (u) v     unmapped_not          1  1.2    0   +22     1170     4162 
       alu_inst/gte_45_15/g34/in_1         v                                          +0     1170     4162 
       alu_inst/gte_45_15/g34/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1228     4220 
       alu_inst/mux_Cout_45_15/g1/sel0     ^                                          +0     1228     4220 
       alu_inst/mux_Cout_45_15/g1/z    (u) ^     unmapped_bmux3        1  1.2    0  +131     1359     4351 
       alu_inst/mux_Cout_16_3/g1/data3     ^                                          +0     1359     4351 
       alu_inst/mux_Cout_16_3/g1/z     (u) ^     unmapped_bmux20       2  2.4    0  +530     1888     4881 
       alu_inst/Cout_reg/d             <<< ^     unmapped_d_flop                      +0     1888     4881 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:14:44 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[1]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1888
= Slack Time                     2992
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------------------------
                     Pin                   Edge       Cell        Fanout Load Slew Delay  Arrival Required 
                                                                         (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------------------------
       B[1]                            (u) ^                           9 10.8    0    +0      400     3392 
       alu_inst/add_45_12/g6/in_1          ^                                          +0      400     3392 
       alu_inst/add_45_12/g6/z         (u) v     unmapped_nor2         1  1.2    0   +58      458     3450 
       alu_inst/add_45_12/g12/in_0         v                                          +0      458     3450 
       alu_inst/add_45_12/g12/z        (u) ^     unmapped_not          2  2.4    0   +33      490     3483 
       alu_inst/add_45_12/g13/in_1         ^                                          +0      490     3483 
       alu_inst/add_45_12/g13/z        (u) v     unmapped_nand2        1  1.2    0   +58      548     3540 
       alu_inst/add_45_12/g14/in_1         v                                          +0      548     3540 
       alu_inst/add_45_12/g14/z        (u) ^     unmapped_nand2        3  3.6    0   +76      624     3616 
       alu_inst/add_45_12/g20/in_0         ^                                          +0      624     3616 
       alu_inst/add_45_12/g20/z        (u) v     unmapped_nand2        1  1.2    0   +58      681     3673 
       alu_inst/add_45_12/g21/in_1         v                                          +0      681     3673 
       alu_inst/add_45_12/g21/z        (u) ^     unmapped_nand2        1  1.2    0   +58      738     3731 
       alu_inst/add_45_12/g30/in_0         ^                                          +0      738     3731 
       alu_inst/add_45_12/g30/z        (u) ^     unmapped_xnor2        6  7.2    0  +169      907     3900 
       alu_inst/gte_45_15/g16/in_0         ^                                          +0      907     3900 
       alu_inst/gte_45_15/g16/z        (u) v     unmapped_nor2         2  2.4    0   +68      975     3968 
       alu_inst/gte_45_15/g26/in_1         v                                          +0      975     3968 
       alu_inst/gte_45_15/g26/z        (u) ^     unmapped_nor2         1  1.2    0   +58     1033     4025 
       alu_inst/gte_45_15/g30/in_0         ^                                          +0     1033     4025 
       alu_inst/gte_45_15/g30/z        (u) v     unmapped_nand2        1  1.2    0   +58     1090     4083 
       alu_inst/gte_45_15/g31/in_1         v                                          +0     1090     4083 
       alu_inst/gte_45_15/g31/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1148     4140 
       alu_inst/gte_45_15/g48/in_0         ^                                          +0     1148     4140 
       alu_inst/gte_45_15/g48/z        (u) v     unmapped_not          1  1.2    0   +22     1170     4162 
       alu_inst/gte_45_15/g34/in_1         v                                          +0     1170     4162 
       alu_inst/gte_45_15/g34/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1228     4220 
       alu_inst/mux_Cout_45_15/g1/sel0     ^                                          +0     1228     4220 
       alu_inst/mux_Cout_45_15/g1/z    (u) ^     unmapped_bmux3        1  1.2    0  +131     1359     4351 
       alu_inst/mux_Cout_16_3/g1/data3     ^                                          +0     1359     4351 
       alu_inst/mux_Cout_16_3/g1/z     (u) ^     unmapped_bmux20       2  2.4    0  +530     1888     4881 
       alu_inst/Cout_reg/d             <<< ^     unmapped_d_flop                      +0     1888     4881 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:18:30 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[1]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1888
= Slack Time                     2992
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------------------------
                     Pin                   Edge       Cell        Fanout Load Slew Delay  Arrival Required 
                                                                         (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------------------------
       B[1]                            (u) ^                           9 10.8    0    +0      400     3392 
       alu_inst/add_45_12/g6/in_1          ^                                          +0      400     3392 
       alu_inst/add_45_12/g6/z         (u) v     unmapped_nor2         1  1.2    0   +58      458     3450 
       alu_inst/add_45_12/g12/in_0         v                                          +0      458     3450 
       alu_inst/add_45_12/g12/z        (u) ^     unmapped_not          2  2.4    0   +33      490     3483 
       alu_inst/add_45_12/g13/in_1         ^                                          +0      490     3483 
       alu_inst/add_45_12/g13/z        (u) v     unmapped_nand2        1  1.2    0   +58      548     3540 
       alu_inst/add_45_12/g14/in_1         v                                          +0      548     3540 
       alu_inst/add_45_12/g14/z        (u) ^     unmapped_nand2        3  3.6    0   +76      624     3616 
       alu_inst/add_45_12/g20/in_0         ^                                          +0      624     3616 
       alu_inst/add_45_12/g20/z        (u) v     unmapped_nand2        1  1.2    0   +58      681     3673 
       alu_inst/add_45_12/g21/in_1         v                                          +0      681     3673 
       alu_inst/add_45_12/g21/z        (u) ^     unmapped_nand2        1  1.2    0   +58      738     3731 
       alu_inst/add_45_12/g30/in_0         ^                                          +0      738     3731 
       alu_inst/add_45_12/g30/z        (u) ^     unmapped_xnor2        6  7.2    0  +169      907     3900 
       alu_inst/gte_45_15/g16/in_0         ^                                          +0      907     3900 
       alu_inst/gte_45_15/g16/z        (u) v     unmapped_nor2         2  2.4    0   +68      975     3968 
       alu_inst/gte_45_15/g26/in_1         v                                          +0      975     3968 
       alu_inst/gte_45_15/g26/z        (u) ^     unmapped_nor2         1  1.2    0   +58     1033     4025 
       alu_inst/gte_45_15/g30/in_0         ^                                          +0     1033     4025 
       alu_inst/gte_45_15/g30/z        (u) v     unmapped_nand2        1  1.2    0   +58     1090     4083 
       alu_inst/gte_45_15/g31/in_1         v                                          +0     1090     4083 
       alu_inst/gte_45_15/g31/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1148     4140 
       alu_inst/gte_45_15/g48/in_0         ^                                          +0     1148     4140 
       alu_inst/gte_45_15/g48/z        (u) v     unmapped_not          1  1.2    0   +22     1170     4162 
       alu_inst/gte_45_15/g34/in_1         v                                          +0     1170     4162 
       alu_inst/gte_45_15/g34/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1228     4220 
       alu_inst/mux_Cout_45_15/g1/sel0     ^                                          +0     1228     4220 
       alu_inst/mux_Cout_45_15/g1/z    (u) ^     unmapped_bmux3        1  1.2    0  +131     1359     4351 
       alu_inst/mux_Cout_16_3/g1/data3     ^                                          +0     1359     4351 
       alu_inst/mux_Cout_16_3/g1/z     (u) ^     unmapped_bmux20       2  2.4    0  +530     1888     4881 
       alu_inst/Cout_reg/d             <<< ^     unmapped_d_flop                      +0     1888     4881 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:23:39 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[1]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1888
= Slack Time                     2992
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------------------------
                     Pin                   Edge       Cell        Fanout Load Slew Delay  Arrival Required 
                                                                         (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------------------------
       B[1]                            (u) ^                           9 10.8    0    +0      400     3392 
       alu_inst/add_45_12/g6/in_1          ^                                          +0      400     3392 
       alu_inst/add_45_12/g6/z         (u) v     unmapped_nor2         1  1.2    0   +58      458     3450 
       alu_inst/add_45_12/g12/in_0         v                                          +0      458     3450 
       alu_inst/add_45_12/g12/z        (u) ^     unmapped_not          2  2.4    0   +33      490     3483 
       alu_inst/add_45_12/g13/in_1         ^                                          +0      490     3483 
       alu_inst/add_45_12/g13/z        (u) v     unmapped_nand2        1  1.2    0   +58      548     3540 
       alu_inst/add_45_12/g14/in_1         v                                          +0      548     3540 
       alu_inst/add_45_12/g14/z        (u) ^     unmapped_nand2        3  3.6    0   +76      624     3616 
       alu_inst/add_45_12/g20/in_0         ^                                          +0      624     3616 
       alu_inst/add_45_12/g20/z        (u) v     unmapped_nand2        1  1.2    0   +58      681     3673 
       alu_inst/add_45_12/g21/in_1         v                                          +0      681     3673 
       alu_inst/add_45_12/g21/z        (u) ^     unmapped_nand2        1  1.2    0   +58      738     3731 
       alu_inst/add_45_12/g30/in_0         ^                                          +0      738     3731 
       alu_inst/add_45_12/g30/z        (u) ^     unmapped_xnor2        6  7.2    0  +169      907     3900 
       alu_inst/gte_45_15/g16/in_0         ^                                          +0      907     3900 
       alu_inst/gte_45_15/g16/z        (u) v     unmapped_nor2         2  2.4    0   +68      975     3968 
       alu_inst/gte_45_15/g26/in_1         v                                          +0      975     3968 
       alu_inst/gte_45_15/g26/z        (u) ^     unmapped_nor2         1  1.2    0   +58     1033     4025 
       alu_inst/gte_45_15/g30/in_0         ^                                          +0     1033     4025 
       alu_inst/gte_45_15/g30/z        (u) v     unmapped_nand2        1  1.2    0   +58     1090     4083 
       alu_inst/gte_45_15/g31/in_1         v                                          +0     1090     4083 
       alu_inst/gte_45_15/g31/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1148     4140 
       alu_inst/gte_45_15/g48/in_0         ^                                          +0     1148     4140 
       alu_inst/gte_45_15/g48/z        (u) v     unmapped_not          1  1.2    0   +22     1170     4162 
       alu_inst/gte_45_15/g34/in_1         v                                          +0     1170     4162 
       alu_inst/gte_45_15/g34/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1228     4220 
       alu_inst/mux_Cout_45_15/g1/sel0     ^                                          +0     1228     4220 
       alu_inst/mux_Cout_45_15/g1/z    (u) ^     unmapped_bmux3        1  1.2    0  +131     1359     4351 
       alu_inst/mux_Cout_16_3/g1/data3     ^                                          +0     1359     4351 
       alu_inst/mux_Cout_16_3/g1/z     (u) ^     unmapped_bmux20       2  2.4    0  +530     1888     4881 
       alu_inst/Cout_reg/d             <<< ^     unmapped_d_flop                      +0     1888     4881 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  12:23:36 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[1]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1888
= Slack Time                     2992
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------------------------
                     Pin                   Edge       Cell        Fanout Load Slew Delay  Arrival Required 
                                                                         (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------------------------
       B[1]                            (u) ^                           9 10.8    0    +0      400     3392 
       alu_inst/add_45_12/g6/in_1          ^                                          +0      400     3392 
       alu_inst/add_45_12/g6/z         (u) v     unmapped_nor2         1  1.2    0   +58      458     3450 
       alu_inst/add_45_12/g12/in_0         v                                          +0      458     3450 
       alu_inst/add_45_12/g12/z        (u) ^     unmapped_not          2  2.4    0   +33      490     3483 
       alu_inst/add_45_12/g13/in_1         ^                                          +0      490     3483 
       alu_inst/add_45_12/g13/z        (u) v     unmapped_nand2        1  1.2    0   +58      548     3540 
       alu_inst/add_45_12/g14/in_1         v                                          +0      548     3540 
       alu_inst/add_45_12/g14/z        (u) ^     unmapped_nand2        3  3.6    0   +76      624     3616 
       alu_inst/add_45_12/g20/in_0         ^                                          +0      624     3616 
       alu_inst/add_45_12/g20/z        (u) v     unmapped_nand2        1  1.2    0   +58      681     3673 
       alu_inst/add_45_12/g21/in_1         v                                          +0      681     3673 
       alu_inst/add_45_12/g21/z        (u) ^     unmapped_nand2        1  1.2    0   +58      738     3731 
       alu_inst/add_45_12/g30/in_0         ^                                          +0      738     3731 
       alu_inst/add_45_12/g30/z        (u) ^     unmapped_xnor2        6  7.2    0  +169      907     3900 
       alu_inst/gte_45_15/g16/in_0         ^                                          +0      907     3900 
       alu_inst/gte_45_15/g16/z        (u) v     unmapped_nor2         2  2.4    0   +68      975     3968 
       alu_inst/gte_45_15/g26/in_1         v                                          +0      975     3968 
       alu_inst/gte_45_15/g26/z        (u) ^     unmapped_nor2         1  1.2    0   +58     1033     4025 
       alu_inst/gte_45_15/g30/in_0         ^                                          +0     1033     4025 
       alu_inst/gte_45_15/g30/z        (u) v     unmapped_nand2        1  1.2    0   +58     1090     4083 
       alu_inst/gte_45_15/g31/in_1         v                                          +0     1090     4083 
       alu_inst/gte_45_15/g31/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1148     4140 
       alu_inst/gte_45_15/g48/in_0         ^                                          +0     1148     4140 
       alu_inst/gte_45_15/g48/z        (u) v     unmapped_not          1  1.2    0   +22     1170     4162 
       alu_inst/gte_45_15/g34/in_1         v                                          +0     1170     4162 
       alu_inst/gte_45_15/g34/z        (u) ^     unmapped_nand2        1  1.2    0   +58     1228     4220 
       alu_inst/mux_Cout_45_15/g1/sel0     ^                                          +0     1228     4220 
       alu_inst/mux_Cout_45_15/g1/z    (u) ^     unmapped_bmux3        1  1.2    0  +131     1359     4351 
       alu_inst/mux_Cout_16_3/g1/data3     ^                                          +0     1359     4351 
       alu_inst/mux_Cout_16_3/g1/z     (u) ^     unmapped_bmux20       2  2.4    0  +530     1888     4881 
       alu_inst/Cout_reg/d             <<< ^     unmapped_d_flop                      +0     1888     4881 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
