INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/sim/bf_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/sim/bf_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/align_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/process_mean_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_mean_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/acc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/gen_tlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_tlast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/parallel_squarev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_squarev2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/squaresum_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squaresum_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/sum_keep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_keep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/cal_rms_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cal_rms_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/var_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module var_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/cal_var_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cal_var_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_axis_broadcaster_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_axis_broadcaster_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axis_broadcaster_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_broadcaster_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/axis_broadcaster_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_broadcaster_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_add/sim/bf_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/bf_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sqrt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/new/norm_result_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cal_norm_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.ip_user_files/bd/LayerNorm/ip/LayerNorm_process_mean_top_0_0/sim/LayerNorm_process_mean_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm_process_mean_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.ip_user_files/bd/LayerNorm/ip/LayerNorm_accumulator_0_0/sim/LayerNorm_accumulator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm_accumulator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.ip_user_files/bd/LayerNorm/ip/LayerNorm_cal_rms_sum_0_0/sim/LayerNorm_cal_rms_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm_cal_rms_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.ip_user_files/bd/LayerNorm/ip/LayerNorm_cal_var_top_0_0/sim/LayerNorm_cal_var_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm_cal_var_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.ip_user_files/bd/LayerNorm/ip/LayerNorm_axis_broadcaster_top_0_0/sim/LayerNorm_axis_broadcaster_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm_axis_broadcaster_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.ip_user_files/bd/LayerNorm/sim/LayerNorm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.ip_user_files/bd/LayerNorm/ip/LayerNorm_cal_norm_top_0_0/sim/LayerNorm_cal_norm_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm_cal_norm_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/hdl/LayerNorm_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerNorm_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Normslize/Normslize.srcs/sim_1/new/LayerNorm_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_matrix_tb
