;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/31/2020 10:26:21 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x9FC01100	0x0B4005BB  J	___CacheErrorExcept
0x9FC01104	0x70000000  NOP	
0x9FC01108	0x70000000  NOP	
0x9FC0110C	0x70000000  NOP	
0x9FC01110	0x70000000  NOP	
0x9FC01114	0x70000000  NOP	
0x9FC01118	0x70000000  NOP	
0x9FC0111C	0x70000000  NOP	
0x9FC01120	0x70000000  NOP	
0x9FC01124	0x70000000  NOP	
0x9FC01128	0x70000000  NOP	
0x9FC0112C	0x70000000  NOP	
0x9FC01130	0x70000000  NOP	
0x9FC01134	0x70000000  NOP	
0x9FC01138	0x70000000  NOP	
0x9FC0113C	0x70000000  NOP	
0x9FC01140	0x70000000  NOP	
0x9FC01144	0x70000000  NOP	
0x9FC01148	0x70000000  NOP	
0x9FC0114C	0x70000000  NOP	
0x9FC01150	0x70000000  NOP	
0x9FC01154	0x70000000  NOP	
0x9FC01158	0x70000000  NOP	
0x9FC0115C	0x70000000  NOP	
0x9FC01160	0x70000000  NOP	
0x9FC01164	0x70000000  NOP	
0x9FC01168	0x70000000  NOP	
0x9FC0116C	0x70000000  NOP	
0x9FC01170	0x70000000  NOP	
0x9FC01174	0x70000000  NOP	
0x9FC01178	0x70000000  NOP	
0x9FC0117C	0x70000000  NOP	
0x9FC01180	0x0B4005B5  J	___GenExcept
0x9FC01184	0x70000000  NOP	
; end of ____SysVT
____BootVT:
0xBFC00380	0x3C1E9D00  LUI	R30, 40192
0xBFC00384	0x37DE1A10  ORI	R30, R30, 6672
0xBFC00388	0x03C00008  JR	R30
0xBFC0038C	0x70000000  NOP	
; end of ____BootVT
_main:
;I2C_LCD_Main.c, 8 :: 		void main() {
0x9D001704	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D001708	0x0F4006BE  JAL	2634029816
0x9D00170C	0x70000000  NOP	
0x9D001710	0x0F400693  JAL	2634029644
0x9D001714	0x70000000  NOP	
;I2C_LCD_Main.c, 9 :: 		int i = 0;
;I2C_LCD_Main.c, 10 :: 		int j = 1;
;I2C_LCD_Main.c, 11 :: 		int k = 0;
;I2C_LCD_Main.c, 23 :: 		SYSKEY = 0xAA996655;
0x9D001718	0x3C02AA99  LUI	R2, 43673
0x9D00171C	0x34426655  ORI	R2, R2, 26197
0x9D001720	0x3C1EBF80  LUI	R30, 49024
0x9D001724	0xAFC20030  SW	R2, 48(R30)
;I2C_LCD_Main.c, 24 :: 		SYSKEY = 0x556699AA;
0x9D001728	0x3C025566  LUI	R2, 21862
0x9D00172C	0x344299AA  ORI	R2, R2, 39338
0x9D001730	0x3C1EBF80  LUI	R30, 49024
0x9D001734	0xAFC20030  SW	R2, 48(R30)
;I2C_LCD_Main.c, 25 :: 		CFGCONbits.OCACLK = 1;
0x9D001738	0x3C1EBF80  LUI	R30, 49024
0x9D00173C	0x93C20002  LBU	R2, 2(R30)
0x9D001740	0x34420001  ORI	R2, R2, 1
0x9D001744	0x3C1EBF80  LUI	R30, 49024
0x9D001748	0xA3C20002  SB	R2, 2(R30)
;I2C_LCD_Main.c, 26 :: 		SYSKEY = 0x33333333;
0x9D00174C	0x3C023333  LUI	R2, 13107
0x9D001750	0x34423333  ORI	R2, R2, 13107
0x9D001754	0x3C1EBF80  LUI	R30, 49024
0x9D001758	0xAFC20030  SW	R2, 48(R30)
;I2C_LCD_Main.c, 28 :: 		JTAGEN_bit = 0;
0x9D00175C	0x3C1EBF80  LUI	R30, 49024
0x9D001760	0x83C20000  LB	R2, 0(R30)
0x9D001764	0x7C0218C4  INS	R2, R0, 3, 1
0x9D001768	0x3C1EBF80  LUI	R30, 49024
0x9D00176C	0xA3C20000  SB	R2, 0(R30)
;I2C_LCD_Main.c, 29 :: 		Delay_ms(100);
0x9D001770	0x3C180065  LUI	R24, 101
0x9D001774	0x3718B9AA  ORI	R24, R24, 47530
L_main0:
0x9D001778	0x2718FFFF  ADDIU	R24, R24, -1
0x9D00177C	0x1700FFFE  BNE	R24, R0, L_main0
0x9D001780	0x70000000  NOP	
;I2C_LCD_Main.c, 32 :: 		ANSELA = 0X0000;
0x9D001784	0x3C1EBF86  LUI	R30, 49030
0x9D001788	0xAFC00000  SW	R0, 0(R30)
;I2C_LCD_Main.c, 33 :: 		ANSELB = 0X0000;
0x9D00178C	0x3C1EBF86  LUI	R30, 49030
0x9D001790	0xAFC00100  SW	R0, 256(R30)
;I2C_LCD_Main.c, 34 :: 		ANSELC = 0X0000;
0x9D001794	0x3C1EBF86  LUI	R30, 49030
0x9D001798	0xAFC00200  SW	R0, 512(R30)
;I2C_LCD_Main.c, 35 :: 		ANSELD = 0X0000;
0x9D00179C	0x3C1EBF86  LUI	R30, 49030
0x9D0017A0	0xAFC00300  SW	R0, 768(R30)
;I2C_LCD_Main.c, 36 :: 		ANSELE = 0X0000;
0x9D0017A4	0x3C1EBF86  LUI	R30, 49030
0x9D0017A8	0xAFC00400  SW	R0, 1024(R30)
;I2C_LCD_Main.c, 37 :: 		ANSELG = 0X0000;
0x9D0017AC	0x3C1EBF86  LUI	R30, 49030
0x9D0017B0	0xAFC00600  SW	R0, 1536(R30)
;I2C_LCD_Main.c, 39 :: 		CNPUB = 0x0000;
0x9D0017B4	0x3C1EBF86  LUI	R30, 49030
0x9D0017B8	0xAFC00150  SW	R0, 336(R30)
;I2C_LCD_Main.c, 42 :: 		TRISA9_bit = 0;
0x9D0017BC	0x34020002  ORI	R2, R0, 0x0002
0x9D0017C0	0x3C1EBF86  LUI	R30, 49030
0x9D0017C4	0xA3C20015  SB	R2, 21(R30)
;I2C_LCD_Main.c, 43 :: 		TRISD4_bit = 0;
0x9D0017C8	0x34020010  ORI	R2, R0, 0x0010
0x9D0017CC	0x3C1EBF86  LUI	R30, 49030
0x9D0017D0	0xA3C20314  SB	R2, 788(R30)
;I2C_LCD_Main.c, 44 :: 		TRISE7_bit = 0;
0x9D0017D4	0x34020080  ORI	R2, R0, 0x0080
0x9D0017D8	0x3C1EBF86  LUI	R30, 49030
0x9D0017DC	0xA3C20414  SB	R2, 1044(R30)
;I2C_LCD_Main.c, 45 :: 		TRISF0_bit = 0;
0x9D0017E0	0x34020001  ORI	R2, R0, 0x0001
0x9D0017E4	0x3C1EBF86  LUI	R30, 49030
0x9D0017E8	0xA3C20514  SB	R2, 1300(R30)
;I2C_LCD_Main.c, 46 :: 		TRISF1_bit = 0;
0x9D0017EC	0x34020002  ORI	R2, R0, 0x0002
0x9D0017F0	0x3C1EBF86  LUI	R30, 49030
0x9D0017F4	0xA3C20514  SB	R2, 1300(R30)
;I2C_LCD_Main.c, 47 :: 		TRISG0_bit = 0;
0x9D0017F8	0x34020001  ORI	R2, R0, 0x0001
0x9D0017FC	0x3C1EBF86  LUI	R30, 49030
0x9D001800	0xA3C20614  SB	R2, 1556(R30)
;I2C_LCD_Main.c, 48 :: 		TRISG1_bit = 0;
0x9D001804	0x34020002  ORI	R2, R0, 0x0002
0x9D001808	0x3C1EBF86  LUI	R30, 49030
0x9D00180C	0xA3C20614  SB	R2, 1556(R30)
;I2C_LCD_Main.c, 53 :: 		TRISB0_bit = 1;
0x9D001810	0x34020001  ORI	R2, R0, 0x0001
0x9D001814	0x3C1EBF86  LUI	R30, 49030
0x9D001818	0xA3C20118  SB	R2, 280(R30)
;I2C_LCD_Main.c, 54 :: 		TRISC3_bit = 1;
0x9D00181C	0x34020008  ORI	R2, R0, 0x0008
0x9D001820	0x3C1EBF86  LUI	R30, 49030
0x9D001824	0xA3C20218  SB	R2, 536(R30)
;I2C_LCD_Main.c, 55 :: 		TRISG7_bit = 1;
0x9D001828	0x34020080  ORI	R2, R0, 0x0080
0x9D00182C	0x3C1EBF86  LUI	R30, 49030
0x9D001830	0xA3C20618  SB	R2, 1560(R30)
;I2C_LCD_Main.c, 56 :: 		TRISG8_bit = 1;
0x9D001834	0x34020001  ORI	R2, R0, 0x0001
0x9D001838	0x3C1EBF86  LUI	R30, 49030
0x9D00183C	0xA3C20619  SB	R2, 1561(R30)
;I2C_LCD_Main.c, 59 :: 		I2CNo_Init(I2C4);
0x9D001840	0x0F4005A9  JAL	_I2CNo_Init+0
0x9D001844	0x34190004  ORI	R25, R0, 4
;I2C_LCD_Main.c, 60 :: 		I2C4_Init_Advanced(50000, 100000);
0x9D001848	0x3C1A0001  LUI	R26, 1
0x9D00184C	0x375A86A0  ORI	R26, R26, 34464
0x9D001850	0x0F40057D  JAL	_I2C4_Init_Advanced+0
0x9D001854	0x3419C350  ORI	R25, R0, 50000
;I2C_LCD_Main.c, 61 :: 		I2C_Set_Active(&I2C4_Start, &I2C4_Restart, &I2C4_Read, &I2C4_Write,
0x9D001858	0x3C1C9D00  LUI	R28, hi_addr(_I2C4_Write+0)
0x9D00185C	0x379C080C  ORI	R28, R28, lo_addr(_I2C4_Write+0)
0x9D001860	0x3C1BFFFF  LUI	R27, hi_addr(_I2C4_Read+0)
0x9D001864	0x377BFFFF  ORI	R27, R27, lo_addr(_I2C4_Read+0)
0x9D001868	0x3C1AFFFF  LUI	R26, hi_addr(_I2C4_Restart+0)
0x9D00186C	0x375AFFFF  ORI	R26, R26, lo_addr(_I2C4_Restart+0)
0x9D001870	0x3C199D00  LUI	R25, hi_addr(_I2C4_Start+0)
0x9D001874	0x373908D0  ORI	R25, R25, lo_addr(_I2C4_Start+0)
;I2C_LCD_Main.c, 62 :: 		&I2C4_Stop,&I2C4_Is_Idle); // Sets the I2C4 module active
0x9D001878	0x3C029D00  LUI	R2, hi_addr(_I2C4_Is_Idle+0)
0x9D00187C	0x34420BDC  ORI	R2, R2, lo_addr(_I2C4_Is_Idle+0)
0x9D001880	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D001884	0xAFA20004  SW	R2, 4(SP)
0x9D001888	0x3C029D00  LUI	R2, hi_addr(_I2C4_Stop+0)
0x9D00188C	0x344205DC  ORI	R2, R2, lo_addr(_I2C4_Stop+0)
0x9D001890	0x0F40059E  JAL	_I2C_Set_Active+0
0x9D001894	0xAFA20000  SW	R2, 0(SP)
0x9D001898	0x27BD0008  ADDIU	SP, SP, 8
;I2C_LCD_Main.c, 63 :: 		Delay_ms(100);
0x9D00189C	0x3C180065  LUI	R24, 101
0x9D0018A0	0x3718B9AA  ORI	R24, R24, 47530
L_main2:
0x9D0018A4	0x2718FFFF  ADDIU	R24, R24, -1
0x9D0018A8	0x1700FFFE  BNE	R24, R0, L_main2
0x9D0018AC	0x70000000  NOP	
;I2C_LCD_Main.c, 64 :: 		I2C_LCD_init(LCD_01_ADDRESS);
0x9D0018B0	0x0F4004F7  JAL	_I2C_LCD_init+0
0x9D0018B4	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 65 :: 		Delay_ms(100);
0x9D0018B8	0x3C180065  LUI	R24, 101
0x9D0018BC	0x3718B9AA  ORI	R24, R24, 47530
L_main4:
0x9D0018C0	0x2718FFFF  ADDIU	R24, R24, -1
0x9D0018C4	0x1700FFFE  BNE	R24, R0, L_main4
0x9D0018C8	0x70000000  NOP	
;I2C_LCD_Main.c, 66 :: 		I2C_Lcd_Cmd(LCD_01_ADDRESS,_LCD_FIRST_ROW,1);
0x9D0018CC	0x341B0001  ORI	R27, R0, 1
0x9D0018D0	0x341A0001  ORI	R26, R0, 1
0x9D0018D4	0x0F400458  JAL	_I2C_Lcd_Cmd+0
0x9D0018D8	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 67 :: 		I2C_Lcd_Cmd(LCD_01_ADDRESS,_LCD_CURSOR_OFF,1);     // Cursor off
0x9D0018DC	0x341B0001  ORI	R27, R0, 1
0x9D0018E0	0x341A0007  ORI	R26, R0, 7
0x9D0018E4	0x0F400458  JAL	_I2C_Lcd_Cmd+0
0x9D0018E8	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 68 :: 		I2C_Lcd_Cmd(LCD_01_ADDRESS,_LCD_CLEAR,1);          // Clear display
0x9D0018EC	0x341B0001  ORI	R27, R0, 1
0x9D0018F0	0x341A0005  ORI	R26, R0, 5
0x9D0018F4	0x0F400458  JAL	_I2C_Lcd_Cmd+0
0x9D0018F8	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 69 :: 		Delay_ms(1000);
0x9D0018FC	0x3C1803F9  LUI	R24, 1017
0x9D001900	0x371840AA  ORI	R24, R24, 16554
L_main6:
0x9D001904	0x2718FFFF  ADDIU	R24, R24, -1
0x9D001908	0x1700FFFE  BNE	R24, R0, L_main6
0x9D00190C	0x70000000  NOP	
;I2C_LCD_Main.c, 70 :: 		i=1;j=0;
0x9D001910	0xA7A00002  SH	R0, 2(SP)
;I2C_LCD_Main.c, 71 :: 		while(1){
L_main8:
;I2C_LCD_Main.c, 72 :: 		j++;
0x9D001914	0x87A20002  LH	R2, 2(SP)
0x9D001918	0x24430001  ADDIU	R3, R2, 1
0x9D00191C	0xA7A30002  SH	R3, 2(SP)
;I2C_LCD_Main.c, 73 :: 		i=1;
0x9D001920	0x34020001  ORI	R2, R0, 1
0x9D001924	0xA7A20000  SH	R2, 0(SP)
;I2C_LCD_Main.c, 74 :: 		I2C_LCD_Out(LCD_01_ADDRESS,j,1,txt);
0x9D001928	0x3C1CA000  LUI	R28, hi_addr(_txt+0)
0x9D00192C	0x379C000C  ORI	R28, R28, lo_addr(_txt+0)
0x9D001930	0x341B0001  ORI	R27, R0, 1
0x9D001934	0x7C03D620  SEH	R26, R3
0x9D001938	0x0F40055A  JAL	_I2C_LCD_Out+0
0x9D00193C	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 75 :: 		if(j > 4){
0x9D001940	0x87A20002  LH	R2, 2(SP)
0x9D001944	0x28420005  SLTI	R2, R2, 5
0x9D001948	0x14400003  BNE	R2, R0, L_main10
0x9D00194C	0x70000000  NOP	
L__main20:
;I2C_LCD_Main.c, 76 :: 		j=1;
0x9D001950	0x34020001  ORI	R2, R0, 1
0x9D001954	0xA7A20002  SH	R2, 2(SP)
;I2C_LCD_Main.c, 77 :: 		}
L_main10:
;I2C_LCD_Main.c, 78 :: 		while( i < 10){
L_main11:
0x9D001958	0x87A20000  LH	R2, 0(SP)
0x9D00195C	0x2842000A  SLTI	R2, R2, 10
0x9D001960	0x10400010  BEQ	R2, R0, L_main12
0x9D001964	0x70000000  NOP	
L__main21:
;I2C_LCD_Main.c, 79 :: 		Delay_ms(500);
0x9D001968	0x3C1801FC  LUI	R24, 508
0x9D00196C	0x3718A054  ORI	R24, R24, 41044
L_main13:
0x9D001970	0x2718FFFF  ADDIU	R24, R24, -1
0x9D001974	0x1700FFFE  BNE	R24, R0, L_main13
0x9D001978	0x70000000  NOP	
0x9D00197C	0x70000000  NOP	
0x9D001980	0x70000000  NOP	
;I2C_LCD_Main.c, 80 :: 		I2C_Lcd_Cmd(LCD_01_ADDRESS,_LCD_SHIFT_RIGHT ,1);
0x9D001984	0x341B0001  ORI	R27, R0, 1
0x9D001988	0x341A000F  ORI	R26, R0, 15
0x9D00198C	0x0F400458  JAL	_I2C_Lcd_Cmd+0
0x9D001990	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 81 :: 		i++;
0x9D001994	0x87A20000  LH	R2, 0(SP)
0x9D001998	0x24420001  ADDIU	R2, R2, 1
;I2C_LCD_Main.c, 82 :: 		}
0x9D00199C	0x0B400656  J	L_main11
0x9D0019A0	0xA7A20000  SH	R2, 0(SP)
L_main12:
;I2C_LCD_Main.c, 83 :: 		while( i > 0){
L_main15:
0x9D0019A4	0x87A20000  LH	R2, 0(SP)
0x9D0019A8	0x28420001  SLTI	R2, R2, 1
0x9D0019AC	0x14400010  BNE	R2, R0, L_main16
0x9D0019B0	0x70000000  NOP	
L__main22:
;I2C_LCD_Main.c, 84 :: 		Delay_ms(500);
0x9D0019B4	0x3C1801FC  LUI	R24, 508
0x9D0019B8	0x3718A054  ORI	R24, R24, 41044
L_main17:
0x9D0019BC	0x2718FFFF  ADDIU	R24, R24, -1
0x9D0019C0	0x1700FFFE  BNE	R24, R0, L_main17
0x9D0019C4	0x70000000  NOP	
0x9D0019C8	0x70000000  NOP	
0x9D0019CC	0x70000000  NOP	
;I2C_LCD_Main.c, 85 :: 		I2C_Lcd_Cmd(LCD_01_ADDRESS,_LCD_SHIFT_LEFT ,1);
0x9D0019D0	0x341B0001  ORI	R27, R0, 1
0x9D0019D4	0x341A000E  ORI	R26, R0, 14
0x9D0019D8	0x0F400458  JAL	_I2C_Lcd_Cmd+0
0x9D0019DC	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 86 :: 		i--;
0x9D0019E0	0x87A20000  LH	R2, 0(SP)
0x9D0019E4	0x2442FFFF  ADDIU	R2, R2, -1
;I2C_LCD_Main.c, 87 :: 		}
0x9D0019E8	0x0B400669  J	L_main15
0x9D0019EC	0xA7A20000  SH	R2, 0(SP)
L_main16:
;I2C_LCD_Main.c, 88 :: 		I2C_Lcd_Cmd(LCD_01_ADDRESS,_LCD_CLEAR,1);          // Clear display
0x9D0019F0	0x341B0001  ORI	R27, R0, 1
0x9D0019F4	0x341A0005  ORI	R26, R0, 5
0x9D0019F8	0x0F400458  JAL	_I2C_Lcd_Cmd+0
0x9D0019FC	0x9039801C  LBU	R25, Offset(_LCD_01_ADDRESS+0)(GP)
;I2C_LCD_Main.c, 89 :: 		}
0x9D001A00	0x0B400645  J	L_main8
0x9D001A04	0x70000000  NOP	
;I2C_LCD_Main.c, 90 :: 		}
L_end_main:
L__main_end_loop:
0x9D001A08	0x0B400682  J	L__main_end_loop
0x9D001A0C	0x70000000  NOP	
; end of _main
___CC2DW:
;__Lib_System_MZ_EF.c, 4 :: 		
0x9D0015D4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 6 :: 		
L_loopDW:
;__Lib_System_MZ_EF.c, 7 :: 		
0x9D0015D8	0x831E0000  LB	R30, 0(R24)
;__Lib_System_MZ_EF.c, 8 :: 		
0x9D0015DC	0xA2FE0000  SB	R30, 0(R23)
;__Lib_System_MZ_EF.c, 9 :: 		
0x9D0015E0	0x26F70001  ADDIU	R23, R23, 1
;__Lib_System_MZ_EF.c, 10 :: 		
0x9D0015E4	0x16F6FFFC  BNE	R23, R22, L_loopDW
;__Lib_System_MZ_EF.c, 11 :: 		
0x9D0015E8	0x27180001  ADDIU	R24, R24, 1
;__Lib_System_MZ_EF.c, 13 :: 		
L_end___CC2DW:
0x9D0015EC	0x03E00008  JR	RA
0x9D0015F0	0x27BD0004  ADDIU	SP, SP, 4
; end of ___CC2DW
___FillZeros:
;__Lib_System_MZ_EF.c, 267 :: 		
0x9D0016B4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 269 :: 		
L___FillZeros0:
;__Lib_System_MZ_EF.c, 270 :: 		
0x9D0016B8	0x12F60004  BEQ	R23, R22, L___FillZeros1
;__Lib_System_MZ_EF.c, 271 :: 		
0x9D0016BC	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 272 :: 		
L____FillZeros4:
;__Lib_System_MZ_EF.c, 273 :: 		
0x9D0016C0	0xAEE00000  SW	R0, 0(R23)
;__Lib_System_MZ_EF.c, 274 :: 		
0x9D0016C4	0x0B4005AE  J	L___FillZeros0
;__Lib_System_MZ_EF.c, 275 :: 		
0x9D0016C8	0x26F70004  ADDIU	R23, R23, 4
;__Lib_System_MZ_EF.c, 276 :: 		
L___FillZeros1:
;__Lib_System_MZ_EF.c, 278 :: 		
L_end___FillZeros:
0x9D0016CC	0x03E00008  JR	RA
0x9D0016D0	0x27BD0004  ADDIU	SP, SP, 4
; end of ___FillZeros
_I2CNo_Init:
;I2C_LCD.c, 192 :: 		void I2CNo_Init(I2C_Type I2C_No){
;I2C_LCD.c, 193 :: 		I2CUnit = I2C_No;
0x9D0016A4	0x332200FF  ANDI	R2, R25, 255
0x9D0016A8	0xA422801E  SH	R2, Offset(_I2CUnit+0)(GP)
;I2C_LCD.c, 194 :: 		}
L_end_I2CNo_Init:
0x9D0016AC	0x03E00008  JR	RA
0x9D0016B0	0x70000000  NOP	
; end of _I2CNo_Init
_I2C4_Init_Advanced:
;__Lib_I2C_12345_MZ.c, 908 :: 		
0x9D0015F4	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D0015F8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 912 :: 		
0x9D0015FC	0x0F40037E  JAL	__Lib_I2C_12345_MZ_SetI2C4Ptrs+0
0x9D001600	0xAFB90004  SW	R25, 4(SP)
;__Lib_I2C_12345_MZ.c, 913 :: 		
0x9D001604	0x34028000  ORI	R2, R0, 32768
0x9D001608	0x3C1EBF82  LUI	R30, 49026
0x9D00160C	0xAFC20608  SW	R2, 1544(R30)
;__Lib_I2C_12345_MZ.c, 916 :: 		
0x9D001610	0x3C1EBF80  LUI	R30, 49024
0x9D001614	0x8FC21310  LW	R2, 4880(R30)
0x9D001618	0x3042007F  ANDI	R2, R2, 127
0x9D00161C	0x24420001  ADDIU	R2, R2, 1
; t start address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 918 :: 		
0x9D001620	0x0F40037A  JAL	_Get_Fosc_kHz+0
0x9D001624	0x0040200A  MOVZ	R4, R2, R0
0x9D001628	0x340303E8  ORI	R3, R0, 1000
0x9D00162C	0x00430019  MULTU	R2, R3
0x9D001630	0x00001012  MFLO	R2
0x9D001634	0x0044001B  DIVU	R2, R4
0x9D001638	0x00001012  MFLO	R2
; t end address is: 16 (R4)
; Fcy start address is: 12 (R3)
0x9D00163C	0x0040180A  MOVZ	R3, R2, R0
;__Lib_I2C_12345_MZ.c, 920 :: 		
0x9D001640	0x001A1040  SLL	R2, R26, 1
;__Lib_I2C_12345_MZ.c, 921 :: 		
0x9D001644	0x0062001B  DIVU	R3, R2
0x9D001648	0x00001012  MFLO	R2
; Fcy end address is: 12 (R3)
0x9D00164C	0x2442FFFE  ADDIU	R2, R2, -2
; Fcy start address is: 8 (R2)
;__Lib_I2C_12345_MZ.c, 922 :: 		
0x9D001650	0x3C1EBF82  LUI	R30, 49026
0x9D001654	0xAFC20640  SW	R2, 1600(R30)
; Fcy end address is: 8 (R2)
;__Lib_I2C_12345_MZ.c, 923 :: 		
0x9D001658	0x3C1EBF82  LUI	R30, 49026
0x9D00165C	0xAFC00610  SW	R0, 1552(R30)
;__Lib_I2C_12345_MZ.c, 924 :: 		
0x9D001660	0x0F40043E  JAL	__Lib_I2C_12345_MZ_I2C4_Wait_For_Idle+0
0x9D001664	0x34190009  ORI	R25, R0, 9
;__Lib_I2C_12345_MZ.c, 925 :: 		
L_end_I2C4_Init_Advanced:
0x9D001668	0x8FB90004  LW	R25, 4(SP)
0x9D00166C	0x8FBF0000  LW	RA, 0(SP)
0x9D001670	0x03E00008  JR	RA
0x9D001674	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C4_Init_Advanced
__Lib_I2C_12345_MZ_SetI2C4Ptrs:
;__Lib_I2C_12345_MZ.c, 878 :: 		
0x9D000DF8	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345_MZ.c, 879 :: 		
0x9D000DFC	0x3C029D00  LUI	R2, hi_addr(_I2C4_Is_Idle+0)
0x9D000E00	0x34420BDC  ORI	R2, R2, lo_addr(_I2C4_Is_Idle+0)
0x9D000E04	0xAC228044  SW	R2, Offset(_I2C_Is_Idle_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 880 :: 		
0x9D000E08	0x3C029D00  LUI	R2, hi_addr(_I2C4_Start+0)
0x9D000E0C	0x344208D0  ORI	R2, R2, lo_addr(_I2C4_Start+0)
0x9D000E10	0xAC228048  SW	R2, Offset(_I2C_Start_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 881 :: 		
0x9D000E14	0x3C02FFFF  LUI	R2, hi_addr(_I2C4_Restart+0)
0x9D000E18	0x3442FFFF  ORI	R2, R2, lo_addr(_I2C4_Restart+0)
0x9D000E1C	0xAC22804C  SW	R2, Offset(_I2C_Restart_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 882 :: 		
0x9D000E20	0x3C02FFFF  LUI	R2, hi_addr(_I2C4_Read+0)
0x9D000E24	0x3442FFFF  ORI	R2, R2, lo_addr(_I2C4_Read+0)
0x9D000E28	0xAC228040  SW	R2, Offset(_I2C_Read_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 883 :: 		
0x9D000E2C	0x3C029D00  LUI	R2, hi_addr(_I2C4_Write+0)
0x9D000E30	0x3442080C  ORI	R2, R2, lo_addr(_I2C4_Write+0)
0x9D000E34	0xAC228038  SW	R2, Offset(_I2C_Write_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 884 :: 		
0x9D000E38	0x3C029D00  LUI	R2, hi_addr(_I2C4_Stop+0)
0x9D000E3C	0x344205DC  ORI	R2, R2, lo_addr(_I2C4_Stop+0)
0x9D000E40	0xAC22803C  SW	R2, Offset(_I2C_Stop_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 885 :: 		
L_end_SetI2C4Ptrs:
0x9D000E44	0x03E00008  JR	RA
0x9D000E48	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_MZ_SetI2C4Ptrs
_Get_Fosc_kHz:
;__Lib_Delays.c, 1 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 3 :: 		return Clock_kHz();
0x9D000DE8	0x3C020003  LUI	R2, 3
0x9D000DEC	0x34420D40  ORI	R2, R2, 3392
;__Lib_Delays.c, 4 :: 		}
L_end_Get_Fosc_kHz:
0x9D000DF0	0x03E00008  JR	RA
0x9D000DF4	0x70000000  NOP	
; end of _Get_Fosc_kHz
__Lib_I2C_12345_MZ_I2C4_Wait_For_Idle:
;__Lib_I2C_12345_MZ.c, 720 :: 		
0x9D0010F8	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0010FC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 722 :: 		
; timeout start address is: 16 (R4)
0x9D001100	0x8C248018  LW	R4, Offset(__Lib_I2C_12345_MZ__I2C4_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 724 :: 		
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle102:
; timeout start address is: 16 (R4)
0x9D001104	0x0F4002F7  JAL	_I2C4_Is_Idle+0
0x9D001108	0x70000000  NOP	
0x9D00110C	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle103
0x9D001110	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle369:
;__Lib_I2C_12345_MZ.c, 725 :: 		
0x9D001114	0x8C228018  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C4_TIMEOUT+0)(GP)
0x9D001118	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle197
0x9D00111C	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle371:
;__Lib_I2C_12345_MZ.c, 727 :: 		
0x9D001120	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle105
0x9D001124	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle372:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 729 :: 		
0x9D001128	0x8C3E8030  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D00112C	0x03C0F809  JALR	RA, R30
0x9D001130	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 730 :: 		
0x9D001134	0x0B400455  J	L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle103
0x9D001138	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 731 :: 		
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle105:
;__Lib_I2C_12345_MZ.c, 732 :: 		
; timeout start address is: 16 (R4)
0x9D00113C	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D001140	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 733 :: 		
0x9D001144	0x0B400453  J	L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle104
0x9D001148	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle197:
;__Lib_I2C_12345_MZ.c, 725 :: 		
;__Lib_I2C_12345_MZ.c, 733 :: 		
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle104:
;__Lib_I2C_12345_MZ.c, 734 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D00114C	0x0B400441  J	L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle102
0x9D001150	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C4_Wait_For_Idle103:
;__Lib_I2C_12345_MZ.c, 735 :: 		
L_end_I2C4_Wait_For_Idle:
0x9D001154	0x8FBF0000  LW	RA, 0(SP)
0x9D001158	0x03E00008  JR	RA
0x9D00115C	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_MZ_I2C4_Wait_For_Idle
_I2C4_Is_Idle:
;__Lib_I2C_12345_MZ.c, 712 :: 		
0x9D000BDC	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345_MZ.c, 714 :: 		
0x9D000BE0	0x3C1EBF82  LUI	R30, 49026
0x9D000BE4	0x93C20600  LBU	R2, 1536(R30)
0x9D000BE8	0x7C420000  EXT	R2, R2, 0, 1
0x9D000BEC	0x304300FF  ANDI	R3, R2, 255
0x9D000BF0	0x3C1EBF82  LUI	R30, 49026
0x9D000BF4	0x93C20600  LBU	R2, 1536(R30)
0x9D000BF8	0x7C420080  EXT	R2, R2, 2, 1
0x9D000BFC	0x00621825  OR	R3, R3, R2
0x9D000C00	0x3C1EBF82  LUI	R30, 49026
0x9D000C04	0x93C20600  LBU	R2, 1536(R30)
0x9D000C08	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000C0C	0x00621825  OR	R3, R3, R2
0x9D000C10	0x3C1EBF82  LUI	R30, 49026
0x9D000C14	0x93C20600  LBU	R2, 1536(R30)
0x9D000C18	0x7C420100  EXT	R2, R2, 4, 1
0x9D000C1C	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345_MZ.c, 715 :: 		
0x9D000C20	0x3C1EBF82  LUI	R30, 49026
0x9D000C24	0x93C20600  LBU	R2, 1536(R30)
0x9D000C28	0x7C420040  EXT	R2, R2, 1, 1
0x9D000C2C	0x00621825  OR	R3, R3, R2
0x9D000C30	0x3C1EBF82  LUI	R30, 49026
0x9D000C34	0x93C20611  LBU	R2, 1553(R30)
0x9D000C38	0x7C420180  EXT	R2, R2, 6, 1
0x9D000C3C	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D000C40	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345_MZ.c, 716 :: 		
0x9D000C44	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D000C48	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345_MZ.c, 717 :: 		
L_end_I2C4_Is_Idle:
0x9D000C4C	0x03E00008  JR	RA
0x9D000C50	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C4_Is_Idle
_I2C_Set_Active:
;__Lib_I2C_12345_MZ.c, 1151 :: 		
0x9D001678	0x27BDFFFC  ADDIU	SP, SP, -4
; stop_ptr start address is: 8 (R2)
0x9D00167C	0x8FA20004  LW	R2, 4(SP)
; is_idle_ptr start address is: 12 (R3)
0x9D001680	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345_MZ.c, 1152 :: 		
0x9D001684	0xAC238044  SW	R3, Offset(_I2C_Is_Idle_Ptr+0)(GP)
; is_idle_ptr end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 1153 :: 		
0x9D001688	0xAC398048  SW	R25, Offset(_I2C_Start_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 1154 :: 		
0x9D00168C	0xAC3A804C  SW	R26, Offset(_I2C_Restart_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 1155 :: 		
0x9D001690	0xAC3B8040  SW	R27, Offset(_I2C_Read_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 1156 :: 		
0x9D001694	0xAC3C8038  SW	R28, Offset(_I2C_Write_Ptr+0)(GP)
;__Lib_I2C_12345_MZ.c, 1157 :: 		
0x9D001698	0xAC22803C  SW	R2, Offset(_I2C_Stop_Ptr+0)(GP)
; stop_ptr end address is: 8 (R2)
;__Lib_I2C_12345_MZ.c, 1158 :: 		
L_end_I2C_Set_Active:
0x9D00169C	0x03E00008  JR	RA
0x9D0016A0	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C_Set_Active
_I2C_LCD_init:
;I2C_LCD.c, 170 :: 		void I2C_LCD_init(UChar addr){
0x9D0013DC	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D0013E0	0xAFBF0000  SW	RA, 0(SP)
;I2C_LCD.c, 172 :: 		I2C_LCD_putcmd(addr, LCD_INIT_BYTEA,0);
0x9D0013E4	0xAFBA0004  SW	R26, 4(SP)
0x9D0013E8	0xAFBB0008  SW	R27, 8(SP)
0x9D0013EC	0xA3B9000C  SB	R25, 12(SP)
0x9D0013F0	0x0000D80A  MOVZ	R27, R0, R0
0x9D0013F4	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0013F8	0x341A0033  ORI	R26, R0, 51
0x9D0013FC	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 173 :: 		Delay_ms(30);
0x9D001400	0x3C18001E  LUI	R24, 30
0x9D001404	0x3718847F  ORI	R24, R24, 33919
L_I2C_LCD_init35:
0x9D001408	0x2718FFFF  ADDIU	R24, R24, -1
0x9D00140C	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init35
0x9D001410	0x70000000  NOP	
0x9D001414	0x70000000  NOP	
;I2C_LCD.c, 174 :: 		I2C_LCD_putcmd(addr, LCD_INIT_BYTEB,0);
0x9D001418	0xA3B9000C  SB	R25, 12(SP)
0x9D00141C	0x0000D80A  MOVZ	R27, R0, R0
0x9D001420	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001424	0x341A0032  ORI	R26, R0, 50
0x9D001428	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 175 :: 		Delay_ms(30);
0x9D00142C	0x3C18001E  LUI	R24, 30
0x9D001430	0x3718847F  ORI	R24, R24, 33919
L_I2C_LCD_init37:
0x9D001434	0x2718FFFF  ADDIU	R24, R24, -1
0x9D001438	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init37
0x9D00143C	0x70000000  NOP	
0x9D001440	0x70000000  NOP	
;I2C_LCD.c, 176 :: 		I2C_LCD_putcmd(addr, LCD_INIT_BYTEC,0);
0x9D001444	0xA3B9000C  SB	R25, 12(SP)
0x9D001448	0x0000D80A  MOVZ	R27, R0, R0
0x9D00144C	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001450	0x341A0028  ORI	R26, R0, 40
0x9D001454	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 177 :: 		Delay_ms(25);
0x9D001458	0x3C180019  LUI	R24, 25
0x9D00145C	0x37186E6A  ORI	R24, R24, 28266
L_I2C_LCD_init39:
0x9D001460	0x2718FFFF  ADDIU	R24, R24, -1
0x9D001464	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init39
0x9D001468	0x70000000  NOP	
;I2C_LCD.c, 178 :: 		I2C_LCD_putcmd(addr, LCD_BUS_WIDTH_4Bit,0);
0x9D00146C	0xA3B9000C  SB	R25, 12(SP)
0x9D001470	0x0000D80A  MOVZ	R27, R0, R0
0x9D001474	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001478	0x341A0020  ORI	R26, R0, 32
0x9D00147C	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 179 :: 		Delay_ms(25);
0x9D001480	0x3C180019  LUI	R24, 25
0x9D001484	0x37186E6A  ORI	R24, R24, 28266
L_I2C_LCD_init41:
0x9D001488	0x2718FFFF  ADDIU	R24, R24, -1
0x9D00148C	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init41
0x9D001490	0x70000000  NOP	
;I2C_LCD.c, 180 :: 		I2C_LCD_putcmd(addr, LCD_4BITS_2LINES_5x8FONT,0);
0x9D001494	0xA3B9000C  SB	R25, 12(SP)
0x9D001498	0x0000D80A  MOVZ	R27, R0, R0
0x9D00149C	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0014A0	0x341A0028  ORI	R26, R0, 40
0x9D0014A4	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 181 :: 		Delay_ms(25);
0x9D0014A8	0x3C180019  LUI	R24, 25
0x9D0014AC	0x37186E6A  ORI	R24, R24, 28266
L_I2C_LCD_init43:
0x9D0014B0	0x2718FFFF  ADDIU	R24, R24, -1
0x9D0014B4	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init43
0x9D0014B8	0x70000000  NOP	
;I2C_LCD.c, 182 :: 		I2C_LCD_putcmd(addr, LCD_DISPLAY_OFF_CURSOR_OFF_BLINK_OFF,0);
0x9D0014BC	0xA3B9000C  SB	R25, 12(SP)
0x9D0014C0	0x0000D80A  MOVZ	R27, R0, R0
0x9D0014C4	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0014C8	0x341A0008  ORI	R26, R0, 8
0x9D0014CC	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 183 :: 		Delay_ms(25);
0x9D0014D0	0x3C180019  LUI	R24, 25
0x9D0014D4	0x37186E6A  ORI	R24, R24, 28266
L_I2C_LCD_init45:
0x9D0014D8	0x2718FFFF  ADDIU	R24, R24, -1
0x9D0014DC	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init45
0x9D0014E0	0x70000000  NOP	
;I2C_LCD.c, 184 :: 		I2C_LCD_putcmd(addr, LCD_CLEAR,0);
0x9D0014E4	0xA3B9000C  SB	R25, 12(SP)
0x9D0014E8	0x0000D80A  MOVZ	R27, R0, R0
0x9D0014EC	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0014F0	0x341A0001  ORI	R26, R0, 1
0x9D0014F4	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 185 :: 		Delay_ms(25);
0x9D0014F8	0x3C180019  LUI	R24, 25
0x9D0014FC	0x37186E6A  ORI	R24, R24, 28266
L_I2C_LCD_init47:
0x9D001500	0x2718FFFF  ADDIU	R24, R24, -1
0x9D001504	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init47
0x9D001508	0x70000000  NOP	
;I2C_LCD.c, 186 :: 		I2C_LCD_putcmd(addr, LCD_INCREMENT_NO_SHIFT,0);
0x9D00150C	0xA3B9000C  SB	R25, 12(SP)
0x9D001510	0x0000D80A  MOVZ	R27, R0, R0
0x9D001514	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001518	0x341A0006  ORI	R26, R0, 6
0x9D00151C	0x93B9000C  LBU	R25, 12(SP)
;I2C_LCD.c, 187 :: 		Delay_ms(25);
0x9D001520	0x3C180019  LUI	R24, 25
0x9D001524	0x37186E6A  ORI	R24, R24, 28266
L_I2C_LCD_init49:
0x9D001528	0x2718FFFF  ADDIU	R24, R24, -1
0x9D00152C	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init49
0x9D001530	0x70000000  NOP	
;I2C_LCD.c, 188 :: 		I2C_LCD_putcmd(addr, LCD_DISPLAY_ON_CURSOR_OFF,0);
0x9D001534	0x0000D80A  MOVZ	R27, R0, R0
0x9D001538	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D00153C	0x341A000C  ORI	R26, R0, 12
;I2C_LCD.c, 189 :: 		Delay_ms(25);
0x9D001540	0x3C180019  LUI	R24, 25
0x9D001544	0x37186E6A  ORI	R24, R24, 28266
L_I2C_LCD_init51:
0x9D001548	0x2718FFFF  ADDIU	R24, R24, -1
0x9D00154C	0x1700FFFE  BNE	R24, R0, L_I2C_LCD_init51
0x9D001550	0x70000000  NOP	
;I2C_LCD.c, 190 :: 		} // LCD_init()
L_end_I2C_LCD_init:
0x9D001554	0x8FBB0008  LW	R27, 8(SP)
0x9D001558	0x8FBA0004  LW	R26, 4(SP)
0x9D00155C	0x8FBF0000  LW	RA, 0(SP)
0x9D001560	0x03E00008  JR	RA
0x9D001564	0x27BD0010  ADDIU	SP, SP, 16
; end of _I2C_LCD_init
_I2C_LCD_putcmd:
;I2C_LCD.c, 63 :: 		void I2C_LCD_putcmd(UChar addr, UChar dta,UChar cmdtype){
0x9D00101C	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D001020	0xAFBF0000  SW	RA, 0(SP)
;I2C_LCD.c, 66 :: 		lcddataA = ((cmdtype & 0XFF)|HI_NIBBLE(dta)|LCD_BL);
0x9D001024	0xAFBA0004  SW	R26, 4(SP)
0x9D001028	0x336300FF  ANDI	R3, R27, 255
0x9D00102C	0x334200F0  ANDI	R2, R26, 240
0x9D001030	0x00621025  OR	R2, R3, R2
0x9D001034	0x34420008  ORI	R2, R2, 8
0x9D001038	0xA3A2000B  SB	R2, 11(SP)
;I2C_LCD.c, 67 :: 		I2C_PCF8574_Write(addr,lcddataA );
0x9D00103C	0xA3BB0008  SB	R27, 8(SP)
0x9D001040	0xA3BA0009  SB	R26, 9(SP)
0x9D001044	0xA3B9000A  SB	R25, 10(SP)
0x9D001048	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D00104C	0x305A00FF  ANDI	R26, R2, 255
0x9D001050	0x93B9000A  LBU	R25, 10(SP)
;I2C_LCD.c, 68 :: 		I2C_PCF8574_Write(addr,lcddataA |  LCD_EN);    // LCD_EN = 0X04
0x9D001054	0x93A2000B  LBU	R2, 11(SP)
0x9D001058	0x34420004  ORI	R2, R2, 4
0x9D00105C	0xA3B9000A  SB	R25, 10(SP)
0x9D001060	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D001064	0x305A00FF  ANDI	R26, R2, 255
0x9D001068	0x93B9000A  LBU	R25, 10(SP)
;I2C_LCD.c, 69 :: 		I2C_PCF8574_Write(addr,lcddataA & ~LCD_EN);    // Reset LCD bus
0x9D00106C	0x93A3000B  LBU	R3, 11(SP)
0x9D001070	0x340200FB  ORI	R2, R0, 251
0x9D001074	0x00621024  AND	R2, R3, R2
0x9D001078	0xA3B9000A  SB	R25, 10(SP)
0x9D00107C	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D001080	0x305A00FF  ANDI	R26, R2, 255
0x9D001084	0x93B9000A  LBU	R25, 10(SP)
0x9D001088	0x93BA0009  LBU	R26, 9(SP)
0x9D00108C	0x93BB0008  LBU	R27, 8(SP)
;I2C_LCD.c, 71 :: 		lcddataB = ((cmdtype & 0XFF)|LO_NIBBLE(dta)| LCD_BL) ;
0x9D001090	0x336300FF  ANDI	R3, R27, 255
0x9D001094	0x334200FF  ANDI	R2, R26, 255
0x9D001098	0x00021100  SLL	R2, R2, 4
0x9D00109C	0x304200F0  ANDI	R2, R2, 240
0x9D0010A0	0x00621025  OR	R2, R3, R2
0x9D0010A4	0x34420008  ORI	R2, R2, 8
0x9D0010A8	0xA3A2000C  SB	R2, 12(SP)
;I2C_LCD.c, 72 :: 		I2C_PCF8574_Write(addr,lcddataB);
0x9D0010AC	0xA3B90008  SB	R25, 8(SP)
0x9D0010B0	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D0010B4	0x305A00FF  ANDI	R26, R2, 255
0x9D0010B8	0x93B90008  LBU	R25, 8(SP)
;I2C_LCD.c, 73 :: 		I2C_PCF8574_Write(addr,lcddataB | LCD_EN);        // LCD_EN = 0X04
0x9D0010BC	0x93A2000C  LBU	R2, 12(SP)
0x9D0010C0	0x34420004  ORI	R2, R2, 4
0x9D0010C4	0xA3B90008  SB	R25, 8(SP)
0x9D0010C8	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D0010CC	0x305A00FF  ANDI	R26, R2, 255
0x9D0010D0	0x93B90008  LBU	R25, 8(SP)
;I2C_LCD.c, 74 :: 		I2C_PCF8574_Write(addr,lcddataB & ~LCD_EN);    // Reset LCD bus
0x9D0010D4	0x93A3000C  LBU	R3, 12(SP)
0x9D0010D8	0x340200FB  ORI	R2, R0, 251
0x9D0010DC	0x00621024  AND	R2, R3, R2
0x9D0010E0	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D0010E4	0x305A00FF  ANDI	R26, R2, 255
;I2C_LCD.c, 75 :: 		} // LCD_putcmd())
L_end_I2C_LCD_putcmd:
0x9D0010E8	0x8FBA0004  LW	R26, 4(SP)
0x9D0010EC	0x8FBF0000  LW	RA, 0(SP)
0x9D0010F0	0x03E00008  JR	RA
0x9D0010F4	0x27BD0010  ADDIU	SP, SP, 16
; end of _I2C_LCD_putcmd
_I2C_PCF8574_Write:
;I2C_LCD.c, 13 :: 		UChar I2C_PCF8574_Write(UChar addr,UChar Data ){
0x9D000C54	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000C58	0xAFBF0000  SW	RA, 0(SP)
;I2C_LCD.c, 15 :: 		if(I2CUnit == I2C1){
0x9D000C5C	0xAFB90004  SW	R25, 4(SP)
0x9D000C60	0x8423801E  LH	R3, Offset(_I2CUnit+0)(GP)
0x9D000C64	0x34020001  ORI	R2, R0, 1
0x9D000C68	0x14620011  BNE	R3, R2, L_I2C_PCF8574_Write0
0x9D000C6C	0x70000000  NOP	
L__I2C_PCF8574_Write54:
;I2C_LCD.c, 16 :: 		I2C1_Start();                //Start send ACK
0x9D000C70	0xA3BA0008  SB	R26, 8(SP)
0x9D000C74	0x0F400291  JAL	_I2C1_Start+0
0x9D000C78	0xA3B90009  SB	R25, 9(SP)
0x9D000C7C	0x93B90009  LBU	R25, 9(SP)
;I2C_LCD.c, 17 :: 		S = I2C1_Write(addr);        //Send address and check for error
0x9D000C80	0x0F400260  JAL	_I2C1_Write+0
0x9D000C84	0xA3B90009  SB	R25, 9(SP)
0x9D000C88	0x93B90009  LBU	R25, 9(SP)
0x9D000C8C	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 19 :: 		I2C1_Write(Data);
0x9D000C90	0xA3BA0008  SB	R26, 8(SP)
0x9D000C94	0xA3B90009  SB	R25, 9(SP)
0x9D000C98	0x0F400260  JAL	_I2C1_Write+0
0x9D000C9C	0x335900FF  ANDI	R25, R26, 255
;I2C_LCD.c, 20 :: 		I2C1_Stop();
0x9D000CA0	0x0F4002E9  JAL	_I2C1_Stop+0
0x9D000CA4	0x70000000  NOP	
0x9D000CA8	0x93B90009  LBU	R25, 9(SP)
0x9D000CAC	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 21 :: 		}
L_I2C_PCF8574_Write0:
;I2C_LCD.c, 22 :: 		if(I2CUnit == I2C2){
0x9D000CB0	0x8423801E  LH	R3, Offset(_I2CUnit+0)(GP)
0x9D000CB4	0x34020002  ORI	R2, R0, 2
0x9D000CB8	0x14620011  BNE	R3, R2, L_I2C_PCF8574_Write1
0x9D000CBC	0x70000000  NOP	
L__I2C_PCF8574_Write55:
;I2C_LCD.c, 23 :: 		I2C2_Start();                //Start send ACK
0x9D000CC0	0xA3BA0008  SB	R26, 8(SP)
0x9D000CC4	0x0F4002BD  JAL	_I2C2_Start+0
0x9D000CC8	0xA3B90009  SB	R25, 9(SP)
0x9D000CCC	0x93B90009  LBU	R25, 9(SP)
;I2C_LCD.c, 24 :: 		S = I2C2_Write(addr);        //Send address and check for error
0x9D000CD0	0x0F4000E0  JAL	_I2C2_Write+0
0x9D000CD4	0xA3B90009  SB	R25, 9(SP)
0x9D000CD8	0x93B90009  LBU	R25, 9(SP)
0x9D000CDC	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 26 :: 		I2C2_Write(Data);
0x9D000CE0	0xA3BA0008  SB	R26, 8(SP)
0x9D000CE4	0xA3B90009  SB	R25, 9(SP)
0x9D000CE8	0x0F4000E0  JAL	_I2C2_Write+0
0x9D000CEC	0x335900FF  ANDI	R25, R26, 255
;I2C_LCD.c, 27 :: 		I2C2_Stop();
0x9D000CF0	0x0F400111  JAL	_I2C2_Stop+0
0x9D000CF4	0x70000000  NOP	
0x9D000CF8	0x93B90009  LBU	R25, 9(SP)
0x9D000CFC	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 28 :: 		}
L_I2C_PCF8574_Write1:
;I2C_LCD.c, 29 :: 		if(I2CUnit == I2C3){
0x9D000D00	0x8423801E  LH	R3, Offset(_I2CUnit+0)(GP)
0x9D000D04	0x34020003  ORI	R2, R0, 3
0x9D000D08	0x14620011  BNE	R3, R2, L_I2C_PCF8574_Write2
0x9D000D0C	0x70000000  NOP	
L__I2C_PCF8574_Write56:
;I2C_LCD.c, 30 :: 		I2C3_Start();                //Start send ACK
0x9D000D10	0xA3BA0008  SB	R26, 8(SP)
0x9D000D14	0x0F40011F  JAL	_I2C3_Start+0
0x9D000D18	0xA3B90009  SB	R25, 9(SP)
0x9D000D1C	0x93B90009  LBU	R25, 9(SP)
;I2C_LCD.c, 31 :: 		S = I2C3_Write(addr);        //Send address and check for error
0x9D000D20	0x0F4001D2  JAL	_I2C3_Write+0
0x9D000D24	0xA3B90009  SB	R25, 9(SP)
0x9D000D28	0x93B90009  LBU	R25, 9(SP)
0x9D000D2C	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 33 :: 		I2C3_Write(Data);
0x9D000D30	0xA3BA0008  SB	R26, 8(SP)
0x9D000D34	0xA3B90009  SB	R25, 9(SP)
0x9D000D38	0x0F4001D2  JAL	_I2C3_Write+0
0x9D000D3C	0x335900FF  ANDI	R25, R26, 255
;I2C_LCD.c, 34 :: 		I2C3_Stop();
0x9D000D40	0x0F4001C4  JAL	_I2C3_Stop+0
0x9D000D44	0x70000000  NOP	
0x9D000D48	0x93B90009  LBU	R25, 9(SP)
0x9D000D4C	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 35 :: 		}
L_I2C_PCF8574_Write2:
;I2C_LCD.c, 36 :: 		if(I2CUnit == I2C4){
0x9D000D50	0x8423801E  LH	R3, Offset(_I2CUnit+0)(GP)
0x9D000D54	0x34020004  ORI	R2, R0, 4
0x9D000D58	0x14620011  BNE	R3, R2, L_I2C_PCF8574_Write3
0x9D000D5C	0x70000000  NOP	
L__I2C_PCF8574_Write57:
;I2C_LCD.c, 37 :: 		I2C4_Start();                //Start send ACK
0x9D000D60	0xA3BA0008  SB	R26, 8(SP)
0x9D000D64	0x0F400234  JAL	_I2C4_Start+0
0x9D000D68	0xA3B90009  SB	R25, 9(SP)
0x9D000D6C	0x93B90009  LBU	R25, 9(SP)
;I2C_LCD.c, 38 :: 		S = I2C4_Write(addr);        //Send address and check for error
0x9D000D70	0x0F400203  JAL	_I2C4_Write+0
0x9D000D74	0xA3B90009  SB	R25, 9(SP)
0x9D000D78	0x93B90009  LBU	R25, 9(SP)
0x9D000D7C	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 40 :: 		I2C4_Write(Data);
0x9D000D80	0xA3BA0008  SB	R26, 8(SP)
0x9D000D84	0xA3B90009  SB	R25, 9(SP)
0x9D000D88	0x0F400203  JAL	_I2C4_Write+0
0x9D000D8C	0x335900FF  ANDI	R25, R26, 255
;I2C_LCD.c, 41 :: 		I2C4_Stop();
0x9D000D90	0x0F400177  JAL	_I2C4_Stop+0
0x9D000D94	0x70000000  NOP	
0x9D000D98	0x93B90009  LBU	R25, 9(SP)
0x9D000D9C	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 42 :: 		}
L_I2C_PCF8574_Write3:
;I2C_LCD.c, 43 :: 		if(I2CUnit == I2C5){
0x9D000DA0	0x8423801E  LH	R3, Offset(_I2CUnit+0)(GP)
0x9D000DA4	0x34020005  ORI	R2, R0, 5
0x9D000DA8	0x1462000B  BNE	R3, R2, L_I2C_PCF8574_Write4
0x9D000DAC	0x70000000  NOP	
L__I2C_PCF8574_Write58:
;I2C_LCD.c, 44 :: 		I2C5_Start();                //Start send ACK
0x9D000DB0	0xA3BA0008  SB	R26, 8(SP)
0x9D000DB4	0x0F40014B  JAL	_I2C5_Start+0
0x9D000DB8	0xA3B90009  SB	R25, 9(SP)
;I2C_LCD.c, 45 :: 		S = I2C5_Write(addr);        //Send address and check for error
0x9D000DBC	0x0F400193  JAL	_I2C5_Write+0
0x9D000DC0	0x93B90009  LBU	R25, 9(SP)
0x9D000DC4	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 47 :: 		I2C5_Write(Data);
0x9D000DC8	0x0F400193  JAL	_I2C5_Write+0
0x9D000DCC	0x335900FF  ANDI	R25, R26, 255
;I2C_LCD.c, 48 :: 		I2C5_Stop();
0x9D000DD0	0x0F400185  JAL	_I2C5_Stop+0
0x9D000DD4	0x70000000  NOP	
;I2C_LCD.c, 49 :: 		}
L_I2C_PCF8574_Write4:
;I2C_LCD.c, 58 :: 		}
L_end_I2C_PCF8574_Write:
0x9D000DD8	0x8FB90004  LW	R25, 4(SP)
0x9D000DDC	0x8FBF0000  LW	RA, 0(SP)
0x9D000DE0	0x03E00008  JR	RA
0x9D000DE4	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C_PCF8574_Write
_I2C1_Start:
;__Lib_I2C_12345_MZ.c, 69 :: 		
0x9D000A44	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000A48	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 71 :: 		
0x9D000A4C	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000A50	0x8C238020  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C1_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 73 :: 		
0x9D000A54	0xAFA30008  SW	R3, 8(SP)
0x9D000A58	0x0F4000AC  JAL	__Lib_I2C_12345_MZ_I2C1_Wait_For_Idle+0
0x9D000A5C	0x34190005  ORI	R25, R0, 5
0x9D000A60	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345_MZ.c, 75 :: 		
0x9D000A64	0x34020001  ORI	R2, R0, 1
0x9D000A68	0x3C1EBF82  LUI	R30, 49026
0x9D000A6C	0xAFC20008  SW	R2, 8(R30)
;__Lib_I2C_12345_MZ.c, 78 :: 		
0x9D000A70	0x3C1EBF82  LUI	R30, 49026
0x9D000A74	0x93C20011  LBU	R2, 17(R30)
0x9D000A78	0x7C420080  EXT	R2, R2, 2, 1
0x9D000A7C	0x10400003  BEQ	R2, R0, L_I2C1_Start4
0x9D000A80	0x70000000  NOP	
L__I2C1_Start225:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 79 :: 		
0x9D000A84	0x0B4002B9  J	L_end_I2C1_Start
0x9D000A88	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345_MZ.c, 80 :: 		
L_I2C1_Start4:
;__Lib_I2C_12345_MZ.c, 81 :: 		
; timeout start address is: 12 (R3)
L_I2C1_Start5:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000A8C	0x3C1EBF82  LUI	R30, 49026
0x9D000A90	0x93C20000  LBU	R2, 0(R30)
0x9D000A94	0x7C420000  EXT	R2, R2, 0, 1
0x9D000A98	0x10400011  BEQ	R2, 1, L_I2C1_Start6
0x9D000A9C	0x70000000  NOP	
L__I2C1_Start227:
;__Lib_I2C_12345_MZ.c, 82 :: 		
0x9D000AA0	0x8C228020  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C1_TIMEOUT+0)(GP)
0x9D000AA4	0x1040000C  BEQ	R2, R0, L__I2C1_Start171
0x9D000AA8	0x70000000  NOP	
L__I2C1_Start229:
;__Lib_I2C_12345_MZ.c, 84 :: 		
0x9D000AAC	0x14600007  BNE	R3, R0, L_I2C1_Start8
0x9D000AB0	0x70000000  NOP	
L__I2C1_Start230:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 86 :: 		
0x9D000AB4	0x34190005  ORI	R25, R0, 5
0x9D000AB8	0x8C3E8024  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D000ABC	0x03C0F809  JALR	RA, R30
0x9D000AC0	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 87 :: 		
0x9D000AC4	0x0B4002B8  J	L_I2C1_Start6
0x9D000AC8	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 88 :: 		
L_I2C1_Start8:
;__Lib_I2C_12345_MZ.c, 89 :: 		
; timeout start address is: 12 (R3)
0x9D000ACC	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 90 :: 		
0x9D000AD0	0x0B4002B6  J	L_I2C1_Start7
0x9D000AD4	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Start171:
;__Lib_I2C_12345_MZ.c, 82 :: 		
;__Lib_I2C_12345_MZ.c, 90 :: 		
L_I2C1_Start7:
;__Lib_I2C_12345_MZ.c, 91 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000AD8	0x0B4002A3  J	L_I2C1_Start5
0x9D000ADC	0x70000000  NOP	
L_I2C1_Start6:
;__Lib_I2C_12345_MZ.c, 92 :: 		
0x9D000AE0	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 93 :: 		
;__Lib_I2C_12345_MZ.c, 92 :: 		
;__Lib_I2C_12345_MZ.c, 93 :: 		
L_end_I2C1_Start:
0x9D000AE4	0x8FB90004  LW	R25, 4(SP)
0x9D000AE8	0x8FBF0000  LW	RA, 0(SP)
0x9D000AEC	0x03E00008  JR	RA
0x9D000AF0	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C1_Start
__Lib_I2C_12345_MZ_I2C1_Wait_For_Idle:
;__Lib_I2C_12345_MZ.c, 51 :: 		
0x9D0002B0	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0002B4	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 53 :: 		
; timeout start address is: 16 (R4)
0x9D0002B8	0x8C248020  LW	R4, Offset(__Lib_I2C_12345_MZ__I2C1_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 55 :: 		
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle0:
; timeout start address is: 16 (R4)
0x9D0002BC	0x0F400000  JAL	_I2C1_Is_Idle+0
0x9D0002C0	0x70000000  NOP	
0x9D0002C4	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle1
0x9D0002C8	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle219:
;__Lib_I2C_12345_MZ.c, 56 :: 		
0x9D0002CC	0x8C228020  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C1_TIMEOUT+0)(GP)
0x9D0002D0	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle170
0x9D0002D4	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle221:
;__Lib_I2C_12345_MZ.c, 58 :: 		
0x9D0002D8	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle3
0x9D0002DC	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle222:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 60 :: 		
0x9D0002E0	0x8C3E8024  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D0002E4	0x03C0F809  JALR	RA, R30
0x9D0002E8	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 61 :: 		
0x9D0002EC	0x0B4000C3  J	L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle1
0x9D0002F0	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 62 :: 		
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle3:
;__Lib_I2C_12345_MZ.c, 63 :: 		
; timeout start address is: 16 (R4)
0x9D0002F4	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D0002F8	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 64 :: 		
0x9D0002FC	0x0B4000C1  J	L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle2
0x9D000300	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle170:
;__Lib_I2C_12345_MZ.c, 56 :: 		
;__Lib_I2C_12345_MZ.c, 64 :: 		
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle2:
;__Lib_I2C_12345_MZ.c, 65 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D000304	0x0B4000AF  J	L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle0
0x9D000308	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C1_Wait_For_Idle1:
;__Lib_I2C_12345_MZ.c, 66 :: 		
L_end_I2C1_Wait_For_Idle:
0x9D00030C	0x8FBF0000  LW	RA, 0(SP)
0x9D000310	0x03E00008  JR	RA
0x9D000314	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_MZ_I2C1_Wait_For_Idle
_I2C1_Is_Idle:
;__Lib_I2C_12345_MZ.c, 43 :: 		
0x9D000000	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345_MZ.c, 45 :: 		
0x9D000004	0x3C1EBF82  LUI	R30, 49026
0x9D000008	0x93C20000  LBU	R2, 0(R30)
0x9D00000C	0x7C420000  EXT	R2, R2, 0, 1
0x9D000010	0x304300FF  ANDI	R3, R2, 255
0x9D000014	0x3C1EBF82  LUI	R30, 49026
0x9D000018	0x93C20000  LBU	R2, 0(R30)
0x9D00001C	0x7C420080  EXT	R2, R2, 2, 1
0x9D000020	0x00621825  OR	R3, R3, R2
0x9D000024	0x3C1EBF82  LUI	R30, 49026
0x9D000028	0x93C20000  LBU	R2, 0(R30)
0x9D00002C	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000030	0x00621825  OR	R3, R3, R2
0x9D000034	0x3C1EBF82  LUI	R30, 49026
0x9D000038	0x93C20000  LBU	R2, 0(R30)
0x9D00003C	0x7C420100  EXT	R2, R2, 4, 1
0x9D000040	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345_MZ.c, 46 :: 		
0x9D000044	0x3C1EBF82  LUI	R30, 49026
0x9D000048	0x93C20000  LBU	R2, 0(R30)
0x9D00004C	0x7C420040  EXT	R2, R2, 1, 1
0x9D000050	0x00621825  OR	R3, R3, R2
0x9D000054	0x3C1EBF82  LUI	R30, 49026
0x9D000058	0x93C20011  LBU	R2, 17(R30)
0x9D00005C	0x7C420180  EXT	R2, R2, 6, 1
0x9D000060	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D000064	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345_MZ.c, 47 :: 		
0x9D000068	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D00006C	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345_MZ.c, 48 :: 		
L_end_I2C1_Is_Idle:
0x9D000070	0x03E00008  JR	RA
0x9D000074	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C1_Is_Idle
_I2C1_Write:
;__Lib_I2C_12345_MZ.c, 137 :: 		
0x9D000980	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000984	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 139 :: 		
0x9D000988	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D00098C	0x8C238020  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C1_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 141 :: 		
0x9D000990	0x332200FF  ANDI	R2, R25, 255
0x9D000994	0x3C1EBF82  LUI	R30, 49026
0x9D000998	0xAFC20050  SW	R2, 80(R30)
;__Lib_I2C_12345_MZ.c, 143 :: 		
0x9D00099C	0x3C1EBF82  LUI	R30, 49026
0x9D0009A0	0x93C20010  LBU	R2, 16(R30)
0x9D0009A4	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0009A8	0x10400003  BEQ	R2, R0, L_I2C1_Write16
0x9D0009AC	0x70000000  NOP	
L__I2C1_Write242:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 144 :: 		
0x9D0009B0	0x0B40028D  J	L_end_I2C1_Write
0x9D0009B4	0x3402FFFF  ORI	R2, R0, 65535
L_I2C1_Write16:
;__Lib_I2C_12345_MZ.c, 146 :: 		
; timeout start address is: 12 (R3)
L_I2C1_Write18:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D0009B8	0x3C1EBF82  LUI	R30, 49026
0x9D0009BC	0x93C20010  LBU	R2, 16(R30)
0x9D0009C0	0x7C420000  EXT	R2, R2, 0, 1
0x9D0009C4	0x10400011  BEQ	R2, R0, L_I2C1_Write19
0x9D0009C8	0x70000000  NOP	
L__I2C1_Write244:
;__Lib_I2C_12345_MZ.c, 147 :: 		
0x9D0009CC	0x8C228020  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C1_TIMEOUT+0)(GP)
0x9D0009D0	0x1040000C  BEQ	R2, R0, L__I2C1_Write176
0x9D0009D4	0x70000000  NOP	
L__I2C1_Write246:
;__Lib_I2C_12345_MZ.c, 149 :: 		
0x9D0009D8	0x14600007  BNE	R3, R0, L_I2C1_Write21
0x9D0009DC	0x70000000  NOP	
L__I2C1_Write247:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 151 :: 		
0x9D0009E0	0x34190004  ORI	R25, R0, 4
0x9D0009E4	0x8C3E8024  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D0009E8	0x03C0F809  JALR	RA, R30
0x9D0009EC	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 152 :: 		
0x9D0009F0	0x0B400283  J	L_I2C1_Write19
0x9D0009F4	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 153 :: 		
L_I2C1_Write21:
;__Lib_I2C_12345_MZ.c, 154 :: 		
; timeout start address is: 12 (R3)
0x9D0009F8	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 155 :: 		
0x9D0009FC	0x0B400281  J	L_I2C1_Write20
0x9D000A00	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Write176:
;__Lib_I2C_12345_MZ.c, 147 :: 		
;__Lib_I2C_12345_MZ.c, 155 :: 		
L_I2C1_Write20:
;__Lib_I2C_12345_MZ.c, 156 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000A04	0x0B40026E  J	L_I2C1_Write18
0x9D000A08	0x70000000  NOP	
L_I2C1_Write19:
;__Lib_I2C_12345_MZ.c, 157 :: 		
0x9D000A0C	0x0F4000AC  JAL	__Lib_I2C_12345_MZ_I2C1_Wait_For_Idle+0
0x9D000A10	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345_MZ.c, 159 :: 		
0x9D000A14	0x3C1EBF82  LUI	R30, 49026
0x9D000A18	0x93C20011  LBU	R2, 17(R30)
0x9D000A1C	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D000A20	0x10400003  BEQ	R2, R0, L_I2C1_Write22
0x9D000A24	0x70000000  NOP	
L__I2C1_Write249:
;__Lib_I2C_12345_MZ.c, 160 :: 		
0x9D000A28	0x0B40028D  J	L_end_I2C1_Write
0x9D000A2C	0x3402FFFE  ORI	R2, R0, 65534
L_I2C1_Write22:
;__Lib_I2C_12345_MZ.c, 162 :: 		
0x9D000A30	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 164 :: 		
;__Lib_I2C_12345_MZ.c, 162 :: 		
;__Lib_I2C_12345_MZ.c, 164 :: 		
L_end_I2C1_Write:
0x9D000A34	0x8FB90004  LW	R25, 4(SP)
0x9D000A38	0x8FBF0000  LW	RA, 0(SP)
0x9D000A3C	0x03E00008  JR	RA
0x9D000A40	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C1_Write
_I2C1_Stop:
;__Lib_I2C_12345_MZ.c, 123 :: 		
0x9D000BA4	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000BA8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 127 :: 		
0x9D000BAC	0xAFB90004  SW	R25, 4(SP)
0x9D000BB0	0x0F4000AC  JAL	__Lib_I2C_12345_MZ_I2C1_Wait_For_Idle+0
0x9D000BB4	0x34190007  ORI	R25, R0, 7
;__Lib_I2C_12345_MZ.c, 133 :: 		
0x9D000BB8	0x34028000  ORI	R2, R0, 32768
0x9D000BBC	0x3C1EBF82  LUI	R30, 49026
0x9D000BC0	0xAFC20004  SW	R2, 4(R30)
;__Lib_I2C_12345_MZ.c, 134 :: 		
0x9D000BC4	0x3C1EBF82  LUI	R30, 49026
0x9D000BC8	0xAFC20008  SW	R2, 8(R30)
;__Lib_I2C_12345_MZ.c, 135 :: 		
L_end_I2C1_Stop:
0x9D000BCC	0x8FB90004  LW	R25, 4(SP)
0x9D000BD0	0x8FBF0000  LW	RA, 0(SP)
0x9D000BD4	0x03E00008  JR	RA
0x9D000BD8	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C1_Stop
_I2C2_Start:
;__Lib_I2C_12345_MZ.c, 292 :: 		
0x9D000AF4	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000AF8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 294 :: 		
0x9D000AFC	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000B00	0x8C238000  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C2_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 296 :: 		
0x9D000B04	0xAFA30008  SW	R3, 8(SP)
0x9D000B08	0x0F400092  JAL	__Lib_I2C_12345_MZ_I2C2_Wait_For_Idle+0
0x9D000B0C	0x34190005  ORI	R25, R0, 5
0x9D000B10	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345_MZ.c, 298 :: 		
0x9D000B14	0x34020001  ORI	R2, R0, 1
0x9D000B18	0x3C1EBF82  LUI	R30, 49026
0x9D000B1C	0xAFC20208  SW	R2, 520(R30)
;__Lib_I2C_12345_MZ.c, 301 :: 		
0x9D000B20	0x3C1EBF82  LUI	R30, 49026
0x9D000B24	0x93C20211  LBU	R2, 529(R30)
0x9D000B28	0x7C420080  EXT	R2, R2, 2, 1
0x9D000B2C	0x10400003  BEQ	R2, R0, L_I2C2_Start38
0x9D000B30	0x70000000  NOP	
L__I2C2_Start275:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 302 :: 		
0x9D000B34	0x0B4002E5  J	L_end_I2C2_Start
0x9D000B38	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345_MZ.c, 303 :: 		
L_I2C2_Start38:
;__Lib_I2C_12345_MZ.c, 304 :: 		
; timeout start address is: 12 (R3)
L_I2C2_Start39:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000B3C	0x3C1EBF82  LUI	R30, 49026
0x9D000B40	0x93C20200  LBU	R2, 512(R30)
0x9D000B44	0x7C420000  EXT	R2, R2, 0, 1
0x9D000B48	0x10400011  BEQ	R2, 1, L_I2C2_Start40
0x9D000B4C	0x70000000  NOP	
L__I2C2_Start277:
;__Lib_I2C_12345_MZ.c, 305 :: 		
0x9D000B50	0x8C228000  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C2_TIMEOUT+0)(GP)
0x9D000B54	0x1040000C  BEQ	R2, R0, L__I2C2_Start180
0x9D000B58	0x70000000  NOP	
L__I2C2_Start279:
;__Lib_I2C_12345_MZ.c, 307 :: 		
0x9D000B5C	0x14600007  BNE	R3, R0, L_I2C2_Start42
0x9D000B60	0x70000000  NOP	
L__I2C2_Start280:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 309 :: 		
0x9D000B64	0x34190005  ORI	R25, R0, 5
0x9D000B68	0x8C3E8028  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D000B6C	0x03C0F809  JALR	RA, R30
0x9D000B70	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 310 :: 		
0x9D000B74	0x0B4002E4  J	L_I2C2_Start40
0x9D000B78	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 311 :: 		
L_I2C2_Start42:
;__Lib_I2C_12345_MZ.c, 312 :: 		
; timeout start address is: 12 (R3)
0x9D000B7C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 313 :: 		
0x9D000B80	0x0B4002E2  J	L_I2C2_Start41
0x9D000B84	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Start180:
;__Lib_I2C_12345_MZ.c, 305 :: 		
;__Lib_I2C_12345_MZ.c, 313 :: 		
L_I2C2_Start41:
;__Lib_I2C_12345_MZ.c, 314 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000B88	0x0B4002CF  J	L_I2C2_Start39
0x9D000B8C	0x70000000  NOP	
L_I2C2_Start40:
;__Lib_I2C_12345_MZ.c, 315 :: 		
0x9D000B90	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 316 :: 		
;__Lib_I2C_12345_MZ.c, 315 :: 		
;__Lib_I2C_12345_MZ.c, 316 :: 		
L_end_I2C2_Start:
0x9D000B94	0x8FB90004  LW	R25, 4(SP)
0x9D000B98	0x8FBF0000  LW	RA, 0(SP)
0x9D000B9C	0x03E00008  JR	RA
0x9D000BA0	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C2_Start
__Lib_I2C_12345_MZ_I2C2_Wait_For_Idle:
;__Lib_I2C_12345_MZ.c, 274 :: 		
0x9D000248	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00024C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 276 :: 		
; timeout start address is: 16 (R4)
0x9D000250	0x8C248000  LW	R4, Offset(__Lib_I2C_12345_MZ__I2C2_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 278 :: 		
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle34:
; timeout start address is: 16 (R4)
0x9D000254	0x0F40005A  JAL	_I2C2_Is_Idle+0
0x9D000258	0x70000000  NOP	
0x9D00025C	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle35
0x9D000260	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle269:
;__Lib_I2C_12345_MZ.c, 279 :: 		
0x9D000264	0x8C228000  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C2_TIMEOUT+0)(GP)
0x9D000268	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle179
0x9D00026C	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle271:
;__Lib_I2C_12345_MZ.c, 281 :: 		
0x9D000270	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle37
0x9D000274	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle272:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 283 :: 		
0x9D000278	0x8C3E8028  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D00027C	0x03C0F809  JALR	RA, R30
0x9D000280	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 284 :: 		
0x9D000284	0x0B4000A9  J	L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle35
0x9D000288	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 285 :: 		
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle37:
;__Lib_I2C_12345_MZ.c, 286 :: 		
; timeout start address is: 16 (R4)
0x9D00028C	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D000290	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 287 :: 		
0x9D000294	0x0B4000A7  J	L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle36
0x9D000298	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle179:
;__Lib_I2C_12345_MZ.c, 279 :: 		
;__Lib_I2C_12345_MZ.c, 287 :: 		
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle36:
;__Lib_I2C_12345_MZ.c, 288 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D00029C	0x0B400095  J	L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle34
0x9D0002A0	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C2_Wait_For_Idle35:
;__Lib_I2C_12345_MZ.c, 289 :: 		
L_end_I2C2_Wait_For_Idle:
0x9D0002A4	0x8FBF0000  LW	RA, 0(SP)
0x9D0002A8	0x03E00008  JR	RA
0x9D0002AC	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_MZ_I2C2_Wait_For_Idle
_I2C2_Is_Idle:
;__Lib_I2C_12345_MZ.c, 266 :: 		
0x9D000168	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345_MZ.c, 268 :: 		
0x9D00016C	0x3C1EBF82  LUI	R30, 49026
0x9D000170	0x93C20200  LBU	R2, 512(R30)
0x9D000174	0x7C420000  EXT	R2, R2, 0, 1
0x9D000178	0x304300FF  ANDI	R3, R2, 255
0x9D00017C	0x3C1EBF82  LUI	R30, 49026
0x9D000180	0x93C20200  LBU	R2, 512(R30)
0x9D000184	0x7C420080  EXT	R2, R2, 2, 1
0x9D000188	0x00621825  OR	R3, R3, R2
0x9D00018C	0x3C1EBF82  LUI	R30, 49026
0x9D000190	0x93C20200  LBU	R2, 512(R30)
0x9D000194	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000198	0x00621825  OR	R3, R3, R2
0x9D00019C	0x3C1EBF82  LUI	R30, 49026
0x9D0001A0	0x93C20200  LBU	R2, 512(R30)
0x9D0001A4	0x7C420100  EXT	R2, R2, 4, 1
0x9D0001A8	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345_MZ.c, 269 :: 		
0x9D0001AC	0x3C1EBF82  LUI	R30, 49026
0x9D0001B0	0x93C20200  LBU	R2, 512(R30)
0x9D0001B4	0x7C420040  EXT	R2, R2, 1, 1
0x9D0001B8	0x00621825  OR	R3, R3, R2
0x9D0001BC	0x3C1EBF82  LUI	R30, 49026
0x9D0001C0	0x93C20211  LBU	R2, 529(R30)
0x9D0001C4	0x7C420180  EXT	R2, R2, 6, 1
0x9D0001C8	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D0001CC	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345_MZ.c, 270 :: 		
0x9D0001D0	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D0001D4	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345_MZ.c, 271 :: 		
L_end_I2C2_Is_Idle:
0x9D0001D8	0x03E00008  JR	RA
0x9D0001DC	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C2_Is_Idle
_I2C2_Write:
;__Lib_I2C_12345_MZ.c, 360 :: 		
0x9D000380	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000384	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 362 :: 		
0x9D000388	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D00038C	0x8C238000  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C2_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 364 :: 		
0x9D000390	0x332200FF  ANDI	R2, R25, 255
0x9D000394	0x3C1EBF82  LUI	R30, 49026
0x9D000398	0xAFC20250  SW	R2, 592(R30)
;__Lib_I2C_12345_MZ.c, 366 :: 		
0x9D00039C	0x3C1EBF82  LUI	R30, 49026
0x9D0003A0	0x93C20210  LBU	R2, 528(R30)
0x9D0003A4	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0003A8	0x10400003  BEQ	R2, R0, L_I2C2_Write50
0x9D0003AC	0x70000000  NOP	
L__I2C2_Write292:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 367 :: 		
0x9D0003B0	0x0B40010D  J	L_end_I2C2_Write
0x9D0003B4	0x3402FFFF  ORI	R2, R0, 65535
L_I2C2_Write50:
;__Lib_I2C_12345_MZ.c, 369 :: 		
; timeout start address is: 12 (R3)
L_I2C2_Write52:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D0003B8	0x3C1EBF82  LUI	R30, 49026
0x9D0003BC	0x93C20210  LBU	R2, 528(R30)
0x9D0003C0	0x7C420000  EXT	R2, R2, 0, 1
0x9D0003C4	0x10400011  BEQ	R2, R0, L_I2C2_Write53
0x9D0003C8	0x70000000  NOP	
L__I2C2_Write294:
;__Lib_I2C_12345_MZ.c, 370 :: 		
0x9D0003CC	0x8C228000  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C2_TIMEOUT+0)(GP)
0x9D0003D0	0x1040000C  BEQ	R2, R0, L__I2C2_Write185
0x9D0003D4	0x70000000  NOP	
L__I2C2_Write296:
;__Lib_I2C_12345_MZ.c, 372 :: 		
0x9D0003D8	0x14600007  BNE	R3, R0, L_I2C2_Write55
0x9D0003DC	0x70000000  NOP	
L__I2C2_Write297:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 374 :: 		
0x9D0003E0	0x34190004  ORI	R25, R0, 4
0x9D0003E4	0x8C3E8028  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D0003E8	0x03C0F809  JALR	RA, R30
0x9D0003EC	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 375 :: 		
0x9D0003F0	0x0B400103  J	L_I2C2_Write53
0x9D0003F4	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 376 :: 		
L_I2C2_Write55:
;__Lib_I2C_12345_MZ.c, 377 :: 		
; timeout start address is: 12 (R3)
0x9D0003F8	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 378 :: 		
0x9D0003FC	0x0B400101  J	L_I2C2_Write54
0x9D000400	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Write185:
;__Lib_I2C_12345_MZ.c, 370 :: 		
;__Lib_I2C_12345_MZ.c, 378 :: 		
L_I2C2_Write54:
;__Lib_I2C_12345_MZ.c, 379 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000404	0x0B4000EE  J	L_I2C2_Write52
0x9D000408	0x70000000  NOP	
L_I2C2_Write53:
;__Lib_I2C_12345_MZ.c, 380 :: 		
0x9D00040C	0x0F400092  JAL	__Lib_I2C_12345_MZ_I2C2_Wait_For_Idle+0
0x9D000410	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345_MZ.c, 382 :: 		
0x9D000414	0x3C1EBF82  LUI	R30, 49026
0x9D000418	0x93C20211  LBU	R2, 529(R30)
0x9D00041C	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D000420	0x10400003  BEQ	R2, R0, L_I2C2_Write56
0x9D000424	0x70000000  NOP	
L__I2C2_Write299:
;__Lib_I2C_12345_MZ.c, 383 :: 		
0x9D000428	0x0B40010D  J	L_end_I2C2_Write
0x9D00042C	0x3402FFFE  ORI	R2, R0, 65534
L_I2C2_Write56:
;__Lib_I2C_12345_MZ.c, 385 :: 		
0x9D000430	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 387 :: 		
;__Lib_I2C_12345_MZ.c, 385 :: 		
;__Lib_I2C_12345_MZ.c, 387 :: 		
L_end_I2C2_Write:
0x9D000434	0x8FB90004  LW	R25, 4(SP)
0x9D000438	0x8FBF0000  LW	RA, 0(SP)
0x9D00043C	0x03E00008  JR	RA
0x9D000440	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C2_Write
_I2C2_Stop:
;__Lib_I2C_12345_MZ.c, 346 :: 		
0x9D000444	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000448	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 350 :: 		
0x9D00044C	0xAFB90004  SW	R25, 4(SP)
0x9D000450	0x0F400092  JAL	__Lib_I2C_12345_MZ_I2C2_Wait_For_Idle+0
0x9D000454	0x34190007  ORI	R25, R0, 7
;__Lib_I2C_12345_MZ.c, 356 :: 		
0x9D000458	0x34028000  ORI	R2, R0, 32768
0x9D00045C	0x3C1EBF82  LUI	R30, 49026
0x9D000460	0xAFC20204  SW	R2, 516(R30)
;__Lib_I2C_12345_MZ.c, 357 :: 		
0x9D000464	0x3C1EBF82  LUI	R30, 49026
0x9D000468	0xAFC20208  SW	R2, 520(R30)
;__Lib_I2C_12345_MZ.c, 358 :: 		
L_end_I2C2_Stop:
0x9D00046C	0x8FB90004  LW	R25, 4(SP)
0x9D000470	0x8FBF0000  LW	RA, 0(SP)
0x9D000474	0x03E00008  JR	RA
0x9D000478	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C2_Stop
_I2C3_Start:
;__Lib_I2C_12345_MZ.c, 515 :: 		
0x9D00047C	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000480	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 517 :: 		
0x9D000484	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000488	0x8C238004  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C3_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 519 :: 		
0x9D00048C	0xAFA30008  SW	R3, 8(SP)
0x9D000490	0x0F400078  JAL	__Lib_I2C_12345_MZ_I2C3_Wait_For_Idle+0
0x9D000494	0x34190005  ORI	R25, R0, 5
0x9D000498	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345_MZ.c, 521 :: 		
0x9D00049C	0x34020001  ORI	R2, R0, 1
0x9D0004A0	0x3C1EBF82  LUI	R30, 49026
0x9D0004A4	0xAFC20408  SW	R2, 1032(R30)
;__Lib_I2C_12345_MZ.c, 524 :: 		
0x9D0004A8	0x3C1EBF82  LUI	R30, 49026
0x9D0004AC	0x93C20411  LBU	R2, 1041(R30)
0x9D0004B0	0x7C420080  EXT	R2, R2, 2, 1
0x9D0004B4	0x10400003  BEQ	R2, R0, L_I2C3_Start72
0x9D0004B8	0x70000000  NOP	
L__I2C3_Start325:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 525 :: 		
0x9D0004BC	0x0B400147  J	L_end_I2C3_Start
0x9D0004C0	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345_MZ.c, 526 :: 		
L_I2C3_Start72:
;__Lib_I2C_12345_MZ.c, 527 :: 		
; timeout start address is: 12 (R3)
L_I2C3_Start73:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D0004C4	0x3C1EBF82  LUI	R30, 49026
0x9D0004C8	0x93C20400  LBU	R2, 1024(R30)
0x9D0004CC	0x7C420000  EXT	R2, R2, 0, 1
0x9D0004D0	0x10400011  BEQ	R2, 1, L_I2C3_Start74
0x9D0004D4	0x70000000  NOP	
L__I2C3_Start327:
;__Lib_I2C_12345_MZ.c, 528 :: 		
0x9D0004D8	0x8C228004  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C3_TIMEOUT+0)(GP)
0x9D0004DC	0x1040000C  BEQ	R2, R0, L__I2C3_Start189
0x9D0004E0	0x70000000  NOP	
L__I2C3_Start329:
;__Lib_I2C_12345_MZ.c, 530 :: 		
0x9D0004E4	0x14600007  BNE	R3, R0, L_I2C3_Start76
0x9D0004E8	0x70000000  NOP	
L__I2C3_Start330:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 532 :: 		
0x9D0004EC	0x34190005  ORI	R25, R0, 5
0x9D0004F0	0x8C3E802C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D0004F4	0x03C0F809  JALR	RA, R30
0x9D0004F8	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 533 :: 		
0x9D0004FC	0x0B400146  J	L_I2C3_Start74
0x9D000500	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 534 :: 		
L_I2C3_Start76:
;__Lib_I2C_12345_MZ.c, 535 :: 		
; timeout start address is: 12 (R3)
0x9D000504	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 536 :: 		
0x9D000508	0x0B400144  J	L_I2C3_Start75
0x9D00050C	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Start189:
;__Lib_I2C_12345_MZ.c, 528 :: 		
;__Lib_I2C_12345_MZ.c, 536 :: 		
L_I2C3_Start75:
;__Lib_I2C_12345_MZ.c, 537 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000510	0x0B400131  J	L_I2C3_Start73
0x9D000514	0x70000000  NOP	
L_I2C3_Start74:
;__Lib_I2C_12345_MZ.c, 538 :: 		
0x9D000518	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 539 :: 		
;__Lib_I2C_12345_MZ.c, 538 :: 		
;__Lib_I2C_12345_MZ.c, 539 :: 		
L_end_I2C3_Start:
0x9D00051C	0x8FB90004  LW	R25, 4(SP)
0x9D000520	0x8FBF0000  LW	RA, 0(SP)
0x9D000524	0x03E00008  JR	RA
0x9D000528	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C3_Start
__Lib_I2C_12345_MZ_I2C3_Wait_For_Idle:
;__Lib_I2C_12345_MZ.c, 497 :: 		
0x9D0001E0	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0001E4	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 499 :: 		
; timeout start address is: 16 (R4)
0x9D0001E8	0x8C248004  LW	R4, Offset(__Lib_I2C_12345_MZ__I2C3_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 501 :: 		
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle68:
; timeout start address is: 16 (R4)
0x9D0001EC	0x0F40001E  JAL	_I2C3_Is_Idle+0
0x9D0001F0	0x70000000  NOP	
0x9D0001F4	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle69
0x9D0001F8	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle319:
;__Lib_I2C_12345_MZ.c, 502 :: 		
0x9D0001FC	0x8C228004  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C3_TIMEOUT+0)(GP)
0x9D000200	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle188
0x9D000204	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle321:
;__Lib_I2C_12345_MZ.c, 504 :: 		
0x9D000208	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle71
0x9D00020C	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle322:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 506 :: 		
0x9D000210	0x8C3E802C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D000214	0x03C0F809  JALR	RA, R30
0x9D000218	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 507 :: 		
0x9D00021C	0x0B40008F  J	L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle69
0x9D000220	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 508 :: 		
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle71:
;__Lib_I2C_12345_MZ.c, 509 :: 		
; timeout start address is: 16 (R4)
0x9D000224	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D000228	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 510 :: 		
0x9D00022C	0x0B40008D  J	L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle70
0x9D000230	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle188:
;__Lib_I2C_12345_MZ.c, 502 :: 		
;__Lib_I2C_12345_MZ.c, 510 :: 		
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle70:
;__Lib_I2C_12345_MZ.c, 511 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D000234	0x0B40007B  J	L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle68
0x9D000238	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C3_Wait_For_Idle69:
;__Lib_I2C_12345_MZ.c, 512 :: 		
L_end_I2C3_Wait_For_Idle:
0x9D00023C	0x8FBF0000  LW	RA, 0(SP)
0x9D000240	0x03E00008  JR	RA
0x9D000244	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_MZ_I2C3_Wait_For_Idle
_I2C3_Is_Idle:
;__Lib_I2C_12345_MZ.c, 489 :: 		
0x9D000078	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345_MZ.c, 491 :: 		
0x9D00007C	0x3C1EBF82  LUI	R30, 49026
0x9D000080	0x93C20400  LBU	R2, 1024(R30)
0x9D000084	0x7C420000  EXT	R2, R2, 0, 1
0x9D000088	0x304300FF  ANDI	R3, R2, 255
0x9D00008C	0x3C1EBF82  LUI	R30, 49026
0x9D000090	0x93C20400  LBU	R2, 1024(R30)
0x9D000094	0x7C420080  EXT	R2, R2, 2, 1
0x9D000098	0x00621825  OR	R3, R3, R2
0x9D00009C	0x3C1EBF82  LUI	R30, 49026
0x9D0000A0	0x93C20400  LBU	R2, 1024(R30)
0x9D0000A4	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D0000A8	0x00621825  OR	R3, R3, R2
0x9D0000AC	0x3C1EBF82  LUI	R30, 49026
0x9D0000B0	0x93C20400  LBU	R2, 1024(R30)
0x9D0000B4	0x7C420100  EXT	R2, R2, 4, 1
0x9D0000B8	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345_MZ.c, 492 :: 		
0x9D0000BC	0x3C1EBF82  LUI	R30, 49026
0x9D0000C0	0x93C20400  LBU	R2, 1024(R30)
0x9D0000C4	0x7C420040  EXT	R2, R2, 1, 1
0x9D0000C8	0x00621825  OR	R3, R3, R2
0x9D0000CC	0x3C1EBF82  LUI	R30, 49026
0x9D0000D0	0x93C20411  LBU	R2, 1041(R30)
0x9D0000D4	0x7C420180  EXT	R2, R2, 6, 1
0x9D0000D8	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D0000DC	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345_MZ.c, 493 :: 		
0x9D0000E0	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D0000E4	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345_MZ.c, 494 :: 		
L_end_I2C3_Is_Idle:
0x9D0000E8	0x03E00008  JR	RA
0x9D0000EC	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C3_Is_Idle
_I2C3_Write:
;__Lib_I2C_12345_MZ.c, 583 :: 		
0x9D000748	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D00074C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 585 :: 		
0x9D000750	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000754	0x8C238004  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C3_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 587 :: 		
0x9D000758	0x332200FF  ANDI	R2, R25, 255
0x9D00075C	0x3C1EBF82  LUI	R30, 49026
0x9D000760	0xAFC20450  SW	R2, 1104(R30)
;__Lib_I2C_12345_MZ.c, 589 :: 		
0x9D000764	0x3C1EBF82  LUI	R30, 49026
0x9D000768	0x93C20410  LBU	R2, 1040(R30)
0x9D00076C	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D000770	0x10400003  BEQ	R2, R0, L_I2C3_Write84
0x9D000774	0x70000000  NOP	
L__I2C3_Write342:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 590 :: 		
0x9D000778	0x0B4001FF  J	L_end_I2C3_Write
0x9D00077C	0x3402FFFF  ORI	R2, R0, 65535
L_I2C3_Write84:
;__Lib_I2C_12345_MZ.c, 592 :: 		
; timeout start address is: 12 (R3)
L_I2C3_Write86:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000780	0x3C1EBF82  LUI	R30, 49026
0x9D000784	0x93C20410  LBU	R2, 1040(R30)
0x9D000788	0x7C420000  EXT	R2, R2, 0, 1
0x9D00078C	0x10400011  BEQ	R2, R0, L_I2C3_Write87
0x9D000790	0x70000000  NOP	
L__I2C3_Write344:
;__Lib_I2C_12345_MZ.c, 593 :: 		
0x9D000794	0x8C228004  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C3_TIMEOUT+0)(GP)
0x9D000798	0x1040000C  BEQ	R2, R0, L__I2C3_Write194
0x9D00079C	0x70000000  NOP	
L__I2C3_Write346:
;__Lib_I2C_12345_MZ.c, 595 :: 		
0x9D0007A0	0x14600007  BNE	R3, R0, L_I2C3_Write89
0x9D0007A4	0x70000000  NOP	
L__I2C3_Write347:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 597 :: 		
0x9D0007A8	0x34190004  ORI	R25, R0, 4
0x9D0007AC	0x8C3E802C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D0007B0	0x03C0F809  JALR	RA, R30
0x9D0007B4	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 598 :: 		
0x9D0007B8	0x0B4001F5  J	L_I2C3_Write87
0x9D0007BC	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 599 :: 		
L_I2C3_Write89:
;__Lib_I2C_12345_MZ.c, 600 :: 		
; timeout start address is: 12 (R3)
0x9D0007C0	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 601 :: 		
0x9D0007C4	0x0B4001F3  J	L_I2C3_Write88
0x9D0007C8	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Write194:
;__Lib_I2C_12345_MZ.c, 593 :: 		
;__Lib_I2C_12345_MZ.c, 601 :: 		
L_I2C3_Write88:
;__Lib_I2C_12345_MZ.c, 602 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0007CC	0x0B4001E0  J	L_I2C3_Write86
0x9D0007D0	0x70000000  NOP	
L_I2C3_Write87:
;__Lib_I2C_12345_MZ.c, 603 :: 		
0x9D0007D4	0x0F400078  JAL	__Lib_I2C_12345_MZ_I2C3_Wait_For_Idle+0
0x9D0007D8	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345_MZ.c, 605 :: 		
0x9D0007DC	0x3C1EBF82  LUI	R30, 49026
0x9D0007E0	0x93C20411  LBU	R2, 1041(R30)
0x9D0007E4	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0007E8	0x10400003  BEQ	R2, R0, L_I2C3_Write90
0x9D0007EC	0x70000000  NOP	
L__I2C3_Write349:
;__Lib_I2C_12345_MZ.c, 606 :: 		
0x9D0007F0	0x0B4001FF  J	L_end_I2C3_Write
0x9D0007F4	0x3402FFFE  ORI	R2, R0, 65534
L_I2C3_Write90:
;__Lib_I2C_12345_MZ.c, 608 :: 		
0x9D0007F8	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 610 :: 		
;__Lib_I2C_12345_MZ.c, 608 :: 		
;__Lib_I2C_12345_MZ.c, 610 :: 		
L_end_I2C3_Write:
0x9D0007FC	0x8FB90004  LW	R25, 4(SP)
0x9D000800	0x8FBF0000  LW	RA, 0(SP)
0x9D000804	0x03E00008  JR	RA
0x9D000808	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C3_Write
_I2C3_Stop:
;__Lib_I2C_12345_MZ.c, 569 :: 		
0x9D000710	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000714	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 573 :: 		
0x9D000718	0xAFB90004  SW	R25, 4(SP)
0x9D00071C	0x0F400078  JAL	__Lib_I2C_12345_MZ_I2C3_Wait_For_Idle+0
0x9D000720	0x34190007  ORI	R25, R0, 7
;__Lib_I2C_12345_MZ.c, 579 :: 		
0x9D000724	0x34028000  ORI	R2, R0, 32768
0x9D000728	0x3C1EBF82  LUI	R30, 49026
0x9D00072C	0xAFC20404  SW	R2, 1028(R30)
;__Lib_I2C_12345_MZ.c, 580 :: 		
0x9D000730	0x3C1EBF82  LUI	R30, 49026
0x9D000734	0xAFC20408  SW	R2, 1032(R30)
;__Lib_I2C_12345_MZ.c, 581 :: 		
L_end_I2C3_Stop:
0x9D000738	0x8FB90004  LW	R25, 4(SP)
0x9D00073C	0x8FBF0000  LW	RA, 0(SP)
0x9D000740	0x03E00008  JR	RA
0x9D000744	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C3_Stop
_I2C4_Start:
;__Lib_I2C_12345_MZ.c, 738 :: 		
0x9D0008D0	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D0008D4	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 740 :: 		
0x9D0008D8	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D0008DC	0x8C238018  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C4_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 742 :: 		
0x9D0008E0	0xAFA30008  SW	R3, 8(SP)
0x9D0008E4	0x0F40043E  JAL	__Lib_I2C_12345_MZ_I2C4_Wait_For_Idle+0
0x9D0008E8	0x34190005  ORI	R25, R0, 5
0x9D0008EC	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345_MZ.c, 744 :: 		
0x9D0008F0	0x34020001  ORI	R2, R0, 1
0x9D0008F4	0x3C1EBF82  LUI	R30, 49026
0x9D0008F8	0xAFC20608  SW	R2, 1544(R30)
;__Lib_I2C_12345_MZ.c, 747 :: 		
0x9D0008FC	0x3C1EBF82  LUI	R30, 49026
0x9D000900	0x93C20611  LBU	R2, 1553(R30)
0x9D000904	0x7C420080  EXT	R2, R2, 2, 1
0x9D000908	0x10400003  BEQ	R2, R0, L_I2C4_Start106
0x9D00090C	0x70000000  NOP	
L__I2C4_Start375:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 748 :: 		
0x9D000910	0x0B40025C  J	L_end_I2C4_Start
0x9D000914	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345_MZ.c, 749 :: 		
L_I2C4_Start106:
;__Lib_I2C_12345_MZ.c, 750 :: 		
; timeout start address is: 12 (R3)
L_I2C4_Start107:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000918	0x3C1EBF82  LUI	R30, 49026
0x9D00091C	0x93C20600  LBU	R2, 1536(R30)
0x9D000920	0x7C420000  EXT	R2, R2, 0, 1
0x9D000924	0x10400011  BEQ	R2, 1, L_I2C4_Start108
0x9D000928	0x70000000  NOP	
L__I2C4_Start377:
;__Lib_I2C_12345_MZ.c, 751 :: 		
0x9D00092C	0x8C228018  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C4_TIMEOUT+0)(GP)
0x9D000930	0x1040000C  BEQ	R2, R0, L__I2C4_Start198
0x9D000934	0x70000000  NOP	
L__I2C4_Start379:
;__Lib_I2C_12345_MZ.c, 753 :: 		
0x9D000938	0x14600007  BNE	R3, R0, L_I2C4_Start110
0x9D00093C	0x70000000  NOP	
L__I2C4_Start380:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 755 :: 		
0x9D000940	0x34190005  ORI	R25, R0, 5
0x9D000944	0x8C3E8030  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D000948	0x03C0F809  JALR	RA, R30
0x9D00094C	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 756 :: 		
0x9D000950	0x0B40025B  J	L_I2C4_Start108
0x9D000954	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 757 :: 		
L_I2C4_Start110:
;__Lib_I2C_12345_MZ.c, 758 :: 		
; timeout start address is: 12 (R3)
0x9D000958	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 759 :: 		
0x9D00095C	0x0B400259  J	L_I2C4_Start109
0x9D000960	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Start198:
;__Lib_I2C_12345_MZ.c, 751 :: 		
;__Lib_I2C_12345_MZ.c, 759 :: 		
L_I2C4_Start109:
;__Lib_I2C_12345_MZ.c, 760 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000964	0x0B400246  J	L_I2C4_Start107
0x9D000968	0x70000000  NOP	
L_I2C4_Start108:
;__Lib_I2C_12345_MZ.c, 761 :: 		
0x9D00096C	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 762 :: 		
;__Lib_I2C_12345_MZ.c, 761 :: 		
;__Lib_I2C_12345_MZ.c, 762 :: 		
L_end_I2C4_Start:
0x9D000970	0x8FB90004  LW	R25, 4(SP)
0x9D000974	0x8FBF0000  LW	RA, 0(SP)
0x9D000978	0x03E00008  JR	RA
0x9D00097C	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C4_Start
_I2C4_Write:
;__Lib_I2C_12345_MZ.c, 806 :: 		
0x9D00080C	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000810	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 808 :: 		
0x9D000814	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000818	0x8C238018  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C4_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 810 :: 		
0x9D00081C	0x332200FF  ANDI	R2, R25, 255
0x9D000820	0x3C1EBF82  LUI	R30, 49026
0x9D000824	0xAFC20650  SW	R2, 1616(R30)
;__Lib_I2C_12345_MZ.c, 812 :: 		
0x9D000828	0x3C1EBF82  LUI	R30, 49026
0x9D00082C	0x93C20610  LBU	R2, 1552(R30)
0x9D000830	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D000834	0x10400003  BEQ	R2, R0, L_I2C4_Write118
0x9D000838	0x70000000  NOP	
L__I2C4_Write392:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 813 :: 		
0x9D00083C	0x0B400230  J	L_end_I2C4_Write
0x9D000840	0x3402FFFF  ORI	R2, R0, 65535
L_I2C4_Write118:
;__Lib_I2C_12345_MZ.c, 815 :: 		
; timeout start address is: 12 (R3)
L_I2C4_Write120:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000844	0x3C1EBF82  LUI	R30, 49026
0x9D000848	0x93C20610  LBU	R2, 1552(R30)
0x9D00084C	0x7C420000  EXT	R2, R2, 0, 1
0x9D000850	0x10400011  BEQ	R2, R0, L_I2C4_Write121
0x9D000854	0x70000000  NOP	
L__I2C4_Write394:
;__Lib_I2C_12345_MZ.c, 816 :: 		
0x9D000858	0x8C228018  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C4_TIMEOUT+0)(GP)
0x9D00085C	0x1040000C  BEQ	R2, R0, L__I2C4_Write203
0x9D000860	0x70000000  NOP	
L__I2C4_Write396:
;__Lib_I2C_12345_MZ.c, 818 :: 		
0x9D000864	0x14600007  BNE	R3, R0, L_I2C4_Write123
0x9D000868	0x70000000  NOP	
L__I2C4_Write397:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 820 :: 		
0x9D00086C	0x34190004  ORI	R25, R0, 4
0x9D000870	0x8C3E8030  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D000874	0x03C0F809  JALR	RA, R30
0x9D000878	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 821 :: 		
0x9D00087C	0x0B400226  J	L_I2C4_Write121
0x9D000880	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 822 :: 		
L_I2C4_Write123:
;__Lib_I2C_12345_MZ.c, 823 :: 		
; timeout start address is: 12 (R3)
0x9D000884	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 824 :: 		
0x9D000888	0x0B400224  J	L_I2C4_Write122
0x9D00088C	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Write203:
;__Lib_I2C_12345_MZ.c, 816 :: 		
;__Lib_I2C_12345_MZ.c, 824 :: 		
L_I2C4_Write122:
;__Lib_I2C_12345_MZ.c, 825 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000890	0x0B400211  J	L_I2C4_Write120
0x9D000894	0x70000000  NOP	
L_I2C4_Write121:
;__Lib_I2C_12345_MZ.c, 826 :: 		
0x9D000898	0x0F40043E  JAL	__Lib_I2C_12345_MZ_I2C4_Wait_For_Idle+0
0x9D00089C	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345_MZ.c, 828 :: 		
0x9D0008A0	0x3C1EBF82  LUI	R30, 49026
0x9D0008A4	0x93C20611  LBU	R2, 1553(R30)
0x9D0008A8	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0008AC	0x10400003  BEQ	R2, R0, L_I2C4_Write124
0x9D0008B0	0x70000000  NOP	
L__I2C4_Write399:
;__Lib_I2C_12345_MZ.c, 829 :: 		
0x9D0008B4	0x0B400230  J	L_end_I2C4_Write
0x9D0008B8	0x3402FFFE  ORI	R2, R0, 65534
L_I2C4_Write124:
;__Lib_I2C_12345_MZ.c, 831 :: 		
0x9D0008BC	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 833 :: 		
;__Lib_I2C_12345_MZ.c, 831 :: 		
;__Lib_I2C_12345_MZ.c, 833 :: 		
L_end_I2C4_Write:
0x9D0008C0	0x8FB90004  LW	R25, 4(SP)
0x9D0008C4	0x8FBF0000  LW	RA, 0(SP)
0x9D0008C8	0x03E00008  JR	RA
0x9D0008CC	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C4_Write
_I2C4_Stop:
;__Lib_I2C_12345_MZ.c, 792 :: 		
0x9D0005DC	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D0005E0	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 796 :: 		
0x9D0005E4	0xAFB90004  SW	R25, 4(SP)
0x9D0005E8	0x0F40043E  JAL	__Lib_I2C_12345_MZ_I2C4_Wait_For_Idle+0
0x9D0005EC	0x34190007  ORI	R25, R0, 7
;__Lib_I2C_12345_MZ.c, 802 :: 		
0x9D0005F0	0x34028000  ORI	R2, R0, 32768
0x9D0005F4	0x3C1EBF82  LUI	R30, 49026
0x9D0005F8	0xAFC20604  SW	R2, 1540(R30)
;__Lib_I2C_12345_MZ.c, 803 :: 		
0x9D0005FC	0x3C1EBF82  LUI	R30, 49026
0x9D000600	0xAFC20608  SW	R2, 1544(R30)
;__Lib_I2C_12345_MZ.c, 804 :: 		
L_end_I2C4_Stop:
0x9D000604	0x8FB90004  LW	R25, 4(SP)
0x9D000608	0x8FBF0000  LW	RA, 0(SP)
0x9D00060C	0x03E00008  JR	RA
0x9D000610	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C4_Stop
_I2C5_Start:
;__Lib_I2C_12345_MZ.c, 961 :: 		
0x9D00052C	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000530	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 963 :: 		
0x9D000534	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000538	0x8C238008  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C5_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 965 :: 		
0x9D00053C	0xAFA30008  SW	R3, 8(SP)
0x9D000540	0x0F4000C6  JAL	__Lib_I2C_12345_MZ_I2C5_Wait_For_Idle+0
0x9D000544	0x34190005  ORI	R25, R0, 5
0x9D000548	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345_MZ.c, 967 :: 		
0x9D00054C	0x34020001  ORI	R2, R0, 1
0x9D000550	0x3C1EBF82  LUI	R30, 49026
0x9D000554	0xAFC20808  SW	R2, 2056(R30)
;__Lib_I2C_12345_MZ.c, 970 :: 		
0x9D000558	0x3C1EBF82  LUI	R30, 49026
0x9D00055C	0x93C20811  LBU	R2, 2065(R30)
0x9D000560	0x7C420080  EXT	R2, R2, 2, 1
0x9D000564	0x10400003  BEQ	R2, R0, L_I2C5_Start140
0x9D000568	0x70000000  NOP	
L__I2C5_Start425:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 971 :: 		
0x9D00056C	0x0B400173  J	L_end_I2C5_Start
0x9D000570	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345_MZ.c, 972 :: 		
L_I2C5_Start140:
;__Lib_I2C_12345_MZ.c, 973 :: 		
; timeout start address is: 12 (R3)
L_I2C5_Start141:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000574	0x3C1EBF82  LUI	R30, 49026
0x9D000578	0x93C20800  LBU	R2, 2048(R30)
0x9D00057C	0x7C420000  EXT	R2, R2, 0, 1
0x9D000580	0x10400011  BEQ	R2, 1, L_I2C5_Start142
0x9D000584	0x70000000  NOP	
L__I2C5_Start427:
;__Lib_I2C_12345_MZ.c, 974 :: 		
0x9D000588	0x8C228008  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C5_TIMEOUT+0)(GP)
0x9D00058C	0x1040000C  BEQ	R2, R0, L__I2C5_Start207
0x9D000590	0x70000000  NOP	
L__I2C5_Start429:
;__Lib_I2C_12345_MZ.c, 976 :: 		
0x9D000594	0x14600007  BNE	R3, R0, L_I2C5_Start144
0x9D000598	0x70000000  NOP	
L__I2C5_Start430:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 978 :: 		
0x9D00059C	0x34190005  ORI	R25, R0, 5
0x9D0005A0	0x8C3E8034  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D0005A4	0x03C0F809  JALR	RA, R30
0x9D0005A8	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 979 :: 		
0x9D0005AC	0x0B400172  J	L_I2C5_Start142
0x9D0005B0	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 980 :: 		
L_I2C5_Start144:
;__Lib_I2C_12345_MZ.c, 981 :: 		
; timeout start address is: 12 (R3)
0x9D0005B4	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 982 :: 		
0x9D0005B8	0x0B400170  J	L_I2C5_Start143
0x9D0005BC	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Start207:
;__Lib_I2C_12345_MZ.c, 974 :: 		
;__Lib_I2C_12345_MZ.c, 982 :: 		
L_I2C5_Start143:
;__Lib_I2C_12345_MZ.c, 983 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0005C0	0x0B40015D  J	L_I2C5_Start141
0x9D0005C4	0x70000000  NOP	
L_I2C5_Start142:
;__Lib_I2C_12345_MZ.c, 984 :: 		
0x9D0005C8	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 985 :: 		
;__Lib_I2C_12345_MZ.c, 984 :: 		
;__Lib_I2C_12345_MZ.c, 985 :: 		
L_end_I2C5_Start:
0x9D0005CC	0x8FB90004  LW	R25, 4(SP)
0x9D0005D0	0x8FBF0000  LW	RA, 0(SP)
0x9D0005D4	0x03E00008  JR	RA
0x9D0005D8	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C5_Start
__Lib_I2C_12345_MZ_I2C5_Wait_For_Idle:
;__Lib_I2C_12345_MZ.c, 943 :: 		
0x9D000318	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00031C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 945 :: 		
; timeout start address is: 16 (R4)
0x9D000320	0x8C248008  LW	R4, Offset(__Lib_I2C_12345_MZ__I2C5_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 947 :: 		
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle136:
; timeout start address is: 16 (R4)
0x9D000324	0x0F40003C  JAL	_I2C5_Is_Idle+0
0x9D000328	0x70000000  NOP	
0x9D00032C	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle137
0x9D000330	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle419:
;__Lib_I2C_12345_MZ.c, 948 :: 		
0x9D000334	0x8C228008  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C5_TIMEOUT+0)(GP)
0x9D000338	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle206
0x9D00033C	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle421:
;__Lib_I2C_12345_MZ.c, 950 :: 		
0x9D000340	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle139
0x9D000344	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle422:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345_MZ.c, 952 :: 		
0x9D000348	0x8C3E8034  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D00034C	0x03C0F809  JALR	RA, R30
0x9D000350	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 953 :: 		
0x9D000354	0x0B4000DD  J	L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle137
0x9D000358	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 954 :: 		
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle139:
;__Lib_I2C_12345_MZ.c, 955 :: 		
; timeout start address is: 16 (R4)
0x9D00035C	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D000360	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 956 :: 		
0x9D000364	0x0B4000DB  J	L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle138
0x9D000368	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle206:
;__Lib_I2C_12345_MZ.c, 948 :: 		
;__Lib_I2C_12345_MZ.c, 956 :: 		
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle138:
;__Lib_I2C_12345_MZ.c, 957 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D00036C	0x0B4000C9  J	L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle136
0x9D000370	0x70000000  NOP	
L___Lib_I2C_12345_MZ_I2C5_Wait_For_Idle137:
;__Lib_I2C_12345_MZ.c, 958 :: 		
L_end_I2C5_Wait_For_Idle:
0x9D000374	0x8FBF0000  LW	RA, 0(SP)
0x9D000378	0x03E00008  JR	RA
0x9D00037C	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_MZ_I2C5_Wait_For_Idle
_I2C5_Is_Idle:
;__Lib_I2C_12345_MZ.c, 935 :: 		
0x9D0000F0	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345_MZ.c, 937 :: 		
0x9D0000F4	0x3C1EBF82  LUI	R30, 49026
0x9D0000F8	0x93C20800  LBU	R2, 2048(R30)
0x9D0000FC	0x7C420000  EXT	R2, R2, 0, 1
0x9D000100	0x304300FF  ANDI	R3, R2, 255
0x9D000104	0x3C1EBF82  LUI	R30, 49026
0x9D000108	0x93C20800  LBU	R2, 2048(R30)
0x9D00010C	0x7C420080  EXT	R2, R2, 2, 1
0x9D000110	0x00621825  OR	R3, R3, R2
0x9D000114	0x3C1EBF82  LUI	R30, 49026
0x9D000118	0x93C20800  LBU	R2, 2048(R30)
0x9D00011C	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000120	0x00621825  OR	R3, R3, R2
0x9D000124	0x3C1EBF82  LUI	R30, 49026
0x9D000128	0x93C20800  LBU	R2, 2048(R30)
0x9D00012C	0x7C420100  EXT	R2, R2, 4, 1
0x9D000130	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345_MZ.c, 938 :: 		
0x9D000134	0x3C1EBF82  LUI	R30, 49026
0x9D000138	0x93C20800  LBU	R2, 2048(R30)
0x9D00013C	0x7C420040  EXT	R2, R2, 1, 1
0x9D000140	0x00621825  OR	R3, R3, R2
0x9D000144	0x3C1EBF82  LUI	R30, 49026
0x9D000148	0x93C20811  LBU	R2, 2065(R30)
0x9D00014C	0x7C420180  EXT	R2, R2, 6, 1
0x9D000150	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D000154	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345_MZ.c, 939 :: 		
0x9D000158	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D00015C	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345_MZ.c, 940 :: 		
L_end_I2C5_Is_Idle:
0x9D000160	0x03E00008  JR	RA
0x9D000164	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C5_Is_Idle
_I2C5_Write:
;__Lib_I2C_12345_MZ.c, 1029 :: 		
0x9D00064C	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000650	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 1031 :: 		
0x9D000654	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000658	0x8C238008  LW	R3, Offset(__Lib_I2C_12345_MZ__I2C5_TIMEOUT+0)(GP)
;__Lib_I2C_12345_MZ.c, 1033 :: 		
0x9D00065C	0x332200FF  ANDI	R2, R25, 255
0x9D000660	0x3C1EBF82  LUI	R30, 49026
0x9D000664	0xAFC20850  SW	R2, 2128(R30)
;__Lib_I2C_12345_MZ.c, 1035 :: 		
0x9D000668	0x3C1EBF82  LUI	R30, 49026
0x9D00066C	0x93C20810  LBU	R2, 2064(R30)
0x9D000670	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D000674	0x10400003  BEQ	R2, R0, L_I2C5_Write152
0x9D000678	0x70000000  NOP	
L__I2C5_Write442:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 1036 :: 		
0x9D00067C	0x0B4001C0  J	L_end_I2C5_Write
0x9D000680	0x3402FFFF  ORI	R2, R0, 65535
L_I2C5_Write152:
;__Lib_I2C_12345_MZ.c, 1038 :: 		
; timeout start address is: 12 (R3)
L_I2C5_Write154:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000684	0x3C1EBF82  LUI	R30, 49026
0x9D000688	0x93C20810  LBU	R2, 2064(R30)
0x9D00068C	0x7C420000  EXT	R2, R2, 0, 1
0x9D000690	0x10400011  BEQ	R2, R0, L_I2C5_Write155
0x9D000694	0x70000000  NOP	
L__I2C5_Write444:
;__Lib_I2C_12345_MZ.c, 1039 :: 		
0x9D000698	0x8C228008  LW	R2, Offset(__Lib_I2C_12345_MZ__I2C5_TIMEOUT+0)(GP)
0x9D00069C	0x1040000C  BEQ	R2, R0, L__I2C5_Write212
0x9D0006A0	0x70000000  NOP	
L__I2C5_Write446:
;__Lib_I2C_12345_MZ.c, 1041 :: 		
0x9D0006A4	0x14600007  BNE	R3, R0, L_I2C5_Write157
0x9D0006A8	0x70000000  NOP	
L__I2C5_Write447:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 1043 :: 		
0x9D0006AC	0x34190004  ORI	R25, R0, 4
0x9D0006B0	0x8C3E8034  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D0006B4	0x03C0F809  JALR	RA, R30
0x9D0006B8	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 1044 :: 		
0x9D0006BC	0x0B4001B6  J	L_I2C5_Write155
0x9D0006C0	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c, 1045 :: 		
L_I2C5_Write157:
;__Lib_I2C_12345_MZ.c, 1046 :: 		
; timeout start address is: 12 (R3)
0x9D0006C4	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345_MZ.c, 1047 :: 		
0x9D0006C8	0x0B4001B4  J	L_I2C5_Write156
0x9D0006CC	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Write212:
;__Lib_I2C_12345_MZ.c, 1039 :: 		
;__Lib_I2C_12345_MZ.c, 1047 :: 		
L_I2C5_Write156:
;__Lib_I2C_12345_MZ.c, 1048 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0006D0	0x0B4001A1  J	L_I2C5_Write154
0x9D0006D4	0x70000000  NOP	
L_I2C5_Write155:
;__Lib_I2C_12345_MZ.c, 1049 :: 		
0x9D0006D8	0x0F4000C6  JAL	__Lib_I2C_12345_MZ_I2C5_Wait_For_Idle+0
0x9D0006DC	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345_MZ.c, 1051 :: 		
0x9D0006E0	0x3C1EBF82  LUI	R30, 49026
0x9D0006E4	0x93C20811  LBU	R2, 2065(R30)
0x9D0006E8	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0006EC	0x10400003  BEQ	R2, R0, L_I2C5_Write158
0x9D0006F0	0x70000000  NOP	
L__I2C5_Write449:
;__Lib_I2C_12345_MZ.c, 1052 :: 		
0x9D0006F4	0x0B4001C0  J	L_end_I2C5_Write
0x9D0006F8	0x3402FFFE  ORI	R2, R0, 65534
L_I2C5_Write158:
;__Lib_I2C_12345_MZ.c, 1054 :: 		
0x9D0006FC	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345_MZ.c, 1056 :: 		
;__Lib_I2C_12345_MZ.c, 1054 :: 		
;__Lib_I2C_12345_MZ.c, 1056 :: 		
L_end_I2C5_Write:
0x9D000700	0x8FB90004  LW	R25, 4(SP)
0x9D000704	0x8FBF0000  LW	RA, 0(SP)
0x9D000708	0x03E00008  JR	RA
0x9D00070C	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C5_Write
_I2C5_Stop:
;__Lib_I2C_12345_MZ.c, 1015 :: 		
0x9D000614	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D000618	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345_MZ.c, 1019 :: 		
0x9D00061C	0xAFB90004  SW	R25, 4(SP)
0x9D000620	0x0F4000C6  JAL	__Lib_I2C_12345_MZ_I2C5_Wait_For_Idle+0
0x9D000624	0x34190007  ORI	R25, R0, 7
;__Lib_I2C_12345_MZ.c, 1025 :: 		
0x9D000628	0x34028000  ORI	R2, R0, 32768
0x9D00062C	0x3C1EBF82  LUI	R30, 49026
0x9D000630	0xAFC20804  SW	R2, 2052(R30)
;__Lib_I2C_12345_MZ.c, 1026 :: 		
0x9D000634	0x3C1EBF82  LUI	R30, 49026
0x9D000638	0xAFC20808  SW	R2, 2056(R30)
;__Lib_I2C_12345_MZ.c, 1027 :: 		
L_end_I2C5_Stop:
0x9D00063C	0x8FB90004  LW	R25, 4(SP)
0x9D000640	0x8FBF0000  LW	RA, 0(SP)
0x9D000644	0x03E00008  JR	RA
0x9D000648	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C5_Stop
_I2C_Lcd_Cmd:
;I2C_LCD.c, 94 :: 		void I2C_Lcd_Cmd(UChar addr,Cmd_Type cmd,UChar col){
0x9D001160	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001164	0xAFBF0000  SW	RA, 0(SP)
;I2C_LCD.c, 95 :: 		switch(cmd){
0x9D001168	0xAFBA0004  SW	R26, 4(SP)
0x9D00116C	0x0B4004B0  J	L_I2C_Lcd_Cmd12
0x9D001170	0xAFBB0008  SW	R27, 8(SP)
;I2C_LCD.c, 96 :: 		case 1: I2C_LCD_goto(addr,LCD_LINE1 + 1,col); //_LCD_FIRST_ROW
L_I2C_Lcd_Cmd14:
0x9D001174	0x0F4003C8  JAL	_I2C_LCD_goto+0
0x9D001178	0x341A0081  ORI	R26, R0, 129
;I2C_LCD.c, 97 :: 		break;
0x9D00117C	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001180	0x70000000  NOP	
;I2C_LCD.c, 98 :: 		case 2: I2C_LCD_goto(addr,LCD_LINE2 + 1,col);//_LCD_SECOND_ROW
L_I2C_Lcd_Cmd15:
0x9D001184	0x0F4003C8  JAL	_I2C_LCD_goto+0
0x9D001188	0x341A00C1  ORI	R26, R0, 193
;I2C_LCD.c, 99 :: 		break;
0x9D00118C	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001190	0x70000000  NOP	
;I2C_LCD.c, 100 :: 		case 3: I2C_LCD_goto(addr,LCD_LINE3 + 1,col);//_LCD_THIRD_ROW
L_I2C_Lcd_Cmd16:
0x9D001194	0x0F4003C8  JAL	_I2C_LCD_goto+0
0x9D001198	0x341A0095  ORI	R26, R0, 149
;I2C_LCD.c, 101 :: 		break;
0x9D00119C	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D0011A0	0x70000000  NOP	
;I2C_LCD.c, 102 :: 		case 4: I2C_LCD_goto(addr,LCD_LINE4 + 1,col);//_LCD_FOURTH_ROW
L_I2C_Lcd_Cmd17:
0x9D0011A4	0x0F4003C8  JAL	_I2C_LCD_goto+0
0x9D0011A8	0x341A00D5  ORI	R26, R0, 213
;I2C_LCD.c, 103 :: 		break;
0x9D0011AC	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D0011B0	0x70000000  NOP	
;I2C_LCD.c, 104 :: 		case 5: I2C_LCD_putcmd(addr,0x01,0);         //_LCD_CLEAR
L_I2C_Lcd_Cmd18:
0x9D0011B4	0x0000D80A  MOVZ	R27, R0, R0
0x9D0011B8	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0011BC	0x341A0001  ORI	R26, R0, 1
;I2C_LCD.c, 105 :: 		delay_ms(10);
0x9D0011C0	0x3C18000A  LUI	R24, 10
0x9D0011C4	0x37182C2A  ORI	R24, R24, 11306
L_I2C_Lcd_Cmd19:
0x9D0011C8	0x2718FFFF  ADDIU	R24, R24, -1
0x9D0011CC	0x1700FFFE  BNE	R24, R0, L_I2C_Lcd_Cmd19
0x9D0011D0	0x70000000  NOP	
;I2C_LCD.c, 106 :: 		break;
0x9D0011D4	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D0011D8	0x70000000  NOP	
;I2C_LCD.c, 107 :: 		case 6: I2C_LCD_putcmd(addr,0x02,0);         //_LCD_RETURN_HOME
L_I2C_Lcd_Cmd21:
0x9D0011DC	0x0000D80A  MOVZ	R27, R0, R0
0x9D0011E0	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0011E4	0x341A0002  ORI	R26, R0, 2
;I2C_LCD.c, 108 :: 		break;
0x9D0011E8	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D0011EC	0x70000000  NOP	
;I2C_LCD.c, 109 :: 		case 7: I2C_LCD_putcmd(addr,0x0C,0);         //_LCD_CURSOR_OFF
L_I2C_Lcd_Cmd22:
0x9D0011F0	0x0000D80A  MOVZ	R27, R0, R0
0x9D0011F4	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0011F8	0x341A000C  ORI	R26, R0, 12
;I2C_LCD.c, 110 :: 		break;
0x9D0011FC	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001200	0x70000000  NOP	
;I2C_LCD.c, 111 :: 		case 8: I2C_LCD_putcmd(addr,0x0E,0);         //_LCD_UNDERLINE_ON
L_I2C_Lcd_Cmd23:
0x9D001204	0x0000D80A  MOVZ	R27, R0, R0
0x9D001208	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D00120C	0x341A000E  ORI	R26, R0, 14
;I2C_LCD.c, 112 :: 		break;
0x9D001210	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001214	0x70000000  NOP	
;I2C_LCD.c, 113 :: 		case 9: I2C_LCD_putcmd(addr,0x0F,0);         //_LCD_BLINK_CURSOR_ON
L_I2C_Lcd_Cmd24:
0x9D001218	0x0000D80A  MOVZ	R27, R0, R0
0x9D00121C	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001220	0x341A000F  ORI	R26, R0, 15
;I2C_LCD.c, 114 :: 		break;
0x9D001224	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001228	0x70000000  NOP	
;I2C_LCD.c, 115 :: 		case 10: I2C_LCD_putcmd(addr,0x10,0);        //_LCD_MOVE_CURSOR_LEFT
L_I2C_Lcd_Cmd25:
0x9D00122C	0x0000D80A  MOVZ	R27, R0, R0
0x9D001230	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001234	0x341A0010  ORI	R26, R0, 16
;I2C_LCD.c, 116 :: 		break;
0x9D001238	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D00123C	0x70000000  NOP	
;I2C_LCD.c, 117 :: 		case 11: I2C_LCD_putcmd(addr,0x14,0);        //_LCD_MOVE_CURSOR_RIGHT
L_I2C_Lcd_Cmd26:
0x9D001240	0x0000D80A  MOVZ	R27, R0, R0
0x9D001244	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001248	0x341A0014  ORI	R26, R0, 20
;I2C_LCD.c, 118 :: 		break;
0x9D00124C	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001250	0x70000000  NOP	
;I2C_LCD.c, 119 :: 		case 12: I2C_LCD_putcmd(addr,0x0C,0);        //_LCD_TURN_ON
L_I2C_Lcd_Cmd27:
0x9D001254	0x0000D80A  MOVZ	R27, R0, R0
0x9D001258	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D00125C	0x341A000C  ORI	R26, R0, 12
;I2C_LCD.c, 120 :: 		break;
0x9D001260	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001264	0x70000000  NOP	
;I2C_LCD.c, 121 :: 		case 13: I2C_LCD_putcmd(addr,0x08,0);        //_LCD_TURN_OFF
L_I2C_Lcd_Cmd28:
0x9D001268	0x0000D80A  MOVZ	R27, R0, R0
0x9D00126C	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001270	0x341A0008  ORI	R26, R0, 8
;I2C_LCD.c, 122 :: 		break;
0x9D001274	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D001278	0x70000000  NOP	
;I2C_LCD.c, 123 :: 		case 14: I2C_LCD_putcmd(addr,0x18,0);         //_LCD_SHIFT_LEFT
L_I2C_Lcd_Cmd29:
0x9D00127C	0x0000D80A  MOVZ	R27, R0, R0
0x9D001280	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001284	0x341A0018  ORI	R26, R0, 24
;I2C_LCD.c, 124 :: 		break;
0x9D001288	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D00128C	0x70000000  NOP	
;I2C_LCD.c, 125 :: 		case 15: I2C_LCD_putcmd(addr,0x1C,0);        //_LCD_SHIFT_RIGHT
L_I2C_Lcd_Cmd30:
0x9D001290	0x0000D80A  MOVZ	R27, R0, R0
0x9D001294	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D001298	0x341A001C  ORI	R26, R0, 28
;I2C_LCD.c, 126 :: 		break;
0x9D00129C	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D0012A0	0x70000000  NOP	
;I2C_LCD.c, 127 :: 		case 16: I2C_LCD_putcmd(addr,0x06,0);        //_LCD_INCREMENT_NO_SHIFT
L_I2C_Lcd_Cmd31:
0x9D0012A4	0x0000D80A  MOVZ	R27, R0, R0
0x9D0012A8	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D0012AC	0x341A0006  ORI	R26, R0, 6
;I2C_LCD.c, 128 :: 		break;
0x9D0012B0	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D0012B4	0x70000000  NOP	
;I2C_LCD.c, 129 :: 		default:break;
L_I2C_Lcd_Cmd32:
0x9D0012B8	0x0B4004F2  J	L_I2C_Lcd_Cmd13
0x9D0012BC	0x70000000  NOP	
;I2C_LCD.c, 130 :: 		}
L_I2C_Lcd_Cmd12:
0x9D0012C0	0x334300FF  ANDI	R3, R26, 255
0x9D0012C4	0x34020001  ORI	R2, R0, 1
0x9D0012C8	0x1062FFAA  BEQ	R3, R2, L_I2C_Lcd_Cmd14
0x9D0012CC	0x70000000  NOP	
L__I2C_Lcd_Cmd71:
0x9D0012D0	0x334300FF  ANDI	R3, R26, 255
0x9D0012D4	0x34020002  ORI	R2, R0, 2
0x9D0012D8	0x1062FFAA  BEQ	R3, R2, L_I2C_Lcd_Cmd15
0x9D0012DC	0x70000000  NOP	
L__I2C_Lcd_Cmd73:
0x9D0012E0	0x334300FF  ANDI	R3, R26, 255
0x9D0012E4	0x34020003  ORI	R2, R0, 3
0x9D0012E8	0x1062FFAA  BEQ	R3, R2, L_I2C_Lcd_Cmd16
0x9D0012EC	0x70000000  NOP	
L__I2C_Lcd_Cmd75:
0x9D0012F0	0x334300FF  ANDI	R3, R26, 255
0x9D0012F4	0x34020004  ORI	R2, R0, 4
0x9D0012F8	0x1062FFAA  BEQ	R3, R2, L_I2C_Lcd_Cmd17
0x9D0012FC	0x70000000  NOP	
L__I2C_Lcd_Cmd77:
0x9D001300	0x334300FF  ANDI	R3, R26, 255
0x9D001304	0x34020005  ORI	R2, R0, 5
0x9D001308	0x1062FFAA  BEQ	R3, R2, L_I2C_Lcd_Cmd18
0x9D00130C	0x70000000  NOP	
L__I2C_Lcd_Cmd79:
0x9D001310	0x334300FF  ANDI	R3, R26, 255
0x9D001314	0x34020006  ORI	R2, R0, 6
0x9D001318	0x1062FFB0  BEQ	R3, R2, L_I2C_Lcd_Cmd21
0x9D00131C	0x70000000  NOP	
L__I2C_Lcd_Cmd81:
0x9D001320	0x334300FF  ANDI	R3, R26, 255
0x9D001324	0x34020007  ORI	R2, R0, 7
0x9D001328	0x1062FFB1  BEQ	R3, R2, L_I2C_Lcd_Cmd22
0x9D00132C	0x70000000  NOP	
L__I2C_Lcd_Cmd83:
0x9D001330	0x334300FF  ANDI	R3, R26, 255
0x9D001334	0x34020008  ORI	R2, R0, 8
0x9D001338	0x1062FFB2  BEQ	R3, R2, L_I2C_Lcd_Cmd23
0x9D00133C	0x70000000  NOP	
L__I2C_Lcd_Cmd85:
0x9D001340	0x334300FF  ANDI	R3, R26, 255
0x9D001344	0x34020009  ORI	R2, R0, 9
0x9D001348	0x1062FFB3  BEQ	R3, R2, L_I2C_Lcd_Cmd24
0x9D00134C	0x70000000  NOP	
L__I2C_Lcd_Cmd87:
0x9D001350	0x334300FF  ANDI	R3, R26, 255
0x9D001354	0x3402000A  ORI	R2, R0, 10
0x9D001358	0x1062FFB4  BEQ	R3, R2, L_I2C_Lcd_Cmd25
0x9D00135C	0x70000000  NOP	
L__I2C_Lcd_Cmd89:
0x9D001360	0x334300FF  ANDI	R3, R26, 255
0x9D001364	0x3402000B  ORI	R2, R0, 11
0x9D001368	0x1062FFB5  BEQ	R3, R2, L_I2C_Lcd_Cmd26
0x9D00136C	0x70000000  NOP	
L__I2C_Lcd_Cmd91:
0x9D001370	0x334300FF  ANDI	R3, R26, 255
0x9D001374	0x3402000C  ORI	R2, R0, 12
0x9D001378	0x1062FFB6  BEQ	R3, R2, L_I2C_Lcd_Cmd27
0x9D00137C	0x70000000  NOP	
L__I2C_Lcd_Cmd93:
0x9D001380	0x334300FF  ANDI	R3, R26, 255
0x9D001384	0x3402000D  ORI	R2, R0, 13
0x9D001388	0x1062FFB7  BEQ	R3, R2, L_I2C_Lcd_Cmd28
0x9D00138C	0x70000000  NOP	
L__I2C_Lcd_Cmd95:
0x9D001390	0x334300FF  ANDI	R3, R26, 255
0x9D001394	0x3402000E  ORI	R2, R0, 14
0x9D001398	0x1062FFB8  BEQ	R3, R2, L_I2C_Lcd_Cmd29
0x9D00139C	0x70000000  NOP	
L__I2C_Lcd_Cmd97:
0x9D0013A0	0x334300FF  ANDI	R3, R26, 255
0x9D0013A4	0x3402000F  ORI	R2, R0, 15
0x9D0013A8	0x1062FFB9  BEQ	R3, R2, L_I2C_Lcd_Cmd30
0x9D0013AC	0x70000000  NOP	
L__I2C_Lcd_Cmd99:
0x9D0013B0	0x334300FF  ANDI	R3, R26, 255
0x9D0013B4	0x34020010  ORI	R2, R0, 16
0x9D0013B8	0x1062FFBA  BEQ	R3, R2, L_I2C_Lcd_Cmd31
0x9D0013BC	0x70000000  NOP	
L__I2C_Lcd_Cmd101:
0x9D0013C0	0x0B4004AE  J	L_I2C_Lcd_Cmd32
0x9D0013C4	0x70000000  NOP	
L_I2C_Lcd_Cmd13:
;I2C_LCD.c, 132 :: 		}
L_end_I2C_Lcd_Cmd:
0x9D0013C8	0x8FBB0008  LW	R27, 8(SP)
0x9D0013CC	0x8FBA0004  LW	R26, 4(SP)
0x9D0013D0	0x8FBF0000  LW	RA, 0(SP)
0x9D0013D4	0x03E00008  JR	RA
0x9D0013D8	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C_Lcd_Cmd
_I2C_LCD_goto:
;I2C_LCD.c, 80 :: 		void I2C_LCD_goto(UChar addr,UChar row, UChar col){
0x9D000F20	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000F24	0xAFBF0000  SW	RA, 0(SP)
;I2C_LCD.c, 81 :: 		switch(row){
0x9D000F28	0xAFBA0004  SW	R26, 4(SP)
0x9D000F2C	0x0B4003F0  J	L_I2C_LCD_goto5
0x9D000F30	0xAFBB0008  SW	R27, 8(SP)
;I2C_LCD.c, 82 :: 		case 1 : I2C_LCD_putcmd(addr,LCD_LINE1 + (col - 1), 0); break;
L_I2C_LCD_goto7:
0x9D000F34	0x2762FFFF  ADDIU	R2, R27, -1
0x9D000F38	0x24420080  ADDIU	R2, R2, 128
0x9D000F3C	0x0000D80A  MOVZ	R27, R0, R0
0x9D000F40	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D000F44	0x305A00FF  ANDI	R26, R2, 255
0x9D000F48	0x0B400402  J	L_I2C_LCD_goto6
0x9D000F4C	0x70000000  NOP	
;I2C_LCD.c, 83 :: 		case 2 : I2C_LCD_putcmd(addr,LCD_LINE2 + (col - 1), 0); break;
L_I2C_LCD_goto8:
0x9D000F50	0x2762FFFF  ADDIU	R2, R27, -1
0x9D000F54	0x244200C0  ADDIU	R2, R2, 192
0x9D000F58	0x0000D80A  MOVZ	R27, R0, R0
0x9D000F5C	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D000F60	0x305A00FF  ANDI	R26, R2, 255
0x9D000F64	0x0B400402  J	L_I2C_LCD_goto6
0x9D000F68	0x70000000  NOP	
;I2C_LCD.c, 84 :: 		case 3 : I2C_LCD_putcmd(addr,LCD_LINE3 + (col - 1), 0); break;
L_I2C_LCD_goto9:
0x9D000F6C	0x2762FFFF  ADDIU	R2, R27, -1
0x9D000F70	0x24420094  ADDIU	R2, R2, 148
0x9D000F74	0x0000D80A  MOVZ	R27, R0, R0
0x9D000F78	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D000F7C	0x305A00FF  ANDI	R26, R2, 255
0x9D000F80	0x0B400402  J	L_I2C_LCD_goto6
0x9D000F84	0x70000000  NOP	
;I2C_LCD.c, 85 :: 		case 4 : I2C_LCD_putcmd(addr,LCD_LINE4 + (col - 1), 0); break;
L_I2C_LCD_goto10:
0x9D000F88	0x2762FFFF  ADDIU	R2, R27, -1
0x9D000F8C	0x244200D4  ADDIU	R2, R2, 212
0x9D000F90	0x0000D80A  MOVZ	R27, R0, R0
0x9D000F94	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D000F98	0x305A00FF  ANDI	R26, R2, 255
0x9D000F9C	0x0B400402  J	L_I2C_LCD_goto6
0x9D000FA0	0x70000000  NOP	
;I2C_LCD.c, 86 :: 		default: I2C_LCD_putcmd(addr,LCD_LINE1 + (col - 1), 0); break;
L_I2C_LCD_goto11:
0x9D000FA4	0x2762FFFF  ADDIU	R2, R27, -1
0x9D000FA8	0x24420080  ADDIU	R2, R2, 128
0x9D000FAC	0x0000D80A  MOVZ	R27, R0, R0
0x9D000FB0	0x0F400407  JAL	_I2C_LCD_putcmd+0
0x9D000FB4	0x305A00FF  ANDI	R26, R2, 255
0x9D000FB8	0x0B400402  J	L_I2C_LCD_goto6
0x9D000FBC	0x70000000  NOP	
;I2C_LCD.c, 87 :: 		}
L_I2C_LCD_goto5:
0x9D000FC0	0x334300FF  ANDI	R3, R26, 255
0x9D000FC4	0x34020001  ORI	R2, R0, 1
0x9D000FC8	0x1062FFDA  BEQ	R3, R2, L_I2C_LCD_goto7
0x9D000FCC	0x70000000  NOP	
L__I2C_LCD_goto62:
0x9D000FD0	0x334300FF  ANDI	R3, R26, 255
0x9D000FD4	0x34020002  ORI	R2, R0, 2
0x9D000FD8	0x1062FFDD  BEQ	R3, R2, L_I2C_LCD_goto8
0x9D000FDC	0x70000000  NOP	
L__I2C_LCD_goto64:
0x9D000FE0	0x334300FF  ANDI	R3, R26, 255
0x9D000FE4	0x34020003  ORI	R2, R0, 3
0x9D000FE8	0x1062FFE0  BEQ	R3, R2, L_I2C_LCD_goto9
0x9D000FEC	0x70000000  NOP	
L__I2C_LCD_goto66:
0x9D000FF0	0x334300FF  ANDI	R3, R26, 255
0x9D000FF4	0x34020004  ORI	R2, R0, 4
0x9D000FF8	0x1062FFE3  BEQ	R3, R2, L_I2C_LCD_goto10
0x9D000FFC	0x70000000  NOP	
L__I2C_LCD_goto68:
0x9D001000	0x0B4003E9  J	L_I2C_LCD_goto11
0x9D001004	0x70000000  NOP	
L_I2C_LCD_goto6:
;I2C_LCD.c, 89 :: 		} // LCD_GOTO()
L_end_I2C_LCD_goto:
0x9D001008	0x8FBB0008  LW	R27, 8(SP)
0x9D00100C	0x8FBA0004  LW	R26, 4(SP)
0x9D001010	0x8FBF0000  LW	RA, 0(SP)
0x9D001014	0x03E00008  JR	RA
0x9D001018	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C_LCD_goto
_I2C_LCD_Out:
;I2C_LCD.c, 155 :: 		void I2C_LCD_Out(UChar addr, UChar row, UChar col, UChar *s){
0x9D001568	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D00156C	0xAFBF0000  SW	RA, 0(SP)
;I2C_LCD.c, 156 :: 		I2C_LCD_goto(addr,row,col);
0x9D001570	0xAFBC0004  SW	R28, 4(SP)
0x9D001574	0x0F4003C8  JAL	_I2C_LCD_goto+0
0x9D001578	0xA3B90008  SB	R25, 8(SP)
0x9D00157C	0x93B90008  LBU	R25, 8(SP)
0x9D001580	0x8FBC0004  LW	R28, 4(SP)
;I2C_LCD.c, 157 :: 		while(*s != 0 )I2C_LCD_putch(addr, *(s++));
L_I2C_LCD_Out33:
0x9D001584	0x93820000  LBU	R2, 0(R28)
0x9D001588	0x304200FF  ANDI	R2, R2, 255
0x9D00158C	0x1040000E  BEQ	R2, R0, L_I2C_LCD_Out34
0x9D001590	0x70000000  NOP	
L__I2C_LCD_Out105:
0x9D001594	0xAFBC0004  SW	R28, 4(SP)
0x9D001598	0xA3BB0008  SB	R27, 8(SP)
0x9D00159C	0xA3BA0009  SB	R26, 9(SP)
0x9D0015A0	0xA3B9000A  SB	R25, 10(SP)
0x9D0015A4	0x0F400393  JAL	_I2C_LCD_putch+0
0x9D0015A8	0x939A0000  LBU	R26, 0(R28)
0x9D0015AC	0x93B9000A  LBU	R25, 10(SP)
0x9D0015B0	0x93BA0009  LBU	R26, 9(SP)
0x9D0015B4	0x93BB0008  LBU	R27, 8(SP)
0x9D0015B8	0x8FBC0004  LW	R28, 4(SP)
0x9D0015BC	0x27820001  ADDIU	R2, R28, 1
0x9D0015C0	0x0B400561  J	L_I2C_LCD_Out33
0x9D0015C4	0x0040E00A  MOVZ	R28, R2, R0
L_I2C_LCD_Out34:
;I2C_LCD.c, 158 :: 		}
L_end_I2C_LCD_Out:
0x9D0015C8	0x8FBF0000  LW	RA, 0(SP)
0x9D0015CC	0x03E00008  JR	RA
0x9D0015D0	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C_LCD_Out
_I2C_LCD_putch:
;I2C_LCD.c, 137 :: 		void I2C_LCD_putch(UChar addr, UChar dta){
0x9D000E4C	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000E50	0xAFBF0000  SW	RA, 0(SP)
;I2C_LCD.c, 140 :: 		lcddata = HI_NIBBLE(dta)|LCD_BL|LCD_RS; // Get high nibble
0x9D000E54	0xAFBA0004  SW	R26, 4(SP)
0x9D000E58	0x334200F0  ANDI	R2, R26, 240
0x9D000E5C	0x34420008  ORI	R2, R2, 8
0x9D000E60	0x34420001  ORI	R2, R2, 1
0x9D000E64	0xA3A2000A  SB	R2, 10(SP)
;I2C_LCD.c, 141 :: 		I2C_PCF8574_Write(addr,lcddata & 0X08);
0x9D000E68	0x30420008  ANDI	R2, R2, 8
0x9D000E6C	0xA3BA0008  SB	R26, 8(SP)
0x9D000E70	0xA3B90009  SB	R25, 9(SP)
0x9D000E74	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D000E78	0x305A00FF  ANDI	R26, R2, 255
0x9D000E7C	0x93B90009  LBU	R25, 9(SP)
;I2C_LCD.c, 142 :: 		I2C_PCF8574_Write(addr,lcddata | LCD_EN); // Send it!
0x9D000E80	0x93A2000A  LBU	R2, 10(SP)
0x9D000E84	0x34420004  ORI	R2, R2, 4
0x9D000E88	0xA3B90009  SB	R25, 9(SP)
0x9D000E8C	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D000E90	0x305A00FF  ANDI	R26, R2, 255
0x9D000E94	0x93B90009  LBU	R25, 9(SP)
;I2C_LCD.c, 143 :: 		I2C_PCF8574_Write(addr,lcddata & ~LCD_EN); // Reset LCD bus
0x9D000E98	0x93A3000A  LBU	R3, 10(SP)
0x9D000E9C	0x340200FB  ORI	R2, R0, 251
0x9D000EA0	0x00621024  AND	R2, R3, R2
0x9D000EA4	0xA3B90009  SB	R25, 9(SP)
0x9D000EA8	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D000EAC	0x305A00FF  ANDI	R26, R2, 255
0x9D000EB0	0x93B90009  LBU	R25, 9(SP)
0x9D000EB4	0x93BA0008  LBU	R26, 8(SP)
;I2C_LCD.c, 145 :: 		lcddata = LO_NIBBLE(dta)|LCD_BL|LCD_RS; // Get low nibble
0x9D000EB8	0x334200FF  ANDI	R2, R26, 255
0x9D000EBC	0x00021100  SLL	R2, R2, 4
0x9D000EC0	0x304200F0  ANDI	R2, R2, 240
0x9D000EC4	0x34420008  ORI	R2, R2, 8
0x9D000EC8	0x34420001  ORI	R2, R2, 1
0x9D000ECC	0xA3A2000A  SB	R2, 10(SP)
;I2C_LCD.c, 146 :: 		I2C_PCF8574_Write(addr,lcddata & 0X08);
0x9D000ED0	0x30420008  ANDI	R2, R2, 8
0x9D000ED4	0xA3B90008  SB	R25, 8(SP)
0x9D000ED8	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D000EDC	0x305A00FF  ANDI	R26, R2, 255
0x9D000EE0	0x93B90008  LBU	R25, 8(SP)
;I2C_LCD.c, 147 :: 		I2C_PCF8574_Write(addr,lcddata | LCD_EN); // Send it!
0x9D000EE4	0x93A2000A  LBU	R2, 10(SP)
0x9D000EE8	0x34420004  ORI	R2, R2, 4
0x9D000EEC	0xA3B90008  SB	R25, 8(SP)
0x9D000EF0	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D000EF4	0x305A00FF  ANDI	R26, R2, 255
0x9D000EF8	0x93B90008  LBU	R25, 8(SP)
;I2C_LCD.c, 148 :: 		I2C_PCF8574_Write(addr,lcddata & ~LCD_EN); // Reset LCD bus
0x9D000EFC	0x93A3000A  LBU	R3, 10(SP)
0x9D000F00	0x340200FB  ORI	R2, R0, 251
0x9D000F04	0x00621024  AND	R2, R3, R2
0x9D000F08	0x0F400315  JAL	_I2C_PCF8574_Write+0
0x9D000F0C	0x305A00FF  ANDI	R26, R2, 255
;I2C_LCD.c, 149 :: 		} // LCD_putch()
L_end_I2C_LCD_putch:
0x9D000F10	0x8FBA0004  LW	R26, 4(SP)
0x9D000F14	0x8FBF0000  LW	RA, 0(SP)
0x9D000F18	0x03E00008  JR	RA
0x9D000F1C	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C_LCD_putch
___BootStartUp:
;__Lib_System_MZ_EF.c, 93 :: 		
0xBFC00000	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 95 :: 		
0xBFC00004	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 96 :: 		
0xBFC00008	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 97 :: 		
0xBFC0000C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 98 :: 		
0xBFC00010	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 99 :: 		
0xBFC00014	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 100 :: 		
0xBFC00018	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 101 :: 		
0xBFC0001C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 102 :: 		
0xBFC00020	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 103 :: 		
0xBFC00024	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 104 :: 		
0xBFC00028	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 105 :: 		
0xBFC0002C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 106 :: 		
0xBFC00030	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 107 :: 		
0xBFC00034	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 108 :: 		
0xBFC00038	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 109 :: 		
0xBFC0003C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 110 :: 		
0xBFC00040	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 111 :: 		
0xBFC00044	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 112 :: 		
0xBFC00048	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 113 :: 		
0xBFC0004C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 114 :: 		
0xBFC00050	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 118 :: 		
0xBFC00054	0x3C1DA007  LUI	SP, 40967
0xBFC00058	0x37BDFFFC  ORI	SP, SP, 65532
;__Lib_System_MZ_EF.c, 119 :: 		
0xBFC0005C	0x3C01A000  LUI	GP, 40960
0xBFC00060	0x34218000  ORI	GP, GP, 32768
;__Lib_System_MZ_EF.c, 123 :: 		
0xBFC00064	0x401E6002  MFC0	R30, 12, 2
;__Lib_System_MZ_EF.c, 124 :: 		
0xBFC00068	0x03C0E020  ADD	R28, R30, R0
;__Lib_System_MZ_EF.c, 125 :: 		
0xBFC0006C	0x241B0007  ADDIU	R27, R0, 7
;__Lib_System_MZ_EF.c, 127 :: 		
__me_lab_set_srs:
;__Lib_System_MZ_EF.c, 128 :: 		
0xBFC00070	0x7F7E4984  INS	R30, R27, 6, 4
;__Lib_System_MZ_EF.c, 129 :: 		
0xBFC00074	0x409E6002  MTC0	R30, 12, 2
;__Lib_System_MZ_EF.c, 130 :: 		
0xBFC00078	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 131 :: 		
0xBFC0007C	0x41C10800  WRPGPR	GP, GP
;__Lib_System_MZ_EF.c, 132 :: 		
0xBFC00080	0x277BFFFF  ADDIU	R27, R27, -1
;__Lib_System_MZ_EF.c, 133 :: 		
0xBFC00084	0x1760FFFA  BNE	R27, R0, __me_lab_set_srs
;__Lib_System_MZ_EF.c, 134 :: 		
0xBFC00088	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 136 :: 		
0xBFC0008C	0x409C6002  MTC0	R28, 12, 2
;__Lib_System_MZ_EF.c, 137 :: 		
0xBFC00090	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 138 :: 		
0xBFC00094	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 142 :: 		
0xBFC00098	0x401B6000  MFC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 143 :: 		
0xBFC0009C	0x241EFFFE  ADDIU	R30, R0, -2
;__Lib_System_MZ_EF.c, 144 :: 		
0xBFC000A0	0x03DBF024  AND	R30, R30, R27
;__Lib_System_MZ_EF.c, 145 :: 		
0xBFC000A4	0x37DE0004  ORI	R30, R30, 4
;__Lib_System_MZ_EF.c, 146 :: 		
0xBFC000A8	0x409E6000  MTC0	R30, 12, 0
;__Lib_System_MZ_EF.c, 147 :: 		
0xBFC000AC	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 149 :: 		
0xBFC000B0	0x4080D000  MTC0	R0, 26, 0
;__Lib_System_MZ_EF.c, 150 :: 		
0xBFC000B4	0x4080E000  MTC0	R0, 28, 0
;__Lib_System_MZ_EF.c, 151 :: 		
0xBFC000B8	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 153 :: 		
0xBFC000BC	0x3C1E9D00  LUI	R30, 40192
;__Lib_System_MZ_EF.c, 154 :: 		
0xBFC000C0	0x37DC4000  ORI	R28, R30, 16384
;__Lib_System_MZ_EF.c, 155 :: 		
__me_lab_i_cache_set:
;__Lib_System_MZ_EF.c, 156 :: 		
0xBFC000C4	0x27DE0010  ADDIU	R30, R30, 16
;__Lib_System_MZ_EF.c, 157 :: 		
0xBFC000C8	0x17DCFFFE  BNE	R30, R28, __me_lab_i_cache_set
;__Lib_System_MZ_EF.c, 158 :: 		
0xBFC000CC	0xBFC8FFFC  CACHE	8, -4(R30)
;__Lib_System_MZ_EF.c, 160 :: 		
0xBFC000D0	0x3C1E8000  LUI	R30, 32768
;__Lib_System_MZ_EF.c, 161 :: 		
0xBFC000D4	0x37DC1000  ORI	R28, R30, 4096
;__Lib_System_MZ_EF.c, 162 :: 		
__me_lab_d_cache_set:
;__Lib_System_MZ_EF.c, 163 :: 		
0xBFC000D8	0x27DE0010  ADDIU	R30, R30, 16
;__Lib_System_MZ_EF.c, 164 :: 		
0xBFC000DC	0x17DCFFFE  BNE	R30, R28, __me_lab_d_cache_set
;__Lib_System_MZ_EF.c, 165 :: 		
0xBFC000E0	0xBFC9FFFC  CACHE	9, -4(R30)
;__Lib_System_MZ_EF.c, 167 :: 		
0xBFC000E4	0x0000000F  SYNC	0
;__Lib_System_MZ_EF.c, 169 :: 		
0xBFC000E8	0x409B6000  MTC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 170 :: 		
0xBFC000EC	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 171 :: 		
0xBFC000F0	0x401E8000  MFC0	R30, 16, 0
;__Lib_System_MZ_EF.c, 172 :: 		
0xBFC000F4	0x37DE0007  ORI	R30, R30, 7
;__Lib_System_MZ_EF.c, 173 :: 		
0xBFC000F8	0x3BDE0007  XORI	R30, R30, 7
;__Lib_System_MZ_EF.c, 174 :: 		
0xBFC000FC	0x37DE0003  ORI	R30, R30, 3
;__Lib_System_MZ_EF.c, 175 :: 		
0xBFC00100	0x409E8000  MTC0	R30, 16, 0
;__Lib_System_MZ_EF.c, 176 :: 		
0xBFC00104	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 179 :: 		
0xBFC00108	0x40804800  MTC0	R0, 9, 0
;__Lib_System_MZ_EF.c, 180 :: 		
0xBFC0010C	0x241EFFFF  ADDIU	R30, R0, -1
;__Lib_System_MZ_EF.c, 181 :: 		
0xBFC00110	0x409E5800  MTC0	R30, 11, 0
;__Lib_System_MZ_EF.c, 182 :: 		
0xBFC00114	0x3C1C0080  LUI	R28, 128
;__Lib_System_MZ_EF.c, 183 :: 		
0xBFC00118	0x409C6800  MTC0	R28, 13, 0
;__Lib_System_MZ_EF.c, 184 :: 		
0xBFC0011C	0x401B8000  MFC0	R27, 16, 0
;__Lib_System_MZ_EF.c, 185 :: 		
0xBFC00120	0x7F7C0580  EXT	R28, R27, 22, 1
;__Lib_System_MZ_EF.c, 186 :: 		
0xBFC00124	0x001CE440  SLL	R28, R28, 17
;__Lib_System_MZ_EF.c, 187 :: 		
0xBFC00128	0x401B6000  MFC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 188 :: 		
0xBFC0012C	0x3C1A0058  LUI	R26, 88
;__Lib_System_MZ_EF.c, 189 :: 		
0xBFC00130	0x037AD824  AND	R27, R27, R26
;__Lib_System_MZ_EF.c, 190 :: 		
0xBFC00134	0x3C1E0100  LUI	R30, 256
;__Lib_System_MZ_EF.c, 191 :: 		
0xBFC00138	0x03DBD825  OR	R27, R30, R27
;__Lib_System_MZ_EF.c, 192 :: 		
0xBFC0013C	0x039BD825  OR	R27, R28, R27
;__Lib_System_MZ_EF.c, 193 :: 		
0xBFC00140	0x409B6000  MTC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 194 :: 		
0xBFC00144	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 195 :: 		
0xBFC00148	0x401B6000  MFC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 196 :: 		
0xBFC0014C	0x3C1AFFBF  LUI	R26, 65471
;__Lib_System_MZ_EF.c, 197 :: 		
0xBFC00150	0x375AFFFF  ORI	R26, R26, 65535
;__Lib_System_MZ_EF.c, 198 :: 		
0xBFC00154	0x037AD824  AND	R27, R27, R26
;__Lib_System_MZ_EF.c, 199 :: 		
0xBFC00158	0x409B6000  MTC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 202 :: 		
0xBFC0015C	0x401E6000  MFC0	R30, 12, 0
;__Lib_System_MZ_EF.c, 203 :: 		
0xBFC00160	0x3C1B2500  LUI	R27, 9472
;__Lib_System_MZ_EF.c, 204 :: 		
0xBFC00164	0x03DBF025  OR	R30, R30, R27
;__Lib_System_MZ_EF.c, 205 :: 		
0xBFC00168	0x409E6000  MTC0	R30, 12, 0
;__Lib_System_MZ_EF.c, 210 :: 		
0xBFC0016C	0x445BF800  CFC1	R27, 31
;__Lib_System_MZ_EF.c, 211 :: 		
0xBFC00170	0x3C1EFFFF  LUI	R30, 65535
;__Lib_System_MZ_EF.c, 212 :: 		
0xBFC00174	0x37DEFFFC  ORI	R30, R30, 65532
;__Lib_System_MZ_EF.c, 213 :: 		
0xBFC00178	0x037ED824  AND	R27, R27, R30
;__Lib_System_MZ_EF.c, 214 :: 		
0xBFC0017C	0x377B0001  ORI	R27, R27, 1
;__Lib_System_MZ_EF.c, 215 :: 		
0xBFC00180	0x44DBF800  CTC1	R27, 31
;__Lib_System_MZ_EF.c, 216 :: 		
0xBFC00184	0x445EF800  CFC1	R30, 31
;__Lib_System_MZ_EF.c, 218 :: 		
0xBFC00188	0x3C029FC0  LUI	R2, 40896
0xBFC0018C	0x34421000  ORI	R2, R2, 4096
0xBFC00190	0x0040F00A  MOVZ	R30, R2, R0
0xBFC00194	0x409E7801  MTC0	R30, 15, 1
;__Lib_System_MZ_EF.c, 219 :: 		
0xBFC00198	0x34020020  ORI	R2, R0, 32
0xBFC0019C	0x0040F00A  MOVZ	R30, R2, R0
0xBFC001A0	0x409E6001  MTC0	R30, 12, 1
;__Lib_System_MZ_EF.c, 224 :: 		
0xBFC001A4	0x341E00D6  ORI	R30, R0, 214
;__Lib_System_MZ_EF.c, 225 :: 		
0xBFC001A8	0x3C1CBF81  LUI	R28, hi_addr(OFF000+0)
;__Lib_System_MZ_EF.c, 226 :: 		
0xBFC001AC	0x379C0540  ORI	R28, R28, lo_addr(OFF000+0)
;__Lib_System_MZ_EF.c, 227 :: 		
;__Lib_System_MZ_EF.c, 228 :: 		
;__Lib_System_MZ_EF.c, 229 :: 		
__me_lab_set_offx:
;__Lib_System_MZ_EF.c, 230 :: 		
;__Lib_System_MZ_EF.c, 231 :: 		
0xBFC001B0	0xAF800000  SW	R0, 0(R28)
;__Lib_System_MZ_EF.c, 232 :: 		
;__Lib_System_MZ_EF.c, 233 :: 		
0xBFC001B4	0x279C0004  ADDIU	R28, R28, 4
;__Lib_System_MZ_EF.c, 234 :: 		
0xBFC001B8	0x17C0FFFD  BNE	R30, R0, __me_lab_set_offx
;__Lib_System_MZ_EF.c, 235 :: 		
0xBFC001BC	0x27DEFFFF  ADDIU	R30, R30, -1
;__Lib_System_MZ_EF.c, 238 :: 		
0xBFC001C0	0x34021000  ORI	R2, R0, 4096
0xBFC001C4	0x3C1EBF81  LUI	R30, 49025
0xBFC001C8	0xAFC20000  SW	R2, 0(R30)
;__Lib_System_MZ_EF.c, 239 :: 		
;__Lib_System_MZ_EF.c, 242 :: 		
0xBFC001CC	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 243 :: 		
0xBFC001D0	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 244 :: 		
0xBFC001D4	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 245 :: 		
0xBFC001D8	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 246 :: 		
0xBFC001DC	0x34020032  ORI	R2, R0, 50
0xBFC001E0	0x3C1EBF8E  LUI	R30, 49038
0xBFC001E4	0xAFC20000  SW	R2, 0(R30)
;__Lib_System_MZ_EF.c, 247 :: 		
0xBFC001E8	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 248 :: 		
0xBFC001EC	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 249 :: 		
0xBFC001F0	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 250 :: 		
0xBFC001F4	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 254 :: 		
0xBFC001F8	0x3C1E9D00  LUI	R30, hi_addr(_main+0)
;__Lib_System_MZ_EF.c, 255 :: 		
0xBFC001FC	0x37DE1704  ORI	R30, R30, lo_addr(_main+0)
;__Lib_System_MZ_EF.c, 257 :: 		
0xBFC00200	0x03C00008  JR	R30
;__Lib_System_MZ_EF.c, 258 :: 		
0xBFC00204	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 260 :: 		
L_end___BootStartUp:
0xBFC00208	0x03E00008  JR	RA
0xBFC0020C	0x27BD0004  ADDIU	SP, SP, 4
; end of ___BootStartUp
___BootGenExcept:
;__Lib_System_MZ_EF.c, 56 :: 		
0x9D001A10	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 57 :: 		
L___BootGenExcept6:
;__Lib_System_MZ_EF.c, 58 :: 		
0x9D001A14	0x0B400685  J	L___BootGenExcept6
0x9D001A18	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 59 :: 		
L_end___BootGenExcept:
0x9D001A1C	0x27BD0004  ADDIU	SP, SP, 4
0x9D001A20	0x42000018  ERET	
0x9D001A24	0x70000000  NOP	
; end of ___BootGenExcept
___GenExcept:
;__Lib_System_MZ_EF.c, 61 :: 		
0x9D0016D4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 62 :: 		
L___GenExcept8:
;__Lib_System_MZ_EF.c, 63 :: 		
0x9D0016D8	0x0B4005B6  J	L___GenExcept8
0x9D0016DC	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 64 :: 		
L_end___GenExcept:
0x9D0016E0	0x27BD0004  ADDIU	SP, SP, 4
0x9D0016E4	0x42000018  ERET	
0x9D0016E8	0x70000000  NOP	
; end of ___GenExcept
___CacheErrorExcept:
;__Lib_System_MZ_EF.c, 66 :: 		
0x9D0016EC	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 67 :: 		
L___CacheErrorExcept10:
;__Lib_System_MZ_EF.c, 68 :: 		
0x9D0016F0	0x0B4005BC  J	L___CacheErrorExcept10
0x9D0016F4	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 69 :: 		
L_end___CacheErrorExcept:
0x9D0016F8	0x27BD0004  ADDIU	SP, SP, 4
0x9D0016FC	0x42000018  ERET	
0x9D001700	0x70000000  NOP	
; end of ___CacheErrorExcept
0x9D001A4C	0x03E0C80A  MOVZ	R25, RA, R0
0x9D001A50	0x3C17A000  LUI	R23, 40960
0x9D001A54	0x36F70000  ORI	R23, R23, 0
0x9D001A58	0x3C16A000  LUI	R22, 40960
0x9D001A5C	0x36D6001D  ORI	R22, R22, 29
0x9D001A60	0x3C189D00  LUI	R24, 40192
0x9D001A64	0x37181A28  ORI	R24, R24, 6696
0x9D001A68	0x0F400575  JAL	___CC2DW
0x9D001A6C	0x70000000  NOP	
0x9D001A70	0x3C17A000  LUI	R23, 40960
0x9D001A74	0x36F70020  ORI	R23, R23, 32
0x9D001A78	0x3C16A000  LUI	R22, 40960
0x9D001A7C	0x36D60024  ORI	R22, R22, 36
0x9D001A80	0x3C189D00  LUI	R24, 40192
0x9D001A84	0x37181A48  ORI	R24, R24, 6728
0x9D001A88	0x0F400575  JAL	___CC2DW
0x9D001A8C	0x70000000  NOP	
0x9D001A90	0x0320F80A  MOVZ	RA, R25, R0
0x9D001A94	0x03E00008  JR	RA
0x9D001A98	0x70000000  NOP	
0x9D001AF8	0x03E0C80A  MOVZ	R25, RA, R0
0x9D001AFC	0x3C17A000  LUI	R23, 40960
0x9D001B00	0x36F70000  ORI	R23, R23, 0
0x9D001B04	0x3C16A000  LUI	R22, 40960
0x9D001B08	0x36D60050  ORI	R22, R22, 80
0x9D001B0C	0x0F4005AD  JAL	___FillZeros
0x9D001B10	0x70000000  NOP	
0x9D001B14	0x0320F80A  MOVZ	RA, R25, R0
0x9D001B18	0x03E00008  JR	RA
0x9D001B1C	0x70000000  NOP	
;__Lib_I2C_12345_MZ.c,0 :: ?ICS__Lib_I2C_12345_MZ__I2C2_TIMEOUT [4]
0x9D001A28	0x00000000 ;?ICS__Lib_I2C_12345_MZ__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345_MZ__I2C2_TIMEOUT
;__Lib_I2C_12345_MZ.c,0 :: ?ICS__Lib_I2C_12345_MZ__I2C3_TIMEOUT [4]
0x9D001A2C	0x00000000 ;?ICS__Lib_I2C_12345_MZ__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345_MZ__I2C3_TIMEOUT
;__Lib_I2C_12345_MZ.c,0 :: ?ICS__Lib_I2C_12345_MZ__I2C5_TIMEOUT [4]
0x9D001A30	0x00000000 ;?ICS__Lib_I2C_12345_MZ__I2C5_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345_MZ__I2C5_TIMEOUT
;I2C_LCD_Main.c,0 :: ?ICS_txt [12]
0x9D001A34	0x6C6C6548 ;?ICS_txt+0
0x9D001A38	0x6F57206F ;?ICS_txt+4
0x9D001A3C	0x00646C72 ;?ICS_txt+8
; end of ?ICS_txt
;__Lib_I2C_12345_MZ.c,0 :: ?ICS__Lib_I2C_12345_MZ__I2C4_TIMEOUT [4]
0x9D001A40	0x00000000 ;?ICS__Lib_I2C_12345_MZ__I2C4_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345_MZ__I2C4_TIMEOUT
;I2C_LCD_Main.c,0 :: ?ICS_LCD_01_ADDRESS [1]
0x9D001A44	0x4E ;?ICS_LCD_01_ADDRESS+0
; end of ?ICS_LCD_01_ADDRESS
;__Lib_I2C_12345_MZ.c,0 :: ?ICS__Lib_I2C_12345_MZ__I2C1_TIMEOUT [4]
0x9D001A48	0x00000000 ;?ICS__Lib_I2C_12345_MZ__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345_MZ__I2C1_TIMEOUT
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x9D000000     [120]    _I2C1_Is_Idle
0x9D000078     [120]    _I2C3_Is_Idle
0x9D0000F0     [120]    _I2C5_Is_Idle
0x9D000168     [120]    _I2C2_Is_Idle
0x9D0001E0     [104]    __Lib_I2C_12345_MZ_I2C3_Wait_For_Idle
0x9D000248     [104]    __Lib_I2C_12345_MZ_I2C2_Wait_For_Idle
0x9D0002B0     [104]    __Lib_I2C_12345_MZ_I2C1_Wait_For_Idle
0x9D000318     [104]    __Lib_I2C_12345_MZ_I2C5_Wait_For_Idle
0x9D000380     [196]    _I2C2_Write
0x9D000444      [56]    _I2C2_Stop
0x9D00047C     [176]    _I2C3_Start
0x9D00052C     [176]    _I2C5_Start
0x9D0005DC      [56]    _I2C4_Stop
0x9D000614      [56]    _I2C5_Stop
0x9D00064C     [196]    _I2C5_Write
0x9D000710      [56]    _I2C3_Stop
0x9D000748     [196]    _I2C3_Write
0x9D00080C     [196]    _I2C4_Write
0x9D0008D0     [176]    _I2C4_Start
0x9D000980     [196]    _I2C1_Write
0x9D000A44     [176]    _I2C1_Start
0x9D000AF4     [176]    _I2C2_Start
0x9D000BA4      [56]    _I2C1_Stop
0x9D000BDC     [120]    _I2C4_Is_Idle
0x9D000C54     [404]    _I2C_PCF8574_Write
0x9D000DE8      [16]    _Get_Fosc_kHz
0x9D000DF8      [84]    __Lib_I2C_12345_MZ_SetI2C4Ptrs
0x9D000E4C     [212]    _I2C_LCD_putch
0x9D000F20     [252]    _I2C_LCD_goto
0x9D00101C     [220]    _I2C_LCD_putcmd
0x9D0010F8     [104]    __Lib_I2C_12345_MZ_I2C4_Wait_For_Idle
0x9D001160     [636]    _I2C_Lcd_Cmd
0x9D0013DC     [396]    _I2C_LCD_init
0x9D001568     [108]    _I2C_LCD_Out
0x9D0015D4      [32]    ___CC2DW
0x9D0015F4     [132]    _I2C4_Init_Advanced
0x9D001678      [44]    _I2C_Set_Active
0x9D0016A4      [16]    _I2CNo_Init
0x9D0016B4      [32]    ___FillZeros
0x9D0016D4      [24]    ___GenExcept
0x9D0016EC      [24]    ___CacheErrorExcept
0x9D001704     [780]    _main
0x9D001A10      [24]    ___BootGenExcept
0xBFC00000     [528]    ___BootStartUp
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0xA0000000       [4]    __Lib_I2C_12345_MZ__I2C2_TIMEOUT
0xA0000004       [4]    __Lib_I2C_12345_MZ__I2C3_TIMEOUT
0xA0000008       [4]    __Lib_I2C_12345_MZ__I2C5_TIMEOUT
0xA000000C      [12]    _txt
0xA0000018       [4]    __Lib_I2C_12345_MZ__I2C4_TIMEOUT
0xA000001C       [1]    _LCD_01_ADDRESS
0xA000001E       [2]    _I2CUnit
0xA0000020       [4]    __Lib_I2C_12345_MZ__I2C1_TIMEOUT
0xA0000024       [4]    _I2C1_Timeout_Ptr
0xA0000028       [4]    _I2C2_Timeout_Ptr
0xA000002C       [4]    _I2C3_Timeout_Ptr
0xA0000030       [4]    _I2C4_Timeout_Ptr
0xA0000034       [4]    _I2C5_Timeout_Ptr
0xA0000038       [4]    _I2C_Write_Ptr
0xA000003C       [4]    _I2C_Stop_Ptr
0xA0000040       [4]    _I2C_Read_Ptr
0xA0000044       [4]    _I2C_Is_Idle_Ptr
0xA0000048       [4]    _I2C_Start_Ptr
0xA000004C       [4]    _I2C_Restart_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x9D001A28       [4]    ?ICS__Lib_I2C_12345_MZ__I2C2_TIMEOUT
0x9D001A2C       [4]    ?ICS__Lib_I2C_12345_MZ__I2C3_TIMEOUT
0x9D001A30       [4]    ?ICS__Lib_I2C_12345_MZ__I2C5_TIMEOUT
0x9D001A34      [12]    ?ICS_txt
0x9D001A40       [4]    ?ICS__Lib_I2C_12345_MZ__I2C4_TIMEOUT
0x9D001A44       [1]    ?ICS_LCD_01_ADDRESS
0x9D001A48       [4]    ?ICS__Lib_I2C_12345_MZ__I2C1_TIMEOUT
