///Register `AHB4LPENR` reader
pub type R = crate::R<AHB4LPENRrs>;
///Register `AHB4LPENR` writer
pub type W = crate::W<AHB4LPENRrs>;
/**OTFDEC1 clock enable during Sleep mode

Value on reset: 1*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum OTFDEC1LPEN {
    ///0: The selected clock is disabled during csleep mode
    Disabled = 0,
    ///1: The selected clock is enabled during csleep mode
    Enabled = 1,
}
impl From<OTFDEC1LPEN> for bool {
    #[inline(always)]
    fn from(variant: OTFDEC1LPEN) -> Self {
        variant as u8 != 0
    }
}
///Field `OTFDEC1LPEN` reader - OTFDEC1 clock enable during Sleep mode
pub type OTFDEC1LPEN_R = crate::BitReader<OTFDEC1LPEN>;
impl OTFDEC1LPEN_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> OTFDEC1LPEN {
        match self.bits {
            false => OTFDEC1LPEN::Disabled,
            true => OTFDEC1LPEN::Enabled,
        }
    }
    ///The selected clock is disabled during csleep mode
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == OTFDEC1LPEN::Disabled
    }
    ///The selected clock is enabled during csleep mode
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == OTFDEC1LPEN::Enabled
    }
}
///Field `OTFDEC1LPEN` writer - OTFDEC1 clock enable during Sleep mode
pub type OTFDEC1LPEN_W<'a, REG> = crate::BitWriter<'a, REG, OTFDEC1LPEN>;
impl<'a, REG> OTFDEC1LPEN_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///The selected clock is disabled during csleep mode
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(OTFDEC1LPEN::Disabled)
    }
    ///The selected clock is enabled during csleep mode
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(OTFDEC1LPEN::Enabled)
    }
}
///Field `SDMMC1LPEN` reader - SDMMC1 and SDMMC1 delay peripheral clock enable during Sleep mode
pub use OTFDEC1LPEN_R as SDMMC1LPEN_R;
///Field `FMCLPEN` reader - FMC clock enable during Sleep mode
pub use OTFDEC1LPEN_R as FMCLPEN_R;
///Field `OCTOSPI1LPEN` reader - OCTOSPI1 clock enable during Sleep mode
pub use OTFDEC1LPEN_R as OCTOSPI1LPEN_R;
///Field `SDMMC1LPEN` writer - SDMMC1 and SDMMC1 delay peripheral clock enable during Sleep mode
pub use OTFDEC1LPEN_W as SDMMC1LPEN_W;
///Field `FMCLPEN` writer - FMC clock enable during Sleep mode
pub use OTFDEC1LPEN_W as FMCLPEN_W;
///Field `OCTOSPI1LPEN` writer - OCTOSPI1 clock enable during Sleep mode
pub use OTFDEC1LPEN_W as OCTOSPI1LPEN_W;
impl R {
    ///Bit 7 - OTFDEC1 clock enable during Sleep mode
    #[inline(always)]
    pub fn otfdec1lpen(&self) -> OTFDEC1LPEN_R {
        OTFDEC1LPEN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 11 - SDMMC1 and SDMMC1 delay peripheral clock enable during Sleep mode
    #[inline(always)]
    pub fn sdmmc1lpen(&self) -> SDMMC1LPEN_R {
        SDMMC1LPEN_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 16 - FMC clock enable during Sleep mode
    #[inline(always)]
    pub fn fmclpen(&self) -> FMCLPEN_R {
        FMCLPEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 20 - OCTOSPI1 clock enable during Sleep mode
    #[inline(always)]
    pub fn octospi1lpen(&self) -> OCTOSPI1LPEN_R {
        OCTOSPI1LPEN_R::new(((self.bits >> 20) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AHB4LPENR")
            .field("otfdec1lpen", &self.otfdec1lpen())
            .field("sdmmc1lpen", &self.sdmmc1lpen())
            .field("fmclpen", &self.fmclpen())
            .field("octospi1lpen", &self.octospi1lpen())
            .finish()
    }
}
impl W {
    ///Bit 7 - OTFDEC1 clock enable during Sleep mode
    #[inline(always)]
    pub fn otfdec1lpen(&mut self) -> OTFDEC1LPEN_W<AHB4LPENRrs> {
        OTFDEC1LPEN_W::new(self, 7)
    }
    ///Bit 11 - SDMMC1 and SDMMC1 delay peripheral clock enable during Sleep mode
    #[inline(always)]
    pub fn sdmmc1lpen(&mut self) -> SDMMC1LPEN_W<AHB4LPENRrs> {
        SDMMC1LPEN_W::new(self, 11)
    }
    ///Bit 16 - FMC clock enable during Sleep mode
    #[inline(always)]
    pub fn fmclpen(&mut self) -> FMCLPEN_W<AHB4LPENRrs> {
        FMCLPEN_W::new(self, 16)
    }
    ///Bit 20 - OCTOSPI1 clock enable during Sleep mode
    #[inline(always)]
    pub fn octospi1lpen(&mut self) -> OCTOSPI1LPEN_W<AHB4LPENRrs> {
        OCTOSPI1LPEN_W::new(self, 20)
    }
}
/**RCC AHB4 sleep clock register

You can [`read`](crate::Reg::read) this register and get [`ahb4lpenr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ahb4lpenr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H533.html#RCC:AHB4LPENR)*/
pub struct AHB4LPENRrs;
impl crate::RegisterSpec for AHB4LPENRrs {
    type Ux = u32;
}
///`read()` method returns [`ahb4lpenr::R`](R) reader structure
impl crate::Readable for AHB4LPENRrs {}
///`write(|w| ..)` method takes [`ahb4lpenr::W`](W) writer structure
impl crate::Writable for AHB4LPENRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets AHB4LPENR to value 0x0011_0880
impl crate::Resettable for AHB4LPENRrs {
    const RESET_VALUE: u32 = 0x0011_0880;
}
