vhdl xil_defaultlib  \
"../../../bd/sum_design/ip/sum_design_rst_ps7_0_50M_0/sim/sum_design_rst_ps7_0_50M_0.vhd" \

nosort
