{
  "name": "core_arch::x86::avx512fp16::_mm512_maskz_fmsubadd_ph",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm512_fmsubadd_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Multiply packed half-precision (16-bit) floating-point elements in a and b, alternatively subtract\n and add packed elements in c to/from the intermediate result, and store the results in dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmsubadd_ph)\n",
      "adt": {
        "core_arch::x86::__m512h": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm512_setzero_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Return vector of type __m512h with all elements set to zero.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setzero_ph)\n",
      "adt": {
        "core_arch::x86::__m512h": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm512_maskz_fmsubadd_ph"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:7625:1: 7627:2",
  "src": "pub fn _mm512_maskz_fmsubadd_ph(k: __mmask32, a: __m512h, b: __m512h, c: __m512h) -> __m512h {\n    unsafe { simd_select_bitmask(k, _mm512_fmsubadd_ph(a, b, c), _mm512_setzero_ph()) }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm512_maskz_fmsubadd_ph(_1: u32, _2: core_arch::x86::__m512h, _3: core_arch::x86::__m512h, _4: core_arch::x86::__m512h) -> core_arch::x86::__m512h {\n    let mut _0: core_arch::x86::__m512h;\n    let mut _5: core_arch::x86::__m512h;\n    let mut _6: core_arch::x86::__m512h;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug c => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512fp16::_mm512_fmsubadd_ph(_2, _3, _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::x86::avx512fp16::_mm512_setzero_ph() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = intrinsics::simd::simd_select_bitmask::<u32, core_arch::x86::__m512h>(_1, move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Multiply packed half-precision (16-bit) floating-point elements in a and b, alternatively subtract\n and add packed elements in c to/from the intermediate result, and store the results in dst using zeromask k\n (the element is zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsubadd_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}